#-----------------------------------------------------------
# Vivado v2018.3.1_AR71948 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Thu Sep 24 16:31:09 2020
# Process ID: 17341
# Current directory: /home/wei/casper/casper_mlib/tutorials_devel/zcu111
# Command line: vivado -jou /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/vivado.jou -log /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/vivado.log -mode batch -source /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/gogogo.tcl
# Log file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/vivado.log
# Journal file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/vivado.jou
#-----------------------------------------------------------
source /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/gogogo.tcl
# puts "Starting tcl script"
Starting tcl script
# create_project -f myproj /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj -part xczu28dr-ffvg1517-2-e
# set_property target_language VHDL [current_project]
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/top.v
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/CRC_gen.v
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac_rx.v
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/CRC_chk.v
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_udp.v
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_cpu_attach_wb.v
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac_tx.v
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac.v
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/mdio_master.v
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_rx.v
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_tx.v
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/mdio_config.v
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/rfsoc/axi_slave_wishbone_classic_master.vhd
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/rfsoc/gbe_cpu_buffer.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'gbe_cpu_buffer' is locked:
* IP definition 'Block Memory Generator (8.3)' for IP 'gbe_cpu_buffer' (customized with software release 2016.4) has a newer minor version in the IP Catalog.
* IP definition 'Block Memory Generator (8.3)' for IP 'gbe_cpu_buffer' (customized with software release 2016.4) has a different revision in the IP Catalog.
* Current project part 'xczu28dr-ffvg1517-2-e' and the part 'xcvu9p-flga2104-2L-e-es1' used to customize the IP 'gbe_cpu_buffer' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/rfsoc/gbe_arp_cache.xci
WARNING: [IP_Flow 19-2162] IP 'gbe_arp_cache' is locked:
* IP definition 'Block Memory Generator (8.3)' for IP 'gbe_arp_cache' (customized with software release 2016.4) has a newer minor version in the IP Catalog.
* IP definition 'Block Memory Generator (8.3)' for IP 'gbe_arp_cache' (customized with software release 2016.4) has a different revision in the IP Catalog.
* Current project part 'xczu28dr-ffvg1517-2-e' and the part 'xcvu9p-flga2104-2L-e-es1' used to customize the IP 'gbe_arp_cache' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/rfsoc/gbe_ctrl_fifo.xci
WARNING: [IP_Flow 19-2162] IP 'gbe_ctrl_fifo' is locked:
* IP definition 'FIFO Generator (13.1)' for IP 'gbe_ctrl_fifo' (customized with software release 2016.4) has a newer minor version in the IP Catalog.
* IP definition 'FIFO Generator (13.1)' for IP 'gbe_ctrl_fifo' (customized with software release 2016.4) has a different revision in the IP Catalog.
* Current project part 'xczu28dr-ffvg1517-2-e' and the part 'xcvu9p-flga2104-2L-e-es1' used to customize the IP 'gbe_ctrl_fifo' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/rfsoc/gbe_rx_packet_fifo.xci
WARNING: [IP_Flow 19-2162] IP 'gbe_rx_packet_fifo' is locked:
* IP definition 'FIFO Generator (13.1)' for IP 'gbe_rx_packet_fifo' (customized with software release 2016.4) has a newer minor version in the IP Catalog.
* IP definition 'FIFO Generator (13.1)' for IP 'gbe_rx_packet_fifo' (customized with software release 2016.4) has a different revision in the IP Catalog.
* Current project part 'xczu28dr-ffvg1517-2-e' and the part 'xcvu9p-flga2104-2L-e-es1' used to customize the IP 'gbe_rx_packet_fifo' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/rfsoc/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xci
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_autonegotiation_1000BASEX: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_autonegotiation_1000BASEX: PART : xczu28dr-ffvg1517-2-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_autonegotiation_1000BASEX: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_autonegotiation_1000BASEX: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_autonegotiation_1000BASEX: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_autonegotiation_1000BASEX: PART : xczu28dr-ffvg1517-2-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_autonegotiation_1000BASEX: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_autonegotiation_1000BASEX: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_autonegotiation_1000BASEX: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_autonegotiation_1000BASEX: PART : xczu28dr-ffvg1517-2-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_autonegotiation_1000BASEX: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_autonegotiation_1000BASEX: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_autonegotiation_1000BASEX: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_autonegotiation_1000BASEX: PART : xczu28dr-ffvg1517-2-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_autonegotiation_1000BASEX: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_autonegotiation_1000BASEX: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_autonegotiation_1000BASEX: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_autonegotiation_1000BASEX: PART : xczu28dr-ffvg1517-2-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_autonegotiation_1000BASEX: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_autonegotiation_1000BASEX: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_autonegotiation_1000BASEX: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_autonegotiation_1000BASEX: PART : xczu28dr-ffvg1517-2-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_autonegotiation_1000BASEX: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_autonegotiation_1000BASEX: Standard : 1000BASEX
import_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2275.840 ; gain = 871.902 ; free physical = 6543 ; free virtual = 30064
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/rfsoc/gbe_tx_packet_fifo.xci
WARNING: [IP_Flow 19-2162] IP 'gbe_tx_packet_fifo' is locked:
* IP definition 'FIFO Generator (13.1)' for IP 'gbe_tx_packet_fifo' (customized with software release 2016.4) has a newer minor version in the IP Catalog.
* IP definition 'FIFO Generator (13.1)' for IP 'gbe_tx_packet_fifo' (customized with software release 2016.4) has a different revision in the IP Catalog.
* Current project part 'xczu28dr-ffvg1517-2-e' and the part 'xcvu9p-flga2104-2L-e-es1' used to customize the IP 'gbe_tx_packet_fifo' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/rfsoc/gbe_rx_ctrl_fifo.xci
WARNING: [IP_Flow 19-2162] IP 'gbe_rx_ctrl_fifo' is locked:
* IP definition 'FIFO Generator (13.1)' for IP 'gbe_rx_ctrl_fifo' (customized with software release 2016.4) has a newer minor version in the IP Catalog.
* IP definition 'FIFO Generator (13.1)' for IP 'gbe_rx_ctrl_fifo' (customized with software release 2016.4) has a different revision in the IP Catalog.
* Current project part 'xczu28dr-ffvg1517-2-e' and the part 'xcvu9p-flga2104-2L-e-es1' used to customize the IP 'gbe_rx_ctrl_fifo' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/sys_block
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/sysgen/hdl_netlist/onegbe_test.srcs/sources_1/imports/sysgen
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/sysgen/hdl_netlist/onegbe_test.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i3/onegbe_test_c_counter_binary_v12_0_i3.xci
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/sysgen/hdl_netlist/onegbe_test.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i2/onegbe_test_c_counter_binary_v12_0_i2.xci
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/sysgen/hdl_netlist/onegbe_test.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i1/onegbe_test_c_counter_binary_v12_0_i1.xci
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/sysgen/hdl_netlist/onegbe_test.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i4/onegbe_test_c_counter_binary_v12_0_i4.xci
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/sysgen/hdl_netlist/onegbe_test.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i0/onegbe_test_c_counter_binary_v12_0_i0.xci
# import_files -force -fileset constrs_1 /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/user_const.xdc
# set_property top top [current_fileset]
# update_compile_order -fileset sources_1
# if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
# file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
# }
# upgrade_ip -quiet [get_ips *]
# source /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111.tcl
## namespace eval _tcl {
## proc get_script_folder {} {
##    set script_path [file normalize [info script]]
##    set script_folder [file dirname $script_path]
##    return $script_folder
## }
## }
## variable script_folder
## set script_folder [_tcl::get_script_folder]
## set scripts_vivado_version 2018.3
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
## 
##    return 1
## }
## set list_projs [get_projects -quiet]
## if { $list_projs eq "" } {
##    create_project project_1 myproj -part xczu28dr-ffvg1517-2-e
## }
## variable design_name
## set design_name zcu111
## set errMsg ""
## set nRet 0
## set cur_design [current_bd_design -quiet]
## set list_cells [get_bd_cells -quiet]
## if { ${design_name} eq "" } {
##    # USE CASES:
##    #    1) Design_name not set
## 
##    set errMsg "Please set the variable <design_name> to a non-empty value."
##    set nRet 1
## 
## } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
##    # USE CASES:
##    #    2): Current design opened AND is empty AND names same.
##    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
##    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
## 
##    if { $cur_design ne $design_name } {
##       common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
##       set design_name [get_property NAME $cur_design]
##    }
##    common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."
## 
## } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
##    # USE CASES:
##    #    5) Current design opened AND has components AND same names.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 1
## } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
##    # USE CASES: 
##    #    6) Current opened design, has components, but diff names, design_name exists in project.
##    #    7) No opened design, design_name exists in project.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 2
## 
## } else {
##    # USE CASES:
##    #    8) No opened design, design_name not in project.
##    #    9) Current opened design, has components, but diff names, design_name not in project.
## 
##    common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."
## 
##    create_bd_design $design_name
## 
##    common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design."
##    current_bd_design $design_name
## 
## }
INFO: [BD_TCL-3] Currently there is no design <zcu111> in project, so creating one...
Wrote  : </home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/zcu111.bd> 
INFO: [BD_TCL-4] Making design <zcu111> as current_bd_design.
## common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "zcu111".
## if { $nRet != 0 } {
##    catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}
##    return $nRet
## }
## set bCheckIPsPassed 1
## set bCheckIPs 1
## if { $bCheckIPs == 1 } {
##    set list_check_ips "\ 
## xilinx.com:ip:axi_protocol_converter:2.1\
## xilinx.com:ip:proc_sys_reset:5.0\
## xilinx.com:ip:zynq_ultra_ps_e:3.2\
## "
## 
##    set list_ips_missing ""
##    common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
## 
##    foreach ip_vlnv $list_check_ips {
##       set ip_obj [get_ipdefs -all $ip_vlnv]
##       if { $ip_obj eq "" } {
##          lappend list_ips_missing $ip_vlnv
##       }
##    }
## 
##    if { $list_ips_missing ne "" } {
##       catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
##       set bCheckIPsPassed 0
##    }
## 
## }
INFO: [BD_TCL-6] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:axi_protocol_converter:2.1 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:zynq_ultra_ps_e:3.2  .
## if { $bCheckIPsPassed != 1 } {
##   common::send_msg_id "BD_TCL-1003" "WARNING" "Will not continue with creation of design due to the error(s) above."
##   return 3
## }
## proc create_root_design { parentCell } {
## 
##   variable script_folder
##   variable design_name
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## 
##   # Create interface ports
##   set M_AXI [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI ]
##   set_property -dict [ list \
##    CONFIG.ADDR_WIDTH {32} \
##    CONFIG.DATA_WIDTH {32} \
##    CONFIG.HAS_BURST {0} \
##    CONFIG.HAS_CACHE {0} \
##    CONFIG.HAS_LOCK {0} \
##    CONFIG.HAS_QOS {0} \
##    CONFIG.HAS_REGION {0} \
##    CONFIG.PROTOCOL {AXI4LITE} \
##    ] $M_AXI
##   set M_AXI_RFDC [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI_RFDC ]
##   set_property -dict [ list \
##    CONFIG.ADDR_WIDTH {32} \
##    CONFIG.DATA_WIDTH {32} \
##    CONFIG.FREQ_HZ {99999001} \
##    CONFIG.HAS_BURST {0} \
##    CONFIG.HAS_CACHE {0} \
##    CONFIG.HAS_LOCK {0} \
##    CONFIG.HAS_QOS {0} \
##    CONFIG.HAS_REGION {0} \
##    CONFIG.PROTOCOL {AXI4LITE} \
##    ] $M_AXI_RFDC
## 
##   # Create ports
##   set axil_clk [ create_bd_port -dir O -type clk axil_clk ]
##   set_property -dict [ list \
##    CONFIG.ASSOCIATED_BUSIF {M_AXI} \
##  ] $axil_clk
##   set axil_rst [ create_bd_port -dir O -from 0 -to 0 -type rst axil_rst ]
##   set axil_rst_n [ create_bd_port -dir O -from 0 -to 0 -type rst axil_rst_n ]
## 
##   # Create instance: axi_interconnect_0, and set properties
##   set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]
## 
##   # Create instance: axi_protocol_convert_1, and set properties
##   set axi_protocol_convert_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_convert_1 ]
## 
##   # Create instance: axi_protocol_convert_2, and set properties
##   set axi_protocol_convert_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_convert_2 ]
##   set_property -dict [ list \
##    CONFIG.ADDR_WIDTH {40} \
##    CONFIG.DATA_WIDTH {32} \
##    CONFIG.MI_PROTOCOL {AXI4LITE} \
##    CONFIG.SI_PROTOCOL {AXI4} \
##    CONFIG.TRANSLATION_MODE {2} \
##  ] $axi_protocol_convert_2
## 
##   # Create instance: proc_sys_reset_0, and set properties
##   set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0 ]
## 
##   # Create instance: zynq_ultra_ps_e_0, and set properties
##   set zynq_ultra_ps_e_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.2 zynq_ultra_ps_e_0 ]
##   set_property -dict [ list \
##    CONFIG.PSU_BANK_0_IO_STANDARD {LVCMOS18} \
##    CONFIG.PSU_BANK_1_IO_STANDARD {LVCMOS18} \
##    CONFIG.PSU_BANK_2_IO_STANDARD {LVCMOS18} \
##    CONFIG.PSU_DDR_RAM_HIGHADDR {0xFFFFFFFF} \
##    CONFIG.PSU_DDR_RAM_HIGHADDR_OFFSET {0x800000000} \
##    CONFIG.PSU_DDR_RAM_LOWADDR_OFFSET {0x80000000} \
##    CONFIG.PSU_MIO_0_DIRECTION {out} \
##    CONFIG.PSU_MIO_0_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_10_DIRECTION {inout} \
##    CONFIG.PSU_MIO_11_DIRECTION {inout} \
##    CONFIG.PSU_MIO_12_DIRECTION {out} \
##    CONFIG.PSU_MIO_12_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_13_DIRECTION {inout} \
##    CONFIG.PSU_MIO_14_DIRECTION {inout} \
##    CONFIG.PSU_MIO_15_DIRECTION {inout} \
##    CONFIG.PSU_MIO_16_DIRECTION {inout} \
##    CONFIG.PSU_MIO_17_DIRECTION {inout} \
##    CONFIG.PSU_MIO_18_DIRECTION {in} \
##    CONFIG.PSU_MIO_18_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_18_SLEW {slow} \
##    CONFIG.PSU_MIO_19_DIRECTION {out} \
##    CONFIG.PSU_MIO_19_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_1_DIRECTION {inout} \
##    CONFIG.PSU_MIO_20_DIRECTION {inout} \
##    CONFIG.PSU_MIO_21_DIRECTION {inout} \
##    CONFIG.PSU_MIO_22_DIRECTION {inout} \
##    CONFIG.PSU_MIO_23_DIRECTION {inout} \
##    CONFIG.PSU_MIO_24_DIRECTION {inout} \
##    CONFIG.PSU_MIO_25_DIRECTION {inout} \
##    CONFIG.PSU_MIO_26_DIRECTION {inout} \
##    CONFIG.PSU_MIO_27_DIRECTION {out} \
##    CONFIG.PSU_MIO_27_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_28_DIRECTION {in} \
##    CONFIG.PSU_MIO_28_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_28_SLEW {slow} \
##    CONFIG.PSU_MIO_29_DIRECTION {out} \
##    CONFIG.PSU_MIO_29_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_2_DIRECTION {inout} \
##    CONFIG.PSU_MIO_30_DIRECTION {in} \
##    CONFIG.PSU_MIO_30_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_30_SLEW {slow} \
##    CONFIG.PSU_MIO_31_DIRECTION {inout} \
##    CONFIG.PSU_MIO_32_DIRECTION {out} \
##    CONFIG.PSU_MIO_32_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_33_DIRECTION {out} \
##    CONFIG.PSU_MIO_33_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_34_DIRECTION {out} \
##    CONFIG.PSU_MIO_34_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_35_DIRECTION {out} \
##    CONFIG.PSU_MIO_35_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_36_DIRECTION {out} \
##    CONFIG.PSU_MIO_36_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_37_DIRECTION {out} \
##    CONFIG.PSU_MIO_37_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_38_DIRECTION {inout} \
##    CONFIG.PSU_MIO_39_DIRECTION {inout} \
##    CONFIG.PSU_MIO_3_DIRECTION {inout} \
##    CONFIG.PSU_MIO_40_DIRECTION {inout} \
##    CONFIG.PSU_MIO_41_DIRECTION {inout} \
##    CONFIG.PSU_MIO_42_DIRECTION {inout} \
##    CONFIG.PSU_MIO_43_DIRECTION {inout} \
##    CONFIG.PSU_MIO_44_DIRECTION {inout} \
##    CONFIG.PSU_MIO_45_DIRECTION {in} \
##    CONFIG.PSU_MIO_45_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_45_SLEW {slow} \
##    CONFIG.PSU_MIO_46_DIRECTION {inout} \
##    CONFIG.PSU_MIO_47_DIRECTION {inout} \
##    CONFIG.PSU_MIO_48_DIRECTION {inout} \
##    CONFIG.PSU_MIO_49_DIRECTION {inout} \
##    CONFIG.PSU_MIO_4_DIRECTION {inout} \
##    CONFIG.PSU_MIO_50_DIRECTION {inout} \
##    CONFIG.PSU_MIO_51_DIRECTION {out} \
##    CONFIG.PSU_MIO_51_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_52_DIRECTION {in} \
##    CONFIG.PSU_MIO_52_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_52_SLEW {slow} \
##    CONFIG.PSU_MIO_53_DIRECTION {in} \
##    CONFIG.PSU_MIO_53_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_53_SLEW {slow} \
##    CONFIG.PSU_MIO_54_DIRECTION {inout} \
##    CONFIG.PSU_MIO_55_DIRECTION {in} \
##    CONFIG.PSU_MIO_55_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_55_SLEW {slow} \
##    CONFIG.PSU_MIO_56_DIRECTION {inout} \
##    CONFIG.PSU_MIO_57_DIRECTION {inout} \
##    CONFIG.PSU_MIO_58_DIRECTION {out} \
##    CONFIG.PSU_MIO_58_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_59_DIRECTION {inout} \
##    CONFIG.PSU_MIO_5_DIRECTION {out} \
##    CONFIG.PSU_MIO_5_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_60_DIRECTION {inout} \
##    CONFIG.PSU_MIO_61_DIRECTION {inout} \
##    CONFIG.PSU_MIO_62_DIRECTION {inout} \
##    CONFIG.PSU_MIO_63_DIRECTION {inout} \
##    CONFIG.PSU_MIO_64_DIRECTION {out} \
##    CONFIG.PSU_MIO_64_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_65_DIRECTION {out} \
##    CONFIG.PSU_MIO_65_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_66_DIRECTION {out} \
##    CONFIG.PSU_MIO_66_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_67_DIRECTION {out} \
##    CONFIG.PSU_MIO_67_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_68_DIRECTION {out} \
##    CONFIG.PSU_MIO_68_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_69_DIRECTION {out} \
##    CONFIG.PSU_MIO_69_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_6_DIRECTION {out} \
##    CONFIG.PSU_MIO_6_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_70_DIRECTION {in} \
##    CONFIG.PSU_MIO_70_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_70_SLEW {slow} \
##    CONFIG.PSU_MIO_71_DIRECTION {in} \
##    CONFIG.PSU_MIO_71_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_71_SLEW {slow} \
##    CONFIG.PSU_MIO_72_DIRECTION {in} \
##    CONFIG.PSU_MIO_72_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_72_SLEW {slow} \
##    CONFIG.PSU_MIO_73_DIRECTION {in} \
##    CONFIG.PSU_MIO_73_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_73_SLEW {slow} \
##    CONFIG.PSU_MIO_74_DIRECTION {in} \
##    CONFIG.PSU_MIO_74_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_74_SLEW {slow} \
##    CONFIG.PSU_MIO_75_DIRECTION {in} \
##    CONFIG.PSU_MIO_75_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_75_SLEW {slow} \
##    CONFIG.PSU_MIO_76_DIRECTION {out} \
##    CONFIG.PSU_MIO_76_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_77_DIRECTION {inout} \
##    CONFIG.PSU_MIO_7_DIRECTION {out} \
##    CONFIG.PSU_MIO_7_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_8_DIRECTION {inout} \
##    CONFIG.PSU_MIO_9_DIRECTION {inout} \
##    CONFIG.PSU_MIO_TREE_PERIPHERALS {Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0 MIO#I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO1 MIO#DPAUX#DPAUX#DPAUX#DPAUX#GPIO1 MIO#PMU GPO 0#PMU GPO 1#PMU GPO 2#PMU GPO 3#PMU GPO 4#PMU GPO 5#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3} \
##    CONFIG.PSU_MIO_TREE_SIGNALS {sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#rxd#txd#gpio0[20]#gpio0[21]#gpio0[22]#gpio0[23]#gpio0[24]#gpio0[25]#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpio1[31]#gpo[0]#gpo[1]#gpo[2]#gpo[3]#gpo[4]#gpo[5]#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#gpio1[43]#gpio1[44]#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out} \
##    CONFIG.PSU_SD1_INTERNAL_BUS_WIDTH {8} \
##    CONFIG.PSU__ACT_DDR_FREQ_MHZ {1066.656006} \
##    CONFIG.PSU__CAN1__GRP_CLK__ENABLE {0} \
##    CONFIG.PSU__CAN1__PERIPHERAL__ENABLE {0} \
##    CONFIG.PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ {1199.988037} \
##    CONFIG.PSU__CRF_APB__ACPU_CTRL__DIVISOR0 {1} \
##    CONFIG.PSU__CRF_APB__ACPU_CTRL__FREQMHZ {1200} \
##    CONFIG.PSU__CRF_APB__ACPU_CTRL__SRCSEL {APLL} \
##    CONFIG.PSU__CRF_APB__APLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRF_APB__APLL_CTRL__FBDIV {72} \
##    CONFIG.PSU__CRF_APB__APLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRF_APB__APLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRF_APB__APLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRF_APB__APLL_TO_LPD_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__DIVISOR0 {5} \
##    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ {533.328003} \
##    CONFIG.PSU__CRF_APB__DDR_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DDR_CTRL__FREQMHZ {1067} \
##    CONFIG.PSU__CRF_APB__DDR_CTRL__SRCSEL {DPLL} \
##    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ {599.994019} \
##    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ {600} \
##    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL {APLL} \
##    CONFIG.PSU__CRF_APB__DPLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRF_APB__DPLL_CTRL__FBDIV {64} \
##    CONFIG.PSU__CRF_APB__DPLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRF_APB__DPLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRF_APB__DPLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRF_APB__DPLL_TO_LPD_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ {24.999750} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL {RPLL} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED {0} \
##    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ {26.785446} \
##    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR0 {14} \
##    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL {RPLL} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ {299.997009} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR0 {5} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL {VPLL} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED {0} \
##    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ {599.994019} \
##    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ {600} \
##    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL {APLL} \
##    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ {499.994995} \
##    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__DIVISOR0 {1} \
##    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ {500} \
##    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__DIVISOR0 {5} \
##    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ {533.328003} \
##    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ {533.33} \
##    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL {DPLL} \
##    CONFIG.PSU__CRF_APB__VPLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRF_APB__VPLL_CTRL__FBDIV {90} \
##    CONFIG.PSU__CRF_APB__VPLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRF_APB__VPLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRF_APB__VPLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRF_APB__VPLL_TO_LPD_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ {499.994995} \
##    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ {500} \
##    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ {49.999500} \
##    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR0 {30} \
##    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ {499.994995} \
##    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ {500} \
##    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ {1499.984985} \
##    CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ {124.998749} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ {125} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__IOPLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRL_APB__IOPLL_CTRL__FBDIV {90} \
##    CONFIG.PSU__CRL_APB__IOPLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRL_APB__IOPLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRL_APB__IOPLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRL_APB__IOPLL_TO_FPD_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ {499.994995} \
##    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ {500} \
##    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ {187.498123} \
##    CONFIG.PSU__CRL_APB__PCAP_CTRL__DIVISOR0 {8} \
##    CONFIG.PSU__CRL_APB__PCAP_CTRL__FREQMHZ {200} \
##    CONFIG.PSU__CRL_APB__PCAP_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0 {4} \
##    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0 {4} \
##    CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0 {4} \
##    CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ {124.998749} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ {125} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__RPLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRL_APB__RPLL_CTRL__FBDIV {45} \
##    CONFIG.PSU__CRL_APB__RPLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRL_APB__RPLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRL_APB__RPLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRL_APB__RPLL_TO_FPD_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR0 {7} \
##    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ {187.498123} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR0 {8} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ {200} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR0 {7} \
##    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR0 {7} \
##    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ {19.999800} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR0 {25} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR1 {3} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ {20} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__USB3__ENABLE {1} \
##    CONFIG.PSU__CSUPMU__PERIPHERAL__VALID {1} \
##    CONFIG.PSU__DDRC__ADDR_MIRROR {0} \
##    CONFIG.PSU__DDRC__BANK_ADDR_COUNT {2} \
##    CONFIG.PSU__DDRC__BG_ADDR_COUNT {1} \
##    CONFIG.PSU__DDRC__BRC_MAPPING {ROW_BANK_COL} \
##    CONFIG.PSU__DDRC__BUS_WIDTH {64 Bit} \
##    CONFIG.PSU__DDRC__CL {15} \
##    CONFIG.PSU__DDRC__CLOCK_STOP_EN {0} \
##    CONFIG.PSU__DDRC__COL_ADDR_COUNT {10} \
##    CONFIG.PSU__DDRC__COMPONENTS {UDIMM} \
##    CONFIG.PSU__DDRC__CWL {14} \
##    CONFIG.PSU__DDRC__DDR3L_T_REF_RANGE {NA} \
##    CONFIG.PSU__DDRC__DDR3_T_REF_RANGE {NA} \
##    CONFIG.PSU__DDRC__DDR4_ADDR_MAPPING {0} \
##    CONFIG.PSU__DDRC__DDR4_CAL_MODE_ENABLE {0} \
##    CONFIG.PSU__DDRC__DDR4_CRC_CONTROL {0} \
##    CONFIG.PSU__DDRC__DDR4_T_REF_MODE {0} \
##    CONFIG.PSU__DDRC__DDR4_T_REF_RANGE {Normal (0-85)} \
##    CONFIG.PSU__DDRC__DEEP_PWR_DOWN_EN {0} \
##    CONFIG.PSU__DDRC__DEVICE_CAPACITY {8192 MBits} \
##    CONFIG.PSU__DDRC__DIMM_ADDR_MIRROR {0} \
##    CONFIG.PSU__DDRC__DM_DBI {DM_NO_DBI} \
##    CONFIG.PSU__DDRC__DQMAP_0_3 {0} \
##    CONFIG.PSU__DDRC__DQMAP_12_15 {0} \
##    CONFIG.PSU__DDRC__DQMAP_16_19 {0} \
##    CONFIG.PSU__DDRC__DQMAP_20_23 {0} \
##    CONFIG.PSU__DDRC__DQMAP_24_27 {0} \
##    CONFIG.PSU__DDRC__DQMAP_28_31 {0} \
##    CONFIG.PSU__DDRC__DQMAP_32_35 {0} \
##    CONFIG.PSU__DDRC__DQMAP_36_39 {0} \
##    CONFIG.PSU__DDRC__DQMAP_40_43 {0} \
##    CONFIG.PSU__DDRC__DQMAP_44_47 {0} \
##    CONFIG.PSU__DDRC__DQMAP_48_51 {0} \
##    CONFIG.PSU__DDRC__DQMAP_4_7 {0} \
##    CONFIG.PSU__DDRC__DQMAP_52_55 {0} \
##    CONFIG.PSU__DDRC__DQMAP_56_59 {0} \
##    CONFIG.PSU__DDRC__DQMAP_60_63 {0} \
##    CONFIG.PSU__DDRC__DQMAP_64_67 {0} \
##    CONFIG.PSU__DDRC__DQMAP_68_71 {0} \
##    CONFIG.PSU__DDRC__DQMAP_8_11 {0} \
##    CONFIG.PSU__DDRC__DRAM_WIDTH {16 Bits} \
##    CONFIG.PSU__DDRC__ECC {Disabled} \
##    CONFIG.PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP {0} \
##    CONFIG.PSU__DDRC__ENABLE_LP4_SLOWBOOT {0} \
##    CONFIG.PSU__DDRC__FGRM {1X} \
##    CONFIG.PSU__DDRC__LPDDR3_T_REF_RANGE {NA} \
##    CONFIG.PSU__DDRC__LPDDR4_T_REF_RANGE {NA} \
##    CONFIG.PSU__DDRC__LP_ASR {manual normal} \
##    CONFIG.PSU__DDRC__MEMORY_TYPE {DDR 4} \
##    CONFIG.PSU__DDRC__PARITY_ENABLE {0} \
##    CONFIG.PSU__DDRC__PER_BANK_REFRESH {0} \
##    CONFIG.PSU__DDRC__PHY_DBI_MODE {0} \
##    CONFIG.PSU__DDRC__RANK_ADDR_COUNT {0} \
##    CONFIG.PSU__DDRC__ROW_ADDR_COUNT {16} \
##    CONFIG.PSU__DDRC__SB_TARGET {15-15-15} \
##    CONFIG.PSU__DDRC__SELF_REF_ABORT {0} \
##    CONFIG.PSU__DDRC__SPEED_BIN {DDR4_2133P} \
##    CONFIG.PSU__DDRC__STATIC_RD_MODE {0} \
##    CONFIG.PSU__DDRC__TRAIN_DATA_EYE {1} \
##    CONFIG.PSU__DDRC__TRAIN_READ_GATE {1} \
##    CONFIG.PSU__DDRC__TRAIN_WRITE_LEVEL {1} \
##    CONFIG.PSU__DDRC__T_FAW {30.0} \
##    CONFIG.PSU__DDRC__T_RAS_MIN {33} \
##    CONFIG.PSU__DDRC__T_RC {47.06} \
##    CONFIG.PSU__DDRC__T_RCD {15} \
##    CONFIG.PSU__DDRC__T_RP {15} \
##    CONFIG.PSU__DDRC__VENDOR_PART {OTHERS} \
##    CONFIG.PSU__DDRC__VREF {1} \
##    CONFIG.PSU__DDR_HIGH_ADDRESS_GUI_ENABLE {1} \
##    CONFIG.PSU__DDR__INTERFACE__FREQMHZ {533.500} \
##    CONFIG.PSU__DISPLAYPORT__LANE0__ENABLE {1} \
##    CONFIG.PSU__DISPLAYPORT__LANE0__IO {GT Lane1} \
##    CONFIG.PSU__DISPLAYPORT__LANE1__ENABLE {1} \
##    CONFIG.PSU__DISPLAYPORT__LANE1__IO {GT Lane0} \
##    CONFIG.PSU__DISPLAYPORT__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__DLL__ISUSED {1} \
##    CONFIG.PSU__DPAUX__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__DPAUX__PERIPHERAL__IO {MIO 27 .. 30} \
##    CONFIG.PSU__DP__LANE_SEL {Dual Lower} \
##    CONFIG.PSU__DP__REF_CLK_FREQ {27} \
##    CONFIG.PSU__DP__REF_CLK_SEL {Ref Clk1} \
##    CONFIG.PSU__ENET3__FIFO__ENABLE {0} \
##    CONFIG.PSU__ENET3__GRP_MDIO__ENABLE {1} \
##    CONFIG.PSU__ENET3__GRP_MDIO__IO {MIO 76 .. 77} \
##    CONFIG.PSU__ENET3__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__ENET3__PERIPHERAL__IO {MIO 64 .. 75} \
##    CONFIG.PSU__ENET3__PTP__ENABLE {0} \
##    CONFIG.PSU__ENET3__TSU__ENABLE {0} \
##    CONFIG.PSU__FPDMASTERS_COHERENCY {0} \
##    CONFIG.PSU__FPD_SLCR__WDT1__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__FPD_SLCR__WDT1__FREQMHZ {99.999001} \
##    CONFIG.PSU__FPD_SLCR__WDT_CLK_SEL__SELECT {APB} \
##    CONFIG.PSU__FPGA_PL0_ENABLE {1} \
##    CONFIG.PSU__GEM3_COHERENCY {0} \
##    CONFIG.PSU__GEM__TSU__ENABLE {0} \
##    CONFIG.PSU__GPIO0_MIO__IO {MIO 0 .. 25} \
##    CONFIG.PSU__GPIO0_MIO__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__GPIO1_MIO__IO {MIO 26 .. 51} \
##    CONFIG.PSU__GPIO1_MIO__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__GT__LINK_SPEED {HBR} \
##    CONFIG.PSU__GT__PRE_EMPH_LVL_4 {0} \
##    CONFIG.PSU__GT__VLT_SWNG_LVL_4 {0} \
##    CONFIG.PSU__HIGH_ADDRESS__ENABLE {1} \
##    CONFIG.PSU__I2C0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__I2C0__PERIPHERAL__IO {MIO 14 .. 15} \
##    CONFIG.PSU__I2C1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__I2C1__PERIPHERAL__IO {MIO 16 .. 17} \
##    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL {APB} \
##    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL {APB} \
##    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL {APB} \
##    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL {APB} \
##    CONFIG.PSU__IOU_SLCR__TTC0__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC0__FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC1__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC1__FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC2__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC2__FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC3__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC3__FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__WDT0__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__IOU_SLCR__WDT0__FREQMHZ {99.999001} \
##    CONFIG.PSU__IOU_SLCR__WDT_CLK_SEL__SELECT {APB} \
##    CONFIG.PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__LPD_SLCR__CSUPMU__FREQMHZ {100.000000} \
##    CONFIG.PSU__MAXIGP0__DATA_WIDTH {128} \
##    CONFIG.PSU__MAXIGP1__DATA_WIDTH {32} \
##    CONFIG.PSU__MAXIGP2__DATA_WIDTH {32} \
##    CONFIG.PSU__OVERRIDE__BASIC_CLOCK {0} \
##    CONFIG.PSU__PL_CLK0_BUF {TRUE} \
##    CONFIG.PSU__PMU_COHERENCY {0} \
##    CONFIG.PSU__PMU__AIBACK__ENABLE {0} \
##    CONFIG.PSU__PMU__EMIO_GPI__ENABLE {0} \
##    CONFIG.PSU__PMU__EMIO_GPO__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI0__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI1__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI2__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI3__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI4__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI5__ENABLE {0} \
##    CONFIG.PSU__PMU__GPO0__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO0__IO {MIO 32} \
##    CONFIG.PSU__PMU__GPO1__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO1__IO {MIO 33} \
##    CONFIG.PSU__PMU__GPO2__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO2__IO {MIO 34} \
##    CONFIG.PSU__PMU__GPO2__POLARITY {low} \
##    CONFIG.PSU__PMU__GPO3__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO3__IO {MIO 35} \
##    CONFIG.PSU__PMU__GPO3__POLARITY {low} \
##    CONFIG.PSU__PMU__GPO4__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO4__IO {MIO 36} \
##    CONFIG.PSU__PMU__GPO4__POLARITY {low} \
##    CONFIG.PSU__PMU__GPO5__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO5__IO {MIO 37} \
##    CONFIG.PSU__PMU__GPO5__POLARITY {low} \
##    CONFIG.PSU__PMU__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__PMU__PLERROR__ENABLE {0} \
##    CONFIG.PSU__PRESET_APPLIED {1} \
##    CONFIG.PSU__PROTECTION__MASTERS {USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1} \
##    CONFIG.PSU__PROTECTION__SLAVES {LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|FPD;RCPU_GIC;F9000000;F900FFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_GPV;FD700000;FD7FFFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;0|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|FPD;CCI_GPV;FD6E0000;FD6EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1} \
##    CONFIG.PSU__PSS_REF_CLK__FREQMHZ {33.333} \
##    CONFIG.PSU__QSPI_COHERENCY {0} \
##    CONFIG.PSU__QSPI__GRP_FBCLK__ENABLE {1} \
##    CONFIG.PSU__QSPI__GRP_FBCLK__IO {MIO 6} \
##    CONFIG.PSU__QSPI__PERIPHERAL__DATA_MODE {x4} \
##    CONFIG.PSU__QSPI__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__QSPI__PERIPHERAL__IO {MIO 0 .. 12} \
##    CONFIG.PSU__QSPI__PERIPHERAL__MODE {Dual Parallel} \
##    CONFIG.PSU__SATA__LANE0__ENABLE {0} \
##    CONFIG.PSU__SATA__LANE1__ENABLE {1} \
##    CONFIG.PSU__SATA__LANE1__IO {GT Lane3} \
##    CONFIG.PSU__SATA__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__SATA__REF_CLK_FREQ {125} \
##    CONFIG.PSU__SATA__REF_CLK_SEL {Ref Clk3} \
##    CONFIG.PSU__SD1_COHERENCY {0} \
##    CONFIG.PSU__SD1__DATA_TRANSFER_MODE {8Bit} \
##    CONFIG.PSU__SD1__GRP_CD__ENABLE {1} \
##    CONFIG.PSU__SD1__GRP_CD__IO {MIO 45} \
##    CONFIG.PSU__SD1__GRP_POW__ENABLE {0} \
##    CONFIG.PSU__SD1__GRP_WP__ENABLE {0} \
##    CONFIG.PSU__SD1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__SD1__PERIPHERAL__IO {MIO 39 .. 51} \
##    CONFIG.PSU__SD1__RESET__ENABLE {0} \
##    CONFIG.PSU__SD1__SLOT_TYPE {SD 3.0} \
##    CONFIG.PSU__SWDT0__CLOCK__ENABLE {0} \
##    CONFIG.PSU__SWDT0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__SWDT0__RESET__ENABLE {0} \
##    CONFIG.PSU__SWDT1__CLOCK__ENABLE {0} \
##    CONFIG.PSU__SWDT1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__SWDT1__RESET__ENABLE {0} \
##    CONFIG.PSU__TSU__BUFG_PORT_PAIR {0} \
##    CONFIG.PSU__TTC0__CLOCK__ENABLE {0} \
##    CONFIG.PSU__TTC0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__TTC0__WAVEOUT__ENABLE {0} \
##    CONFIG.PSU__TTC1__CLOCK__ENABLE {0} \
##    CONFIG.PSU__TTC1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__TTC1__WAVEOUT__ENABLE {0} \
##    CONFIG.PSU__TTC2__CLOCK__ENABLE {0} \
##    CONFIG.PSU__TTC2__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__TTC2__WAVEOUT__ENABLE {0} \
##    CONFIG.PSU__TTC3__CLOCK__ENABLE {0} \
##    CONFIG.PSU__TTC3__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__TTC3__WAVEOUT__ENABLE {0} \
##    CONFIG.PSU__UART0__BAUD_RATE {115200} \
##    CONFIG.PSU__UART0__MODEM__ENABLE {0} \
##    CONFIG.PSU__UART0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__UART0__PERIPHERAL__IO {MIO 18 .. 19} \
##    CONFIG.PSU__UART1__BAUD_RATE {115200} \
##    CONFIG.PSU__UART1__MODEM__ENABLE {0} \
##    CONFIG.PSU__UART1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__UART1__PERIPHERAL__IO {EMIO} \
##    CONFIG.PSU__USB0_COHERENCY {0} \
##    CONFIG.PSU__USB0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__USB0__PERIPHERAL__IO {MIO 52 .. 63} \
##    CONFIG.PSU__USB0__REF_CLK_FREQ {26} \
##    CONFIG.PSU__USB0__REF_CLK_SEL {Ref Clk2} \
##    CONFIG.PSU__USB0__RESET__ENABLE {0} \
##    CONFIG.PSU__USB1__RESET__ENABLE {0} \
##    CONFIG.PSU__USB2_0__EMIO__ENABLE {0} \
##    CONFIG.PSU__USB3_0__EMIO__ENABLE {0} \
##    CONFIG.PSU__USB3_0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__USB3_0__PERIPHERAL__IO {GT Lane2} \
##    CONFIG.PSU__USB__RESET__MODE {Boot Pin} \
##    CONFIG.PSU__USB__RESET__POLARITY {Active Low} \
##    CONFIG.PSU__USE__IRQ0 {1} \
##    CONFIG.PSU__USE__M_AXI_GP0 {1} \
##    CONFIG.PSU__USE__M_AXI_GP1 {0} \
##    CONFIG.PSU__USE__M_AXI_GP2 {0} \
##    CONFIG.SUBPRESET1 {Custom} \
##  ] $zynq_ultra_ps_e_0
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_protocol_convert_1/S_AXI]
##   connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_protocol_convert_2/S_AXI]
##   connect_bd_intf_net -intf_net axi_protocol_convert_1_M_AXI [get_bd_intf_ports M_AXI_RFDC] [get_bd_intf_pins axi_protocol_convert_1/M_AXI]
##   connect_bd_intf_net -intf_net axi_protocol_convert_2_M_AXI [get_bd_intf_ports M_AXI] [get_bd_intf_pins axi_protocol_convert_2/M_AXI]
##   connect_bd_intf_net -intf_net zynq_ultra_ps_e_0_M_AXI_HPM0_FPD [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_FPD]
## 
##   # Create port connections
##   connect_bd_net -net proc_sys_reset_0_interconnect_aresetn [get_bd_pins axi_protocol_convert_1/aresetn] [get_bd_pins axi_protocol_convert_2/aresetn] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
##   connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_ports axil_rst_n] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
##   connect_bd_net -net proc_sys_reset_0_peripheral_reset [get_bd_ports axil_rst] [get_bd_pins proc_sys_reset_0/peripheral_reset]
##   connect_bd_net -net zynq_ultra_ps_e_0_pl_clk0 [get_bd_ports axil_clk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_protocol_convert_1/aclk] [get_bd_pins axi_protocol_convert_2/aclk] [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
##   connect_bd_net -net zynq_ultra_ps_e_0_pl_resetn0 [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins zynq_ultra_ps_e_0/pl_resetn0]
## 
##   # Create address segments
##   create_bd_addr_seg -range 0x00040000 -offset 0xA0800000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs M_AXI_RFDC/Reg] SEG_M_AXI_RFDC_Reg
##   create_bd_addr_seg -range 0x00800000 -offset 0xA0000000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs M_AXI/Reg] SEG_M_AXI_Reg
## 
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## 
##   save_bd_design
## }
## create_root_design ""
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
Wrote  : </home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/zcu111.bd> 
## common::send_msg_id "BD_TCL-1000" "WARNING" "This Tcl script was generated from a block design that has not been validated. It is possible that design <$design_name> may result in errors during validation."
WARNING: [BD_TCL-1000] This Tcl script was generated from a block design that has not been validated. It is possible that design <zcu111> may result in errors during validation.
# generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_interconnect_0/ARESETN (associated clock /axi_interconnect_0/ACLK) is connected to asynchronous reset source /zynq_ultra_ps_e_0/pl_resetn0.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/interconnect_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_interconnect_0/S00_ARESETN (associated clock /axi_interconnect_0/S00_ACLK) is connected to asynchronous reset source /zynq_ultra_ps_e_0/pl_resetn0.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_interconnect_0/M00_ARESETN (associated clock /axi_interconnect_0/M00_ACLK) is connected to asynchronous reset source /zynq_ultra_ps_e_0/pl_resetn0.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_interconnect_0/M01_ARESETN (associated clock /axi_interconnect_0/M01_ACLK) is connected to asynchronous reset source /zynq_ultra_ps_e_0/pl_resetn0.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/peripheral_aresetn.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m00_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m00_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m01_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m01_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M01_AXI(16)
Wrote  : </home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/zcu111.bd> 
VHDL Output written to : /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd
VHDL Output written to : /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/sim/zcu111.vhd
VHDL Output written to : /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/hdl/zcu111_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_protocol_convert_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_protocol_convert_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.2-0] zcu111_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_ds .
Exporting to file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/hw_handoff/zcu111.hwh
Generated Block Design Tcl file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/hw_handoff/zcu111_bd.tcl
Generated Hardware Definition File /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.hwdef
generate_target: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2562.875 ; gain = 80.012 ; free physical = 6284 ; free virtual = 29850
# make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd] -top
# add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/hdl/zcu111_wrapper.vhd
# update_compile_order -fileset sources_1
# import_files {/home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd}
# update_compile_order -fileset sources_1
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/axi4lite_ic_wrapper.vhdl
# import_files /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/xml2vhdl_hdl_output/
# update_compile_order -fileset sources_1
# reset_run synth_1
# launch_runs synth_1 -jobs 4
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'onegbe_test_c_counter_binary_v12_0_i3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'onegbe_test_c_counter_binary_v12_0_i2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'onegbe_test_c_counter_binary_v12_0_i1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'onegbe_test_c_counter_binary_v12_0_i0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'onegbe_test_c_counter_binary_v12_0_i4'...
Sourcing the elaborate.xit file.
Calling update_contents for BASEX .
Done sourcing the elaborate.xit file.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gig_ethernet_pcs_pma_autonegotiation_1000BASEX'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'gig_ethernet_pcs_pma_autonegotiation_1000BASEX'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gbe_cpu_buffer'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gbe_rx_ctrl_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gbe_rx_packet_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gbe_ctrl_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gbe_tx_packet_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gbe_arp_cache'...
[Thu Sep 24 16:32:22 2020] Launched gbe_cpu_buffer_synth_1, gbe_arp_cache_synth_1, gbe_ctrl_fifo_synth_1, gbe_rx_packet_fifo_synth_1, gig_ethernet_pcs_pma_autonegotiation_1000BASEX_synth_1, gbe_rx_ctrl_fifo_synth_1, gbe_tx_packet_fifo_synth_1, onegbe_test_c_counter_binary_v12_0_i3_synth_1, onegbe_test_c_counter_binary_v12_0_i2_synth_1, onegbe_test_c_counter_binary_v12_0_i1_synth_1, onegbe_test_c_counter_binary_v12_0_i4_synth_1, onegbe_test_c_counter_binary_v12_0_i0_synth_1, zcu111_auto_ds_1_synth_1, zcu111_xbar_0_synth_1, zcu111_axi_protocol_convert_1_0_synth_1, zcu111_axi_protocol_convert_2_0_synth_1, zcu111_proc_sys_reset_0_0_synth_1, zcu111_zynq_ultra_ps_e_0_0_synth_1, zcu111_auto_ds_0_synth_1...
Run output will be captured here:
gbe_cpu_buffer_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/gbe_cpu_buffer_synth_1/runme.log
gbe_arp_cache_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/gbe_arp_cache_synth_1/runme.log
gbe_ctrl_fifo_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/gbe_ctrl_fifo_synth_1/runme.log
gbe_rx_packet_fifo_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/gbe_rx_packet_fifo_synth_1/runme.log
gig_ethernet_pcs_pma_autonegotiation_1000BASEX_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_synth_1/runme.log
gbe_rx_ctrl_fifo_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/gbe_rx_ctrl_fifo_synth_1/runme.log
gbe_tx_packet_fifo_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/gbe_tx_packet_fifo_synth_1/runme.log
onegbe_test_c_counter_binary_v12_0_i3_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/onegbe_test_c_counter_binary_v12_0_i3_synth_1/runme.log
onegbe_test_c_counter_binary_v12_0_i2_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/onegbe_test_c_counter_binary_v12_0_i2_synth_1/runme.log
onegbe_test_c_counter_binary_v12_0_i1_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/onegbe_test_c_counter_binary_v12_0_i1_synth_1/runme.log
onegbe_test_c_counter_binary_v12_0_i4_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/onegbe_test_c_counter_binary_v12_0_i4_synth_1/runme.log
onegbe_test_c_counter_binary_v12_0_i0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/onegbe_test_c_counter_binary_v12_0_i0_synth_1/runme.log
zcu111_auto_ds_1_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/zcu111_auto_ds_1_synth_1/runme.log
zcu111_xbar_0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/zcu111_xbar_0_synth_1/runme.log
zcu111_axi_protocol_convert_1_0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/zcu111_axi_protocol_convert_1_0_synth_1/runme.log
zcu111_axi_protocol_convert_2_0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/zcu111_axi_protocol_convert_2_0_synth_1/runme.log
zcu111_proc_sys_reset_0_0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/zcu111_proc_sys_reset_0_0_synth_1/runme.log
zcu111_zynq_ultra_ps_e_0_0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/zcu111_zynq_ultra_ps_e_0_0_synth_1/runme.log
zcu111_auto_ds_0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/zcu111_auto_ds_0_synth_1/runme.log
[Thu Sep 24 16:32:23 2020] Launched synth_1...
Run output will be captured here: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2802.988 ; gain = 56.027 ; free physical = 6095 ; free virtual = 29770
# wait_on_run synth_1
[Thu Sep 24 16:32:23 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3.1_AR71948 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
Command: synth_design -top top -part xczu28dr-ffvg1517-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Synthesis license expires in 25 day(s)
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21859 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1529.469 ; gain = 95.000 ; free physical = 5549 ; free virtual = 29296
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:7]
INFO: [Synth 8-6157] synthesizing module 'gbe_udp' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_udp.v:2]
	Parameter LOCAL_ENABLE bound to: 1 - type: integer 
	Parameter LOCAL_MAC bound to: 48'b000100100011010001010110011110001001101010111100 
	Parameter LOCAL_IP bound to: -1062721270 - type: integer 
	Parameter LOCAL_PORT bound to: 16'b0001000011100001 
	Parameter LOCAL_GATEWAY bound to: 1 - type: integer 
	Parameter CPU_PROMISCUOUS bound to: 1 - type: integer 
	Parameter DIS_CPU_TX bound to: 0 - type: integer 
	Parameter DIS_CPU_RX bound to: 0 - type: integer 
	Parameter C_BASEADDR bound to: -1 - type: integer 
	Parameter C_HIGHADDR bound to: 0 - type: integer 
	Parameter C_OPB_AWIDTH bound to: 65535 - type: integer 
	Parameter C_OPB_DWIDTH bound to: 65535 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gbe_cpu_attach_wb' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_cpu_attach_wb.v:2]
	Parameter LOCAL_MAC bound to: 48'b000100100011010001010110011110001001101010111100 
	Parameter LOCAL_IP bound to: -1062721270 - type: integer 
	Parameter LOCAL_PORT bound to: 16'b0001000011100001 
	Parameter LOCAL_GATEWAY bound to: 1 - type: integer 
	Parameter LOCAL_ENABLE bound to: 1 - type: integer 
	Parameter CPU_PROMISCUOUS bound to: 1 - type: integer 
	Parameter PHY_CONFIG bound to: 0 - type: integer 
	Parameter CPU_TX_ENABLE bound to: 1'b1 
	Parameter CPU_RX_ENABLE bound to: 1'b1 
	Parameter CORE_TYPE bound to: 8'b00000001 
	Parameter CORE_REVISION bound to: 8'b00000010 
	Parameter TX_BUF_MAX bound to: 16'b0000100000000000 
	Parameter RX_BUF_MAX bound to: 16'b0000100000000000 
	Parameter RX_WORD_SIZE bound to: 16'b0000000000000001 
	Parameter TX_WORD_SIZE bound to: 16'b0000000000001000 
	Parameter ARP_SIZE bound to: 256 - type: integer 
	Parameter REGISTERS_OFFSET bound to: 0 - type: integer 
	Parameter REGISTERS_HIGH bound to: 4095 - type: integer 
	Parameter ARP_CACHE_OFFSET bound to: 4096 - type: integer 
	Parameter ARP_CACHE_HIGH bound to: 16383 - type: integer 
	Parameter TX_BUFFER_OFFSET bound to: 16384 - type: integer 
	Parameter TX_BUFFER_HIGH bound to: 32767 - type: integer 
	Parameter RX_BUFFER_OFFSET bound to: 32768 - type: integer 
	Parameter RX_BUFFER_HIGH bound to: 49151 - type: integer 
	Parameter REG_CORE_TYPE bound to: 8'b00000000 
	Parameter REG_BUFFER_SIZE bound to: 8'b00000001 
	Parameter REG_WORD_LENGTH bound to: 8'b00000010 
	Parameter REG_LOCAL_MAC_1 bound to: 8'b00000011 
	Parameter REG_LOCAL_MAC_0 bound to: 8'b00000100 
	Parameter REG_LOCAL_IP bound to: 8'b00000101 
	Parameter REG_LOCAL_GATEWAY bound to: 8'b00000110 
	Parameter REG_LOCAL_NETMASK bound to: 8'b00000111 
	Parameter REG_LOCAL_MULTICAST_IP bound to: 8'b00001000 
	Parameter REG_LOCAL_MULTICAST_MASK bound to: 8'b00001001 
	Parameter REG_BUFFER_OCC bound to: 8'b00001010 
	Parameter REG_LOCAL_ENABLE bound to: 8'b00001011 
	Parameter REG_LOCAL_PORT bound to: 8'b00001100 
	Parameter REG_PHY_STATUS_1 bound to: 8'b00001101 
	Parameter REG_PHY_STATUS_0 bound to: 8'b00001110 
	Parameter REG_PHY_CONTROL_1 bound to: 8'b00001111 
	Parameter REG_PHY_CONTROL_0 bound to: 8'b00010000 
	Parameter REG_ARP_SIZE bound to: 8'b00010001 
WARNING: [Synth 8-6104] Input port 'phy_status' has an internal driver [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_cpu_attach_wb.v:151]
INFO: [Synth 8-6155] done synthesizing module 'gbe_cpu_attach_wb' (1#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_cpu_attach_wb.v:2]
WARNING: [Synth 8-689] width (11) of port connection 'cpu_tx_size' does not match port width (12) of module 'gbe_cpu_attach_wb' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_udp.v:211]
WARNING: [Synth 8-689] width (1) of port connection 'phy_control' does not match port width (32) of module 'gbe_cpu_attach_wb' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_udp.v:216]
INFO: [Synth 8-638] synthesizing module 'gbe_cpu_buffer' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/gbe_cpu_buffer_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'gbe_arp_cache' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/gbe_arp_cache_stub.vhdl:21]
INFO: [Synth 8-6157] synthesizing module 'gbe_tx' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:2]
	Parameter REG_APP_IF bound to: 1 - type: integer 
	Parameter MAC_HDR_SIZE bound to: 14 - type: integer 
	Parameter IP_HDR_SIZE bound to: 20 - type: integer 
	Parameter UDP_HDR_SIZE bound to: 8 - type: integer 
	Parameter HDR_SIZE bound to: 42 - type: integer 
	Parameter TX_IDLE bound to: 3'b000 
	Parameter TX_APP_HDR0 bound to: 3'b001 
	Parameter TX_APP_HDR1 bound to: 3'b010 
	Parameter TX_APP_HDR2 bound to: 3'b011 
	Parameter TX_APP_DATA bound to: 3'b100 
	Parameter TX_CPU_WAIT bound to: 3'b101 
	Parameter TX_CPU_DATA bound to: 3'b110 
INFO: [Synth 8-638] synthesizing module 'gbe_tx_packet_fifo' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/gbe_tx_packet_fifo_stub.vhdl:23]
WARNING: [Synth 8-350] instance 'tx_packet_fifo_inst' of module 'gbe_tx_packet_fifo' requires 12 connections, but only 10 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:59]
INFO: [Synth 8-638] synthesizing module 'gbe_ctrl_fifo' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/gbe_ctrl_fifo_stub.vhdl:23]
WARNING: [Synth 8-350] instance 'tx_packet_ctrl_fifo_inst' of module 'gbe_ctrl_fifo' requires 12 connections, but only 10 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:92]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:301]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:425]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:443]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:468]
WARNING: [Synth 8-6014] Unused sequential element gen_app_if_reg.app_eof_reg_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:131]
INFO: [Synth 8-6155] done synthesizing module 'gbe_tx' (2#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:2]
INFO: [Synth 8-6157] synthesizing module 'gbe_rx' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:2]
	Parameter DIS_CPU bound to: 0 - type: integer 
	Parameter RX_IDLE bound to: 3'b000 
	Parameter RX_HDR0 bound to: 3'b001 
	Parameter RX_HDR1 bound to: 3'b010 
	Parameter RX_HDR2 bound to: 3'b011 
	Parameter RX_DATA bound to: 3'b100 
	Parameter MAC_HDR_SIZE bound to: 14 - type: integer 
	Parameter IP_HDR_SIZE bound to: 20 - type: integer 
	Parameter UDP_HDR_SIZE bound to: 8 - type: integer 
	Parameter APP_RUNNING bound to: 1'b0 
	Parameter APP_BLOCKED bound to: 1'b1 
	Parameter CPU_IDLE bound to: 2'b00 
	Parameter CPU_DATA bound to: 2'b01 
	Parameter CPU_VALIDATE bound to: 2'b10 
	Parameter CPU_HANDSHAKE bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'gbe_rx_packet_fifo' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/gbe_rx_packet_fifo_stub.vhdl:21]
WARNING: [Synth 8-350] instance 'rx_packet_fifo_inst' of module 'gbe_rx_packet_fifo' requires 10 connections, but only 9 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:50]
INFO: [Synth 8-638] synthesizing module 'gbe_rx_ctrl_fifo' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/gbe_rx_ctrl_fifo_stub.vhdl:21]
WARNING: [Synth 8-350] instance 'rx_ctrl_fifo_inst' of module 'gbe_rx_ctrl_fifo' requires 10 connections, but only 9 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:73]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:130]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:210]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:259]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:307]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:376]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:438]
INFO: [Synth 8-4471] merging register 'hdr2_cpu_ok_reg' into 'hdr1_cpu_ok_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:429]
WARNING: [Synth 8-6014] Unused sequential element hdr2_cpu_ok_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:429]
INFO: [Synth 8-4471] merging register 'hdr2_cpu_okR_reg' into 'hdr1_cpu_okR_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:252]
WARNING: [Synth 8-6014] Unused sequential element hdr2_cpu_okR_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:252]
INFO: [Synth 8-6155] done synthesizing module 'gbe_rx' (3#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:2]
INFO: [Synth 8-6155] done synthesizing module 'gbe_udp' (4#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_udp.v:2]
WARNING: [Synth 8-350] instance 'onegbe_test_one_gbe' of module 'gbe_udp' requires 44 connections, but only 43 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:224]
INFO: [Synth 8-6157] synthesizing module 'gig_eth_mac' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac.v:16]
	Parameter MAX_FRAME_SIZE_STANDARD bound to: 1522 - type: integer 
	Parameter MAX_FRAME_SIZE_JUMBO bound to: 9022 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gig_eth_mac_tx' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac_tx.v:9]
	Parameter MAX_FRAME_SIZE_STANDARD bound to: 1522 - type: integer 
	Parameter MAX_FRAME_SIZE_JUMBO bound to: 9022 - type: integer 
	Parameter TX_IFG bound to: 4'b0000 
	Parameter TX_READY bound to: 4'b0001 
	Parameter TX_ONE_CYCLE_DELAY bound to: 4'b0010 
	Parameter TX_PREAMBLE bound to: 4'b0011 
	Parameter TX_DATA bound to: 4'b0100 
	Parameter TX_PAD bound to: 4'b0101 
	Parameter TX_CRC bound to: 4'b0110 
	Parameter TX_CORRUPT_FRAME bound to: 4'b0111 
	Parameter TX_WAIT_FOR_END bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'CRC_gen' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/CRC_gen.v:53]
INFO: [Synth 8-6155] done synthesizing module 'CRC_gen' (5#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/CRC_gen.v:53]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac_tx.v:166]
INFO: [Synth 8-6155] done synthesizing module 'gig_eth_mac_tx' (6#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac_tx.v:9]
INFO: [Synth 8-6157] synthesizing module 'gig_eth_mac_rx' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac_rx.v:9]
	Parameter MAX_FRAME_SIZE_STANDARD bound to: 1522 - type: integer 
	Parameter MAX_FRAME_SIZE_JUMBO bound to: 9022 - type: integer 
	Parameter RX_READY bound to: 3'b000 
	Parameter RX_FRAME bound to: 3'b001 
	Parameter RX_CHECK_CRC bound to: 3'b010 
	Parameter RX_GOOD bound to: 3'b011 
	Parameter RX_BAD bound to: 3'b100 
	Parameter RX_ABORT bound to: 3'b101 
	Parameter RX_WAIT_FOR_END bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'CRC_chk' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/CRC_chk.v:53]
INFO: [Synth 8-6155] done synthesizing module 'CRC_chk' (7#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/CRC_chk.v:53]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac_rx.v:154]
INFO: [Synth 8-6155] done synthesizing module 'gig_eth_mac_rx' (8#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac_rx.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gig_eth_mac' (9#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac.v:16]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_autonegotiation_1000BASEX' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_stub.vhdl:41]
INFO: [Synth 8-638] synthesizing module 'axi_slave_wishbone_classic_master' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/rfsoc/axi_slave_wishbone_classic_master.vhd:108]
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net S_AXI_BUSER in module/entity axi_slave_wishbone_classic_master does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/rfsoc/axi_slave_wishbone_classic_master.vhd:83]
WARNING: [Synth 8-3848] Net S_AXI_RUSER in module/entity axi_slave_wishbone_classic_master does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/rfsoc/axi_slave_wishbone_classic_master.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'axi_slave_wishbone_classic_master' (10#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/rfsoc/axi_slave_wishbone_classic_master.vhd:108]
INFO: [Synth 8-638] synthesizing module 'cdc_synchroniser' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:146]
	Parameter G_BUS_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cdc_synchroniser' (11#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:146]
WARNING: [Synth 8-350] instance 'onegbe_test_bitfield_snapshot_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:407]
WARNING: [Synth 8-350] instance 'onegbe_test_bitfield_snapshot_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:418]
WARNING: [Synth 8-350] instance 'onegbe_test_dest_ip' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:429]
WARNING: [Synth 8-350] instance 'onegbe_test_dest_port' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:440]
WARNING: [Synth 8-350] instance 'onegbe_test_pkt_sim_enable' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:451]
WARNING: [Synth 8-350] instance 'onegbe_test_pkt_sim_payload_len' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:462]
WARNING: [Synth 8-350] instance 'onegbe_test_pkt_sim_period' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:473]
WARNING: [Synth 8-350] instance 'onegbe_test_rst' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:484]
INFO: [Synth 8-638] synthesizing module 'axi4lite_ic_wrapper' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/axi4lite_ic_wrapper.vhdl:86]
INFO: [Synth 8-638] synthesizing module 'axi4lite_axi4lite_top_ic' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd:43]
WARNING: [Synth 8-5858] RAM axi4lite_mosi_arr_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'addr_sel_reg' and it is trimmed from '32' to '17' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_axi4lite_top_ic' (12#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd:43]
INFO: [Synth 8-638] synthesizing module 'axi4lite_bitfield_snapshot_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_bitfield_snapshot_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_slave_logic' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/axi4_lite/axi4lite_slave_logic.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_slave_logic' (13#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/axi4_lite/axi4lite_slave_logic.vhd:66]
INFO: [Synth 8-638] synthesizing module 'axi4lite_bitfield_snapshot_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_bitfield_snapshot_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_bitfield_snapshot_ss_bram_muxdemux' (14#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_bitfield_snapshot_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_bitfield_snapshot_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/ipb_bitfield_snapshot_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 13 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 13 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
INFO: [Synth 8-638] synthesizing module 'asym_bram_tdp' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/asym_bram_tdp.vhd:54]
	Parameter WIDTHA bound to: 32 - type: integer 
	Parameter ADDRWIDTHA bound to: 13 - type: integer 
	Parameter WIDTHB bound to: 32 - type: integer 
	Parameter ADDRWIDTHB bound to: 13 - type: integer 
	Parameter READLATA bound to: 1 - type: integer 
	Parameter READLATB bound to: 1 - type: integer 
	Parameter INIT bound to: 0'b 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/asym_bram_tdp.vhd:123]
WARNING: [Synth 8-6014] Unused sequential element g_a_wider.regA_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/asym_bram_tdp.vhd:150]
WARNING: [Synth 8-6014] Unused sequential element g_a_wider.regB_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/asym_bram_tdp.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'asym_bram_tdp' (15#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/asym_bram_tdp.vhd:54]
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/ipb_bitfield_snapshot_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_bitfield_snapshot_ss_bram_dp_ram' (16#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/ipb_bitfield_snapshot_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_bitfield_snapshot_ss_bram' (17#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_bitfield_snapshot_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sw_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sw_reg_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sw_reg_muxdemux' (18#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd:39]
WARNING: [Synth 8-614] signal 'axi4lite_sw_reg_int' is read in the process but is not in the sensitivity list [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sw_reg' (19#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sys_block' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sys_block.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sys_block_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sys_block_muxdemux' (20#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd:39]
WARNING: [Synth 8-614] signal 'axi4lite_sys_block_int' is read in the process but is not in the sensitivity list [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sys_block.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sys_block' (21#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sys_block.vhd:42]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[bitfield_snapshot_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/axi4lite_ic_wrapper.vhdl:92]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[dest_ip] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/axi4lite_ic_wrapper.vhdl:92]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[dest_port] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/axi4lite_ic_wrapper.vhdl:92]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[pkt_sim_enable] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/axi4lite_ic_wrapper.vhdl:92]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[pkt_sim_payload_len] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/axi4lite_ic_wrapper.vhdl:92]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[pkt_sim_period] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/axi4lite_ic_wrapper.vhdl:92]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[rst] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/axi4lite_ic_wrapper.vhdl:92]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[bitfield_snapshot_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/axi4lite_ic_wrapper.vhdl:93]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[dest_ip] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/axi4lite_ic_wrapper.vhdl:93]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[dest_port] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/axi4lite_ic_wrapper.vhdl:93]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[pkt_sim_enable] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/axi4lite_ic_wrapper.vhdl:93]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[pkt_sim_payload_len] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/axi4lite_ic_wrapper.vhdl:93]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[pkt_sim_period] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/axi4lite_ic_wrapper.vhdl:93]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[rst] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/axi4lite_ic_wrapper.vhdl:93]
WARNING: [Synth 8-3848] Net axi4lite_sys_block_in_we[sys_scratchpad] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/axi4lite_ic_wrapper.vhdl:96]
WARNING: [Synth 8-3848] Net axi4lite_sys_block_in[sys_scratchpad] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/axi4lite_ic_wrapper.vhdl:97]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_ic_wrapper' (22#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/axi4lite_ic_wrapper.vhdl:86]
WARNING: [Synth 8-689] width (40) of port connection 's_axi4lite_araddr' does not match port width (32) of module 'axi4lite_ic_wrapper' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:545]
WARNING: [Synth 8-689] width (40) of port connection 's_axi4lite_awaddr' does not match port width (32) of module 'axi4lite_ic_wrapper' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:548]
INFO: [Synth 8-638] synthesizing module 'onegbe_test' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:3026]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_default_clock_driver' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:2970]
INFO: [Synth 8-638] synthesizing module 'xlclockdriver' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:59]
	Parameter period bound to: 1 - type: integer 
	Parameter log_2_period bound to: 1 - type: integer 
	Parameter pipeline_regs bound to: 5 - type: integer 
	Parameter use_bufg bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'clr_reg' of component 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:236]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init' (23#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init' (24#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element clk_num_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:212]
INFO: [Synth 8-256] done synthesizing module 'xlclockdriver' (25#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_default_clock_driver' (26#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:2970]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_struct' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:2808]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_bitfield_snapshot' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1773]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_buscreate' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:14]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_b81a86c43b' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_b81a86c43b' (27#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:116]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_d27b65a723' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_d27b65a723' (28#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:144]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_a8fbaf0484' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_a8fbaf0484' (29#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_buscreate' (30#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:14]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_ss' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1542]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_add_gen' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:140]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_edge_detect_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:75]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xldelay' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:597]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:624]
INFO: [Synth 8-638] synthesizing module 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e' (31#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg' (32#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xldelay' (33#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:597]
INFO: [Synth 8-638] synthesizing module 'sysgen_inverter_5c26d88839' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:707]
INFO: [Synth 8-256] done synthesizing module 'sysgen_inverter_5c26d88839' (34#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:707]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_d4ac5a6b6a' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:985]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_d4ac5a6b6a' (35#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:985]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_edge_detect_x0' (36#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:75]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_423ab06436' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:560]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_423ab06436' (37#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:560]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:351]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_onegbe_test_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:295' bound to instance 'convert' of component 'convert_func_call_onegbe_test_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:403]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_onegbe_test_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:310]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_onegbe_test_xlconvert' (38#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlconvert' (39#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:351]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_d2b8ff52eb' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:517]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_d2b8ff52eb' (40#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:517]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xldelay__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:597]
	Parameter width bound to: 15 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 15 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:624]
INFO: [Synth 8-638] synthesizing module 'synth_reg__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
	Parameter width bound to: 15 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 15 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
	Parameter width bound to: 15 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e__parameterized1' (40#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg__parameterized1' (40#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xldelay__parameterized0' (40#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:597]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_740d6f1b3b' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:454]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_740d6f1b3b' (41#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:454]
INFO: [Synth 8-638] synthesizing module 'sysgen_inverter_802dae460e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'sysgen_inverter_802dae460e' (42#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:664]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_249042cac6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:750]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_249042cac6' (43#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:750]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_08a46432c8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:251]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_08a46432c8' (44#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:251]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_ec6b1d2996' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:797]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_ec6b1d2996' (45#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:797]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlregister' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:849]
	Parameter d_width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b1 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:875]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'fdse_comp' to cell 'FDSE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized1' (45#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized1' (45#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlregister' (46#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:849]
INFO: [Synth 8-638] synthesizing module 'sysgen_shift_277fe2134d' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:903]
INFO: [Synth 8-256] done synthesizing module 'sysgen_shift_277fe2134d' (47#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:903]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlcounter_free' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1980]
	Parameter core_name0 bound to: onegbe_test_c_counter_binary_v12_0_i0 - type: string 
	Parameter op_width bound to: 16 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'onegbe_test_c_counter_binary_v12_0_i0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/onegbe_test_c_counter_binary_v12_0_i0_stub.vhdl:5' bound to instance 'core_instance0' of component 'onegbe_test_c_counter_binary_v12_0_i0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:2047]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_c_counter_binary_v12_0_i0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/onegbe_test_c_counter_binary_v12_0_i0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlcounter_free' (48#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1980]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlslice' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
	Parameter new_msb bound to: 14 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 16 - type: integer 
	Parameter y_width bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlslice' (49#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlslice__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
	Parameter new_msb bound to: 14 - type: integer 
	Parameter new_lsb bound to: 2 - type: integer 
	Parameter x_width bound to: 16 - type: integer 
	Parameter y_width bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlslice__parameterized0' (49#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlslice__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
	Parameter new_msb bound to: 15 - type: integer 
	Parameter new_lsb bound to: 15 - type: integer 
	Parameter x_width bound to: 16 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlslice__parameterized1' (49#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_add_gen' (50#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:140]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_basic_ctrl' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:764]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_dram_munge' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:393]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_9619a017ac' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1084]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_9619a017ac' (51#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1084]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_a453b49b67' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1113]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_a453b49b67' (52#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1113]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_3b2cb4f032' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1135]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_3b2cb4f032' (53#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1135]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlregister__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:849]
	Parameter d_width bound to: 32 - type: integer 
	Parameter init_value bound to: 32'b00000000000000000000000000000000 
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:875]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized3' (53#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized3' (53#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlregister__parameterized0' (53#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:849]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_07241953c9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1192]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_07241953c9' (54#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1192]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_7fca5c95a5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1217]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_7fca5c95a5' (55#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1217]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_db996fafc6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1236]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_db996fafc6' (56#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1236]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_61c4f5f398' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1255]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_61c4f5f398' (57#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1255]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_fff549f2dc' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1274]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_fff549f2dc' (58#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1274]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_2bf19c612e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1296]
WARNING: [Synth 8-3936] Found unconnected internal register 'unregy_join_6_1_reg' and it is trimmed from '80' to '32' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1314]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_2bf19c612e' (59#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1296]
INFO: [Synth 8-638] synthesizing module 'sysgen_counter_0525c34de7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1338]
INFO: [Synth 8-256] done synthesizing module 'sysgen_counter_0525c34de7' (60#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1338]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_89d333f52b' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_89d333f52b' (61#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:230]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlcounter_free__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1980]
	Parameter core_name0 bound to: onegbe_test_c_counter_binary_v12_0_i1 - type: string 
	Parameter op_width bound to: 2 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'onegbe_test_c_counter_binary_v12_0_i1' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/onegbe_test_c_counter_binary_v12_0_i1_stub.vhdl:5' bound to instance 'core_instance1' of component 'onegbe_test_c_counter_binary_v12_0_i1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:2057]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_c_counter_binary_v12_0_i1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/onegbe_test_c_counter_binary_v12_0_i1_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlcounter_free__parameterized0' (61#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1980]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_3c0f40d0c6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1042]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_3c0f40d0c6' (62#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1042]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_dram_munge' (63#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:393]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_edge_detect' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:699]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_15c63b110e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1408]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_15c63b110e' (64#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1408]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_edge_detect' (65#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:699]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_9a4712a1c2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_9a4712a1c2' (66#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:50]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_4319c51a44' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1014]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_4319c51a44' (67#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1014]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlregister__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:849]
	Parameter d_width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:875]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized5' (67#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized5' (67#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlregister__parameterized1' (67#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:849]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlslice__parameterized2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
	Parameter new_msb bound to: 0 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlslice__parameterized2' (67#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlslice__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
	Parameter new_msb bound to: 1 - type: integer 
	Parameter new_lsb bound to: 1 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlslice__parameterized3' (67#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlslice__parameterized4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
	Parameter new_msb bound to: 2 - type: integer 
	Parameter new_lsb bound to: 2 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlslice__parameterized4' (67#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_basic_ctrl' (68#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:764]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1141]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_calc_add' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:995]
INFO: [Synth 8-638] synthesizing module 'sysgen_addsub_420a99301a' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1437]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdse_comp' to cell 'FDSE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:97]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized7' (68#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized6' (68#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element op_mem_91_20_reg[0] was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1464]
WARNING: [Synth 8-6014] Unused sequential element cout_mem_92_22_reg[0] was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1475]
INFO: [Synth 8-256] done synthesizing module 'sysgen_addsub_420a99301a' (69#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1437]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_8013d69b38' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1525]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_8013d69b38' (70#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1525]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlconvert__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:351]
	Parameter din_width bound to: 13 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 13 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 13 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 13 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_onegbe_test_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:295' bound to instance 'convert' of component 'convert_func_call_onegbe_test_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:403]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_onegbe_test_xlconvert__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:310]
	Parameter din_width bound to: 13 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 13 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_onegbe_test_xlconvert__parameterized1' (70#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlconvert__parameterized0' (70#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:351]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlslice__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
	Parameter new_msb bound to: 0 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 13 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlslice__parameterized5' (70#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlslice__parameterized6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
	Parameter new_msb bound to: 12 - type: integer 
	Parameter new_lsb bound to: 1 - type: integer 
	Parameter x_width bound to: 13 - type: integer 
	Parameter y_width bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlslice__parameterized6' (70#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_1ae29404a0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1553]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_1ae29404a0' (71#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1553]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_calc_add' (72#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:995]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_munge_in' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1109]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_5305c2b705' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1590]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_5305c2b705' (73#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1590]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_munge_in' (74#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1109]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlconvert__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:351]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_onegbe_test_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:295' bound to instance 'convert' of component 'convert_func_call_onegbe_test_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:403]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_onegbe_test_xlconvert__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:310]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_onegbe_test_xlconvert__parameterized3' (74#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlconvert__parameterized1' (74#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:351]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlconvert__parameterized2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:351]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_onegbe_test_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:295' bound to instance 'convert' of component 'convert_func_call_onegbe_test_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:403]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_onegbe_test_xlconvert__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:310]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_onegbe_test_xlconvert__parameterized5' (74#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlconvert__parameterized2' (74#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_bram' (75#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1141]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_ctrl' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1248]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_d7874e9a64' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1612]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_d7874e9a64' (76#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1612]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlslice__parameterized7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
	Parameter new_msb bound to: 31 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlslice__parameterized7' (76#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_ctrl' (77#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1248]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_ctrl_combine' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1298]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_4db4af8790' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1637]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_4db4af8790' (78#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1637]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_d018cb4968' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1667]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_d018cb4968' (79#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1667]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_f2b34f96f0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1689]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_f2b34f96f0' (80#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1689]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_ctrl_combine' (81#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1298]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_ctrl_split' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1372]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlslice__parameterized8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
	Parameter new_msb bound to: 2 - type: integer 
	Parameter new_lsb bound to: 1 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlslice__parameterized8' (81#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlslice__parameterized9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
	Parameter new_msb bound to: 3 - type: integer 
	Parameter new_lsb bound to: 3 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlslice__parameterized9' (81#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlslice__parameterized10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
	Parameter new_msb bound to: 31 - type: integer 
	Parameter new_lsb bound to: 4 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlslice__parameterized10' (81#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_ctrl_split' (82#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1372]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_status' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1460]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlconvert__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:351]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_onegbe_test_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:295' bound to instance 'convert' of component 'convert_func_call_onegbe_test_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:403]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:419]
INFO: [Synth 8-638] synthesizing module 'synth_reg__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e__parameterized3' (82#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg__parameterized3' (82#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlconvert__parameterized3' (82#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:351]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:94]
	Parameter din_width bound to: 32 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough' (83#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_status' (84#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1460]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_c7da959b78' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_c7da959b78' (85#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:190]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlconvert__parameterized4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:351]
	Parameter din_width bound to: 10 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 10 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_onegbe_test_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:295' bound to instance 'convert' of component 'convert_func_call_onegbe_test_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:403]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_onegbe_test_xlconvert__parameterized7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:310]
	Parameter din_width bound to: 10 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_onegbe_test_xlconvert__parameterized7' (85#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlconvert__parameterized4' (85#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:351]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_2515e3d00b' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:495]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_2515e3d00b' (86#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:495]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_ss' (87#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1542]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:94]
	Parameter din_width bound to: 8 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough__parameterized0' (87#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:94]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:94]
	Parameter din_width bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough__parameterized1' (87#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_bitfield_snapshot' (88#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1773]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_dest_ip' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1867]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_dest_ip' (89#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1867]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_dest_port' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1914]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlslice__parameterized11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
	Parameter new_msb bound to: 15 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlslice__parameterized11' (89#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_6d5c5c9d3a' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1711]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_6d5c5c9d3a' (90#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1711]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_dest_port' (91#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1914]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_one_gbe' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1976]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlconvert__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:351]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 1 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlconvert__parameterized5' (91#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:351]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlconvert__parameterized6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:351]
	Parameter din_width bound to: 8 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 8 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_onegbe_test_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:295' bound to instance 'convert' of component 'convert_func_call_onegbe_test_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:403]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_onegbe_test_xlconvert__parameterized9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:310]
	Parameter din_width bound to: 8 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_onegbe_test_xlconvert__parameterized9' (91#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlconvert__parameterized6' (91#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:351]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlconvert__parameterized7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:351]
	Parameter din_width bound to: 16 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 16 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_onegbe_test_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:295' bound to instance 'convert' of component 'convert_func_call_onegbe_test_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:403]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_onegbe_test_xlconvert__parameterized11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:310]
	Parameter din_width bound to: 16 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_onegbe_test_xlconvert__parameterized11' (91#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlconvert__parameterized7' (91#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_one_gbe' (92#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1976]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_pkt_sim' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:2455]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_enable' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:2192]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_enable' (93#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:2192]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_negedge' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:2241]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_negedge' (94#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:2241]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_payload_len' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:2297]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_payload_len' (95#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:2297]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_period' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:2344]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_period' (96#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:2344]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_posedge' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:2393]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_posedge' (97#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:2393]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlcounter_free__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1980]
	Parameter core_name0 bound to: onegbe_test_c_counter_binary_v12_0_i2 - type: string 
	Parameter op_width bound to: 32 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'onegbe_test_c_counter_binary_v12_0_i2' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/onegbe_test_c_counter_binary_v12_0_i2_stub.vhdl:5' bound to instance 'core_instance2' of component 'onegbe_test_c_counter_binary_v12_0_i2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:2067]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_c_counter_binary_v12_0_i2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/onegbe_test_c_counter_binary_v12_0_i2_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlcounter_free__parameterized1' (97#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1980]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlcounter_free__parameterized2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1980]
	Parameter core_name0 bound to: onegbe_test_c_counter_binary_v12_0_i3 - type: string 
	Parameter op_width bound to: 32 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'onegbe_test_c_counter_binary_v12_0_i3' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/onegbe_test_c_counter_binary_v12_0_i3_stub.vhdl:5' bound to instance 'core_instance3' of component 'onegbe_test_c_counter_binary_v12_0_i3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:2077]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_c_counter_binary_v12_0_i3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/onegbe_test_c_counter_binary_v12_0_i3_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlcounter_free__parameterized2' (97#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1980]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlcounter_free__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1980]
	Parameter core_name0 bound to: onegbe_test_c_counter_binary_v12_0_i4 - type: string 
	Parameter op_width bound to: 8 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'onegbe_test_c_counter_binary_v12_0_i4' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/onegbe_test_c_counter_binary_v12_0_i4_stub.vhdl:5' bound to instance 'core_instance4' of component 'onegbe_test_c_counter_binary_v12_0_i4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:2087]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_c_counter_binary_v12_0_i4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/onegbe_test_c_counter_binary_v12_0_i4_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlcounter_free__parameterized3' (97#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1980]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_71f29a8c9e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1733]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_71f29a8c9e' (98#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1733]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_9ef8616abb' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1776]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_9ef8616abb' (99#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1776]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_3e45594a17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1836]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_3e45594a17' (100#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1836]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_93c2bea791' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1893]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_93c2bea791' (101#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1893]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_a789c88b84' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1920]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_a789c88b84' (102#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1920]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_pkt_sim' (103#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:2455]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_rst' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:2739]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_rst' (104#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:2739]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_struct' (105#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:2808]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test' (106#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:3026]
INFO: [Synth 8-6157] synthesizing module 'zcu111_infrastructure' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/infrastructure/zcu111_infrastructure.v:1]
	Parameter MULTIPLY bound to: 8.000000 - type: float 
	Parameter DIVIDE bound to: 4.000000 - type: float 
	Parameter DIVCLK bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20424]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (107#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20424]
INFO: [Synth 8-6157] synthesizing module 'MMCM_BASE' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27427]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 7.812500 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 4.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 180.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 270.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLOCK_HOLD bound to: FALSE - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCM_BASE' (108#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27427]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (109#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'MMCM_BASE__parameterized0' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27427]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 7.812500 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 5.120000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLOCK_HOLD bound to: FALSE - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCM_BASE__parameterized0' (109#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27427]
INFO: [Synth 8-6155] done synthesizing module 'zcu111_infrastructure' (110#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/infrastructure/zcu111_infrastructure.v:1]
INFO: [Synth 8-638] synthesizing module 'zcu111' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2004]
INFO: [Synth 8-638] synthesizing module 'zcu111_axi_interconnect_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:1149]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1CG92RI' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:97]
INFO: [Synth 8-3491] module 'zcu111_auto_ds_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/zcu111_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'zcu111_auto_ds_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:331]
INFO: [Synth 8-638] synthesizing module 'zcu111_auto_ds_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/zcu111_auto_ds_0_stub.vhdl:87]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1CG92RI' (111#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:97]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_9O4VJ' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:498]
INFO: [Synth 8-3491] module 'zcu111_auto_ds_1' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/zcu111_auto_ds_1_stub.vhdl:5' bound to instance 'auto_ds' of component 'zcu111_auto_ds_1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:732]
INFO: [Synth 8-638] synthesizing module 'zcu111_auto_ds_1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/zcu111_auto_ds_1_stub.vhdl:87]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_9O4VJ' (112#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:498]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_16GXSXB' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:903]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_16GXSXB' (113#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:903]
INFO: [Synth 8-3491] module 'zcu111_xbar_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/zcu111_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'zcu111_xbar_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:1825]
INFO: [Synth 8-638] synthesizing module 'zcu111_xbar_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/zcu111_xbar_0_stub.vhdl:93]
INFO: [Synth 8-256] done synthesizing module 'zcu111_axi_interconnect_0_0' (114#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:1149]
INFO: [Synth 8-3491] module 'zcu111_axi_protocol_convert_1_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/zcu111_axi_protocol_convert_1_0_stub.vhdl:5' bound to instance 'axi_protocol_convert_1' of component 'zcu111_axi_protocol_convert_1_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2553]
INFO: [Synth 8-638] synthesizing module 'zcu111_axi_protocol_convert_1_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/zcu111_axi_protocol_convert_1_0_stub.vhdl:67]
INFO: [Synth 8-3491] module 'zcu111_axi_protocol_convert_2_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/zcu111_axi_protocol_convert_2_0_stub.vhdl:5' bound to instance 'axi_protocol_convert_2' of component 'zcu111_axi_protocol_convert_2_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2612]
INFO: [Synth 8-638] synthesizing module 'zcu111_axi_protocol_convert_2_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/zcu111_axi_protocol_convert_2_0_stub.vhdl:67]
INFO: [Synth 8-3491] module 'zcu111_proc_sys_reset_0_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/zcu111_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'zcu111_proc_sys_reset_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2671]
INFO: [Synth 8-638] synthesizing module 'zcu111_proc_sys_reset_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/zcu111_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'zcu111_zynq_ultra_ps_e_0_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/zcu111_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'zcu111_zynq_ultra_ps_e_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2684]
INFO: [Synth 8-638] synthesizing module 'zcu111_zynq_ultra_ps_e_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/zcu111_zynq_ultra_ps_e_0_0_stub.vhdl:56]
INFO: [Synth 8-256] done synthesizing module 'zcu111' (115#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2004]
WARNING: [Synth 8-689] width (40) of port connection 'M_AXI_RFDC_araddr' does not match port width (32) of module 'zcu111' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:618]
WARNING: [Synth 8-689] width (40) of port connection 'M_AXI_RFDC_awaddr' does not match port width (32) of module 'zcu111' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:622]
WARNING: [Synth 8-3848] Net sys_rst in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:106]
WARNING: [Synth 8-3848] Net rst_125_out in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:105]
WARNING: [Synth 8-3848] Net onegbe_test_one_gbe_mac_syncacquired in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:89]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_arready in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:162]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_awready in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:166]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_bresp in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:169]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_bvalid in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:170]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_rdata in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:171]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_rresp in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:173]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_rvalid in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:174]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_wready in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:176]
WARNING: [Synth 8-3848] Net onegbe_test_bitfield_snapshot_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:137]
WARNING: [Synth 8-3848] Net onegbe_test_sys_board_id_in in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:144]
WARNING: [Synth 8-3848] Net onegbe_test_sys_board_id_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:145]
WARNING: [Synth 8-3848] Net onegbe_test_sys_rev_in in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:148]
WARNING: [Synth 8-3848] Net onegbe_test_sys_rev_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:149]
WARNING: [Synth 8-3848] Net onegbe_test_sys_rev_rcs_in in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:150]
WARNING: [Synth 8-3848] Net onegbe_test_sys_rev_rcs_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:151]
WARNING: [Synth 8-3848] Net onegbe_test_sys_clkcounter_in in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:146]
WARNING: [Synth 8-3848] Net onegbe_test_sys_clkcounter_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:147]
WARNING: [Synth 8-3848] Net user_rst in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:411]
INFO: [Synth 8-6155] done synthesizing module 'top' (116#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:7]
WARNING: [Synth 8-3331] design s00_couplers_imp_16GXSXB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_16GXSXB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_16GXSXB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_16GXSXB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_9O4VJ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_9O4VJ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[39]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[38]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[37]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[36]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[35]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[34]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[33]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[32]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[39]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[38]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[37]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[36]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[35]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[34]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[33]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[32]
WARNING: [Synth 8-3331] design zcu111_axi_interconnect_0_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design zcu111_axi_interconnect_0_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design zcu111_axi_interconnect_0_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design zcu111_axi_interconnect_0_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design zcu111_axi_interconnect_0_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design zcu111_axi_interconnect_0_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design sysgen_constant_9a4712a1c2 has unconnected port clk
WARNING: [Synth 8-3331] design sysgen_constant_9a4712a1c2 has unconnected port ce
WARNING: [Synth 8-3331] design sysgen_constant_9a4712a1c2 has unconnected port clr
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[31]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[30]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[29]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[28]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[27]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[26]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[25]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[24]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[23]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[22]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[21]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[20]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[19]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[18]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[17]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[16]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[15]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[14]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[13]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[12]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[11]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[10]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[9]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[8]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[7]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[6]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[5]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[4]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[3]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[2]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[0]
WARNING: [Synth 8-3331] design sysgen_delay_d7874e9a64 has unconnected port clk
WARNING: [Synth 8-3331] design sysgen_delay_d7874e9a64 has unconnected port ce
WARNING: [Synth 8-3331] design sysgen_delay_d7874e9a64 has unconnected port clr
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[31]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[30]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[29]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[28]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[27]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[26]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[25]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[24]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[23]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[22]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[21]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[20]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[19]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[18]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[17]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[16]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[15]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[14]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[13]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[12]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[11]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[10]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[9]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[8]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[7]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[6]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[5]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[4]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[3]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[2]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[1]
WARNING: [Synth 8-3331] design sysgen_relational_a789c88b84 has unconnected port clk
WARNING: [Synth 8-3331] design sysgen_relational_a789c88b84 has unconnected port ce
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1616.219 ; gain = 181.750 ; free physical = 5499 ; free virtual = 29275
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_one_gbe:mac_tx_rst to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:224]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_one_gbe:mac_rx_rst to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:224]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_one_gbe:phy_status[15] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:224]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_one_gbe:phy_status[14] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:224]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_one_gbe:phy_status[13] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:224]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_one_gbe:phy_status[12] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:224]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_one_gbe:phy_status[11] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:224]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_one_gbe:phy_status[10] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:224]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_one_gbe:phy_status[9] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:224]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_one_gbe:phy_status[8] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:224]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_one_gbe:phy_status[7] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:224]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_one_gbe:phy_status[6] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:224]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_one_gbe:phy_status[5] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:224]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_one_gbe:phy_status[4] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:224]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_one_gbe:phy_status[3] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:224]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_one_gbe:phy_status[2] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:224]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_one_gbe:phy_status[1] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:224]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_one_gbe:phy_status[0] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:224]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_one_gbe_mac:reset to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:274]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_bitfield_snapshot_ss_ctrl:IP_RESET to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:407]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_bitfield_snapshot_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:407]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_bitfield_snapshot_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:418]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_dest_ip:IP_RESET to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:429]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_dest_ip:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:429]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_dest_port:IP_RESET to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_dest_port:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_pkt_sim_enable:IP_RESET to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:451]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_pkt_sim_enable:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:451]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_pkt_sim_payload_len:IP_RESET to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:462]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_pkt_sim_payload_len:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:462]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_pkt_sim_period:IP_RESET to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:473]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_pkt_sim_period:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:473]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_rst:IP_RESET to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:484]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_rst:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:484]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_bitfield_snapshot_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[31] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[30] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[29] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[28] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[27] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[26] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[25] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[24] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[23] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[22] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[21] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[20] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[19] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[18] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[17] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[16] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[15] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[14] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[13] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[12] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[11] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[10] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[9] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[8] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[7] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[6] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[5] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[4] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[3] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[2] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[1] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[0] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[31] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[30] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[29] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[28] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[27] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[26] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[25] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[24] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[23] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[22] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[21] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[20] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[19] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[18] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[17] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[16] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[15] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[14] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[13] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[12] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[11] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[10] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[9] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[8] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[7] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[6] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[5] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[4] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[3] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[2] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[1] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[0] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1616.219 ; gain = 181.750 ; free physical = 5509 ; free virtual = 29284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1616.219 ; gain = 181.750 ; free physical = 5509 ; free virtual = 29284
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_xbar_0/zcu111_xbar_0/zcu111_xbar_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_xbar_0/zcu111_xbar_0/zcu111_xbar_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/xbar'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0_in_context.xdc] for cell 'zcu111_inst/proc_sys_reset_0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0_in_context.xdc] for cell 'zcu111_inst/proc_sys_reset_0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zcu111_inst/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zcu111_inst/zynq_ultra_ps_e_0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0/zcu111_auto_ds_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0/zcu111_auto_ds_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1/zcu111_auto_ds_1_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1/zcu111_auto_ds_1_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_cpu_buffer/gbe_cpu_buffer/gbe_cpu_buffer_in_context.xdc] for cell 'onegbe_test_one_gbe/enable_cpu_tx.cpu_buffer_tx'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_cpu_buffer/gbe_cpu_buffer/gbe_cpu_buffer_in_context.xdc] for cell 'onegbe_test_one_gbe/enable_cpu_tx.cpu_buffer_tx'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_cpu_buffer/gbe_cpu_buffer/gbe_cpu_buffer_in_context.xdc] for cell 'onegbe_test_one_gbe/enable_cpu_rx.cpu_buffer_rx'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_cpu_buffer/gbe_cpu_buffer/gbe_cpu_buffer_in_context.xdc] for cell 'onegbe_test_one_gbe/enable_cpu_rx.cpu_buffer_rx'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_arp_cache/gbe_arp_cache/gbe_arp_cache_in_context.xdc] for cell 'onegbe_test_one_gbe/arp_cache_inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_arp_cache/gbe_arp_cache/gbe_arp_cache_in_context.xdc] for cell 'onegbe_test_one_gbe/arp_cache_inst'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_ctrl_fifo/gbe_ctrl_fifo/gbe_ctrl_fifo_in_context.xdc] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_ctrl_fifo/gbe_ctrl_fifo/gbe_ctrl_fifo_in_context.xdc] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo/gbe_rx_packet_fifo_in_context.xdc] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo/gbe_rx_packet_fifo_in_context.xdc] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_in_context.xdc] for cell 'onegbe_test_one_gbe_pcs_pma'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_in_context.xdc] for cell 'onegbe_test_one_gbe_pcs_pma'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo_in_context.xdc] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo_in_context.xdc] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_tx_packet_fifo/gbe_tx_packet_fifo/gbe_tx_packet_fifo_in_context.xdc] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_tx_packet_fifo/gbe_tx_packet_fifo/gbe_tx_packet_fifo_in_context.xdc] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i3/onegbe_test_c_counter_binary_v12_0_i3/onegbe_test_c_counter_binary_v12_0_i3_in_context.xdc] for cell 'onegbe_test_inst/onegbe_test_struct/pkt_sim/counter1/comp3.core_instance3'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i3/onegbe_test_c_counter_binary_v12_0_i3/onegbe_test_c_counter_binary_v12_0_i3_in_context.xdc] for cell 'onegbe_test_inst/onegbe_test_struct/pkt_sim/counter1/comp3.core_instance3'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i2/onegbe_test_c_counter_binary_v12_0_i2/onegbe_test_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'onegbe_test_inst/onegbe_test_struct/pkt_sim/counter/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i2/onegbe_test_c_counter_binary_v12_0_i2/onegbe_test_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'onegbe_test_inst/onegbe_test_struct/pkt_sim/counter/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i1/onegbe_test_c_counter_binary_v12_0_i1/onegbe_test_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/input_count/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i1/onegbe_test_c_counter_binary_v12_0_i1/onegbe_test_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/input_count/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i4/onegbe_test_c_counter_binary_v12_0_i4/onegbe_test_c_counter_binary_v12_0_i4_in_context.xdc] for cell 'onegbe_test_inst/onegbe_test_struct/pkt_sim/counter2/comp4.core_instance4'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i4/onegbe_test_c_counter_binary_v12_0_i4/onegbe_test_c_counter_binary_v12_0_i4_in_context.xdc] for cell 'onegbe_test_inst/onegbe_test_struct/pkt_sim/counter2/comp4.core_instance4'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i0/onegbe_test_c_counter_binary_v12_0_i0/onegbe_test_c_counter_binary_v12_0_i0_in_context.xdc] for cell 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/add_gen/comp0.core_instance0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i0/onegbe_test_c_counter_binary_v12_0_i0/onegbe_test_c_counter_binary_v12_0_i0_in_context.xdc] for cell 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/add_gen/comp0.core_instance0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/constrs_1/imports/onegbe_test/user_const.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/constrs_1/imports/onegbe_test/user_const.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]'. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/constrs_1/imports/onegbe_test/user_const.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]'. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/constrs_1/imports/onegbe_test/user_const.xdc:11]
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/constrs_1/imports/onegbe_test/user_const.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/constrs_1/imports/onegbe_test/user_const.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/constrs_1/imports/onegbe_test/user_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2579.445 ; gain = 0.000 ; free physical = 4790 ; free virtual = 28559
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2579.445 ; gain = 0.000 ; free physical = 4791 ; free virtual = 28560
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  BUFG => BUFGCE: 5 instances
  FDE => FDRE: 56 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  MMCM_BASE => MMCME4_ADV: 2 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2579.445 ; gain = 0.000 ; free physical = 4791 ; free virtual = 28560
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2579.445 ; gain = 0.000 ; free physical = 4791 ; free virtual = 28560
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'onegbe_test_one_gbe_pcs_pma' at clock pin 'independent_clock_bufg' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/add_gen/comp0.core_instance0' at clock pin 'CLK' is different from the actual clock period '3.906', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/input_count/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '3.906', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'onegbe_test_inst/onegbe_test_struct/pkt_sim/counter/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '3.906', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'onegbe_test_inst/onegbe_test_struct/pkt_sim/counter1/comp3.core_instance3' at clock pin 'CLK' is different from the actual clock period '3.906', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'onegbe_test_inst/onegbe_test_struct/pkt_sim/counter2/comp4.core_instance4' at clock pin 'CLK' is different from the actual clock period '3.906', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'onegbe_test_one_gbe/arp_cache_inst' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'onegbe_test_one_gbe/enable_cpu_rx.cpu_buffer_rx' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'onegbe_test_one_gbe/enable_cpu_tx.cpu_buffer_tx' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '3.906', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '3.906', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '3.906', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '3.906', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2579.445 ; gain = 1144.977 ; free physical = 4897 ; free virtual = 28667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2579.445 ; gain = 1144.977 ; free physical = 4897 ; free virtual = 28667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for onegbe_test_one_gbe_mgt_clk_n. (constraint file  /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for onegbe_test_one_gbe_mgt_clk_n. (constraint file  /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for onegbe_test_one_gbe_mgt_clk_p. (constraint file  /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for onegbe_test_one_gbe_mgt_clk_p. (constraint file  /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for onegbe_test_one_gbe_sfp_rx_n. (constraint file  /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for onegbe_test_one_gbe_sfp_rx_n. (constraint file  /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for onegbe_test_one_gbe_sfp_rx_p. (constraint file  /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for onegbe_test_one_gbe_sfp_rx_p. (constraint file  /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for onegbe_test_one_gbe_sfp_tx_n. (constraint file  /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for onegbe_test_one_gbe_sfp_tx_n. (constraint file  /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for onegbe_test_one_gbe_sfp_tx_p. (constraint file  /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for onegbe_test_one_gbe_sfp_tx_p. (constraint file  /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_in_context.xdc, line 17).
Applied set_property DONT_TOUCH = true for zcu111_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_protocol_convert_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_protocol_convert_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for onegbe_test_one_gbe/\enable_cpu_rx.cpu_buffer_rx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for onegbe_test_one_gbe/\enable_cpu_tx.cpu_buffer_tx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for onegbe_test_one_gbe/arp_cache_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for onegbe_test_one_gbe_pcs_pma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for onegbe_test_inst/onegbe_test_struct/pkt_sim/counter1/\comp3.core_instance3 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for onegbe_test_inst/onegbe_test_struct/pkt_sim/counter/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/input_count/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for onegbe_test_inst/onegbe_test_struct/pkt_sim/counter2/\comp4.core_instance4 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/add_gen/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2579.445 ; gain = 1144.977 ; free physical = 4897 ; free virtual = 28667
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "cpu_data_int15" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'gbe_tx'
INFO: [Synth 8-5546] ROM "hdr_last" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hdr0_dat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hdr1_dat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hdr2_dat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'gbe_rx'
INFO: [Synth 8-802] inferred FSM for state register 'cpu_state_reg' in module 'gbe_rx'
INFO: [Synth 8-5546] ROM "rx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "src_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "src_port" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_unsearchable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu_invalidate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_unsearchable" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hdr0_cpu_ok" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "packet_dvld" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CRC_end" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'gig_eth_mac_rx'
INFO: [Synth 8-5544] ROM "conf_rx_en_reg_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_axi_bridge_state_reg' in module 'axi_slave_wishbone_classic_master'
INFO: [Synth 8-5544] ROM "S_AXI_AWREADY" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_AXI_WREADY" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_AXI_BVALID" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_AXI_ARREADY" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_AXI_RVALID" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_axi_bridge_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_axi_bridge_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_axi_bridge_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_axi_bridge_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_axi_bridge_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_axi_bridge_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_axi_bridge_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'axi4lite_axi4lite_top_ic'
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "slave_hit" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'axi4lite_miso_reg[bvalid]' into 'axi4lite_miso_reg[wready]' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/axi4_lite/axi4lite_slave_logic.vhd:80]
INFO: [Synth 8-4471] merging register 'axi4lite_miso_reg[arready]' into 'axi4lite_miso_reg[awready]' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/axi4_lite/axi4lite_slave_logic.vhd:80]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'axi4lite_slave_logic'
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_IDLE |                              000 |                              000
             TX_CPU_WAIT |                              001 |                              101
             TX_CPU_DATA |                              010 |                              110
             TX_APP_HDR0 |                              011 |                              001
             TX_APP_HDR1 |                              100 |                              010
             TX_APP_HDR2 |                              101 |                              011
             TX_APP_DATA |                              110 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'gbe_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_IDLE |                              000 |                              000
                 RX_HDR0 |                              001 |                              001
                 RX_HDR1 |                              010 |                              010
                 RX_HDR2 |                              011 |                              011
                 RX_DATA |                              100 |                              100
                  iSTATE |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'gbe_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                CPU_IDLE |                               00 |                               00
                CPU_DATA |                               01 |                               01
            CPU_VALIDATE |                               10 |                               10
           CPU_HANDSHAKE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cpu_state_reg' using encoding 'sequential' in module 'gbe_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                RX_READY |                              000 |                              000
                RX_FRAME |                              001 |                              001
            RX_CHECK_CRC |                              011 |                              010
                 RX_GOOD |                              010 |                              011
                  RX_BAD |                              100 |                              100
                RX_ABORT |                              101 |                              101
         RX_WAIT_FOR_END |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'gig_eth_mac_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  t_idle |                        000000010 |                             0000
   t_latch_write_address |                        100000000 |                             0001
       t_write_axi_valid |                        001000000 |                             0010
          t_write_wb_ack |                        010000000 |                             0011
       t_write_axi_ready |                        000100000 |                             0100
            t_write_resp |                        000010000 |                             0101
    t_latch_read_address |                        000001000 |                             0110
           t_read_wb_ack |                        000000100 |                             0111
        t_read_axi_ready |                        000000001 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_axi_bridge_state_reg' using encoding 'one-hot' in module 'axi_slave_wishbone_classic_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rdy |                               00 |                               00
                      wr |                               01 |                               01
                      rd |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'axi4lite_axi4lite_top_ic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                 reading |                              001 |                              001
               read_wait |                              010 |                              010
                 writing |                              011 |                              011
              write_wait |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'axi4lite_slave_logic'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2579.445 ; gain = 1144.977 ; free physical = 4885 ; free virtual = 28656
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/constant_x0' (sysgen_constant_9a4712a1c2) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/constant_x0' (sysgen_constant_9a4712a1c2) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/bram/calc_add/const' (sysgen_constant_89d333f52b) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/arm' (sysgen_constant_89d333f52b) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/circ'
INFO: [Synth 8-223] decloning instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/arm' (sysgen_constant_89d333f52b) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/never'
INFO: [Synth 8-223] decloning instance 'onegbe_test_inst/onegbe_test_struct/one_gbe/convert_rx_rst' (onegbe_test_xlconvert__parameterized5) to 'onegbe_test_inst/onegbe_test_struct/one_gbe/convert_tx_rst'
INFO: [Synth 8-223] decloning instance 'onegbe_test_inst/onegbe_test_struct/pkt_sim/constant1' (sysgen_constant_89d333f52b) to 'onegbe_test_inst/onegbe_test_struct/pkt_sim/constant2'
INFO: [Synth 8-223] decloning instance 'onegbe_test_inst/onegbe_test_struct/pkt_sim/delay1' (sysgen_delay_d2b8ff52eb) to 'onegbe_test_inst/onegbe_test_struct/pkt_sim/delay2'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   4 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 6     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 27    
	   4 Input      1 Bit         XORs := 24    
	   3 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 16    
	   6 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 6     
+---Registers : 
	               80 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 3     
	               32 Bit    Registers := 40    
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 13    
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 164   
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     48 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 22    
	  12 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 17    
	  12 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	  12 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 10    
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 30    
	  12 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   7 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 23    
	   3 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 13    
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 3     
	  20 Input      3 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 112   
	  12 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 10    
	  15 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 36    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gbe_cpu_attach_wb 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     48 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 11    
	  12 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 16    
	  12 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	  12 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 22    
	  12 Input      8 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	  12 Input      1 Bit        Muxes := 3     
Module gbe_tx 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
	   4 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   7 Input      1 Bit        Muxes := 9     
	  15 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module gbe_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 34    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   6 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 7     
Module gbe_udp 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 12    
Module CRC_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   4 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module gig_eth_mac_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 16    
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module CRC_chk 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   4 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gig_eth_mac_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	  20 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_slave_wishbone_classic_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 4     
Module cdc_synchroniser 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module axi4lite_axi4lite_top_ic 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   3 Input      1 Bit        Muxes := 2     
Module axi4lite_slave_logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module ipb_bitfield_snapshot_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_sw_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                1 Bit    Registers := 8     
Module axi4lite_sys_block 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 5     
Module sysgen_logical_d4ac5a6b6a 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_d2b8ff52eb 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_740d6f1b3b 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_802dae460e 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_249042cac6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_277fe2134d 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module sysgen_mux_3b2cb4f032 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_2bf19c612e 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_0525c34de7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_3c0f40d0c6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_420a99301a 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_1ae29404a0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module sysgen_delay_c7da959b78 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module sysgen_delay_71f29a8c9e 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module sysgen_mux_9ef8616abb 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_3e45594a17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "cpu_data_int15" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gbe_tx_inst/tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gbe_tx_inst/tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gbe_tx_inst/hdr_last" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gbe_tx_inst/tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gbe_tx_inst/tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gbe_rx_inst/icmp_unsearchable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gbe_rx_inst/cpu_invalidate" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr]' and it is trimmed from '32' to '15' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/axi4_lite/axi4lite_slave_logic.vhd:85]
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg
INFO: [Synth 8-3971] The signal ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-3936] Found unconnected internal register 'axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr]' and it is trimmed from '32' to '5' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/axi4_lite/axi4lite_slave_logic.vhd:85]
WARNING: [Synth 8-3936] Found unconnected internal register 'axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr]' and it is trimmed from '32' to '5' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/axi4_lite/axi4lite_slave_logic.vhd:85]
WARNING: [Synth 8-3936] Found unconnected internal register 'onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/mux1/pipe_16_22_reg[0]' and it is trimmed from '80' to '32' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1151]
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg
INFO: [Synth 8-3971] The signal axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'onegbe_test_one_gbe/gbe_rx_inst/local_enableR_reg' (FD) to 'onegbe_test_one_gbe/gbe_tx_inst/local_enableR_reg'
INFO: [Synth 8-3886] merging instance 'onegbe_test_one_gbe/gbe_rx_inst/local_enableRR_reg' (FD) to 'onegbe_test_one_gbe/gbe_tx_inst/local_enableRR_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (onegbe_test_one_gbe/\gbe_rx_inst/hdr1_cpu_ok_reg )
INFO: [Synth 8-3886] merging instance 'onegbe_test_one_gbe/gbe_rx_inst/hdr1_cpu_okR_reg' (FD) to 'onegbe_test_one_gbe/gbe_rx_inst/hdr1_cpu_ok_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (onegbe_test_one_gbe_mac/\mac_rx/conf_rx_en_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe_mac/\mac_rx/conf_rx_jumbo_en_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe_mac/\mac_rx/conf_rx_no_chk_crc_reg_reg )
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][0]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][1]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][2]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][3]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][4]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][5]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][6]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][7]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][8]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][9]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][10]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][11]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][12]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][13]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][14]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][16]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][17]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][10]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][11]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][12]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][13]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][14]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][15]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][26]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][18]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][19]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][20]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][21]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][22]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][23]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][24]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][25]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][27]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][28]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][29]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][30]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay3/op_mem_20_24_reg[0]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_inst/\onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31] )
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][16]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][17]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][10]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][11]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][12]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][13]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][14]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][15]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][26]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][18]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][19]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][20]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][21]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][22]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][23]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][24]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][25]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][27]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][28]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][29]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][30]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][31]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][0] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][0]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][1] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][1]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][2] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][2]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][3] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][3]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][4] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][4]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][5] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][5]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][6] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][6]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][7] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][7]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][8] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][8]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][9] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][9]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][10] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][10]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][11] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][11]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][12] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][12]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][13] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][13]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][14] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][14]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][15] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][15]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe/\enable_cpu.gbe_cpu_attach_inst/cpu_rx_size_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][16] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][16]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][17] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][17]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][18] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][18]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][19] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][19]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][20] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][20]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][21] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][21]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][22] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][22]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][23] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][23]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][24] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][24]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][25] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][25]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][26]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][27]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][28]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][29]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][30]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_one_gbe_wb2axi4lite/burst_length_reg[6]' (FDCE) to 'onegbe_test_one_gbe_wb2axi4lite/burst_length_reg[0]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_one_gbe_wb2axi4lite/burst_length_reg[7]' (FDCE) to 'onegbe_test_one_gbe_wb2axi4lite/burst_length_reg[0]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_one_gbe_wb2axi4lite/burst_length_reg[0]' (FDCE) to 'onegbe_test_one_gbe_wb2axi4lite/burst_length_reg[1]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_one_gbe_wb2axi4lite/burst_length_reg[1]' (FDCE) to 'onegbe_test_one_gbe_wb2axi4lite/burst_length_reg[2]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_one_gbe_wb2axi4lite/burst_length_reg[2]' (FDCE) to 'onegbe_test_one_gbe_wb2axi4lite/burst_length_reg[3]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_one_gbe_wb2axi4lite/burst_length_reg[3]' (FDCE) to 'onegbe_test_one_gbe_wb2axi4lite/burst_length_reg[4]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_one_gbe_wb2axi4lite/burst_length_reg[4]' (FDCE) to 'onegbe_test_one_gbe_wb2axi4lite/burst_length_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_default_clock_driver/clockdriver/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2579.445 ; gain = 1144.977 ; free physical = 4845 ; free virtual = 28624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                   | RTL Object                                                                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst | ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg | 8 K x 32(READ_FIRST)   | W | R | 8 K x 32(READ_FIRST)   | W | R | Port A and B     | 1      | 7      | 4,2             | 
+--------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/i_10/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/i_10/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/i_10/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/i_10/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu111_inst/zynq_ultra_ps_e_0/pl_clk0' to pin 'zcu111_inst/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'onegbe_test_one_gbe_pcs_pma/gtrefclk_out' to pin 'onegbe_test_one_gbe_pcs_pma/bbstub_gtrefclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'onegbe_test_one_gbe_pcs_pma/userclk_out' to pin 'onegbe_test_one_gbe_pcs_pma/bbstub_userclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'onegbe_test_one_gbe_pcs_pma/rxuserclk2_out' to pin 'onegbe_test_one_gbe_pcs_pma/bbstub_rxuserclk2_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'onegbe_test_one_gbe_pcs_pma/rxuserclk_out' to pin 'onegbe_test_one_gbe_pcs_pma/bbstub_rxuserclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'onegbe_test_one_gbe_pcs_pma/userclk2_out' to pin 'onegbe_test_one_gbe_pcs_pma/bbstub_userclk2_out/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:01:01 . Memory (MB): peak = 2830.766 ; gain = 1396.297 ; free physical = 4404 ; free virtual = 28184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg
INFO: [Synth 8-3971] The signal axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:01:01 . Memory (MB): peak = 2849.766 ; gain = 1415.297 ; free physical = 4385 ; free virtual = 28165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name           | RTL Object                                                                                                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|axi4lite_interconnect | axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg | 8 K x 32(READ_FIRST)   | W | R | 8 K x 32(READ_FIRST)   | W | R | Port A and B     | 1      | 7      | 4,2             | 
+----------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:01:02 . Memory (MB): peak = 2890.023 ; gain = 1455.555 ; free physical = 4381 ; free virtual = 28160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module onegbe_test_one_gbe_pcs_pma has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:01:03 . Memory (MB): peak = 2890.023 ; gain = 1455.555 ; free physical = 4381 ; free virtual = 28160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:01:03 . Memory (MB): peak = 2890.023 ; gain = 1455.555 ; free physical = 4381 ; free virtual = 28160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:01:03 . Memory (MB): peak = 2890.023 ; gain = 1455.555 ; free physical = 4381 ; free virtual = 28160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:01:03 . Memory (MB): peak = 2890.023 ; gain = 1455.555 ; free physical = 4381 ; free virtual = 28160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:01:03 . Memory (MB): peak = 2890.023 ; gain = 1455.555 ; free physical = 4381 ; free virtual = 28160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:01:03 . Memory (MB): peak = 2890.023 ; gain = 1455.555 ; free physical = 4381 ; free virtual = 28160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | onegbe_test_one_gbe/gbe_tx_inst/cpu_tx_readyRR_reg  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | onegbe_test_one_gbe/gbe_rx_inst/mac_data_reg[7]     | 7      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|top         | onegbe_test_one_gbe_mac/mac_rx/rx_delay_dvld_reg[1] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------------------+----------+
|      |BlackBox name                                  |Instances |
+------+-----------------------------------------------+----------+
|1     |zcu111_xbar_0                                  |         1|
|2     |zcu111_auto_ds_0                               |         1|
|3     |zcu111_auto_ds_1                               |         1|
|4     |zcu111_axi_protocol_convert_1_0                |         1|
|5     |zcu111_axi_protocol_convert_2_0                |         1|
|6     |zcu111_proc_sys_reset_0_0                      |         1|
|7     |zcu111_zynq_ultra_ps_e_0_0                     |         1|
|8     |gig_ethernet_pcs_pma_autonegotiation_1000BASEX |         1|
|9     |onegbe_test_c_counter_binary_v12_0_i0          |         1|
|10    |onegbe_test_c_counter_binary_v12_0_i1          |         1|
|11    |onegbe_test_c_counter_binary_v12_0_i2          |         1|
|12    |onegbe_test_c_counter_binary_v12_0_i3          |         1|
|13    |onegbe_test_c_counter_binary_v12_0_i4          |         1|
|14    |gbe_cpu_buffer                                 |         2|
|15    |gbe_arp_cache                                  |         1|
|16    |gbe_rx_packet_fifo                             |         1|
|17    |gbe_rx_ctrl_fifo                               |         1|
|18    |gbe_tx_packet_fifo                             |         1|
|19    |gbe_ctrl_fifo                                  |         1|
+------+-----------------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------------------------+------+
|      |Cell                                                  |Count |
+------+------------------------------------------------------+------+
|1     |gbe_arp_cache_bbox_3                                  |     1|
|2     |gbe_cpu_buffer_bbox_1                                 |     1|
|3     |gbe_cpu_buffer_bbox_2                                 |     1|
|4     |gbe_ctrl_fifo_bbox_5                                  |     1|
|5     |gbe_rx_ctrl_fifo_bbox_7                               |     1|
|6     |gbe_rx_packet_fifo_bbox_6                             |     1|
|7     |gbe_tx_packet_fifo_bbox_4                             |     1|
|8     |gig_ethernet_pcs_pma_autonegotiation_1000BASEX_bbox_8 |     1|
|9     |onegbe_test_c_counter_binary_v12_0_i0_bbox_9          |     1|
|10    |onegbe_test_c_counter_binary_v12_0_i1_bbox_10         |     1|
|11    |onegbe_test_c_counter_binary_v12_0_i2_bbox_11         |     1|
|12    |onegbe_test_c_counter_binary_v12_0_i3_bbox_12         |     1|
|13    |onegbe_test_c_counter_binary_v12_0_i4_bbox_13         |     1|
|14    |zcu111_auto_ds_0_bbox_14                              |     1|
|15    |zcu111_auto_ds_1_bbox_15                              |     1|
|16    |zcu111_axi_protocol_convert_1_0_bbox_17               |     1|
|17    |zcu111_axi_protocol_convert_2_0_bbox_18               |     1|
|18    |zcu111_proc_sys_reset_0_0_bbox_19                     |     1|
|19    |zcu111_xbar_0_bbox_16                                 |     1|
|20    |zcu111_zynq_ultra_ps_e_0_0_bbox_20                    |     1|
|21    |BUFG                                                  |     5|
|22    |CARRY8                                                |    34|
|23    |LUT1                                                  |    35|
|24    |LUT2                                                  |   211|
|25    |LUT3                                                  |   127|
|26    |LUT4                                                  |   256|
|27    |LUT5                                                  |   254|
|28    |LUT6                                                  |   746|
|29    |MMCM_BASE                                             |     2|
|30    |RAMB18E2_1                                            |     1|
|31    |RAMB36E2_10                                           |     1|
|32    |RAMB36E2_11                                           |     1|
|33    |RAMB36E2_6                                            |     1|
|34    |RAMB36E2_7                                            |     2|
|35    |RAMB36E2_8                                            |     1|
|36    |RAMB36E2_9                                            |     1|
|37    |SRL16E                                                |    10|
|38    |FDCE                                                  |   450|
|39    |FDE                                                   |    39|
|40    |FDPE                                                  |     8|
|41    |FDRE                                                  |  1013|
|42    |FDSE                                                  |    46|
|43    |IBUFDS                                                |     1|
+------+------------------------------------------------------+------+

Report Instance Areas: 
+------+----------------------------------------------------+-------------------------------------------+------+
|      |Instance                                            |Module                                     |Cells |
+------+----------------------------------------------------+-------------------------------------------+------+
|1     |top                                                 |                                           |  5929|
|2     |  zcu111_inst                                       |zcu111                                     |  2232|
|3     |    axi_interconnect_0                              |zcu111_axi_interconnect_0_0                |  1558|
|4     |      m00_couplers                                  |m00_couplers_imp_1CG92RI                   |   334|
|5     |      m01_couplers                                  |m01_couplers_imp_9O4VJ                     |   350|
|6     |  onegbe_test_bitfield_snapshot_ss_ctrl             |cdc_synchroniser                           |     5|
|7     |  axi4lite_interconnect                             |axi4lite_ic_wrapper                        |   775|
|8     |    axi4lite_axi4lite_ic_inst                       |axi4lite_axi4lite_top_ic                   |    97|
|9     |    axi4lite_bitfield_snapshot_ss_bram_inst         |axi4lite_bitfield_snapshot_ss_bram         |   136|
|10    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic_35                    |   127|
|11    |      ipb_bitfield_snapshot_ss_bram_dp_ram_inst     |ipb_bitfield_snapshot_ss_bram_dp_ram       |     9|
|12    |        asym_bram_tdp_inst                          |asym_bram_tdp                              |     8|
|13    |    axi4lite_sw_reg_inst                            |axi4lite_sw_reg                            |   418|
|14    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic_34                    |   170|
|15    |    axi4lite_sys_block_inst                         |axi4lite_sys_block                         |   124|
|16    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic                       |    92|
|17    |  onegbe_test_bitfield_snapshot_ss_status           |cdc_synchroniser_0                         |    20|
|18    |  onegbe_test_dest_ip                               |cdc_synchroniser_1                         |    34|
|19    |  onegbe_test_dest_port                             |cdc_synchroniser_2                         |    18|
|20    |  onegbe_test_inst                                  |onegbe_test                                |   245|
|21    |    onegbe_test_struct                              |onegbe_test_struct                         |   245|
|22    |      bitfield_snapshot                             |onegbe_test_bitfield_snapshot              |   119|
|23    |        ss                                          |onegbe_test_ss                             |   119|
|24    |          add_del                                   |sysgen_delay_c7da959b78                    |    25|
|25    |          add_gen                                   |onegbe_test_add_gen                        |    51|
|26    |            add_gen                                 |onegbe_test_xlcounter_free                 |    16|
|27    |            delay                                   |sysgen_delay_d2b8ff52eb_28                 |     1|
|28    |            delay1                                  |onegbe_test_xldelay__parameterized0        |    15|
|29    |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized1                  |    15|
|30    |                \partial_one.last_srlc33e           |srlc33e__parameterized1                    |    15|
|31    |            delay4                                  |sysgen_delay_d2b8ff52eb_29                 |     1|
|32    |            delay6                                  |sysgen_delay_740d6f1b3b_30                 |    10|
|33    |            edge_detect                             |onegbe_test_edge_detect_x0                 |     2|
|34    |              delay                                 |onegbe_test_xldelay_31                     |     2|
|35    |                \srl_delay.synth_reg_srl_inst       |synth_reg_32                               |     2|
|36    |                  \partial_one.last_srlc33e         |srlc33e_33                                 |     2|
|37    |            inverter                                |sysgen_inverter_802dae460e                 |     1|
|38    |            logical1                                |sysgen_logical_249042cac6                  |     1|
|39    |            register5                               |onegbe_test_xlregister                     |     3|
|40    |              synth_reg_inst                        |synth_reg_w_init__parameterized1           |     3|
|41    |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1          |     3|
|42    |            shift                                   |sysgen_shift_277fe2134d                    |     1|
|43    |          basic_ctrl                                |onegbe_test_basic_ctrl                     |    13|
|44    |            delay1                                  |onegbe_test_xldelay_13                     |     2|
|45    |              \srl_delay.synth_reg_srl_inst         |synth_reg_26                               |     2|
|46    |                \partial_one.last_srlc33e           |srlc33e_27                                 |     2|
|47    |            delay2                                  |onegbe_test_xldelay_14                     |     3|
|48    |              \srl_delay.synth_reg_srl_inst         |synth_reg_24                               |     3|
|49    |                \partial_one.last_srlc33e           |srlc33e_25                                 |     3|
|50    |            delay3                                  |onegbe_test_xldelay_15                     |     3|
|51    |              \srl_delay.synth_reg_srl_inst         |synth_reg_22                               |     3|
|52    |                \partial_one.last_srlc33e           |srlc33e_23                                 |     3|
|53    |            dram_munge                              |onegbe_test_dram_munge                     |     2|
|54    |              input_count                           |onegbe_test_xlcounter_free__parameterized0 |     2|
|55    |            edge_detect                             |onegbe_test_edge_detect                    |     1|
|56    |              delay                                 |onegbe_test_xldelay_19                     |     1|
|57    |                \srl_delay.synth_reg_srl_inst       |synth_reg_20                               |     1|
|58    |                  \partial_one.last_srlc33e         |srlc33e_21                                 |     1|
|59    |            register1                               |onegbe_test_xlregister__parameterized1     |     1|
|60    |              synth_reg_inst                        |synth_reg_w_init__parameterized5_17        |     1|
|61    |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5_18       |     1|
|62    |            register6                               |onegbe_test_xlregister__parameterized1_16  |     1|
|63    |              synth_reg_inst                        |synth_reg_w_init__parameterized5           |     1|
|64    |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5          |     1|
|65    |          dat_del                                   |sysgen_delay_740d6f1b3b                    |    10|
|66    |          status                                    |onegbe_test_status                         |    17|
|67    |            cast_gw                                 |onegbe_test_xlconvert__parameterized3      |    17|
|68    |              \latency_test.reg                     |synth_reg__parameterized3                  |    17|
|69    |                \partial_one.last_srlc33e           |srlc33e__parameterized3                    |    17|
|70    |          we_del                                    |sysgen_delay_d2b8ff52eb_12                 |     3|
|71    |      pkt_sim                                       |onegbe_test_pkt_sim                        |   126|
|72    |        counter                                     |onegbe_test_xlcounter_free__parameterized1 |    32|
|73    |        counter1                                    |onegbe_test_xlcounter_free__parameterized2 |    65|
|74    |        counter2                                    |onegbe_test_xlcounter_free__parameterized3 |     8|
|75    |        delay                                       |sysgen_delay_d2b8ff52eb                    |     1|
|76    |        delay1                                      |sysgen_delay_d2b8ff52eb_7                  |     1|
|77    |        delay3                                      |sysgen_delay_71f29a8c9e                    |     8|
|78    |        mux                                         |sysgen_mux_9ef8616abb                      |     1|
|79    |        mux1                                        |sysgen_mux_3e45594a17                      |     2|
|80    |        mux2                                        |sysgen_mux_3e45594a17_8                    |     1|
|81    |        \negedge                                    |onegbe_test_negedge                        |     2|
|82    |          delay                                     |onegbe_test_xldelay_9                      |     2|
|83    |            \srl_delay.synth_reg_srl_inst           |synth_reg_10                               |     2|
|84    |              \partial_one.last_srlc33e             |srlc33e_11                                 |     2|
|85    |        \posedge                                    |onegbe_test_posedge                        |     1|
|86    |          delay                                     |onegbe_test_xldelay                        |     1|
|87    |            \srl_delay.synth_reg_srl_inst           |synth_reg                                  |     1|
|88    |              \partial_one.last_srlc33e             |srlc33e                                    |     1|
|89    |        relational                                  |sysgen_relational_93c2bea791               |     2|
|90    |        relational1                                 |sysgen_relational_a789c88b84               |     2|
|91    |  onegbe_test_one_gbe                               |gbe_udp                                    |  1697|
|92    |    \enable_cpu.gbe_cpu_attach_inst                 |gbe_cpu_attach_wb                          |   509|
|93    |    gbe_rx_inst                                     |gbe_rx                                     |   337|
|94    |    gbe_tx_inst                                     |gbe_tx                                     |   663|
|95    |  onegbe_test_one_gbe_mac                           |gig_eth_mac                                |   417|
|96    |    mac_rx                                          |gig_eth_mac_rx                             |   198|
|97    |      rx_crc_chk                                    |CRC_chk                                    |   122|
|98    |    mac_tx                                          |gig_eth_mac_tx                             |   219|
|99    |      tx_crc_gen                                    |CRC_gen                                    |    99|
|100   |  onegbe_test_one_gbe_wb2axi4lite                   |axi_slave_wishbone_classic_master          |   327|
|101   |  onegbe_test_pkt_sim_enable                        |cdc_synchroniser_3                         |     7|
|102   |  onegbe_test_pkt_sim_payload_len                   |cdc_synchroniser_4                         |    66|
|103   |  onegbe_test_pkt_sim_period                        |cdc_synchroniser_5                         |    34|
|104   |  onegbe_test_rst                                   |cdc_synchroniser_6                         |     5|
|105   |  zcu111_infr_inst                                  |zcu111_infrastructure                      |     8|
+------+----------------------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:01:03 . Memory (MB): peak = 2890.023 ; gain = 1455.555 ; free physical = 4381 ; free virtual = 28160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1035 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 2890.023 ; gain = 492.328 ; free physical = 4417 ; free virtual = 28196
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:01:03 . Memory (MB): peak = 2890.031 ; gain = 1455.555 ; free physical = 4424 ; free virtual = 28203
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 81 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance zcu111_infr_inst/user_200m_mmcm_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance zcu111_infr_inst/user_clk_mmcm_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2931.672 ; gain = 0.000 ; free physical = 4345 ; free virtual = 28125
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 47 instances were transformed.
  BUFG => BUFGCE: 5 instances
  FDE => FDRE: 39 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  MMCM_BASE => MMCME4_ADV: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
808 Infos, 393 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:01:05 . Memory (MB): peak = 2931.672 ; gain = 1516.660 ; free physical = 4422 ; free virtual = 28202
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2931.672 ; gain = 0.000 ; free physical = 4422 ; free virtual = 28202
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 24 16:42:41 2020...
[Thu Sep 24 16:42:41 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:23:44 ; elapsed = 00:10:19 . Memory (MB): peak = 2802.988 ; gain = 0.000 ; free physical = 6115 ; free virtual = 29885
# open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu28dr-ffvg1517-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.dcp' for cell 'onegbe_test_one_gbe_pcs_pma'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i0/onegbe_test_c_counter_binary_v12_0_i0.dcp' for cell 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/add_gen/comp0.core_instance0'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i1/onegbe_test_c_counter_binary_v12_0_i1.dcp' for cell 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/input_count/comp1.core_instance1'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i2/onegbe_test_c_counter_binary_v12_0_i2.dcp' for cell 'onegbe_test_inst/onegbe_test_struct/pkt_sim/counter/comp2.core_instance2'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i3/onegbe_test_c_counter_binary_v12_0_i3.dcp' for cell 'onegbe_test_inst/onegbe_test_struct/pkt_sim/counter1/comp3.core_instance3'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i4/onegbe_test_c_counter_binary_v12_0_i4.dcp' for cell 'onegbe_test_inst/onegbe_test_struct/pkt_sim/counter2/comp4.core_instance4'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_arp_cache/gbe_arp_cache.dcp' for cell 'onegbe_test_one_gbe/arp_cache_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_cpu_buffer/gbe_cpu_buffer.dcp' for cell 'onegbe_test_one_gbe/enable_cpu_rx.cpu_buffer_rx'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo.dcp' for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo.dcp' for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_ctrl_fifo/gbe_ctrl_fifo.dcp' for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_tx_packet_fifo/gbe_tx_packet_fifo.dcp' for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0.dcp' for cell 'zcu111_inst/axi_protocol_convert_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0.dcp' for cell 'zcu111_inst/axi_protocol_convert_2'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0.dcp' for cell 'zcu111_inst/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0.dcp' for cell 'zcu111_inst/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_xbar_0/zcu111_xbar_0.dcp' for cell 'zcu111_inst/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0.dcp' for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1.dcp' for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds'
INFO: [Netlist 29-17] Analyzing 185 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0_board.xdc] for cell 'zcu111_inst/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0_board.xdc] for cell 'zcu111_inst/proc_sys_reset_0/U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0.xdc] for cell 'zcu111_inst/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0.xdc] for cell 'zcu111_inst/proc_sys_reset_0/U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0.xdc] for cell 'zcu111_inst/zynq_ultra_ps_e_0/U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0.xdc] for cell 'zcu111_inst/zynq_ultra_ps_e_0/U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_ctrl_fifo/gbe_ctrl_fifo.xdc] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_ctrl_fifo/gbe_ctrl_fifo.xdc] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo.xdc] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo.xdc] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/synth/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt.xdc] for cell 'onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/synth/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt.xdc] for cell 'onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_board.xdc] for cell 'onegbe_test_one_gbe_pcs_pma/U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_board.xdc] for cell 'onegbe_test_one_gbe_pcs_pma/U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_clocks.xdc] for cell 'onegbe_test_one_gbe_pcs_pma/U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_clocks.xdc] for cell 'onegbe_test_one_gbe_pcs_pma/U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo.xdc] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo.xdc] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_tx_packet_fifo/gbe_tx_packet_fifo.xdc] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_tx_packet_fifo/gbe_tx_packet_fifo.xdc] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/constrs_1/imports/onegbe_test/user_const.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/constrs_1/imports/onegbe_test/user_const.xdc:10]
INFO: [Timing 38-2] Deriving generated clocks [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/constrs_1/imports/onegbe_test/user_const.xdc:10]
get_clocks: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3137.211 ; gain = 334.223 ; free physical = 5685 ; free virtual = 29455
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/constrs_1/imports/onegbe_test/user_const.xdc]
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0_clocks.xdc] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0_clocks.xdc] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1_clocks.xdc] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1_clocks.xdc] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_ctrl_fifo/gbe_ctrl_fifo_clocks.xdc] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_ctrl_fifo/gbe_ctrl_fifo_clocks.xdc] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0'
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_4' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc] for cell 'onegbe_test_one_gbe_pcs_pma/U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc] for cell 'onegbe_test_one_gbe_pcs_pma/U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo_clocks.xdc] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo_clocks.xdc] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_tx_packet_fifo/gbe_tx_packet_fifo_clocks.xdc] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_tx_packet_fifo/gbe_tx_packet_fifo_clocks.xdc] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3411.344 ; gain = 0.000 ; free physical = 5695 ; free virtual = 29465
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 57 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 23 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3411.344 ; gain = 608.355 ; free physical = 5695 ; free virtual = 29465
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
# set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
# launch_runs impl_1 -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3411.344 ; gain = 0.000 ; free physical = 5695 ; free virtual = 29466
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3411.344 ; gain = 0.000 ; free physical = 5683 ; free virtual = 29457
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3411.344 ; gain = 0.000 ; free physical = 5681 ; free virtual = 29455
[Thu Sep 24 16:43:02 2020] Launched impl_1...
Run output will be captured here: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/impl_1/runme.log
# wait_on_run impl_1
[Thu Sep 24 16:43:02 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.3.1_AR71948 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/impl_1/top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1367.660 ; gain = 0.000 ; free physical = 5508 ; free virtual = 29283
INFO: [Netlist 29-17] Analyzing 185 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2517.402 ; gain = 4.000 ; free physical = 4242 ; free virtual = 28017
Restored from archive | CPU: 0.130000 secs | Memory: 1.055008 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2517.402 ; gain = 4.000 ; free physical = 4242 ; free virtual = 28017
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2517.402 ; gain = 0.000 ; free physical = 4245 ; free virtual = 28020
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 57 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 23 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3.1_AR71948 (64-bit) build 2489853
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2517.402 ; gain = 1149.742 ; free physical = 4244 ; free virtual = 28020
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 25 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2605.438 ; gain = 79.031 ; free physical = 4235 ; free virtual = 28011

Starting Cache Timing Information Task
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_4' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 156cb0906

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2714.438 ; gain = 109.000 ; free physical = 4203 ; free virtual = 27978

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 21 inverter(s) to 1867 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1bd026f0e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2838.465 ; gain = 56.027 ; free physical = 4154 ; free virtual = 27929
INFO: [Opt 31-389] Phase Retarget created 44 cells and removed 367 cells
INFO: [Opt 31-1021] In phase Retarget, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 5 load pin(s).
Phase 2 Constant propagation | Checksum: 189a3acec

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2838.465 ; gain = 56.027 ; free physical = 4153 ; free virtual = 27929
INFO: [Opt 31-389] Phase Constant propagation created 261 cells and removed 1279 cells
INFO: [Opt 31-1021] In phase Constant propagation, 44 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 26a7e50be

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2838.465 ; gain = 56.027 ; free physical = 4153 ; free virtual = 27929
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1831 cells
INFO: [Opt 31-1021] In phase Sweep, 253 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG zcu111_infr_inst/user_clk_mmcm_BUFG_inst to drive 0 load(s) on clock net zcu111_infr_inst/user_clk_mmcm_BUFGCE
INFO: [Opt 31-194] Inserted BUFG zcu111_infr_inst/clk_200m_mmcm_BUFG_inst to drive 0 load(s) on clock net zcu111_infr_inst/clk_200m_mmcm_BUFGCE
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 273bf591c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2838.465 ; gain = 56.027 ; free physical = 4153 ; free virtual = 27928
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 19593946c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2838.465 ; gain = 56.027 ; free physical = 4151 ; free virtual = 27927
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18dcc9ab5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2838.465 ; gain = 56.027 ; free physical = 4151 ; free virtual = 27927
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 54 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              44  |             367  |                                             57  |
|  Constant propagation         |             261  |            1279  |                                             44  |
|  Sweep                        |               0  |            1831  |                                            253  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             54  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2838.465 ; gain = 0.000 ; free physical = 4151 ; free virtual = 27927
Ending Logic Optimization Task | Checksum: 1e5049802

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2838.465 ; gain = 56.027 ; free physical = 4151 ; free virtual = 27927

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[0]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[1]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[2]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.401 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 7 BRAM(s) out of a total of 14 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[0]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[1]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[2]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 5 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 8 Total Ports: 28
Ending PowerOpt Patch Enables Task | Checksum: 1c4d21f7c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3184 ; free virtual = 26960
Ending Power Optimization Task | Checksum: 1c4d21f7c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 4599.809 ; gain = 1761.344 ; free physical = 3204 ; free virtual = 26980

Starting Final Cleanup Task

Starting Logic Optimization Task
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[0]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[1]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[2]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1189bdc37

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3207 ; free virtual = 26983
Ending Final Cleanup Task | Checksum: 1189bdc37

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3207 ; free virtual = 26983

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3207 ; free virtual = 26983
Ending Netlist Obfuscation Task | Checksum: 1189bdc37

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3207 ; free virtual = 26983
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 54 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 4599.809 ; gain = 2082.406 ; free physical = 3207 ; free virtual = 26983
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3207 ; free virtual = 26983
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3203 ; free virtual = 26983
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3202 ; free virtual = 26982
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 25 day(s)
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3169 ; free virtual = 26948
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 115e0e402

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3169 ; free virtual = 26948
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3169 ; free virtual = 26948

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[0]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[1]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[2]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f5d46438

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3145 ; free virtual = 26925

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 195ea8e88

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3122 ; free virtual = 26902

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 195ea8e88

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3122 ; free virtual = 26902
Phase 1 Placer Initialization | Checksum: 195ea8e88

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3122 ; free virtual = 26902

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a316ed04

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3008 ; free virtual = 26787

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2994 ; free virtual = 26773

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: e6803c58

Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2993 ; free virtual = 26773
Phase 2 Global Placement | Checksum: f0363eb2

Time (s): cpu = 00:00:58 ; elapsed = 00:00:22 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2997 ; free virtual = 26777

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f0363eb2

Time (s): cpu = 00:00:58 ; elapsed = 00:00:22 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2997 ; free virtual = 26777

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 160225b23

Time (s): cpu = 00:01:00 ; elapsed = 00:00:22 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2993 ; free virtual = 26773

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17c0fdd61

Time (s): cpu = 00:01:00 ; elapsed = 00:00:22 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2993 ; free virtual = 26773

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: b87ed4af

Time (s): cpu = 00:01:01 ; elapsed = 00:00:23 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2986 ; free virtual = 26766

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 167e9c8c5

Time (s): cpu = 00:01:02 ; elapsed = 00:00:23 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2982 ; free virtual = 26762

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: daf8735c

Time (s): cpu = 00:01:02 ; elapsed = 00:00:24 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2953 ; free virtual = 26733

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 22591fb66

Time (s): cpu = 00:01:05 ; elapsed = 00:00:24 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2977 ; free virtual = 26757

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1430eb6f7

Time (s): cpu = 00:01:05 ; elapsed = 00:00:25 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2976 ; free virtual = 26756

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 142eed72f

Time (s): cpu = 00:01:05 ; elapsed = 00:00:25 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2977 ; free virtual = 26757
Phase 3 Detail Placement | Checksum: 142eed72f

Time (s): cpu = 00:01:05 ; elapsed = 00:00:25 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2977 ; free virtual = 26757

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[0]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[1]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[2]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dfd06b1c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dfd06b1c

Time (s): cpu = 00:01:11 ; elapsed = 00:00:27 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2979 ; free virtual = 26759
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.218. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1edfea70e

Time (s): cpu = 00:01:11 ; elapsed = 00:00:27 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2979 ; free virtual = 26759
Phase 4.1 Post Commit Optimization | Checksum: 1edfea70e

Time (s): cpu = 00:01:11 ; elapsed = 00:00:27 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2979 ; free virtual = 26759

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1edfea70e

Time (s): cpu = 00:01:11 ; elapsed = 00:00:27 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2996 ; free virtual = 26776
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2950 ; free virtual = 26730

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2e596d017

Time (s): cpu = 00:01:21 ; elapsed = 00:00:36 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2951 ; free virtual = 26731

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2951 ; free virtual = 26731
Phase 4.4 Final Placement Cleanup | Checksum: 2be7fefa8

Time (s): cpu = 00:01:21 ; elapsed = 00:00:36 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2951 ; free virtual = 26731
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2be7fefa8

Time (s): cpu = 00:01:21 ; elapsed = 00:00:36 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2951 ; free virtual = 26731
Ending Placer Task | Checksum: 1d2715e83

Time (s): cpu = 00:01:21 ; elapsed = 00:00:36 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3064 ; free virtual = 26844
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 68 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:25 ; elapsed = 00:00:38 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3064 ; free virtual = 26844
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3064 ; free virtual = 26844
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3055 ; free virtual = 26840
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.37 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3040 ; free virtual = 26838
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.27 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3018 ; free virtual = 26803
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3051 ; free virtual = 26837
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 25 day(s)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 68 Warnings, 5 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3021 ; free virtual = 26807
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3013 ; free virtual = 26805
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.37 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2998 ; free virtual = 26803
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 25 day(s)
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1640f24e ConstDB: 0 ShapeSum: c498432c RouteDB: f7982909

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ed0d8ce1

Time (s): cpu = 00:01:18 ; elapsed = 00:01:01 . Memory (MB): peak = 4627.777 ; gain = 27.969 ; free physical = 2673 ; free virtual = 26466
Post Restoration Checksum: NetGraph: 2a1ffe4c NumContArr: 7c4932f0 Constraints: b339fd40 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 159a32e7c

Time (s): cpu = 00:01:18 ; elapsed = 00:01:01 . Memory (MB): peak = 4627.777 ; gain = 27.969 ; free physical = 2675 ; free virtual = 26467

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 159a32e7c

Time (s): cpu = 00:01:18 ; elapsed = 00:01:01 . Memory (MB): peak = 4658.422 ; gain = 58.613 ; free physical = 2597 ; free virtual = 26390

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 159a32e7c

Time (s): cpu = 00:01:18 ; elapsed = 00:01:01 . Memory (MB): peak = 4658.422 ; gain = 58.613 ; free physical = 2597 ; free virtual = 26390

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 25b5dbed4

Time (s): cpu = 00:01:20 ; elapsed = 00:01:03 . Memory (MB): peak = 4720.664 ; gain = 120.855 ; free physical = 2577 ; free virtual = 26369

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 268e8e19e

Time (s): cpu = 00:01:24 ; elapsed = 00:01:04 . Memory (MB): peak = 4720.664 ; gain = 120.855 ; free physical = 2585 ; free virtual = 26377
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.366  | TNS=0.000  | WHS=-0.326 | THS=-6.440 |


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 342199414

Time (s): cpu = 00:01:30 ; elapsed = 00:01:06 . Memory (MB): peak = 4720.664 ; gain = 120.855 ; free physical = 2575 ; free virtual = 26367
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.366  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 342199414

Time (s): cpu = 00:01:30 ; elapsed = 00:01:06 . Memory (MB): peak = 4720.664 ; gain = 120.855 ; free physical = 2575 ; free virtual = 26367
Phase 2 Router Initialization | Checksum: 33bf515eb

Time (s): cpu = 00:01:30 ; elapsed = 00:01:06 . Memory (MB): peak = 4720.664 ; gain = 120.855 ; free physical = 2575 ; free virtual = 26367

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 28909ec10

Time (s): cpu = 00:01:37 ; elapsed = 00:01:09 . Memory (MB): peak = 4729.258 ; gain = 129.449 ; free physical = 2546 ; free virtual = 26338

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2130
 Number of Nodes with overlaps = 187
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.036  | TNS=0.000  | WHS=-0.001 | THS=-0.001 |

Phase 4.1 Global Iteration 0 | Checksum: 1f6edd1f3

Time (s): cpu = 00:01:53 ; elapsed = 00:01:15 . Memory (MB): peak = 4729.258 ; gain = 129.449 ; free physical = 2554 ; free virtual = 26347

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 177598ff5

Time (s): cpu = 00:01:53 ; elapsed = 00:01:15 . Memory (MB): peak = 4729.258 ; gain = 129.449 ; free physical = 2555 ; free virtual = 26347
Phase 4 Rip-up And Reroute | Checksum: 177598ff5

Time (s): cpu = 00:01:53 ; elapsed = 00:01:15 . Memory (MB): peak = 4729.258 ; gain = 129.449 ; free physical = 2555 ; free virtual = 26347

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d4fb6119

Time (s): cpu = 00:01:55 ; elapsed = 00:01:15 . Memory (MB): peak = 4729.258 ; gain = 129.449 ; free physical = 2563 ; free virtual = 26355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.036  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 12f5a8e73

Time (s): cpu = 00:01:55 ; elapsed = 00:01:15 . Memory (MB): peak = 4729.258 ; gain = 129.449 ; free physical = 2563 ; free virtual = 26355

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12f5a8e73

Time (s): cpu = 00:01:55 ; elapsed = 00:01:15 . Memory (MB): peak = 4729.258 ; gain = 129.449 ; free physical = 2563 ; free virtual = 26355
Phase 5 Delay and Skew Optimization | Checksum: 12f5a8e73

Time (s): cpu = 00:01:55 ; elapsed = 00:01:15 . Memory (MB): peak = 4729.258 ; gain = 129.449 ; free physical = 2563 ; free virtual = 26355

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 214f8b2bb

Time (s): cpu = 00:01:57 ; elapsed = 00:01:16 . Memory (MB): peak = 4729.258 ; gain = 129.449 ; free physical = 2563 ; free virtual = 26356
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.036  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bd070d33

Time (s): cpu = 00:01:57 ; elapsed = 00:01:16 . Memory (MB): peak = 4729.258 ; gain = 129.449 ; free physical = 2563 ; free virtual = 26356
Phase 6 Post Hold Fix | Checksum: 1bd070d33

Time (s): cpu = 00:01:57 ; elapsed = 00:01:16 . Memory (MB): peak = 4729.258 ; gain = 129.449 ; free physical = 2563 ; free virtual = 26356

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.321828 %
  Global Horizontal Routing Utilization  = 0.268033 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13533dd36

Time (s): cpu = 00:01:58 ; elapsed = 00:01:16 . Memory (MB): peak = 4729.258 ; gain = 129.449 ; free physical = 2558 ; free virtual = 26350

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13533dd36

Time (s): cpu = 00:01:58 ; elapsed = 00:01:16 . Memory (MB): peak = 4729.258 ; gain = 129.449 ; free physical = 2557 ; free virtual = 26350

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X0Y4/MGTREFCLK1
Phase 9 Depositing Routes | Checksum: 13533dd36

Time (s): cpu = 00:01:58 ; elapsed = 00:01:17 . Memory (MB): peak = 4729.258 ; gain = 129.449 ; free physical = 2556 ; free virtual = 26348

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.036  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13533dd36

Time (s): cpu = 00:01:58 ; elapsed = 00:01:17 . Memory (MB): peak = 4729.258 ; gain = 129.449 ; free physical = 2562 ; free virtual = 26355
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:58 ; elapsed = 00:01:17 . Memory (MB): peak = 4729.258 ; gain = 129.449 ; free physical = 2665 ; free virtual = 26457

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 68 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:02 ; elapsed = 00:01:19 . Memory (MB): peak = 4729.258 ; gain = 129.449 ; free physical = 2665 ; free virtual = 26457
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4729.258 ; gain = 0.000 ; free physical = 2665 ; free virtual = 26457
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4729.258 ; gain = 0.000 ; free physical = 2655 ; free virtual = 26452
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 4729.258 ; gain = 0.000 ; free physical = 2635 ; free virtual = 26450
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[0]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[1]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[2]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[0]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[1]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[2]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
113 Infos, 83 Warnings, 7 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4817.301 ; gain = 0.000 ; free physical = 2618 ; free virtual = 26425
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 25 day(s)
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 84 Warnings, 7 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4817.301 ; gain = 0.000 ; free physical = 2634 ; free virtual = 26445
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4817.301 ; gain = 0.000 ; free physical = 2625 ; free virtual = 26441
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 4817.301 ; gain = 0.000 ; free physical = 2606 ; free virtual = 26440
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/impl_1/top_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_postroute_physopted.rpt -pb top_bus_skew_postroute_physopted.pb -rpx top_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Sep 24 16:47:03 2020...
[Thu Sep 24 16:47:03 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:05:44 ; elapsed = 00:04:01 . Memory (MB): peak = 3411.344 ; gain = 0.000 ; free physical = 5692 ; free virtual = 29513
# open_run impl_1
INFO: [Netlist 29-17] Analyzing 120 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3436.398 ; gain = 18.000 ; free physical = 5401 ; free virtual = 29222
Restored from archive | CPU: 1.070000 secs | Memory: 11.826988 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3436.398 ; gain = 18.000 ; free physical = 5401 ; free virtual = 29222
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3436.398 ; gain = 0.000 ; free physical = 5403 ; free virtual = 29225
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 16 instances
  SRLC32E => SRL16E: 2 instances

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3436.398 ; gain = 25.055 ; free physical = 5403 ; free virtual = 29225
# launch_runs impl_1 -to_step write_bitstream
[Thu Sep 24 16:47:12 2020] Launched impl_1...
Run output will be captured here: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/impl_1/runme.log
# wait_on_run impl_1
[Thu Sep 24 16:47:12 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.3.1_AR71948 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/impl_1/top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1367.660 ; gain = 0.000 ; free physical = 5508 ; free virtual = 29283
INFO: [Netlist 29-17] Analyzing 185 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2517.402 ; gain = 4.000 ; free physical = 4242 ; free virtual = 28017
Restored from archive | CPU: 0.130000 secs | Memory: 1.055008 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2517.402 ; gain = 4.000 ; free physical = 4242 ; free virtual = 28017
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2517.402 ; gain = 0.000 ; free physical = 4245 ; free virtual = 28020
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 57 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 23 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3.1_AR71948 (64-bit) build 2489853
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2517.402 ; gain = 1149.742 ; free physical = 4244 ; free virtual = 28020
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 25 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2605.438 ; gain = 79.031 ; free physical = 4235 ; free virtual = 28011

Starting Cache Timing Information Task
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_4' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 156cb0906

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2714.438 ; gain = 109.000 ; free physical = 4203 ; free virtual = 27978

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 21 inverter(s) to 1867 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1bd026f0e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2838.465 ; gain = 56.027 ; free physical = 4154 ; free virtual = 27929
INFO: [Opt 31-389] Phase Retarget created 44 cells and removed 367 cells
INFO: [Opt 31-1021] In phase Retarget, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 5 load pin(s).
Phase 2 Constant propagation | Checksum: 189a3acec

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2838.465 ; gain = 56.027 ; free physical = 4153 ; free virtual = 27929
INFO: [Opt 31-389] Phase Constant propagation created 261 cells and removed 1279 cells
INFO: [Opt 31-1021] In phase Constant propagation, 44 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 26a7e50be

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2838.465 ; gain = 56.027 ; free physical = 4153 ; free virtual = 27929
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1831 cells
INFO: [Opt 31-1021] In phase Sweep, 253 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG zcu111_infr_inst/user_clk_mmcm_BUFG_inst to drive 0 load(s) on clock net zcu111_infr_inst/user_clk_mmcm_BUFGCE
INFO: [Opt 31-194] Inserted BUFG zcu111_infr_inst/clk_200m_mmcm_BUFG_inst to drive 0 load(s) on clock net zcu111_infr_inst/clk_200m_mmcm_BUFGCE
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 273bf591c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2838.465 ; gain = 56.027 ; free physical = 4153 ; free virtual = 27928
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 19593946c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2838.465 ; gain = 56.027 ; free physical = 4151 ; free virtual = 27927
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18dcc9ab5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2838.465 ; gain = 56.027 ; free physical = 4151 ; free virtual = 27927
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 54 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              44  |             367  |                                             57  |
|  Constant propagation         |             261  |            1279  |                                             44  |
|  Sweep                        |               0  |            1831  |                                            253  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             54  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2838.465 ; gain = 0.000 ; free physical = 4151 ; free virtual = 27927
Ending Logic Optimization Task | Checksum: 1e5049802

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2838.465 ; gain = 56.027 ; free physical = 4151 ; free virtual = 27927

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[0]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[1]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[2]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.401 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 7 BRAM(s) out of a total of 14 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[0]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[1]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[2]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 5 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 8 Total Ports: 28
Ending PowerOpt Patch Enables Task | Checksum: 1c4d21f7c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3184 ; free virtual = 26960
Ending Power Optimization Task | Checksum: 1c4d21f7c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 4599.809 ; gain = 1761.344 ; free physical = 3204 ; free virtual = 26980

Starting Final Cleanup Task

Starting Logic Optimization Task
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[0]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[1]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[2]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1189bdc37

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3207 ; free virtual = 26983
Ending Final Cleanup Task | Checksum: 1189bdc37

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3207 ; free virtual = 26983

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3207 ; free virtual = 26983
Ending Netlist Obfuscation Task | Checksum: 1189bdc37

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3207 ; free virtual = 26983
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 54 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 4599.809 ; gain = 2082.406 ; free physical = 3207 ; free virtual = 26983
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3207 ; free virtual = 26983
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3203 ; free virtual = 26983
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3202 ; free virtual = 26982
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 25 day(s)
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3169 ; free virtual = 26948
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 115e0e402

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3169 ; free virtual = 26948
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3169 ; free virtual = 26948

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[0]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[1]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[2]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f5d46438

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3145 ; free virtual = 26925

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 195ea8e88

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3122 ; free virtual = 26902

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 195ea8e88

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3122 ; free virtual = 26902
Phase 1 Placer Initialization | Checksum: 195ea8e88

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3122 ; free virtual = 26902

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a316ed04

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3008 ; free virtual = 26787

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2994 ; free virtual = 26773

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: e6803c58

Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2993 ; free virtual = 26773
Phase 2 Global Placement | Checksum: f0363eb2

Time (s): cpu = 00:00:58 ; elapsed = 00:00:22 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2997 ; free virtual = 26777

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f0363eb2

Time (s): cpu = 00:00:58 ; elapsed = 00:00:22 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2997 ; free virtual = 26777

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 160225b23

Time (s): cpu = 00:01:00 ; elapsed = 00:00:22 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2993 ; free virtual = 26773

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17c0fdd61

Time (s): cpu = 00:01:00 ; elapsed = 00:00:22 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2993 ; free virtual = 26773

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: b87ed4af

Time (s): cpu = 00:01:01 ; elapsed = 00:00:23 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2986 ; free virtual = 26766

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 167e9c8c5

Time (s): cpu = 00:01:02 ; elapsed = 00:00:23 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2982 ; free virtual = 26762

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: daf8735c

Time (s): cpu = 00:01:02 ; elapsed = 00:00:24 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2953 ; free virtual = 26733

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 22591fb66

Time (s): cpu = 00:01:05 ; elapsed = 00:00:24 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2977 ; free virtual = 26757

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1430eb6f7

Time (s): cpu = 00:01:05 ; elapsed = 00:00:25 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2976 ; free virtual = 26756

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 142eed72f

Time (s): cpu = 00:01:05 ; elapsed = 00:00:25 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2977 ; free virtual = 26757
Phase 3 Detail Placement | Checksum: 142eed72f

Time (s): cpu = 00:01:05 ; elapsed = 00:00:25 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2977 ; free virtual = 26757

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[0]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[1]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[2]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dfd06b1c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dfd06b1c

Time (s): cpu = 00:01:11 ; elapsed = 00:00:27 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2979 ; free virtual = 26759
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.218. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1edfea70e

Time (s): cpu = 00:01:11 ; elapsed = 00:00:27 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2979 ; free virtual = 26759
Phase 4.1 Post Commit Optimization | Checksum: 1edfea70e

Time (s): cpu = 00:01:11 ; elapsed = 00:00:27 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2979 ; free virtual = 26759

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1edfea70e

Time (s): cpu = 00:01:11 ; elapsed = 00:00:27 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2996 ; free virtual = 26776
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2950 ; free virtual = 26730

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2e596d017

Time (s): cpu = 00:01:21 ; elapsed = 00:00:36 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2951 ; free virtual = 26731

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2951 ; free virtual = 26731
Phase 4.4 Final Placement Cleanup | Checksum: 2be7fefa8

Time (s): cpu = 00:01:21 ; elapsed = 00:00:36 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2951 ; free virtual = 26731
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2be7fefa8

Time (s): cpu = 00:01:21 ; elapsed = 00:00:36 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2951 ; free virtual = 26731
Ending Placer Task | Checksum: 1d2715e83

Time (s): cpu = 00:01:21 ; elapsed = 00:00:36 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3064 ; free virtual = 26844
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 68 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:25 ; elapsed = 00:00:38 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3064 ; free virtual = 26844
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3064 ; free virtual = 26844
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3055 ; free virtual = 26840
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.37 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3040 ; free virtual = 26838
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.27 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3018 ; free virtual = 26803
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3051 ; free virtual = 26837
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 25 day(s)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 68 Warnings, 5 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3021 ; free virtual = 26807
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 3013 ; free virtual = 26805
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.37 . Memory (MB): peak = 4599.809 ; gain = 0.000 ; free physical = 2998 ; free virtual = 26803
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 25 day(s)
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1640f24e ConstDB: 0 ShapeSum: c498432c RouteDB: f7982909

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ed0d8ce1

Time (s): cpu = 00:01:18 ; elapsed = 00:01:01 . Memory (MB): peak = 4627.777 ; gain = 27.969 ; free physical = 2673 ; free virtual = 26466
Post Restoration Checksum: NetGraph: 2a1ffe4c NumContArr: 7c4932f0 Constraints: b339fd40 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 159a32e7c

Time (s): cpu = 00:01:18 ; elapsed = 00:01:01 . Memory (MB): peak = 4627.777 ; gain = 27.969 ; free physical = 2675 ; free virtual = 26467

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 159a32e7c

Time (s): cpu = 00:01:18 ; elapsed = 00:01:01 . Memory (MB): peak = 4658.422 ; gain = 58.613 ; free physical = 2597 ; free virtual = 26390

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 159a32e7c

Time (s): cpu = 00:01:18 ; elapsed = 00:01:01 . Memory (MB): peak = 4658.422 ; gain = 58.613 ; free physical = 2597 ; free virtual = 26390

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 25b5dbed4

Time (s): cpu = 00:01:20 ; elapsed = 00:01:03 . Memory (MB): peak = 4720.664 ; gain = 120.855 ; free physical = 2577 ; free virtual = 26369

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 268e8e19e

Time (s): cpu = 00:01:24 ; elapsed = 00:01:04 . Memory (MB): peak = 4720.664 ; gain = 120.855 ; free physical = 2585 ; free virtual = 26377
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.366  | TNS=0.000  | WHS=-0.326 | THS=-6.440 |


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 342199414

Time (s): cpu = 00:01:30 ; elapsed = 00:01:06 . Memory (MB): peak = 4720.664 ; gain = 120.855 ; free physical = 2575 ; free virtual = 26367
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.366  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 342199414

Time (s): cpu = 00:01:30 ; elapsed = 00:01:06 . Memory (MB): peak = 4720.664 ; gain = 120.855 ; free physical = 2575 ; free virtual = 26367
Phase 2 Router Initialization | Checksum: 33bf515eb

Time (s): cpu = 00:01:30 ; elapsed = 00:01:06 . Memory (MB): peak = 4720.664 ; gain = 120.855 ; free physical = 2575 ; free virtual = 26367

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 28909ec10

Time (s): cpu = 00:01:37 ; elapsed = 00:01:09 . Memory (MB): peak = 4729.258 ; gain = 129.449 ; free physical = 2546 ; free virtual = 26338

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2130
 Number of Nodes with overlaps = 187
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.036  | TNS=0.000  | WHS=-0.001 | THS=-0.001 |

Phase 4.1 Global Iteration 0 | Checksum: 1f6edd1f3

Time (s): cpu = 00:01:53 ; elapsed = 00:01:15 . Memory (MB): peak = 4729.258 ; gain = 129.449 ; free physical = 2554 ; free virtual = 26347

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 177598ff5

Time (s): cpu = 00:01:53 ; elapsed = 00:01:15 . Memory (MB): peak = 4729.258 ; gain = 129.449 ; free physical = 2555 ; free virtual = 26347
Phase 4 Rip-up And Reroute | Checksum: 177598ff5

Time (s): cpu = 00:01:53 ; elapsed = 00:01:15 . Memory (MB): peak = 4729.258 ; gain = 129.449 ; free physical = 2555 ; free virtual = 26347

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d4fb6119

Time (s): cpu = 00:01:55 ; elapsed = 00:01:15 . Memory (MB): peak = 4729.258 ; gain = 129.449 ; free physical = 2563 ; free virtual = 26355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.036  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 12f5a8e73

Time (s): cpu = 00:01:55 ; elapsed = 00:01:15 . Memory (MB): peak = 4729.258 ; gain = 129.449 ; free physical = 2563 ; free virtual = 26355

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12f5a8e73

Time (s): cpu = 00:01:55 ; elapsed = 00:01:15 . Memory (MB): peak = 4729.258 ; gain = 129.449 ; free physical = 2563 ; free virtual = 26355
Phase 5 Delay and Skew Optimization | Checksum: 12f5a8e73

Time (s): cpu = 00:01:55 ; elapsed = 00:01:15 . Memory (MB): peak = 4729.258 ; gain = 129.449 ; free physical = 2563 ; free virtual = 26355

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 214f8b2bb

Time (s): cpu = 00:01:57 ; elapsed = 00:01:16 . Memory (MB): peak = 4729.258 ; gain = 129.449 ; free physical = 2563 ; free virtual = 26356
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.036  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bd070d33

Time (s): cpu = 00:01:57 ; elapsed = 00:01:16 . Memory (MB): peak = 4729.258 ; gain = 129.449 ; free physical = 2563 ; free virtual = 26356
Phase 6 Post Hold Fix | Checksum: 1bd070d33

Time (s): cpu = 00:01:57 ; elapsed = 00:01:16 . Memory (MB): peak = 4729.258 ; gain = 129.449 ; free physical = 2563 ; free virtual = 26356

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.321828 %
  Global Horizontal Routing Utilization  = 0.268033 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13533dd36

Time (s): cpu = 00:01:58 ; elapsed = 00:01:16 . Memory (MB): peak = 4729.258 ; gain = 129.449 ; free physical = 2558 ; free virtual = 26350

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13533dd36

Time (s): cpu = 00:01:58 ; elapsed = 00:01:16 . Memory (MB): peak = 4729.258 ; gain = 129.449 ; free physical = 2557 ; free virtual = 26350

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X0Y4/MGTREFCLK1
Phase 9 Depositing Routes | Checksum: 13533dd36

Time (s): cpu = 00:01:58 ; elapsed = 00:01:17 . Memory (MB): peak = 4729.258 ; gain = 129.449 ; free physical = 2556 ; free virtual = 26348

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.036  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13533dd36

Time (s): cpu = 00:01:58 ; elapsed = 00:01:17 . Memory (MB): peak = 4729.258 ; gain = 129.449 ; free physical = 2562 ; free virtual = 26355
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:58 ; elapsed = 00:01:17 . Memory (MB): peak = 4729.258 ; gain = 129.449 ; free physical = 2665 ; free virtual = 26457

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 68 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:02 ; elapsed = 00:01:19 . Memory (MB): peak = 4729.258 ; gain = 129.449 ; free physical = 2665 ; free virtual = 26457
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4729.258 ; gain = 0.000 ; free physical = 2665 ; free virtual = 26457
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4729.258 ; gain = 0.000 ; free physical = 2655 ; free virtual = 26452
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 4729.258 ; gain = 0.000 ; free physical = 2635 ; free virtual = 26450
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[0]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[1]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[2]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[0]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[1]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[2]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'onegbe_test_one_gbe_pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/PRE' is not a valid endpoint. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
113 Infos, 83 Warnings, 7 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4817.301 ; gain = 0.000 ; free physical = 2618 ; free virtual = 26425
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 25 day(s)
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 84 Warnings, 7 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4817.301 ; gain = 0.000 ; free physical = 2634 ; free virtual = 26445
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4817.301 ; gain = 0.000 ; free physical = 2625 ; free virtual = 26441
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 4817.301 ; gain = 0.000 ; free physical = 2606 ; free virtual = 26440
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/impl_1/top_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_postroute_physopted.rpt -pb top_bus_skew_postroute_physopted.pb -rpx top_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Sep 24 16:47:03 2020...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.3.1_AR71948 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint top_postroute_physopt.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1394.926 ; gain = 0.000 ; free physical = 5232 ; free virtual = 29053
INFO: [Netlist 29-17] Analyzing 120 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2692.973 ; gain = 20.000 ; free physical = 3876 ; free virtual = 27698
Restored from archive | CPU: 1.160000 secs | Memory: 12.811996 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2692.973 ; gain = 20.000 ; free physical = 3876 ; free virtual = 27698
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2692.973 ; gain = 0.000 ; free physical = 3879 ; free virtual = 27700
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 16 instances
  SRLC32E => SRL16E: 2 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3.1_AR71948 (64-bit) build 2489853
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2692.973 ; gain = 1298.047 ; free physical = 3879 ; free virtual = 27700
Command: write_bitstream -force top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 25 day(s)
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC AVAL-168] Phase shift check: The MMCME4_ADV cell zcu111_infr_inst/user_200m_mmcm_inst has a fractional CLKOUT0_DIVIDE_F value (5.120) which is not a multiple of the hardware granularity (0.125) and will be adjusted to the nearest supportable value.
WARNING: [DRC RTSTAT-10] No routable loads: 49 net(s) have no routable loads. The problem bus(es) and/or net(s) are onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb... and (the first 15 of 49 listed).
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/add_gen/comp0.core_instance0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
Writing bitstream ./top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 3562.691 ; gain = 869.719 ; free physical = 3467 ; free virtual = 27355
INFO: [Common 17-206] Exiting Vivado at Thu Sep 24 16:48:30 2020...
[Thu Sep 24 16:48:31 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:01:06 ; elapsed = 00:01:19 . Memory (MB): peak = 3440.398 ; gain = 0.000 ; free physical = 5318 ; free virtual = 29207
# cd [get_property DIRECTORY [current_project]]
# if { [get_property STATS.WNS [get_runs impl_1] ] < 0 } {
# puts "Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
# } else {
# puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
# }
No timing violations => Worst Negative Slack: 2.040689 ns
# if { [get_property STATS.TNS [get_runs impl_1] ] < 0 } {
# puts "Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
# } else {
# puts "No timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
# }
No timing violations => Total Negative Slack: 0.000000 ns
# if { [get_property STATS.WHS [get_runs impl_1] ] < 0 } {
# puts "Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
# } else {
# puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
# }
No timing violations => Worst Hold Slack: 0.009900 ns
# if { [get_property STATS.THS [get_runs impl_1] ] < 0 } {
# puts "Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
# } else {
# puts "No timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
# }
No timing violations => Total Hold Slack: 0.000000 ns
INFO: [Common 17-206] Exiting Vivado at Thu Sep 24 16:48:31 2020...
