#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1adbe70 .scope module, "cpu_tb" "cpu_tb" 2 11;
 .timescale -9 -12;
v0x1b092a0_0 .var "clock", 0 0;
v0x1b09320_0 .var/i "i", 31 0;
v0x1b093a0_0 .var "reset", 0 0;
S_0x1adbc60 .scope module, "cpu0" "CPU" 2 16, 3 280, S_0x1adbe70;
 .timescale -9 -12;
v0x1b08ad0_0 .net "AluSrc", 0 0, v0x1b083d0_0; 1 drivers
v0x1b08b50_0 .net "Branch", 0 0, v0x1b084a0_0; 1 drivers
v0x1b08bd0_0 .net "MemRead", 0 0, v0x1b08570_0; 1 drivers
v0x1b08c50_0 .net "MemReg", 0 0, v0x1b08640_0; 1 drivers
v0x1b08cd0_0 .net "MemWrite", 0 0, v0x1b08710_0; 1 drivers
v0x1b08d50_0 .net "RegDist", 0 0, v0x1b087e0_0; 1 drivers
v0x1b08dd0_0 .net "RegWrite", 0 0, v0x1b088b0_0; 1 drivers
v0x1b08e50_0 .net "alu_ctrl", 3 0, v0x1b07e50_0; 1 drivers
v0x1b08f20_0 .net "alu_op", 1 0, v0x1b08980_0; 1 drivers
v0x1b08ff0_0 .net "clock", 0 0, v0x1b092a0_0; 1 drivers
v0x1b090d0_0 .net "func_code", 5 0, L_0x1b0c720; 1 drivers
v0x1b09150_0 .net "op", 5 0, L_0x1b0c570; 1 drivers
v0x1b09220_0 .net "reset", 0 0, v0x1b093a0_0; 1 drivers
S_0x1b082e0 .scope module, "dec_main" "Main_decoder" 3 289, 4 4, S_0x1adbc60;
 .timescale -9 -12;
v0x1b083d0_0 .var "AluSrc", 0 0;
v0x1b084a0_0 .var "Branch", 0 0;
v0x1b08570_0 .var "MemRead", 0 0;
v0x1b08640_0 .var "MemReg", 0 0;
v0x1b08710_0 .var "MemWrite", 0 0;
v0x1b087e0_0 .var "RegDist", 0 0;
v0x1b088b0_0 .var "RegWrite", 0 0;
v0x1b08980_0 .var "alu_op", 1 0;
v0x1b08a50_0 .alias "op", 5 0, v0x1b09150_0;
E_0x1b055f0 .event edge, v0x1b07730_0;
S_0x1b080a0 .scope module, "dec_alu" "Alu_decoder" 3 290, 4 63, S_0x1adbc60;
 .timescale -9 -12;
v0x1b07e50_0 .var "alu_ctrl", 3 0;
v0x1b081e0_0 .alias "alu_op", 1 0, v0x1b08f20_0;
v0x1b08260_0 .alias "func_code", 5 0, v0x1b090d0_0;
E_0x1b04ce0 .event edge, v0x1b081e0_0, v0x1b075a0_0;
S_0x1ad9d20 .scope module, "datapass" "data_path" 3 291, 5 4, S_0x1adbc60;
 .timescale -9 -12;
v0x1b06b90_0 .alias "AluSrc", 0 0, v0x1b08ad0_0;
v0x1b06c40_0 .alias "Branch", 0 0, v0x1b08b50_0;
v0x1b06cf0_0 .alias "MemRead", 0 0, v0x1b08bd0_0;
v0x1b06da0_0 .alias "MemReg", 0 0, v0x1b08c50_0;
v0x1b06e80_0 .alias "MemWrite", 0 0, v0x1b08cd0_0;
v0x1b06f30_0 .alias "RegDist", 0 0, v0x1b08d50_0;
v0x1b06ff0_0 .alias "RegWrite", 0 0, v0x1b08dd0_0;
v0x1b07070_0 .net "added_pc", 31 0, L_0x1b09740; 1 drivers
v0x1b070f0_0 .net "adder2_out", 31 0, L_0x1b0ae30; 1 drivers
v0x1b071c0_0 .alias "alu_ctrl", 3 0, v0x1b08e50_0;
v0x1b07240_0 .net "alu_out", 31 0, v0x1b02bc0_0; 1 drivers
v0x1b072c0_0 .net "and_out", 0 0, L_0x1b0a5e0; 1 drivers
v0x1b07390_0 .alias "clock", 0 0, v0x1b08ff0_0;
v0x1b074a0_0 .net "extended_instr", 31 0, L_0x1b0a8a0; 1 drivers
v0x1b075a0_0 .alias "func_code", 5 0, v0x1b090d0_0;
v0x1b07620_0 .net "instr", 31 0, L_0x1b09cc0; 1 drivers
v0x1b07520_0 .net "mem_out", 31 0, L_0x1b0c3a0; 1 drivers
v0x1b07730_0 .alias "op", 5 0, v0x1b09150_0;
v0x1b076a0_0 .net "out_multi1", 4 0, L_0x1b0b0f0; 1 drivers
v0x1b078a0_0 .net "out_multi3", 31 0, L_0x1b0b6a0; 1 drivers
v0x1b079d0_0 .net "pc", 31 0, v0x1b068f0_0; 1 drivers
v0x1b07a50_0 .net "pc_new", 31 0, L_0x1b0b450; 1 drivers
v0x1b07920_0 .net "rdA", 31 0, L_0x1b0a130; 1 drivers
v0x1b07be0_0 .net "rdB", 31 0, L_0x1b0a280; 1 drivers
v0x1b07ad0_0 .alias "reset", 0 0, v0x1b09220_0;
v0x1b07d80_0 .net "shifted_instr", 31 0, L_0x1b0ad90; 1 drivers
v0x1b07cb0_0 .net "wd", 31 0, L_0x1b0b870; 1 drivers
v0x1b07f30_0 .net "zero", 0 0, L_0x1b0bc60; 1 drivers
L_0x1b0a370 .part L_0x1b09cc0, 21, 5;
L_0x1b0a460 .part L_0x1b09cc0, 16, 5;
L_0x1b0ac50 .part L_0x1b09cc0, 0, 16;
L_0x1b0b190 .part L_0x1b09cc0, 16, 5;
L_0x1b0b230 .part L_0x1b09cc0, 11, 5;
L_0x1b0c570 .part L_0x1b09cc0, 26, 6;
L_0x1b0c720 .part L_0x1b09cc0, 0, 6;
S_0x1b067e0 .scope module, "reloaded_pc" "ProgramCounter" 5 18, 3 48, S_0x1ad9d20;
 .timescale -9 -12;
v0x1b068f0_0 .var "PC", 31 0;
v0x1b069e0_0 .alias "PC_new", 31 0, v0x1b07a50_0;
v0x1b06a60_0 .alias "clock", 0 0, v0x1b08ff0_0;
v0x1b06ae0_0 .alias "reset", 0 0, v0x1b09220_0;
E_0x1b04250/0 .event negedge, v0x1b05470_0;
E_0x1b04250/1 .event posedge, v0x1b02110_0;
E_0x1b04250 .event/or E_0x1b04250/0, E_0x1b04250/1;
S_0x1b06270 .scope module, "additive" "Adder" 5 19, 3 143, S_0x1ad9d20;
 .timescale -9 -12;
P_0x1b051f8 .param/l "step" 3 145, C4<00000000000000000000000000000100>;
v0x1b063a0_0 .net *"_s0", 32 0, L_0x1b094b0; 1 drivers
v0x1b06460_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1b06500_0 .net *"_s4", 32 0, C4<000000000000000000000000000000100>; 1 drivers
v0x1b065a0_0 .net *"_s6", 32 0, L_0x1b095e0; 1 drivers
v0x1b06620_0 .alias "current", 31 0, v0x1b079d0_0;
v0x1b066d0_0 .alias "next_pc", 31 0, v0x1b07070_0;
L_0x1b094b0 .concat [ 32 1 0 0], v0x1b068f0_0, C4<0>;
L_0x1b095e0 .arith/sum 33, L_0x1b094b0, C4<000000000000000000000000000000100>;
L_0x1b09740 .part L_0x1b095e0, 0, 32;
S_0x1b056a0 .scope module, "mem_INSTR" "Memory" 5 21, 3 73, S_0x1ad9d20;
 .timescale -9 -12;
L_0x1b09070 .functor XNOR 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1b09940 .functor XNOR 1, C4<1>, C4<1>, C4<0>, C4<0>;
L_0x1b099f0 .functor AND 1, L_0x1b09070, L_0x1b09940, C4<1>, C4<1>;
v0x1b05830_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0x1b058f0_0 .net *"_s10", 31 0, L_0x1b09af0; 1 drivers
v0x1b05990_0 .net *"_s13", 9 0, L_0x1b09b90; 1 drivers
v0x1b05a30_0 .net *"_s14", 31 0, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>; 1 drivers
v0x1b05ae0_0 .net *"_s2", 0 0, L_0x1b09070; 1 drivers
v0x1b05b80_0 .net *"_s4", 0 0, C4<1>; 1 drivers
v0x1b05c20_0 .net *"_s6", 0 0, L_0x1b09940; 1 drivers
v0x1b05cc0_0 .net *"_s8", 0 0, L_0x1b099f0; 1 drivers
v0x1b05d60_0 .alias "addr", 31 0, v0x1b079d0_0;
v0x1b05e00_0 .alias "clock", 0 0, v0x1b08ff0_0;
v0x1b05e80 .array "data", 0 4095, 31 0;
v0x1b05f00_0 .net "din", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x1b06010_0 .alias "dout", 31 0, v0x1b07620_0;
v0x1b060b0_0 .net "ren", 0 0, C4<1>; 1 drivers
v0x1b061d0_0 .net "wen", 0 0, C4<0>; 1 drivers
E_0x1b05790 .event posedge, v0x1b061d0_0, v0x1b060b0_0;
E_0x1b057e0 .event edge, v0x1b061d0_0, v0x1b060b0_0;
L_0x1b09af0 .array/port v0x1b05e80, L_0x1b09b90;
L_0x1b09b90 .part v0x1b068f0_0, 0, 10;
L_0x1b09cc0 .functor MUXZ 32, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, L_0x1b09af0, L_0x1b099f0, C4<>;
S_0x1b04d10 .scope module, "cpu_regs" "RegFile" 5 22, 3 109, S_0x1ad9d20;
 .timescale -9 -12;
L_0x1b0a130 .functor BUFZ 32, L_0x1b0a090, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1b0a280 .functor BUFZ 32, L_0x1b0a1e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1b04e30_0 .net *"_s0", 31 0, L_0x1b0a090; 1 drivers
v0x1b04ef0_0 .net *"_s4", 31 0, L_0x1b0a1e0; 1 drivers
v0x1b04f90_0 .alias "clock", 0 0, v0x1b08ff0_0;
v0x1b05040 .array "data", 0 31, 31 0;
v0x1b050f0_0 .var/i "i", 31 0;
v0x1b05170_0 .net "raA", 4 0, L_0x1b0a370; 1 drivers
v0x1b05230_0 .net "raB", 4 0, L_0x1b0a460; 1 drivers
v0x1b052d0_0 .alias "rdA", 31 0, v0x1b07920_0;
v0x1b053a0_0 .alias "rdB", 31 0, v0x1b07be0_0;
v0x1b05470_0 .alias "reset", 0 0, v0x1b09220_0;
v0x1b054f0_0 .alias "wa", 4 0, v0x1b076a0_0;
v0x1b05570_0 .alias "wd", 31 0, v0x1b07cb0_0;
v0x1b05620_0 .alias "wen", 0 0, v0x1b08dd0_0;
E_0x1b04e00 .event negedge, v0x1b05470_0, v0x1b02110_0;
L_0x1b0a090 .array/port v0x1b05040, L_0x1b0a370;
L_0x1b0a1e0 .array/port v0x1b05040, L_0x1b0a460;
S_0x1b04a00 .scope module, "and_gate" "AND" 5 23, 3 213, S_0x1ad9d20;
 .timescale -9 -12;
L_0x1b0a5e0 .functor AND 1, L_0x1b0bc60, v0x1b084a0_0, C4<1>, C4<1>;
v0x1b04af0_0 .alias "branch", 0 0, v0x1b08b50_0;
v0x1b04bb0_0 .alias "select_signal", 0 0, v0x1b072c0_0;
v0x1b04c60_0 .alias "zero", 0 0, v0x1b07f30_0;
S_0x1b046c0 .scope module, "extended" "SignExtend" 5 24, 3 179, S_0x1ad9d20;
 .timescale -9 -12;
v0x1b047b0_0 .net *"_s1", 0 0, L_0x1b0a6d0; 1 drivers
v0x1b04830_0 .net *"_s2", 15 0, L_0x1b0a770; 1 drivers
v0x1b048b0_0 .alias "extended_instr", 31 0, v0x1b074a0_0;
v0x1b04980_0 .net "instr", 15 0, L_0x1b0ac50; 1 drivers
L_0x1b0a6d0 .part L_0x1b0ac50, 15, 1;
LS_0x1b0a770_0_0 .concat [ 1 1 1 1], L_0x1b0a6d0, L_0x1b0a6d0, L_0x1b0a6d0, L_0x1b0a6d0;
LS_0x1b0a770_0_4 .concat [ 1 1 1 1], L_0x1b0a6d0, L_0x1b0a6d0, L_0x1b0a6d0, L_0x1b0a6d0;
LS_0x1b0a770_0_8 .concat [ 1 1 1 1], L_0x1b0a6d0, L_0x1b0a6d0, L_0x1b0a6d0, L_0x1b0a6d0;
LS_0x1b0a770_0_12 .concat [ 1 1 1 1], L_0x1b0a6d0, L_0x1b0a6d0, L_0x1b0a6d0, L_0x1b0a6d0;
L_0x1b0a770 .concat [ 4 4 4 4], LS_0x1b0a770_0_0, LS_0x1b0a770_0_4, LS_0x1b0a770_0_8, LS_0x1b0a770_0_12;
L_0x1b0a8a0 .concat [ 16 16 0 0], L_0x1b0ac50, L_0x1b0a770;
S_0x1b04300 .scope module, "sifted" "Sifter" 5 25, 3 196, S_0x1ad9d20;
 .timescale -9 -12;
v0x1b043f0_0 .net *"_s2", 29 0, L_0x1b0acf0; 1 drivers
v0x1b04490_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1b04530_0 .alias "extended_instr", 31 0, v0x1b074a0_0;
v0x1b045e0_0 .alias "shifted_instr", 31 0, v0x1b07d80_0;
L_0x1b0acf0 .part L_0x1b0a8a0, 0, 30;
L_0x1b0ad90 .concat [ 2 30 0 0], C4<00>, L_0x1b0acf0;
S_0x1b04040 .scope module, "adder2" "Adder2" 5 26, 3 160, S_0x1ad9d20;
 .timescale -9 -12;
v0x1b04130_0 .alias "next_instr", 31 0, v0x1b070f0_0;
v0x1b041d0_0 .alias "next_pc", 31 0, v0x1b07070_0;
v0x1b04280_0 .alias "shifted_instr", 31 0, v0x1b07d80_0;
L_0x1b0ae30 .arith/sum 32, L_0x1b0ad90, L_0x1b09740;
S_0x1b03b50 .scope module, "multi1" "MultiPlx_Ctrl_Reg" 5 28, 3 230, S_0x1ad9d20;
 .timescale -9 -12;
L_0x1b0b000 .functor XNOR 1, v0x1b087e0_0, C4<1>, C4<0>, C4<0>;
v0x1b03c40_0 .net *"_s0", 0 0, C4<1>; 1 drivers
v0x1b03d00_0 .net *"_s2", 0 0, L_0x1b0b000; 1 drivers
v0x1b03da0_0 .net "input1", 4 0, L_0x1b0b190; 1 drivers
v0x1b03e40_0 .net "input2", 4 0, L_0x1b0b230; 1 drivers
v0x1b03ec0_0 .alias "out", 4 0, v0x1b076a0_0;
v0x1b03f60_0 .alias "select", 0 0, v0x1b08d50_0;
L_0x1b0b0f0 .functor MUXZ 5, L_0x1b0b190, L_0x1b0b230, L_0x1b0b000, C4<>;
S_0x1b03670 .scope module, "multi2" "MultiPlx_Add2_PC" 5 29, 3 241, S_0x1ad9d20;
 .timescale -9 -12;
L_0x1b0b360 .functor XNOR 1, L_0x1b0a5e0, C4<1>, C4<0>, C4<0>;
v0x1b03760_0 .net *"_s0", 0 0, C4<1>; 1 drivers
v0x1b037e0_0 .net *"_s2", 0 0, L_0x1b0b360; 1 drivers
v0x1b03880_0 .alias "new_instr", 31 0, v0x1b07070_0;
v0x1b03920_0 .alias "new_program_counter", 31 0, v0x1b07a50_0;
v0x1b039d0_0 .alias "next_pc", 31 0, v0x1b070f0_0;
v0x1b03a70_0 .alias "select_signal", 0 0, v0x1b072c0_0;
L_0x1b0b450 .functor MUXZ 32, L_0x1b09740, L_0x1b0ae30, L_0x1b0b360, C4<>;
S_0x1b031b0 .scope module, "multi3" "MultiPlx_Reg_ALU" 5 30, 3 252, S_0x1ad9d20;
 .timescale -9 -12;
L_0x1b0afa0 .functor XNOR 1, v0x1b083d0_0, C4<1>, C4<0>, C4<0>;
v0x1b032a0_0 .alias "AluSrc", 0 0, v0x1b08ad0_0;
v0x1b03340_0 .net *"_s0", 0 0, C4<1>; 1 drivers
v0x1b033e0_0 .net *"_s2", 0 0, L_0x1b0afa0; 1 drivers
v0x1b03480_0 .alias "extended_instr", 31 0, v0x1b074a0_0;
v0x1b03500_0 .alias "inB", 31 0, v0x1b078a0_0;
v0x1b035b0_0 .alias "rdB", 31 0, v0x1b07be0_0;
L_0x1b0b6a0 .functor MUXZ 32, L_0x1b0a280, L_0x1b0a8a0, L_0x1b0afa0, C4<>;
S_0x1b02cc0 .scope module, "multi4" "MultiPlx_Mem_Reg" 5 31, 3 263, S_0x1ad9d20;
 .timescale -9 -12;
L_0x1b0b780 .functor XNOR 1, v0x1b08640_0, C4<1>, C4<0>, C4<0>;
v0x1b02db0_0 .alias "MemReg", 0 0, v0x1b08c50_0;
v0x1b02e70_0 .net *"_s0", 0 0, C4<1>; 1 drivers
v0x1b02f10_0 .net *"_s2", 0 0, L_0x1b0b780; 1 drivers
v0x1b02fb0_0 .alias "dout", 31 0, v0x1b07240_0;
v0x1b030b0_0 .alias "out", 31 0, v0x1b07520_0;
v0x1b03130_0 .alias "wd", 31 0, v0x1b07cb0_0;
L_0x1b0b870 .functor MUXZ 32, v0x1b02bc0_0, L_0x1b0c3a0, L_0x1b0b780, C4<>;
S_0x1b02600 .scope module, "my_alu" "ALU" 5 33, 3 17, S_0x1ad9d20;
 .timescale -9 -12;
v0x1b02730_0 .net *"_s0", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x1b027f0_0 .net *"_s2", 0 0, L_0x1b0bab0; 1 drivers
v0x1b02890_0 .net/s *"_s4", 0 0, C4<0>; 1 drivers
v0x1b02930_0 .net/s *"_s6", 0 0, C4<1>; 1 drivers
v0x1b029e0_0 .alias "alu_ctrl", 3 0, v0x1b08e50_0;
v0x1b02a80_0 .alias "inA", 31 0, v0x1b07920_0;
v0x1b02b20_0 .alias "inB", 31 0, v0x1b078a0_0;
v0x1b02bc0_0 .var "out", 31 0;
v0x1b02c40_0 .alias "zero", 0 0, v0x1b07f30_0;
E_0x1b01d30 .event edge, v0x1b02b20_0, v0x1b02a80_0, v0x1b029e0_0;
L_0x1b0bab0 .cmp/ne 32, v0x1b02bc0_0, C4<00000000000000000000000000000000>;
L_0x1b0bc60 .functor MUXZ 1, C4<1>, C4<0>, L_0x1b0bab0, C4<>;
S_0x1ae6c90 .scope module, "mem_DATA" "Memory" 5 34, 3 73, S_0x1ad9d20;
 .timescale -9 -12;
L_0x1b0be70 .functor XNOR 1, v0x1b08710_0, C4<0>, C4<0>, C4<0>;
L_0x1b0bbd0 .functor XNOR 1, v0x1b08570_0, C4<1>, C4<0>, C4<0>;
L_0x1b0c0d0 .functor AND 1, L_0x1b0be70, L_0x1b0bbd0, C4<1>, C4<1>;
v0x1adc9c0_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0x1b01b70_0 .net *"_s10", 31 0, L_0x1b0c1d0; 1 drivers
v0x1b01c10_0 .net *"_s13", 9 0, L_0x1b0c270; 1 drivers
v0x1b01cb0_0 .net *"_s14", 31 0, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>; 1 drivers
v0x1b01d60_0 .net *"_s2", 0 0, L_0x1b0be70; 1 drivers
v0x1b01e00_0 .net *"_s4", 0 0, C4<1>; 1 drivers
v0x1b01ee0_0 .net *"_s6", 0 0, L_0x1b0bbd0; 1 drivers
v0x1b01f80_0 .net *"_s8", 0 0, L_0x1b0c0d0; 1 drivers
v0x1b02070_0 .alias "addr", 31 0, v0x1b07240_0;
v0x1b02110_0 .alias "clock", 0 0, v0x1b08ff0_0;
v0x1b02210 .array "data", 0 4095, 31 0;
v0x1b02290_0 .alias "din", 31 0, v0x1b07be0_0;
v0x1b023a0_0 .alias "dout", 31 0, v0x1b07520_0;
v0x1b02440_0 .alias "ren", 0 0, v0x1b08bd0_0;
v0x1b02560_0 .alias "wen", 0 0, v0x1b08cd0_0;
E_0x1ad8f10 .event negedge, v0x1b02110_0;
E_0x1ad9ee0 .event posedge, v0x1b02560_0, v0x1b02440_0;
E_0x1ad9cd0 .event edge, v0x1b02560_0, v0x1b02440_0;
L_0x1b0c1d0 .array/port v0x1b02210, L_0x1b0c270;
L_0x1b0c270 .part v0x1b02bc0_0, 0, 10;
L_0x1b0c3a0 .functor MUXZ 32, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, L_0x1b0c1d0, L_0x1b0c0d0, C4<>;
    .scope S_0x1b082e0;
T_0 ;
    %wait E_0x1b055f0;
    %load/v 8, v0x1b08a50_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_0.0, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_0.1, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_0.2, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_0.3, 6;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1b08980_0, 0, 1;
    %jmp T_0.5;
T_0.0 ;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1b08980_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b088b0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b087e0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b083d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b084a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b08710_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b08640_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b08570_0, 0, 0;
    %jmp T_0.5;
T_0.1 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1b08980_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b088b0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b087e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b083d0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b084a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b08710_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b08640_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b08570_0, 0, 1;
    %jmp T_0.5;
T_0.2 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1b08980_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b088b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b087e0_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b083d0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b084a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b08710_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b08640_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b08570_0, 0, 0;
    %jmp T_0.5;
T_0.3 ;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1b08980_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b088b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b087e0_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b083d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b084a0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b08710_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b08640_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b08570_0, 0, 0;
    %jmp T_0.5;
T_0.5 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1b080a0;
T_1 ;
    %wait E_0x1b04ce0;
    %load/v 8, v0x1b081e0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_1.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_1.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_1.2, 6;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1b07e50_0, 0, 1;
    %jmp T_1.4;
T_1.0 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1b07e50_0, 0, 8;
    %jmp T_1.4;
T_1.1 ;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1b07e50_0, 0, 8;
    %jmp T_1.4;
T_1.2 ;
    %load/v 8, v0x1b08260_0, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_1.5, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_1.6, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_1.7, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_1.8, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_1.9, 6;
    %cmpi/u 8, 39, 6;
    %jmp/1 T_1.10, 6;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1b07e50_0, 0, 1;
    %jmp T_1.12;
T_1.5 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1b07e50_0, 0, 0;
    %jmp T_1.12;
T_1.6 ;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1b07e50_0, 0, 8;
    %jmp T_1.12;
T_1.7 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1b07e50_0, 0, 8;
    %jmp T_1.12;
T_1.8 ;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1b07e50_0, 0, 8;
    %jmp T_1.12;
T_1.9 ;
    %movi 8, 7, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1b07e50_0, 0, 8;
    %jmp T_1.12;
T_1.10 ;
    %movi 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1b07e50_0, 0, 8;
    %jmp T_1.12;
T_1.12 ;
    %jmp T_1.4;
T_1.4 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1b067e0;
T_2 ;
    %wait E_0x1b04250;
    %load/v 8, v0x1b06ae0_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1b068f0_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0x1b069e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1b068f0_0, 0, 8;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1b056a0;
T_3 ;
    %wait E_0x1b057e0;
    %load/v 8, v0x1b060b0_0, 1;
    %load/v 9, v0x1b061d0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %vpi_call 3 83 "$display", "\012Memory ERROR (time %0d): ren and wen both active!\012", $time;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1b056a0;
T_4 ;
    %wait E_0x1b05790;
    %ix/load 1, 10, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.0, 4;
    %load/x1p 31, v0x1b05d60_0, 22;
    %jmp T_4.1;
T_4.0 ;
    %mov 31, 2, 22;
T_4.1 ;
    %mov 8, 31, 22; Move signal select into place
    %mov 30, 0, 1;
    %cmpi/u 8, 0, 23;
    %inv 4, 1;
    %jmp/0xz  T_4.2, 4;
    %vpi_call 3 87 "$display", "Memory WARNING (time %0d): address msbs are not zero\012", $time;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1b056a0;
T_5 ;
    %wait E_0x1ad8f10;
    %load/v 8, v0x1b061d0_0, 1;
    %load/v 9, v0x1b060b0_0, 1;
    %cmpi/u 9, 0, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v0x1b05f00_0, 32;
    %load/v 40, v0x1b05d60_0, 10; Only need 10 of 32 bits
; Save base=40 wid=10 in lookaside.
    %ix/get 3, 40, 10;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1b05e80, 8, 32;
t_0 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1b04d10;
T_6 ;
    %wait E_0x1b04e00;
    %load/v 8, v0x1b05470_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %set/v v0x1b050f0_0, 0, 32;
T_6.2 ;
    %load/v 8, v0x1b050f0_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_6.3, 5;
    %load/v 8, v0x1b050f0_0, 32;
    %ix/getv/s 3, v0x1b050f0_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1b05040, 0, 8;
t_1 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1b050f0_0, 32;
    %set/v v0x1b050f0_0, 8, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0x1b05620_0, 1;
    %jmp/0xz  T_6.4, 8;
    %load/v 8, v0x1b05570_0, 32;
    %ix/getv 3, v0x1b054f0_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1b05040, 0, 8;
t_2 ;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1b02600;
T_7 ;
    %wait E_0x1b01d30;
    %load/v 8, v0x1b029e0_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_7.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_7.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_7.2, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_7.3, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_7.4, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_7.5, 6;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1b02bc0_0, 0, 2;
    %jmp T_7.7;
T_7.0 ;
    %load/v 8, v0x1b02a80_0, 32;
    %load/v 40, v0x1b02b20_0, 32;
    %and 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1b02bc0_0, 0, 8;
    %jmp T_7.7;
T_7.1 ;
    %load/v 8, v0x1b02a80_0, 32;
    %load/v 40, v0x1b02b20_0, 32;
    %or 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1b02bc0_0, 0, 8;
    %jmp T_7.7;
T_7.2 ;
    %load/v 8, v0x1b02a80_0, 32;
    %load/v 40, v0x1b02b20_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1b02bc0_0, 0, 8;
    %jmp T_7.7;
T_7.3 ;
    %load/v 8, v0x1b02a80_0, 32;
    %load/v 40, v0x1b02b20_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1b02bc0_0, 0, 8;
    %jmp T_7.7;
T_7.4 ;
    %load/v 8, v0x1b02a80_0, 32;
    %load/v 40, v0x1b02b20_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_7.8, 8;
    %movi 9, 1, 32;
    %jmp/1  T_7.10, 8;
T_7.8 ; End of true expr.
    %jmp/0  T_7.9, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_7.10;
T_7.9 ;
    %mov 9, 0, 32; Return false value
T_7.10 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1b02bc0_0, 0, 9;
    %jmp T_7.7;
T_7.5 ;
    %load/v 8, v0x1b02a80_0, 32;
    %load/v 40, v0x1b02b20_0, 32;
    %or 8, 40, 32;
    %inv 8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1b02bc0_0, 0, 8;
    %jmp T_7.7;
T_7.7 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1ae6c90;
T_8 ;
    %wait E_0x1ad9cd0;
    %load/v 8, v0x1b02440_0, 1;
    %load/v 9, v0x1b02560_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.0, 8;
    %vpi_call 3 83 "$display", "\012Memory ERROR (time %0d): ren and wen both active!\012", $time;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1ae6c90;
T_9 ;
    %wait E_0x1ad9ee0;
    %ix/load 1, 10, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.0, 4;
    %load/x1p 31, v0x1b02070_0, 22;
    %jmp T_9.1;
T_9.0 ;
    %mov 31, 2, 22;
T_9.1 ;
    %mov 8, 31, 22; Move signal select into place
    %mov 30, 0, 1;
    %cmpi/u 8, 0, 23;
    %inv 4, 1;
    %jmp/0xz  T_9.2, 4;
    %vpi_call 3 87 "$display", "Memory WARNING (time %0d): address msbs are not zero\012", $time;
T_9.2 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1ae6c90;
T_10 ;
    %wait E_0x1ad8f10;
    %load/v 8, v0x1b02560_0, 1;
    %load/v 9, v0x1b02440_0, 1;
    %cmpi/u 9, 0, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.0, 8;
    %load/v 8, v0x1b02290_0, 32;
    %load/v 40, v0x1b02070_0, 10; Only need 10 of 32 bits
; Save base=40 wid=10 in lookaside.
    %ix/get 3, 40, 10;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1b02210, 8, 32;
t_3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1adbe70;
T_11 ;
    %vpi_call 2 29 "$dumpfile", "lab8.vcd";
    %vpi_call 2 30 "$dumpvars", 1'sb0, S_0x1adbe70;
    %set/v v0x1b092a0_0, 0, 1;
    %set/v v0x1b093a0_0, 0, 1;
    %delay 40000, 0;
    %set/v v0x1b093a0_0, 1, 1;
    %set/v v0x1b09320_0, 0, 32;
T_11.0 ;
    %load/v 8, v0x1b09320_0, 32;
   %cmpi/s 8, 4095, 32;
    %jmp/0xz T_11.1, 5;
    %ix/getv/s 3, v0x1b09320_0;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1b02210, 0, 32;
t_4 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1b09320_0, 32;
    %set/v v0x1b09320_0, 8, 32;
    %jmp T_11.0;
T_11.1 ;
    %vpi_call 2 41 "$readmemb", "code2.mbin", v0x1b05e80;
    %delay 400000, 0;
    %vpi_call 2 81 "$finish";
    %end;
    .thread T_11;
    .scope S_0x1adbe70;
T_12 ;
    %delay 20000, 0;
    %load/v 8, v0x1b092a0_0, 1;
    %inv 8, 1;
    %set/v v0x1b092a0_0, 8, 1;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbench_input.v";
    "library_input.v";
    "ctrl_unit.v";
    "data_path.v";
