// Seed: 1425810110
module module_0 (
    output wire id_0,
    output uwire id_1,
    output tri0 module_0,
    output tri1 id_3,
    input wire id_4,
    input wire id_5,
    output supply1 id_6,
    output tri1 id_7,
    input supply1 id_8,
    input wor id_9,
    output wor id_10,
    output tri0 id_11,
    input tri1 id_12
);
  assign module_1.type_7 = 0;
endmodule
module module_1 (
    output tri id_0,
    output wor id_1,
    output uwire id_2,
    input tri id_3,
    input tri0 id_4,
    input wor id_5,
    input wire id_6,
    output wire id_7,
    input supply0 id_8,
    input wire id_9,
    input tri id_10,
    input supply1 id_11,
    input uwire id_12,
    input wire id_13,
    input tri id_14,
    output uwire id_15
);
  always id_2 = id_8;
  module_0 modCall_1 (
      id_15,
      id_2,
      id_2,
      id_1,
      id_5,
      id_3,
      id_2,
      id_0,
      id_14,
      id_14,
      id_15,
      id_0,
      id_6
  );
endmodule
