module mojo_top (
    input clk,              // 50MHz clock
    input io_dip[2][8],
    output pina[8],
    output pinb[8]

  ) {
  
  .clk(clk) {
    // The reset conditioner is used to synchronize the reset signal to the FPGA
    // clock. This ensures the entire FPGA comes out of reset at the same time.
      }
  
  always {
    
    pina[7:0] = io_dip[0];
    pinb[7:0] = io_dip[1];
  }
}