(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (xor (bvult (bvadd bv_0 #x062a1fb7 ) (bvashr bv_1 #x9bef9292 )) (bvsgt (bvxnor #x07f05246  bv_3) (bvnor #x0d6a9692  bv_4))))
(assert (bvsgt (bvsdiv (bvsub bv_4 bv_2) (bvlshr #x8d848310  #x0fd27f68 )) (bvlshr (bvnor bv_3 #x5d1329d5 ) (bvudiv #x21580364  bv_3))))
(assert (bvsle (bvadd (bvand #x83ca290a  #x3c84a3a1 ) (bvnand bv_3 #xf8915a12 )) (bvurem (bvudiv #x75a14134  #xad69593b ) (bvxor bv_2 #x85fe9509 ))))
(assert (and (=> (bvule bv_4 bv_1) (bvslt #x8598e3f6  #x356b0dc3 )) (and (bvsgt #x0c8578d2  bv_1) (not false))))
(assert (bvsle (bvudiv (bvsrem #x2bb291b4  bv_1) (bvsrem bv_4 bv_0)) (bvsdiv (bvadd #xb775d1ad  #xc821626a ) (bvshl #x327caa0c  bv_1))))
(check-sat)
(exit)
