initSidebarItems({"struct":[["CHIP_RDY_R","Field `chip_rdy` reader - "],["CHIP_RDY_W","Field `chip_rdy` writer - "],["CLK_CFG0_SPEC","clk_cfg0."],["FCLK_SW_STATE_R","Field `fclk_sw_state` reader - "],["FCLK_SW_STATE_W","Field `fclk_sw_state` writer - "],["GLB_ID_R","Field `glb_id` reader - "],["GLB_ID_W","Field `glb_id` writer - "],["HBN_ROOT_CLK_SEL_R","Field `hbn_root_clk_sel` reader - "],["HBN_ROOT_CLK_SEL_W","Field `hbn_root_clk_sel` writer - "],["R","Register `clk_cfg0` reader"],["REG_BCLK_DIV_R","Field `reg_bclk_div` reader - "],["REG_BCLK_DIV_W","Field `reg_bclk_div` writer - "],["REG_BCLK_EN_R","Field `reg_bclk_en` reader - "],["REG_BCLK_EN_W","Field `reg_bclk_en` writer - "],["REG_FCLK_EN_R","Field `reg_fclk_en` reader - "],["REG_FCLK_EN_W","Field `reg_fclk_en` writer - "],["REG_HCLK_DIV_R","Field `reg_hclk_div` reader - "],["REG_HCLK_DIV_W","Field `reg_hclk_div` writer - "],["REG_HCLK_EN_R","Field `reg_hclk_en` reader - "],["REG_HCLK_EN_W","Field `reg_hclk_en` writer - "],["REG_PLL_EN_R","Field `reg_pll_en` reader - "],["REG_PLL_EN_W","Field `reg_pll_en` writer - "],["REG_PLL_SEL_R","Field `reg_pll_sel` reader - "],["REG_PLL_SEL_W","Field `reg_pll_sel` writer - "],["W","Register `clk_cfg0` writer"]]});