Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May 16 12:57:18 2024
| Host         : Giorgio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file firConvolutionLoopUnrollingFactor2P_top_timing_summary_routed.rpt -pb firConvolutionLoopUnrollingFactor2P_top_timing_summary_routed.pb -rpx firConvolutionLoopUnrollingFactor2P_top_timing_summary_routed.rpx -warn_on_violation
| Design       : firConvolutionLoopUnrollingFactor2P_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.352        0.000                      0                  831        0.161        0.000                      0                  831        3.750        0.000                       0                   316  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
myclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
myclk               2.352        0.000                      0                  831        0.161        0.000                      0                  831        3.750        0.000                       0                   316  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  myclk
  To Clock:  myclk

Setup :            0  Failing Endpoints,  Worst Slack        2.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.352ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_reg_304_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.431ns  (logic 5.724ns (77.029%)  route 1.707ns (22.971%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 14.602 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.892     5.135    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    DSP48_X4Y16          DSP48E1                                      r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.341 r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.343    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2_n_106
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    10.861 r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2__0/P[6]
                         net (fo=2, routed)           1.705    12.566    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2__1[23]
    SLICE_X109Y43        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_reg_304_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.700    14.602    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    SLICE_X109Y43        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_reg_304_reg[23]/C
                         clock pessimism              0.457    15.059    
                         clock uncertainty           -0.035    15.023    
    SLICE_X109Y43        FDRE (Setup_fdre_C_D)       -0.105    14.918    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_reg_304_reg[23]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -12.566    
  -------------------------------------------------------------------
                         slack                                  2.352    

Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_reg_338_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.394ns  (logic 5.724ns (77.419%)  route 1.670ns (22.581%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 14.602 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.892     5.135    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    DSP48_X4Y16          DSP48E1                                      r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.341 r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.343    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2_n_106
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    10.861 r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2__0/P[14]
                         net (fo=2, routed)           1.668    12.529    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2__1[31]
    SLICE_X109Y44        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_reg_338_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.700    14.602    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    SLICE_X109Y44        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_reg_338_reg[31]/C
                         clock pessimism              0.457    15.059    
                         clock uncertainty           -0.035    15.023    
    SLICE_X109Y44        FDRE (Setup_fdre_C_D)       -0.101    14.922    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_reg_338_reg[31]
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                         -12.529    
  -------------------------------------------------------------------
                         slack                                  2.394    

Slack (MET) :             2.506ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_reg_304_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.279ns  (logic 5.724ns (78.633%)  route 1.555ns (21.367%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns = ( 14.604 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.892     5.135    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    DSP48_X4Y16          DSP48E1                                      r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.341 r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.343    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2_n_106
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    10.861 r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2__0/P[10]
                         net (fo=2, routed)           1.553    12.415    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2__1[27]
    SLICE_X111Y43        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_reg_304_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.702    14.604    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    SLICE_X111Y43        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_reg_304_reg[27]/C
                         clock pessimism              0.457    15.061    
                         clock uncertainty           -0.035    15.025    
    SLICE_X111Y43        FDRE (Setup_fdre_C_D)       -0.105    14.920    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_reg_304_reg[27]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                         -12.415    
  -------------------------------------------------------------------
                         slack                                  2.506    

Slack (MET) :             2.509ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_reg_304_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.275ns  (logic 5.724ns (78.677%)  route 1.551ns (21.323%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns = ( 14.603 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.892     5.135    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    DSP48_X4Y16          DSP48E1                                      r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.341 r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.343    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2_n_106
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.861 r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2__0/P[1]
                         net (fo=2, routed)           1.549    12.410    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2__1[18]
    SLICE_X111Y41        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_reg_304_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.701    14.603    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    SLICE_X111Y41        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_reg_304_reg[18]/C
                         clock pessimism              0.457    15.060    
                         clock uncertainty           -0.035    15.024    
    SLICE_X111Y41        FDRE (Setup_fdre_C_D)       -0.105    14.919    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_reg_304_reg[18]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -12.410    
  -------------------------------------------------------------------
                         slack                                  2.509    

Slack (MET) :             2.515ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_reg_304_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 5.724ns (78.795%)  route 1.540ns (21.205%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 14.602 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.892     5.135    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    DSP48_X4Y16          DSP48E1                                      r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.341 r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.343    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2_n_106
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    10.861 r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2__0/P[7]
                         net (fo=2, routed)           1.538    12.400    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2__1[24]
    SLICE_X109Y43        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_reg_304_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.700    14.602    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    SLICE_X109Y43        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_reg_304_reg[24]/C
                         clock pessimism              0.457    15.059    
                         clock uncertainty           -0.035    15.023    
    SLICE_X109Y43        FDRE (Setup_fdre_C_D)       -0.109    14.914    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_reg_304_reg[24]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                         -12.400    
  -------------------------------------------------------------------
                         slack                                  2.515    

Slack (MET) :             2.649ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_reg_338_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.134ns  (logic 5.724ns (80.232%)  route 1.410ns (19.768%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 14.602 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.892     5.135    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    DSP48_X4Y16          DSP48E1                                      r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.341 r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.343    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2_n_106
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    10.861 r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2__0/P[8]
                         net (fo=2, routed)           1.408    12.269    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2__1[25]
    SLICE_X109Y44        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_reg_338_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.700    14.602    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    SLICE_X109Y44        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_reg_338_reg[25]/C
                         clock pessimism              0.457    15.059    
                         clock uncertainty           -0.035    15.023    
    SLICE_X109Y44        FDRE (Setup_fdre_C_D)       -0.105    14.918    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_reg_338_reg[25]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -12.269    
  -------------------------------------------------------------------
                         slack                                  2.649    

Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_reg_338_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.128ns  (logic 5.724ns (80.299%)  route 1.404ns (19.701%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.601ns = ( 14.601 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.892     5.135    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    DSP48_X4Y16          DSP48E1                                      r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.341 r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.343    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2_n_106
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    10.861 r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2__0/P[7]
                         net (fo=2, routed)           1.402    12.264    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2__1[24]
    SLICE_X109Y42        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_reg_338_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.699    14.601    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    SLICE_X109Y42        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_reg_338_reg[24]/C
                         clock pessimism              0.457    15.058    
                         clock uncertainty           -0.035    15.022    
    SLICE_X109Y42        FDRE (Setup_fdre_C_D)       -0.101    14.921    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_reg_338_reg[24]
  -------------------------------------------------------------------
                         required time                         14.921    
                         arrival time                         -12.264    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_reg_338_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.111ns  (logic 5.724ns (80.497%)  route 1.387ns (19.503%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.601ns = ( 14.601 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.892     5.135    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    DSP48_X4Y16          DSP48E1                                      r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.341 r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.343    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2_n_106
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    10.861 r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2__0/P[5]
                         net (fo=2, routed)           1.385    12.246    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2__1[22]
    SLICE_X109Y42        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_reg_338_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.699    14.601    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    SLICE_X109Y42        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_reg_338_reg[22]/C
                         clock pessimism              0.457    15.058    
                         clock uncertainty           -0.035    15.022    
    SLICE_X109Y42        FDRE (Setup_fdre_C_D)       -0.105    14.917    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_reg_338_reg[22]
  -------------------------------------------------------------------
                         required time                         14.917    
                         arrival time                         -12.246    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.673ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_reg_304_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.109ns  (logic 5.724ns (80.521%)  route 1.385ns (19.479%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.601ns = ( 14.601 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.892     5.135    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    DSP48_X4Y16          DSP48E1                                      r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.341 r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.343    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2_n_106
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    10.861 r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2__0/P[5]
                         net (fo=2, routed)           1.383    12.244    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2__1[22]
    SLICE_X109Y41        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_reg_304_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.699    14.601    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    SLICE_X109Y41        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_reg_304_reg[22]/C
                         clock pessimism              0.457    15.058    
                         clock uncertainty           -0.035    15.022    
    SLICE_X109Y41        FDRE (Setup_fdre_C_D)       -0.105    14.917    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_reg_304_reg[22]
  -------------------------------------------------------------------
                         required time                         14.917    
                         arrival time                         -12.244    
  -------------------------------------------------------------------
                         slack                                  2.673    

Slack (MET) :             2.707ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_reg_304_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 5.724ns (80.202%)  route 1.413ns (19.798%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.601ns = ( 14.601 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.892     5.135    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    DSP48_X4Y16          DSP48E1                                      r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.341 r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.343    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2_n_106
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    10.861 r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2__0/P[9]
                         net (fo=2, routed)           1.411    12.272    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2__1[26]
    SLICE_X107Y42        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_reg_304_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.699    14.601    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    SLICE_X107Y42        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_reg_304_reg[26]/C
                         clock pessimism              0.457    15.058    
                         clock uncertainty           -0.035    15.022    
    SLICE_X107Y42        FDRE (Setup_fdre_C_D)       -0.043    14.979    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_reg_304_reg[26]
  -------------------------------------------------------------------
                         required time                         14.979    
                         arrival time                         -12.272    
  -------------------------------------------------------------------
                         slack                                  2.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_3_1_reg_318_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2P_IP/U0/i_reg_131_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.634%)  route 0.127ns (47.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.642     1.508    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    SLICE_X110Y45        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_3_1_reg_318_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.141     1.649 r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_3_1_reg_318_reg[1]/Q
                         net (fo=2, routed)           0.127     1.776    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_3_1_reg_318[1]
    SLICE_X109Y45        FDSE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/i_reg_131_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.912     2.027    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    SLICE_X109Y45        FDSE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/i_reg_131_reg[1]/C
                         clock pessimism             -0.482     1.545    
    SLICE_X109Y45        FDSE (Hold_fdse_C_D)         0.070     1.615    firConvolutionLoopUnrollingFactor2P_IP/U0/i_reg_131_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor2P_IP/U0/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2P_IP/U0/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.643     1.509    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    SLICE_X113Y49        FDSE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDSE (Prop_fdse_C_Q)         0.141     1.650 r  firConvolutionLoopUnrollingFactor2P_IP/U0/ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.120     1.771    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_CS_fsm_reg_n_0_[0]
    SLICE_X112Y49        LUT3 (Prop_lut3_I1_O)        0.045     1.816 r  firConvolutionLoopUnrollingFactor2P_IP/U0/ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     1.816    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_NS_fsm[1]
    SLICE_X112Y49        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.914     2.029    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    SLICE_X112Y49        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/ap_CS_fsm_reg[1]/C
                         clock pessimism             -0.507     1.522    
    SLICE_X112Y49        FDRE (Hold_fdre_C_D)         0.120     1.642    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_2_reg_277_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2P_IP/U0/p_pn_reg_143_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.536%)  route 0.116ns (38.464%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.640     1.506    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    SLICE_X110Y38        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_2_reg_277_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y38        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_2_reg_277_reg[10]/Q
                         net (fo=1, routed)           0.116     1.764    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_2_reg_277[10]
    SLICE_X107Y38        LUT4 (Prop_lut4_I3_O)        0.045     1.809 r  firConvolutionLoopUnrollingFactor2P_IP/U0/p_pn_reg_143[10]_i_1/O
                         net (fo=1, routed)           0.000     1.809    firConvolutionLoopUnrollingFactor2P_IP/U0/p_pn_reg_143[10]_i_1_n_0
    SLICE_X107Y38        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/p_pn_reg_143_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.910     2.025    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    SLICE_X107Y38        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/p_pn_reg_143_reg[10]/C
                         clock pessimism             -0.482     1.543    
    SLICE_X107Y38        FDRE (Hold_fdre_C_D)         0.091     1.634    firConvolutionLoopUnrollingFactor2P_IP/U0/p_pn_reg_143_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_2_reg_277_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2P_IP/U0/p_pn_reg_143_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.264%)  route 0.099ns (34.736%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.640     1.506    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    SLICE_X110Y39        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_2_reg_277_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y39        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_2_reg_277_reg[13]/Q
                         net (fo=1, routed)           0.099     1.746    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_2_reg_277[13]
    SLICE_X113Y39        LUT4 (Prop_lut4_I3_O)        0.045     1.791 r  firConvolutionLoopUnrollingFactor2P_IP/U0/p_pn_reg_143[13]_i_1/O
                         net (fo=1, routed)           0.000     1.791    firConvolutionLoopUnrollingFactor2P_IP/U0/p_pn_reg_143[13]_i_1_n_0
    SLICE_X113Y39        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/p_pn_reg_143_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.911     2.026    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    SLICE_X113Y39        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/p_pn_reg_143_reg[13]/C
                         clock pessimism             -0.504     1.522    
    SLICE_X113Y39        FDRE (Hold_fdre_C_D)         0.091     1.613    firConvolutionLoopUnrollingFactor2P_IP/U0/p_pn_reg_143_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_2_reg_277_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2P_IP/U0/p_pn_reg_143_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.576%)  route 0.111ns (37.424%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.642     1.508    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    SLICE_X110Y43        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_2_reg_277_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDRE (Prop_fdre_C_Q)         0.141     1.649 r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_2_reg_277_reg[29]/Q
                         net (fo=1, routed)           0.111     1.761    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_2_reg_277[29]
    SLICE_X111Y45        LUT4 (Prop_lut4_I3_O)        0.045     1.806 r  firConvolutionLoopUnrollingFactor2P_IP/U0/p_pn_reg_143[29]_i_1/O
                         net (fo=1, routed)           0.000     1.806    firConvolutionLoopUnrollingFactor2P_IP/U0/p_pn_reg_143[29]_i_1_n_0
    SLICE_X111Y45        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/p_pn_reg_143_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.913     2.028    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    SLICE_X111Y45        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/p_pn_reg_143_reg[29]/C
                         clock pessimism             -0.504     1.524    
    SLICE_X111Y45        FDRE (Hold_fdre_C_D)         0.092     1.616    firConvolutionLoopUnrollingFactor2P_IP/U0/p_pn_reg_143_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_reg_304_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2P_IP/U0/accumulator_1_reg_309_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.256ns (76.092%)  route 0.080ns (23.908%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.641     1.507    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    SLICE_X109Y43        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_reg_304_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y43        FDRE (Prop_fdre_C_Q)         0.141     1.648 r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_reg_304_reg[24]/Q
                         net (fo=3, routed)           0.080     1.729    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_reg_304[24]
    SLICE_X108Y43        LUT5 (Prop_lut5_I3_O)        0.045     1.774 r  firConvolutionLoopUnrollingFactor2P_IP/U0/accumulator_1_reg_309[27]_i_5/O
                         net (fo=1, routed)           0.000     1.774    firConvolutionLoopUnrollingFactor2P_IP/U0/accumulator_1_reg_309[27]_i_5_n_0
    SLICE_X108Y43        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.844 r  firConvolutionLoopUnrollingFactor2P_IP/U0/accumulator_1_reg_309_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.844    firConvolutionLoopUnrollingFactor2P_IP/U0/accumulator_1_fu_222_p2[24]
    SLICE_X108Y43        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/accumulator_1_reg_309_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.912     2.027    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    SLICE_X108Y43        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/accumulator_1_reg_309_reg[24]/C
                         clock pessimism             -0.507     1.520    
    SLICE_X108Y43        FDRE (Hold_fdre_C_D)         0.134     1.654    firConvolutionLoopUnrollingFactor2P_IP/U0/accumulator_1_reg_309_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_reg_304_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2P_IP/U0/p_pn_reg_143_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.013%)  route 0.135ns (41.987%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.641     1.507    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    SLICE_X107Y45        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_reg_304_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y45        FDRE (Prop_fdre_C_Q)         0.141     1.648 r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_reg_304_reg[30]/Q
                         net (fo=3, routed)           0.135     1.783    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_reg_304[30]
    SLICE_X111Y45        LUT4 (Prop_lut4_I0_O)        0.045     1.828 r  firConvolutionLoopUnrollingFactor2P_IP/U0/p_pn_reg_143[30]_i_1/O
                         net (fo=1, routed)           0.000     1.828    firConvolutionLoopUnrollingFactor2P_IP/U0/p_pn_reg_143[30]_i_1_n_0
    SLICE_X111Y45        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/p_pn_reg_143_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.913     2.028    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    SLICE_X111Y45        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/p_pn_reg_143_reg[30]/C
                         clock pessimism             -0.482     1.546    
    SLICE_X111Y45        FDRE (Hold_fdre_C_D)         0.092     1.638    firConvolutionLoopUnrollingFactor2P_IP/U0/p_pn_reg_143_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_3_1_reg_318_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2P_IP/U0/i_reg_131_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.507%)  route 0.162ns (53.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.642     1.508    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    SLICE_X110Y44        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_3_1_reg_318_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y44        FDRE (Prop_fdre_C_Q)         0.141     1.649 r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_3_1_reg_318_reg[2]/Q
                         net (fo=1, routed)           0.162     1.812    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_3_1_reg_318[2]
    SLICE_X107Y44        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/i_reg_131_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.912     2.027    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    SLICE_X107Y44        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/i_reg_131_reg[2]/C
                         clock pessimism             -0.482     1.545    
    SLICE_X107Y44        FDRE (Hold_fdre_C_D)         0.070     1.615    firConvolutionLoopUnrollingFactor2P_IP/U0/i_reg_131_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_3_1_reg_318_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2P_IP/U0/i_reg_131_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.811%)  route 0.119ns (48.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.642     1.508    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    SLICE_X110Y46        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_3_1_reg_318_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y46        FDRE (Prop_fdre_C_Q)         0.128     1.636 r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_3_1_reg_318_reg[4]/Q
                         net (fo=1, routed)           0.119     1.756    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_3_1_reg_318[4]
    SLICE_X109Y46        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/i_reg_131_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.912     2.027    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    SLICE_X109Y46        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/i_reg_131_reg[4]/C
                         clock pessimism             -0.482     1.545    
    SLICE_X109Y46        FDRE (Hold_fdre_C_D)         0.012     1.557    firConvolutionLoopUnrollingFactor2P_IP/U0/i_reg_131_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_reg_304_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2P_IP/U0/p_pn_reg_143_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.478%)  route 0.122ns (39.522%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.640     1.506    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    SLICE_X107Y42        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_reg_304_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y42        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_reg_304_reg[17]/Q
                         net (fo=3, routed)           0.122     1.769    firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_reg_304[17]
    SLICE_X107Y40        LUT4 (Prop_lut4_I0_O)        0.045     1.814 r  firConvolutionLoopUnrollingFactor2P_IP/U0/p_pn_reg_143[17]_i_1/O
                         net (fo=1, routed)           0.000     1.814    firConvolutionLoopUnrollingFactor2P_IP/U0/p_pn_reg_143[17]_i_1_n_0
    SLICE_X107Y40        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/p_pn_reg_143_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.911     2.026    firConvolutionLoopUnrollingFactor2P_IP/U0/ap_clk
    SLICE_X107Y40        FDRE                                         r  firConvolutionLoopUnrollingFactor2P_IP/U0/p_pn_reg_143_reg[17]/C
                         clock pessimism             -0.504     1.522    
    SLICE_X107Y40        FDRE (Hold_fdre_C_D)         0.092     1.614    firConvolutionLoopUnrollingFactor2P_IP/U0/p_pn_reg_143_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         myclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ap_clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X4Y17     firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X4Y16     firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_fu_262_p2/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X109Y38   firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_reg_338_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X104Y40   firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_reg_338_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X104Y40   firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_reg_338_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X104Y40   firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_reg_338_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X105Y40   firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_reg_338_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X105Y40   firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_reg_338_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X109Y42   firConvolutionLoopUnrollingFactor2P_IP/U0/tmp_6_1_reg_338_reg[15]/C
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X104Y44   firConvolutionLoopUnrollingFactor2P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X104Y44   firConvolutionLoopUnrollingFactor2P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_14_14/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X104Y44   firConvolutionLoopUnrollingFactor2P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_15_15/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X104Y44   firConvolutionLoopUnrollingFactor2P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_16_16/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X104Y43   firConvolutionLoopUnrollingFactor2P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_28_28/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X104Y43   firConvolutionLoopUnrollingFactor2P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_29_29/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X104Y43   firConvolutionLoopUnrollingFactor2P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X104Y43   firConvolutionLoopUnrollingFactor2P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_30_30/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X100Y43   firConvolutionLoopUnrollingFactor2P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X100Y43   firConvolutionLoopUnrollingFactor2P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X100Y43   firConvolutionLoopUnrollingFactor2P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X100Y43   firConvolutionLoopUnrollingFactor2P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X100Y43   firConvolutionLoopUnrollingFactor2P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X100Y43   firConvolutionLoopUnrollingFactor2P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X104Y44   firConvolutionLoopUnrollingFactor2P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X104Y44   firConvolutionLoopUnrollingFactor2P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_14_14/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X104Y44   firConvolutionLoopUnrollingFactor2P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_15_15/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X104Y44   firConvolutionLoopUnrollingFactor2P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_16_16/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X100Y41   firConvolutionLoopUnrollingFactor2P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_17_17/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X100Y41   firConvolutionLoopUnrollingFactor2P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_18_18/SP/CLK



