-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fmm_reduce_kernel_greedy_potential_reduce_with_debug is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    k1 : IN STD_LOGIC_VECTOR (31 downto 0);
    k2 : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem2_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem2_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem2_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem2_0_WREADY : IN STD_LOGIC;
    m_axi_gmem2_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem2_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem2_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem2_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem2_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_RVALID : IN STD_LOGIC;
    m_axi_gmem2_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem2_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_0_RLAST : IN STD_LOGIC;
    m_axi_gmem2_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem2_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_BVALID : IN STD_LOGIC;
    m_axi_gmem2_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem2_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    debug_dram : IN STD_LOGIC_VECTOR (63 downto 0);
    debug_capacity : IN STD_LOGIC_VECTOR (31 downto 0);
    M_e_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    M_e_ce0 : OUT STD_LOGIC;
    M_e_we0 : OUT STD_LOGIC;
    M_e_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    M_e_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    M_e_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
    M_e_ce1 : OUT STD_LOGIC;
    M_e_we1 : OUT STD_LOGIC;
    M_e_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    M_e_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    M_cols : IN STD_LOGIC_VECTOR (31 downto 0);
    M_rows : IN STD_LOGIC_VECTOR (31 downto 0);
    M_t_i : IN STD_LOGIC_VECTOR (31 downto 0);
    M_t_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    M_t_o_ap_vld : OUT STD_LOGIC;
    M_t_capacity : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of fmm_reduce_kernel_greedy_potential_reduce_with_debug is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (81 downto 0) := "0000000000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (81 downto 0) := "0000000001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (81 downto 0) := "0000000010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (81 downto 0) := "0000000100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (81 downto 0) := "0000001000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (81 downto 0) := "0000010000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state78 : STD_LOGIC_VECTOR (81 downto 0) := "0000100000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state79 : STD_LOGIC_VECTOR (81 downto 0) := "0001000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state80 : STD_LOGIC_VECTOR (81 downto 0) := "0010000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state81 : STD_LOGIC_VECTOR (81 downto 0) := "0100000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state82 : STD_LOGIC_VECTOR (81 downto 0) := "1000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001001";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_51 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010001";
    constant ap_const_lv64_19999999A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000110011001100110011001100110011010";
    constant ap_const_lv29_0 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000000";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv64_C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001100";
    constant ap_const_lv64_10 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv33_1FFFFFFFF : STD_LOGIC_VECTOR (32 downto 0) := "111111111111111111111111111111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (81 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal gmem2_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln249_reg_3092 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem2_blk_n_W : STD_LOGIC;
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal gmem2_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state71 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state71 : signal is "none";
    signal ap_CS_fsm_state72 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state72 : signal is "none";
    signal ap_CS_fsm_state77 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state77 : signal is "none";
    signal ap_CS_fsm_state73 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state73 : signal is "none";
    signal ap_CS_fsm_state78 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state78 : signal is "none";
    signal ap_CS_fsm_state74 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state74 : signal is "none";
    signal ap_CS_fsm_state79 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state79 : signal is "none";
    signal ap_CS_fsm_state75 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state75 : signal is "none";
    signal ap_CS_fsm_state80 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state80 : signal is "none";
    signal ap_CS_fsm_state76 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state76 : signal is "none";
    signal ap_CS_fsm_state81 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state81 : signal is "none";
    signal icmp_ln263_reg_3262 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln266_reg_3674 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1064_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal reg_1093 : STD_LOGIC_VECTOR (61 downto 0);
    signal grp_fu_1081_p2 : STD_LOGIC_VECTOR (94 downto 0);
    signal reg_1099 : STD_LOGIC_VECTOR (94 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal icmp_ln245_fu_1105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln245_reg_3081 : STD_LOGIC_VECTOR (0 downto 0);
    signal rec_capacity_fu_1125_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal rec_capacity_reg_3086 : STD_LOGIC_VECTOR (28 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln249_fu_1132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal zext_ln245_fu_1137_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln245_reg_3119 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln249_fu_1144_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln249_reg_3127 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln249_1_fu_1152_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln249_1_reg_3135 : STD_LOGIC_VECTOR (8 downto 0);
    signal gmem2_addr_1_reg_3148 : STD_LOGIC_VECTOR (63 downto 0);
    signal total_rows_fu_1213_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal total_rows_reg_3155 : STD_LOGIC_VECTOR (31 downto 0);
    signal smax_fu_1229_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal smax_reg_3160 : STD_LOGIC_VECTOR (30 downto 0);
    signal smax1_fu_1243_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal smax1_reg_3165 : STD_LOGIC_VECTOR (30 downto 0);
    signal gmem2_addr_2_reg_3170 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem2_addr_3_reg_3177 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem2_addr_4_reg_3184 : STD_LOGIC_VECTOR (63 downto 0);
    signal cmp2_i140_i_i_fu_1342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp2_i140_i_i_reg_3205 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln260_fu_1363_p1 : STD_LOGIC_VECTOR (94 downto 0);
    signal zext_ln260_reg_3212 : STD_LOGIC_VECTOR (94 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal R_fu_1377_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal R_reg_3222 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln224_fu_1382_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln224_reg_3227 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln225_1_fu_1386_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln225_1_reg_3232 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal add_ln225_fu_1395_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln225_reg_3241 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln225_fu_1401_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln118_2_fu_1435_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln118_2_reg_3251 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln263_fu_1449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln130_fu_1455_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln130_reg_3266 : STD_LOGIC_VECTOR (8 downto 0);
    signal new_col_3_fu_1464_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal new_col_3_reg_3274 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln133_2_fu_1499_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln133_2_reg_3279 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln133_3_fu_1503_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln133_3_reg_3284 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln225_1_fu_1518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_1_reg_3289 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal trunc_ln225_fu_1523_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln225_reg_3293 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal add_ln224_fu_1528_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln229_fu_1550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln229_reg_3308 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal grp_fu_1075_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal score_reg_3315 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal icmp_ln130_1_fu_1580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln130_1_reg_3321 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal new_col_fu_1585_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal new_col_reg_3325 : STD_LOGIC_VECTOR (31 downto 0);
    signal new_row_1_fu_1590_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal new_row_1_reg_3330 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln120_fu_1633_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln120_reg_3336 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln136_1_fu_1668_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln136_1_reg_3341 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal R_1_fu_1688_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal R_1_reg_3346 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal sext_ln192_fu_1693_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln192_2_fu_1697_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln192_2_reg_3356 : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal add_ln193_fu_1712_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln193_reg_3365 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln193_fu_1718_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln193_reg_3370 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln118_5_fu_1752_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln118_5_reg_3375 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln192_fu_1756_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln192_reg_3380 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln153_fu_1762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln153_reg_3385 : STD_LOGIC_VECTOR (0 downto 0);
    signal t_old_fu_1768_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal t_old_reg_3389 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln192_fu_1777_p1 : STD_LOGIC_VECTOR (94 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal rowt_fu_1785_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal rowt_reg_3405 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal colt_fu_1790_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal colt_reg_3411 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln158_fu_1794_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln158_reg_3416 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln177_2_fu_1829_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln177_2_reg_3424 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_fu_1836_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_reg_3432 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal icmp_ln164_fu_1841_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln164_reg_3437 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln157_fu_1855_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln157_reg_3441 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal and_ln172_fu_1877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln172_reg_3446 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_49_fu_1895_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_49_reg_3450 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln173_2_fu_1929_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln173_2_reg_3454 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln174_2_fu_1973_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln174_2_reg_3459 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln215_reg_3465 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal score_1_fu_1991_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal icmp_ln233_fu_2049_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln233_reg_3475 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal icmp_ln209_1_fu_2069_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln209_1_reg_3479 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal score_2_reg_3483 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln130_2_fu_2079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln130_2_reg_3489 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal new_col_2_fu_2084_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal new_col_2_reg_3493 : STD_LOGIC_VECTOR (31 downto 0);
    signal new_row_2_fu_2089_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal new_row_2_reg_3498 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln120_5_fu_2132_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln120_5_reg_3504 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln136_2_fu_2167_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln136_2_reg_3509 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal R_2_fu_2187_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal R_2_reg_3514 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal sext_ln192_2_fu_2192_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln192_3_fu_2196_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln192_3_reg_3524 : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal add_ln193_2_fu_2211_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln193_2_reg_3533 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln193_1_fu_2217_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln193_1_reg_3538 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln118_8_fu_2251_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln118_8_reg_3543 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln192_1_fu_2255_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln192_1_reg_3548 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln153_1_fu_2261_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln153_1_reg_3553 : STD_LOGIC_VECTOR (0 downto 0);
    signal t_old_1_fu_2267_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal t_old_1_reg_3557 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln192_1_fu_2276_p1 : STD_LOGIC_VECTOR (94 downto 0);
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal rowt_1_fu_2284_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal rowt_1_reg_3573 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state57 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state57 : signal is "none";
    signal colt_1_fu_2289_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal colt_1_reg_3578 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln158_1_fu_2293_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln158_1_reg_3583 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln177_5_fu_2328_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln177_5_reg_3591 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_4_fu_2332_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_4_reg_3596 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln164_1_fu_2341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln164_1_reg_3605 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state59 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state59 : signal is "none";
    signal trunc_ln157_1_fu_2354_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln157_1_reg_3609 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state62 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state62 : signal is "none";
    signal and_ln172_1_fu_2376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln172_1_reg_3614 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_53_fu_2394_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_53_reg_3618 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln173_5_fu_2428_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln173_5_reg_3622 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln174_5_fu_2472_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln174_5_reg_3627 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln215_1_reg_3633 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state65 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state65 : signal is "none";
    signal add_ln225_1_fu_2540_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state66 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state66 : signal is "none";
    signal new_row_fu_2546_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal new_row_reg_3643 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state67 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state67 : signal is "none";
    signal icmp_ln134_fu_2550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln134_reg_3649 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln134_2_fu_2595_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln134_2_reg_3654 : STD_LOGIC_VECTOR (16 downto 0);
    signal cmp34_i_i_fu_2609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp34_i_i_reg_3659 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state68 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state68 : signal is "none";
    signal add_ln136_fu_2634_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln136_reg_3664 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln148_fu_2641_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state69 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state69 : signal is "none";
    signal icmp_ln266_fu_2656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state70 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state70 : signal is "none";
    signal base_fu_2667_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal base_reg_3678 : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem2_addr_5_reg_3686 : STD_LOGIC_VECTOR (63 downto 0);
    signal total_rows_1_fu_2719_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal total_rows_1_reg_3693 : STD_LOGIC_VECTOR (31 downto 0);
    signal smax21_fu_2734_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal smax21_reg_3698 : STD_LOGIC_VECTOR (30 downto 0);
    signal smax22_fu_2748_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal smax22_reg_3703 : STD_LOGIC_VECTOR (30 downto 0);
    signal gmem2_addr_6_reg_3708 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem2_addr_7_reg_3715 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem2_addr_8_reg_3722 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem2_addr_9_reg_3729 : STD_LOGIC_VECTOR (63 downto 0);
    signal iter_load_1_reg_3736 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_start : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_done : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_idle : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_ready : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_M_e_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_M_e_ce0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_s_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_s_1_out_ap_vld : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_ap_start : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_ap_done : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_ap_idle : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_ap_ready : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_M_e_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_M_e_ce0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_M_e_address1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_M_e_ce1 : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_n_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_n_out_ap_vld : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_p_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_p_out_ap_vld : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_ap_start : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_ap_done : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_ap_idle : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_ap_ready : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_M_e_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_M_e_ce0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_M_e_address1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_M_e_ce1 : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_p_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_p_2_out_ap_vld : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_ap_start : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_ap_done : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_ap_idle : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_ap_ready : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_ce0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_we0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_address1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_ce1 : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_we1 : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_ap_start : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_ap_done : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_ap_idle : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_ap_ready : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_M_e_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_M_e_ce0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_M_e_address1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_M_e_ce1 : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_s_9_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_s_9_out_ap_vld : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_ap_start : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_ap_done : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_ap_idle : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_ap_ready : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_M_e_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_M_e_ce0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_row1_ce_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_row1_ce_out_ap_vld : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_ap_start : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_ap_done : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_ap_idle : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_ap_ready : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_M_e_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_M_e_ce0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_move_type_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_move_type_1_out_ap_vld : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_row2_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_row2_1_out_ap_vld : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_ap_start : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_ap_done : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_ap_idle : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_ap_ready : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_ce0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_we0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_address1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_ce1 : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_we1 : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_ap_start : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_ap_done : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_ap_idle : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_ap_ready : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_M_e_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_M_e_ce0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_M_e_address1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_M_e_ce1 : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_n_6_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_n_6_out_ap_vld : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_ap_start : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_ap_done : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_ap_idle : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_ap_ready : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_ce0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_we0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_address1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_ce1 : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_ap_start : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_ap_done : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_ap_idle : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_ap_ready : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_M_e_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_M_e_ce0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_M_e_address1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_M_e_ce1 : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_s_16_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_s_16_out_ap_vld : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_ap_start : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_ap_done : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_ap_idle : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_ap_ready : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_M_e_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_M_e_ce0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_row1_3_ce_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_row1_3_ce_out_ap_vld : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_ap_start : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_ap_done : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_ap_idle : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_ap_ready : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_M_e_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_M_e_ce0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_move_type_4_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_move_type_4_out_ap_vld : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_row2_4_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_row2_4_out_ap_vld : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_ap_start : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_ap_done : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_ap_idle : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_ap_ready : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_ce0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_we0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_address1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_ce1 : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_we1 : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_start : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_done : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_idle : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_ready : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_ce0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_we0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_address1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_ce1 : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_start : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_done : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_idle : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_ready : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_M_e_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_M_e_ce0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_s_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_s_3_out_ap_vld : STD_LOGIC;
    signal ap_phi_mux_rec_idx_phi_fu_372_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal rec_idx_reg_368 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state14 : BOOLEAN;
    signal ap_block_state4_io : BOOLEAN;
    signal M_t_load_2_i_reg_380 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_reg_390 : STD_LOGIC_VECTOR (30 downto 0);
    signal indvars_iv357_i_reg_401 : STD_LOGIC_VECTOR (31 downto 0);
    signal best_score_reg_413 : STD_LOGIC_VECTOR (31 downto 0);
    signal sign_reg_425 : STD_LOGIC_VECTOR (31 downto 0);
    signal r2_reg_438 : STD_LOGIC_VECTOR (31 downto 0);
    signal r1_reg_451 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_reg_464 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln225_fu_1390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal M_t_load_4_i_reg_474 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_M_t_load_4_i4_phi_fu_827_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal best_score_1_reg_486 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_best_score_5_phi_fu_876_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal sign_1_reg_498 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_sign_5_phi_fu_864_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal r2_1_reg_510 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_r2_5_phi_fu_852_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal r1_1_reg_522 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_r1_5_phi_fu_840_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln148_1_fu_1675_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_empty_46_phi_fu_537_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_46_reg_534 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state25_on_subcall_done : BOOLEAN;
    signal tripcount_iv_in_reg_545 : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal i_1_reg_554 : STD_LOGIC_VECTOR (30 downto 0);
    signal indvars_iv309_i_reg_565 : STD_LOGIC_VECTOR (31 downto 0);
    signal s_4_reg_576 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_move_type_2_phi_fu_592_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal move_type_2_reg_588 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_row2_2_phi_fu_603_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal row2_2_reg_599 : STD_LOGIC_VECTOR (31 downto 0);
    signal M_t_load_4_i8_reg_610 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln193_fu_1707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op385_call_state41 : BOOLEAN;
    signal ap_block_state41_on_subcall_done : BOOLEAN;
    signal M_t_load_4_i7_reg_624 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln209_fu_1570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal s_10_reg_638 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_M_t_load_6_i_phi_fu_654_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal M_t_load_6_i_reg_651 : STD_LOGIC_VECTOR (31 downto 0);
    signal r1_2_fu_2001_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_r1_3_phi_fu_666_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal r1_3_reg_663 : STD_LOGIC_VECTOR (31 downto 0);
    signal r2_2_fu_2013_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_r2_3_phi_fu_677_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal r2_3_reg_674 : STD_LOGIC_VECTOR (31 downto 0);
    signal sign_2_fu_2022_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_sign_3_phi_fu_688_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal sign_3_reg_685 : STD_LOGIC_VECTOR (31 downto 0);
    signal best_score_2_fu_2031_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_best_score_3_phi_fu_699_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal best_score_3_reg_696 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln148_2_fu_2174_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_empty_50_phi_fu_710_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_50_reg_707 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state49_on_subcall_done : BOOLEAN;
    signal tripcount_iv11_in_reg_718 : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal i_2_reg_727 : STD_LOGIC_VECTOR (30 downto 0);
    signal indvars_iv339_i_reg_738 : STD_LOGIC_VECTOR (31 downto 0);
    signal s_11_reg_749 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_move_type_phi_fu_765_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal move_type_reg_761 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_row2_phi_fu_776_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal row2_reg_772 : STD_LOGIC_VECTOR (31 downto 0);
    signal M_t_load_4_i10_reg_783 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln193_1_fu_2206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op533_call_state65 : BOOLEAN;
    signal ap_block_state65_on_subcall_done : BOOLEAN;
    signal ap_phi_mux_M_t_load_4_i5_phi_fu_799_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal M_t_load_4_i5_reg_796 : STD_LOGIC_VECTOR (31 downto 0);
    signal score_3_fu_2490_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_s_phi_fu_814_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal s_reg_810 : STD_LOGIC_VECTOR (31 downto 0);
    signal M_t_load_4_i4_reg_823 : STD_LOGIC_VECTOR (31 downto 0);
    signal r1_4_fu_2501_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal r1_5_reg_836 : STD_LOGIC_VECTOR (31 downto 0);
    signal r2_4_fu_2513_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal r2_5_reg_848 : STD_LOGIC_VECTOR (31 downto 0);
    signal sign_4_fu_2522_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sign_5_reg_860 : STD_LOGIC_VECTOR (31 downto 0);
    signal best_score_4_fu_2531_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal best_score_5_reg_872 : STD_LOGIC_VECTOR (31 downto 0);
    signal M_t_load_3_reg_884 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln130_fu_1459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state5_io : BOOLEAN;
    signal s_1_loc_fu_216 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_ap_start_reg : STD_LOGIC := '0';
    signal M_e_we0_out : STD_LOGIC;
    signal M_e_we1_out : STD_LOGIC;
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (81 downto 0);
    signal ap_NS_fsm_state30 : STD_LOGIC;
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal s_9_loc_fu_200 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal move_type_1_loc_fu_192 : STD_LOGIC_VECTOR (31 downto 0);
    signal row2_1_loc_fu_188 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_ap_start_reg : STD_LOGIC := '0';
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm_state54 : STD_LOGIC;
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal s_16_loc_fu_180 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state58 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state58 : signal is "none";
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state60 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state60 : signal is "none";
    signal ap_CS_fsm_state61 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state61 : signal is "none";
    signal move_type_4_loc_fu_172 : STD_LOGIC_VECTOR (31 downto 0);
    signal row2_4_loc_fu_168 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state64 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state64 : signal is "none";
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_start_reg : STD_LOGIC := '0';
    signal grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_start_reg : STD_LOGIC := '0';
    signal s_3_loc_fu_164 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln133_fu_1513_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln133_1_fu_1604_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln134_1_fu_1645_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln173_fu_1938_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln174_fu_1986_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal zext_ln133_2_fu_2103_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln134_2_fu_2144_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln173_1_fu_2437_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln174_1_fu_2485_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state63 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state63 : signal is "none";
    signal zext_ln134_fu_2604_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln251_fu_1166_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln252_fu_1193_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln253_fu_1266_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln254_fu_1299_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln255_fu_1324_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln268_1_fu_2700_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln269_1_fu_2799_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln270_1_fu_2841_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln271_1_fu_2883_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln272_1_fu_2933_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state6_io : BOOLEAN;
    signal ap_block_state7_io : BOOLEAN;
    signal ap_block_state8_io : BOOLEAN;
    signal ap_block_state72_io : BOOLEAN;
    signal ap_block_state73_io : BOOLEAN;
    signal ap_block_state74_io : BOOLEAN;
    signal ap_block_state75_io : BOOLEAN;
    signal ap_predicate_op669_writeresp_state81 : BOOLEAN;
    signal ap_block_state81 : BOOLEAN;
    signal iter_fu_220 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal add_ln260_fu_2982_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state82 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state82 : signal is "none";
    signal rec_idx_1_fu_224 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal rec_idx_2_fu_2756_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln246_fu_1338_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal M_e_we0_local : STD_LOGIC;
    signal M_e_d0_local : STD_LOGIC_VECTOR (31 downto 0);
    signal M_e_ce0_local : STD_LOGIC;
    signal M_e_address0_local : STD_LOGIC_VECTOR (16 downto 0);
    signal M_e_we1_local : STD_LOGIC;
    signal M_e_d1_local : STD_LOGIC_VECTOR (31 downto 0);
    signal M_e_ce1_local : STD_LOGIC;
    signal M_e_address1_local : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln134_fu_2556_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1064_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln251_fu_1276_p1 : STD_LOGIC_VECTOR (61 downto 0);
    signal zext_ln267_fu_2893_p1 : STD_LOGIC_VECTOR (61 downto 0);
    signal grp_fu_1064_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln251_1_fu_1280_p1 : STD_LOGIC_VECTOR (61 downto 0);
    signal zext_ln267_1_fu_2897_p1 : STD_LOGIC_VECTOR (61 downto 0);
    signal mul_fu_1070_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_fu_1070_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_1075_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1075_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1081_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1081_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_fu_1070_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln_fu_1115_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal trunc_ln4_fu_1156_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln252_fu_1177_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln5_fu_1183_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal total_cols_fu_1203_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_43_fu_1223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln102_fu_1209_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_44_fu_1237_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_fu_1219_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln253_fu_1251_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln6_fu_1256_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln254_fu_1284_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln7_fu_1289_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln255_fu_1309_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln8_fu_1314_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal cmp2_i140_i_i_fu_1342_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_45_fu_1351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal smax3_fu_1356_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln118_fu_1405_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln118_1_fu_1417_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal p_shl_fu_1409_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal p_shl7_fu_1421_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln118_fu_1429_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal tmp_fu_1439_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln133_fu_1469_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln133_1_fu_1481_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal p_shl8_fu_1473_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal p_shl9_fu_1485_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln133_3_fu_1493_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln133_fu_1507_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_4_fu_1540_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_7_fu_1560_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_1560_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln130_1_fu_1576_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln133_4_fu_1595_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln133_1_fu_1599_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln120_fu_1609_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln120_3_fu_1621_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl12_fu_1613_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_shl13_fu_1625_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln134_1_fu_1639_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_9_fu_1657_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_8_fu_1650_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln136_1_fu_1664_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln193_fu_1703_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln118_3_fu_1722_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln118_4_fu_1734_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal p_shl14_fu_1726_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal p_shl15_fu_1738_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln118_1_fu_1746_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal sext_ln192_1_fu_1774_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln177_fu_1799_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln177_1_fu_1811_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal p_shl16_fu_1803_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal p_shl17_fu_1815_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln177_fu_1823_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal tmp_10_fu_1859_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln172_fu_1872_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln172_fu_1866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_48_fu_1889_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_47_fu_1883_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln173_fu_1901_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln173_1_fu_1912_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal p_shl18_fu_1904_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal p_shl19_fu_1915_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln173_2_fu_1923_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln173_fu_1933_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln174_fu_1943_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln174_1_fu_1955_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal p_shl20_fu_1947_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal p_shl21_fu_1959_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln174_2_fu_1967_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln174_fu_1982_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln231_fu_1995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln231_fu_2009_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_2040_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_12_fu_2059_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_fu_2059_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln130_2_fu_2075_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln133_5_fu_2094_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln133_2_fu_2098_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln120_4_fu_2108_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln120_5_fu_2120_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl22_fu_2112_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_shl23_fu_2124_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln134_2_fu_2138_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_14_fu_2156_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_13_fu_2149_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln136_2_fu_2163_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln193_1_fu_2202_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln118_6_fu_2221_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln118_7_fu_2233_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal p_shl24_fu_2225_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal p_shl25_fu_2237_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln118_2_fu_2245_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal sext_ln192_3_fu_2273_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln177_3_fu_2298_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln177_4_fu_2310_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal p_shl26_fu_2302_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal p_shl27_fu_2314_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln177_1_fu_2322_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal tmp_15_fu_2358_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln172_1_fu_2371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln172_1_fu_2365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_52_fu_2388_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_51_fu_2382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln173_3_fu_2400_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln173_4_fu_2411_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal p_shl28_fu_2403_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal p_shl29_fu_2414_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln173_3_fu_2422_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln173_1_fu_2432_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln174_3_fu_2442_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln174_4_fu_2454_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal p_shl30_fu_2446_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal p_shl31_fu_2458_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln174_3_fu_2466_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln174_1_fu_2481_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln235_fu_2495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln235_fu_2509_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln134_fu_2565_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln134_1_fu_2577_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal p_shl10_fu_2569_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal p_shl11_fu_2581_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln134_3_fu_2589_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln134_fu_2599_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_fu_2623_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_5_fu_2616_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln136_fu_2630_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln267_fu_2661_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln_fu_2673_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln268_fu_2681_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln268_fu_2685_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln1_fu_2690_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal total_cols_1_fu_2710_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_55_fu_2728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln102_1_fu_2715_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_56_fu_2742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_54_fu_2724_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln269_fu_2767_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln1_fu_2772_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln269_fu_2780_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln269_1_fu_2784_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln2_fu_2789_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln270_fu_2809_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln2_fu_2814_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln270_fu_2822_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln270_1_fu_2826_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln3_fu_2831_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln271_fu_2851_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln3_fu_2856_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln271_fu_2864_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln271_1_fu_2868_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln9_fu_2873_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln272_fu_2901_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln4_fu_2906_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln272_fu_2914_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln272_1_fu_2918_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln10_fu_2923_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln275_fu_2947_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln275_fu_2952_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln275_1_fu_2958_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln275_2_fu_2964_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln275_1_fu_2970_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln275_fu_2976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_ST_fsm_state71_blk : STD_LOGIC;
    signal ap_ST_fsm_state72_blk : STD_LOGIC;
    signal ap_ST_fsm_state73_blk : STD_LOGIC;
    signal ap_ST_fsm_state74_blk : STD_LOGIC;
    signal ap_ST_fsm_state75_blk : STD_LOGIC;
    signal ap_ST_fsm_state76_blk : STD_LOGIC;
    signal ap_ST_fsm_state77_blk : STD_LOGIC;
    signal ap_ST_fsm_state78_blk : STD_LOGIC;
    signal ap_ST_fsm_state79_blk : STD_LOGIC;
    signal ap_ST_fsm_state80_blk : STD_LOGIC;
    signal ap_ST_fsm_state81_blk : STD_LOGIC;
    signal ap_ST_fsm_state82_blk : STD_LOGIC;
    signal mul_fu_1070_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        total_rows : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_ln251 : IN STD_LOGIC_VECTOR (61 downto 0);
        M_e_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        M_e_ce0 : OUT STD_LOGIC;
        M_e_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        s_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        s_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        cols_non_t : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_ln118 : IN STD_LOGIC_VECTOR (16 downto 0);
        M_e_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        M_e_ce0 : OUT STD_LOGIC;
        M_e_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
        M_e_ce1 : OUT STD_LOGIC;
        M_e_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        j_1 : IN STD_LOGIC_VECTOR (16 downto 0);
        n_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        n_out_ap_vld : OUT STD_LOGIC;
        p_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out_ap_vld : OUT STD_LOGIC );
    end component;


    component fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        cols_non_t : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_ln118 : IN STD_LOGIC_VECTOR (16 downto 0);
        M_e_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        M_e_ce0 : OUT STD_LOGIC;
        M_e_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
        M_e_ce1 : OUT STD_LOGIC;
        M_e_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        j_1 : IN STD_LOGIC_VECTOR (16 downto 0);
        p_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_2_out_ap_vld : OUT STD_LOGIC );
    end component;


    component fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        new_col : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_ln118 : IN STD_LOGIC_VECTOR (16 downto 0);
        M_e_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        M_e_ce0 : OUT STD_LOGIC;
        M_e_we0 : OUT STD_LOGIC;
        M_e_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_e_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
        M_e_ce1 : OUT STD_LOGIC;
        M_e_we1 : OUT STD_LOGIC;
        M_e_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_e_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_ln120277 : IN STD_LOGIC_VECTOR (16 downto 0);
        mul_ln145_1 : IN STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln193 : IN STD_LOGIC_VECTOR (30 downto 0);
        s_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        cols_non_t : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_ln192 : IN STD_LOGIC_VECTOR (94 downto 0);
        mul_ln118_1 : IN STD_LOGIC_VECTOR (16 downto 0);
        M_e_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        M_e_ce0 : OUT STD_LOGIC;
        M_e_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
        M_e_ce1 : OUT STD_LOGIC;
        M_e_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        s_9_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        s_9_out_ap_vld : OUT STD_LOGIC );
    end component;


    component fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        rowt : IN STD_LOGIC_VECTOR (31 downto 0);
        idxprom4_i12_i332_i_i : IN STD_LOGIC_VECTOR (16 downto 0);
        M_e_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        M_e_ce0 : OUT STD_LOGIC;
        M_e_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        row1_ce_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        row1_ce_out_ap_vld : OUT STD_LOGIC );
    end component;


    component fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln164 : IN STD_LOGIC_VECTOR (31 downto 0);
        idxprom4_i12_i332_i_i : IN STD_LOGIC_VECTOR (16 downto 0);
        M_e_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        M_e_ce0 : OUT STD_LOGIC;
        M_e_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln164 : IN STD_LOGIC_VECTOR (31 downto 0);
        move_type_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        move_type_1_out_ap_vld : OUT STD_LOGIC;
        row2_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        row2_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        move_type_2 : IN STD_LOGIC_VECTOR (1 downto 0);
        colt : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_ln177 : IN STD_LOGIC_VECTOR (16 downto 0);
        M_e_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        M_e_ce0 : OUT STD_LOGIC;
        M_e_we0 : OUT STD_LOGIC;
        M_e_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_e_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
        M_e_ce1 : OUT STD_LOGIC;
        M_e_we1 : OUT STD_LOGIC;
        M_e_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_e_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_ln173 : IN STD_LOGIC_VECTOR (16 downto 0);
        mul_ln174 : IN STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        cols_non_t : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_ln118 : IN STD_LOGIC_VECTOR (16 downto 0);
        M_e_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        M_e_ce0 : OUT STD_LOGIC;
        M_e_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
        M_e_ce1 : OUT STD_LOGIC;
        M_e_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        j_1 : IN STD_LOGIC_VECTOR (16 downto 0);
        n_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        n_6_out_ap_vld : OUT STD_LOGIC );
    end component;


    component fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        new_col_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_ln118 : IN STD_LOGIC_VECTOR (16 downto 0);
        M_e_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        M_e_ce0 : OUT STD_LOGIC;
        M_e_we0 : OUT STD_LOGIC;
        M_e_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_e_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
        M_e_ce1 : OUT STD_LOGIC;
        M_e_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_ln120274 : IN STD_LOGIC_VECTOR (16 downto 0);
        mul_ln145_2 : IN STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln193_3 : IN STD_LOGIC_VECTOR (30 downto 0);
        s_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        cols_non_t : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_ln192_1 : IN STD_LOGIC_VECTOR (94 downto 0);
        mul_ln118_2 : IN STD_LOGIC_VECTOR (16 downto 0);
        M_e_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        M_e_ce0 : OUT STD_LOGIC;
        M_e_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
        M_e_ce1 : OUT STD_LOGIC;
        M_e_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        s_16_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        s_16_out_ap_vld : OUT STD_LOGIC );
    end component;


    component fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        rowt_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        idxprom4_i12_i_i_i : IN STD_LOGIC_VECTOR (16 downto 0);
        M_e_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        M_e_ce0 : OUT STD_LOGIC;
        M_e_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        row1_3_ce_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        row1_3_ce_out_ap_vld : OUT STD_LOGIC );
    end component;


    component fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln164_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        idxprom4_i12_i_i_i : IN STD_LOGIC_VECTOR (16 downto 0);
        M_e_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        M_e_ce0 : OUT STD_LOGIC;
        M_e_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln164_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        move_type_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        move_type_4_out_ap_vld : OUT STD_LOGIC;
        row2_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        row2_4_out_ap_vld : OUT STD_LOGIC );
    end component;


    component fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        move_type_5 : IN STD_LOGIC_VECTOR (1 downto 0);
        colt_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_ln177_1 : IN STD_LOGIC_VECTOR (16 downto 0);
        M_e_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        M_e_ce0 : OUT STD_LOGIC;
        M_e_we0 : OUT STD_LOGIC;
        M_e_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_e_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
        M_e_ce1 : OUT STD_LOGIC;
        M_e_we1 : OUT STD_LOGIC;
        M_e_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_e_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_ln173_1 : IN STD_LOGIC_VECTOR (16 downto 0);
        mul_ln174_1 : IN STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        new_col_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_ln133 : IN STD_LOGIC_VECTOR (16 downto 0);
        M_e_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        M_e_ce0 : OUT STD_LOGIC;
        M_e_we0 : OUT STD_LOGIC;
        M_e_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_e_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
        M_e_ce1 : OUT STD_LOGIC;
        M_e_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_ln134 : IN STD_LOGIC_VECTOR (16 downto 0);
        mul_ln145 : IN STD_LOGIC_VECTOR (16 downto 0);
        icmp_ln134 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp34_i_i : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        total_rows_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_ln267 : IN STD_LOGIC_VECTOR (61 downto 0);
        M_e_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        M_e_ce0 : OUT STD_LOGIC;
        M_e_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        s_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        s_3_out_ap_vld : OUT STD_LOGIC );
    end component;


    component fmm_reduce_kernel_mul_31ns_31ns_62_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (30 downto 0);
        din1 : IN STD_LOGIC_VECTOR (30 downto 0);
        dout : OUT STD_LOGIC_VECTOR (61 downto 0) );
    end component;


    component fmm_reduce_kernel_mul_32ns_34ns_64_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (33 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fmm_reduce_kernel_mul_32s_32s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fmm_reduce_kernel_mul_64ns_31ns_95_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (30 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (94 downto 0) );
    end component;



begin
    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895 : component fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_start,
        ap_done => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_done,
        ap_idle => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_idle,
        ap_ready => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_ready,
        total_rows => total_rows_reg_3155,
        mul_ln251 => reg_1093,
        M_e_address0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_M_e_address0,
        M_e_ce0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_M_e_ce0,
        M_e_q0 => M_e_q0,
        s_1_out => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_s_1_out,
        s_1_out_ap_vld => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_s_1_out_ap_vld);

    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904 : component fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_ap_start,
        ap_done => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_ap_done,
        ap_idle => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_ap_idle,
        ap_ready => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_ap_ready,
        cols_non_t => M_cols,
        mul_ln118 => trunc_ln118_2_reg_3251,
        M_e_address0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_M_e_address0,
        M_e_ce0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_M_e_ce0,
        M_e_q0 => M_e_q0,
        M_e_address1 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_M_e_address1,
        M_e_ce1 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_M_e_ce1,
        M_e_q1 => M_e_q1,
        j_1 => trunc_ln225_reg_3293,
        n_out => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_n_out,
        n_out_ap_vld => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_n_out_ap_vld,
        p_out => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_p_out,
        p_out_ap_vld => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_p_out_ap_vld);

    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915 : component fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_ap_start,
        ap_done => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_ap_done,
        ap_idle => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_ap_idle,
        ap_ready => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_ap_ready,
        cols_non_t => M_cols,
        mul_ln118 => trunc_ln118_2_reg_3251,
        M_e_address0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_M_e_address0,
        M_e_ce0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_M_e_ce0,
        M_e_q0 => M_e_q0,
        M_e_address1 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_M_e_address1,
        M_e_ce1 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_M_e_ce1,
        M_e_q1 => M_e_q1,
        j_1 => trunc_ln225_reg_3293,
        p_2_out => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_p_2_out,
        p_2_out_ap_vld => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_p_2_out_ap_vld);

    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925 : component fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_ap_start,
        ap_done => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_ap_done,
        ap_idle => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_ap_idle,
        ap_ready => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_ap_ready,
        new_col => new_col_reg_3325,
        mul_ln118 => trunc_ln118_2_reg_3251,
        M_e_address0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_address0,
        M_e_ce0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_ce0,
        M_e_we0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_we0,
        M_e_d0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_d0,
        M_e_q0 => M_e_q0,
        M_e_address1 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_address1,
        M_e_ce1 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_ce1,
        M_e_we1 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_we1,
        M_e_d1 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_d1,
        M_e_q1 => M_e_q1,
        mul_ln120277 => add_ln120_reg_3336,
        mul_ln145_1 => add_ln136_1_reg_3341);

    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935 : component fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_ap_start,
        ap_done => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_ap_done,
        ap_idle => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_ap_idle,
        ap_ready => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_ap_ready,
        zext_ln193 => trunc_ln193_reg_3370,
        s_4 => s_4_reg_576,
        cols_non_t => M_cols,
        mul_ln192 => reg_1099,
        mul_ln118_1 => trunc_ln118_5_reg_3375,
        M_e_address0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_M_e_address0,
        M_e_ce0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_M_e_ce0,
        M_e_q0 => M_e_q0,
        M_e_address1 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_M_e_address1,
        M_e_ce1 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_M_e_ce1,
        M_e_q1 => M_e_q1,
        s_9_out => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_s_9_out,
        s_9_out_ap_vld => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_s_9_out_ap_vld);

    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948 : component fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_ap_start,
        ap_done => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_ap_done,
        ap_idle => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_ap_idle,
        ap_ready => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_ap_ready,
        rowt => rowt_reg_3405,
        idxprom4_i12_i332_i_i => trunc_ln158_reg_3416,
        M_e_address0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_M_e_address0,
        M_e_ce0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_M_e_ce0,
        M_e_q0 => M_e_q0,
        row1_ce_out => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_row1_ce_out,
        row1_ce_out_ap_vld => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_row1_ce_out_ap_vld);

    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957 : component fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_ap_start,
        ap_done => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_ap_done,
        ap_idle => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_ap_idle,
        ap_ready => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_ap_ready,
        zext_ln164 => r_reg_3432,
        idxprom4_i12_i332_i_i => trunc_ln158_reg_3416,
        M_e_address0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_M_e_address0,
        M_e_ce0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_M_e_ce0,
        M_e_q0 => M_e_q0,
        sext_ln164 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_row1_ce_out,
        move_type_1_out => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_move_type_1_out,
        move_type_1_out_ap_vld => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_move_type_1_out_ap_vld,
        row2_1_out => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_row2_1_out,
        row2_1_out_ap_vld => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_row2_1_out_ap_vld);

    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968 : component fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_ap_start,
        ap_done => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_ap_done,
        ap_idle => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_ap_idle,
        ap_ready => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_ap_ready,
        move_type_2 => trunc_ln157_reg_3441,
        colt => colt_reg_3411,
        mul_ln177 => trunc_ln177_2_reg_3424,
        M_e_address0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_address0,
        M_e_ce0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_ce0,
        M_e_we0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_we0,
        M_e_d0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_d0,
        M_e_address1 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_address1,
        M_e_ce1 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_ce1,
        M_e_we1 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_we1,
        M_e_d1 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_d1,
        M_e_q1 => M_e_q1,
        mul_ln173 => trunc_ln173_2_reg_3454,
        mul_ln174 => trunc_ln174_2_reg_3459);

    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979 : component fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_ap_start,
        ap_done => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_ap_done,
        ap_idle => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_ap_idle,
        ap_ready => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_ap_ready,
        cols_non_t => M_cols,
        mul_ln118 => trunc_ln118_2_reg_3251,
        M_e_address0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_M_e_address0,
        M_e_ce0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_M_e_ce0,
        M_e_q0 => M_e_q0,
        M_e_address1 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_M_e_address1,
        M_e_ce1 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_M_e_ce1,
        M_e_q1 => M_e_q1,
        j_1 => trunc_ln225_reg_3293,
        n_6_out => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_n_6_out,
        n_6_out_ap_vld => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_n_6_out_ap_vld);

    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989 : component fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_ap_start,
        ap_done => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_ap_done,
        ap_idle => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_ap_idle,
        ap_ready => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_ap_ready,
        new_col_2 => new_col_2_reg_3493,
        mul_ln118 => trunc_ln118_2_reg_3251,
        M_e_address0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_address0,
        M_e_ce0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_ce0,
        M_e_we0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_we0,
        M_e_d0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_d0,
        M_e_address1 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_address1,
        M_e_ce1 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_ce1,
        M_e_q1 => M_e_q1,
        mul_ln120274 => add_ln120_5_reg_3504,
        mul_ln145_2 => add_ln136_2_reg_3509);

    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999 : component fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_ap_start,
        ap_done => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_ap_done,
        ap_idle => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_ap_idle,
        ap_ready => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_ap_ready,
        zext_ln193_3 => trunc_ln193_1_reg_3538,
        s_11 => s_11_reg_749,
        cols_non_t => M_cols,
        mul_ln192_1 => reg_1099,
        mul_ln118_2 => trunc_ln118_8_reg_3543,
        M_e_address0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_M_e_address0,
        M_e_ce0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_M_e_ce0,
        M_e_q0 => M_e_q0,
        M_e_address1 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_M_e_address1,
        M_e_ce1 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_M_e_ce1,
        M_e_q1 => M_e_q1,
        s_16_out => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_s_16_out,
        s_16_out_ap_vld => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_s_16_out_ap_vld);

    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012 : component fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_ap_start,
        ap_done => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_ap_done,
        ap_idle => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_ap_idle,
        ap_ready => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_ap_ready,
        rowt_1 => rowt_1_reg_3573,
        idxprom4_i12_i_i_i => trunc_ln158_1_reg_3583,
        M_e_address0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_M_e_address0,
        M_e_ce0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_M_e_ce0,
        M_e_q0 => M_e_q0,
        row1_3_ce_out => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_row1_3_ce_out,
        row1_3_ce_out_ap_vld => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_row1_3_ce_out_ap_vld);

    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021 : component fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_ap_start,
        ap_done => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_ap_done,
        ap_idle => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_ap_idle,
        ap_ready => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_ap_ready,
        zext_ln164_1 => r_4_reg_3596,
        idxprom4_i12_i_i_i => trunc_ln158_1_reg_3583,
        M_e_address0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_M_e_address0,
        M_e_ce0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_M_e_ce0,
        M_e_q0 => M_e_q0,
        sext_ln164_1 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_row1_3_ce_out,
        move_type_4_out => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_move_type_4_out,
        move_type_4_out_ap_vld => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_move_type_4_out_ap_vld,
        row2_4_out => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_row2_4_out,
        row2_4_out_ap_vld => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_row2_4_out_ap_vld);

    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032 : component fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_ap_start,
        ap_done => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_ap_done,
        ap_idle => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_ap_idle,
        ap_ready => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_ap_ready,
        move_type_5 => trunc_ln157_1_reg_3609,
        colt_1 => colt_1_reg_3578,
        mul_ln177_1 => trunc_ln177_5_reg_3591,
        M_e_address0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_address0,
        M_e_ce0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_ce0,
        M_e_we0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_we0,
        M_e_d0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_d0,
        M_e_address1 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_address1,
        M_e_ce1 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_ce1,
        M_e_we1 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_we1,
        M_e_d1 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_d1,
        M_e_q1 => M_e_q1,
        mul_ln173_1 => trunc_ln173_5_reg_3622,
        mul_ln174_1 => trunc_ln174_5_reg_3627);

    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043 : component fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_start,
        ap_done => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_done,
        ap_idle => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_idle,
        ap_ready => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_ready,
        new_col_3 => new_col_3_reg_3274,
        mul_ln133 => trunc_ln133_2_reg_3279,
        M_e_address0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_address0,
        M_e_ce0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_ce0,
        M_e_we0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_we0,
        M_e_d0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_d0,
        M_e_address1 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_address1,
        M_e_ce1 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_ce1,
        M_e_q1 => M_e_q1,
        mul_ln134 => trunc_ln134_2_reg_3654,
        mul_ln145 => add_ln136_reg_3664,
        icmp_ln134 => icmp_ln134_reg_3649,
        cmp34_i_i => cmp34_i_i_reg_3659);

    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055 : component fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_start,
        ap_done => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_done,
        ap_idle => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_idle,
        ap_ready => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_ready,
        total_rows_1 => total_rows_1_reg_3693,
        mul_ln267 => reg_1093,
        M_e_address0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_M_e_address0,
        M_e_ce0 => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_M_e_ce0,
        M_e_q0 => M_e_q0,
        s_3_out => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_s_3_out,
        s_3_out_ap_vld => grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_s_3_out_ap_vld);

    mul_31ns_31ns_62_1_1_U127 : component fmm_reduce_kernel_mul_31ns_31ns_62_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 31,
        din1_WIDTH => 31,
        dout_WIDTH => 62)
    port map (
        din0 => grp_fu_1064_p0,
        din1 => grp_fu_1064_p1,
        dout => grp_fu_1064_p2);

    mul_32ns_34ns_64_1_1_U128 : component fmm_reduce_kernel_mul_32ns_34ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 34,
        dout_WIDTH => 64)
    port map (
        din0 => mul_fu_1070_p0,
        din1 => mul_fu_1070_p1,
        dout => mul_fu_1070_p2);

    mul_32s_32s_32_1_1_U129 : component fmm_reduce_kernel_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fu_1075_p0,
        din1 => grp_fu_1075_p1,
        dout => grp_fu_1075_p2);

    mul_64ns_31ns_95_3_1_U130 : component fmm_reduce_kernel_mul_64ns_31ns_95_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 64,
        din1_WIDTH => 31,
        dout_WIDTH => 95)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1081_p0,
        din1 => grp_fu_1081_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1081_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state71) and (m_axi_gmem2_0_AWREADY = ap_const_logic_1))) then 
                    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_ready = ap_const_logic_1)) then 
                    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_boolean_0 = ap_block_state5_io))) then 
                    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_ready = ap_const_logic_1)) then 
                    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln229_fu_1550_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
                    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_ap_ready = ap_const_logic_1)) then 
                    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
                    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_ap_ready = ap_const_logic_1)) then 
                    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln225_1_reg_3289 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_ap_ready = ap_const_logic_1)) then 
                    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
                    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_ready = ap_const_logic_1)) then 
                    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
                    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_ap_ready = ap_const_logic_1)) then 
                    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
                    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_ap_ready = ap_const_logic_1)) then 
                    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
                    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_ap_ready = ap_const_logic_1)) then 
                    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
                    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_ap_ready = ap_const_logic_1)) then 
                    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
                    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_ap_ready = ap_const_logic_1)) then 
                    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
                    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_ap_ready = ap_const_logic_1)) then 
                    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
                    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_ap_ready = ap_const_logic_1)) then 
                    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
                    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_ap_ready = ap_const_logic_1)) then 
                    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state53) and (ap_const_logic_1 = ap_NS_fsm_state54))) then 
                    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_ap_ready = ap_const_logic_1)) then 
                    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state29) and (ap_const_logic_1 = ap_NS_fsm_state30))) then 
                    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_ap_ready = ap_const_logic_1)) then 
                    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    M_t_load_2_i_reg_380_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln225_1_reg_3289 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                M_t_load_2_i_reg_380 <= M_t_load_4_i_reg_474;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                M_t_load_2_i_reg_380 <= M_t_i;
            end if; 
        end if;
    end process;

    M_t_load_3_reg_884_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln263_fu_1449_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln130_fu_1459_p2 = ap_const_lv1_0) and (icmp_ln225_fu_1390_p2 = ap_const_lv1_0))) then 
                M_t_load_3_reg_884 <= M_t_load_2_i_reg_380;
            elsif (((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
                M_t_load_3_reg_884 <= add_ln148_fu_2641_p2;
            end if; 
        end if;
    end process;

    M_t_load_4_i10_reg_783_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_53_reg_3618 = ap_const_lv1_1) and (icmp_ln153_1_reg_3553 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln172_1_reg_3614) and (ap_const_logic_1 = ap_CS_fsm_state65) and (ap_const_boolean_0 = ap_block_state65_on_subcall_done))) then 
                M_t_load_4_i10_reg_783 <= t_old_1_reg_3557;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state62) and ((empty_53_fu_2394_p2 = ap_const_lv1_0) or (ap_const_lv1_0 = and_ln172_1_fu_2376_p2))) or ((icmp_ln153_1_fu_2261_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state50) and (icmp_ln193_1_fu_2206_p2 = ap_const_lv1_0)))) then 
                M_t_load_4_i10_reg_783 <= empty_50_reg_707;
            end if; 
        end if;
    end process;

    M_t_load_4_i4_reg_823_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln233_fu_2049_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
                M_t_load_4_i4_reg_823 <= ap_phi_mux_M_t_load_6_i_phi_fu_654_p4;
            elsif (((icmp_ln233_reg_3475 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state66))) then 
                M_t_load_4_i4_reg_823 <= ap_phi_mux_M_t_load_4_i5_phi_fu_799_p6;
            end if; 
        end if;
    end process;

    M_t_load_4_i5_reg_796_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln209_1_fu_2069_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state46)) or ((cmp2_i140_i_i_reg_3205 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state47)))) then 
                M_t_load_4_i5_reg_796 <= M_t_load_6_i_reg_651;
            elsif (((icmp_ln209_1_reg_3479 = ap_const_lv1_0) and (icmp_ln233_reg_3475 = ap_const_lv1_1) and (cmp2_i140_i_i_reg_3205 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state66))) then 
                M_t_load_4_i5_reg_796 <= M_t_load_4_i10_reg_783;
            end if; 
        end if;
    end process;

    M_t_load_4_i7_reg_624_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_state22) and (icmp_ln209_fu_1570_p2 = ap_const_lv1_1)) or ((cmp2_i140_i_i_reg_3205 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state23)))) then 
                M_t_load_4_i7_reg_624 <= M_t_load_4_i_reg_474;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
                M_t_load_4_i7_reg_624 <= M_t_load_4_i8_reg_610;
            end if; 
        end if;
    end process;

    M_t_load_4_i8_reg_610_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_49_reg_3450 = ap_const_lv1_1) and (icmp_ln153_reg_3385 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln172_reg_3446) and (ap_const_logic_1 = ap_CS_fsm_state41) and (ap_const_boolean_0 = ap_block_state41_on_subcall_done))) then 
                M_t_load_4_i8_reg_610 <= t_old_reg_3389;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state38) and ((empty_49_fu_1895_p2 = ap_const_lv1_0) or (ap_const_lv1_0 = and_ln172_fu_1877_p2))) or ((icmp_ln153_fu_1762_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state26) and (icmp_ln193_fu_1707_p2 = ap_const_lv1_0)))) then 
                M_t_load_4_i8_reg_610 <= empty_46_reg_534;
            end if; 
        end if;
    end process;

    M_t_load_4_i_reg_474_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
                M_t_load_4_i_reg_474 <= ap_phi_mux_M_t_load_4_i4_phi_fu_827_p4;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln225_fu_1390_p2 = ap_const_lv1_1))) then 
                M_t_load_4_i_reg_474 <= M_t_load_2_i_reg_380;
            end if; 
        end if;
    end process;

    M_t_load_6_i_reg_651_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln229_fu_1550_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
                M_t_load_6_i_reg_651 <= M_t_load_4_i_reg_474;
            elsif (((icmp_ln229_reg_3308 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
                M_t_load_6_i_reg_651 <= M_t_load_4_i7_reg_624;
            end if; 
        end if;
    end process;

    best_score_1_reg_486_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
                best_score_1_reg_486 <= ap_phi_mux_best_score_5_phi_fu_876_p4;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln225_fu_1390_p2 = ap_const_lv1_1))) then 
                best_score_1_reg_486 <= best_score_reg_413;
            end if; 
        end if;
    end process;

    best_score_3_reg_696_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln229_fu_1550_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
                best_score_3_reg_696 <= best_score_1_reg_486;
            elsif (((icmp_ln229_reg_3308 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
                best_score_3_reg_696 <= best_score_2_fu_2031_p3;
            end if; 
        end if;
    end process;

    best_score_5_reg_872_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln233_fu_2049_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
                best_score_5_reg_872 <= ap_phi_mux_best_score_3_phi_fu_699_p4;
            elsif (((icmp_ln233_reg_3475 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state66))) then 
                best_score_5_reg_872 <= best_score_4_fu_2531_p3;
            end if; 
        end if;
    end process;

    best_score_reg_413_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln225_1_reg_3289 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                best_score_reg_413 <= best_score_1_reg_486;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                best_score_reg_413 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    empty_46_reg_534_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln130_1_fu_1580_p2 = ap_const_lv1_0) and (cmp2_i140_i_i_reg_3205 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
                empty_46_reg_534 <= M_t_load_4_i_reg_474;
            elsif (((icmp_ln130_1_reg_3321 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state25) and (ap_const_boolean_0 = ap_block_state25_on_subcall_done))) then 
                empty_46_reg_534 <= add_ln148_1_fu_1675_p2;
            end if; 
        end if;
    end process;

    empty_50_reg_707_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln130_2_fu_2079_p2 = ap_const_lv1_0) and (cmp2_i140_i_i_reg_3205 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
                empty_50_reg_707 <= M_t_load_6_i_reg_651;
            elsif (((icmp_ln130_2_reg_3489 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state49) and (ap_const_boolean_0 = ap_block_state49_on_subcall_done))) then 
                empty_50_reg_707 <= add_ln148_2_fu_2174_p2;
            end if; 
        end if;
    end process;

    i_1_reg_554_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state25) and (ap_const_boolean_0 = ap_block_state25_on_subcall_done))) then 
                i_1_reg_554 <= ap_const_lv31_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
                i_1_reg_554 <= add_ln193_reg_3365;
            end if; 
        end if;
    end process;

    i_2_reg_727_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state49) and (ap_const_boolean_0 = ap_block_state49_on_subcall_done))) then 
                i_2_reg_727 <= ap_const_lv31_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
                i_2_reg_727 <= add_ln193_2_reg_3533;
            end if; 
        end if;
    end process;

    i_reg_390_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln225_1_reg_3289 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                i_reg_390 <= add_ln225_reg_3241;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                i_reg_390 <= ap_const_lv31_0;
            end if; 
        end if;
    end process;

    indvars_iv309_i_reg_565_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state25) and (ap_const_boolean_0 = ap_block_state25_on_subcall_done))) then 
                indvars_iv309_i_reg_565 <= ap_const_lv32_1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
                indvars_iv309_i_reg_565 <= add_ln192_reg_3380;
            end if; 
        end if;
    end process;

    indvars_iv339_i_reg_738_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state49) and (ap_const_boolean_0 = ap_block_state49_on_subcall_done))) then 
                indvars_iv339_i_reg_738 <= ap_const_lv32_1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
                indvars_iv339_i_reg_738 <= add_ln192_1_reg_3548;
            end if; 
        end if;
    end process;

    indvars_iv357_i_reg_401_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln225_1_reg_3289 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                indvars_iv357_i_reg_401 <= add_ln224_fu_1528_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                indvars_iv357_i_reg_401 <= ap_const_lv32_1;
            end if; 
        end if;
    end process;

    iter_fu_220_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_boolean_0 = ap_block_state14))) then 
                iter_fu_220 <= ap_const_lv32_1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
                iter_fu_220 <= add_ln260_fu_2982_p2;
            end if; 
        end if;
    end process;

    j_reg_464_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
                j_reg_464 <= add_ln225_1_fu_2540_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln225_fu_1390_p2 = ap_const_lv1_1))) then 
                j_reg_464 <= zext_ln225_fu_1401_p1;
            end if; 
        end if;
    end process;

    move_type_2_reg_588_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln164_reg_3437 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state38))) then 
                move_type_2_reg_588 <= move_type_1_loc_fu_192;
            elsif (((icmp_ln164_fu_1841_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state35))) then 
                move_type_2_reg_588 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    move_type_reg_761_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln164_1_reg_3605 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state62))) then 
                move_type_reg_761 <= move_type_4_loc_fu_172;
            elsif (((icmp_ln164_1_fu_2341_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state59))) then 
                move_type_reg_761 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    r1_1_reg_522_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
                r1_1_reg_522 <= ap_phi_mux_r1_5_phi_fu_840_p4;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln225_fu_1390_p2 = ap_const_lv1_1))) then 
                r1_1_reg_522 <= r1_reg_451;
            end if; 
        end if;
    end process;

    r1_3_reg_663_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln229_fu_1550_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
                r1_3_reg_663 <= r1_1_reg_522;
            elsif (((icmp_ln229_reg_3308 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
                r1_3_reg_663 <= r1_2_fu_2001_p3;
            end if; 
        end if;
    end process;

    r1_5_reg_836_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln233_fu_2049_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
                r1_5_reg_836 <= ap_phi_mux_r1_3_phi_fu_666_p4;
            elsif (((icmp_ln233_reg_3475 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state66))) then 
                r1_5_reg_836 <= r1_4_fu_2501_p3;
            end if; 
        end if;
    end process;

    r1_reg_451_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln225_1_reg_3289 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                r1_reg_451 <= r1_1_reg_522;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                r1_reg_451 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    r2_1_reg_510_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
                r2_1_reg_510 <= ap_phi_mux_r2_5_phi_fu_852_p4;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln225_fu_1390_p2 = ap_const_lv1_1))) then 
                r2_1_reg_510 <= r2_reg_438;
            end if; 
        end if;
    end process;

    r2_3_reg_674_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln229_fu_1550_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
                r2_3_reg_674 <= r2_1_reg_510;
            elsif (((icmp_ln229_reg_3308 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
                r2_3_reg_674 <= r2_2_fu_2013_p3;
            end if; 
        end if;
    end process;

    r2_5_reg_848_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln233_fu_2049_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
                r2_5_reg_848 <= ap_phi_mux_r2_3_phi_fu_677_p4;
            elsif (((icmp_ln233_reg_3475 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state66))) then 
                r2_5_reg_848 <= r2_4_fu_2513_p3;
            end if; 
        end if;
    end process;

    r2_reg_438_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln225_1_reg_3289 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                r2_reg_438 <= r2_1_reg_510;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                r2_reg_438 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    rec_idx_1_fu_224_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_boolean_0 = ap_block_state14))) then 
                rec_idx_1_fu_224 <= zext_ln246_fu_1338_p1;
            elsif (((icmp_ln266_fu_2656_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state70))) then 
                rec_idx_1_fu_224 <= rec_idx_2_fu_2756_p2;
            end if; 
        end if;
    end process;

    rec_idx_reg_368_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln249_reg_3092 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state4_io))) then 
                rec_idx_reg_368 <= ap_const_lv1_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (icmp_ln249_reg_3092 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state14))) then 
                rec_idx_reg_368 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    row2_2_reg_599_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln164_reg_3437 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state38))) then 
                row2_2_reg_599 <= row2_1_loc_fu_188;
            elsif (((icmp_ln164_fu_1841_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state35))) then 
                row2_2_reg_599 <= ap_const_lv32_FFFFFFFF;
            end if; 
        end if;
    end process;

    row2_reg_772_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln164_1_reg_3605 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state62))) then 
                row2_reg_772 <= row2_4_loc_fu_168;
            elsif (((icmp_ln164_1_fu_2341_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state59))) then 
                row2_reg_772 <= ap_const_lv32_FFFFFFFF;
            end if; 
        end if;
    end process;

    s_10_reg_638_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((cmp2_i140_i_i_reg_3205 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
                s_10_reg_638 <= score_reg_3315;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state22) and (icmp_ln209_fu_1570_p2 = ap_const_lv1_1))) then 
                s_10_reg_638 <= ap_const_lv32_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
                s_10_reg_638 <= score_1_fu_1991_p2;
            end if; 
        end if;
    end process;

    s_11_reg_749_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state49) and (ap_const_boolean_0 = ap_block_state49_on_subcall_done))) then 
                s_11_reg_749 <= ap_const_lv32_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
                s_11_reg_749 <= s_16_loc_fu_180;
            end if; 
        end if;
    end process;

    s_4_reg_576_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state25) and (ap_const_boolean_0 = ap_block_state25_on_subcall_done))) then 
                s_4_reg_576 <= ap_const_lv32_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
                s_4_reg_576 <= s_9_loc_fu_200;
            end if; 
        end if;
    end process;

    s_reg_810_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((cmp2_i140_i_i_reg_3205 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
                s_reg_810 <= score_2_reg_3483;
            elsif (((icmp_ln209_1_fu_2069_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state46))) then 
                s_reg_810 <= ap_const_lv32_0;
            elsif (((icmp_ln209_1_reg_3479 = ap_const_lv1_0) and (icmp_ln233_reg_3475 = ap_const_lv1_1) and (cmp2_i140_i_i_reg_3205 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state66))) then 
                s_reg_810 <= score_3_fu_2490_p2;
            end if; 
        end if;
    end process;

    sign_1_reg_498_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
                sign_1_reg_498 <= ap_phi_mux_sign_5_phi_fu_864_p4;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln225_fu_1390_p2 = ap_const_lv1_1))) then 
                sign_1_reg_498 <= sign_reg_425;
            end if; 
        end if;
    end process;

    sign_3_reg_685_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln229_fu_1550_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
                sign_3_reg_685 <= sign_1_reg_498;
            elsif (((icmp_ln229_reg_3308 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
                sign_3_reg_685 <= sign_2_fu_2022_p3;
            end if; 
        end if;
    end process;

    sign_5_reg_860_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln233_fu_2049_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
                sign_5_reg_860 <= ap_phi_mux_sign_3_phi_fu_688_p4;
            elsif (((icmp_ln233_reg_3475 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state66))) then 
                sign_5_reg_860 <= sign_4_fu_2522_p3;
            end if; 
        end if;
    end process;

    sign_reg_425_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln225_1_reg_3289 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                sign_reg_425 <= sign_1_reg_498;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                sign_reg_425 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tripcount_iv11_in_reg_718_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state49) and (ap_const_boolean_0 = ap_block_state49_on_subcall_done))) then 
                tripcount_iv11_in_reg_718 <= sext_ln192_2_fu_2192_p1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
                tripcount_iv11_in_reg_718 <= add_ln192_3_reg_3524;
            end if; 
        end if;
    end process;

    tripcount_iv_in_reg_545_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state25) and (ap_const_boolean_0 = ap_block_state25_on_subcall_done))) then 
                tripcount_iv_in_reg_545 <= sext_ln192_fu_1693_p1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
                tripcount_iv_in_reg_545 <= add_ln192_2_reg_3356;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then
                R_1_reg_3346 <= R_1_fu_1688_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state49)) then
                R_2_reg_3514 <= R_2_fu_2187_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                R_reg_3222 <= R_fu_1377_p2;
                sext_ln224_reg_3227 <= sext_ln224_fu_1382_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state47)) then
                    add_ln120_5_reg_3504(16 downto 6) <= add_ln120_5_fu_2132_p2(16 downto 6);
                icmp_ln130_2_reg_3489 <= icmp_ln130_2_fu_2079_p2;
                new_col_2_reg_3493 <= new_col_2_fu_2084_p2;
                new_row_2_reg_3498 <= new_row_2_fu_2089_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then
                    add_ln120_reg_3336(16 downto 6) <= add_ln120_fu_1633_p2(16 downto 6);
                icmp_ln130_1_reg_3321 <= icmp_ln130_1_fu_1580_p2;
                new_col_reg_3325 <= new_col_fu_1585_p2;
                new_row_1_reg_3330 <= new_row_1_fu_1590_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then
                    add_ln136_1_reg_3341(16 downto 6) <= add_ln136_1_fu_1668_p2(16 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state48)) then
                    add_ln136_2_reg_3509(16 downto 6) <= add_ln136_2_fu_2167_p2(16 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state68)) then
                    add_ln136_reg_3664(16 downto 6) <= add_ln136_fu_2634_p2(16 downto 6);
                cmp34_i_i_reg_3659 <= cmp34_i_i_fu_2609_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state50)) then
                add_ln192_1_reg_3548 <= add_ln192_1_fu_2255_p2;
                add_ln192_3_reg_3524 <= add_ln192_3_fu_2196_p2;
                add_ln193_2_reg_3533 <= add_ln193_2_fu_2211_p2;
                icmp_ln153_1_reg_3553 <= icmp_ln153_1_fu_2261_p2;
                t_old_1_reg_3557 <= t_old_1_fu_2267_p2;
                    trunc_ln118_8_reg_3543(16 downto 6) <= trunc_ln118_8_fu_2251_p1(16 downto 6);
                trunc_ln193_1_reg_3538 <= trunc_ln193_1_fu_2217_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then
                add_ln192_2_reg_3356 <= add_ln192_2_fu_1697_p2;
                add_ln192_reg_3380 <= add_ln192_fu_1756_p2;
                add_ln193_reg_3365 <= add_ln193_fu_1712_p2;
                icmp_ln153_reg_3385 <= icmp_ln153_fu_1762_p2;
                t_old_reg_3389 <= t_old_fu_1768_p2;
                    trunc_ln118_5_reg_3375(16 downto 6) <= trunc_ln118_5_fu_1752_p1(16 downto 6);
                trunc_ln193_reg_3370 <= trunc_ln193_fu_1718_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                add_ln225_reg_3241 <= add_ln225_fu_1395_p2;
                icmp_ln263_reg_3262 <= icmp_ln263_fu_1449_p2;
                new_col_3_reg_3274 <= new_col_3_fu_1464_p2;
                    trunc_ln118_2_reg_3251(16 downto 6) <= trunc_ln118_2_fu_1435_p1(16 downto 6);
                trunc_ln130_reg_3266 <= trunc_ln130_fu_1455_p1;
                    trunc_ln133_2_reg_3279(16 downto 6) <= trunc_ln133_2_fu_1499_p1(16 downto 6);
                trunc_ln133_3_reg_3284 <= trunc_ln133_3_fu_1503_p1;
                    zext_ln225_1_reg_3232(30 downto 0) <= zext_ln225_1_fu_1386_p1(30 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state62)) then
                and_ln172_1_reg_3614 <= and_ln172_1_fu_2376_p2;
                empty_53_reg_3618 <= empty_53_fu_2394_p2;
                trunc_ln157_1_reg_3609 <= trunc_ln157_1_fu_2354_p1;
                    trunc_ln173_5_reg_3622(16 downto 6) <= trunc_ln173_5_fu_2428_p1(16 downto 6);
                    trunc_ln174_5_reg_3627(16 downto 6) <= trunc_ln174_5_fu_2472_p1(16 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state38)) then
                and_ln172_reg_3446 <= and_ln172_fu_1877_p2;
                empty_49_reg_3450 <= empty_49_fu_1895_p2;
                trunc_ln157_reg_3441 <= trunc_ln157_fu_1855_p1;
                    trunc_ln173_2_reg_3454(16 downto 6) <= trunc_ln173_2_fu_1929_p1(16 downto 6);
                    trunc_ln174_2_reg_3459(16 downto 6) <= trunc_ln174_2_fu_1973_p1(16 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state70)) then
                base_reg_3678 <= base_fu_2667_p2;
                gmem2_addr_5_reg_3686 <= sext_ln268_1_fu_2700_p1;
                icmp_ln266_reg_3674 <= icmp_ln266_fu_2656_p2;
                smax21_reg_3698 <= smax21_fu_2734_p3;
                smax22_reg_3703 <= smax22_fu_2748_p3;
                total_rows_1_reg_3693 <= total_rows_1_fu_2719_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                cmp2_i140_i_i_reg_3205 <= cmp2_i140_i_i_fu_1342_p2;
                    zext_ln260_reg_3212(30 downto 0) <= zext_ln260_fu_1363_p1(30 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state57)) then
                colt_1_reg_3578 <= colt_1_fu_2289_p2;
                r_4_reg_3596 <= r_4_fu_2332_p2;
                rowt_1_reg_3573 <= rowt_1_fu_2284_p2;
                trunc_ln158_1_reg_3583 <= trunc_ln158_1_fu_2293_p1;
                    trunc_ln177_5_reg_3591(16 downto 6) <= trunc_ln177_5_fu_2328_p1(16 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
                colt_reg_3411 <= colt_fu_1790_p2;
                rowt_reg_3405 <= rowt_fu_1785_p2;
                trunc_ln158_reg_3416 <= trunc_ln158_fu_1794_p1;
                    trunc_ln177_2_reg_3424(16 downto 6) <= trunc_ln177_2_fu_1829_p1(16 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                gmem2_addr_1_reg_3148 <= sext_ln252_fu_1193_p1;
                smax1_reg_3165 <= smax1_fu_1243_p3;
                smax_reg_3160 <= smax_fu_1229_p3;
                total_rows_reg_3155 <= total_rows_fu_1213_p2;
                trunc_ln249_1_reg_3135 <= trunc_ln249_1_fu_1152_p1;
                trunc_ln249_reg_3127 <= trunc_ln249_fu_1144_p1;
                    zext_ln245_reg_3119(28 downto 0) <= zext_ln245_fu_1137_p1(28 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                gmem2_addr_2_reg_3170 <= sext_ln253_fu_1266_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                gmem2_addr_3_reg_3177 <= sext_ln254_fu_1299_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                gmem2_addr_4_reg_3184 <= sext_ln255_fu_1324_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state71)) then
                gmem2_addr_6_reg_3708 <= sext_ln269_1_fu_2799_p1;
                gmem2_addr_7_reg_3715 <= sext_ln270_1_fu_2841_p1;
                gmem2_addr_8_reg_3722 <= sext_ln271_1_fu_2883_p1;
                gmem2_addr_9_reg_3729 <= sext_ln272_1_fu_2933_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state67)) then
                icmp_ln134_reg_3649 <= icmp_ln134_fu_2550_p2;
                new_row_reg_3643 <= new_row_fu_2546_p2;
                    trunc_ln134_2_reg_3654(16 downto 6) <= trunc_ln134_2_fu_2595_p1(16 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state59)) then
                icmp_ln164_1_reg_3605 <= icmp_ln164_1_fu_2341_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state35)) then
                icmp_ln164_reg_3437 <= icmp_ln164_fu_1841_p2;
                r_reg_3432 <= r_fu_1836_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state46)) then
                icmp_ln209_1_reg_3479 <= icmp_ln209_1_fu_2069_p2;
                score_2_reg_3483 <= grp_fu_1075_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                icmp_ln225_1_reg_3289 <= icmp_ln225_1_fu_1518_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                icmp_ln229_reg_3308 <= icmp_ln229_fu_1550_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state43)) then
                icmp_ln233_reg_3475 <= icmp_ln233_fu_2049_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                icmp_ln245_reg_3081 <= icmp_ln245_fu_1105_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                icmp_ln249_reg_3092 <= icmp_ln249_fu_1132_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then
                iter_load_1_reg_3736 <= iter_fu_220;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_move_type_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state37))) then
                move_type_1_loc_fu_192 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_move_type_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_move_type_4_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state61))) then
                move_type_4_loc_fu_172 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_move_type_4_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state65)) then
                mul_ln215_1_reg_3633 <= grp_fu_1075_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state41)) then
                mul_ln215_reg_3465 <= grp_fu_1075_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                rec_capacity_reg_3086 <= rec_capacity_fu_1125_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state5))) then
                reg_1093 <= grp_fu_1064_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state29))) then
                reg_1099 <= grp_fu_1081_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_row2_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state37))) then
                row2_1_loc_fu_188 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_row2_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_row2_4_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state61))) then
                row2_4_loc_fu_168 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_row2_4_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_s_16_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state55))) then
                s_16_loc_fu_180 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_s_16_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_s_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                s_1_loc_fu_216 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_s_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state72) and (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_s_3_out_ap_vld = ap_const_logic_1))) then
                s_3_loc_fu_164 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_s_3_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_s_9_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then
                s_9_loc_fu_200 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_s_9_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                score_reg_3315 <= grp_fu_1075_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                trunc_ln225_reg_3293 <= trunc_ln225_fu_1523_p1;
            end if;
        end if;
    end process;
    zext_ln245_reg_3119(31 downto 29) <= "000";
    zext_ln260_reg_3212(94 downto 31) <= "0000000000000000000000000000000000000000000000000000000000000000";
    zext_ln225_1_reg_3232(31) <= '0';
    trunc_ln118_2_reg_3251(5 downto 0) <= "000000";
    trunc_ln133_2_reg_3279(5 downto 0) <= "000000";
    add_ln120_reg_3336(5 downto 0) <= "000000";
    add_ln136_1_reg_3341(5 downto 0) <= "000000";
    trunc_ln118_5_reg_3375(5 downto 0) <= "000000";
    trunc_ln177_2_reg_3424(5 downto 0) <= "000000";
    trunc_ln173_2_reg_3454(5 downto 0) <= "000000";
    trunc_ln174_2_reg_3459(5 downto 0) <= "000000";
    add_ln120_5_reg_3504(5 downto 0) <= "000000";
    add_ln136_2_reg_3509(5 downto 0) <= "000000";
    trunc_ln118_8_reg_3543(5 downto 0) <= "000000";
    trunc_ln177_5_reg_3591(5 downto 0) <= "000000";
    trunc_ln173_5_reg_3622(5 downto 0) <= "000000";
    trunc_ln174_5_reg_3627(5 downto 0) <= "000000";
    trunc_ln134_2_reg_3654(5 downto 0) <= "000000";
    add_ln136_reg_3664(5 downto 0) <= "000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, m_axi_gmem2_0_AWREADY, m_axi_gmem2_0_WREADY, m_axi_gmem2_0_BVALID, ap_CS_fsm_state4, icmp_ln249_reg_3092, ap_CS_fsm_state5, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state7, ap_CS_fsm_state12, ap_CS_fsm_state8, ap_CS_fsm_state13, ap_CS_fsm_state9, ap_CS_fsm_state14, ap_CS_fsm_state71, ap_CS_fsm_state72, ap_CS_fsm_state77, ap_CS_fsm_state73, ap_CS_fsm_state78, ap_CS_fsm_state74, ap_CS_fsm_state79, ap_CS_fsm_state75, ap_CS_fsm_state80, ap_CS_fsm_state76, ap_CS_fsm_state81, icmp_ln263_reg_3262, cmp2_i140_i_i_reg_3205, ap_CS_fsm_state16, icmp_ln263_fu_1449_p2, icmp_ln225_1_reg_3289, ap_CS_fsm_state18, icmp_ln229_fu_1550_p2, ap_CS_fsm_state20, ap_CS_fsm_state22, icmp_ln130_1_fu_1580_p2, ap_CS_fsm_state23, ap_CS_fsm_state25, ap_CS_fsm_state26, icmp_ln153_fu_1762_p2, ap_CS_fsm_state35, icmp_ln164_fu_1841_p2, ap_CS_fsm_state38, and_ln172_fu_1877_p2, empty_49_fu_1895_p2, ap_CS_fsm_state41, icmp_ln233_fu_2049_p2, ap_CS_fsm_state43, icmp_ln209_1_fu_2069_p2, ap_CS_fsm_state46, icmp_ln130_2_fu_2079_p2, ap_CS_fsm_state47, ap_CS_fsm_state49, ap_CS_fsm_state50, icmp_ln153_1_fu_2261_p2, icmp_ln164_1_fu_2341_p2, ap_CS_fsm_state59, ap_CS_fsm_state62, and_ln172_1_fu_2376_p2, empty_53_fu_2394_p2, ap_CS_fsm_state65, ap_CS_fsm_state69, icmp_ln266_fu_2656_p2, ap_CS_fsm_state70, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_done, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_ap_done, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_ap_done, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_ap_done, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_ap_done, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_ap_done, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_ap_done, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_ap_done, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_ap_done, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_ap_done, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_done, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_done, ap_block_state14, ap_block_state4_io, icmp_ln225_fu_1390_p2, ap_block_state25_on_subcall_done, icmp_ln193_fu_1707_p2, ap_block_state41_on_subcall_done, icmp_ln209_fu_1570_p2, ap_block_state49_on_subcall_done, icmp_ln193_1_fu_2206_p2, ap_block_state65_on_subcall_done, icmp_ln130_fu_1459_p2, ap_block_state5_io, ap_CS_fsm_state19, ap_CS_fsm_state21, ap_CS_fsm_state31, ap_CS_fsm_state34, ap_CS_fsm_state37, ap_CS_fsm_state45, ap_CS_fsm_state55, ap_CS_fsm_state58, ap_CS_fsm_state61, ap_block_state6_io, ap_block_state7_io, ap_block_state8_io, ap_block_state72_io, ap_block_state73_io, ap_block_state74_io, ap_block_state75_io, ap_block_state81, icmp_ln275_fu_2976_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln249_reg_3092 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state4_io))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln249_reg_3092 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state4_io))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_boolean_0 = ap_block_state5_io))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if ((not(((ap_const_boolean_1 = ap_block_state6_io) or (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_boolean_0 = ap_block_state7_io))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (ap_const_boolean_0 = ap_block_state8_io))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (m_axi_gmem2_0_WREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (m_axi_gmem2_0_BVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (m_axi_gmem2_0_BVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (m_axi_gmem2_0_BVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (m_axi_gmem2_0_BVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_boolean_0 = ap_block_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((icmp_ln263_fu_1449_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln130_fu_1459_p2 = ap_const_lv1_0) and (icmp_ln225_fu_1390_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state70;
                elsif (((icmp_ln263_fu_1449_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln130_fu_1459_p2 = ap_const_lv1_1) and (icmp_ln225_fu_1390_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state67;
                elsif (((icmp_ln263_fu_1449_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln225_fu_1390_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state81;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((icmp_ln225_1_reg_3289 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state19 => 
                if (((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state20 => 
                if (((icmp_ln229_fu_1550_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_state43;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state21 => 
                if (((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state22 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state22) and (icmp_ln209_fu_1570_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state43;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state23 => 
                if (((icmp_ln130_1_fu_1580_p2 = ap_const_lv1_0) and (cmp2_i140_i_i_reg_3205 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                elsif (((icmp_ln130_1_fu_1580_p2 = ap_const_lv1_1) and (cmp2_i140_i_i_reg_3205 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state43;
                end if;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state25) and (ap_const_boolean_0 = ap_block_state25_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_state26 => 
                if (((icmp_ln153_fu_1762_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state26) and (icmp_ln193_fu_1707_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state41;
                elsif (((icmp_ln153_fu_1762_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state26) and (icmp_ln193_fu_1707_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                if (((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_state31;
                end if;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                if (((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state34))) then
                    ap_NS_fsm <= ap_ST_fsm_state35;
                else
                    ap_NS_fsm <= ap_ST_fsm_state34;
                end if;
            when ap_ST_fsm_state35 => 
                if (((icmp_ln164_fu_1841_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state35))) then
                    ap_NS_fsm <= ap_ST_fsm_state38;
                else
                    ap_NS_fsm <= ap_ST_fsm_state36;
                end if;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                if (((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state37))) then
                    ap_NS_fsm <= ap_ST_fsm_state38;
                else
                    ap_NS_fsm <= ap_ST_fsm_state37;
                end if;
            when ap_ST_fsm_state38 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state38) and ((empty_49_fu_1895_p2 = ap_const_lv1_0) or (ap_const_lv1_0 = and_ln172_fu_1877_p2)))) then
                    ap_NS_fsm <= ap_ST_fsm_state41;
                else
                    ap_NS_fsm <= ap_ST_fsm_state39;
                end if;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state41) and (ap_const_boolean_0 = ap_block_state41_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state42;
                else
                    ap_NS_fsm <= ap_ST_fsm_state41;
                end if;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                if (((icmp_ln233_fu_2049_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state43))) then
                    ap_NS_fsm <= ap_ST_fsm_state66;
                else
                    ap_NS_fsm <= ap_ST_fsm_state44;
                end if;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                if (((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state45))) then
                    ap_NS_fsm <= ap_ST_fsm_state46;
                else
                    ap_NS_fsm <= ap_ST_fsm_state45;
                end if;
            when ap_ST_fsm_state46 => 
                if (((icmp_ln209_1_fu_2069_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state46))) then
                    ap_NS_fsm <= ap_ST_fsm_state66;
                else
                    ap_NS_fsm <= ap_ST_fsm_state47;
                end if;
            when ap_ST_fsm_state47 => 
                if (((icmp_ln130_2_fu_2079_p2 = ap_const_lv1_0) and (cmp2_i140_i_i_reg_3205 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state47))) then
                    ap_NS_fsm <= ap_ST_fsm_state49;
                elsif (((icmp_ln130_2_fu_2079_p2 = ap_const_lv1_1) and (cmp2_i140_i_i_reg_3205 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state47))) then
                    ap_NS_fsm <= ap_ST_fsm_state48;
                else
                    ap_NS_fsm <= ap_ST_fsm_state66;
                end if;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state49) and (ap_const_boolean_0 = ap_block_state49_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state50;
                else
                    ap_NS_fsm <= ap_ST_fsm_state49;
                end if;
            when ap_ST_fsm_state50 => 
                if (((icmp_ln153_1_fu_2261_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state50) and (icmp_ln193_1_fu_2206_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state65;
                elsif (((icmp_ln153_1_fu_2261_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state50) and (icmp_ln193_1_fu_2206_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state57;
                else
                    ap_NS_fsm <= ap_ST_fsm_state51;
                end if;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                if (((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state55))) then
                    ap_NS_fsm <= ap_ST_fsm_state56;
                else
                    ap_NS_fsm <= ap_ST_fsm_state55;
                end if;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                if (((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state58))) then
                    ap_NS_fsm <= ap_ST_fsm_state59;
                else
                    ap_NS_fsm <= ap_ST_fsm_state58;
                end if;
            when ap_ST_fsm_state59 => 
                if (((icmp_ln164_1_fu_2341_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state59))) then
                    ap_NS_fsm <= ap_ST_fsm_state62;
                else
                    ap_NS_fsm <= ap_ST_fsm_state60;
                end if;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                if (((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state61))) then
                    ap_NS_fsm <= ap_ST_fsm_state62;
                else
                    ap_NS_fsm <= ap_ST_fsm_state61;
                end if;
            when ap_ST_fsm_state62 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state62) and ((empty_53_fu_2394_p2 = ap_const_lv1_0) or (ap_const_lv1_0 = and_ln172_1_fu_2376_p2)))) then
                    ap_NS_fsm <= ap_ST_fsm_state65;
                else
                    ap_NS_fsm <= ap_ST_fsm_state63;
                end if;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state65) and (ap_const_boolean_0 = ap_block_state65_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state66;
                else
                    ap_NS_fsm <= ap_ST_fsm_state65;
                end if;
            when ap_ST_fsm_state66 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                if (((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state69))) then
                    ap_NS_fsm <= ap_ST_fsm_state70;
                else
                    ap_NS_fsm <= ap_ST_fsm_state69;
                end if;
            when ap_ST_fsm_state70 => 
                if (((icmp_ln266_fu_2656_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state70))) then
                    ap_NS_fsm <= ap_ST_fsm_state81;
                else
                    ap_NS_fsm <= ap_ST_fsm_state71;
                end if;
            when ap_ST_fsm_state71 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state71) and (m_axi_gmem2_0_AWREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state72;
                else
                    ap_NS_fsm <= ap_ST_fsm_state71;
                end if;
            when ap_ST_fsm_state72 => 
                if ((not(((ap_const_boolean_1 = ap_block_state72_io) or (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state72))) then
                    ap_NS_fsm <= ap_ST_fsm_state73;
                else
                    ap_NS_fsm <= ap_ST_fsm_state72;
                end if;
            when ap_ST_fsm_state73 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_boolean_0 = ap_block_state73_io))) then
                    ap_NS_fsm <= ap_ST_fsm_state74;
                else
                    ap_NS_fsm <= ap_ST_fsm_state73;
                end if;
            when ap_ST_fsm_state74 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state74) and (ap_const_boolean_0 = ap_block_state74_io))) then
                    ap_NS_fsm <= ap_ST_fsm_state75;
                else
                    ap_NS_fsm <= ap_ST_fsm_state74;
                end if;
            when ap_ST_fsm_state75 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_boolean_0 = ap_block_state75_io))) then
                    ap_NS_fsm <= ap_ST_fsm_state76;
                else
                    ap_NS_fsm <= ap_ST_fsm_state75;
                end if;
            when ap_ST_fsm_state76 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state76) and (m_axi_gmem2_0_WREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state77;
                else
                    ap_NS_fsm <= ap_ST_fsm_state76;
                end if;
            when ap_ST_fsm_state77 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state77) and (m_axi_gmem2_0_BVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state78;
                else
                    ap_NS_fsm <= ap_ST_fsm_state77;
                end if;
            when ap_ST_fsm_state78 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state78) and (m_axi_gmem2_0_BVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state79;
                else
                    ap_NS_fsm <= ap_ST_fsm_state78;
                end if;
            when ap_ST_fsm_state79 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state79) and (m_axi_gmem2_0_BVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state80;
                else
                    ap_NS_fsm <= ap_ST_fsm_state79;
                end if;
            when ap_ST_fsm_state80 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state80) and (m_axi_gmem2_0_BVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state81;
                else
                    ap_NS_fsm <= ap_ST_fsm_state80;
                end if;
            when ap_ST_fsm_state81 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_boolean_0 = ap_block_state81) and ((icmp_ln263_reg_3262 = ap_const_lv1_1) or (icmp_ln275_fu_2976_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((icmp_ln263_reg_3262 = ap_const_lv1_0) and (icmp_ln275_fu_2976_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_boolean_0 = ap_block_state81))) then
                    ap_NS_fsm <= ap_ST_fsm_state82;
                else
                    ap_NS_fsm <= ap_ST_fsm_state81;
                end if;
            when ap_ST_fsm_state82 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    M_e_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state72, icmp_ln130_1_reg_3321, ap_CS_fsm_state25, ap_CS_fsm_state41, icmp_ln130_2_reg_3489, ap_CS_fsm_state49, ap_CS_fsm_state65, ap_CS_fsm_state69, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_M_e_address0, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_M_e_address0, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_M_e_address0, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_address0, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_M_e_address0, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_M_e_address0, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_M_e_address0, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_address0, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_M_e_address0, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_address0, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_M_e_address0, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_M_e_address0, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_M_e_address0, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_address0, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_address0, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_M_e_address0, ap_predicate_op385_call_state41, ap_predicate_op533_call_state65, ap_CS_fsm_state19, ap_CS_fsm_state21, ap_CS_fsm_state31, ap_CS_fsm_state34, ap_CS_fsm_state37, ap_CS_fsm_state45, ap_CS_fsm_state55, ap_CS_fsm_state58, ap_CS_fsm_state61, M_e_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            M_e_address0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_M_e_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            M_e_address0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state65) and (ap_predicate_op533_call_state65 = ap_const_boolean_1))) then 
            M_e_address0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            M_e_address0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_M_e_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            M_e_address0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_M_e_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            M_e_address0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_M_e_address0;
        elsif (((icmp_ln130_2_reg_3489 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state49))) then 
            M_e_address0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            M_e_address0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_M_e_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) and (ap_predicate_op385_call_state41 = ap_const_boolean_1))) then 
            M_e_address0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            M_e_address0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_M_e_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            M_e_address0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_M_e_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            M_e_address0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_M_e_address0;
        elsif (((icmp_ln130_1_reg_3321 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            M_e_address0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            M_e_address0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_M_e_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            M_e_address0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_M_e_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            M_e_address0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_M_e_address0;
        else 
            M_e_address0 <= M_e_address0_local;
        end if; 
    end process;


    M_e_address0_local_assign_proc : process(ap_CS_fsm_state16, ap_CS_fsm_state23, ap_CS_fsm_state47, zext_ln133_fu_1513_p1, zext_ln134_1_fu_1645_p1, zext_ln174_fu_1986_p1, ap_CS_fsm_state39, zext_ln133_2_fu_2103_p1, zext_ln174_1_fu_2485_p1, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            M_e_address0_local <= zext_ln174_1_fu_2485_p1(17 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            M_e_address0_local <= zext_ln133_2_fu_2103_p1(17 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            M_e_address0_local <= zext_ln174_fu_1986_p1(17 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            M_e_address0_local <= zext_ln134_1_fu_1645_p1(17 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            M_e_address0_local <= zext_ln133_fu_1513_p1(17 - 1 downto 0);
        else 
            M_e_address0_local <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    M_e_address1_assign_proc : process(icmp_ln130_1_reg_3321, ap_CS_fsm_state25, ap_CS_fsm_state41, icmp_ln130_2_reg_3489, ap_CS_fsm_state49, ap_CS_fsm_state65, ap_CS_fsm_state69, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_M_e_address1, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_M_e_address1, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_address1, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_M_e_address1, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_address1, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_M_e_address1, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_address1, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_M_e_address1, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_address1, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_address1, ap_predicate_op385_call_state41, ap_predicate_op533_call_state65, ap_CS_fsm_state19, ap_CS_fsm_state21, ap_CS_fsm_state31, ap_CS_fsm_state45, ap_CS_fsm_state55, M_e_address1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            M_e_address1 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state65) and (ap_predicate_op533_call_state65 = ap_const_boolean_1))) then 
            M_e_address1 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            M_e_address1 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_M_e_address1;
        elsif (((icmp_ln130_2_reg_3489 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state49))) then 
            M_e_address1 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            M_e_address1 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_M_e_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) and (ap_predicate_op385_call_state41 = ap_const_boolean_1))) then 
            M_e_address1 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            M_e_address1 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_M_e_address1;
        elsif (((icmp_ln130_1_reg_3321 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            M_e_address1 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            M_e_address1 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_M_e_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            M_e_address1 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_M_e_address1;
        else 
            M_e_address1 <= M_e_address1_local;
        end if; 
    end process;


    M_e_address1_local_assign_proc : process(ap_CS_fsm_state23, ap_CS_fsm_state38, ap_CS_fsm_state47, ap_CS_fsm_state62, ap_CS_fsm_state67, zext_ln133_1_fu_1604_p1, zext_ln173_fu_1938_p1, zext_ln134_2_fu_2144_p1, zext_ln173_1_fu_2437_p1, zext_ln134_fu_2604_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
            M_e_address1_local <= zext_ln134_fu_2604_p1(17 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            M_e_address1_local <= zext_ln173_1_fu_2437_p1(17 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            M_e_address1_local <= zext_ln134_2_fu_2144_p1(17 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            M_e_address1_local <= zext_ln173_fu_1938_p1(17 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            M_e_address1_local <= zext_ln133_1_fu_1604_p1(17 - 1 downto 0);
        else 
            M_e_address1_local <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    M_e_ce0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state72, icmp_ln130_1_reg_3321, ap_CS_fsm_state25, ap_CS_fsm_state41, icmp_ln130_2_reg_3489, ap_CS_fsm_state49, ap_CS_fsm_state65, ap_CS_fsm_state69, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_M_e_ce0, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_M_e_ce0, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_M_e_ce0, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_ce0, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_M_e_ce0, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_M_e_ce0, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_M_e_ce0, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_ce0, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_M_e_ce0, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_ce0, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_M_e_ce0, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_M_e_ce0, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_M_e_ce0, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_ce0, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_ce0, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_M_e_ce0, ap_predicate_op385_call_state41, ap_predicate_op533_call_state65, ap_CS_fsm_state19, ap_CS_fsm_state21, ap_CS_fsm_state31, ap_CS_fsm_state34, ap_CS_fsm_state37, ap_CS_fsm_state45, ap_CS_fsm_state55, ap_CS_fsm_state58, ap_CS_fsm_state61, M_e_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            M_e_ce0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_M_e_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            M_e_ce0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state65) and (ap_predicate_op533_call_state65 = ap_const_boolean_1))) then 
            M_e_ce0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            M_e_ce0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_M_e_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            M_e_ce0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_M_e_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            M_e_ce0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_M_e_ce0;
        elsif (((icmp_ln130_2_reg_3489 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state49))) then 
            M_e_ce0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            M_e_ce0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_M_e_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) and (ap_predicate_op385_call_state41 = ap_const_boolean_1))) then 
            M_e_ce0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            M_e_ce0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_M_e_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            M_e_ce0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_M_e_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            M_e_ce0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_M_e_ce0;
        elsif (((icmp_ln130_1_reg_3321 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            M_e_ce0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            M_e_ce0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_M_e_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            M_e_ce0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_M_e_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            M_e_ce0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_M_e_ce0;
        else 
            M_e_ce0 <= M_e_ce0_local;
        end if; 
    end process;


    M_e_ce0_local_assign_proc : process(ap_CS_fsm_state16, ap_CS_fsm_state23, ap_CS_fsm_state47, ap_CS_fsm_state39, ap_CS_fsm_state63)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            M_e_ce0_local <= ap_const_logic_1;
        else 
            M_e_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    M_e_ce1_assign_proc : process(icmp_ln130_1_reg_3321, ap_CS_fsm_state25, ap_CS_fsm_state41, icmp_ln130_2_reg_3489, ap_CS_fsm_state49, ap_CS_fsm_state65, ap_CS_fsm_state69, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_M_e_ce1, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_M_e_ce1, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_ce1, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_M_e_ce1, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_ce1, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_M_e_ce1, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_ce1, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_M_e_ce1, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_ce1, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_ce1, ap_predicate_op385_call_state41, ap_predicate_op533_call_state65, ap_CS_fsm_state19, ap_CS_fsm_state21, ap_CS_fsm_state31, ap_CS_fsm_state45, ap_CS_fsm_state55, M_e_ce1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            M_e_ce1 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state65) and (ap_predicate_op533_call_state65 = ap_const_boolean_1))) then 
            M_e_ce1 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            M_e_ce1 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_M_e_ce1;
        elsif (((icmp_ln130_2_reg_3489 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state49))) then 
            M_e_ce1 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            M_e_ce1 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_M_e_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) and (ap_predicate_op385_call_state41 = ap_const_boolean_1))) then 
            M_e_ce1 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            M_e_ce1 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_M_e_ce1;
        elsif (((icmp_ln130_1_reg_3321 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            M_e_ce1 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            M_e_ce1 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_M_e_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            M_e_ce1 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_M_e_ce1;
        else 
            M_e_ce1 <= M_e_ce1_local;
        end if; 
    end process;


    M_e_ce1_local_assign_proc : process(ap_CS_fsm_state23, ap_CS_fsm_state38, ap_CS_fsm_state47, ap_CS_fsm_state62, ap_CS_fsm_state67)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state67) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            M_e_ce1_local <= ap_const_logic_1;
        else 
            M_e_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    M_e_d0_assign_proc : process(icmp_ln130_1_reg_3321, ap_CS_fsm_state25, ap_CS_fsm_state41, icmp_ln130_2_reg_3489, ap_CS_fsm_state49, ap_CS_fsm_state65, ap_CS_fsm_state69, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_d0, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_d0, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_d0, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_d0, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_d0, ap_predicate_op385_call_state41, ap_predicate_op533_call_state65, M_e_d0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            M_e_d0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state65) and (ap_predicate_op533_call_state65 = ap_const_boolean_1))) then 
            M_e_d0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_d0;
        elsif (((icmp_ln130_2_reg_3489 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state49))) then 
            M_e_d0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) and (ap_predicate_op385_call_state41 = ap_const_boolean_1))) then 
            M_e_d0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_d0;
        elsif (((icmp_ln130_1_reg_3321 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            M_e_d0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_d0;
        else 
            M_e_d0 <= M_e_d0_local;
        end if; 
    end process;


    M_e_d0_local_assign_proc : process(ap_CS_fsm_state16, ap_CS_fsm_state23, ap_CS_fsm_state47, ap_CS_fsm_state39, ap_CS_fsm_state63)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            M_e_d0_local <= ap_const_lv32_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            M_e_d0_local <= ap_const_lv32_1;
        else 
            M_e_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    M_e_d1_assign_proc : process(icmp_ln130_1_reg_3321, ap_CS_fsm_state25, ap_CS_fsm_state41, ap_CS_fsm_state65, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_d1, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_d1, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_d1, ap_predicate_op385_call_state41, ap_predicate_op533_call_state65, M_e_d1_local)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state65) and (ap_predicate_op533_call_state65 = ap_const_boolean_1))) then 
            M_e_d1 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) and (ap_predicate_op385_call_state41 = ap_const_boolean_1))) then 
            M_e_d1 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_d1;
        elsif (((icmp_ln130_1_reg_3321 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            M_e_d1 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_d1;
        else 
            M_e_d1 <= M_e_d1_local;
        end if; 
    end process;


    M_e_d1_local_assign_proc : process(ap_CS_fsm_state23, ap_CS_fsm_state38, ap_CS_fsm_state47, ap_CS_fsm_state62, ap_CS_fsm_state67, select_ln134_fu_2556_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
            M_e_d1_local <= select_ln134_fu_2556_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            M_e_d1_local <= ap_const_lv32_FFFFFFFF;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            M_e_d1_local <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            M_e_d1_local <= ap_const_lv32_1;
        else 
            M_e_d1_local <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    M_e_we0_assign_proc : process(icmp_ln130_1_reg_3321, ap_CS_fsm_state25, ap_CS_fsm_state41, icmp_ln130_2_reg_3489, ap_CS_fsm_state49, ap_CS_fsm_state65, ap_CS_fsm_state69, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_we0, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_we0, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_we0, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_we0, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_we0, ap_predicate_op385_call_state41, ap_predicate_op533_call_state65, M_e_we0_out)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            M_e_we0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state65) and (ap_predicate_op533_call_state65 = ap_const_boolean_1))) then 
            M_e_we0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_we0;
        elsif (((icmp_ln130_2_reg_3489 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state49))) then 
            M_e_we0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) and (ap_predicate_op385_call_state41 = ap_const_boolean_1))) then 
            M_e_we0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_we0;
        elsif (((icmp_ln130_1_reg_3321 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            M_e_we0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_we0;
        else 
            M_e_we0 <= (ap_const_logic_0 or M_e_we0_out);
        end if; 
    end process;


    M_e_we0_local_assign_proc : process(cmp2_i140_i_i_reg_3205, ap_CS_fsm_state16, icmp_ln263_fu_1449_p2, icmp_ln130_1_fu_1580_p2, ap_CS_fsm_state23, icmp_ln130_2_fu_2079_p2, ap_CS_fsm_state47, icmp_ln225_fu_1390_p2, icmp_ln130_fu_1459_p2, ap_CS_fsm_state39, ap_CS_fsm_state63)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state39) or ((icmp_ln130_2_fu_2079_p2 = ap_const_lv1_1) and (cmp2_i140_i_i_reg_3205 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state47)) or ((icmp_ln130_1_fu_1580_p2 = ap_const_lv1_1) and (cmp2_i140_i_i_reg_3205 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((icmp_ln263_fu_1449_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln130_fu_1459_p2 = ap_const_lv1_1) and (icmp_ln225_fu_1390_p2 = ap_const_lv1_0)))) then 
            M_e_we0_local <= ap_const_logic_1;
        else 
            M_e_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    M_e_we0_out <= M_e_we0_local;

    M_e_we1_assign_proc : process(icmp_ln130_1_reg_3321, ap_CS_fsm_state25, ap_CS_fsm_state41, ap_CS_fsm_state65, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_we1, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_we1, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_we1, ap_predicate_op385_call_state41, ap_predicate_op533_call_state65, M_e_we1_out)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state65) and (ap_predicate_op533_call_state65 = ap_const_boolean_1))) then 
            M_e_we1 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) and (ap_predicate_op385_call_state41 = ap_const_boolean_1))) then 
            M_e_we1 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_we1;
        elsif (((icmp_ln130_1_reg_3321 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            M_e_we1 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_we1;
        else 
            M_e_we1 <= (ap_const_logic_0 or M_e_we1_out);
        end if; 
    end process;


    M_e_we1_local_assign_proc : process(cmp2_i140_i_i_reg_3205, icmp_ln130_1_fu_1580_p2, ap_CS_fsm_state23, ap_CS_fsm_state38, and_ln172_fu_1877_p2, empty_49_fu_1895_p2, icmp_ln130_2_fu_2079_p2, ap_CS_fsm_state47, ap_CS_fsm_state62, and_ln172_1_fu_2376_p2, empty_53_fu_2394_p2, ap_CS_fsm_state67)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state67) or ((empty_53_fu_2394_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln172_1_fu_2376_p2) and (ap_const_logic_1 = ap_CS_fsm_state62)) or ((icmp_ln130_2_fu_2079_p2 = ap_const_lv1_1) and (cmp2_i140_i_i_reg_3205 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state47)) or ((empty_49_fu_1895_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln172_fu_1877_p2) and (ap_const_logic_1 = ap_CS_fsm_state38)) or ((icmp_ln130_1_fu_1580_p2 = ap_const_lv1_1) and (cmp2_i140_i_i_reg_3205 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state23)))) then 
            M_e_we1_local <= ap_const_logic_1;
        else 
            M_e_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    M_e_we1_out <= M_e_we1_local;

    M_t_o_assign_proc : process(M_t_i, icmp_ln130_1_reg_3321, ap_CS_fsm_state25, t_old_reg_3389, ap_CS_fsm_state38, and_ln172_fu_1877_p2, empty_49_fu_1895_p2, icmp_ln130_2_reg_3489, ap_CS_fsm_state49, t_old_1_reg_3557, ap_CS_fsm_state62, and_ln172_1_fu_2376_p2, empty_53_fu_2394_p2, add_ln148_fu_2641_p2, ap_CS_fsm_state69, add_ln148_1_fu_1675_p2, add_ln148_2_fu_2174_p2)
    begin
        if (((icmp_ln130_1_reg_3321 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            M_t_o <= add_ln148_1_fu_1675_p2;
        elsif (((empty_49_fu_1895_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln172_fu_1877_p2) and (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            M_t_o <= t_old_reg_3389;
        elsif (((icmp_ln130_2_reg_3489 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state49))) then 
            M_t_o <= add_ln148_2_fu_2174_p2;
        elsif (((empty_53_fu_2394_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln172_1_fu_2376_p2) and (ap_const_logic_1 = ap_CS_fsm_state62))) then 
            M_t_o <= t_old_1_reg_3557;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            M_t_o <= add_ln148_fu_2641_p2;
        else 
            M_t_o <= M_t_i;
        end if; 
    end process;


    M_t_o_ap_vld_assign_proc : process(icmp_ln130_1_reg_3321, ap_CS_fsm_state25, ap_CS_fsm_state38, and_ln172_fu_1877_p2, empty_49_fu_1895_p2, icmp_ln130_2_reg_3489, ap_CS_fsm_state49, ap_CS_fsm_state62, and_ln172_1_fu_2376_p2, empty_53_fu_2394_p2, ap_CS_fsm_state69, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_done, ap_block_state25_on_subcall_done, ap_block_state49_on_subcall_done)
    begin
        if ((((empty_53_fu_2394_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln172_1_fu_2376_p2) and (ap_const_logic_1 = ap_CS_fsm_state62)) or ((empty_49_fu_1895_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln172_fu_1877_p2) and (ap_const_logic_1 = ap_CS_fsm_state38)) or ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state69)) or ((icmp_ln130_2_reg_3489 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state49) and (ap_const_boolean_0 = ap_block_state49_on_subcall_done)) or ((icmp_ln130_1_reg_3321 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state25) and (ap_const_boolean_0 = ap_block_state25_on_subcall_done)))) then 
            M_t_o_ap_vld <= ap_const_logic_1;
        else 
            M_t_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    R_1_fu_1688_p2 <= std_logic_vector(unsigned(M_rows) + unsigned(ap_phi_mux_empty_46_phi_fu_537_p4));
    R_2_fu_2187_p2 <= std_logic_vector(unsigned(M_rows) + unsigned(ap_phi_mux_empty_50_phi_fu_710_p4));
    R_fu_1377_p2 <= std_logic_vector(unsigned(M_t_i) + unsigned(M_rows));
    add_ln118_1_fu_1746_p2 <= std_logic_vector(unsigned(p_shl14_fu_1726_p3) + unsigned(p_shl15_fu_1738_p3));
    add_ln118_2_fu_2245_p2 <= std_logic_vector(unsigned(p_shl24_fu_2225_p3) + unsigned(p_shl25_fu_2237_p3));
    add_ln118_fu_1429_p2 <= std_logic_vector(unsigned(p_shl_fu_1409_p3) + unsigned(p_shl7_fu_1421_p3));
    add_ln120_5_fu_2132_p2 <= std_logic_vector(unsigned(p_shl22_fu_2112_p3) + unsigned(p_shl23_fu_2124_p3));
    add_ln120_fu_1633_p2 <= std_logic_vector(unsigned(p_shl12_fu_1613_p3) + unsigned(p_shl13_fu_1625_p3));
    add_ln133_1_fu_1599_p2 <= std_logic_vector(unsigned(trunc_ln118_2_reg_3251) + unsigned(trunc_ln133_4_fu_1595_p1));
    add_ln133_2_fu_2098_p2 <= std_logic_vector(unsigned(trunc_ln118_2_reg_3251) + unsigned(trunc_ln133_5_fu_2094_p1));
    add_ln133_3_fu_1493_p2 <= std_logic_vector(unsigned(p_shl8_fu_1473_p3) + unsigned(p_shl9_fu_1485_p3));
    add_ln133_fu_1507_p2 <= std_logic_vector(unsigned(trunc_ln133_2_fu_1499_p1) + unsigned(trunc_ln133_3_fu_1503_p1));
    add_ln134_1_fu_1639_p2 <= std_logic_vector(unsigned(add_ln120_fu_1633_p2) + unsigned(trunc_ln133_4_fu_1595_p1));
    add_ln134_2_fu_2138_p2 <= std_logic_vector(unsigned(add_ln120_5_fu_2132_p2) + unsigned(trunc_ln133_5_fu_2094_p1));
    add_ln134_3_fu_2589_p2 <= std_logic_vector(unsigned(p_shl10_fu_2569_p3) + unsigned(p_shl11_fu_2581_p3));
    add_ln134_fu_2599_p2 <= std_logic_vector(unsigned(trunc_ln134_2_fu_2595_p1) + unsigned(trunc_ln133_3_reg_3284));
    add_ln136_1_fu_1668_p2 <= std_logic_vector(unsigned(tmp_8_fu_1650_p3) + unsigned(zext_ln136_1_fu_1664_p1));
    add_ln136_2_fu_2167_p2 <= std_logic_vector(unsigned(tmp_13_fu_2149_p3) + unsigned(zext_ln136_2_fu_2163_p1));
    add_ln136_fu_2634_p2 <= std_logic_vector(unsigned(tmp_5_fu_2616_p3) + unsigned(zext_ln136_fu_2630_p1));
    add_ln148_1_fu_1675_p2 <= std_logic_vector(unsigned(M_t_load_4_i_reg_474) + unsigned(ap_const_lv32_1));
    add_ln148_2_fu_2174_p2 <= std_logic_vector(unsigned(M_t_load_6_i_reg_651) + unsigned(ap_const_lv32_1));
    add_ln148_fu_2641_p2 <= std_logic_vector(unsigned(M_t_load_2_i_reg_380) + unsigned(ap_const_lv32_1));
    add_ln173_1_fu_2432_p2 <= std_logic_vector(unsigned(trunc_ln173_5_fu_2428_p1) + unsigned(trunc_ln158_1_reg_3583));
    add_ln173_2_fu_1923_p2 <= std_logic_vector(unsigned(p_shl18_fu_1904_p3) + unsigned(p_shl19_fu_1915_p3));
    add_ln173_3_fu_2422_p2 <= std_logic_vector(unsigned(p_shl28_fu_2403_p3) + unsigned(p_shl29_fu_2414_p3));
    add_ln173_fu_1933_p2 <= std_logic_vector(unsigned(trunc_ln173_2_fu_1929_p1) + unsigned(trunc_ln158_reg_3416));
    add_ln174_1_fu_2481_p2 <= std_logic_vector(unsigned(trunc_ln174_5_reg_3627) + unsigned(trunc_ln158_1_reg_3583));
    add_ln174_2_fu_1967_p2 <= std_logic_vector(unsigned(p_shl20_fu_1947_p3) + unsigned(p_shl21_fu_1959_p3));
    add_ln174_3_fu_2466_p2 <= std_logic_vector(unsigned(p_shl30_fu_2446_p3) + unsigned(p_shl31_fu_2458_p3));
    add_ln174_fu_1982_p2 <= std_logic_vector(unsigned(trunc_ln174_2_reg_3459) + unsigned(trunc_ln158_reg_3416));
    add_ln177_1_fu_2322_p2 <= std_logic_vector(unsigned(p_shl26_fu_2302_p3) + unsigned(p_shl27_fu_2314_p3));
    add_ln177_fu_1823_p2 <= std_logic_vector(unsigned(p_shl16_fu_1803_p3) + unsigned(p_shl17_fu_1815_p3));
    add_ln192_1_fu_2255_p2 <= std_logic_vector(unsigned(indvars_iv339_i_reg_738) + unsigned(ap_const_lv32_1));
    add_ln192_2_fu_1697_p2 <= std_logic_vector(unsigned(tripcount_iv_in_reg_545) + unsigned(ap_const_lv33_1FFFFFFFF));
    add_ln192_3_fu_2196_p2 <= std_logic_vector(unsigned(tripcount_iv11_in_reg_718) + unsigned(ap_const_lv33_1FFFFFFFF));
    add_ln192_fu_1756_p2 <= std_logic_vector(unsigned(indvars_iv309_i_reg_565) + unsigned(ap_const_lv32_1));
    add_ln193_2_fu_2211_p2 <= std_logic_vector(unsigned(i_2_reg_727) + unsigned(ap_const_lv31_1));
    add_ln193_fu_1712_p2 <= std_logic_vector(unsigned(i_1_reg_554) + unsigned(ap_const_lv31_1));
    add_ln224_fu_1528_p2 <= std_logic_vector(unsigned(indvars_iv357_i_reg_401) + unsigned(ap_const_lv32_1));
    add_ln225_1_fu_2540_p2 <= std_logic_vector(unsigned(j_reg_464) + unsigned(ap_const_lv64_1));
    add_ln225_fu_1395_p2 <= std_logic_vector(unsigned(i_reg_390) + unsigned(ap_const_lv31_1));
    add_ln252_fu_1177_p2 <= std_logic_vector(unsigned(debug_dram) + unsigned(ap_const_lv64_4));
    add_ln253_fu_1251_p2 <= std_logic_vector(unsigned(debug_dram) + unsigned(ap_const_lv64_8));
    add_ln254_fu_1284_p2 <= std_logic_vector(unsigned(debug_dram) + unsigned(ap_const_lv64_C));
    add_ln255_fu_1309_p2 <= std_logic_vector(unsigned(debug_dram) + unsigned(ap_const_lv64_10));
    add_ln260_fu_2982_p2 <= std_logic_vector(unsigned(iter_load_1_reg_3736) + unsigned(ap_const_lv32_1));
    add_ln268_fu_2685_p2 <= std_logic_vector(signed(sext_ln268_fu_2681_p1) + signed(debug_dram));
    add_ln269_1_fu_2784_p2 <= std_logic_vector(signed(sext_ln269_fu_2780_p1) + signed(debug_dram));
    add_ln269_fu_2767_p2 <= std_logic_vector(unsigned(base_reg_3678) + unsigned(ap_const_lv32_1));
    add_ln270_1_fu_2826_p2 <= std_logic_vector(signed(sext_ln270_fu_2822_p1) + signed(debug_dram));
    add_ln270_fu_2809_p2 <= std_logic_vector(unsigned(base_reg_3678) + unsigned(ap_const_lv32_2));
    add_ln271_1_fu_2868_p2 <= std_logic_vector(signed(sext_ln271_fu_2864_p1) + signed(debug_dram));
    add_ln271_fu_2851_p2 <= std_logic_vector(unsigned(base_reg_3678) + unsigned(ap_const_lv32_3));
    add_ln272_1_fu_2918_p2 <= std_logic_vector(signed(sext_ln272_fu_2914_p1) + signed(debug_dram));
    add_ln272_fu_2901_p2 <= std_logic_vector(unsigned(base_reg_3678) + unsigned(ap_const_lv32_4));
    add_ln275_1_fu_2970_p2 <= std_logic_vector(unsigned(add_ln275_2_fu_2964_p2) + unsigned(ap_const_lv32_32));
    add_ln275_2_fu_2964_p2 <= std_logic_vector(unsigned(shl_ln275_fu_2952_p2) + unsigned(shl_ln275_1_fu_2958_p2));
    add_ln275_fu_2947_p2 <= std_logic_vector(unsigned(M_rows) + unsigned(M_t_load_3_reg_884));
    and_ln172_1_fu_2376_p2 <= (xor_ln172_1_fu_2365_p2 and icmp_ln172_1_fu_2371_p2);
    and_ln172_fu_1877_p2 <= (xor_ln172_fu_1866_p2 and icmp_ln172_fu_1872_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state51 <= ap_CS_fsm(50);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_CS_fsm_state55 <= ap_CS_fsm(54);
    ap_CS_fsm_state56 <= ap_CS_fsm(55);
    ap_CS_fsm_state57 <= ap_CS_fsm(56);
    ap_CS_fsm_state58 <= ap_CS_fsm(57);
    ap_CS_fsm_state59 <= ap_CS_fsm(58);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state60 <= ap_CS_fsm(59);
    ap_CS_fsm_state61 <= ap_CS_fsm(60);
    ap_CS_fsm_state62 <= ap_CS_fsm(61);
    ap_CS_fsm_state63 <= ap_CS_fsm(62);
    ap_CS_fsm_state64 <= ap_CS_fsm(63);
    ap_CS_fsm_state65 <= ap_CS_fsm(64);
    ap_CS_fsm_state66 <= ap_CS_fsm(65);
    ap_CS_fsm_state67 <= ap_CS_fsm(66);
    ap_CS_fsm_state68 <= ap_CS_fsm(67);
    ap_CS_fsm_state69 <= ap_CS_fsm(68);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state70 <= ap_CS_fsm(69);
    ap_CS_fsm_state71 <= ap_CS_fsm(70);
    ap_CS_fsm_state72 <= ap_CS_fsm(71);
    ap_CS_fsm_state73 <= ap_CS_fsm(72);
    ap_CS_fsm_state74 <= ap_CS_fsm(73);
    ap_CS_fsm_state75 <= ap_CS_fsm(74);
    ap_CS_fsm_state76 <= ap_CS_fsm(75);
    ap_CS_fsm_state77 <= ap_CS_fsm(76);
    ap_CS_fsm_state78 <= ap_CS_fsm(77);
    ap_CS_fsm_state79 <= ap_CS_fsm(78);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state80 <= ap_CS_fsm(79);
    ap_CS_fsm_state81 <= ap_CS_fsm(80);
    ap_CS_fsm_state82 <= ap_CS_fsm(81);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state30 <= ap_NS_fsm(29);
    ap_NS_fsm_state54 <= ap_NS_fsm(53);

    ap_ST_fsm_state10_blk_assign_proc : process(m_axi_gmem2_0_BVALID)
    begin
        if ((m_axi_gmem2_0_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state11_blk_assign_proc : process(m_axi_gmem2_0_BVALID)
    begin
        if ((m_axi_gmem2_0_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state12_blk_assign_proc : process(m_axi_gmem2_0_BVALID)
    begin
        if ((m_axi_gmem2_0_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state13_blk_assign_proc : process(m_axi_gmem2_0_BVALID)
    begin
        if ((m_axi_gmem2_0_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state14_blk_assign_proc : process(ap_block_state14)
    begin
        if ((ap_const_boolean_1 = ap_block_state14)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;

    ap_ST_fsm_state19_blk_assign_proc : process(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_ap_done)
    begin
        if ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state19_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state19_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;

    ap_ST_fsm_state21_blk_assign_proc : process(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_ap_done)
    begin
        if ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state21_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state21_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;

    ap_ST_fsm_state25_blk_assign_proc : process(ap_block_state25_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state25_on_subcall_done)) then 
            ap_ST_fsm_state25_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state25_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;

    ap_ST_fsm_state31_blk_assign_proc : process(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_ap_done)
    begin
        if ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state31_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state31_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;

    ap_ST_fsm_state34_blk_assign_proc : process(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_ap_done)
    begin
        if ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state34_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state34_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;

    ap_ST_fsm_state37_blk_assign_proc : process(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_ap_done)
    begin
        if ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state37_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state37_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;

    ap_ST_fsm_state41_blk_assign_proc : process(ap_block_state41_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state41_on_subcall_done)) then 
            ap_ST_fsm_state41_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state41_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;

    ap_ST_fsm_state45_blk_assign_proc : process(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_ap_done)
    begin
        if ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state45_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state45_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;

    ap_ST_fsm_state49_blk_assign_proc : process(ap_block_state49_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state49_on_subcall_done)) then 
            ap_ST_fsm_state49_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state49_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state4_blk_assign_proc : process(ap_block_state4_io)
    begin
        if ((ap_const_boolean_1 = ap_block_state4_io)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;
    ap_ST_fsm_state52_blk <= ap_const_logic_0;
    ap_ST_fsm_state53_blk <= ap_const_logic_0;
    ap_ST_fsm_state54_blk <= ap_const_logic_0;

    ap_ST_fsm_state55_blk_assign_proc : process(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_ap_done)
    begin
        if ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state55_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state55_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state56_blk <= ap_const_logic_0;
    ap_ST_fsm_state57_blk <= ap_const_logic_0;

    ap_ST_fsm_state58_blk_assign_proc : process(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_ap_done)
    begin
        if ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state58_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state58_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state59_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(ap_block_state5_io)
    begin
        if ((ap_const_boolean_1 = ap_block_state5_io)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state60_blk <= ap_const_logic_0;

    ap_ST_fsm_state61_blk_assign_proc : process(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_ap_done)
    begin
        if ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state61_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state61_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state62_blk <= ap_const_logic_0;
    ap_ST_fsm_state63_blk <= ap_const_logic_0;
    ap_ST_fsm_state64_blk <= ap_const_logic_0;

    ap_ST_fsm_state65_blk_assign_proc : process(ap_block_state65_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state65_on_subcall_done)) then 
            ap_ST_fsm_state65_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state65_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state66_blk <= ap_const_logic_0;
    ap_ST_fsm_state67_blk <= ap_const_logic_0;
    ap_ST_fsm_state68_blk <= ap_const_logic_0;

    ap_ST_fsm_state69_blk_assign_proc : process(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_done)
    begin
        if ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state69_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state69_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state6_blk_assign_proc : process(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_done, ap_block_state6_io)
    begin
        if (((ap_const_boolean_1 = ap_block_state6_io) or (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_done = ap_const_logic_0))) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state70_blk <= ap_const_logic_0;

    ap_ST_fsm_state71_blk_assign_proc : process(m_axi_gmem2_0_AWREADY)
    begin
        if ((m_axi_gmem2_0_AWREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state71_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state71_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state72_blk_assign_proc : process(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_done, ap_block_state72_io)
    begin
        if (((ap_const_boolean_1 = ap_block_state72_io) or (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_done = ap_const_logic_0))) then 
            ap_ST_fsm_state72_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state72_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state73_blk_assign_proc : process(ap_block_state73_io)
    begin
        if ((ap_const_boolean_1 = ap_block_state73_io)) then 
            ap_ST_fsm_state73_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state73_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state74_blk_assign_proc : process(ap_block_state74_io)
    begin
        if ((ap_const_boolean_1 = ap_block_state74_io)) then 
            ap_ST_fsm_state74_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state74_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state75_blk_assign_proc : process(ap_block_state75_io)
    begin
        if ((ap_const_boolean_1 = ap_block_state75_io)) then 
            ap_ST_fsm_state75_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state75_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state76_blk_assign_proc : process(m_axi_gmem2_0_WREADY)
    begin
        if ((m_axi_gmem2_0_WREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state76_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state76_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state77_blk_assign_proc : process(m_axi_gmem2_0_BVALID)
    begin
        if ((m_axi_gmem2_0_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state77_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state77_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state78_blk_assign_proc : process(m_axi_gmem2_0_BVALID)
    begin
        if ((m_axi_gmem2_0_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state78_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state78_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state79_blk_assign_proc : process(m_axi_gmem2_0_BVALID)
    begin
        if ((m_axi_gmem2_0_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state79_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state79_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state7_blk_assign_proc : process(ap_block_state7_io)
    begin
        if ((ap_const_boolean_1 = ap_block_state7_io)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state80_blk_assign_proc : process(m_axi_gmem2_0_BVALID)
    begin
        if ((m_axi_gmem2_0_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state80_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state80_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state81_blk_assign_proc : process(ap_block_state81)
    begin
        if ((ap_const_boolean_1 = ap_block_state81)) then 
            ap_ST_fsm_state81_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state81_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state82_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(ap_block_state8_io)
    begin
        if ((ap_const_boolean_1 = ap_block_state8_io)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state9_blk_assign_proc : process(m_axi_gmem2_0_WREADY)
    begin
        if ((m_axi_gmem2_0_WREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state14_assign_proc : process(m_axi_gmem2_0_BVALID, icmp_ln249_reg_3092)
    begin
                ap_block_state14 <= ((icmp_ln249_reg_3092 = ap_const_lv1_0) and (m_axi_gmem2_0_BVALID = ap_const_logic_0));
    end process;


    ap_block_state25_on_subcall_done_assign_proc : process(icmp_ln130_1_reg_3321, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_ap_done)
    begin
                ap_block_state25_on_subcall_done <= ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_ap_done = ap_const_logic_0) and (icmp_ln130_1_reg_3321 = ap_const_lv1_1));
    end process;


    ap_block_state41_on_subcall_done_assign_proc : process(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_ap_done, ap_predicate_op385_call_state41)
    begin
                ap_block_state41_on_subcall_done <= ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_ap_done = ap_const_logic_0) and (ap_predicate_op385_call_state41 = ap_const_boolean_1));
    end process;


    ap_block_state49_on_subcall_done_assign_proc : process(icmp_ln130_2_reg_3489, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_ap_done)
    begin
                ap_block_state49_on_subcall_done <= ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_ap_done = ap_const_logic_0) and (icmp_ln130_2_reg_3489 = ap_const_lv1_1));
    end process;


    ap_block_state4_io_assign_proc : process(m_axi_gmem2_0_AWREADY, icmp_ln249_reg_3092)
    begin
                ap_block_state4_io <= ((icmp_ln249_reg_3092 = ap_const_lv1_0) and (m_axi_gmem2_0_AWREADY = ap_const_logic_0));
    end process;


    ap_block_state5_io_assign_proc : process(m_axi_gmem2_0_AWREADY, m_axi_gmem2_0_WREADY)
    begin
                ap_block_state5_io <= ((m_axi_gmem2_0_WREADY = ap_const_logic_0) or (m_axi_gmem2_0_AWREADY = ap_const_logic_0));
    end process;


    ap_block_state65_on_subcall_done_assign_proc : process(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_ap_done, ap_predicate_op533_call_state65)
    begin
                ap_block_state65_on_subcall_done <= ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_ap_done = ap_const_logic_0) and (ap_predicate_op533_call_state65 = ap_const_boolean_1));
    end process;


    ap_block_state6_io_assign_proc : process(m_axi_gmem2_0_AWREADY, m_axi_gmem2_0_WREADY)
    begin
                ap_block_state6_io <= ((m_axi_gmem2_0_WREADY = ap_const_logic_0) or (m_axi_gmem2_0_AWREADY = ap_const_logic_0));
    end process;


    ap_block_state72_io_assign_proc : process(m_axi_gmem2_0_AWREADY, m_axi_gmem2_0_WREADY)
    begin
                ap_block_state72_io <= ((m_axi_gmem2_0_WREADY = ap_const_logic_0) or (m_axi_gmem2_0_AWREADY = ap_const_logic_0));
    end process;


    ap_block_state73_io_assign_proc : process(m_axi_gmem2_0_AWREADY, m_axi_gmem2_0_WREADY)
    begin
                ap_block_state73_io <= ((m_axi_gmem2_0_WREADY = ap_const_logic_0) or (m_axi_gmem2_0_AWREADY = ap_const_logic_0));
    end process;


    ap_block_state74_io_assign_proc : process(m_axi_gmem2_0_AWREADY, m_axi_gmem2_0_WREADY)
    begin
                ap_block_state74_io <= ((m_axi_gmem2_0_WREADY = ap_const_logic_0) or (m_axi_gmem2_0_AWREADY = ap_const_logic_0));
    end process;


    ap_block_state75_io_assign_proc : process(m_axi_gmem2_0_AWREADY, m_axi_gmem2_0_WREADY)
    begin
                ap_block_state75_io <= ((m_axi_gmem2_0_WREADY = ap_const_logic_0) or (m_axi_gmem2_0_AWREADY = ap_const_logic_0));
    end process;


    ap_block_state7_io_assign_proc : process(m_axi_gmem2_0_AWREADY, m_axi_gmem2_0_WREADY)
    begin
                ap_block_state7_io <= ((m_axi_gmem2_0_WREADY = ap_const_logic_0) or (m_axi_gmem2_0_AWREADY = ap_const_logic_0));
    end process;


    ap_block_state81_assign_proc : process(m_axi_gmem2_0_BVALID, ap_predicate_op669_writeresp_state81)
    begin
                ap_block_state81 <= ((ap_predicate_op669_writeresp_state81 = ap_const_boolean_1) and (m_axi_gmem2_0_BVALID = ap_const_logic_0));
    end process;


    ap_block_state8_io_assign_proc : process(m_axi_gmem2_0_AWREADY, m_axi_gmem2_0_WREADY)
    begin
                ap_block_state8_io <= ((m_axi_gmem2_0_WREADY = ap_const_logic_0) or (m_axi_gmem2_0_AWREADY = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state81, icmp_ln263_reg_3262, ap_block_state81, icmp_ln275_fu_2976_p2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_boolean_0 = ap_block_state81) and ((icmp_ln263_reg_3262 = ap_const_lv1_1) or (icmp_ln275_fu_2976_p2 = ap_const_lv1_1))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_M_t_load_4_i4_phi_fu_827_p4_assign_proc : process(icmp_ln233_reg_3475, ap_CS_fsm_state66, ap_phi_mux_M_t_load_4_i5_phi_fu_799_p6, M_t_load_4_i4_reg_823)
    begin
        if (((icmp_ln233_reg_3475 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state66))) then 
            ap_phi_mux_M_t_load_4_i4_phi_fu_827_p4 <= ap_phi_mux_M_t_load_4_i5_phi_fu_799_p6;
        else 
            ap_phi_mux_M_t_load_4_i4_phi_fu_827_p4 <= M_t_load_4_i4_reg_823;
        end if; 
    end process;


    ap_phi_mux_M_t_load_4_i5_phi_fu_799_p6_assign_proc : process(cmp2_i140_i_i_reg_3205, icmp_ln233_reg_3475, icmp_ln209_1_reg_3479, ap_CS_fsm_state66, M_t_load_4_i10_reg_783, M_t_load_4_i5_reg_796)
    begin
        if (((icmp_ln209_1_reg_3479 = ap_const_lv1_0) and (icmp_ln233_reg_3475 = ap_const_lv1_1) and (cmp2_i140_i_i_reg_3205 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state66))) then 
            ap_phi_mux_M_t_load_4_i5_phi_fu_799_p6 <= M_t_load_4_i10_reg_783;
        else 
            ap_phi_mux_M_t_load_4_i5_phi_fu_799_p6 <= M_t_load_4_i5_reg_796;
        end if; 
    end process;


    ap_phi_mux_M_t_load_6_i_phi_fu_654_p4_assign_proc : process(icmp_ln229_reg_3308, ap_CS_fsm_state43, M_t_load_4_i7_reg_624, M_t_load_6_i_reg_651)
    begin
        if (((icmp_ln229_reg_3308 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            ap_phi_mux_M_t_load_6_i_phi_fu_654_p4 <= M_t_load_4_i7_reg_624;
        else 
            ap_phi_mux_M_t_load_6_i_phi_fu_654_p4 <= M_t_load_6_i_reg_651;
        end if; 
    end process;


    ap_phi_mux_best_score_3_phi_fu_699_p4_assign_proc : process(icmp_ln229_reg_3308, ap_CS_fsm_state43, best_score_2_fu_2031_p3, best_score_3_reg_696)
    begin
        if (((icmp_ln229_reg_3308 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            ap_phi_mux_best_score_3_phi_fu_699_p4 <= best_score_2_fu_2031_p3;
        else 
            ap_phi_mux_best_score_3_phi_fu_699_p4 <= best_score_3_reg_696;
        end if; 
    end process;


    ap_phi_mux_best_score_5_phi_fu_876_p4_assign_proc : process(icmp_ln233_reg_3475, ap_CS_fsm_state66, best_score_4_fu_2531_p3, best_score_5_reg_872)
    begin
        if (((icmp_ln233_reg_3475 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state66))) then 
            ap_phi_mux_best_score_5_phi_fu_876_p4 <= best_score_4_fu_2531_p3;
        else 
            ap_phi_mux_best_score_5_phi_fu_876_p4 <= best_score_5_reg_872;
        end if; 
    end process;


    ap_phi_mux_empty_46_phi_fu_537_p4_assign_proc : process(icmp_ln130_1_reg_3321, ap_CS_fsm_state25, add_ln148_1_fu_1675_p2, empty_46_reg_534)
    begin
        if (((icmp_ln130_1_reg_3321 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            ap_phi_mux_empty_46_phi_fu_537_p4 <= add_ln148_1_fu_1675_p2;
        else 
            ap_phi_mux_empty_46_phi_fu_537_p4 <= empty_46_reg_534;
        end if; 
    end process;


    ap_phi_mux_empty_50_phi_fu_710_p4_assign_proc : process(icmp_ln130_2_reg_3489, ap_CS_fsm_state49, add_ln148_2_fu_2174_p2, empty_50_reg_707)
    begin
        if (((icmp_ln130_2_reg_3489 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state49))) then 
            ap_phi_mux_empty_50_phi_fu_710_p4 <= add_ln148_2_fu_2174_p2;
        else 
            ap_phi_mux_empty_50_phi_fu_710_p4 <= empty_50_reg_707;
        end if; 
    end process;


    ap_phi_mux_move_type_2_phi_fu_592_p4_assign_proc : process(icmp_ln164_reg_3437, ap_CS_fsm_state38, move_type_2_reg_588, move_type_1_loc_fu_192)
    begin
        if (((icmp_ln164_reg_3437 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            ap_phi_mux_move_type_2_phi_fu_592_p4 <= move_type_1_loc_fu_192;
        else 
            ap_phi_mux_move_type_2_phi_fu_592_p4 <= move_type_2_reg_588;
        end if; 
    end process;


    ap_phi_mux_move_type_phi_fu_765_p4_assign_proc : process(icmp_ln164_1_reg_3605, ap_CS_fsm_state62, move_type_reg_761, move_type_4_loc_fu_172)
    begin
        if (((icmp_ln164_1_reg_3605 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state62))) then 
            ap_phi_mux_move_type_phi_fu_765_p4 <= move_type_4_loc_fu_172;
        else 
            ap_phi_mux_move_type_phi_fu_765_p4 <= move_type_reg_761;
        end if; 
    end process;


    ap_phi_mux_r1_3_phi_fu_666_p4_assign_proc : process(icmp_ln229_reg_3308, ap_CS_fsm_state43, r1_2_fu_2001_p3, r1_3_reg_663)
    begin
        if (((icmp_ln229_reg_3308 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            ap_phi_mux_r1_3_phi_fu_666_p4 <= r1_2_fu_2001_p3;
        else 
            ap_phi_mux_r1_3_phi_fu_666_p4 <= r1_3_reg_663;
        end if; 
    end process;


    ap_phi_mux_r1_5_phi_fu_840_p4_assign_proc : process(icmp_ln233_reg_3475, ap_CS_fsm_state66, r1_4_fu_2501_p3, r1_5_reg_836)
    begin
        if (((icmp_ln233_reg_3475 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state66))) then 
            ap_phi_mux_r1_5_phi_fu_840_p4 <= r1_4_fu_2501_p3;
        else 
            ap_phi_mux_r1_5_phi_fu_840_p4 <= r1_5_reg_836;
        end if; 
    end process;


    ap_phi_mux_r2_3_phi_fu_677_p4_assign_proc : process(icmp_ln229_reg_3308, ap_CS_fsm_state43, r2_2_fu_2013_p3, r2_3_reg_674)
    begin
        if (((icmp_ln229_reg_3308 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            ap_phi_mux_r2_3_phi_fu_677_p4 <= r2_2_fu_2013_p3;
        else 
            ap_phi_mux_r2_3_phi_fu_677_p4 <= r2_3_reg_674;
        end if; 
    end process;


    ap_phi_mux_r2_5_phi_fu_852_p4_assign_proc : process(icmp_ln233_reg_3475, ap_CS_fsm_state66, r2_4_fu_2513_p3, r2_5_reg_848)
    begin
        if (((icmp_ln233_reg_3475 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state66))) then 
            ap_phi_mux_r2_5_phi_fu_852_p4 <= r2_4_fu_2513_p3;
        else 
            ap_phi_mux_r2_5_phi_fu_852_p4 <= r2_5_reg_848;
        end if; 
    end process;


    ap_phi_mux_rec_idx_phi_fu_372_p4_assign_proc : process(icmp_ln249_reg_3092, ap_CS_fsm_state14, rec_idx_reg_368)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) and (icmp_ln249_reg_3092 = ap_const_lv1_0))) then 
            ap_phi_mux_rec_idx_phi_fu_372_p4 <= ap_const_lv1_1;
        else 
            ap_phi_mux_rec_idx_phi_fu_372_p4 <= rec_idx_reg_368;
        end if; 
    end process;


    ap_phi_mux_row2_2_phi_fu_603_p4_assign_proc : process(icmp_ln164_reg_3437, ap_CS_fsm_state38, row2_2_reg_599, row2_1_loc_fu_188)
    begin
        if (((icmp_ln164_reg_3437 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            ap_phi_mux_row2_2_phi_fu_603_p4 <= row2_1_loc_fu_188;
        else 
            ap_phi_mux_row2_2_phi_fu_603_p4 <= row2_2_reg_599;
        end if; 
    end process;


    ap_phi_mux_row2_phi_fu_776_p4_assign_proc : process(icmp_ln164_1_reg_3605, ap_CS_fsm_state62, row2_reg_772, row2_4_loc_fu_168)
    begin
        if (((icmp_ln164_1_reg_3605 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state62))) then 
            ap_phi_mux_row2_phi_fu_776_p4 <= row2_4_loc_fu_168;
        else 
            ap_phi_mux_row2_phi_fu_776_p4 <= row2_reg_772;
        end if; 
    end process;


    ap_phi_mux_s_phi_fu_814_p6_assign_proc : process(cmp2_i140_i_i_reg_3205, icmp_ln233_reg_3475, icmp_ln209_1_reg_3479, ap_CS_fsm_state66, score_3_fu_2490_p2, s_reg_810)
    begin
        if (((icmp_ln209_1_reg_3479 = ap_const_lv1_0) and (icmp_ln233_reg_3475 = ap_const_lv1_1) and (cmp2_i140_i_i_reg_3205 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state66))) then 
            ap_phi_mux_s_phi_fu_814_p6 <= score_3_fu_2490_p2;
        else 
            ap_phi_mux_s_phi_fu_814_p6 <= s_reg_810;
        end if; 
    end process;


    ap_phi_mux_sign_3_phi_fu_688_p4_assign_proc : process(icmp_ln229_reg_3308, ap_CS_fsm_state43, sign_2_fu_2022_p3, sign_3_reg_685)
    begin
        if (((icmp_ln229_reg_3308 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            ap_phi_mux_sign_3_phi_fu_688_p4 <= sign_2_fu_2022_p3;
        else 
            ap_phi_mux_sign_3_phi_fu_688_p4 <= sign_3_reg_685;
        end if; 
    end process;


    ap_phi_mux_sign_5_phi_fu_864_p4_assign_proc : process(icmp_ln233_reg_3475, ap_CS_fsm_state66, sign_4_fu_2522_p3, sign_5_reg_860)
    begin
        if (((icmp_ln233_reg_3475 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state66))) then 
            ap_phi_mux_sign_5_phi_fu_864_p4 <= sign_4_fu_2522_p3;
        else 
            ap_phi_mux_sign_5_phi_fu_864_p4 <= sign_5_reg_860;
        end if; 
    end process;


    ap_predicate_op385_call_state41_assign_proc : process(icmp_ln153_reg_3385, and_ln172_reg_3446, empty_49_reg_3450)
    begin
                ap_predicate_op385_call_state41 <= ((empty_49_reg_3450 = ap_const_lv1_1) and (icmp_ln153_reg_3385 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln172_reg_3446));
    end process;


    ap_predicate_op533_call_state65_assign_proc : process(icmp_ln153_1_reg_3553, and_ln172_1_reg_3614, empty_53_reg_3618)
    begin
                ap_predicate_op533_call_state65 <= ((empty_53_reg_3618 = ap_const_lv1_1) and (icmp_ln153_1_reg_3553 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln172_1_reg_3614));
    end process;


    ap_predicate_op669_writeresp_state81_assign_proc : process(icmp_ln263_reg_3262, icmp_ln266_reg_3674)
    begin
                ap_predicate_op669_writeresp_state81 <= ((icmp_ln266_reg_3674 = ap_const_lv1_1) and (icmp_ln263_reg_3262 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state81, icmp_ln263_reg_3262, ap_block_state81, icmp_ln275_fu_2976_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_boolean_0 = ap_block_state81) and ((icmp_ln263_reg_3262 = ap_const_lv1_1) or (icmp_ln275_fu_2976_p2 = ap_const_lv1_1)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    base_fu_2667_p2 <= std_logic_vector(unsigned(shl_ln267_fu_2661_p2) + unsigned(rec_idx_1_fu_224));
    best_score_2_fu_2031_p3 <= 
        s_10_reg_638 when (icmp_ln231_fu_1995_p2(0) = '1') else 
        best_score_1_reg_486;
    best_score_4_fu_2531_p3 <= 
        ap_phi_mux_s_phi_fu_814_p6 when (icmp_ln235_fu_2495_p2(0) = '1') else 
        best_score_3_reg_696;
    cmp2_i140_i_i_fu_1342_p0 <= k2;
    cmp2_i140_i_i_fu_1342_p2 <= "0" when (cmp2_i140_i_i_fu_1342_p0 = ap_const_lv32_0) else "1";
    cmp34_i_i_fu_2609_p2 <= "0" when (sign_reg_425 = ap_const_lv32_FFFFFFFF) else "1";
    colt_1_fu_2289_p2 <= std_logic_vector(unsigned(M_cols) + unsigned(t_old_1_reg_3557));
    colt_fu_1790_p2 <= std_logic_vector(unsigned(M_cols) + unsigned(t_old_reg_3389));
    empty_43_fu_1223_p2 <= "1" when (signed(total_cols_fu_1203_p2) > signed(ap_const_lv32_0)) else "0";
    empty_44_fu_1237_p2 <= "1" when (signed(total_rows_fu_1213_p2) > signed(ap_const_lv32_0)) else "0";
    empty_45_fu_1351_p2 <= "1" when (signed(M_cols) > signed(ap_const_lv32_0)) else "0";
    empty_47_fu_1883_p2 <= "1" when (ap_phi_mux_move_type_2_phi_fu_592_p4 = ap_const_lv32_FFFFFFFF) else "0";
    empty_48_fu_1889_p2 <= "1" when (ap_phi_mux_move_type_2_phi_fu_592_p4 = ap_const_lv32_1) else "0";
    empty_49_fu_1895_p2 <= (empty_48_fu_1889_p2 or empty_47_fu_1883_p2);
    empty_51_fu_2382_p2 <= "1" when (ap_phi_mux_move_type_phi_fu_765_p4 = ap_const_lv32_FFFFFFFF) else "0";
    empty_52_fu_2388_p2 <= "1" when (ap_phi_mux_move_type_phi_fu_765_p4 = ap_const_lv32_1) else "0";
    empty_53_fu_2394_p2 <= (empty_52_fu_2388_p2 or empty_51_fu_2382_p2);
    empty_54_fu_2724_p1 <= total_rows_1_fu_2719_p2(31 - 1 downto 0);
    empty_55_fu_2728_p2 <= "1" when (signed(total_cols_1_fu_2710_p2) > signed(ap_const_lv32_0)) else "0";
    empty_56_fu_2742_p2 <= "1" when (signed(total_rows_1_fu_2719_p2) > signed(ap_const_lv32_0)) else "0";
    empty_fu_1219_p1 <= total_rows_fu_1213_p2(31 - 1 downto 0);

    gmem2_blk_n_AW_assign_proc : process(m_axi_gmem2_0_AWREADY, ap_CS_fsm_state4, icmp_ln249_reg_3092, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state71, ap_CS_fsm_state72, ap_CS_fsm_state73, ap_CS_fsm_state74, ap_CS_fsm_state75)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state75) or (ap_const_logic_1 = ap_CS_fsm_state74) or (ap_const_logic_1 = ap_CS_fsm_state73) or (ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln249_reg_3092 = ap_const_lv1_0)))) then 
            gmem2_blk_n_AW <= m_axi_gmem2_0_AWREADY;
        else 
            gmem2_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem2_blk_n_B_assign_proc : process(m_axi_gmem2_0_BVALID, icmp_ln249_reg_3092, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state77, ap_CS_fsm_state78, ap_CS_fsm_state79, ap_CS_fsm_state80, ap_CS_fsm_state81, icmp_ln263_reg_3262, icmp_ln266_reg_3674)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state80) or (ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state78) or (ap_const_logic_1 = ap_CS_fsm_state77) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or ((icmp_ln266_reg_3674 = ap_const_lv1_1) and (icmp_ln263_reg_3262 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state81)) or ((ap_const_logic_1 = ap_CS_fsm_state14) and (icmp_ln249_reg_3092 = ap_const_lv1_0)))) then 
            gmem2_blk_n_B <= m_axi_gmem2_0_BVALID;
        else 
            gmem2_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    gmem2_blk_n_W_assign_proc : process(m_axi_gmem2_0_WREADY, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state72, ap_CS_fsm_state73, ap_CS_fsm_state74, ap_CS_fsm_state75, ap_CS_fsm_state76)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state75) or (ap_const_logic_1 = ap_CS_fsm_state74) or (ap_const_logic_1 = ap_CS_fsm_state73) or (ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            gmem2_blk_n_W <= m_axi_gmem2_0_WREADY;
        else 
            gmem2_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1064_p0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state71, zext_ln251_fu_1276_p1, zext_ln267_fu_2893_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            grp_fu_1064_p0 <= zext_ln267_fu_2893_p1(31 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1064_p0 <= zext_ln251_fu_1276_p1(31 - 1 downto 0);
        else 
            grp_fu_1064_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1064_p1_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state71, zext_ln251_1_fu_1280_p1, zext_ln267_1_fu_2897_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            grp_fu_1064_p1 <= zext_ln267_1_fu_2897_p1(31 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1064_p1 <= zext_ln251_1_fu_1280_p1(31 - 1 downto 0);
        else 
            grp_fu_1064_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1075_p0_assign_proc : process(ap_CS_fsm_state22, ap_CS_fsm_state41, ap_CS_fsm_state46, ap_CS_fsm_state65, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_p_2_out, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_n_6_out, s_4_reg_576, s_11_reg_749)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            grp_fu_1075_p0 <= s_11_reg_749;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            grp_fu_1075_p0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_n_6_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            grp_fu_1075_p0 <= s_4_reg_576;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_1075_p0 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_p_2_out;
        else 
            grp_fu_1075_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1075_p1_assign_proc : process(k1, k2, ap_CS_fsm_state22, ap_CS_fsm_state41, ap_CS_fsm_state46, ap_CS_fsm_state65)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            grp_fu_1075_p1 <= k2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_1075_p1 <= k1;
        else 
            grp_fu_1075_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1081_p0_assign_proc : process(zext_ln192_fu_1777_p1, ap_CS_fsm_state27, zext_ln192_1_fu_2276_p1, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            grp_fu_1081_p0 <= zext_ln192_1_fu_2276_p1(64 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fu_1081_p0 <= zext_ln192_fu_1777_p1(64 - 1 downto 0);
        else 
            grp_fu_1081_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_1081_p1 <= zext_ln260_reg_3212(31 - 1 downto 0);
    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_start <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_start_reg;
    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_start <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_start_reg;
    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_ap_start <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_ap_start_reg;
    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_ap_start <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_ap_start_reg;
    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_ap_start <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_ap_start_reg;
    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_start <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_start_reg;
    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_ap_start <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_ap_start_reg;
    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_ap_start <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_ap_start_reg;
    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_ap_start <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_ap_start_reg;
    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_ap_start <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_ap_start_reg;
    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_ap_start <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_ap_start_reg;
    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_ap_start <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_ap_start_reg;
    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_ap_start <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_ap_start_reg;
    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_ap_start <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_ap_start_reg;
    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_ap_start <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_ap_start_reg;
    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_ap_start <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_ap_start_reg;
    icmp_ln130_1_fu_1580_p2 <= "1" when (signed(M_t_load_4_i_reg_474) < signed(M_t_capacity)) else "0";
    icmp_ln130_2_fu_2079_p2 <= "1" when (signed(M_t_load_6_i_reg_651) < signed(M_t_capacity)) else "0";
    icmp_ln130_fu_1459_p2 <= "1" when (signed(M_t_load_2_i_reg_380) < signed(M_t_capacity)) else "0";
    icmp_ln134_fu_2550_p2 <= "1" when (sign_reg_425 = ap_const_lv32_1) else "0";
    icmp_ln153_1_fu_2261_p2 <= "1" when (signed(empty_50_reg_707) < signed(ap_const_lv32_1)) else "0";
    icmp_ln153_fu_1762_p2 <= "1" when (signed(empty_46_reg_534) < signed(ap_const_lv32_1)) else "0";
    icmp_ln164_1_fu_2341_p2 <= "1" when (signed(r_4_reg_3596) > signed(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_row1_3_ce_out)) else "0";
    icmp_ln164_fu_1841_p2 <= "1" when (signed(r_fu_1836_p2) > signed(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_row1_ce_out)) else "0";
    icmp_ln172_1_fu_2371_p2 <= "1" when (signed(ap_phi_mux_row2_phi_fu_776_p4) > signed(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_row1_3_ce_out)) else "0";
    icmp_ln172_fu_1872_p2 <= "1" when (signed(ap_phi_mux_row2_2_phi_fu_603_p4) > signed(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_row1_ce_out)) else "0";
    icmp_ln193_1_fu_2206_p2 <= "1" when (signed(zext_ln193_1_fu_2202_p1) < signed(R_2_reg_3514)) else "0";
    icmp_ln193_fu_1707_p2 <= "1" when (signed(zext_ln193_fu_1703_p1) < signed(R_1_reg_3346)) else "0";
    icmp_ln209_1_fu_2069_p2 <= "1" when (signed(tmp_12_fu_2059_p4) < signed(ap_const_lv31_1)) else "0";
    icmp_ln209_fu_1570_p2 <= "1" when (signed(tmp_7_fu_1560_p4) < signed(ap_const_lv31_1)) else "0";
    icmp_ln225_1_fu_1518_p2 <= "1" when (j_reg_464 = sext_ln224_reg_3227) else "0";
    icmp_ln225_fu_1390_p2 <= "1" when (signed(zext_ln225_1_fu_1386_p1) < signed(R_reg_3222)) else "0";
    icmp_ln229_fu_1550_p2 <= "1" when (signed(tmp_4_fu_1540_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln231_fu_1995_p2 <= "1" when (signed(s_10_reg_638) > signed(best_score_1_reg_486)) else "0";
    icmp_ln233_fu_2049_p2 <= "1" when (signed(tmp_11_fu_2040_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln235_fu_2495_p2 <= "1" when (signed(ap_phi_mux_s_phi_fu_814_p6) > signed(best_score_3_reg_696)) else "0";
    icmp_ln245_fu_1105_p2 <= "1" when (signed(debug_capacity) > signed(ap_const_lv32_0)) else "0";
    icmp_ln249_fu_1132_p2 <= "1" when (rec_capacity_reg_3086 = ap_const_lv29_0) else "0";
    icmp_ln263_fu_1449_p2 <= "1" when (signed(tmp_fu_1439_p4) < signed(ap_const_lv31_1)) else "0";
    icmp_ln266_fu_2656_p2 <= "1" when (signed(rec_idx_1_fu_224) < signed(zext_ln245_reg_3119)) else "0";
    icmp_ln275_fu_2976_p2 <= "1" when (signed(iter_fu_220) > signed(add_ln275_1_fu_2970_p2)) else "0";
    m_axi_gmem2_0_ARADDR <= ap_const_lv64_0;
    m_axi_gmem2_0_ARBURST <= ap_const_lv2_0;
    m_axi_gmem2_0_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem2_0_ARID <= ap_const_lv1_0;
    m_axi_gmem2_0_ARLEN <= ap_const_lv32_0;
    m_axi_gmem2_0_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem2_0_ARPROT <= ap_const_lv3_0;
    m_axi_gmem2_0_ARQOS <= ap_const_lv4_0;
    m_axi_gmem2_0_ARREGION <= ap_const_lv4_0;
    m_axi_gmem2_0_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem2_0_ARUSER <= ap_const_lv1_0;
    m_axi_gmem2_0_ARVALID <= ap_const_logic_0;

    m_axi_gmem2_0_AWADDR_assign_proc : process(m_axi_gmem2_0_AWREADY, ap_CS_fsm_state4, icmp_ln249_reg_3092, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state71, ap_CS_fsm_state72, ap_CS_fsm_state73, ap_CS_fsm_state74, ap_CS_fsm_state75, gmem2_addr_1_reg_3148, gmem2_addr_2_reg_3170, gmem2_addr_3_reg_3177, gmem2_addr_4_reg_3184, gmem2_addr_5_reg_3686, gmem2_addr_6_reg_3708, gmem2_addr_7_reg_3715, gmem2_addr_8_reg_3722, gmem2_addr_9_reg_3729, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_done, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_done, ap_block_state4_io, ap_block_state5_io, sext_ln251_fu_1166_p1, ap_block_state6_io, ap_block_state7_io, ap_block_state8_io, ap_block_state72_io, ap_block_state73_io, ap_block_state74_io, ap_block_state75_io)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_boolean_0 = ap_block_state75_io))) then 
            m_axi_gmem2_0_AWADDR <= gmem2_addr_9_reg_3729;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state74) and (ap_const_boolean_0 = ap_block_state74_io))) then 
            m_axi_gmem2_0_AWADDR <= gmem2_addr_8_reg_3722;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_boolean_0 = ap_block_state73_io))) then 
            m_axi_gmem2_0_AWADDR <= gmem2_addr_7_reg_3715;
        elsif ((not(((ap_const_boolean_1 = ap_block_state72_io) or (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state72))) then 
            m_axi_gmem2_0_AWADDR <= gmem2_addr_6_reg_3708;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) and (m_axi_gmem2_0_AWREADY = ap_const_logic_1))) then 
            m_axi_gmem2_0_AWADDR <= gmem2_addr_5_reg_3686;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (ap_const_boolean_0 = ap_block_state8_io))) then 
            m_axi_gmem2_0_AWADDR <= gmem2_addr_4_reg_3184;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_boolean_0 = ap_block_state7_io))) then 
            m_axi_gmem2_0_AWADDR <= gmem2_addr_3_reg_3177;
        elsif ((not(((ap_const_boolean_1 = ap_block_state6_io) or (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            m_axi_gmem2_0_AWADDR <= gmem2_addr_2_reg_3170;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_boolean_0 = ap_block_state5_io))) then 
            m_axi_gmem2_0_AWADDR <= gmem2_addr_1_reg_3148;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln249_reg_3092 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state4_io))) then 
            m_axi_gmem2_0_AWADDR <= sext_ln251_fu_1166_p1;
        else 
            m_axi_gmem2_0_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_gmem2_0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem2_0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem2_0_AWID <= ap_const_lv1_0;
    m_axi_gmem2_0_AWLEN <= ap_const_lv64_1(32 - 1 downto 0);
    m_axi_gmem2_0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem2_0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem2_0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem2_0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem2_0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem2_0_AWUSER <= ap_const_lv1_0;

    m_axi_gmem2_0_AWVALID_assign_proc : process(m_axi_gmem2_0_AWREADY, ap_CS_fsm_state4, icmp_ln249_reg_3092, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state71, ap_CS_fsm_state72, ap_CS_fsm_state73, ap_CS_fsm_state74, ap_CS_fsm_state75, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_done, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_done, ap_block_state4_io, ap_block_state5_io, ap_block_state6_io, ap_block_state7_io, ap_block_state8_io, ap_block_state72_io, ap_block_state73_io, ap_block_state74_io, ap_block_state75_io)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_boolean_0 = ap_block_state75_io)) or ((ap_const_logic_1 = ap_CS_fsm_state74) and (ap_const_boolean_0 = ap_block_state74_io)) or ((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_boolean_0 = ap_block_state73_io)) or ((ap_const_logic_1 = ap_CS_fsm_state71) and (m_axi_gmem2_0_AWREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state8) and (ap_const_boolean_0 = ap_block_state8_io)) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_boolean_0 = ap_block_state7_io)) or ((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_boolean_0 = ap_block_state5_io)) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln249_reg_3092 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state4_io)) or (not(((ap_const_boolean_1 = ap_block_state72_io) or (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state72)) or (not(((ap_const_boolean_1 = ap_block_state6_io) 
    or (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            m_axi_gmem2_0_AWVALID <= ap_const_logic_1;
        else 
            m_axi_gmem2_0_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem2_0_BREADY_assign_proc : process(m_axi_gmem2_0_BVALID, icmp_ln249_reg_3092, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state77, ap_CS_fsm_state78, ap_CS_fsm_state79, ap_CS_fsm_state80, ap_CS_fsm_state81, ap_block_state14, ap_predicate_op669_writeresp_state81, ap_block_state81)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_predicate_op669_writeresp_state81 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_state81)) or ((ap_const_logic_1 = ap_CS_fsm_state80) and (m_axi_gmem2_0_BVALID = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state79) and (m_axi_gmem2_0_BVALID = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state78) and (m_axi_gmem2_0_BVALID = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state77) and (m_axi_gmem2_0_BVALID = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state14) and (icmp_ln249_reg_3092 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state14)) or ((ap_const_logic_1 = ap_CS_fsm_state13) and (m_axi_gmem2_0_BVALID = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (m_axi_gmem2_0_BVALID = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state11) and (m_axi_gmem2_0_BVALID = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (m_axi_gmem2_0_BVALID = ap_const_logic_1)))) then 
            m_axi_gmem2_0_BREADY <= ap_const_logic_1;
        else 
            m_axi_gmem2_0_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem2_0_RREADY <= ap_const_logic_0;

    m_axi_gmem2_0_WDATA_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state72, ap_CS_fsm_state73, ap_CS_fsm_state74, ap_CS_fsm_state75, ap_CS_fsm_state76, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_done, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_done, sign_reg_425, r2_reg_438, r1_reg_451, s_1_loc_fu_216, s_3_loc_fu_164, iter_fu_220)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            m_axi_gmem2_0_WDATA <= s_3_loc_fu_164;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            m_axi_gmem2_0_WDATA <= sign_reg_425;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            m_axi_gmem2_0_WDATA <= r2_reg_438;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            m_axi_gmem2_0_WDATA <= r1_reg_451;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state72) and (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_done = ap_const_logic_1))) then 
            m_axi_gmem2_0_WDATA <= iter_fu_220;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            m_axi_gmem2_0_WDATA <= s_1_loc_fu_216;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            m_axi_gmem2_0_WDATA <= ap_const_lv32_FFFFFFFF;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            m_axi_gmem2_0_WDATA <= ap_const_lv32_0;
        else 
            m_axi_gmem2_0_WDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_gmem2_0_WID <= ap_const_lv1_0;
    m_axi_gmem2_0_WLAST <= ap_const_logic_0;
    m_axi_gmem2_0_WSTRB <= ap_const_lv4_F;
    m_axi_gmem2_0_WUSER <= ap_const_lv1_0;

    m_axi_gmem2_0_WVALID_assign_proc : process(m_axi_gmem2_0_WREADY, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state72, ap_CS_fsm_state73, ap_CS_fsm_state74, ap_CS_fsm_state75, ap_CS_fsm_state76, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_done, grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_done, ap_block_state5_io, ap_block_state6_io, ap_block_state7_io, ap_block_state8_io, ap_block_state72_io, ap_block_state73_io, ap_block_state74_io, ap_block_state75_io)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state76) and (m_axi_gmem2_0_WREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state75) and (ap_const_boolean_0 = ap_block_state75_io)) or ((ap_const_logic_1 = ap_CS_fsm_state74) and (ap_const_boolean_0 = ap_block_state74_io)) or ((ap_const_logic_1 = ap_CS_fsm_state73) and (ap_const_boolean_0 = ap_block_state73_io)) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (m_axi_gmem2_0_WREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state8) and (ap_const_boolean_0 = ap_block_state8_io)) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_boolean_0 = ap_block_state7_io)) or ((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_boolean_0 = ap_block_state5_io)) or (not(((ap_const_boolean_1 = ap_block_state72_io) or (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state72)) or (not(((ap_const_boolean_1 = ap_block_state6_io) or (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_done 
    = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            m_axi_gmem2_0_WVALID <= ap_const_logic_1;
        else 
            m_axi_gmem2_0_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    mul_fu_1070_p0 <= mul_fu_1070_p00(32 - 1 downto 0);
    mul_fu_1070_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(debug_capacity),64));
    mul_fu_1070_p1 <= ap_const_lv64_19999999A(34 - 1 downto 0);
    new_col_2_fu_2084_p2 <= std_logic_vector(unsigned(M_cols) + unsigned(M_t_load_6_i_reg_651));
    new_col_3_fu_1464_p2 <= std_logic_vector(unsigned(M_cols) + unsigned(M_t_load_2_i_reg_380));
    new_col_fu_1585_p2 <= std_logic_vector(unsigned(M_cols) + unsigned(M_t_load_4_i_reg_474));
    new_row_1_fu_1590_p2 <= std_logic_vector(unsigned(trunc_ln130_1_fu_1576_p1) + unsigned(trunc_ln249_1_reg_3135));
    new_row_2_fu_2089_p2 <= std_logic_vector(unsigned(trunc_ln130_2_fu_2075_p1) + unsigned(trunc_ln249_1_reg_3135));
    new_row_fu_2546_p2 <= std_logic_vector(unsigned(trunc_ln130_reg_3266) + unsigned(trunc_ln249_1_reg_3135));
    p_shl10_fu_2569_p3 <= (trunc_ln134_fu_2565_p1 & ap_const_lv8_0);
    p_shl11_fu_2581_p3 <= (trunc_ln134_1_fu_2577_p1 & ap_const_lv6_0);
    p_shl12_fu_1613_p3 <= (trunc_ln120_fu_1609_p1 & ap_const_lv8_0);
    p_shl13_fu_1625_p3 <= (trunc_ln120_3_fu_1621_p1 & ap_const_lv6_0);
    p_shl14_fu_1726_p3 <= (trunc_ln118_3_fu_1722_p1 & ap_const_lv8_0);
    p_shl15_fu_1738_p3 <= (trunc_ln118_4_fu_1734_p1 & ap_const_lv6_0);
    p_shl16_fu_1803_p3 <= (trunc_ln177_fu_1799_p1 & ap_const_lv8_0);
    p_shl17_fu_1815_p3 <= (trunc_ln177_1_fu_1811_p1 & ap_const_lv6_0);
    p_shl18_fu_1904_p3 <= (trunc_ln173_fu_1901_p1 & ap_const_lv8_0);
    p_shl19_fu_1915_p3 <= (trunc_ln173_1_fu_1912_p1 & ap_const_lv6_0);
    p_shl20_fu_1947_p3 <= (trunc_ln174_fu_1943_p1 & ap_const_lv8_0);
    p_shl21_fu_1959_p3 <= (trunc_ln174_1_fu_1955_p1 & ap_const_lv6_0);
    p_shl22_fu_2112_p3 <= (trunc_ln120_4_fu_2108_p1 & ap_const_lv8_0);
    p_shl23_fu_2124_p3 <= (trunc_ln120_5_fu_2120_p1 & ap_const_lv6_0);
    p_shl24_fu_2225_p3 <= (trunc_ln118_6_fu_2221_p1 & ap_const_lv8_0);
    p_shl25_fu_2237_p3 <= (trunc_ln118_7_fu_2233_p1 & ap_const_lv6_0);
    p_shl26_fu_2302_p3 <= (trunc_ln177_3_fu_2298_p1 & ap_const_lv8_0);
    p_shl27_fu_2314_p3 <= (trunc_ln177_4_fu_2310_p1 & ap_const_lv6_0);
    p_shl28_fu_2403_p3 <= (trunc_ln173_3_fu_2400_p1 & ap_const_lv8_0);
    p_shl29_fu_2414_p3 <= (trunc_ln173_4_fu_2411_p1 & ap_const_lv6_0);
    p_shl30_fu_2446_p3 <= (trunc_ln174_3_fu_2442_p1 & ap_const_lv8_0);
    p_shl31_fu_2458_p3 <= (trunc_ln174_4_fu_2454_p1 & ap_const_lv6_0);
    p_shl7_fu_1421_p3 <= (trunc_ln118_1_fu_1417_p1 & ap_const_lv6_0);
    p_shl8_fu_1473_p3 <= (trunc_ln133_fu_1469_p1 & ap_const_lv8_0);
    p_shl9_fu_1485_p3 <= (trunc_ln133_1_fu_1481_p1 & ap_const_lv6_0);
    p_shl_fu_1409_p3 <= (trunc_ln118_fu_1405_p1 & ap_const_lv8_0);
    r1_2_fu_2001_p3 <= 
        zext_ln225_1_reg_3232 when (icmp_ln231_fu_1995_p2(0) = '1') else 
        r1_1_reg_522;
    r1_4_fu_2501_p3 <= 
        zext_ln225_1_reg_3232 when (icmp_ln235_fu_2495_p2(0) = '1') else 
        r1_3_reg_663;
    r2_2_fu_2013_p3 <= 
        trunc_ln231_fu_2009_p1 when (icmp_ln231_fu_1995_p2(0) = '1') else 
        r2_1_reg_510;
    r2_4_fu_2513_p3 <= 
        trunc_ln235_fu_2509_p1 when (icmp_ln235_fu_2495_p2(0) = '1') else 
        r2_3_reg_674;
    r_4_fu_2332_p2 <= std_logic_vector(unsigned(rowt_1_fu_2284_p2) + unsigned(ap_const_lv32_FFFFFFFF));
    r_fu_1836_p2 <= std_logic_vector(unsigned(rowt_reg_3405) + unsigned(ap_const_lv32_FFFFFFFF));
    rec_capacity_fu_1125_p3 <= 
        trunc_ln_fu_1115_p4 when (icmp_ln245_reg_3081(0) = '1') else 
        ap_const_lv29_0;
    rec_idx_2_fu_2756_p2 <= std_logic_vector(unsigned(rec_idx_1_fu_224) + unsigned(ap_const_lv32_1));
    rowt_1_fu_2284_p2 <= std_logic_vector(unsigned(M_rows) + unsigned(t_old_1_reg_3557));
    rowt_fu_1785_p2 <= std_logic_vector(unsigned(M_rows) + unsigned(t_old_reg_3389));
    score_1_fu_1991_p2 <= std_logic_vector(unsigned(mul_ln215_reg_3465) + unsigned(score_reg_3315));
    score_3_fu_2490_p2 <= std_logic_vector(unsigned(mul_ln215_1_reg_3633) + unsigned(score_2_reg_3483));
    select_ln134_fu_2556_p3 <= 
        ap_const_lv32_1 when (icmp_ln134_fu_2550_p2(0) = '1') else 
        ap_const_lv32_FFFFFFFF;
        sext_ln192_1_fu_1774_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln192_2_reg_3356),64));

        sext_ln192_2_fu_2192_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(R_2_fu_2187_p2),33));

        sext_ln192_3_fu_2273_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln192_3_reg_3524),64));

        sext_ln192_fu_1693_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(R_1_fu_1688_p2),33));

        sext_ln224_fu_1382_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(R_fu_1377_p2),64));

        sext_ln251_fu_1166_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln4_fu_1156_p4),64));

        sext_ln252_fu_1193_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln5_fu_1183_p4),64));

        sext_ln253_fu_1266_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln6_fu_1256_p4),64));

        sext_ln254_fu_1299_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln7_fu_1289_p4),64));

        sext_ln255_fu_1324_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln8_fu_1314_p4),64));

        sext_ln268_1_fu_2700_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1_fu_2690_p4),64));

        sext_ln268_fu_2681_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_2673_p3),64));

        sext_ln269_1_fu_2799_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln2_fu_2789_p4),64));

        sext_ln269_fu_2780_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1_fu_2772_p3),64));

        sext_ln270_1_fu_2841_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln3_fu_2831_p4),64));

        sext_ln270_fu_2822_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln2_fu_2814_p3),64));

        sext_ln271_1_fu_2883_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln9_fu_2873_p4),64));

        sext_ln271_fu_2864_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln3_fu_2856_p3),64));

        sext_ln272_1_fu_2933_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln10_fu_2923_p4),64));

        sext_ln272_fu_2914_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln4_fu_2906_p3),64));

    shl_ln1_fu_2772_p3 <= (add_ln269_fu_2767_p2 & ap_const_lv2_0);
    shl_ln267_fu_2661_p2 <= std_logic_vector(shift_left(unsigned(rec_idx_1_fu_224),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    shl_ln275_1_fu_2958_p2 <= std_logic_vector(shift_left(unsigned(add_ln275_fu_2947_p2),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln275_fu_2952_p2 <= std_logic_vector(shift_left(unsigned(add_ln275_fu_2947_p2),to_integer(unsigned('0' & ap_const_lv32_3(31-1 downto 0)))));
    shl_ln2_fu_2814_p3 <= (add_ln270_fu_2809_p2 & ap_const_lv2_0);
    shl_ln3_fu_2856_p3 <= (add_ln271_fu_2851_p2 & ap_const_lv2_0);
    shl_ln4_fu_2906_p3 <= (add_ln272_fu_2901_p2 & ap_const_lv2_0);
    shl_ln_fu_2673_p3 <= (base_fu_2667_p2 & ap_const_lv2_0);
    sign_2_fu_2022_p3 <= 
        ap_const_lv32_1 when (icmp_ln231_fu_1995_p2(0) = '1') else 
        sign_1_reg_498;
    sign_4_fu_2522_p3 <= 
        ap_const_lv32_FFFFFFFF when (icmp_ln235_fu_2495_p2(0) = '1') else 
        sign_3_reg_685;
    smax1_fu_1243_p3 <= 
        empty_fu_1219_p1 when (empty_44_fu_1237_p2(0) = '1') else 
        ap_const_lv31_0;
    smax21_fu_2734_p3 <= 
        trunc_ln102_1_fu_2715_p1 when (empty_55_fu_2728_p2(0) = '1') else 
        ap_const_lv31_0;
    smax22_fu_2748_p3 <= 
        empty_54_fu_2724_p1 when (empty_56_fu_2742_p2(0) = '1') else 
        ap_const_lv31_0;
    smax3_fu_1356_p3 <= 
        trunc_ln249_reg_3127 when (empty_45_fu_1351_p2(0) = '1') else 
        ap_const_lv31_0;
    smax_fu_1229_p3 <= 
        trunc_ln102_fu_1209_p1 when (empty_43_fu_1223_p2(0) = '1') else 
        ap_const_lv31_0;
    t_old_1_fu_2267_p2 <= std_logic_vector(unsigned(empty_50_reg_707) + unsigned(ap_const_lv32_FFFFFFFF));
    t_old_fu_1768_p2 <= std_logic_vector(unsigned(empty_46_reg_534) + unsigned(ap_const_lv32_FFFFFFFF));
    tmp_10_fu_1859_p3 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_row1_ce_out(31 downto 31);
    tmp_11_fu_2040_p4 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_n_out(31 downto 1);
    tmp_12_fu_2059_p1 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_n_6_out;
    tmp_12_fu_2059_p4 <= tmp_12_fu_2059_p1(31 downto 1);
    tmp_13_fu_2149_p3 <= (new_row_2_reg_3498 & ap_const_lv8_0);
    tmp_14_fu_2156_p3 <= (new_row_2_reg_3498 & ap_const_lv6_0);
    tmp_15_fu_2358_p3 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_row1_3_ce_out(31 downto 31);
    tmp_4_fu_1540_p4 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_p_out(31 downto 1);
    tmp_5_fu_2616_p3 <= (new_row_reg_3643 & ap_const_lv8_0);
    tmp_6_fu_2623_p3 <= (new_row_reg_3643 & ap_const_lv6_0);
    tmp_7_fu_1560_p1 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_p_2_out;
    tmp_7_fu_1560_p4 <= tmp_7_fu_1560_p1(31 downto 1);
    tmp_8_fu_1650_p3 <= (new_row_1_reg_3330 & ap_const_lv8_0);
    tmp_9_fu_1657_p3 <= (new_row_1_reg_3330 & ap_const_lv6_0);
    tmp_fu_1439_p4 <= best_score_reg_413(31 downto 1);
    total_cols_1_fu_2710_p2 <= std_logic_vector(unsigned(M_cols) + unsigned(M_t_load_3_reg_884));
    total_cols_fu_1203_p2 <= std_logic_vector(unsigned(M_t_i) + unsigned(M_cols));
    total_rows_1_fu_2719_p2 <= std_logic_vector(unsigned(M_rows) + unsigned(M_t_load_3_reg_884));
    total_rows_fu_1213_p2 <= std_logic_vector(unsigned(M_rows) + unsigned(M_t_i));
    trunc_ln102_1_fu_2715_p1 <= total_cols_1_fu_2710_p2(31 - 1 downto 0);
    trunc_ln102_fu_1209_p1 <= total_cols_fu_1203_p2(31 - 1 downto 0);
    trunc_ln10_fu_2923_p4 <= add_ln272_1_fu_2918_p2(63 downto 2);
    trunc_ln118_1_fu_1417_p1 <= i_reg_390(29 - 1 downto 0);
    trunc_ln118_2_fu_1435_p1 <= add_ln118_fu_1429_p2(17 - 1 downto 0);
    trunc_ln118_3_fu_1722_p1 <= i_1_reg_554(27 - 1 downto 0);
    trunc_ln118_4_fu_1734_p1 <= i_1_reg_554(29 - 1 downto 0);
    trunc_ln118_5_fu_1752_p1 <= add_ln118_1_fu_1746_p2(17 - 1 downto 0);
    trunc_ln118_6_fu_2221_p1 <= i_2_reg_727(27 - 1 downto 0);
    trunc_ln118_7_fu_2233_p1 <= i_2_reg_727(29 - 1 downto 0);
    trunc_ln118_8_fu_2251_p1 <= add_ln118_2_fu_2245_p2(17 - 1 downto 0);
    trunc_ln118_fu_1405_p1 <= i_reg_390(27 - 1 downto 0);
    trunc_ln120_3_fu_1621_p1 <= j_reg_464(11 - 1 downto 0);
    trunc_ln120_4_fu_2108_p1 <= j_reg_464(9 - 1 downto 0);
    trunc_ln120_5_fu_2120_p1 <= j_reg_464(11 - 1 downto 0);
    trunc_ln120_fu_1609_p1 <= j_reg_464(9 - 1 downto 0);
    trunc_ln130_1_fu_1576_p1 <= M_t_load_4_i_reg_474(9 - 1 downto 0);
    trunc_ln130_2_fu_2075_p1 <= M_t_load_6_i_reg_651(9 - 1 downto 0);
    trunc_ln130_fu_1455_p1 <= M_t_load_2_i_reg_380(9 - 1 downto 0);
    trunc_ln133_1_fu_1481_p1 <= r1_reg_451(29 - 1 downto 0);
    trunc_ln133_2_fu_1499_p1 <= add_ln133_3_fu_1493_p2(17 - 1 downto 0);
    trunc_ln133_3_fu_1503_p1 <= new_col_3_fu_1464_p2(17 - 1 downto 0);
    trunc_ln133_4_fu_1595_p1 <= new_col_fu_1585_p2(17 - 1 downto 0);
    trunc_ln133_5_fu_2094_p1 <= new_col_2_fu_2084_p2(17 - 1 downto 0);
    trunc_ln133_fu_1469_p1 <= r1_reg_451(27 - 1 downto 0);
    trunc_ln134_1_fu_2577_p1 <= r2_reg_438(29 - 1 downto 0);
    trunc_ln134_2_fu_2595_p1 <= add_ln134_3_fu_2589_p2(17 - 1 downto 0);
    trunc_ln134_fu_2565_p1 <= r2_reg_438(27 - 1 downto 0);
    trunc_ln157_1_fu_2354_p1 <= ap_phi_mux_move_type_phi_fu_765_p4(2 - 1 downto 0);
    trunc_ln157_fu_1855_p1 <= ap_phi_mux_move_type_2_phi_fu_592_p4(2 - 1 downto 0);
    trunc_ln158_1_fu_2293_p1 <= colt_1_fu_2289_p2(17 - 1 downto 0);
    trunc_ln158_fu_1794_p1 <= colt_fu_1790_p2(17 - 1 downto 0);
    trunc_ln173_1_fu_1912_p1 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_row1_ce_out(29 - 1 downto 0);
    trunc_ln173_2_fu_1929_p1 <= add_ln173_2_fu_1923_p2(17 - 1 downto 0);
    trunc_ln173_3_fu_2400_p1 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_row1_3_ce_out(27 - 1 downto 0);
    trunc_ln173_4_fu_2411_p1 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_row1_3_ce_out(29 - 1 downto 0);
    trunc_ln173_5_fu_2428_p1 <= add_ln173_3_fu_2422_p2(17 - 1 downto 0);
    trunc_ln173_fu_1901_p1 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_row1_ce_out(27 - 1 downto 0);
    trunc_ln174_1_fu_1955_p1 <= ap_phi_mux_row2_2_phi_fu_603_p4(29 - 1 downto 0);
    trunc_ln174_2_fu_1973_p1 <= add_ln174_2_fu_1967_p2(17 - 1 downto 0);
    trunc_ln174_3_fu_2442_p1 <= ap_phi_mux_row2_phi_fu_776_p4(27 - 1 downto 0);
    trunc_ln174_4_fu_2454_p1 <= ap_phi_mux_row2_phi_fu_776_p4(29 - 1 downto 0);
    trunc_ln174_5_fu_2472_p1 <= add_ln174_3_fu_2466_p2(17 - 1 downto 0);
    trunc_ln174_fu_1943_p1 <= ap_phi_mux_row2_2_phi_fu_603_p4(27 - 1 downto 0);
    trunc_ln177_1_fu_1811_p1 <= rowt_fu_1785_p2(29 - 1 downto 0);
    trunc_ln177_2_fu_1829_p1 <= add_ln177_fu_1823_p2(17 - 1 downto 0);
    trunc_ln177_3_fu_2298_p1 <= rowt_1_fu_2284_p2(27 - 1 downto 0);
    trunc_ln177_4_fu_2310_p1 <= rowt_1_fu_2284_p2(29 - 1 downto 0);
    trunc_ln177_5_fu_2328_p1 <= add_ln177_1_fu_2322_p2(17 - 1 downto 0);
    trunc_ln177_fu_1799_p1 <= rowt_fu_1785_p2(27 - 1 downto 0);
    trunc_ln193_1_fu_2217_p1 <= indvars_iv339_i_reg_738(31 - 1 downto 0);
    trunc_ln193_fu_1718_p1 <= indvars_iv309_i_reg_565(31 - 1 downto 0);
    trunc_ln1_fu_2690_p4 <= add_ln268_fu_2685_p2(63 downto 2);
    trunc_ln225_fu_1523_p1 <= j_reg_464(17 - 1 downto 0);
    trunc_ln231_fu_2009_p1 <= j_reg_464(32 - 1 downto 0);
    trunc_ln235_fu_2509_p1 <= j_reg_464(32 - 1 downto 0);
    trunc_ln249_1_fu_1152_p1 <= M_rows(9 - 1 downto 0);
    trunc_ln249_fu_1144_p1 <= M_cols(31 - 1 downto 0);
    trunc_ln2_fu_2789_p4 <= add_ln269_1_fu_2784_p2(63 downto 2);
    trunc_ln3_fu_2831_p4 <= add_ln270_1_fu_2826_p2(63 downto 2);
    trunc_ln4_fu_1156_p4 <= debug_dram(63 downto 2);
    trunc_ln5_fu_1183_p4 <= add_ln252_fu_1177_p2(63 downto 2);
    trunc_ln6_fu_1256_p4 <= add_ln253_fu_1251_p2(63 downto 2);
    trunc_ln7_fu_1289_p4 <= add_ln254_fu_1284_p2(63 downto 2);
    trunc_ln8_fu_1314_p4 <= add_ln255_fu_1309_p2(63 downto 2);
    trunc_ln9_fu_2873_p4 <= add_ln271_1_fu_2868_p2(63 downto 2);
    trunc_ln_fu_1115_p4 <= mul_fu_1070_p2(63 downto 35);
    xor_ln172_1_fu_2365_p2 <= (tmp_15_fu_2358_p3 xor ap_const_lv1_1);
    xor_ln172_fu_1866_p2 <= (tmp_10_fu_1859_p3 xor ap_const_lv1_1);
    zext_ln133_1_fu_1604_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln133_1_fu_1599_p2),64));
    zext_ln133_2_fu_2103_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln133_2_fu_2098_p2),64));
    zext_ln133_fu_1513_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln133_fu_1507_p2),64));
    zext_ln134_1_fu_1645_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln134_1_fu_1639_p2),64));
    zext_ln134_2_fu_2144_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln134_2_fu_2138_p2),64));
    zext_ln134_fu_2604_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln134_fu_2599_p2),64));
    zext_ln136_1_fu_1664_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_1657_p3),17));
    zext_ln136_2_fu_2163_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_fu_2156_p3),17));
    zext_ln136_fu_2630_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_2623_p3),17));
    zext_ln173_1_fu_2437_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln173_1_fu_2432_p2),64));
    zext_ln173_fu_1938_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln173_fu_1933_p2),64));
    zext_ln174_1_fu_2485_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln174_1_fu_2481_p2),64));
    zext_ln174_fu_1986_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln174_fu_1982_p2),64));
    zext_ln192_1_fu_2276_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln192_3_fu_2273_p1),95));
    zext_ln192_fu_1777_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln192_1_fu_1774_p1),95));
    zext_ln193_1_fu_2202_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_2_reg_727),32));
    zext_ln193_fu_1703_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_1_reg_554),32));
    zext_ln225_1_fu_1386_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_390),32));
    zext_ln225_fu_1401_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(indvars_iv357_i_reg_401),64));
    zext_ln245_fu_1137_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rec_capacity_reg_3086),32));
    zext_ln246_fu_1338_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_rec_idx_phi_fu_372_p4),32));
    zext_ln251_1_fu_1280_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(smax1_reg_3165),62));
    zext_ln251_fu_1276_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(smax_reg_3160),62));
    zext_ln260_fu_1363_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(smax3_fu_1356_p3),95));
    zext_ln267_1_fu_2897_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(smax22_reg_3703),62));
    zext_ln267_fu_2893_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(smax21_reg_3698),62));
end behav;
