# ACA3001
Developing a MIPS-like microprocessor on Verilog without cache as a part of course assignment.

It has been divided into 3 parts
1. Part-a: implementing R and I type functions (BEW, LW, SW)
2. Part-b: implementing JUMP, JR, JAL, R and I type
3. Part-c: Visualise reducing in CPI by loop-rolling


