

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Tue Apr 23 17:31:08 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     5.444|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+----------+
    |   Latency   |   Interval  | Pipeline |
    |  min |  max |  min |  max |   Type   |
    +------+------+------+------+----------+
    |  3970|  3971|  3923|  3923| dataflow |
    +------+------+------+------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+------+------+------+------+---------+
        |                                                                         |                                                                        |   Latency   |   Interval  | Pipeline|
        |                                 Instance                                |                                 Module                                 |  min |  max |  min |  max |   Type  |
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+------+------+------+------+---------+
        |dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0        |dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_s        |    55|    56|    55|    56|   none  |
        |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config6_U0    |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config6_s    |  1523|  1523|  1523|  1523|   none  |
        |softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_U0          |softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s          |    40|    40|    40|    40|   none  |
        |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0              |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s              |  1355|  1355|  1355|  1355|   none  |
        |relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_U0    |relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s    |   680|   680|   680|   680|   none  |
        |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0    |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s    |  3922|  3922|  3922|  3922|   none  |
        |pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_U0  |pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s  |   245|   245|   245|   245|   none  |
        |relu_array_ap_fixed_8u_array_ap_ufixed_3_1_4_0_0_8u_relu_config8_U0      |relu_array_ap_fixed_8u_array_ap_ufixed_3_1_4_0_0_8u_relu_config8_s      |   125|   125|   125|   125|   none  |
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+------+------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |       56|      -|    2506|   4456|    -|
|Instance         |       16|    100|   38152|  33863|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      9|    -|
|Register         |        -|      -|       1|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       72|    100|   40659|  38330|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       25|     45|      38|     72|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+-------+-------+-----+
    |                                 Instance                                |                                 Module                                 | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+-------+-------+-----+
    |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config6_U0    |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config6_s    |        0|      0|  11111|  10132|    0|
    |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0    |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s    |        0|      0|   1107|   1666|    0|
    |dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0        |dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_s        |       14|     99|  20679|  11900|    0|
    |pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_U0  |pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s  |        0|      0|    971|   1723|    0|
    |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0              |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s              |        0|      0|   1665|   2939|    0|
    |relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_U0    |relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s    |        0|      0|    436|   1613|    0|
    |relu_array_ap_fixed_8u_array_ap_ufixed_3_1_4_0_0_8u_relu_config8_U0      |relu_array_ap_fixed_8u_array_ap_ufixed_3_1_4_0_0_8u_relu_config8_s      |        0|      0|    257|    876|    0|
    |softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_U0          |softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s          |        2|      1|   1926|   3014|    0|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+-------+-------+-----+
    |Total                                                                    |                                                                        |       16|    100|  38152|  33863|    0|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |           Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |layer11_out_V_data_0_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_1_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_2_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_3_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_4_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_5_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_6_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_7_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_8_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_9_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer2_out_V_data_0_V_U   |        1|  48|   0|    -|   676|   16|    10816|
    |layer2_out_V_data_10_V_U  |        1|  48|   0|    -|   676|   16|    10816|
    |layer2_out_V_data_11_V_U  |        1|  48|   0|    -|   676|   16|    10816|
    |layer2_out_V_data_12_V_U  |        1|  48|   0|    -|   676|   16|    10816|
    |layer2_out_V_data_13_V_U  |        1|  48|   0|    -|   676|   16|    10816|
    |layer2_out_V_data_14_V_U  |        1|  48|   0|    -|   676|   16|    10816|
    |layer2_out_V_data_15_V_U  |        1|  48|   0|    -|   676|   16|    10816|
    |layer2_out_V_data_1_V_U   |        1|  48|   0|    -|   676|   16|    10816|
    |layer2_out_V_data_2_V_U   |        1|  48|   0|    -|   676|   16|    10816|
    |layer2_out_V_data_3_V_U   |        1|  48|   0|    -|   676|   16|    10816|
    |layer2_out_V_data_4_V_U   |        1|  48|   0|    -|   676|   16|    10816|
    |layer2_out_V_data_5_V_U   |        1|  48|   0|    -|   676|   16|    10816|
    |layer2_out_V_data_6_V_U   |        1|  48|   0|    -|   676|   16|    10816|
    |layer2_out_V_data_7_V_U   |        1|  48|   0|    -|   676|   16|    10816|
    |layer2_out_V_data_8_V_U   |        1|  48|   0|    -|   676|   16|    10816|
    |layer2_out_V_data_9_V_U   |        1|  48|   0|    -|   676|   16|    10816|
    |layer4_out_V_data_0_V_U   |        1|  36|   0|    -|   676|    3|     2028|
    |layer4_out_V_data_10_V_U  |        1|  36|   0|    -|   676|    3|     2028|
    |layer4_out_V_data_11_V_U  |        1|  36|   0|    -|   676|    3|     2028|
    |layer4_out_V_data_12_V_U  |        1|  36|   0|    -|   676|    3|     2028|
    |layer4_out_V_data_13_V_U  |        1|  36|   0|    -|   676|    3|     2028|
    |layer4_out_V_data_14_V_U  |        1|  36|   0|    -|   676|    3|     2028|
    |layer4_out_V_data_15_V_U  |        1|  36|   0|    -|   676|    3|     2028|
    |layer4_out_V_data_1_V_U   |        1|  36|   0|    -|   676|    3|     2028|
    |layer4_out_V_data_2_V_U   |        1|  36|   0|    -|   676|    3|     2028|
    |layer4_out_V_data_3_V_U   |        1|  36|   0|    -|   676|    3|     2028|
    |layer4_out_V_data_4_V_U   |        1|  36|   0|    -|   676|    3|     2028|
    |layer4_out_V_data_5_V_U   |        1|  36|   0|    -|   676|    3|     2028|
    |layer4_out_V_data_6_V_U   |        1|  36|   0|    -|   676|    3|     2028|
    |layer4_out_V_data_7_V_U   |        1|  36|   0|    -|   676|    3|     2028|
    |layer4_out_V_data_8_V_U   |        1|  36|   0|    -|   676|    3|     2028|
    |layer4_out_V_data_9_V_U   |        1|  36|   0|    -|   676|    3|     2028|
    |layer5_out_V_data_0_V_U   |        1|  41|   0|    -|   169|   16|     2704|
    |layer5_out_V_data_10_V_U  |        1|  41|   0|    -|   169|   16|     2704|
    |layer5_out_V_data_11_V_U  |        1|  41|   0|    -|   169|   16|     2704|
    |layer5_out_V_data_12_V_U  |        1|  41|   0|    -|   169|   16|     2704|
    |layer5_out_V_data_13_V_U  |        1|  41|   0|    -|   169|   16|     2704|
    |layer5_out_V_data_14_V_U  |        1|  41|   0|    -|   169|   16|     2704|
    |layer5_out_V_data_15_V_U  |        1|  41|   0|    -|   169|   16|     2704|
    |layer5_out_V_data_1_V_U   |        1|  41|   0|    -|   169|   16|     2704|
    |layer5_out_V_data_2_V_U   |        1|  41|   0|    -|   169|   16|     2704|
    |layer5_out_V_data_3_V_U   |        1|  41|   0|    -|   169|   16|     2704|
    |layer5_out_V_data_4_V_U   |        1|  41|   0|    -|   169|   16|     2704|
    |layer5_out_V_data_5_V_U   |        1|  41|   0|    -|   169|   16|     2704|
    |layer5_out_V_data_6_V_U   |        1|  41|   0|    -|   169|   16|     2704|
    |layer5_out_V_data_7_V_U   |        1|  41|   0|    -|   169|   16|     2704|
    |layer5_out_V_data_8_V_U   |        1|  41|   0|    -|   169|   16|     2704|
    |layer5_out_V_data_9_V_U   |        1|  41|   0|    -|   169|   16|     2704|
    |layer6_out_V_data_0_V_U   |        1|  40|   0|    -|   121|   16|     1936|
    |layer6_out_V_data_1_V_U   |        1|  40|   0|    -|   121|   16|     1936|
    |layer6_out_V_data_2_V_U   |        1|  40|   0|    -|   121|   16|     1936|
    |layer6_out_V_data_3_V_U   |        1|  40|   0|    -|   121|   16|     1936|
    |layer6_out_V_data_4_V_U   |        1|  40|   0|    -|   121|   16|     1936|
    |layer6_out_V_data_5_V_U   |        1|  40|   0|    -|   121|   16|     1936|
    |layer6_out_V_data_6_V_U   |        1|  40|   0|    -|   121|   16|     1936|
    |layer6_out_V_data_7_V_U   |        1|  40|   0|    -|   121|   16|     1936|
    |layer8_out_V_data_0_V_U   |        0|  10|   0|    -|   121|    3|      363|
    |layer8_out_V_data_1_V_U   |        0|  10|   0|    -|   121|    3|      363|
    |layer8_out_V_data_2_V_U   |        0|  10|   0|    -|   121|    3|      363|
    |layer8_out_V_data_3_V_U   |        0|  10|   0|    -|   121|    3|      363|
    |layer8_out_V_data_4_V_U   |        0|  10|   0|    -|   121|    3|      363|
    |layer8_out_V_data_5_V_U   |        0|  10|   0|    -|   121|    3|      363|
    |layer8_out_V_data_6_V_U   |        0|  10|   0|    -|   121|    3|      363|
    |layer8_out_V_data_7_V_U   |        0|  10|   0|    -|   121|    3|      363|
    |layer9_out_V_data_0_V_U   |        0|   7|   0|    -|    25|   16|      400|
    |layer9_out_V_data_1_V_U   |        0|   7|   0|    -|    25|   16|      400|
    |layer9_out_V_data_2_V_U   |        0|   7|   0|    -|    25|   16|      400|
    |layer9_out_V_data_3_V_U   |        0|   7|   0|    -|    25|   16|      400|
    |layer9_out_V_data_4_V_U   |        0|   7|   0|    -|    25|   16|      400|
    |layer9_out_V_data_5_V_U   |        0|   7|   0|    -|    25|   16|      400|
    |layer9_out_V_data_6_V_U   |        0|   7|   0|    -|    25|   16|      400|
    |layer9_out_V_data_7_V_U   |        0|   7|   0|    -|    25|   16|      400|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |Total                     |       56|2506|   0|    0| 26482| 1000|   270520|
    +--------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |real_start  |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+------------------------+--------------+
|ap_start                       |  in |    1| ap_ctrl_hs |        myproject       | return value |
|start_full_n                   |  in |    1| ap_ctrl_hs |        myproject       | return value |
|start_out                      | out |    1| ap_ctrl_hs |        myproject       | return value |
|start_write                    | out |    1| ap_ctrl_hs |        myproject       | return value |
|ap_clk                         |  in |    1| ap_ctrl_hs |        myproject       | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |        myproject       | return value |
|ap_done                        | out |    1| ap_ctrl_hs |        myproject       | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |        myproject       | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |        myproject       | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |        myproject       | return value |
|layer0_V_data_V_dout           |  in |   16|   ap_fifo  |     layer0_V_data_V    |    pointer   |
|layer0_V_data_V_empty_n        |  in |    1|   ap_fifo  |     layer0_V_data_V    |    pointer   |
|layer0_V_data_V_read           | out |    1|   ap_fifo  |     layer0_V_data_V    |    pointer   |
|layer13_out_V_data_0_V_din     | out |   16|   ap_fifo  | layer13_out_V_data_0_V |    pointer   |
|layer13_out_V_data_0_V_full_n  |  in |    1|   ap_fifo  | layer13_out_V_data_0_V |    pointer   |
|layer13_out_V_data_0_V_write   | out |    1|   ap_fifo  | layer13_out_V_data_0_V |    pointer   |
|layer13_out_V_data_1_V_din     | out |   16|   ap_fifo  | layer13_out_V_data_1_V |    pointer   |
|layer13_out_V_data_1_V_full_n  |  in |    1|   ap_fifo  | layer13_out_V_data_1_V |    pointer   |
|layer13_out_V_data_1_V_write   | out |    1|   ap_fifo  | layer13_out_V_data_1_V |    pointer   |
|layer13_out_V_data_2_V_din     | out |   16|   ap_fifo  | layer13_out_V_data_2_V |    pointer   |
|layer13_out_V_data_2_V_full_n  |  in |    1|   ap_fifo  | layer13_out_V_data_2_V |    pointer   |
|layer13_out_V_data_2_V_write   | out |    1|   ap_fifo  | layer13_out_V_data_2_V |    pointer   |
|layer13_out_V_data_3_V_din     | out |   16|   ap_fifo  | layer13_out_V_data_3_V |    pointer   |
|layer13_out_V_data_3_V_full_n  |  in |    1|   ap_fifo  | layer13_out_V_data_3_V |    pointer   |
|layer13_out_V_data_3_V_write   | out |    1|   ap_fifo  | layer13_out_V_data_3_V |    pointer   |
|layer13_out_V_data_4_V_din     | out |   16|   ap_fifo  | layer13_out_V_data_4_V |    pointer   |
|layer13_out_V_data_4_V_full_n  |  in |    1|   ap_fifo  | layer13_out_V_data_4_V |    pointer   |
|layer13_out_V_data_4_V_write   | out |    1|   ap_fifo  | layer13_out_V_data_4_V |    pointer   |
|layer13_out_V_data_5_V_din     | out |   16|   ap_fifo  | layer13_out_V_data_5_V |    pointer   |
|layer13_out_V_data_5_V_full_n  |  in |    1|   ap_fifo  | layer13_out_V_data_5_V |    pointer   |
|layer13_out_V_data_5_V_write   | out |    1|   ap_fifo  | layer13_out_V_data_5_V |    pointer   |
|layer13_out_V_data_6_V_din     | out |   16|   ap_fifo  | layer13_out_V_data_6_V |    pointer   |
|layer13_out_V_data_6_V_full_n  |  in |    1|   ap_fifo  | layer13_out_V_data_6_V |    pointer   |
|layer13_out_V_data_6_V_write   | out |    1|   ap_fifo  | layer13_out_V_data_6_V |    pointer   |
|layer13_out_V_data_7_V_din     | out |   16|   ap_fifo  | layer13_out_V_data_7_V |    pointer   |
|layer13_out_V_data_7_V_full_n  |  in |    1|   ap_fifo  | layer13_out_V_data_7_V |    pointer   |
|layer13_out_V_data_7_V_write   | out |    1|   ap_fifo  | layer13_out_V_data_7_V |    pointer   |
|layer13_out_V_data_8_V_din     | out |   16|   ap_fifo  | layer13_out_V_data_8_V |    pointer   |
|layer13_out_V_data_8_V_full_n  |  in |    1|   ap_fifo  | layer13_out_V_data_8_V |    pointer   |
|layer13_out_V_data_8_V_write   | out |    1|   ap_fifo  | layer13_out_V_data_8_V |    pointer   |
|layer13_out_V_data_9_V_din     | out |   16|   ap_fifo  | layer13_out_V_data_9_V |    pointer   |
|layer13_out_V_data_9_V_full_n  |  in |    1|   ap_fifo  | layer13_out_V_data_9_V |    pointer   |
|layer13_out_V_data_9_V_write   | out |    1|   ap_fifo  | layer13_out_V_data_9_V |    pointer   |
+-------------------------------+-----+-----+------------+------------------------+--------------+

