/*
 * Copyright (c) 2020 Bitdefender
 * SPDX-License-Identifier: Apache-2.0
 */

//
// This file was auto-generated by generate_tables.py. DO NOT MODIFY!
//

#ifndef INSTRUCTIONS_H
#define INSTRUCTIONS_H

const ND_INSTRUCTION gInstructions[2763] = 
{
    // Pos:0 Instruction:"AAA" Encoding:"0x37"/""
    {
        ND_INS_AAA, ND_CAT_DECIMAL, ND_SET_I86, 0, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 3), 0, 0, 0, 0, 0, 0, ND_FLAG_I64, 0, 
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_AF,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_GPR_AH, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1 Instruction:"AAD Ib" Encoding:"0xD5 ib"/"I"
    {
        ND_INS_AAD, ND_CAT_DECIMAL, ND_SET_I86, 1, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 3), 0, 0, 0, 0, 0, 0, ND_FLAG_I64, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_CF|NDR_RFLAG_AF|NDR_RFLAG_OF,
        0|NDR_RFLAG_CF|NDR_RFLAG_AF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_AH, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2 Instruction:"AADD My,Gy" Encoding:"NP 0x0F 0x38 0xFC /r:mem"/"MR"
    {
        ND_INS_AADD, ND_CAT_RAOINT, ND_SET_RAOINT, 2, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_RAOINT, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:3 Instruction:"AAM Ib" Encoding:"0xD4 ib"/"I"
    {
        ND_INS_AAM, ND_CAT_DECIMAL, ND_SET_I86, 3, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 3), 0, 0, 0, 0, 0, 0, ND_FLAG_I64, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_CF|NDR_RFLAG_AF|NDR_RFLAG_OF,
        0|NDR_RFLAG_CF|NDR_RFLAG_AF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_AH, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:4 Instruction:"AAND My,Gy" Encoding:"0x66 0x0F 0x38 0xFC /r:mem"/"MR"
    {
        ND_INS_AAND, ND_CAT_RAOINT, ND_SET_RAOINT, 4, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_RAOINT, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:5 Instruction:"AAS" Encoding:"0x3F"/""
    {
        ND_INS_AAS, ND_CAT_DECIMAL, ND_SET_I86, 5, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 3), 0, 0, 0, 0, 0, 0, ND_FLAG_I64, 0, 
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_AF,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_GPR_AH, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:6 Instruction:"ADC Eb,Gb" Encoding:"0x10 /r"/"MR"
    {
        ND_INS_ADC, ND_CAT_ARITH, ND_SET_I86, 6, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:7 Instruction:"ADC Ev,Gv" Encoding:"0x11 /r"/"MR"
    {
        ND_INS_ADC, ND_CAT_ARITH, ND_SET_I86, 6, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:8 Instruction:"ADC Gb,Eb" Encoding:"0x12 /r"/"RM"
    {
        ND_INS_ADC, ND_CAT_ARITH, ND_SET_I86, 6, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:9 Instruction:"ADC Gv,Ev" Encoding:"0x13 /r"/"RM"
    {
        ND_INS_ADC, ND_CAT_ARITH, ND_SET_I86, 6, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:10 Instruction:"ADC AL,Ib" Encoding:"0x14 ib"/"I"
    {
        ND_INS_ADC, ND_CAT_ARITH, ND_SET_I86, 6, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:11 Instruction:"ADC rAX,Iz" Encoding:"0x15 iz"/"I"
    {
        ND_INS_ADC, ND_CAT_ARITH, ND_SET_I86, 6, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_z, ND_OPF_SEX_OP1, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:12 Instruction:"ADC Eb,Ib" Encoding:"0x80 /2 ib"/"MI"
    {
        ND_INS_ADC, ND_CAT_ARITH, ND_SET_I86, 6, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:13 Instruction:"ADC Ev,Iz" Encoding:"0x81 /2 iz"/"MI"
    {
        ND_INS_ADC, ND_CAT_ARITH, ND_SET_I86, 6, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_z, ND_OPF_SEX_OP1, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:14 Instruction:"ADC Eb,Ib" Encoding:"0x82 /2 iz"/"MI"
    {
        ND_INS_ADC, ND_CAT_ARITH, ND_SET_I86, 6, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_I64, 0, 
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, ND_OPF_SEX_OP1, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:15 Instruction:"ADC Ev,Ib" Encoding:"0x83 /2 ib"/"MI"
    {
        ND_INS_ADC, ND_CAT_ARITH, ND_SET_I86, 6, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, ND_OPF_SEX_OP1, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:16 Instruction:"ADCX Gy,Ey" Encoding:"0x66 0x0F 0x38 0xF6 /r"/"RM"
    {
        ND_INS_ADCX, ND_CAT_ARITH, ND_SET_ADX, 7, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_ADX, 
        0,
        0|NDR_RFLAG_CF,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:17 Instruction:"ADD Eb,Gb" Encoding:"0x00 /r"/"MR"
    {
        ND_INS_ADD, ND_CAT_ARITH, ND_SET_I86, 8, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:18 Instruction:"ADD Ev,Gv" Encoding:"0x01 /r"/"MR"
    {
        ND_INS_ADD, ND_CAT_ARITH, ND_SET_I86, 8, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:19 Instruction:"ADD Gb,Eb" Encoding:"0x02 /r"/"RM"
    {
        ND_INS_ADD, ND_CAT_ARITH, ND_SET_I86, 8, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:20 Instruction:"ADD Gv,Ev" Encoding:"0x03 /r"/"RM"
    {
        ND_INS_ADD, ND_CAT_ARITH, ND_SET_I86, 8, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:21 Instruction:"ADD AL,Ib" Encoding:"0x04 ib"/"I"
    {
        ND_INS_ADD, ND_CAT_ARITH, ND_SET_I86, 8, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:22 Instruction:"ADD rAX,Iz" Encoding:"0x05 iz"/"I"
    {
        ND_INS_ADD, ND_CAT_ARITH, ND_SET_I86, 8, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_z, ND_OPF_SEX_OP1, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:23 Instruction:"ADD Eb,Ib" Encoding:"0x80 /0 ib"/"MI"
    {
        ND_INS_ADD, ND_CAT_ARITH, ND_SET_I86, 8, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:24 Instruction:"ADD Ev,Iz" Encoding:"0x81 /0 iz"/"MI"
    {
        ND_INS_ADD, ND_CAT_ARITH, ND_SET_I86, 8, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_z, ND_OPF_SEX_OP1, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:25 Instruction:"ADD Eb,Ib" Encoding:"0x82 /0 iz"/"MI"
    {
        ND_INS_ADD, ND_CAT_ARITH, ND_SET_I86, 8, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_I64, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, ND_OPF_SEX_OP1, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:26 Instruction:"ADD Ev,Ib" Encoding:"0x83 /0 ib"/"MI"
    {
        ND_INS_ADD, ND_CAT_ARITH, ND_SET_I86, 8, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, ND_OPF_SEX_OP1, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:27 Instruction:"ADDPD Vpd,Wpd" Encoding:"0x66 0x0F 0x58 /r"/"RM"
    {
        ND_INS_ADDPD, ND_CAT_SSE, ND_SET_SSE2, 9, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:28 Instruction:"ADDPS Vps,Wps" Encoding:"NP 0x0F 0x58 /r"/"RM"
    {
        ND_INS_ADDPS, ND_CAT_SSE, ND_SET_SSE, 10, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:29 Instruction:"ADDSD Vsd,Wsd" Encoding:"0xF2 0x0F 0x58 /r"/"RM"
    {
        ND_INS_ADDSD, ND_CAT_SSE, ND_SET_SSE2, 11, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_sd, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:30 Instruction:"ADDSS Vss,Wss" Encoding:"0xF3 0x0F 0x58 /r"/"RM"
    {
        ND_INS_ADDSS, ND_CAT_SSE, ND_SET_SSE, 12, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ss, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:31 Instruction:"ADDSUBPD Vpd,Wpd" Encoding:"0x66 0x0F 0xD0 /r"/"RM"
    {
        ND_INS_ADDSUBPD, ND_CAT_SSE, ND_SET_SSE3, 13, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:32 Instruction:"ADDSUBPS Vps,Wps" Encoding:"0xF2 0x0F 0xD0 /r"/"RM"
    {
        ND_INS_ADDSUBPS, ND_CAT_SSE, ND_SET_SSE3, 14, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:33 Instruction:"ADOX Gy,Ey" Encoding:"0xF3 0x0F 0x38 0xF6 /r"/"RM"
    {
        ND_INS_ADOX, ND_CAT_ARITH, ND_SET_ADX, 15, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_ADX, 
        0,
        0|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:34 Instruction:"AESDEC Vdq,Wdq" Encoding:"0x66 0x0F 0x38 0xDE /r"/"RM"
    {
        ND_INS_AESDEC, ND_CAT_AES, ND_SET_AES, 16, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AES, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:35 Instruction:"AESDEC128KL Vdq,M384" Encoding:"0xF3 0x0F 0x38 0xDD /r:mem"/"RM"
    {
        ND_INS_AESDEC128KL, ND_CAT_AESKL, ND_SET_KL, 17, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_KL, 
        0,
        0|NDR_RFLAG_ZF,
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_384, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:36 Instruction:"AESDEC256KL Vdq,M512" Encoding:"0xF3 0x0F 0x38 0xDF /r:mem"/"RM"
    {
        ND_INS_AESDEC256KL, ND_CAT_AESKL, ND_SET_KL, 18, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_KL, 
        0,
        0|NDR_RFLAG_ZF,
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_512, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:37 Instruction:"AESDECLAST Vdq,Wdq" Encoding:"0x66 0x0F 0x38 0xDF /r"/"RM"
    {
        ND_INS_AESDECLAST, ND_CAT_AES, ND_SET_AES, 19, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AES, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:38 Instruction:"AESDECWIDE128KL M384" Encoding:"0xF3 0x0F 0x38 0xD8 /1:mem"/"M"
    {
        ND_INS_AESDECWIDE128KL, ND_CAT_WIDE_KL, ND_SET_KL, 20, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_KL, 
        0,
        0|NDR_RFLAG_ZF,
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_M, ND_OPS_384, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SSE_XMM0, ND_OPS_dq, ND_OPF_DEFAULT, ND_OPA_RW, 0, 8), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:39 Instruction:"AESDECWIDE256KL M512" Encoding:"0xF3 0x0F 0x38 0xD8 /3:mem"/"M"
    {
        ND_INS_AESDECWIDE256KL, ND_CAT_WIDE_KL, ND_SET_KL, 21, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_KL, 
        0,
        0|NDR_RFLAG_ZF,
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_M, ND_OPS_512, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SSE_XMM0, ND_OPS_dq, ND_OPF_DEFAULT, ND_OPA_RW, 0, 8), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:40 Instruction:"AESENC Vdq,Wdq" Encoding:"0x66 0x0F 0x38 0xDC /r"/"RM"
    {
        ND_INS_AESENC, ND_CAT_AES, ND_SET_AES, 22, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AES, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:41 Instruction:"AESENC128KL Vdq,M384" Encoding:"0xF3 0x0F 0x38 0xDC /r:mem"/"RM"
    {
        ND_INS_AESENC128KL, ND_CAT_AESKL, ND_SET_KL, 23, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_KL, 
        0,
        0|NDR_RFLAG_ZF,
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_384, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:42 Instruction:"AESENC256KL Vdq,M512" Encoding:"0xF3 0x0F 0x38 0xDE /r:mem"/"RM"
    {
        ND_INS_AESENC256KL, ND_CAT_AESKL, ND_SET_KL, 24, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_KL, 
        0,
        0|NDR_RFLAG_ZF,
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_512, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:43 Instruction:"AESENCLAST Vdq,Wdq" Encoding:"0x66 0x0F 0x38 0xDD /r"/"RM"
    {
        ND_INS_AESENCLAST, ND_CAT_AES, ND_SET_AES, 25, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AES, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:44 Instruction:"AESENCWIDE128KL M384" Encoding:"0xF3 0x0F 0x38 0xD8 /0:mem"/"M"
    {
        ND_INS_AESENCWIDE128KL, ND_CAT_WIDE_KL, ND_SET_KL, 26, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_KL, 
        0,
        0|NDR_RFLAG_ZF,
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_M, ND_OPS_384, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SSE_XMM0, ND_OPS_dq, ND_OPF_DEFAULT, ND_OPA_RW, 0, 8), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:45 Instruction:"AESENCWIDE256KL M512" Encoding:"0xF3 0x0F 0x38 0xD8 /2:mem"/"M"
    {
        ND_INS_AESENCWIDE256KL, ND_CAT_WIDE_KL, ND_SET_KL, 27, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_KL, 
        0,
        0|NDR_RFLAG_ZF,
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_M, ND_OPS_512, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SSE_XMM0, ND_OPS_dq, ND_OPF_DEFAULT, ND_OPA_RW, 0, 8), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:46 Instruction:"AESIMC Vdq,Wdq" Encoding:"0x66 0x0F 0x38 0xDB /r"/"RM"
    {
        ND_INS_AESIMC, ND_CAT_AES, ND_SET_AES, 28, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AES, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:47 Instruction:"AESKEYGENASSIST Vdq,Wdq,Ib" Encoding:"0x66 0x0F 0x3A 0xDF /r ib"/"RMI"
    {
        ND_INS_AESKEYGENASSIST, ND_CAT_AES, ND_SET_AES, 29, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AES, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:48 Instruction:"ALTINST" Encoding:"0x0F 0x3F"/""
    {
        ND_INS_ALTINST, ND_CAT_SYSTEM, ND_SET_CYRIX, 30, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:49 Instruction:"AND Eb,Gb" Encoding:"0x20 /r"/"MR"
    {
        ND_INS_AND, ND_CAT_LOGIC, ND_SET_I86, 31, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:50 Instruction:"AND Ev,Gv" Encoding:"0x21 /r"/"MR"
    {
        ND_INS_AND, ND_CAT_LOGIC, ND_SET_I86, 31, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:51 Instruction:"AND Gb,Eb" Encoding:"0x22 /r"/"RM"
    {
        ND_INS_AND, ND_CAT_LOGIC, ND_SET_I86, 31, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_G, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:52 Instruction:"AND Gv,Ev" Encoding:"0x23 /r"/"RM"
    {
        ND_INS_AND, ND_CAT_LOGIC, ND_SET_I86, 31, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:53 Instruction:"AND AL,Ib" Encoding:"0x24 ib"/"I"
    {
        ND_INS_AND, ND_CAT_LOGIC, ND_SET_I86, 31, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:54 Instruction:"AND rAX,Iz" Encoding:"0x25 iz"/"I"
    {
        ND_INS_AND, ND_CAT_LOGIC, ND_SET_I86, 31, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_z, ND_OPF_SEX_OP1, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:55 Instruction:"AND Eb,Ib" Encoding:"0x80 /4 ib"/"MI"
    {
        ND_INS_AND, ND_CAT_LOGIC, ND_SET_I86, 31, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:56 Instruction:"AND Ev,Iz" Encoding:"0x81 /4 iz"/"MI"
    {
        ND_INS_AND, ND_CAT_LOGIC, ND_SET_I86, 31, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_z, ND_OPF_SEX_OP1, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:57 Instruction:"AND Eb,Ib" Encoding:"0x82 /4 iz"/"MI"
    {
        ND_INS_AND, ND_CAT_LOGIC, ND_SET_I86, 31, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_I64, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, ND_OPF_SEX_OP1, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:58 Instruction:"AND Ev,Ib" Encoding:"0x83 /4 ib"/"MI"
    {
        ND_INS_AND, ND_CAT_LOGIC, ND_SET_I86, 31, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, ND_OPF_SEX_OP1, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:59 Instruction:"ANDN Gy,By,Ey" Encoding:"vex m:2 p:0 l:0 w:x 0xF2 /r"/"RVM"
    {
        ND_INS_ANDN, ND_CAT_BMI1, ND_SET_BMI1, 32, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 1), 0, ND_EXT_13, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_BMI1, 
        0,
        0|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_PF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:60 Instruction:"ANDNPD Vpd,Wpd" Encoding:"0x66 0x0F 0x55 /r"/"RM"
    {
        ND_INS_ANDNPD, ND_CAT_LOGICAL_FP, ND_SET_SSE2, 33, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:61 Instruction:"ANDNPS Vps,Wps" Encoding:"NP 0x0F 0x55 /r"/"RM"
    {
        ND_INS_ANDNPS, ND_CAT_LOGICAL_FP, ND_SET_SSE, 34, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:62 Instruction:"ANDPD Vpd,Wpd" Encoding:"0x66 0x0F 0x54 /r"/"RM"
    {
        ND_INS_ANDPD, ND_CAT_LOGICAL_FP, ND_SET_SSE2, 35, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:63 Instruction:"ANDPS Vps,Wps" Encoding:"NP 0x0F 0x54 /r"/"RM"
    {
        ND_INS_ANDPS, ND_CAT_LOGICAL_FP, ND_SET_SSE, 36, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:64 Instruction:"AOR My,Gy" Encoding:"0xF2 0x0F 0x38 0xFC /r:mem"/"MR"
    {
        ND_INS_AOR, ND_CAT_RAOINT, ND_SET_RAOINT, 37, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_RAOINT, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:65 Instruction:"ARPL Ew,Gw" Encoding:"0x63 /r"/"MR"
    {
        ND_INS_ARPL, ND_CAT_SYSTEM, ND_SET_I286PROT, 38, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_I64, 0, 
        0,
        0|NDR_RFLAG_ZF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_w, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:66 Instruction:"AXOR My,Gy" Encoding:"0xF3 0x0F 0x38 0xFC /r:mem"/"MR"
    {
        ND_INS_AXOR, ND_CAT_RAOINT, ND_SET_RAOINT, 39, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_RAOINT, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:67 Instruction:"BEXTR Gy,Ey,By" Encoding:"vex m:2 p:0 l:0 w:x 0xF7 /r"/"RMV"
    {
        ND_INS_BEXTR, ND_CAT_BMI1, ND_SET_BMI1, 40, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 1), 0, ND_EXT_13, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_BMI1, 
        0,
        0|NDR_RFLAG_ZF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:68 Instruction:"BEXTR Gy,Ey,Id" Encoding:"xop m:A 0x10 /r id"/"RMI"
    {
        ND_INS_BEXTR, ND_CAT_BITBYTE, ND_SET_TBM, 40, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_TBM, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:69 Instruction:"BLCFILL By,Ey" Encoding:"xop m:9 0x01 /1"/"VM"
    {
        ND_INS_BLCFILL, ND_CAT_BITBYTE, ND_SET_TBM, 41, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_TBM, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:70 Instruction:"BLCI By,Ey" Encoding:"xop m:9 0x02 /6"/"VM"
    {
        ND_INS_BLCI, ND_CAT_BITBYTE, ND_SET_TBM, 42, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_TBM, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:71 Instruction:"BLCIC By,Ey" Encoding:"xop m:9 0x01 /5"/"VM"
    {
        ND_INS_BLCIC, ND_CAT_BITBYTE, ND_SET_TBM, 43, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_TBM, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:72 Instruction:"BLCMSK By,Ey" Encoding:"xop m:9 0x02 /1"/"VM"
    {
        ND_INS_BLCMSK, ND_CAT_BITBYTE, ND_SET_TBM, 44, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_TBM, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:73 Instruction:"BLCS By,Ey" Encoding:"xop m:9 0x01 /3"/"VM"
    {
        ND_INS_BLCS, ND_CAT_BITBYTE, ND_SET_TBM, 45, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_TBM, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:74 Instruction:"BLENDPD Vx,Wx,Ib" Encoding:"0x66 0x0F 0x3A 0x0D /r ib"/"RMI"
    {
        ND_INS_BLENDPD, ND_CAT_SSE, ND_SET_SSE4, 46, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:75 Instruction:"BLENDPS Vx,Wx,Ib" Encoding:"0x66 0x0F 0x3A 0x0C /r ib"/"RMI"
    {
        ND_INS_BLENDPS, ND_CAT_SSE, ND_SET_SSE4, 47, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:76 Instruction:"BLENDVPD Vdq,Wdq" Encoding:"0x66 0x0F 0x38 0x15 /r"/"RM"
    {
        ND_INS_BLENDVPD, ND_CAT_SSE, ND_SET_SSE4, 48, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SSE_XMM0, ND_OPS_dq, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:77 Instruction:"BLENDVPS Vdq,Wdq" Encoding:"0x66 0x0F 0x38 0x14 /r"/"RM"
    {
        ND_INS_BLENDVPS, ND_CAT_SSE, ND_SET_SSE4, 49, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SSE_XMM0, ND_OPS_dq, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:78 Instruction:"BLSFILL By,Ey" Encoding:"xop m:9 0x01 /2"/"VM"
    {
        ND_INS_BLSFILL, ND_CAT_BITBYTE, ND_SET_TBM, 50, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_TBM, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:79 Instruction:"BLSI By,Ey" Encoding:"vex m:2 p:0 l:0 w:x 0xF3 /3"/"VM"
    {
        ND_INS_BLSI, ND_CAT_BMI1, ND_SET_BMI1, 51, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, ND_EXT_13, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_BMI1, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF,
        0|NDR_RFLAG_OF|NDR_RFLAG_PF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:80 Instruction:"BLSIC By,Ey" Encoding:"xop m:9 0x01 /6"/"VM"
    {
        ND_INS_BLSIC, ND_CAT_BITBYTE, ND_SET_TBM, 52, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_TBM, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:81 Instruction:"BLSMSK By,Ey" Encoding:"vex m:2 p:0 l:0 w:x 0xF3 /2"/"VM"
    {
        ND_INS_BLSMSK, ND_CAT_BMI1, ND_SET_BMI1, 53, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, ND_EXT_13, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_BMI1, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_SF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF,
        0|NDR_RFLAG_ZF|NDR_RFLAG_OF|NDR_RFLAG_PF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:82 Instruction:"BLSR By,Ey" Encoding:"vex m:2 p:0 l:0 w:x 0xF3 /1"/"VM"
    {
        ND_INS_BLSR, ND_CAT_BMI1, ND_SET_BMI1, 54, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, ND_EXT_13, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_BMI1, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF,
        0|NDR_RFLAG_OF|NDR_RFLAG_PF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:83 Instruction:"BNDCL rBl,Ey" Encoding:"mpx 0xF3 0x0F 0x1A /r"/"RM"
    {
        ND_INS_BNDCL, ND_CAT_MPX, ND_SET_MPX, 55, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_AG|ND_FLAG_F64|ND_FLAG_I67|ND_FLAG_MODRM, ND_CFF_MPX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rB, ND_OPS_l, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:84 Instruction:"BNDCN rBl,Ey" Encoding:"mpx 0xF2 0x0F 0x1B /r"/"RM"
    {
        ND_INS_BNDCN, ND_CAT_MPX, ND_SET_MPX, 56, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_AG|ND_FLAG_F64|ND_FLAG_I67|ND_FLAG_MODRM, ND_CFF_MPX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rB, ND_OPS_l, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:85 Instruction:"BNDCU rBl,Ey" Encoding:"mpx 0xF2 0x0F 0x1A /r"/"RM"
    {
        ND_INS_BNDCU, ND_CAT_MPX, ND_SET_MPX, 57, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_AG|ND_FLAG_F64|ND_FLAG_I67|ND_FLAG_MODRM, ND_CFF_MPX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rB, ND_OPS_l, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:86 Instruction:"BNDLDX rBl,Mmib" Encoding:"mpx 0x0F 0x1A /r:mem mib"/"RM"
    {
        ND_INS_BNDLDX, ND_CAT_MPX, ND_SET_MPX, 58, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_AG|ND_FLAG_NOA16|ND_FLAG_NO_RIP_REL|ND_FLAG_I67|ND_FLAG_MODRM|ND_FLAG_MIB, ND_CFF_MPX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rB, ND_OPS_l, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_mib, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:87 Instruction:"BNDMK rBl,My" Encoding:"mpx 0xF3 0x0F 0x1B /r:mem"/"RM"
    {
        ND_INS_BNDMK, ND_CAT_MPX, ND_SET_MPX, 59, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_NOA16|ND_FLAG_NO_RIP_REL|ND_FLAG_I67|ND_FLAG_MODRM, ND_CFF_MPX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rB, ND_OPS_l, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:88 Instruction:"BNDMOV rBl,mBl" Encoding:"mpx 0x66 0x0F 0x1A /r"/"RM"
    {
        ND_INS_BNDMOV, ND_CAT_MPX, ND_SET_MPX, 60, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_NOA16|ND_FLAG_I67|ND_FLAG_MODRM, ND_CFF_MPX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rB, ND_OPS_l, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_mB, ND_OPS_l, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:89 Instruction:"BNDMOV mBl,rBl" Encoding:"mpx 0x66 0x0F 0x1B /r"/"MR"
    {
        ND_INS_BNDMOV, ND_CAT_MPX, ND_SET_MPX, 60, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_NOA16|ND_FLAG_I67|ND_FLAG_MODRM, ND_CFF_MPX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_mB, ND_OPS_l, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_rB, ND_OPS_l, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:90 Instruction:"BNDSTX Mmib,rBl" Encoding:"mpx 0x0F 0x1B /r:mem mib"/"MR"
    {
        ND_INS_BNDSTX, ND_CAT_MPX, ND_SET_MPX, 61, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_AG|ND_FLAG_NOA16|ND_FLAG_NO_RIP_REL|ND_FLAG_I67|ND_FLAG_MODRM|ND_FLAG_MIB, ND_CFF_MPX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_mib, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_rB, ND_OPS_l, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:91 Instruction:"BOUND Gv,Ma" Encoding:"0x62 /r:mem"/"RM"
    {
        ND_INS_BOUND, ND_CAT_INTERRUPT, ND_SET_I186, 62, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_I64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_a, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:92 Instruction:"BSF Gv,Ev" Encoding:"0x0F 0xBC /r"/"RM"
    {
        ND_INS_BSF, ND_CAT_I386, ND_SET_I386, 63, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_ZF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:93 Instruction:"BSR Gv,Ev" Encoding:"0x0F 0xBD /r"/"RM"
    {
        ND_INS_BSR, ND_CAT_BITBYTE, ND_SET_I386, 64, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_ZF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:94 Instruction:"BSWAP Zv" Encoding:"0x0F 0xC8"/"O"
    {
        ND_INS_BSWAP, ND_CAT_DATAXFER, ND_SET_I486REAL, 65, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:95 Instruction:"BSWAP Zv" Encoding:"0x0F 0xC9"/"O"
    {
        ND_INS_BSWAP, ND_CAT_DATAXFER, ND_SET_I486REAL, 65, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:96 Instruction:"BSWAP Zv" Encoding:"0x0F 0xCA"/"O"
    {
        ND_INS_BSWAP, ND_CAT_DATAXFER, ND_SET_I486REAL, 65, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:97 Instruction:"BSWAP Zv" Encoding:"0x0F 0xCB"/"O"
    {
        ND_INS_BSWAP, ND_CAT_DATAXFER, ND_SET_I486REAL, 65, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:98 Instruction:"BSWAP Zv" Encoding:"0x0F 0xCC"/"O"
    {
        ND_INS_BSWAP, ND_CAT_DATAXFER, ND_SET_I486REAL, 65, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:99 Instruction:"BSWAP Zv" Encoding:"0x0F 0xCD"/"O"
    {
        ND_INS_BSWAP, ND_CAT_DATAXFER, ND_SET_I486REAL, 65, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:100 Instruction:"BSWAP Zv" Encoding:"0x0F 0xCE"/"O"
    {
        ND_INS_BSWAP, ND_CAT_DATAXFER, ND_SET_I486REAL, 65, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:101 Instruction:"BSWAP Zv" Encoding:"0x0F 0xCF"/"O"
    {
        ND_INS_BSWAP, ND_CAT_DATAXFER, ND_SET_I486REAL, 65, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:102 Instruction:"BT Ev,Gv" Encoding:"0x0F 0xA3 /r bitbase"/"MR"
    {
        ND_INS_BT, ND_CAT_BITBYTE, ND_SET_I386, 66, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_BITBASE, 0, 
        0,
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:103 Instruction:"BT Ev,Ib" Encoding:"0x0F 0xBA /4 ib"/"MI"
    {
        ND_INS_BT, ND_CAT_BITBYTE, ND_SET_I386, 66, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:104 Instruction:"BTC Ev,Ib" Encoding:"0x0F 0xBA /7 ib"/"MI"
    {
        ND_INS_BTC, ND_CAT_BITBYTE, ND_SET_I386, 67, 
        ND_PREF_LOCK|ND_PREF_HLE, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:105 Instruction:"BTC Ev,Gv" Encoding:"0x0F 0xBB /r bitbase"/"MR"
    {
        ND_INS_BTC, ND_CAT_I386, ND_SET_I386, 67, 
        ND_PREF_LOCK|ND_PREF_HLE, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_BITBASE, 0, 
        0,
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:106 Instruction:"BTR Ev,Gv" Encoding:"0x0F 0xB3 /r bitbase"/"MR"
    {
        ND_INS_BTR, ND_CAT_BITBYTE, ND_SET_I386, 68, 
        ND_PREF_LOCK|ND_PREF_HLE, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_BITBASE, 0, 
        0,
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:107 Instruction:"BTR Ev,Ib" Encoding:"0x0F 0xBA /6 ib"/"MI"
    {
        ND_INS_BTR, ND_CAT_BITBYTE, ND_SET_I386, 68, 
        ND_PREF_LOCK|ND_PREF_HLE, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:108 Instruction:"BTS Ev,Gv" Encoding:"0x0F 0xAB /r bitbase"/"MR"
    {
        ND_INS_BTS, ND_CAT_BITBYTE, ND_SET_I386, 69, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_BITBASE, 0, 
        0,
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:109 Instruction:"BTS Ev,Ib" Encoding:"0x0F 0xBA /5 ib"/"MI"
    {
        ND_INS_BTS, ND_CAT_BITBYTE, ND_SET_I386, 69, 
        ND_PREF_LOCK|ND_PREF_HLE, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:110 Instruction:"BZHI Gy,Ey,By" Encoding:"vex m:2 p:0 l:0 w:x 0xF5 /r"/"RMV"
    {
        ND_INS_BZHI, ND_CAT_BMI2, ND_SET_BMI2, 70, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 1), 0, ND_EXT_13, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_BMI2, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF,
        0|NDR_RFLAG_OF|NDR_RFLAG_PF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:111 Instruction:"CALL Jz" Encoding:"0xE8 cz"/"D"
    {
        ND_INS_CALLNR, ND_CAT_CALL, ND_SET_I86, 71, 
        ND_PREF_BND, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 3), 0, 0, 0, 0, 0, 0, ND_FLAG_F64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_z, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_MEM_SHSP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:112 Instruction:"CALL Ev" Encoding:"0xFF /2"/"M"
    {
        ND_INS_CALLNI, ND_CAT_CALL, ND_SET_I86, 71, 
        ND_PREF_BND|ND_PREF_DNT, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 3), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_CETT|ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_MEM_SHSP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:113 Instruction:"CALLF Ap" Encoding:"0x9A cp"/"D"
    {
        ND_INS_CALLFD, ND_CAT_CALL, ND_SET_I86, 72, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 4), 0, 0, 0, 0, 0, 0, ND_FLAG_I64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_A, ND_OPS_p, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SEG_CS, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v2, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_MEM_SHSP, ND_OPS_v2, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:114 Instruction:"CALLF Mp" Encoding:"0xFF /3:mem"/"M"
    {
        ND_INS_CALLFI, ND_CAT_CALL, ND_SET_I86, 72, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 4), 0, 0, 0, 0, 0, 0, ND_FLAG_CETT|ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_p, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SEG_CS, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v2, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_MEM_SHSP, ND_OPS_v2, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:115 Instruction:"CBW" Encoding:"ds16 0x98"/""
    {
        ND_INS_CBW, ND_CAT_CONVERT, ND_SET_I386, 73, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 2), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:116 Instruction:"CDQ" Encoding:"ds32 0x99"/""
    {
        ND_INS_CDQ, ND_CAT_CONVERT, ND_SET_I386, 74, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 2), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rDX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:117 Instruction:"CDQE" Encoding:"ds64 0x98"/""
    {
        ND_INS_CDQE, ND_CAT_CONVERT, ND_SET_I386, 75, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 2), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:118 Instruction:"CLAC" Encoding:"NP 0x0F 0x01 /0xCA"/""
    {
        ND_INS_CLAC, ND_CAT_SMAP, ND_SET_SMAP, 76, 
        0, 
        ND_MOD_R0|ND_MOD_REAL|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SMAP, 
        0,
        0,
        0,
        0|NDR_RFLAG_AC,
        {
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:119 Instruction:"CLC" Encoding:"0xF8"/""
    {
        ND_INS_CLC, ND_CAT_FLAGOP, ND_SET_I86, 77, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0|NDR_RFLAG_CF,
        {
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:120 Instruction:"CLD" Encoding:"0xFC"/""
    {
        ND_INS_CLD, ND_CAT_FLAGOP, ND_SET_I86, 78, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0|NDR_RFLAG_DF,
        {
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:121 Instruction:"CLDEMOTE Mb" Encoding:"cldm NP 0x0F 0x1C /0:mem"/"M"
    {
        ND_INS_CLDEMOTE, ND_CAT_CLDEMOTE, ND_SET_CLDEMOTE, 79, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_CLDEMOTE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_b, 0, ND_OPA_P, 0, 0), 
        },
    }, 

    // Pos:122 Instruction:"CLEVICT0 M?" Encoding:"vex m:1 p:3 0xAE /7:mem"/"M"
    {
        ND_INS_CLEVICT0, ND_CAT_UNKNOWN, ND_SET_UNKNOWN, 80, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_unknown, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:123 Instruction:"CLEVICT1 M?" Encoding:"vex m:1 p:2 0xAE /7:mem"/"M"
    {
        ND_INS_CLEVICT1, ND_CAT_UNKNOWN, ND_SET_UNKNOWN, 81, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_unknown, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:124 Instruction:"CLFLUSH Mb" Encoding:"NP 0x0F 0xAE /7:mem"/"M"
    {
        ND_INS_CLFLUSH, ND_CAT_MISC, ND_SET_CLFSH, 82, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_CLFSH, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:125 Instruction:"CLFLUSHOPT Mb" Encoding:"0x66 0x0F 0xAE /7:mem"/"M"
    {
        ND_INS_CLFLUSHOPT, ND_CAT_MISC, ND_SET_CLFSHOPT, 83, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_CLFSHOPT, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:126 Instruction:"CLGI" Encoding:"0x0F 0x01 /0xDD"/""
    {
        ND_INS_CLGI, ND_CAT_SYSTEM, ND_SET_SVM, 84, 
        0, 
        ND_MOD_R0|ND_MOD_PROT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXR_SEAM|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF|ND_MOD_SMM_OFF, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SVM, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:127 Instruction:"CLI" Encoding:"0xFA"/""
    {
        ND_INS_CLI, ND_CAT_FLAGOP, ND_SET_I86, 85, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0|NDR_RFLAG_IF,
        {
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:128 Instruction:"CLRSSBSY Mq" Encoding:"0xF3 0x0F 0xAE /6:mem"/"M"
    {
        ND_INS_CLRSSBSY, ND_CAT_CET, ND_SET_CET_SS, 86, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_SHS|ND_FLAG_MODRM, ND_CFF_CET_SS, 
        0,
        0|NDR_RFLAG_CF,
        0,
        0|NDR_RFLAG_ZF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_OF|NDR_RFLAG_SF,
        {
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_SSP, ND_OPS_yf, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:129 Instruction:"CLTS" Encoding:"0x0F 0x06"/""
    {
        ND_INS_CLTS, ND_CAT_SYSTEM, ND_SET_I286REAL, 87, 
        0, 
        ND_MOD_R0|ND_MOD_REAL|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_CR_0, ND_OPS_yf, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:130 Instruction:"CLUI" Encoding:"0xF3 0x0F 0x01 /0xEE"/""
    {
        ND_INS_CLUI, ND_CAT_UINTR, ND_SET_UINTR, 88, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_O64, ND_CFF_UINTR, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_UIF, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:131 Instruction:"CLWB Mb" Encoding:"0x66 0x0F 0xAE /6:mem"/"M"
    {
        ND_INS_CLWB, ND_CAT_MISC, ND_SET_CLWB, 89, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_CLWB, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:132 Instruction:"CLZERO" Encoding:"0x0F 0x01 /0xFC"/""
    {
        ND_INS_CLZERO, ND_CAT_MISC, ND_SET_CLZERO, 90, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:133 Instruction:"CMC" Encoding:"0xF5"/""
    {
        ND_INS_CMC, ND_CAT_FLAGOP, ND_SET_I86, 91, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0|NDR_RFLAG_CF,
        0,
        0,
        {
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:134 Instruction:"CMOVBE Gv,Ev" Encoding:"0x0F 0x46 /r"/"RM"
    {
        ND_INS_CMOVcc, ND_CAT_CMOV, ND_SET_PPRO, 92, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, ND_CFF_CMOV, 
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:135 Instruction:"CMOVC Gv,Ev" Encoding:"0x0F 0x42 /r"/"RM"
    {
        ND_INS_CMOVcc, ND_CAT_CMOV, ND_SET_PPRO, 93, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, ND_CFF_CMOV, 
        0|NDR_RFLAG_CF,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:136 Instruction:"CMOVL Gv,Ev" Encoding:"0x0F 0x4C /r"/"RM"
    {
        ND_INS_CMOVcc, ND_CAT_CMOV, ND_SET_PPRO, 94, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, ND_CFF_CMOV, 
        0|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:137 Instruction:"CMOVLE Gv,Ev" Encoding:"0x0F 0x4E /r"/"RM"
    {
        ND_INS_CMOVcc, ND_CAT_CMOV, ND_SET_PPRO, 95, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, ND_CFF_CMOV, 
        0|NDR_RFLAG_SF|NDR_RFLAG_ZF|NDR_RFLAG_OF,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:138 Instruction:"CMOVNBE Gv,Ev" Encoding:"0x0F 0x47 /r"/"RM"
    {
        ND_INS_CMOVcc, ND_CAT_CMOV, ND_SET_PPRO, 96, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, ND_CFF_CMOV, 
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:139 Instruction:"CMOVNC Gv,Ev" Encoding:"0x0F 0x43 /r"/"RM"
    {
        ND_INS_CMOVcc, ND_CAT_CMOV, ND_SET_PPRO, 97, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, ND_CFF_CMOV, 
        0|NDR_RFLAG_CF,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:140 Instruction:"CMOVNL Gv,Ev" Encoding:"0x0F 0x4D /r"/"RM"
    {
        ND_INS_CMOVcc, ND_CAT_CMOV, ND_SET_PPRO, 98, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, ND_CFF_CMOV, 
        0|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:141 Instruction:"CMOVNLE Gv,Ev" Encoding:"0x0F 0x4F /r"/"RM"
    {
        ND_INS_CMOVcc, ND_CAT_CMOV, ND_SET_PPRO, 99, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, ND_CFF_CMOV, 
        0|NDR_RFLAG_SF|NDR_RFLAG_ZF|NDR_RFLAG_OF,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:142 Instruction:"CMOVNO Gv,Ev" Encoding:"0x0F 0x41 /r"/"RM"
    {
        ND_INS_CMOVcc, ND_CAT_CMOV, ND_SET_PPRO, 100, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, ND_CFF_CMOV, 
        0|NDR_RFLAG_OF,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:143 Instruction:"CMOVNP Gv,Ev" Encoding:"0x0F 0x4B /r"/"RM"
    {
        ND_INS_CMOVcc, ND_CAT_CMOV, ND_SET_PPRO, 101, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, ND_CFF_CMOV, 
        0|NDR_RFLAG_PF,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:144 Instruction:"CMOVNS Gv,Ev" Encoding:"0x0F 0x49 /r"/"RM"
    {
        ND_INS_CMOVcc, ND_CAT_CMOV, ND_SET_PPRO, 102, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, ND_CFF_CMOV, 
        0|NDR_RFLAG_SF,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:145 Instruction:"CMOVNZ Gv,Ev" Encoding:"0x0F 0x45 /r"/"RM"
    {
        ND_INS_CMOVcc, ND_CAT_CMOV, ND_SET_PPRO, 103, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, ND_CFF_CMOV, 
        0|NDR_RFLAG_ZF,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:146 Instruction:"CMOVO Gv,Ev" Encoding:"0x0F 0x40 /r"/"RM"
    {
        ND_INS_CMOVcc, ND_CAT_CMOV, ND_SET_PPRO, 104, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, ND_CFF_CMOV, 
        0|NDR_RFLAG_OF,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:147 Instruction:"CMOVP Gv,Ev" Encoding:"0x0F 0x4A /r"/"RM"
    {
        ND_INS_CMOVcc, ND_CAT_CMOV, ND_SET_PPRO, 105, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, ND_CFF_CMOV, 
        0|NDR_RFLAG_PF,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:148 Instruction:"CMOVS Gv,Ev" Encoding:"0x0F 0x48 /r"/"RM"
    {
        ND_INS_CMOVcc, ND_CAT_CMOV, ND_SET_PPRO, 106, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, ND_CFF_CMOV, 
        0|NDR_RFLAG_SF,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:149 Instruction:"CMOVZ Gv,Ev" Encoding:"0x0F 0x44 /r"/"RM"
    {
        ND_INS_CMOVcc, ND_CAT_CMOV, ND_SET_PPRO, 107, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, ND_CFF_CMOV, 
        0|NDR_RFLAG_ZF,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:150 Instruction:"CMP Eb,Gb" Encoding:"0x38 /r"/"MR"
    {
        ND_INS_CMP, ND_CAT_ARITH, ND_SET_I86, 108, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_G, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:151 Instruction:"CMP Ev,Gv" Encoding:"0x39 /r"/"MR"
    {
        ND_INS_CMP, ND_CAT_ARITH, ND_SET_I86, 108, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:152 Instruction:"CMP Gb,Eb" Encoding:"0x3A /r"/"RM"
    {
        ND_INS_CMP, ND_CAT_ARITH, ND_SET_I86, 108, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:153 Instruction:"CMP Gv,Ev" Encoding:"0x3B /r"/"RM"
    {
        ND_INS_CMP, ND_CAT_ARITH, ND_SET_I86, 108, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:154 Instruction:"CMP AL,Ib" Encoding:"0x3C ib"/"I"
    {
        ND_INS_CMP, ND_CAT_ARITH, ND_SET_I86, 108, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:155 Instruction:"CMP rAX,Iz" Encoding:"0x3D iz"/"I"
    {
        ND_INS_CMP, ND_CAT_ARITH, ND_SET_I86, 108, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_z, ND_OPF_SEX_OP1, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:156 Instruction:"CMP Eb,Ib" Encoding:"0x80 /7 ib"/"MI"
    {
        ND_INS_CMP, ND_CAT_ARITH, ND_SET_I86, 108, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:157 Instruction:"CMP Ev,Iz" Encoding:"0x81 /7 iz"/"MI"
    {
        ND_INS_CMP, ND_CAT_ARITH, ND_SET_I86, 108, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_z, ND_OPF_SEX_OP1, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:158 Instruction:"CMP Eb,Ib" Encoding:"0x82 /7 iz"/"MI"
    {
        ND_INS_CMP, ND_CAT_ARITH, ND_SET_I86, 108, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_I64, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, ND_OPF_SEX_OP1, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:159 Instruction:"CMP Ev,Ib" Encoding:"0x83 /7 ib"/"MI"
    {
        ND_INS_CMP, ND_CAT_ARITH, ND_SET_I86, 108, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, ND_OPF_SEX_OP1, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:160 Instruction:"CMPBEXADD My,Gy,By" Encoding:"vex m:2 p:1 l:0 w:x 0xE6 /r:mem"/"MRV"
    {
        ND_INS_CMPBEXADD, ND_CAT_CMPCCXADD, ND_SET_CMPCCXADD, 109, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 1), 0, ND_EXT_14, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, ND_CFF_CMPCCXADD, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:161 Instruction:"CMPCXADD My,Gy,By" Encoding:"vex m:2 p:1 l:0 w:x 0xE2 /r:mem"/"MRV"
    {
        ND_INS_CMPCXADD, ND_CAT_CMPCCXADD, ND_SET_CMPCCXADD, 110, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 1), 0, ND_EXT_14, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, ND_CFF_CMPCCXADD, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:162 Instruction:"CMPLEXADD My,Gy,By" Encoding:"vex m:2 p:1 l:0 w:x 0xEE /r:mem"/"MRV"
    {
        ND_INS_CMPLEXADD, ND_CAT_CMPCCXADD, ND_SET_CMPCCXADD, 111, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 1), 0, ND_EXT_14, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, ND_CFF_CMPCCXADD, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:163 Instruction:"CMPLXADD My,Gy,By" Encoding:"vex m:2 p:1 l:0 w:x 0xEC /r:mem"/"MRV"
    {
        ND_INS_CMPLXADD, ND_CAT_CMPCCXADD, ND_SET_CMPCCXADD, 112, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 1), 0, ND_EXT_14, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, ND_CFF_CMPCCXADD, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:164 Instruction:"CMPNBEXADD My,Gy,By" Encoding:"vex m:2 p:1 l:0 w:x 0xE7 /r:mem"/"MRV"
    {
        ND_INS_CMPNBEXADD, ND_CAT_CMPCCXADD, ND_SET_CMPCCXADD, 113, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 1), 0, ND_EXT_14, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, ND_CFF_CMPCCXADD, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:165 Instruction:"CMPNCXADD My,Gy,By" Encoding:"vex m:2 p:1 l:0 w:x 0xE3 /r:mem"/"MRV"
    {
        ND_INS_CMPNCXADD, ND_CAT_CMPCCXADD, ND_SET_CMPCCXADD, 114, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 1), 0, ND_EXT_14, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, ND_CFF_CMPCCXADD, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:166 Instruction:"CMPNLEXADD My,Gy,By" Encoding:"vex m:2 p:1 l:0 w:x 0xEF /r:mem"/"MRV"
    {
        ND_INS_CMPNLEXADD, ND_CAT_CMPCCXADD, ND_SET_CMPCCXADD, 115, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 1), 0, ND_EXT_14, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, ND_CFF_CMPCCXADD, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:167 Instruction:"CMPNLXADD My,Gy,By" Encoding:"vex m:2 p:1 l:0 w:x 0xED /r:mem"/"MRV"
    {
        ND_INS_CMPNLXADD, ND_CAT_CMPCCXADD, ND_SET_CMPCCXADD, 116, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 1), 0, ND_EXT_14, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, ND_CFF_CMPCCXADD, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:168 Instruction:"CMPNOXADD My,Gy,By" Encoding:"vex m:2 p:1 l:0 w:x 0xE1 /r:mem"/"MRV"
    {
        ND_INS_CMPNOXADD, ND_CAT_CMPCCXADD, ND_SET_CMPCCXADD, 117, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 1), 0, ND_EXT_14, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, ND_CFF_CMPCCXADD, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:169 Instruction:"CMPNPXADD My,Gy,By" Encoding:"vex m:2 p:1 l:0 w:x 0xEB /r:mem"/"MRV"
    {
        ND_INS_CMPNPXADD, ND_CAT_CMPCCXADD, ND_SET_CMPCCXADD, 118, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 1), 0, ND_EXT_14, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, ND_CFF_CMPCCXADD, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:170 Instruction:"CMPNSXADD My,Gy,By" Encoding:"vex m:2 p:1 l:0 w:x 0xE9 /r:mem"/"MRV"
    {
        ND_INS_CMPNSXADD, ND_CAT_CMPCCXADD, ND_SET_CMPCCXADD, 119, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 1), 0, ND_EXT_14, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, ND_CFF_CMPCCXADD, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:171 Instruction:"CMPNZXADD My,Gy,By" Encoding:"vex m:2 p:1 l:0 w:x 0xE5 /r:mem"/"MRV"
    {
        ND_INS_CMPNZXADD, ND_CAT_CMPCCXADD, ND_SET_CMPCCXADD, 120, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 1), 0, ND_EXT_14, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, ND_CFF_CMPCCXADD, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:172 Instruction:"CMPOXADD My,Gy,By" Encoding:"vex m:2 p:1 l:0 w:x 0xE0 /r:mem"/"MRV"
    {
        ND_INS_CMPOXADD, ND_CAT_CMPCCXADD, ND_SET_CMPCCXADD, 121, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 1), 0, ND_EXT_14, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, ND_CFF_CMPCCXADD, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:173 Instruction:"CMPPD Vpd,Wpd,Ib" Encoding:"0x66 0x0F 0xC2 /r ib"/"RMI"
    {
        ND_INS_CMPPD, ND_CAT_SSE, ND_SET_SSE2, 122, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:174 Instruction:"CMPPS Vps,Wps,Ib" Encoding:"NP 0x0F 0xC2 /r ib"/"RMI"
    {
        ND_INS_CMPPS, ND_CAT_SSE, ND_SET_SSE, 123, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:175 Instruction:"CMPPXADD My,Gy,By" Encoding:"vex m:2 p:1 l:0 w:x 0xEA /r:mem"/"MRV"
    {
        ND_INS_CMPPXADD, ND_CAT_CMPCCXADD, ND_SET_CMPCCXADD, 124, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 1), 0, ND_EXT_14, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, ND_CFF_CMPCCXADD, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:176 Instruction:"CMPSB Xb,Yb" Encoding:"0xA6"/""
    {
        ND_INS_CMPS, ND_CAT_STRINGOP, ND_SET_I86, 125, 
        ND_PREF_REPC, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 3), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_DF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_X, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_Y, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rSI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rDI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:177 Instruction:"CMPSB Xb,Yb" Encoding:"rep 0xA6"/""
    {
        ND_INS_CMPS, ND_CAT_STRINGOP, ND_SET_I86, 125, 
        ND_PREF_REPC, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 4), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_ZF|NDR_RFLAG_DF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_X, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_CR, 0, 0), 
            OP(ND_OPT_Y, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_CR, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rSI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rDI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:178 Instruction:"CMPSD Vsd,Wsd,Ib" Encoding:"0xF2 0x0F 0xC2 /r ib"/"RMI"
    {
        ND_INS_CMPSD, ND_CAT_SSE, ND_SET_SSE2, 126, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_sd, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:179 Instruction:"CMPSD Xv,Yv" Encoding:"ds32 0xA7"/""
    {
        ND_INS_CMPS, ND_CAT_STRINGOP, ND_SET_I86, 126, 
        ND_PREF_REPC, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 3), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_DF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_X, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_Y, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rSI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rDI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:180 Instruction:"CMPSD Xv,Yv" Encoding:"rep ds32 0xA7"/""
    {
        ND_INS_CMPS, ND_CAT_STRINGOP, ND_SET_I86, 126, 
        ND_PREF_REPC, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 4), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_ZF|NDR_RFLAG_DF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_X, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CR, 0, 0), 
            OP(ND_OPT_Y, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CR, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rSI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rDI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:181 Instruction:"CMPSQ Xv,Yv" Encoding:"ds64 0xA7"/""
    {
        ND_INS_CMPS, ND_CAT_STRINGOP, ND_SET_I86, 127, 
        ND_PREF_REPC, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 3), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_DF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_X, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_Y, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rSI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rDI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:182 Instruction:"CMPSQ Xv,Yv" Encoding:"rep ds64 0xA7"/""
    {
        ND_INS_CMPS, ND_CAT_STRINGOP, ND_SET_I86, 127, 
        ND_PREF_REPC, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 4), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_ZF|NDR_RFLAG_DF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_X, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CR, 0, 0), 
            OP(ND_OPT_Y, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CR, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rSI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rDI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:183 Instruction:"CMPSS Vss,Wss,Ib" Encoding:"0xF3 0x0F 0xC2 /r ib"/"RMI"
    {
        ND_INS_CMPSS, ND_CAT_SSE, ND_SET_SSE, 128, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ss, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:184 Instruction:"CMPSW Xv,Yv" Encoding:"ds16 0xA7"/""
    {
        ND_INS_CMPS, ND_CAT_STRINGOP, ND_SET_I86, 129, 
        ND_PREF_REPC, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 3), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_DF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_X, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_Y, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rSI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rDI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:185 Instruction:"CMPSW Xv,Yv" Encoding:"rep ds16 0xA7"/""
    {
        ND_INS_CMPS, ND_CAT_STRINGOP, ND_SET_I86, 129, 
        ND_PREF_REPC, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 4), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_ZF|NDR_RFLAG_DF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_X, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CR, 0, 0), 
            OP(ND_OPT_Y, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CR, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rSI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rDI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:186 Instruction:"CMPSXADD My,Gy,By" Encoding:"vex m:2 p:1 l:0 w:x 0xE8 /r:mem"/"MRV"
    {
        ND_INS_CMPSXADD, ND_CAT_CMPCCXADD, ND_SET_CMPCCXADD, 130, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 1), 0, ND_EXT_14, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, ND_CFF_CMPCCXADD, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:187 Instruction:"CMPXCHG Eb,Gb" Encoding:"0x0F 0xB0 /r"/"MR"
    {
        ND_INS_CMPXCHG, ND_CAT_SEMAPHORE, ND_SET_I486REAL, 131, 
        ND_PREF_LOCK|ND_PREF_HLE, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:188 Instruction:"CMPXCHG Ev,Gv" Encoding:"0x0F 0xB1 /r"/"MR"
    {
        ND_INS_CMPXCHG, ND_CAT_SEMAPHORE, ND_SET_I486REAL, 131, 
        ND_PREF_LOCK|ND_PREF_HLE, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:189 Instruction:"CMPXCHG16B Mdq" Encoding:"rexw 0x0F 0xC7 /1:mem"/"M"
    {
        ND_INS_CMPXCHG16B, ND_CAT_SEMAPHORE, ND_SET_CMPXCHG16B, 132, 
        ND_PREF_LOCK|ND_PREF_HLE, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 5), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_CX8, 
        0,
        0|NDR_RFLAG_ZF,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_dq, 0, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rBX, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:190 Instruction:"CMPXCHG8B Mq" Encoding:"0x0F 0xC7 /1:mem"/"M"
    {
        ND_INS_CMPXCHG8B, ND_CAT_SEMAPHORE, ND_SET_PENTIUMREAL, 133, 
        ND_PREF_LOCK|ND_PREF_HLE, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 5), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_CX8, 
        0,
        0|NDR_RFLAG_ZF,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rBX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:191 Instruction:"CMPZXADD My,Gy,By" Encoding:"vex m:2 p:1 l:0 w:x 0xE4 /r:mem"/"MRV"
    {
        ND_INS_CMPZXADD, ND_CAT_CMPCCXADD, ND_SET_CMPCCXADD, 134, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 1), 0, ND_EXT_14, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, ND_CFF_CMPCCXADD, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:192 Instruction:"COMISD Vsd,Wsd" Encoding:"0x66 0x0F 0x2F /r"/"RM"
    {
        ND_INS_COMISD, ND_CAT_SSE2, ND_SET_SSE2, 135, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:193 Instruction:"COMISS Vss,Wss" Encoding:"NP 0x0F 0x2F /r"/"RM"
    {
        ND_INS_COMISS, ND_CAT_SSE, ND_SET_SSE, 136, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:194 Instruction:"CPUID" Encoding:"0x0F 0xA2"/""
    {
        ND_INS_CPUID, ND_CAT_MISC, ND_SET_I486REAL, 137, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 4), 0, 0, 0, 0, 0, 0, ND_FLAG_SERIAL, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rBX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_CRW, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:195 Instruction:"CPU_READ" Encoding:"0x0F 0x3D"/""
    {
        ND_INS_CPU_READ, ND_CAT_SYSTEM, ND_SET_CYRIX, 138, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:196 Instruction:"CPU_WRITE" Encoding:"0x0F 0x3C"/""
    {
        ND_INS_CPU_WRITE, ND_CAT_SYSTEM, ND_SET_CYRIX, 139, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:197 Instruction:"CQO" Encoding:"ds64 0x99"/""
    {
        ND_INS_CQO, ND_CAT_CONVERT, ND_SET_I386, 140, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 2), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rDX, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:198 Instruction:"CRC32 Gy,Eb" Encoding:"0xF2 0x0F 0x38 0xF0 /r"/"RM"
    {
        ND_INS_CRC32, ND_CAT_SSE, ND_SET_SSE42, 141, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SSE42, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:199 Instruction:"CRC32 Gy,Eb" Encoding:"0x66 0xF2 0x0F 0x38 0xF0 /r"/"RM"
    {
        ND_INS_CRC32, ND_CAT_SSE, ND_SET_SSE42, 141, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_S66|ND_FLAG_MODRM, ND_CFF_SSE42, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:200 Instruction:"CRC32 Gy,Ev" Encoding:"0xF2 0x0F 0x38 0xF1 /r"/"RM"
    {
        ND_INS_CRC32, ND_CAT_SSE, ND_SET_SSE42, 141, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SSE42, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:201 Instruction:"CRC32 Gy,Ev" Encoding:"0x66 0xF2 0x0F 0x38 0xF1 /r"/"RM"
    {
        ND_INS_CRC32, ND_CAT_SSE, ND_SET_SSE42, 141, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_S66|ND_FLAG_MODRM, ND_CFF_SSE42, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:202 Instruction:"CVTDQ2PD Vx,Wq" Encoding:"0xF3 0x0F 0xE6 /r"/"RM"
    {
        ND_INS_CVTDQ2PD, ND_CAT_CONVERT, ND_SET_SSE2, 142, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:203 Instruction:"CVTDQ2PS Vps,Wdq" Encoding:"NP 0x0F 0x5B /r"/"RM"
    {
        ND_INS_CVTDQ2PS, ND_CAT_CONVERT, ND_SET_SSE2, 143, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:204 Instruction:"CVTPD2DQ Vx,Wpd" Encoding:"0xF2 0x0F 0xE6 /r"/"RM"
    {
        ND_INS_CVTPD2DQ, ND_CAT_CONVERT, ND_SET_SSE2, 144, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:205 Instruction:"CVTPD2PI Pq,Wpd" Encoding:"0x66 0x0F 0x2D /r"/"RM"
    {
        ND_INS_CVTPD2PI, ND_CAT_CONVERT, ND_SET_SSE2, 145, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:206 Instruction:"CVTPD2PS Vps,Wpd" Encoding:"0x66 0x0F 0x5A /r"/"RM"
    {
        ND_INS_CVTPD2PS, ND_CAT_CONVERT, ND_SET_SSE2, 146, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:207 Instruction:"CVTPI2PD Vpd,Qq" Encoding:"0x66 0x0F 0x2A /r"/"RM"
    {
        ND_INS_CVTPI2PD, ND_CAT_CONVERT, ND_SET_SSE2, 147, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:208 Instruction:"CVTPI2PS Vq,Qq" Encoding:"NP 0x0F 0x2A /r"/"RM"
    {
        ND_INS_CVTPI2PS, ND_CAT_CONVERT, ND_SET_SSE, 148, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:209 Instruction:"CVTPS2DQ Vdq,Wps" Encoding:"0x66 0x0F 0x5B /r"/"RM"
    {
        ND_INS_CVTPS2DQ, ND_CAT_CONVERT, ND_SET_SSE2, 149, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:210 Instruction:"CVTPS2PD Vpd,Wq" Encoding:"NP 0x0F 0x5A /r"/"RM"
    {
        ND_INS_CVTPS2PD, ND_CAT_CONVERT, ND_SET_SSE2, 150, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:211 Instruction:"CVTPS2PI Pq,Wq" Encoding:"NP 0x0F 0x2D /r"/"RM"
    {
        ND_INS_CVTPS2PI, ND_CAT_CONVERT, ND_SET_SSE, 151, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:212 Instruction:"CVTSD2SI Gy,Wsd" Encoding:"0xF2 0x0F 0x2D /r"/"RM"
    {
        ND_INS_CVTSD2SI, ND_CAT_CONVERT, ND_SET_SSE2, 152, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:213 Instruction:"CVTSD2SS Vss,Wsd" Encoding:"0xF2 0x0F 0x5A /r"/"RM"
    {
        ND_INS_CVTSD2SS, ND_CAT_CONVERT, ND_SET_SSE2, 153, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ss, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:214 Instruction:"CVTSI2SD Vsd,Ey" Encoding:"0xF2 0x0F 0x2A /r"/"RM"
    {
        ND_INS_CVTSI2SD, ND_CAT_CONVERT, ND_SET_SSE2, 154, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_sd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:215 Instruction:"CVTSI2SS Vss,Ey" Encoding:"0xF3 0x0F 0x2A /r"/"RM"
    {
        ND_INS_CVTSI2SS, ND_CAT_CONVERT, ND_SET_SSE, 155, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ss, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:216 Instruction:"CVTSS2SD Vsd,Wss" Encoding:"0xF3 0x0F 0x5A /r"/"RM"
    {
        ND_INS_CVTSS2SD, ND_CAT_CONVERT, ND_SET_SSE2, 156, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_sd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:217 Instruction:"CVTSS2SI Gy,Wss" Encoding:"0xF3 0x0F 0x2D /r"/"RM"
    {
        ND_INS_CVTSS2SI, ND_CAT_CONVERT, ND_SET_SSE, 157, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:218 Instruction:"CVTTPD2DQ Vx,Wpd" Encoding:"0x66 0x0F 0xE6 /r"/"RM"
    {
        ND_INS_CVTTPD2DQ, ND_CAT_CONVERT, ND_SET_SSE2, 158, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:219 Instruction:"CVTTPD2PI Pq,Wpd" Encoding:"0x66 0x0F 0x2C /r"/"RM"
    {
        ND_INS_CVTTPD2PI, ND_CAT_CONVERT, ND_SET_SSE2, 159, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:220 Instruction:"CVTTPS2DQ Vdq,Wps" Encoding:"0xF3 0x0F 0x5B /r"/"RM"
    {
        ND_INS_CVTTPS2DQ, ND_CAT_CONVERT, ND_SET_SSE2, 160, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:221 Instruction:"CVTTPS2PI Pq,Wq" Encoding:"NP 0x0F 0x2C /r"/"RM"
    {
        ND_INS_CVTTPS2PI, ND_CAT_CONVERT, ND_SET_SSE, 161, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:222 Instruction:"CVTTSD2SI Gy,Wsd" Encoding:"0xF2 0x0F 0x2C /r"/"RM"
    {
        ND_INS_CVTTSD2SI, ND_CAT_CONVERT, ND_SET_SSE2, 162, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:223 Instruction:"CVTTSS2SI Gy,Wss" Encoding:"0xF3 0x0F 0x2C /r"/"RM"
    {
        ND_INS_CVTTSS2SI, ND_CAT_CONVERT, ND_SET_SSE, 163, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:224 Instruction:"CWD" Encoding:"ds16 0x99"/""
    {
        ND_INS_CWD, ND_CAT_CONVERT, ND_SET_I386, 164, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 2), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rDX, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:225 Instruction:"CWDE" Encoding:"ds32 0x98"/""
    {
        ND_INS_CWDE, ND_CAT_CONVERT, ND_SET_I386, 165, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 2), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:226 Instruction:"DAA" Encoding:"0x27"/""
    {
        ND_INS_DAA, ND_CAT_DECIMAL, ND_SET_I86, 166, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_I64, 0, 
        0|NDR_RFLAG_CF|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF,
        0|NDR_RFLAG_OF,
        0|NDR_RFLAG_OF,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:227 Instruction:"DAS" Encoding:"0x2F"/""
    {
        ND_INS_DAS, ND_CAT_DECIMAL, ND_SET_I86, 167, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_I64, 0, 
        0|NDR_RFLAG_CF|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_OF,
        0|NDR_RFLAG_OF,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:228 Instruction:"DEC Zv" Encoding:"0x48"/"O"
    {
        ND_INS_DEC, ND_CAT_ARITH, ND_SET_I86, 168, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_I64, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:229 Instruction:"DEC Zv" Encoding:"0x49"/"O"
    {
        ND_INS_DEC, ND_CAT_ARITH, ND_SET_I86, 168, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_I64, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:230 Instruction:"DEC Zv" Encoding:"0x4A"/"O"
    {
        ND_INS_DEC, ND_CAT_ARITH, ND_SET_I86, 168, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_I64, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:231 Instruction:"DEC Zv" Encoding:"0x4B"/"O"
    {
        ND_INS_DEC, ND_CAT_ARITH, ND_SET_I86, 168, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_I64, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:232 Instruction:"DEC Zv" Encoding:"0x4C"/"O"
    {
        ND_INS_DEC, ND_CAT_ARITH, ND_SET_I86, 168, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_I64, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:233 Instruction:"DEC Zv" Encoding:"0x4D"/"O"
    {
        ND_INS_DEC, ND_CAT_ARITH, ND_SET_I86, 168, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_I64, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:234 Instruction:"DEC Zv" Encoding:"0x4E"/"O"
    {
        ND_INS_DEC, ND_CAT_ARITH, ND_SET_I86, 168, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_I64, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:235 Instruction:"DEC Zv" Encoding:"0x4F"/"O"
    {
        ND_INS_DEC, ND_CAT_ARITH, ND_SET_I86, 168, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_I64, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:236 Instruction:"DEC Eb" Encoding:"0xFE /1"/"M"
    {
        ND_INS_DEC, ND_CAT_ARITH, ND_SET_I86, 168, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:237 Instruction:"DEC Ev" Encoding:"0xFF /1"/"M"
    {
        ND_INS_DEC, ND_CAT_ARITH, ND_SET_I86, 168, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:238 Instruction:"DELAY Ry" Encoding:"vex m:1 p:2 0xAE /6:reg"/"M"
    {
        ND_INS_DELAY, ND_CAT_UNKNOWN, ND_SET_UNKNOWN, 169, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:239 Instruction:"DIV Eb" Encoding:"0xF6 /6"/"M"
    {
        ND_INS_DIV, ND_CAT_ARITH, ND_SET_I86, 170, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 4), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_AH, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:240 Instruction:"DIV Ev" Encoding:"0xF7 /6"/"M"
    {
        ND_INS_DIV, ND_CAT_ARITH, ND_SET_I86, 170, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 3), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:241 Instruction:"DIVPD Vpd,Wpd" Encoding:"0x66 0x0F 0x5E /r"/"RM"
    {
        ND_INS_DIVPD, ND_CAT_SSE, ND_SET_SSE2, 171, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:242 Instruction:"DIVPS Vps,Wps" Encoding:"NP 0x0F 0x5E /r"/"RM"
    {
        ND_INS_DIVPS, ND_CAT_SSE, ND_SET_SSE, 172, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:243 Instruction:"DIVSD Vsd,Wsd" Encoding:"0xF2 0x0F 0x5E /r"/"RM"
    {
        ND_INS_DIVSD, ND_CAT_SSE, ND_SET_SSE2, 173, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_sd, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:244 Instruction:"DIVSS Vss,Wss" Encoding:"0xF3 0x0F 0x5E /r"/"RM"
    {
        ND_INS_DIVSS, ND_CAT_SSE, ND_SET_SSE, 174, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ss, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:245 Instruction:"DMINT" Encoding:"0x0F 0x39"/""
    {
        ND_INS_DMINT, ND_CAT_SYSTEM, ND_SET_CYRIX, 175, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_I64, 0, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:246 Instruction:"DPPD Vdq,Wdq,Ib" Encoding:"0x66 0x0F 0x3A 0x41 /r ib"/"RMI"
    {
        ND_INS_DPPD, ND_CAT_SSE, ND_SET_SSE4, 176, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:247 Instruction:"DPPS Vx,Wx,Ib" Encoding:"0x66 0x0F 0x3A 0x40 /r ib"/"RMI"
    {
        ND_INS_DPPS, ND_CAT_SSE, ND_SET_SSE4, 177, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:248 Instruction:"EMMS" Encoding:"NP 0x0F 0x77"/""
    {
        ND_INS_EMMS, ND_CAT_MMX, ND_SET_MMX, 178, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, 0, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:249 Instruction:"ENCLS" Encoding:"NP 0x0F 0x01 /0xCF"/""
    {
        ND_INS_ENCLS, ND_CAT_SGX, ND_SET_SGX, 179, 
        0, 
        ND_MOD_R0|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 4), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SGX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rBX, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_CRW, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_CRW, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_CRW, 0, 0), 
        },
    }, 

    // Pos:250 Instruction:"ENCLU" Encoding:"NP 0x0F 0x01 /0xD7"/""
    {
        ND_INS_ENCLU, ND_CAT_SGX, ND_SET_SGX, 180, 
        0, 
        ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 4), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SGX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rBX, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_CRW, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_CRW, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_CRW, 0, 0), 
        },
    }, 

    // Pos:251 Instruction:"ENCLV" Encoding:"NP 0x0F 0x01 /0xC0"/""
    {
        ND_INS_ENCLV, ND_CAT_SGX, ND_SET_SGX, 181, 
        0, 
        ND_MOD_R0|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 4), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SGX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rBX, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_CRW, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_CRW, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_CRW, 0, 0), 
        },
    }, 

    // Pos:252 Instruction:"ENCODEKEY128 Gd,Rd" Encoding:"0xF3 0x0F 0x38 0xFA /r:reg"/"RM"
    {
        ND_INS_ENCODEKEY128, ND_CAT_AESKL, ND_SET_KL, 182, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 4), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_KL, 
        0,
        0,
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_G, ND_OPS_d, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_R, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SSE_XMM0, ND_OPS_dq, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SSE_XMM0, ND_OPS_dq, ND_OPF_DEFAULT, ND_OPA_W, 0, 3), 
            OP(ND_OPT_SSE_XMM4, ND_OPS_dq, ND_OPF_DEFAULT, ND_OPA_W, 0, 3), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:253 Instruction:"ENCODEKEY256 Gd,Rd" Encoding:"0xF3 0x0F 0x38 0xFB /r:reg"/"RM"
    {
        ND_INS_ENCODEKEY256, ND_CAT_AESKL, ND_SET_KL, 183, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 3), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_KL, 
        0,
        0,
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_G, ND_OPS_d, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_R, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SSE_XMM0, ND_OPS_dq, ND_OPF_DEFAULT, ND_OPA_RW, 0, 2), 
            OP(ND_OPT_SSE_XMM2, ND_OPS_dq, ND_OPF_DEFAULT, ND_OPA_W, 0, 5), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:254 Instruction:"ENDBR32" Encoding:"cet a0xF3 0x0F 0x1E /0xFB"/""
    {
        ND_INS_ENDBR, ND_CAT_CET, ND_SET_CET_IBT, 184, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_CET_IBT, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:255 Instruction:"ENDBR64" Encoding:"cet a0xF3 0x0F 0x1E /0xFA"/""
    {
        ND_INS_ENDBR, ND_CAT_CET, ND_SET_CET_IBT, 185, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_CET_IBT, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:256 Instruction:"ENQCMD rM?,Moq" Encoding:"0xF2 0x0F 0x38 0xF8 /r:mem"/"M"
    {
        ND_INS_ENQCMD, ND_CAT_ENQCMD, ND_SET_ENQCMD, 186, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_ENQCMD, 
        0,
        0|NDR_RFLAG_ZF,
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_rM, ND_OPS_unknown, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_oq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:257 Instruction:"ENQCMDS rM?,Moq" Encoding:"0xF3 0x0F 0x38 0xF8 /r:mem"/"M"
    {
        ND_INS_ENQCMDS, ND_CAT_ENQCMD, ND_SET_ENQCMD, 187, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_ENQCMD, 
        0,
        0|NDR_RFLAG_ZF,
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_rM, ND_OPS_unknown, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_oq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:258 Instruction:"ENTER Iw,Ib" Encoding:"0xC8 iw ib"/"II"
    {
        ND_INS_ENTER, ND_CAT_MISC, ND_SET_I186, 188, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 3), 0, 0, 0, 0, 0, 0, ND_FLAG_D64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_I, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rBP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rSP, ND_OPS_ssz, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:259 Instruction:"ERETS" Encoding:"0xF2 0x0F 0x01 /0xCA"/""
    {
        ND_INS_ERETS, ND_CAT_RET, ND_SET_FRED, 189, 
        0, 
        ND_MOD_R0|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 5), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_MODRM|ND_FLAG_O64, ND_CFF_FRED, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rSP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v5, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SSP, ND_OPS_yf, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
        },
    }, 

    // Pos:260 Instruction:"ERETU" Encoding:"0xF3 0x0F 0x01 /0xCA"/""
    {
        ND_INS_ERETU, ND_CAT_RET, ND_SET_FRED, 190, 
        0, 
        ND_MOD_R0|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 9), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_MODRM|ND_FLAG_O64, ND_CFF_FRED, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rSP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_SEG_CS, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_SEG_SS, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v5, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SSP, ND_OPS_yf, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
            OP(ND_OPT_MSR_GSBASE, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_MSR_KGSBASE, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:261 Instruction:"EXTRACTPS Ed,Vdq,Ib" Encoding:"0x66 0x0F 0x3A 0x17 /r ib"/"MRI"
    {
        ND_INS_EXTRACTPS, ND_CAT_SSE, ND_SET_SSE4, 191, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_d, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:262 Instruction:"EXTRQ Uq,Ib,Ib" Encoding:"0x66 0x0F 0x78 /0 modrmpmp ib ib"/"MII"
    {
        ND_INS_EXTRQ, ND_CAT_BITBYTE, ND_SET_SSE4A, 192, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4A, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_U, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:263 Instruction:"EXTRQ Vdq,Uq" Encoding:"0x66 0x0F 0x79 /r:reg"/"RM"
    {
        ND_INS_EXTRQ, ND_CAT_BITBYTE, ND_SET_SSE4A, 192, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4A, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_U, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:264 Instruction:"F2XM1" Encoding:"0xD9 /0xF0"/""
    {
        ND_INS_F2XM1, ND_CAT_X87_ALU, ND_SET_X87, 193, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:265 Instruction:"FABS" Encoding:"0xD9 /0xE1"/""
    {
        ND_INS_FABS, ND_CAT_X87_ALU, ND_SET_X87, 194, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0xf3, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:266 Instruction:"FADD ST(0),Mfd" Encoding:"0xD8 /0:mem"/"M"
    {
        ND_INS_FADD, ND_CAT_X87_ALU, ND_SET_X87, 195, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_fd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:267 Instruction:"FADD ST(0),ST(i)" Encoding:"0xD8 /0:reg"/"M"
    {
        ND_INS_FADD, ND_CAT_X87_ALU, ND_SET_X87, 195, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:268 Instruction:"FADD ST(0),Mfq" Encoding:"0xDC /0:mem"/"M"
    {
        ND_INS_FADD, ND_CAT_X87_ALU, ND_SET_X87, 195, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_fq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:269 Instruction:"FADD ST(i),ST(0)" Encoding:"0xDC /0:reg"/"M"
    {
        ND_INS_FADD, ND_CAT_X87_ALU, ND_SET_X87, 195, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:270 Instruction:"FADDP ST(i),ST(0)" Encoding:"0xDE /0:reg"/"M"
    {
        ND_INS_FADDP, ND_CAT_X87_ALU, ND_SET_X87, 196, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:271 Instruction:"FBLD ST(0),Mfa" Encoding:"0xDF /4:mem"/"M"
    {
        ND_INS_FBLD, ND_CAT_X87_ALU, ND_SET_X87, 197, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_fa, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:272 Instruction:"FBSTP Mfa,ST(0)" Encoding:"0xDF /6:mem"/"M"
    {
        ND_INS_FBSTP, ND_CAT_X87_ALU, ND_SET_X87, 198, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_fa, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:273 Instruction:"FCHS" Encoding:"0xD9 /0xE0"/""
    {
        ND_INS_FCHS, ND_CAT_X87_ALU, ND_SET_X87, 199, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0xf3, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:274 Instruction:"FCMOVB ST(0),ST(i)" Encoding:"0xDA /0:reg"/"M"
    {
        ND_INS_FCMOVB, ND_CAT_X87_ALU, ND_SET_X87, 200, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 2), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_CF,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:275 Instruction:"FCMOVBE ST(0),ST(i)" Encoding:"0xDA /2:reg"/"M"
    {
        ND_INS_FCMOVBE, ND_CAT_X87_ALU, ND_SET_X87, 201, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 2), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:276 Instruction:"FCMOVE ST(0),ST(i)" Encoding:"0xDA /1:reg"/"M"
    {
        ND_INS_FCMOVE, ND_CAT_X87_ALU, ND_SET_X87, 202, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 2), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_ZF,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:277 Instruction:"FCMOVNB ST(0),ST(i)" Encoding:"0xDB /0:reg"/"M"
    {
        ND_INS_FCMOVNB, ND_CAT_X87_ALU, ND_SET_X87, 203, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 2), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_CF,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:278 Instruction:"FCMOVNBE ST(0),ST(i)" Encoding:"0xDB /2:reg"/"M"
    {
        ND_INS_FCMOVNBE, ND_CAT_X87_ALU, ND_SET_X87, 204, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 2), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:279 Instruction:"FCMOVNE ST(0),ST(i)" Encoding:"0xDB /1:reg"/"M"
    {
        ND_INS_FCMOVNE, ND_CAT_X87_ALU, ND_SET_X87, 205, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 2), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_ZF,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:280 Instruction:"FCMOVNU ST(0),ST(i)" Encoding:"0xDB /3:reg"/"M"
    {
        ND_INS_FCMOVNU, ND_CAT_X87_ALU, ND_SET_X87, 206, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 2), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_PF,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:281 Instruction:"FCMOVU ST(0),ST(i)" Encoding:"0xDA /3:reg"/"M"
    {
        ND_INS_FCMOVU, ND_CAT_X87_ALU, ND_SET_X87, 207, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 2), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_PF,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:282 Instruction:"FCOM ST(0),Mfd" Encoding:"0xD8 /2:mem"/"M"
    {
        ND_INS_FCOM, ND_CAT_X87_ALU, ND_SET_X87, 208, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xa2, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_fd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:283 Instruction:"FCOM ST(0),ST(i)" Encoding:"0xD8 /2:reg"/"M"
    {
        ND_INS_FCOM, ND_CAT_X87_ALU, ND_SET_X87, 208, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xa2, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:284 Instruction:"FCOM ST(0),Mfq" Encoding:"0xDC /2:mem"/"M"
    {
        ND_INS_FCOM, ND_CAT_X87_ALU, ND_SET_X87, 208, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xa2, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_fq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:285 Instruction:"FCOM ST(0),ST(i)" Encoding:"0xDC /2:reg"/"M"
    {
        ND_INS_FCOM, ND_CAT_X87_ALU, ND_SET_X87, 208, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xa2, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:286 Instruction:"FCOMI ST(0),ST(i)" Encoding:"0xDB /6:reg"/"M"
    {
        ND_INS_FCOMI, ND_CAT_X87_ALU, ND_SET_X87, 209, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 2), 0, 0, 0, 0xa2, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF,
        0,
        0|NDR_RFLAG_OF,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:287 Instruction:"FCOMIP ST(0),ST(i)" Encoding:"0xDF /6:reg"/"M"
    {
        ND_INS_FCOMIP, ND_CAT_X87_ALU, ND_SET_X87, 210, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 2), 0, 0, 0, 0xa2, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF,
        0,
        0|NDR_RFLAG_OF,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:288 Instruction:"FCOMP ST(0),Mfd" Encoding:"0xD8 /3:mem"/"M"
    {
        ND_INS_FCOMP, ND_CAT_X87_ALU, ND_SET_X87, 211, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xa2, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_fd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:289 Instruction:"FCOMP ST(0),ST(i)" Encoding:"0xD8 /3:reg"/"M"
    {
        ND_INS_FCOMP, ND_CAT_X87_ALU, ND_SET_X87, 211, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xa2, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:290 Instruction:"FCOMP ST(0),Mfq" Encoding:"0xDC /3:mem"/"M"
    {
        ND_INS_FCOMP, ND_CAT_X87_ALU, ND_SET_X87, 211, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xa2, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_fq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:291 Instruction:"FCOMP ST(0),ST(i)" Encoding:"0xDC /3:reg"/"M"
    {
        ND_INS_FCOMP, ND_CAT_X87_ALU, ND_SET_X87, 211, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xa2, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:292 Instruction:"FCOMP ST(0),ST(i)" Encoding:"0xDE /2:reg"/"M"
    {
        ND_INS_FCOMP, ND_CAT_X87_ALU, ND_SET_X87, 211, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xa2, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:293 Instruction:"FCOMPP" Encoding:"0xDE /0xD9"/""
    {
        ND_INS_FCOMPP, ND_CAT_X87_ALU, ND_SET_X87, 212, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0xa2, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:294 Instruction:"FCOS" Encoding:"0xD9 /0xFF"/""
    {
        ND_INS_FCOS, ND_CAT_X87_ALU, ND_SET_X87, 213, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0xeb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:295 Instruction:"FDECSTP" Encoding:"0xD9 /0xF6"/""
    {
        ND_INS_FDECSTP, ND_CAT_X87_ALU, ND_SET_X87, 214, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0xf3, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:296 Instruction:"FDIV ST(0),Mfd" Encoding:"0xD8 /6:mem"/"M"
    {
        ND_INS_FDIV, ND_CAT_X87_ALU, ND_SET_X87, 215, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_fd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:297 Instruction:"FDIV ST(0),ST(i)" Encoding:"0xD8 /6:reg"/"M"
    {
        ND_INS_FDIV, ND_CAT_X87_ALU, ND_SET_X87, 215, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:298 Instruction:"FDIV ST(0),Mfq" Encoding:"0xDC /6:mem"/"M"
    {
        ND_INS_FDIV, ND_CAT_X87_ALU, ND_SET_X87, 215, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_fq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:299 Instruction:"FDIV ST(i),ST(0)" Encoding:"0xDC /7:reg"/"M"
    {
        ND_INS_FDIV, ND_CAT_X87_ALU, ND_SET_X87, 215, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:300 Instruction:"FDIVP ST(i),ST(0)" Encoding:"0xDE /7:reg"/"M"
    {
        ND_INS_FDIVP, ND_CAT_X87_ALU, ND_SET_X87, 216, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:301 Instruction:"FDIVR ST(0),Mfd" Encoding:"0xD8 /7:mem"/"M"
    {
        ND_INS_FDIVR, ND_CAT_X87_ALU, ND_SET_X87, 217, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_fd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:302 Instruction:"FDIVR ST(0),ST(i)" Encoding:"0xD8 /7:reg"/"M"
    {
        ND_INS_FDIVR, ND_CAT_X87_ALU, ND_SET_X87, 217, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:303 Instruction:"FDIVR ST(0),Mfq" Encoding:"0xDC /7:mem"/"M"
    {
        ND_INS_FDIVR, ND_CAT_X87_ALU, ND_SET_X87, 217, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_fq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:304 Instruction:"FDIVR ST(i),ST(0)" Encoding:"0xDC /6:reg"/"M"
    {
        ND_INS_FDIVR, ND_CAT_X87_ALU, ND_SET_X87, 217, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:305 Instruction:"FDIVRP ST(i),ST(0)" Encoding:"0xDE /6:reg"/"M"
    {
        ND_INS_FDIVRP, ND_CAT_X87_ALU, ND_SET_X87, 218, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:306 Instruction:"FEMMS" Encoding:"0x0F 0x0E"/""
    {
        ND_INS_FEMMS, ND_CAT_MMX, ND_SET_3DNOW, 219, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, 0, ND_CFF_3DNOW, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:307 Instruction:"FFREE ST(i)" Encoding:"0xDD /0:reg"/"M"
    {
        ND_INS_FFREE, ND_CAT_X87_ALU, ND_SET_X87, 220, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0xff, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_TAG, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:308 Instruction:"FFREEP ST(i)" Encoding:"0xDF /0:reg"/"M"
    {
        ND_INS_FFREEP, ND_CAT_X87_ALU, ND_SET_X87, 221, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0xff, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_TAG, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:309 Instruction:"FIADD ST(0),Md" Encoding:"0xDA /0:mem"/"M"
    {
        ND_INS_FIADD, ND_CAT_X87_ALU, ND_SET_X87, 222, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:310 Instruction:"FIADD ST(0),Mw" Encoding:"0xDE /0:mem"/"M"
    {
        ND_INS_FIADD, ND_CAT_X87_ALU, ND_SET_X87, 222, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:311 Instruction:"FICOM ST(0),Md" Encoding:"0xDA /2:mem"/"M"
    {
        ND_INS_FICOM, ND_CAT_X87_ALU, ND_SET_X87, 223, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xaa, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:312 Instruction:"FICOM ST(0),Mw" Encoding:"0xDE /2:mem"/"M"
    {
        ND_INS_FICOM, ND_CAT_X87_ALU, ND_SET_X87, 223, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xaa, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:313 Instruction:"FICOMP ST(0),Md" Encoding:"0xDA /3:mem"/"M"
    {
        ND_INS_FICOMP, ND_CAT_X87_ALU, ND_SET_X87, 224, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xaa, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:314 Instruction:"FICOMP ST(0),Mw" Encoding:"0xDE /3:mem"/"M"
    {
        ND_INS_FICOMP, ND_CAT_X87_ALU, ND_SET_X87, 224, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xaa, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:315 Instruction:"FIDIV ST(0),Md" Encoding:"0xDA /6:mem"/"M"
    {
        ND_INS_FIDIV, ND_CAT_X87_ALU, ND_SET_X87, 225, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:316 Instruction:"FIDIV ST(0),Mw" Encoding:"0xDE /6:mem"/"M"
    {
        ND_INS_FIDIV, ND_CAT_X87_ALU, ND_SET_X87, 225, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:317 Instruction:"FIDIVR ST(0),Md" Encoding:"0xDA /7:mem"/"M"
    {
        ND_INS_FIDIVR, ND_CAT_X87_ALU, ND_SET_X87, 226, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:318 Instruction:"FIDIVR ST(0),Mw" Encoding:"0xDE /7:mem"/"M"
    {
        ND_INS_FIDIVR, ND_CAT_X87_ALU, ND_SET_X87, 226, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:319 Instruction:"FILD ST(0),Md" Encoding:"0xDB /0:mem"/"M"
    {
        ND_INS_FILD, ND_CAT_X87_ALU, ND_SET_X87, 227, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:320 Instruction:"FILD ST(0),Mw" Encoding:"0xDF /0:mem"/"M"
    {
        ND_INS_FILD, ND_CAT_X87_ALU, ND_SET_X87, 227, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:321 Instruction:"FILD ST(0),Mq" Encoding:"0xDF /5:mem"/"M"
    {
        ND_INS_FILD, ND_CAT_X87_ALU, ND_SET_X87, 227, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:322 Instruction:"FIMUL ST(0),Md" Encoding:"0xDA /1:mem"/"M"
    {
        ND_INS_FIMUL, ND_CAT_X87_ALU, ND_SET_X87, 228, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:323 Instruction:"FIMUL ST(0),Mw" Encoding:"0xDE /1:mem"/"M"
    {
        ND_INS_FIMUL, ND_CAT_X87_ALU, ND_SET_X87, 228, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:324 Instruction:"FINCSTP" Encoding:"0xD9 /0xF7"/""
    {
        ND_INS_FINCSTP, ND_CAT_X87_ALU, ND_SET_X87, 229, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0xf3, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:325 Instruction:"FIST Md,ST(0)" Encoding:"0xDB /2:mem"/"M"
    {
        ND_INS_FIST, ND_CAT_X87_ALU, ND_SET_X87, 230, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_d, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:326 Instruction:"FIST Mw,ST(0)" Encoding:"0xDF /2:mem"/"M"
    {
        ND_INS_FIST, ND_CAT_X87_ALU, ND_SET_X87, 230, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_w, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:327 Instruction:"FISTP Md,ST(0)" Encoding:"0xDB /3:mem"/"M"
    {
        ND_INS_FISTP, ND_CAT_X87_ALU, ND_SET_X87, 231, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_d, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:328 Instruction:"FISTP Mw,ST(0)" Encoding:"0xDF /3:mem"/"M"
    {
        ND_INS_FISTP, ND_CAT_X87_ALU, ND_SET_X87, 231, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_w, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:329 Instruction:"FISTP Mq,ST(0)" Encoding:"0xDF /7:mem"/"M"
    {
        ND_INS_FISTP, ND_CAT_X87_ALU, ND_SET_X87, 231, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:330 Instruction:"FISTTP Md,ST(0)" Encoding:"0xDB /1:mem"/"M"
    {
        ND_INS_FISTTP, ND_CAT_X87_ALU, ND_SET_X87, 232, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xf3, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_d, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:331 Instruction:"FISTTP Mq,ST(0)" Encoding:"0xDD /1:mem"/"M"
    {
        ND_INS_FISTTP, ND_CAT_X87_ALU, ND_SET_X87, 232, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xf3, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:332 Instruction:"FISTTP Mw,ST(0)" Encoding:"0xDF /1:mem"/"M"
    {
        ND_INS_FISTTP, ND_CAT_X87_ALU, ND_SET_X87, 232, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xf3, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_w, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:333 Instruction:"FISUB ST(0),Md" Encoding:"0xDA /4:mem"/"M"
    {
        ND_INS_FISUB, ND_CAT_X87_ALU, ND_SET_X87, 233, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:334 Instruction:"FISUB ST(0),Mw" Encoding:"0xDE /4:mem"/"M"
    {
        ND_INS_FISUB, ND_CAT_X87_ALU, ND_SET_X87, 233, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:335 Instruction:"FISUBR ST(0),Md" Encoding:"0xDA /5:mem"/"M"
    {
        ND_INS_FISUBR, ND_CAT_X87_ALU, ND_SET_X87, 234, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:336 Instruction:"FISUBR ST(0),Mw" Encoding:"0xDE /5:mem"/"M"
    {
        ND_INS_FISUBR, ND_CAT_X87_ALU, ND_SET_X87, 234, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:337 Instruction:"FLD ST(0),Mfd" Encoding:"0xD9 /0:mem"/"M"
    {
        ND_INS_FLD, ND_CAT_X87_ALU, ND_SET_X87, 235, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_fd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:338 Instruction:"FLD ST(0),ST(i)" Encoding:"0xD9 /0:reg"/"M"
    {
        ND_INS_FLD, ND_CAT_X87_ALU, ND_SET_X87, 235, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:339 Instruction:"FLD ST(0),Mft" Encoding:"0xDB /5:mem"/"M"
    {
        ND_INS_FLD, ND_CAT_X87_ALU, ND_SET_X87, 235, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:340 Instruction:"FLD ST(0),Mfq" Encoding:"0xDD /0:mem"/"M"
    {
        ND_INS_FLD, ND_CAT_X87_ALU, ND_SET_X87, 235, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_fq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:341 Instruction:"FLD1" Encoding:"0xD9 /0xE8"/""
    {
        ND_INS_FLD1, ND_CAT_X87_ALU, ND_SET_X87, 236, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:342 Instruction:"FLDCW Mw" Encoding:"0xD9 /5:mem"/"M"
    {
        ND_INS_FLDCW, ND_CAT_X87_ALU, ND_SET_X87, 237, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0xff, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_CONTROL, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:343 Instruction:"FLDENV Mfe" Encoding:"0xD9 /4:mem"/"M"
    {
        ND_INS_FLDENV, ND_CAT_X87_ALU, ND_SET_X87, 238, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0xaa, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_fe, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:344 Instruction:"FLDL2E" Encoding:"0xD9 /0xEA"/""
    {
        ND_INS_FLDL2E, ND_CAT_X87_ALU, ND_SET_X87, 239, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:345 Instruction:"FLDL2T" Encoding:"0xD9 /0xE9"/""
    {
        ND_INS_FLDL2T, ND_CAT_X87_ALU, ND_SET_X87, 240, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:346 Instruction:"FLDLG2" Encoding:"0xD9 /0xEC"/""
    {
        ND_INS_FLDLG2, ND_CAT_X87_ALU, ND_SET_X87, 241, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:347 Instruction:"FLDLN2" Encoding:"0xD9 /0xED"/""
    {
        ND_INS_FLDLN2, ND_CAT_X87_ALU, ND_SET_X87, 242, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:348 Instruction:"FLDPI" Encoding:"0xD9 /0xEB"/""
    {
        ND_INS_FLDPI, ND_CAT_X87_ALU, ND_SET_X87, 243, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:349 Instruction:"FLDZ" Encoding:"0xD9 /0xEE"/""
    {
        ND_INS_FLDZ, ND_CAT_X87_ALU, ND_SET_X87, 244, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:350 Instruction:"FMUL ST(0),Mfd" Encoding:"0xD8 /1:mem"/"M"
    {
        ND_INS_FMUL, ND_CAT_X87_ALU, ND_SET_X87, 245, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_fd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:351 Instruction:"FMUL ST(0),ST(i)" Encoding:"0xD8 /1:reg"/"M"
    {
        ND_INS_FMUL, ND_CAT_X87_ALU, ND_SET_X87, 245, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:352 Instruction:"FMUL ST(0),Mfq" Encoding:"0xDC /1:mem"/"M"
    {
        ND_INS_FMUL, ND_CAT_X87_ALU, ND_SET_X87, 245, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_fq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:353 Instruction:"FMUL ST(i),ST(0)" Encoding:"0xDC /1:reg"/"M"
    {
        ND_INS_FMUL, ND_CAT_X87_ALU, ND_SET_X87, 245, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:354 Instruction:"FMULP ST(i),ST(0)" Encoding:"0xDE /1:reg"/"M"
    {
        ND_INS_FMULP, ND_CAT_X87_ALU, ND_SET_X87, 246, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:355 Instruction:"FNCLEX" Encoding:"0xDB /0xE2"/""
    {
        ND_INS_FNCLEX, ND_CAT_X87_ALU, ND_SET_X87, 247, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0xff, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:356 Instruction:"FNDISI" Encoding:"0xDB /0xE1"/""
    {
        ND_INS_FNDISI, ND_CAT_X87_ALU, ND_SET_X87, 248, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0xff, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:357 Instruction:"FNINIT" Encoding:"0xDB /0xE3"/""
    {
        ND_INS_FNINIT, ND_CAT_X87_ALU, ND_SET_X87, 249, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 3), 0, 0, 0, 0x00, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_X87_CONTROL, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_X87_TAG, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:358 Instruction:"FNOP" Encoding:"0xD9 /0xD0"/""
    {
        ND_INS_FNOP, ND_CAT_X87_ALU, ND_SET_X87, 250, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0xff, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:359 Instruction:"FNOP" Encoding:"0xDB /0xE0"/""
    {
        ND_INS_FNOP, ND_CAT_X87_ALU, ND_SET_X87, 250, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0xff, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:360 Instruction:"FNOP" Encoding:"0xDB /0xE4"/""
    {
        ND_INS_FNOP, ND_CAT_X87_ALU, ND_SET_X87, 250, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0xff, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:361 Instruction:"FNSAVE Mfs" Encoding:"0xDD /6:mem"/"M"
    {
        ND_INS_FNSAVE, ND_CAT_X87_ALU, ND_SET_X87, 251, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 3), 0, 0, 0, 0x00, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_fs, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_X87_CONTROL, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_X87_TAG, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:362 Instruction:"FNSTCW Mw" Encoding:"0xD9 /7:mem"/"M"
    {
        ND_INS_FNSTCW, ND_CAT_X87_ALU, ND_SET_X87, 252, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0xff, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_w, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_X87_CONTROL, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:363 Instruction:"FNSTENV Mfe" Encoding:"0xD9 /6:mem"/"M"
    {
        ND_INS_FNSTENV, ND_CAT_X87_ALU, ND_SET_X87, 253, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0xff, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_fe, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:364 Instruction:"FNSTSW Mw" Encoding:"0xDD /7:mem"/"M"
    {
        ND_INS_FNSTSW, ND_CAT_X87_ALU, ND_SET_X87, 254, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0xff, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_w, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:365 Instruction:"FNSTSW AX" Encoding:"0xDF /0xE0"/""
    {
        ND_INS_FNSTSW, ND_CAT_X87_ALU, ND_SET_X87, 254, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0xff, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_w, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:366 Instruction:"FPATAN" Encoding:"0xD9 /0xF3"/""
    {
        ND_INS_FPATAN, ND_CAT_X87_ALU, ND_SET_X87, 255, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:367 Instruction:"FPREM" Encoding:"0xD9 /0xF8"/""
    {
        ND_INS_FPREM, ND_CAT_X87_ALU, ND_SET_X87, 256, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0xaa, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:368 Instruction:"FPREM1" Encoding:"0xD9 /0xF5"/""
    {
        ND_INS_FPREM1, ND_CAT_X87_ALU, ND_SET_X87, 257, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0xaa, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:369 Instruction:"FPTAN" Encoding:"0xD9 /0xF2"/""
    {
        ND_INS_FPTAN, ND_CAT_X87_ALU, ND_SET_X87, 258, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0xeb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:370 Instruction:"FRINEAR" Encoding:"0xDF /0xFC"/""
    {
        ND_INS_FRINEAR, ND_CAT_X87_ALU, ND_SET_X87, 259, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0xff, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:371 Instruction:"FRNDINT" Encoding:"0xD9 /0xFC"/""
    {
        ND_INS_FRNDINT, ND_CAT_X87_ALU, ND_SET_X87, 260, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:372 Instruction:"FRSTOR Mfs" Encoding:"0xDD /4:mem"/"M"
    {
        ND_INS_FRSTOR, ND_CAT_X87_ALU, ND_SET_X87, 261, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0xaa, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_fs, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_CONTROL, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:373 Instruction:"FSCALE" Encoding:"0xD9 /0xFD"/""
    {
        ND_INS_FSCALE, ND_CAT_X87_ALU, ND_SET_X87, 262, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:374 Instruction:"FSIN" Encoding:"0xD9 /0xFE"/""
    {
        ND_INS_FSIN, ND_CAT_X87_ALU, ND_SET_X87, 263, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0xeb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:375 Instruction:"FSINCOS" Encoding:"0xD9 /0xFB"/""
    {
        ND_INS_FSINCOS, ND_CAT_X87_ALU, ND_SET_X87, 264, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0xeb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:376 Instruction:"FSQRT" Encoding:"0xD9 /0xFA"/""
    {
        ND_INS_FSQRT, ND_CAT_X87_ALU, ND_SET_X87, 265, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:377 Instruction:"FST Mfd,ST(0)" Encoding:"0xD9 /2:mem"/"M"
    {
        ND_INS_FST, ND_CAT_X87_ALU, ND_SET_X87, 266, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_fd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:378 Instruction:"FST Mfq,ST(0)" Encoding:"0xDD /2:mem"/"M"
    {
        ND_INS_FST, ND_CAT_X87_ALU, ND_SET_X87, 266, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_fq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:379 Instruction:"FST ST(i),ST(0)" Encoding:"0xDD /2:reg"/"M"
    {
        ND_INS_FST, ND_CAT_X87_ALU, ND_SET_X87, 266, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:380 Instruction:"FSTDW AX" Encoding:"0xDF /0xE1"/""
    {
        ND_INS_FSTDW, ND_CAT_X87_ALU, ND_SET_X87, 267, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0xff, 0, 0, ND_FLAG_MODRM|ND_FLAG_I64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_w, 0, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:381 Instruction:"FSTP Mfd,ST(0)" Encoding:"0xD9 /3:mem"/"M"
    {
        ND_INS_FSTP, ND_CAT_X87_ALU, ND_SET_X87, 268, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_fd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:382 Instruction:"FSTP Mft,ST(0)" Encoding:"0xDB /7:mem"/"M"
    {
        ND_INS_FSTP, ND_CAT_X87_ALU, ND_SET_X87, 268, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_ft, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:383 Instruction:"FSTP Mfq,ST(0)" Encoding:"0xDD /3:mem"/"M"
    {
        ND_INS_FSTP, ND_CAT_X87_ALU, ND_SET_X87, 268, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_fq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:384 Instruction:"FSTP ST(i),ST(0)" Encoding:"0xDD /3:reg"/"M"
    {
        ND_INS_FSTP, ND_CAT_X87_ALU, ND_SET_X87, 268, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:385 Instruction:"FSTP ST(i),ST(0)" Encoding:"0xDF /2:reg"/"M"
    {
        ND_INS_FSTP, ND_CAT_X87_ALU, ND_SET_X87, 268, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:386 Instruction:"FSTP ST(i),ST(0)" Encoding:"0xDF /3:reg"/"M"
    {
        ND_INS_FSTP, ND_CAT_X87_ALU, ND_SET_X87, 268, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:387 Instruction:"FSTPNCE ST(i),ST(0)" Encoding:"0xD9 /3:reg"/"M"
    {
        ND_INS_FSTPNCE, ND_CAT_X87_ALU, ND_SET_X87, 269, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xff, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:388 Instruction:"FSTSG AX" Encoding:"0xDF /0xE2"/""
    {
        ND_INS_FSTSG, ND_CAT_X87_ALU, ND_SET_X87, 270, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0xff, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_w, 0, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:389 Instruction:"FSUB ST(0),Mfd" Encoding:"0xD8 /4:mem"/"M"
    {
        ND_INS_FSUB, ND_CAT_X87_ALU, ND_SET_X87, 271, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_fd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:390 Instruction:"FSUB ST(0),ST(i)" Encoding:"0xD8 /4:reg"/"M"
    {
        ND_INS_FSUB, ND_CAT_X87_ALU, ND_SET_X87, 271, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:391 Instruction:"FSUB ST(0),Mfq" Encoding:"0xDC /4:mem"/"M"
    {
        ND_INS_FSUB, ND_CAT_X87_ALU, ND_SET_X87, 271, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_fq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:392 Instruction:"FSUB ST(i),ST(0)" Encoding:"0xDC /5:reg"/"M"
    {
        ND_INS_FSUB, ND_CAT_X87_ALU, ND_SET_X87, 271, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:393 Instruction:"FSUBP ST(i),ST(0)" Encoding:"0xDE /5:reg"/"M"
    {
        ND_INS_FSUBP, ND_CAT_X87_ALU, ND_SET_X87, 272, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:394 Instruction:"FSUBR ST(0),Mfd" Encoding:"0xD8 /5:mem"/"M"
    {
        ND_INS_FSUBR, ND_CAT_X87_ALU, ND_SET_X87, 273, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_fd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:395 Instruction:"FSUBR ST(0),ST(i)" Encoding:"0xD8 /5:reg"/"M"
    {
        ND_INS_FSUBR, ND_CAT_X87_ALU, ND_SET_X87, 273, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:396 Instruction:"FSUBR ST(0),Mfq" Encoding:"0xDC /5:mem"/"M"
    {
        ND_INS_FSUBR, ND_CAT_X87_ALU, ND_SET_X87, 273, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_fq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:397 Instruction:"FSUBR ST(i),ST(0)" Encoding:"0xDC /4:reg"/"M"
    {
        ND_INS_FSUBR, ND_CAT_X87_ALU, ND_SET_X87, 273, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:398 Instruction:"FSUBRP ST(i),ST(0)" Encoding:"0xDE /4:reg"/"M"
    {
        ND_INS_FSUBRP, ND_CAT_X87_ALU, ND_SET_X87, 274, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:399 Instruction:"FTST" Encoding:"0xD9 /0xE4"/""
    {
        ND_INS_FTST, ND_CAT_X87_ALU, ND_SET_X87, 275, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0xa2, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:400 Instruction:"FUCOM ST(0),ST(i)" Encoding:"0xDD /4:reg"/"M"
    {
        ND_INS_FUCOM, ND_CAT_X87_ALU, ND_SET_X87, 276, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xaa, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:401 Instruction:"FUCOMI ST(0),ST(i)" Encoding:"0xDB /5:reg"/"M"
    {
        ND_INS_FUCOMI, ND_CAT_X87_ALU, ND_SET_X87, 277, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 2), 0, 0, 0, 0xa2, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF,
        0,
        0|NDR_RFLAG_OF,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:402 Instruction:"FUCOMIP ST(0),ST(i)" Encoding:"0xDF /5:reg"/"M"
    {
        ND_INS_FUCOMIP, ND_CAT_X87_ALU, ND_SET_X87, 278, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 2), 0, 0, 0, 0xa2, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF,
        0,
        0|NDR_RFLAG_OF,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:403 Instruction:"FUCOMP ST(0),ST(i)" Encoding:"0xDD /5:reg"/"M"
    {
        ND_INS_FUCOMP, ND_CAT_X87_ALU, ND_SET_X87, 279, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xaa, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:404 Instruction:"FUCOMPP" Encoding:"0xDA /0xE9"/""
    {
        ND_INS_FUCOMPP, ND_CAT_X87_ALU, ND_SET_X87, 280, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0xaa, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:405 Instruction:"FXAM" Encoding:"0xD9 /0xE5"/""
    {
        ND_INS_FXAM, ND_CAT_X87_ALU, ND_SET_X87, 281, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0xaa, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:406 Instruction:"FXCH ST(0),ST(i)" Encoding:"0xD9 /1:reg"/"M"
    {
        ND_INS_FXCH, ND_CAT_X87_ALU, ND_SET_X87, 282, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xf3, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:407 Instruction:"FXCH ST(0),ST(i)" Encoding:"0xDD /1:reg"/"M"
    {
        ND_INS_FXCH, ND_CAT_X87_ALU, ND_SET_X87, 282, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xf3, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:408 Instruction:"FXCH ST(0),ST(i)" Encoding:"0xDF /1:reg"/"M"
    {
        ND_INS_FXCH, ND_CAT_X87_ALU, ND_SET_X87, 282, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0xf3, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_FPU_ST0, ND_OPS_ft, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_FPU_STX, ND_OPS_ft, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_X87_TAG, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:409 Instruction:"FXRSTOR Mrx" Encoding:"NP 0x0F 0xAE /1:mem"/"M"
    {
        ND_INS_FXRSTOR, ND_CAT_SSE, ND_SET_FXSAVE, 283, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_FXSAVE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_rx, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_REG_BANK, ND_OPS_unknown, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:410 Instruction:"FXRSTOR64 Mrx" Encoding:"rexw NP 0x0F 0xAE /1:mem"/"M"
    {
        ND_INS_FXRSTOR64, ND_CAT_SSE, ND_SET_FXSAVE, 284, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_FXSAVE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_rx, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_REG_BANK, ND_OPS_unknown, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:411 Instruction:"FXSAVE Mrx" Encoding:"NP 0x0F 0xAE /0:mem"/"M"
    {
        ND_INS_FXSAVE, ND_CAT_SSE, ND_SET_FXSAVE, 285, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_FXSAVE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_rx, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_REG_BANK, ND_OPS_unknown, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:412 Instruction:"FXSAVE64 Mrx" Encoding:"rexw NP 0x0F 0xAE /0:mem"/"M"
    {
        ND_INS_FXSAVE64, ND_CAT_SSE, ND_SET_FXSAVE, 286, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_FXSAVE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_rx, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_REG_BANK, ND_OPS_unknown, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:413 Instruction:"FXTRACT" Encoding:"0xD9 /0xF4"/""
    {
        ND_INS_FXTRACT, ND_CAT_X87_ALU, ND_SET_X87, 287, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:414 Instruction:"FYL2X" Encoding:"0xD9 /0xF1"/""
    {
        ND_INS_FYL2X, ND_CAT_X87_ALU, ND_SET_X87, 288, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:415 Instruction:"FYL2XP1" Encoding:"0xD9 /0xF9"/""
    {
        ND_INS_FYL2XP1, ND_CAT_X87_ALU, ND_SET_X87, 289, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0xfb, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_X87_STATUS, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:416 Instruction:"GETSEC" Encoding:"NP 0x0F 0x37"/""
    {
        ND_INS_GETSEC, ND_CAT_SYSTEM, ND_SET_SMX, 290, 
        0, 
        ND_MOD_R0|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 2), 0, 0, 0, 0, 0, 0, 0, ND_CFF_SMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rBX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:417 Instruction:"GF2P8AFFINEINVQB Vdq,Wdq,Ib" Encoding:"0x66 0x0F 0x3A 0xCF /r ib"/"RMI"
    {
        ND_INS_GF2P8AFFINEINVQB, ND_CAT_GFNI, ND_SET_GFNI, 291, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_GFNI, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:418 Instruction:"GF2P8AFFINEQB Vdq,Wdq,Ib" Encoding:"0x66 0x0F 0x3A 0xCE /r ib"/"RMI"
    {
        ND_INS_GF2P8AFFINEQB, ND_CAT_GFNI, ND_SET_GFNI, 292, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_GFNI, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:419 Instruction:"GF2P8MULB Vdq,Wdq" Encoding:"0x66 0x0F 0x38 0xCF /r"/"RM"
    {
        ND_INS_GF2P8MULB, ND_CAT_GFNI, ND_SET_GFNI, 293, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_GFNI, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:420 Instruction:"HADDPD Vpd,Wpd" Encoding:"0x66 0x0F 0x7C /r"/"RM"
    {
        ND_INS_HADDPD, ND_CAT_SSE, ND_SET_SSE3, 294, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:421 Instruction:"HADDPS Vps,Wps" Encoding:"0xF2 0x0F 0x7C /r"/"RM"
    {
        ND_INS_HADDPS, ND_CAT_SSE, ND_SET_SSE3, 295, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:422 Instruction:"HLT" Encoding:"0xF4"/""
    {
        ND_INS_HLT, ND_CAT_SYSTEM, ND_SET_I86, 296, 
        0, 
        ND_MOD_R0|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:423 Instruction:"HRESET Ib" Encoding:"0xF3 0x0F 0x3A 0xF0 /0xC0 ib"/"I"
    {
        ND_INS_HRESET, ND_CAT_HRESET, ND_SET_HRESET, 297, 
        0, 
        ND_MOD_R0|ND_MOD_REAL|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_HRESET, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:424 Instruction:"HSUBPD Vpd,Wpd" Encoding:"0x66 0x0F 0x7D /r"/"RM"
    {
        ND_INS_HSUBPD, ND_CAT_SSE, ND_SET_SSE3, 298, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:425 Instruction:"HSUBPS Vps,Wps" Encoding:"0xF2 0x0F 0x7D /r"/"RM"
    {
        ND_INS_HSUBPS, ND_CAT_SSE, ND_SET_SSE3, 299, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:426 Instruction:"IDIV Eb" Encoding:"0xF6 /7"/"M"
    {
        ND_INS_IDIV, ND_CAT_ARITH, ND_SET_I86, 300, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 4), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_AH, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:427 Instruction:"IDIV Ev" Encoding:"0xF7 /7"/"M"
    {
        ND_INS_IDIV, ND_CAT_ARITH, ND_SET_I86, 300, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 3), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:428 Instruction:"IMUL Gv,Ev" Encoding:"0x0F 0xAF /r"/"RM"
    {
        ND_INS_IMUL, ND_CAT_ARITH, ND_SET_I86, 301, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:429 Instruction:"IMUL Gv,Ev,Iz" Encoding:"0x69 /r iz"/"RMI"
    {
        ND_INS_IMUL, ND_CAT_ARITH, ND_SET_I86, 301, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_z, ND_OPF_SEX_OP1, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:430 Instruction:"IMUL Gv,Ev,Ib" Encoding:"0x6B /r ib"/"RMI"
    {
        ND_INS_IMUL, ND_CAT_ARITH, ND_SET_I86, 301, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, ND_OPF_SEX_OP1, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:431 Instruction:"IMUL Eb" Encoding:"0xF6 /5"/"M"
    {
        ND_INS_IMUL, ND_CAT_ARITH, ND_SET_I86, 301, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 3), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:432 Instruction:"IMUL Ev" Encoding:"0xF7 /5"/"M"
    {
        ND_INS_IMUL, ND_CAT_ARITH, ND_SET_I86, 301, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 3), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:433 Instruction:"IN AL,Ib" Encoding:"0xE4 ib"/"I"
    {
        ND_INS_IN, ND_CAT_IO, ND_SET_I86, 302, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_IOPL|NDR_RFLAG_VM,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:434 Instruction:"IN eAX,Ib" Encoding:"0xE5 ib"/"I"
    {
        ND_INS_IN, ND_CAT_IO, ND_SET_I86, 302, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_IOPL|NDR_RFLAG_VM,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_z, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:435 Instruction:"IN AL,DX" Encoding:"0xEC"/""
    {
        ND_INS_IN, ND_CAT_IO, ND_SET_I86, 302, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_IOPL|NDR_RFLAG_VM,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:436 Instruction:"IN eAX,DX" Encoding:"0xED"/""
    {
        ND_INS_IN, ND_CAT_IO, ND_SET_I86, 302, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_IOPL|NDR_RFLAG_VM,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_z, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:437 Instruction:"INC Zv" Encoding:"0x40"/"O"
    {
        ND_INS_INC, ND_CAT_ARITH, ND_SET_I86, 303, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_I64, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:438 Instruction:"INC Zv" Encoding:"0x41"/"O"
    {
        ND_INS_INC, ND_CAT_ARITH, ND_SET_I86, 303, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_I64, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:439 Instruction:"INC Zv" Encoding:"0x42"/"O"
    {
        ND_INS_INC, ND_CAT_ARITH, ND_SET_I86, 303, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_I64, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:440 Instruction:"INC Zv" Encoding:"0x43"/"O"
    {
        ND_INS_INC, ND_CAT_ARITH, ND_SET_I86, 303, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_I64, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:441 Instruction:"INC Zv" Encoding:"0x44"/"O"
    {
        ND_INS_INC, ND_CAT_ARITH, ND_SET_I86, 303, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_I64, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:442 Instruction:"INC Zv" Encoding:"0x45"/"O"
    {
        ND_INS_INC, ND_CAT_ARITH, ND_SET_I86, 303, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_I64, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:443 Instruction:"INC Zv" Encoding:"0x46"/"O"
    {
        ND_INS_INC, ND_CAT_ARITH, ND_SET_I86, 303, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_I64, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:444 Instruction:"INC Zv" Encoding:"0x47"/"O"
    {
        ND_INS_INC, ND_CAT_ARITH, ND_SET_I86, 303, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_I64, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:445 Instruction:"INC Eb" Encoding:"0xFE /0"/"M"
    {
        ND_INS_INC, ND_CAT_ARITH, ND_SET_I86, 303, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:446 Instruction:"INC Ev" Encoding:"0xFF /0"/"M"
    {
        ND_INS_INC, ND_CAT_ARITH, ND_SET_I86, 303, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:447 Instruction:"INCSSPD Rd" Encoding:"0xF3 0x0F 0xAE /5:reg"/"M"
    {
        ND_INS_INCSSP, ND_CAT_CET, ND_SET_CET_SS, 304, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_CET_SS, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_MEM_SHS, ND_OPS_v2, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SSP, ND_OPS_yf, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:448 Instruction:"INCSSPQ Rq" Encoding:"0xF3 rexw 0x0F 0xAE /5:reg"/"M"
    {
        ND_INS_INCSSP, ND_CAT_CET, ND_SET_CET_SS, 305, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_CET_SS, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_MEM_SHS, ND_OPS_v2, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SSP, ND_OPS_yf, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:449 Instruction:"INSB Yb,DX" Encoding:"0x6C"/""
    {
        ND_INS_INS, ND_CAT_IOSTRINGOP, ND_SET_I86, 306, 
        ND_PREF_REP, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 2), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_DF|NDR_RFLAG_IOPL|NDR_RFLAG_VM,
        0,
        0,
        0,
        {
            OP(ND_OPT_Y, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rDI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:450 Instruction:"INSB Yb,DX" Encoding:"rep 0x6C"/""
    {
        ND_INS_INS, ND_CAT_IOSTRINGOP, ND_SET_I86, 306, 
        ND_PREF_REP, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 3), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_DF|NDR_RFLAG_IOPL|NDR_RFLAG_VM,
        0,
        0,
        0,
        {
            OP(ND_OPT_Y, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rDI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:451 Instruction:"INSD Yz,DX" Encoding:"0x6D"/""
    {
        ND_INS_INS, ND_CAT_IOSTRINGOP, ND_SET_I86, 307, 
        ND_PREF_REP, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 2), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_DF|NDR_RFLAG_IOPL|NDR_RFLAG_VM,
        0,
        0,
        0,
        {
            OP(ND_OPT_Y, ND_OPS_z, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rDI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:452 Instruction:"INSD Yz,DX" Encoding:"rep 0x6D"/""
    {
        ND_INS_INS, ND_CAT_IOSTRINGOP, ND_SET_I86, 307, 
        ND_PREF_REP, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 3), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_DF|NDR_RFLAG_IOPL|NDR_RFLAG_VM,
        0,
        0,
        0,
        {
            OP(ND_OPT_Y, ND_OPS_z, ND_OPF_DEFAULT, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rDI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:453 Instruction:"INSERTPS Vdq,Md,Ib" Encoding:"0x66 0x0F 0x3A 0x21 /r:mem ib"/"RMI"
    {
        ND_INS_INSERTPS, ND_CAT_SSE, ND_SET_SSE4, 308, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:454 Instruction:"INSERTPS Vdq,Udq,Ib" Encoding:"0x66 0x0F 0x3A 0x21 /r:reg ib"/"RMI"
    {
        ND_INS_INSERTPS, ND_CAT_SSE, ND_SET_SSE4, 308, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_U, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:455 Instruction:"INSERTQ Vdq,Udq,Ib,Ib" Encoding:"0xF2 0x0F 0x78 /r ib ib"/"RMII"
    {
        ND_INS_INSERTQ, ND_CAT_BITBYTE, ND_SET_SSE4A, 309, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4A, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_U, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:456 Instruction:"INSERTQ Vdq,Udq" Encoding:"0xF2 0x0F 0x79 /r:reg"/"RM"
    {
        ND_INS_INSERTQ, ND_CAT_BITBYTE, ND_SET_SSE4A, 309, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4A, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_U, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:457 Instruction:"INSW Yz,DX" Encoding:"ds16 0x6D"/""
    {
        ND_INS_INS, ND_CAT_IOSTRINGOP, ND_SET_I86, 310, 
        ND_PREF_REP, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 2), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_DF|NDR_RFLAG_IOPL|NDR_RFLAG_VM,
        0,
        0,
        0,
        {
            OP(ND_OPT_Y, ND_OPS_z, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rDI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:458 Instruction:"INSW Yz,DX" Encoding:"rep ds16 0x6D"/""
    {
        ND_INS_INS, ND_CAT_IOSTRINGOP, ND_SET_I86, 310, 
        ND_PREF_REP, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 3), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_DF|NDR_RFLAG_IOPL|NDR_RFLAG_VM,
        0,
        0,
        0,
        {
            OP(ND_OPT_Y, ND_OPS_z, ND_OPF_DEFAULT, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rDI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:459 Instruction:"INT Ib" Encoding:"0xCD ib"/"I"
    {
        ND_INS_INT, ND_CAT_INTERRUPT, ND_SET_I86, 311, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 5), 0, 0, 0, 0, 0, 0, ND_FLAG_CETT, 0, 
        0|NDR_RFLAG_VM,
        0|NDR_RFLAG_VM|NDR_RFLAG_IF|NDR_RFLAG_NT|NDR_RFLAG_AC|NDR_RFLAG_RF|NDR_RFLAG_TF,
        0,
        0,
        {
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SEG_CS, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v3, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_MEM_SHSP, ND_OPS_v3, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:460 Instruction:"INT1" Encoding:"0xF1"/""
    {
        ND_INS_INT1, ND_CAT_INTERRUPT, ND_SET_I86, 312, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 4), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_VM,
        0|NDR_RFLAG_VM|NDR_RFLAG_IF|NDR_RFLAG_NT|NDR_RFLAG_AC|NDR_RFLAG_RF|NDR_RFLAG_TF,
        0,
        0,
        {
            OP(ND_OPT_SEG_CS, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v3, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:461 Instruction:"INT3" Encoding:"0xCC"/""
    {
        ND_INS_INT3, ND_CAT_INTERRUPT, ND_SET_I86, 313, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 5), 0, 0, 0, 0, 0, 0, ND_FLAG_CETT, 0, 
        0|NDR_RFLAG_VM,
        0|NDR_RFLAG_VM|NDR_RFLAG_IF|NDR_RFLAG_NT|NDR_RFLAG_AC|NDR_RFLAG_RF|NDR_RFLAG_TF,
        0,
        0,
        {
            OP(ND_OPT_SEG_CS, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v3, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_MEM_SHSP, ND_OPS_v3, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:462 Instruction:"INTO" Encoding:"0xCE"/""
    {
        ND_INS_INTO, ND_CAT_INTERRUPT, ND_SET_I86, 314, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 5), 0, 0, 0, 0, 0, 0, ND_FLAG_CETT|ND_FLAG_I64, 0, 
        0|NDR_RFLAG_VM,
        0|NDR_RFLAG_VM|NDR_RFLAG_IF|NDR_RFLAG_NT|NDR_RFLAG_AC|NDR_RFLAG_RF|NDR_RFLAG_TF,
        0,
        0,
        {
            OP(ND_OPT_SEG_CS, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v3, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_MEM_SHSP, ND_OPS_v3, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:463 Instruction:"INVD" Encoding:"0x0F 0x08"/""
    {
        ND_INS_INVD, ND_CAT_SYSTEM, ND_SET_I486REAL, 315, 
        0, 
        ND_MOD_R0|ND_MOD_REAL|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_SERIAL, 0, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:464 Instruction:"INVEPT Gy,Mdq" Encoding:"0x66 0x0F 0x38 0x80 /r:mem"/"RM"
    {
        ND_INS_INVEPT, ND_CAT_VTX, ND_SET_VTX, 316, 
        0, 
        ND_MOD_R0|ND_MOD_PROT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXR_SEAM|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF|ND_MOD_SMM_OFF, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_SERIAL|ND_FLAG_MODRM, ND_CFF_VTX, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF,
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:465 Instruction:"INVLPG Mb" Encoding:"0x0F 0x01 /7:mem"/"M"
    {
        ND_INS_INVLPG, ND_CAT_SYSTEM, ND_SET_I486REAL, 317, 
        0, 
        ND_MOD_R0|ND_MOD_REAL|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_AG|ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:466 Instruction:"INVLPGA" Encoding:"0x0F 0x01 /0xDF"/""
    {
        ND_INS_INVLPGA, ND_CAT_SYSTEM, ND_SET_SVM, 318, 
        0, 
        ND_MOD_R0|ND_MOD_PROT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXR_SEAM|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF|ND_MOD_SMM_OFF, 
        0, ND_OPS_CNT(0, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SVM, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:467 Instruction:"INVLPGB" Encoding:"0x0F 0x01 /0xFE"/""
    {
        ND_INS_INVLPGB, ND_CAT_SYSTEM, ND_SET_INVLPGB, 319, 
        0, 
        ND_MOD_R0|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 3), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_INVLPGB, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:468 Instruction:"INVPCID Gy,Mdq" Encoding:"0x66 0x0F 0x38 0x82 /r:mem"/"RM"
    {
        ND_INS_INVPCID, ND_CAT_MISC, ND_SET_INVPCID, 320, 
        0, 
        ND_MOD_R0|ND_MOD_REAL|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_MODRM, ND_CFF_INVPCID, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:469 Instruction:"INVVPID Gy,Mdq" Encoding:"0x66 0x0F 0x38 0x81 /r:mem"/"RM"
    {
        ND_INS_INVVPID, ND_CAT_VTX, ND_SET_VTX, 321, 
        0, 
        ND_MOD_R0|ND_MOD_PROT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXR_SEAM|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF|ND_MOD_SMM_OFF, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_SERIAL|ND_FLAG_MODRM, ND_CFF_VTX, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF,
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:470 Instruction:"IRETD" Encoding:"ds32 0xCF"/""
    {
        ND_INS_IRET, ND_CAT_RET, ND_SET_I86, 322, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 5), 0, 0, 0, 0, 0, 0, ND_FLAG_SERIAL, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_SEG_CS, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v3, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_MEM_SHSP, ND_OPS_v3, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:471 Instruction:"IRETQ" Encoding:"ds64 0xCF"/""
    {
        ND_INS_IRET, ND_CAT_RET, ND_SET_I86, 323, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 5), 0, 0, 0, 0, 0, 0, ND_FLAG_SERIAL, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_SEG_CS, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v3, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_MEM_SHSP, ND_OPS_v3, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:472 Instruction:"IRETW" Encoding:"ds16 0xCF"/""
    {
        ND_INS_IRET, ND_CAT_RET, ND_SET_I86, 324, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 5), 0, 0, 0, 0, 0, 0, ND_FLAG_SERIAL, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_SEG_CS, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v3, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_MEM_SHSP, ND_OPS_v3, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:473 Instruction:"JBE Jz" Encoding:"0x0F 0x86 cz"/"D"
    {
        ND_INS_Jcc, ND_CAT_COND_BR, ND_SET_I86, 325, 
        ND_PREF_BND|ND_PREF_BHINT, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_COND, 0, 
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_z, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:474 Instruction:"JBE Jb" Encoding:"0x76 cb"/"D"
    {
        ND_INS_Jcc, ND_CAT_COND_BR, ND_SET_I86, 325, 
        ND_PREF_BND|ND_PREF_BHINT, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_COND, 0, 
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:475 Instruction:"JC Jz" Encoding:"0x0F 0x82 cz"/"D"
    {
        ND_INS_Jcc, ND_CAT_COND_BR, ND_SET_I86, 326, 
        ND_PREF_BND|ND_PREF_BHINT, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_COND, 0, 
        0|NDR_RFLAG_CF,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_z, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:476 Instruction:"JC Jb" Encoding:"0x72 cb"/"D"
    {
        ND_INS_Jcc, ND_CAT_COND_BR, ND_SET_I86, 326, 
        ND_PREF_BND|ND_PREF_BHINT, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_COND, 0, 
        0|NDR_RFLAG_CF,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:477 Instruction:"JCXZ Jb" Encoding:"as16 0xE3 cb"/"D"
    {
        ND_INS_JrCXZ, ND_CAT_COND_BR, ND_SET_I86, 327, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_F64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
        },
    }, 

    // Pos:478 Instruction:"JECXZ Jb" Encoding:"as32 0xE3 cb"/"D"
    {
        ND_INS_JrCXZ, ND_CAT_COND_BR, ND_SET_I86, 328, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_F64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
        },
    }, 

    // Pos:479 Instruction:"JL Jz" Encoding:"0x0F 0x8C cz"/"D"
    {
        ND_INS_Jcc, ND_CAT_COND_BR, ND_SET_I86, 329, 
        ND_PREF_BND|ND_PREF_BHINT, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_COND, 0, 
        0|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_z, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:480 Instruction:"JL Jb" Encoding:"0x7C cb"/"D"
    {
        ND_INS_Jcc, ND_CAT_COND_BR, ND_SET_I86, 329, 
        ND_PREF_BND|ND_PREF_BHINT, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_COND, 0, 
        0|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:481 Instruction:"JLE Jz" Encoding:"0x0F 0x8E cz"/"D"
    {
        ND_INS_Jcc, ND_CAT_COND_BR, ND_SET_I86, 330, 
        ND_PREF_BND|ND_PREF_BHINT, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_COND, 0, 
        0|NDR_RFLAG_SF|NDR_RFLAG_ZF|NDR_RFLAG_OF,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_z, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:482 Instruction:"JLE Jb" Encoding:"0x7E cb"/"D"
    {
        ND_INS_Jcc, ND_CAT_COND_BR, ND_SET_I86, 330, 
        ND_PREF_BND|ND_PREF_BHINT, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_COND, 0, 
        0|NDR_RFLAG_SF|NDR_RFLAG_ZF|NDR_RFLAG_OF,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:483 Instruction:"JMP Jz" Encoding:"0xE9 cz"/"D"
    {
        ND_INS_JMPNR, ND_CAT_UNCOND_BR, ND_SET_I86, 331, 
        ND_PREF_BND, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_F64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_z, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:484 Instruction:"JMP Jb" Encoding:"0xEB cb"/"D"
    {
        ND_INS_JMPNR, ND_CAT_UNCOND_BR, ND_SET_I86, 331, 
        ND_PREF_BND, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_F64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:485 Instruction:"JMP Ev" Encoding:"0xFF /4"/"M"
    {
        ND_INS_JMPNI, ND_CAT_UNCOND_BR, ND_SET_I86, 331, 
        ND_PREF_BND|ND_PREF_DNT, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_CETT|ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:486 Instruction:"JMPE Ev" Encoding:"NP 0x0F 0x00 /6"/"M"
    {
        ND_INS_JMPE, ND_CAT_SYSTEM, ND_SET_I64, 332, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_I64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:487 Instruction:"JMPE Jz" Encoding:"0x0F 0xB8 cz"/"D"
    {
        ND_INS_JMPE, ND_CAT_UNCOND_BR, ND_SET_I64, 332, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_I64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_z, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:488 Instruction:"JMPF Ap" Encoding:"0xEA cp"/"D"
    {
        ND_INS_JMPFD, ND_CAT_UNCOND_BR, ND_SET_I86, 333, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_I64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_A, ND_OPS_p, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SEG_CS, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:489 Instruction:"JMPF Mp" Encoding:"0xFF /5:mem"/"M"
    {
        ND_INS_JMPFI, ND_CAT_UNCOND_BR, ND_SET_I86, 333, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_CETT|ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_p, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SEG_CS, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:490 Instruction:"JNBE Jz" Encoding:"0x0F 0x87 cz"/"D"
    {
        ND_INS_Jcc, ND_CAT_COND_BR, ND_SET_I86, 334, 
        ND_PREF_BND|ND_PREF_BHINT, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_COND, 0, 
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_z, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:491 Instruction:"JNBE Jb" Encoding:"0x77 cb"/"D"
    {
        ND_INS_Jcc, ND_CAT_COND_BR, ND_SET_I86, 334, 
        ND_PREF_BND|ND_PREF_BHINT, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_COND, 0, 
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:492 Instruction:"JNC Jz" Encoding:"0x0F 0x83 cz"/"D"
    {
        ND_INS_Jcc, ND_CAT_COND_BR, ND_SET_I86, 335, 
        ND_PREF_BND|ND_PREF_BHINT, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_COND, 0, 
        0|NDR_RFLAG_CF,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_z, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:493 Instruction:"JNC Jb" Encoding:"0x73 cb"/"D"
    {
        ND_INS_Jcc, ND_CAT_COND_BR, ND_SET_I86, 335, 
        ND_PREF_BND|ND_PREF_BHINT, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_COND, 0, 
        0|NDR_RFLAG_CF,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:494 Instruction:"JNL Jz" Encoding:"0x0F 0x8D cz"/"D"
    {
        ND_INS_Jcc, ND_CAT_COND_BR, ND_SET_I86, 336, 
        ND_PREF_BND|ND_PREF_BHINT, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_COND, 0, 
        0|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_z, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:495 Instruction:"JNL Jb" Encoding:"0x7D cb"/"D"
    {
        ND_INS_Jcc, ND_CAT_COND_BR, ND_SET_I86, 336, 
        ND_PREF_BND|ND_PREF_BHINT, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_COND, 0, 
        0|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:496 Instruction:"JNLE Jz" Encoding:"0x0F 0x8F cz"/"D"
    {
        ND_INS_Jcc, ND_CAT_COND_BR, ND_SET_I86, 337, 
        ND_PREF_BND|ND_PREF_BHINT, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_COND, 0, 
        0|NDR_RFLAG_SF|NDR_RFLAG_ZF|NDR_RFLAG_OF,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_z, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:497 Instruction:"JNLE Jb" Encoding:"0x7F cb"/"D"
    {
        ND_INS_Jcc, ND_CAT_COND_BR, ND_SET_I86, 337, 
        ND_PREF_BND|ND_PREF_BHINT, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_COND, 0, 
        0|NDR_RFLAG_SF|NDR_RFLAG_ZF|NDR_RFLAG_OF,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:498 Instruction:"JNO Jz" Encoding:"0x0F 0x81 cz"/"D"
    {
        ND_INS_Jcc, ND_CAT_COND_BR, ND_SET_I86, 338, 
        ND_PREF_BND|ND_PREF_BHINT, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_COND, 0, 
        0|NDR_RFLAG_OF,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_z, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:499 Instruction:"JNO Jb" Encoding:"0x71 cb"/"D"
    {
        ND_INS_Jcc, ND_CAT_COND_BR, ND_SET_I86, 338, 
        ND_PREF_BND|ND_PREF_BHINT, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_COND, 0, 
        0|NDR_RFLAG_OF,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:500 Instruction:"JNP Jz" Encoding:"0x0F 0x8B cz"/"D"
    {
        ND_INS_Jcc, ND_CAT_COND_BR, ND_SET_I86, 339, 
        ND_PREF_BND|ND_PREF_BHINT, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_COND, 0, 
        0|NDR_RFLAG_PF,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_z, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:501 Instruction:"JNP Jb" Encoding:"0x7B cb"/"D"
    {
        ND_INS_Jcc, ND_CAT_COND_BR, ND_SET_I86, 339, 
        ND_PREF_BND|ND_PREF_BHINT, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_COND, 0, 
        0|NDR_RFLAG_PF,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:502 Instruction:"JNS Jz" Encoding:"0x0F 0x89 cz"/"D"
    {
        ND_INS_Jcc, ND_CAT_COND_BR, ND_SET_I86, 340, 
        ND_PREF_BND|ND_PREF_BHINT, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_COND, 0, 
        0|NDR_RFLAG_SF,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_z, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:503 Instruction:"JNS Jb" Encoding:"0x79 cb"/"D"
    {
        ND_INS_Jcc, ND_CAT_COND_BR, ND_SET_I86, 340, 
        ND_PREF_BND|ND_PREF_BHINT, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_COND, 0, 
        0|NDR_RFLAG_SF,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:504 Instruction:"JNZ Jz" Encoding:"0x0F 0x85 cz"/"D"
    {
        ND_INS_Jcc, ND_CAT_COND_BR, ND_SET_I86, 341, 
        ND_PREF_BND|ND_PREF_BHINT, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_COND, 0, 
        0|NDR_RFLAG_ZF,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_z, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:505 Instruction:"JNZ Jb" Encoding:"0x75 cb"/"D"
    {
        ND_INS_Jcc, ND_CAT_COND_BR, ND_SET_I86, 341, 
        ND_PREF_BND|ND_PREF_BHINT, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_COND, 0, 
        0|NDR_RFLAG_ZF,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:506 Instruction:"JO Jz" Encoding:"0x0F 0x80 cz"/"D"
    {
        ND_INS_Jcc, ND_CAT_COND_BR, ND_SET_I86, 342, 
        ND_PREF_BND|ND_PREF_BHINT, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_COND, 0, 
        0|NDR_RFLAG_OF,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_z, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:507 Instruction:"JO Jb" Encoding:"0x70 cb"/"D"
    {
        ND_INS_Jcc, ND_CAT_COND_BR, ND_SET_I86, 342, 
        ND_PREF_BND|ND_PREF_BHINT, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_COND, 0, 
        0|NDR_RFLAG_OF,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:508 Instruction:"JP Jz" Encoding:"0x0F 0x8A cz"/"D"
    {
        ND_INS_Jcc, ND_CAT_COND_BR, ND_SET_I86, 343, 
        ND_PREF_BND|ND_PREF_BHINT, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_COND, 0, 
        0|NDR_RFLAG_PF,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_z, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:509 Instruction:"JP Jb" Encoding:"0x7A cb"/"D"
    {
        ND_INS_Jcc, ND_CAT_COND_BR, ND_SET_I86, 343, 
        ND_PREF_BND|ND_PREF_BHINT, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_COND, 0, 
        0|NDR_RFLAG_PF,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:510 Instruction:"JRCXZ Jb" Encoding:"as64 0xE3 cb"/"D"
    {
        ND_INS_JrCXZ, ND_CAT_COND_BR, ND_SET_I86, 344, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_F64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
        },
    }, 

    // Pos:511 Instruction:"JS Jz" Encoding:"0x0F 0x88 cz"/"D"
    {
        ND_INS_Jcc, ND_CAT_COND_BR, ND_SET_I86, 345, 
        ND_PREF_BND|ND_PREF_BHINT, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_COND, 0, 
        0|NDR_RFLAG_SF,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_z, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:512 Instruction:"JS Jb" Encoding:"0x78 cb"/"D"
    {
        ND_INS_Jcc, ND_CAT_COND_BR, ND_SET_I86, 345, 
        ND_PREF_BND|ND_PREF_BHINT, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_COND, 0, 
        0|NDR_RFLAG_SF,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:513 Instruction:"JZ Jz" Encoding:"0x0F 0x84 cz"/"D"
    {
        ND_INS_Jcc, ND_CAT_COND_BR, ND_SET_I86, 346, 
        ND_PREF_BND|ND_PREF_BHINT, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_COND, 0, 
        0|NDR_RFLAG_ZF,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_z, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:514 Instruction:"JZ Jb" Encoding:"0x74 cb"/"D"
    {
        ND_INS_Jcc, ND_CAT_COND_BR, ND_SET_I86, 346, 
        ND_PREF_BND|ND_PREF_BHINT, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_COND, 0, 
        0|NDR_RFLAG_ZF,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:515 Instruction:"KADDB rKb,vKb,mKb" Encoding:"vex m:1 p:1 l:1 w:0 0x4A /r:reg"/"RVM"
    {
        ND_INS_KADD, ND_CAT_KMASK, ND_SET_AVX512DQ, 347, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_vK, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:516 Instruction:"KADDD rKd,vKd,mKd" Encoding:"vex m:1 p:1 l:1 w:1 0x4A /r:reg"/"RVM"
    {
        ND_INS_KADD, ND_CAT_KMASK, ND_SET_AVX512BW, 348, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_d, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_vK, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:517 Instruction:"KADDQ rKq,vKq,mKq" Encoding:"vex m:1 p:0 l:1 w:1 0x4A /r:reg"/"RVM"
    {
        ND_INS_KADD, ND_CAT_KMASK, ND_SET_AVX512BW, 349, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_vK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:518 Instruction:"KADDW rKw,vKw,mKw" Encoding:"vex m:1 p:0 l:1 w:0 0x4A /r:reg"/"RVM"
    {
        ND_INS_KADD, ND_CAT_KMASK, ND_SET_AVX512DQ, 350, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_w, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_vK, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:519 Instruction:"KANDB rKb,vKb,mKb" Encoding:"vex m:1 p:1 l:1 w:0 0x41 /r:reg"/"RVM"
    {
        ND_INS_KAND, ND_CAT_KMASK, ND_SET_AVX512DQ, 351, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_vK, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:520 Instruction:"KANDD rKd,vKd,mKd" Encoding:"vex m:1 p:1 l:1 w:1 0x41 /r:reg"/"RVM"
    {
        ND_INS_KAND, ND_CAT_KMASK, ND_SET_AVX512BW, 352, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_d, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_vK, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:521 Instruction:"KANDNB rKb,vKb,mKb" Encoding:"vex m:1 p:1 l:1 w:0 0x42 /r:reg"/"RVM"
    {
        ND_INS_KANDN, ND_CAT_KMASK, ND_SET_AVX512DQ, 353, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_vK, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:522 Instruction:"KANDND rKd,vKd,mKd" Encoding:"vex m:1 p:1 l:1 w:1 0x42 /r:reg"/"RVM"
    {
        ND_INS_KANDN, ND_CAT_KMASK, ND_SET_AVX512BW, 354, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_d, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_vK, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:523 Instruction:"KANDNQ rKq,vKq,mKq" Encoding:"vex m:1 p:0 l:1 w:1 0x42 /r:reg"/"RVM"
    {
        ND_INS_KANDN, ND_CAT_KMASK, ND_SET_AVX512BW, 355, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_vK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:524 Instruction:"KANDNW rKw,vKw,mKw" Encoding:"vex m:1 p:0 l:1 w:0 0x42 /r:reg"/"RVM"
    {
        ND_INS_KANDN, ND_CAT_KMASK, ND_SET_AVX512F, 356, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_w, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_vK, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:525 Instruction:"KANDQ rKq,vKq,mKq" Encoding:"vex m:1 p:0 l:1 w:1 0x41 /r:reg"/"RVM"
    {
        ND_INS_KAND, ND_CAT_KMASK, ND_SET_AVX512BW, 357, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_vK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:526 Instruction:"KANDW rKw,vKw,mKw" Encoding:"vex m:1 p:0 l:1 w:0 0x41 /r:reg"/"RVM"
    {
        ND_INS_KAND, ND_CAT_KMASK, ND_SET_AVX512F, 358, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_w, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_vK, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:527 Instruction:"KMERGE2L1H rKw,mKw" Encoding:"vex m:1 p:0 l:0 w:0 0x48 /r:reg"/"RM"
    {
        ND_INS_KMERGE2L1H, ND_CAT_UNKNOWN, ND_SET_UNKNOWN, 359, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_w, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:528 Instruction:"KMERGE2L1L rKw,mKw" Encoding:"vex m:1 p:0 l:0 w:0 0x49 /r:reg"/"RM"
    {
        ND_INS_KMERGE2L1L, ND_CAT_UNKNOWN, ND_SET_UNKNOWN, 360, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_w, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:529 Instruction:"KMOVB rKb,Mb" Encoding:"vex m:1 p:1 l:0 w:0 0x90 /r:mem"/"RM"
    {
        ND_INS_KMOV, ND_CAT_KMASK, ND_SET_AVX512DQ, 361, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_K21, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:530 Instruction:"KMOVB rKb,mKb" Encoding:"vex m:1 p:1 l:0 w:0 0x90 /r:reg"/"RM"
    {
        ND_INS_KMOV, ND_CAT_KMASK, ND_SET_AVX512DQ, 361, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:531 Instruction:"KMOVB Mb,rKb" Encoding:"vex m:1 p:1 l:0 w:0 0x91 /r:mem"/"MR"
    {
        ND_INS_KMOV, ND_CAT_KMASK, ND_SET_AVX512DQ, 361, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_K21, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_rK, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:532 Instruction:"KMOVB rKb,Ry" Encoding:"vex m:1 p:1 l:0 w:0 0x92 /r:reg"/"RM"
    {
        ND_INS_KMOV, ND_CAT_KMASK, ND_SET_AVX512DQ, 361, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_R, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:533 Instruction:"KMOVB Gy,mKb" Encoding:"vex m:1 p:1 l:0 w:0 0x93 /r:reg"/"RM"
    {
        ND_INS_KMOV, ND_CAT_KMASK, ND_SET_AVX512DQ, 361, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:534 Instruction:"KMOVD rKd,Md" Encoding:"vex m:1 p:1 l:0 w:1 0x90 /r:mem"/"RM"
    {
        ND_INS_KMOV, ND_CAT_KMASK, ND_SET_AVX512BW, 362, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_K21, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_d, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:535 Instruction:"KMOVD rKd,mKd" Encoding:"vex m:1 p:1 l:0 w:1 0x90 /r:reg"/"RM"
    {
        ND_INS_KMOV, ND_CAT_KMASK, ND_SET_AVX512BW, 362, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_d, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:536 Instruction:"KMOVD Md,rKd" Encoding:"vex m:1 p:1 l:0 w:1 0x91 /r:mem"/"MR"
    {
        ND_INS_KMOV, ND_CAT_KMASK, ND_SET_AVX512BW, 362, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_K21, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_d, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_rK, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:537 Instruction:"KMOVD rKd,Ry" Encoding:"vex m:1 p:3 l:0 w:0 0x92 /r:reg"/"RM"
    {
        ND_INS_KMOV, ND_CAT_KMASK, ND_SET_AVX512BW, 362, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_d, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_R, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:538 Instruction:"KMOVD Gy,mKd" Encoding:"vex m:1 p:3 l:0 w:0 0x93 /r:reg"/"RM"
    {
        ND_INS_KMOV, ND_CAT_KMASK, ND_SET_AVX512BW, 362, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:539 Instruction:"KMOVQ rKq,Mq" Encoding:"vex m:1 p:0 l:0 w:1 0x90 /r:mem"/"RM"
    {
        ND_INS_KMOV, ND_CAT_KMASK, ND_SET_AVX512BW, 363, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_K21, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:540 Instruction:"KMOVQ rKq,mKq" Encoding:"vex m:1 p:0 l:0 w:1 0x90 /r:reg"/"RM"
    {
        ND_INS_KMOV, ND_CAT_KMASK, ND_SET_AVX512BW, 363, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:541 Instruction:"KMOVQ Mq,rKq" Encoding:"vex m:1 p:0 l:0 w:1 0x91 /r:mem"/"MR"
    {
        ND_INS_KMOV, ND_CAT_KMASK, ND_SET_AVX512BW, 363, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_K21, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:542 Instruction:"KMOVQ rKq,Ry" Encoding:"vex m:1 p:3 l:0 w:1 0x92 /r:reg"/"RM"
    {
        ND_INS_KMOV, ND_CAT_KMASK, ND_SET_AVX512BW, 363, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_R, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:543 Instruction:"KMOVQ Gy,mKq" Encoding:"vex m:1 p:3 l:0 w:1 0x93 /r:reg"/"RM"
    {
        ND_INS_KMOV, ND_CAT_KMASK, ND_SET_AVX512BW, 363, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:544 Instruction:"KMOVW rKw,Mw" Encoding:"vex m:1 p:0 l:0 w:0 0x90 /r:mem"/"RM"
    {
        ND_INS_KMOV, ND_CAT_KMASK, ND_SET_AVX512F, 364, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_K21, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_w, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:545 Instruction:"KMOVW rKw,mKw" Encoding:"vex m:1 p:0 l:0 w:0 0x90 /r:reg"/"RM"
    {
        ND_INS_KMOV, ND_CAT_KMASK, ND_SET_AVX512F, 364, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_w, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:546 Instruction:"KMOVW Mw,rKw" Encoding:"vex m:1 p:0 l:0 w:0 0x91 /r:mem"/"MR"
    {
        ND_INS_KMOV, ND_CAT_KMASK, ND_SET_AVX512F, 364, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_K21, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_w, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_rK, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:547 Instruction:"KMOVW rKw,Ry" Encoding:"vex m:1 p:0 l:0 w:0 0x92 /r:reg"/"RM"
    {
        ND_INS_KMOV, ND_CAT_KMASK, ND_SET_AVX512F, 364, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_w, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_R, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:548 Instruction:"KMOVW Gy,mKw" Encoding:"vex m:1 p:0 l:0 w:0 0x93 /r:reg"/"RM"
    {
        ND_INS_KMOV, ND_CAT_KMASK, ND_SET_AVX512F, 364, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:549 Instruction:"KNOTB rKb,mKb" Encoding:"vex m:1 p:1 l:0 w:0 0x44 /r:reg"/"RM"
    {
        ND_INS_KNOT, ND_CAT_KMASK, ND_SET_AVX512DQ, 365, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:550 Instruction:"KNOTD rKd,mKd" Encoding:"vex m:1 p:1 l:0 w:1 0x44 /r:reg"/"RM"
    {
        ND_INS_KNOT, ND_CAT_KMASK, ND_SET_AVX512BW, 366, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_d, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:551 Instruction:"KNOTQ rKq,mKq" Encoding:"vex m:1 p:0 l:0 w:1 0x44 /r:reg"/"RM"
    {
        ND_INS_KNOT, ND_CAT_KMASK, ND_SET_AVX512BW, 367, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:552 Instruction:"KNOTW rKw,mKw" Encoding:"vex m:1 p:0 l:0 w:0 0x44 /r:reg"/"RM"
    {
        ND_INS_KNOT, ND_CAT_KMASK, ND_SET_AVX512F, 368, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_w, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:553 Instruction:"KORB rKb,vKb,mKb" Encoding:"vex m:1 p:1 l:1 w:0 0x45 /r:reg"/"RVM"
    {
        ND_INS_KOR, ND_CAT_KMASK, ND_SET_AVX512DQ, 369, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_vK, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:554 Instruction:"KORD rKd,vKd,mKd" Encoding:"vex m:1 p:1 l:1 w:1 0x45 /r:reg"/"RVM"
    {
        ND_INS_KOR, ND_CAT_KMASK, ND_SET_AVX512BW, 370, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_d, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_vK, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:555 Instruction:"KORQ rKq,vKq,mKq" Encoding:"vex m:1 p:0 l:1 w:1 0x45 /r:reg"/"RVM"
    {
        ND_INS_KOR, ND_CAT_KMASK, ND_SET_AVX512BW, 371, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_vK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:556 Instruction:"KORTESTB rKb,mKb" Encoding:"vex m:1 p:1 l:0 w:0 0x98 /r:reg"/"RM"
    {
        ND_INS_KORTEST, ND_CAT_KMASK, ND_SET_AVX512DQ, 372, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512DQ, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF,
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_rK, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:557 Instruction:"KORTESTD rKd,mKd" Encoding:"vex m:1 p:1 l:0 w:1 0x98 /r:reg"/"RM"
    {
        ND_INS_KORTEST, ND_CAT_KMASK, ND_SET_AVX512BW, 373, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512BW, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF,
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_rK, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:558 Instruction:"KORTESTQ rKq,mKq" Encoding:"vex m:1 p:0 l:0 w:1 0x98 /r:reg"/"RM"
    {
        ND_INS_KORTEST, ND_CAT_KMASK, ND_SET_AVX512BW, 374, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512BW, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF,
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:559 Instruction:"KORTESTW rKw,mKw" Encoding:"vex m:1 p:0 l:0 w:0 0x98 /r:reg"/"RM"
    {
        ND_INS_KORTEST, ND_CAT_KMASK, ND_SET_AVX512F, 375, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512F, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF,
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_rK, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:560 Instruction:"KORW rKw,vKw,mKw" Encoding:"vex m:1 p:0 l:1 w:0 0x45 /r:reg"/"RVM"
    {
        ND_INS_KOR, ND_CAT_KMASK, ND_SET_AVX512F, 376, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_w, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_vK, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:561 Instruction:"KSHIFTLB rKb,mKb,Ib" Encoding:"vex m:3 p:1 l:0 w:0 0x32 /r:reg ib"/"RMI"
    {
        ND_INS_KSHIFTL, ND_CAT_KMASK, ND_SET_AVX512DQ, 377, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:562 Instruction:"KSHIFTLD rKd,mKd,Ib" Encoding:"vex m:3 p:1 l:0 w:0 0x33 /r:reg ib"/"RMI"
    {
        ND_INS_KSHIFTL, ND_CAT_KMASK, ND_SET_AVX512BW, 378, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_d, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:563 Instruction:"KSHIFTLQ rKq,mKq,Ib" Encoding:"vex m:3 p:1 l:0 w:1 0x33 /r:reg ib"/"RMI"
    {
        ND_INS_KSHIFTL, ND_CAT_KMASK, ND_SET_AVX512BW, 379, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:564 Instruction:"KSHIFTLW rKw,mKw,Ib" Encoding:"vex m:3 p:1 l:0 w:1 0x32 /r:reg ib"/"RMI"
    {
        ND_INS_KSHIFTL, ND_CAT_KMASK, ND_SET_AVX512F, 380, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_w, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:565 Instruction:"KSHIFTRB rKb,mKb,Ib" Encoding:"vex m:3 p:1 l:0 w:0 0x30 /r:reg ib"/"RMI"
    {
        ND_INS_KSHIFTR, ND_CAT_KMASK, ND_SET_AVX512DQ, 381, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:566 Instruction:"KSHIFTRD rKd,mKd,Ib" Encoding:"vex m:3 p:1 l:0 w:0 0x31 /r:reg ib"/"RMI"
    {
        ND_INS_KSHIFTR, ND_CAT_KMASK, ND_SET_AVX512BW, 382, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_d, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:567 Instruction:"KSHIFTRQ rKq,mKq,Ib" Encoding:"vex m:3 p:1 l:0 w:1 0x31 /r:reg ib"/"RMI"
    {
        ND_INS_KSHIFTR, ND_CAT_KMASK, ND_SET_AVX512BW, 383, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:568 Instruction:"KSHIFTRW rKw,mKw,Ib" Encoding:"vex m:3 p:1 l:0 w:1 0x30 /r:reg ib"/"RMI"
    {
        ND_INS_KSHIFTR, ND_CAT_KMASK, ND_SET_AVX512F, 384, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_w, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:569 Instruction:"KTESTB rKb,mKb" Encoding:"vex m:1 p:1 l:0 w:0 0x99 /r:reg"/"RM"
    {
        ND_INS_KTEST, ND_CAT_KMASK, ND_SET_AVX512DQ, 385, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:570 Instruction:"KTESTD rKd,mKd" Encoding:"vex m:1 p:1 l:0 w:1 0x99 /r:reg"/"RM"
    {
        ND_INS_KTEST, ND_CAT_KMASK, ND_SET_AVX512BW, 386, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_d, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:571 Instruction:"KTESTQ rKq,mKq" Encoding:"vex m:1 p:0 l:0 w:1 0x99 /r:reg"/"RM"
    {
        ND_INS_KTEST, ND_CAT_KMASK, ND_SET_AVX512BW, 387, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:572 Instruction:"KTESTW rKw,mKw" Encoding:"vex m:1 p:0 l:0 w:0 0x99 /r:reg"/"RM"
    {
        ND_INS_KTEST, ND_CAT_KMASK, ND_SET_AVX512DQ, 388, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_w, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:573 Instruction:"KUNPCKBW rKw,vKb,mKb" Encoding:"vex m:1 p:1 l:1 w:0 0x4B /r:reg"/"RVM"
    {
        ND_INS_KUNPCKBW, ND_CAT_KMASK, ND_SET_AVX512F, 389, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_w, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_vK, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:574 Instruction:"KUNPCKDQ rKq,vKd,mKd" Encoding:"vex m:1 p:0 l:1 w:1 0x4B /r:reg"/"RVM"
    {
        ND_INS_KUNPCKDQ, ND_CAT_KMASK, ND_SET_AVX512BW, 390, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_vK, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:575 Instruction:"KUNPCKWD rKd,vKw,mKw" Encoding:"vex m:1 p:0 l:1 w:0 0x4B /r:reg"/"RVM"
    {
        ND_INS_KUNPCKWD, ND_CAT_KMASK, ND_SET_AVX512BW, 391, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_d, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_vK, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:576 Instruction:"KXNORB rKb,vKb,mKb" Encoding:"vex m:1 p:1 l:1 w:0 0x46 /r:reg"/"RVM"
    {
        ND_INS_KXNOR, ND_CAT_KMASK, ND_SET_AVX512DQ, 392, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_vK, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:577 Instruction:"KXNORD rKd,vKd,mKd" Encoding:"vex m:1 p:1 l:1 w:1 0x46 /r:reg"/"RVM"
    {
        ND_INS_KXNOR, ND_CAT_KMASK, ND_SET_AVX512BW, 393, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_d, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_vK, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:578 Instruction:"KXNORQ rKq,vKq,mKq" Encoding:"vex m:1 p:0 l:1 w:1 0x46 /r:reg"/"RVM"
    {
        ND_INS_KXNOR, ND_CAT_KMASK, ND_SET_AVX512BW, 394, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_vK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:579 Instruction:"KXNORW rKw,vKw,mKw" Encoding:"vex m:1 p:0 l:1 w:0 0x46 /r:reg"/"RVM"
    {
        ND_INS_KXNOR, ND_CAT_KMASK, ND_SET_AVX512F, 395, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_w, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_vK, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:580 Instruction:"KXORB rKb,vKb,mKb" Encoding:"vex m:1 p:1 l:1 w:0 0x47 /r:reg"/"RVM"
    {
        ND_INS_KXOR, ND_CAT_KMASK, ND_SET_AVX512DQ, 396, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_vK, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:581 Instruction:"KXORD rKd,vKd,mKd" Encoding:"vex m:1 p:1 l:1 w:1 0x47 /r:reg"/"RVM"
    {
        ND_INS_KXOR, ND_CAT_KMASK, ND_SET_AVX512BW, 397, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_d, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_vK, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:582 Instruction:"KXORQ rKq,vKq,mKq" Encoding:"vex m:1 p:0 l:1 w:1 0x47 /r:reg"/"RVM"
    {
        ND_INS_KXOR, ND_CAT_KMASK, ND_SET_AVX512BW, 398, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_vK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:583 Instruction:"KXORW rKw,vKw,mKw" Encoding:"vex m:1 p:0 l:1 w:0 0x47 /r:reg"/"RVM"
    {
        ND_INS_KXOR, ND_CAT_KMASK, ND_SET_AVX512F, 399, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_K20, ND_EXC_OPMASK, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_w, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_vK, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:584 Instruction:"LAHF" Encoding:"0x9F"/""
    {
        ND_INS_LAHF, ND_CAT_FLAGOP, ND_SET_I86, 400, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 2), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_AH, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:585 Instruction:"LAR Gv,Mw" Encoding:"0x0F 0x02 /r:mem"/"RM"
    {
        ND_INS_LAR, ND_CAT_SYSTEM, ND_SET_I286PROT, 401, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_ZF,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:586 Instruction:"LAR Gv,Rz" Encoding:"0x0F 0x02 /r:reg"/"RM"
    {
        ND_INS_LAR, ND_CAT_SYSTEM, ND_SET_I286PROT, 401, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_ZF,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_R, ND_OPS_z, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:587 Instruction:"LDDQU Vx,Mx" Encoding:"0xF2 0x0F 0xF0 /r:mem"/"RM"
    {
        ND_INS_LDDQU, ND_CAT_SSE, ND_SET_SSE3, 402, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:588 Instruction:"LDMXCSR Md" Encoding:"NP 0x0F 0xAE /2:mem"/"M"
    {
        ND_INS_LDMXCSR, ND_CAT_SSE, ND_SET_SSE, 403, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_MXCSR, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:589 Instruction:"LDS Gz,Mp" Encoding:"0xC5 /r:mem"/"RM"
    {
        ND_INS_LDS, ND_CAT_SEGOP, ND_SET_I86, 404, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_I64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_z, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_p, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SEG_DS, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:590 Instruction:"LDTILECFG Moq" Encoding:"vex m:2 p:0 l:0 w:0 0x49 /0:mem"/"M"
    {
        ND_INS_LDTILECFG, ND_CAT_AMX, ND_SET_AMXTILE, 405, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 0), 0, ND_EXT_AMX_E1, ND_EXC_AMX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_O64, ND_CFF_AMXTILE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_oq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:591 Instruction:"LEA Gv,M0" Encoding:"0x8D /r:mem"/"RM"
    {
        ND_INS_LEA, ND_CAT_MISC, ND_SET_I86, 406, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_AG|ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_0, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:592 Instruction:"LEAVE" Encoding:"0xC9"/""
    {
        ND_INS_LEAVE, ND_CAT_MISC, ND_SET_I186, 407, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 4), 0, 0, 0, 0, 0, 0, ND_FLAG_D64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rBP, ND_OPS_ssz, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rBP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rSP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:593 Instruction:"LES Gz,Mp" Encoding:"0xC4 /r:mem"/"RM"
    {
        ND_INS_LES, ND_CAT_SEGOP, ND_SET_I86, 408, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_I64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_z, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_p, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SEG_ES, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:594 Instruction:"LFENCE" Encoding:"NP 0x0F 0xAE /5:reg"/""
    {
        ND_INS_LFENCE, ND_CAT_MISC, ND_SET_SSE2, 409, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:595 Instruction:"LFS Gv,Mp" Encoding:"0x0F 0xB4 /r:mem"/"RM"
    {
        ND_INS_LFS, ND_CAT_SEGOP, ND_SET_I386, 410, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_p, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SEG_FS, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:596 Instruction:"LGDT Ms" Encoding:"0x0F 0x01 /2:mem"/"M"
    {
        ND_INS_LGDT, ND_CAT_SYSTEM, ND_SET_I286REAL, 411, 
        0, 
        ND_MOD_R0|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_SERIAL|ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_s, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SYS_GDTR, ND_OPS_s, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:597 Instruction:"LGS Gv,Mp" Encoding:"0x0F 0xB5 /r:mem"/"RM"
    {
        ND_INS_LGS, ND_CAT_SEGOP, ND_SET_I386, 412, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_p, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SEG_GS, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:598 Instruction:"LIDT Ms" Encoding:"0x0F 0x01 /3:mem"/"M"
    {
        ND_INS_LIDT, ND_CAT_SYSTEM, ND_SET_I286REAL, 413, 
        0, 
        ND_MOD_R0|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_SERIAL|ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_s, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SYS_IDTR, ND_OPS_s, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:599 Instruction:"LKGS Mw" Encoding:"0xF2 0x0F 0x00 /6:mem"/"M"
    {
        ND_INS_LKGS, ND_CAT_LKGS, ND_SET_LKGS, 414, 
        0, 
        ND_MOD_R0|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_O64, ND_CFF_LKGS, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_MSR_KGSBASE, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:600 Instruction:"LKGS Rv" Encoding:"0xF2 0x0F 0x00 /6:reg"/"M"
    {
        ND_INS_LKGS, ND_CAT_LKGS, ND_SET_LKGS, 414, 
        0, 
        ND_MOD_R0|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_O64, ND_CFF_LKGS, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_MSR_KGSBASE, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:601 Instruction:"LLDT Ew" Encoding:"0x0F 0x00 /2"/"M"
    {
        ND_INS_LLDT, ND_CAT_SYSTEM, ND_SET_I286PROT, 415, 
        0, 
        ND_MOD_R0|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_SERIAL|ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SYS_LDTR, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:602 Instruction:"LLWPCB Ry" Encoding:"xop m:9 0x12 /0:reg"/"M"
    {
        ND_INS_LLWPCB, ND_CAT_LWP, ND_SET_LWP, 416, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_LWP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:603 Instruction:"LMSW Ew" Encoding:"0x0F 0x01 /6"/"M"
    {
        ND_INS_LMSW, ND_CAT_SYSTEM, ND_SET_I286REAL, 417, 
        0, 
        ND_MOD_R0|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_SERIAL|ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_CR_0, ND_OPS_yf, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:604 Instruction:"LOADIWKEY Vdq,Udq" Encoding:"0xF3 0x0F 0x38 0xDC /r:reg"/"RM"
    {
        ND_INS_LOADIWKEY, ND_CAT_KL, ND_SET_KL, 418, 
        0, 
        ND_MOD_R0|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 3), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_KL, 
        0,
        0|NDR_RFLAG_ZF,
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_U, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SSE_XMM0, ND_OPS_dq, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:605 Instruction:"LODSB AL,Xb" Encoding:"0xAC"/""
    {
        ND_INS_LODS, ND_CAT_STRINGOP, ND_SET_I86, 419, 
        ND_PREF_REP, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 2), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_DF,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_X, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rSI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:606 Instruction:"LODSB AL,Xb" Encoding:"rep 0xAC"/""
    {
        ND_INS_LODS, ND_CAT_STRINGOP, ND_SET_I86, 419, 
        ND_PREF_REP, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 3), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_DF,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_X, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_CR, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rSI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:607 Instruction:"LODSD EAX,Xv" Encoding:"ds32 0xAD"/""
    {
        ND_INS_LODS, ND_CAT_STRINGOP, ND_SET_I86, 420, 
        ND_PREF_REP, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 2), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_DF,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_X, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rSI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:608 Instruction:"LODSD EAX,Xv" Encoding:"rep ds32 0xAD"/""
    {
        ND_INS_LODS, ND_CAT_STRINGOP, ND_SET_I86, 420, 
        ND_PREF_REP, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 3), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_DF,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_X, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CR, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rSI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:609 Instruction:"LODSQ RAX,Xv" Encoding:"ds64 0xAD"/""
    {
        ND_INS_LODS, ND_CAT_STRINGOP, ND_SET_I86, 421, 
        ND_PREF_REP, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 2), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_DF,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_X, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rSI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:610 Instruction:"LODSQ RAX,Xv" Encoding:"rep ds64 0xAD"/""
    {
        ND_INS_LODS, ND_CAT_STRINGOP, ND_SET_I86, 421, 
        ND_PREF_REP, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 3), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_DF,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_X, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CR, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rSI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:611 Instruction:"LODSW AX,Xv" Encoding:"ds16 0xAD"/""
    {
        ND_INS_LODS, ND_CAT_STRINGOP, ND_SET_I86, 422, 
        ND_PREF_REP, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 2), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_DF,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_X, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rSI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:612 Instruction:"LODSW AX,Xv" Encoding:"rep ds16 0xAD"/""
    {
        ND_INS_LODS, ND_CAT_STRINGOP, ND_SET_I86, 422, 
        ND_PREF_REP, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 3), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_DF,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_X, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CR, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rSI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:613 Instruction:"LOOP Jb" Encoding:"0xE2 cb"/"D"
    {
        ND_INS_LOOP, ND_CAT_COND_BR, ND_SET_I86, 423, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 3), 0, 0, 0, 0, 0, 0, ND_FLAG_F64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:614 Instruction:"LOOPNZ Jb" Encoding:"0xE0 cb"/"D"
    {
        ND_INS_LOOPNZ, ND_CAT_COND_BR, ND_SET_I86, 424, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 3), 0, 0, 0, 0, 0, 0, ND_FLAG_F64, 0, 
        0|NDR_RFLAG_ZF,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:615 Instruction:"LOOPZ Jb" Encoding:"0xE1 cb"/"D"
    {
        ND_INS_LOOPZ, ND_CAT_COND_BR, ND_SET_I86, 425, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 3), 0, 0, 0, 0, 0, 0, ND_FLAG_F64, 0, 
        0|NDR_RFLAG_ZF,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CRCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:616 Instruction:"LSL Gv,Mw" Encoding:"0x0F 0x03 /r:mem"/"RM"
    {
        ND_INS_LSL, ND_CAT_SYSTEM, ND_SET_I286PROT, 426, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_ZF,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:617 Instruction:"LSL Gv,Rz" Encoding:"0x0F 0x03 /r:reg"/"RM"
    {
        ND_INS_LSL, ND_CAT_SYSTEM, ND_SET_I286PROT, 426, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_ZF,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_R, ND_OPS_z, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:618 Instruction:"LSS Gv,Mp" Encoding:"0x0F 0xB2 /r:mem"/"RM"
    {
        ND_INS_LSS, ND_CAT_SEGOP, ND_SET_I386, 427, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_p, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SEG_SS, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:619 Instruction:"LTR Ew" Encoding:"0x0F 0x00 /3"/"M"
    {
        ND_INS_LTR, ND_CAT_SYSTEM, ND_SET_I286PROT, 428, 
        0, 
        ND_MOD_R0|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_SERIAL|ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SYS_TR, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:620 Instruction:"LWPINS By,Ed,Id" Encoding:"xop m:A 0x12 /0 id"/"VMI"
    {
        ND_INS_LWPINS, ND_CAT_LWP, ND_SET_LWP, 429, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_LWP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:621 Instruction:"LWPVAL By,Ed,Id" Encoding:"xop m:A 0x12 /1 id"/"VMI"
    {
        ND_INS_LWPVAL, ND_CAT_LWP, ND_SET_LWP, 430, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_LWP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:622 Instruction:"LZCNT Gv,Ev" Encoding:"a0xF3 0x0F 0xBD /r"/"RM"
    {
        ND_INS_LZCNT, ND_CAT_LZCNT, ND_SET_LZCNT, 431, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_LZCNT, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:623 Instruction:"MASKMOVDQU Vdq,Udq" Encoding:"0x66 0x0F 0xF7 /r:reg"/"RM"
    {
        ND_INS_MASKMOVDQU, ND_CAT_DATAXFER, ND_SET_SSE2, 432, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_U, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_MEM_rDI, ND_OPS_dq, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:624 Instruction:"MASKMOVQ Pq,Nq" Encoding:"NP 0x0F 0xF7 /r:reg"/"RM"
    {
        ND_INS_MASKMOVQ, ND_CAT_DATAXFER, ND_SET_MMX, 433, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_N, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_MEM_rDI, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:625 Instruction:"MAXPD Vpd,Wpd" Encoding:"0x66 0x0F 0x5F /r"/"RM"
    {
        ND_INS_MAXPD, ND_CAT_SSE, ND_SET_SSE2, 434, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:626 Instruction:"MAXPS Vps,Wps" Encoding:"NP 0x0F 0x5F /r"/"RM"
    {
        ND_INS_MAXPS, ND_CAT_SSE, ND_SET_SSE, 435, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:627 Instruction:"MAXSD Vsd,Wsd" Encoding:"0xF2 0x0F 0x5F /r"/"RM"
    {
        ND_INS_MAXSD, ND_CAT_SSE, ND_SET_SSE2, 436, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_sd, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:628 Instruction:"MAXSS Vss,Wss" Encoding:"0xF3 0x0F 0x5F /r"/"RM"
    {
        ND_INS_MAXSS, ND_CAT_SSE, ND_SET_SSE, 437, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ss, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:629 Instruction:"MCOMMIT" Encoding:"0xF3 0x0F 0x01 /0xFA"/""
    {
        ND_INS_MCOMMIT, ND_CAT_MISC, ND_SET_MCOMMIT, 438, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MCOMMIT, 
        0,
        0|NDR_RFLAG_CF,
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:630 Instruction:"MFENCE" Encoding:"NP 0x0F 0xAE /6:reg"/""
    {
        ND_INS_MFENCE, ND_CAT_MISC, ND_SET_SSE2, 439, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:631 Instruction:"MINPD Vpd,Wpd" Encoding:"0x66 0x0F 0x5D /r"/"RM"
    {
        ND_INS_MINPD, ND_CAT_SSE, ND_SET_SSE2, 440, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:632 Instruction:"MINPS Vps,Wps" Encoding:"NP 0x0F 0x5D /r"/"RM"
    {
        ND_INS_MINPS, ND_CAT_SSE, ND_SET_SSE, 441, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:633 Instruction:"MINSD Vsd,Wsd" Encoding:"0xF2 0x0F 0x5D /r"/"RM"
    {
        ND_INS_MINSD, ND_CAT_SSE, ND_SET_SSE2, 442, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_sd, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:634 Instruction:"MINSS Vss,Wss" Encoding:"0xF3 0x0F 0x5D /r"/"RM"
    {
        ND_INS_MINSS, ND_CAT_SSE, ND_SET_SSE, 443, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ss, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:635 Instruction:"MONITOR" Encoding:"NP 0x0F 0x01 /0xC8"/""
    {
        ND_INS_MONITOR, ND_CAT_MISC, ND_SET_SSE3, 444, 
        0, 
        ND_MOD_R0|ND_MOD_REAL|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 3), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MONITOR, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_MEM_rAX, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:636 Instruction:"MONITORX" Encoding:"NP 0x0F 0x01 /0xFA"/""
    {
        ND_INS_MONITORX, ND_CAT_SYSTEM, ND_SET_MWAITT, 445, 
        0, 
        ND_MOD_R0|ND_MOD_REAL|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 3), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_MEM_rAX, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:637 Instruction:"MONTMUL" Encoding:"0xF3 0x0F 0xA6 /0xC0"/""
    {
        ND_INS_MONTMUL, ND_CAT_PADLOCK, ND_SET_CYRIX, 446, 
        ND_PREF_REP, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:638 Instruction:"MOV Ry,Cy" Encoding:"0x0F 0x20 /r"/"MR"
    {
        ND_INS_MOV_CR, ND_CAT_DATAXFER, ND_SET_I86, 447, 
        0, 
        ND_MOD_R0|ND_MOD_REAL|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_LOCK_SPECIAL|ND_FLAG_MFR|ND_FLAG_F64|ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_C, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:639 Instruction:"MOV Ry,Dy" Encoding:"0x0F 0x21 /r"/"MR"
    {
        ND_INS_MOV_DR, ND_CAT_DATAXFER, ND_SET_I86, 447, 
        0, 
        ND_MOD_R0|ND_MOD_REAL|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MFR|ND_FLAG_F64|ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_D, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:640 Instruction:"MOV Cy,Ry" Encoding:"0x0F 0x22 /r"/"RM"
    {
        ND_INS_MOV_CR, ND_CAT_DATAXFER, ND_SET_I86, 447, 
        0, 
        ND_MOD_R0|ND_MOD_REAL|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_LOCK_SPECIAL|ND_FLAG_MFR|ND_FLAG_F64|ND_FLAG_SERIAL|ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_C, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_R, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:641 Instruction:"MOV Dy,Ry" Encoding:"0x0F 0x23 /r"/"RM"
    {
        ND_INS_MOV_DR, ND_CAT_DATAXFER, ND_SET_I86, 447, 
        0, 
        ND_MOD_R0|ND_MOD_REAL|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MFR|ND_FLAG_F64|ND_FLAG_SERIAL|ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_D, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_R, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:642 Instruction:"MOV Ry,Ty" Encoding:"0x0F 0x24 /r"/"MR"
    {
        ND_INS_MOV_TR, ND_CAT_DATAXFER, ND_SET_I86, 447, 
        0, 
        ND_MOD_R0|ND_MOD_REAL|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MFR|ND_FLAG_F64|ND_FLAG_MODRM|ND_FLAG_I64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_T, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:643 Instruction:"MOV Ty,Ry" Encoding:"0x0F 0x26 /r"/"RM"
    {
        ND_INS_MOV_TR, ND_CAT_DATAXFER, ND_SET_I86, 447, 
        0, 
        ND_MOD_R0|ND_MOD_REAL|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MFR|ND_FLAG_F64|ND_FLAG_MODRM|ND_FLAG_I64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_T, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_R, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:644 Instruction:"MOV Eb,Gb" Encoding:"0x88 /r"/"MR"
    {
        ND_INS_MOV, ND_CAT_DATAXFER, ND_SET_I86, 447, 
        ND_PREF_XRELEASE|ND_PREF_HLE_WO_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_G, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:645 Instruction:"MOV Ev,Gv" Encoding:"0x89 /r"/"MR"
    {
        ND_INS_MOV, ND_CAT_DATAXFER, ND_SET_I86, 447, 
        ND_PREF_XRELEASE|ND_PREF_HLE_WO_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:646 Instruction:"MOV Gb,Eb" Encoding:"0x8A /r"/"RM"
    {
        ND_INS_MOV, ND_CAT_DATAXFER, ND_SET_I86, 447, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:647 Instruction:"MOV Gv,Ev" Encoding:"0x8B /r"/"RM"
    {
        ND_INS_MOV, ND_CAT_DATAXFER, ND_SET_I86, 447, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:648 Instruction:"MOV Mw,Sw" Encoding:"0x8C /r:mem"/"MR"
    {
        ND_INS_MOV, ND_CAT_DATAXFER, ND_SET_I86, 447, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_w, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_S, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:649 Instruction:"MOV Rv,Sw" Encoding:"0x8C /r:reg"/"MR"
    {
        ND_INS_MOV, ND_CAT_DATAXFER, ND_SET_I86, 447, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_S, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:650 Instruction:"MOV Sw,Mw" Encoding:"0x8E /r:mem"/"RM"
    {
        ND_INS_MOV, ND_CAT_DATAXFER, ND_SET_I86, 447, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_S, ND_OPS_w, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:651 Instruction:"MOV Sw,Rv" Encoding:"0x8E /r:reg"/"RM"
    {
        ND_INS_MOV, ND_CAT_DATAXFER, ND_SET_I86, 447, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_S, ND_OPS_w, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_R, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:652 Instruction:"MOV AL,Ob" Encoding:"0xA0"/"D"
    {
        ND_INS_MOV, ND_CAT_DATAXFER, ND_SET_I86, 447, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_O, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:653 Instruction:"MOV rAX,Ov" Encoding:"0xA1"/"D"
    {
        ND_INS_MOV, ND_CAT_DATAXFER, ND_SET_I86, 447, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_O, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:654 Instruction:"MOV Ob,AL" Encoding:"0xA2"/"D"
    {
        ND_INS_MOV, ND_CAT_DATAXFER, ND_SET_I86, 447, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_O, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:655 Instruction:"MOV Ov,rAX" Encoding:"0xA3"/"D"
    {
        ND_INS_MOV, ND_CAT_DATAXFER, ND_SET_I86, 447, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_O, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:656 Instruction:"MOV Zb,Ib" Encoding:"0xB0 ib"/"OI"
    {
        ND_INS_MOV, ND_CAT_DATAXFER, ND_SET_I86, 447, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:657 Instruction:"MOV Zb,Ib" Encoding:"0xB1 ib"/"OI"
    {
        ND_INS_MOV, ND_CAT_DATAXFER, ND_SET_I86, 447, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:658 Instruction:"MOV Zb,Ib" Encoding:"0xB2 ib"/"OI"
    {
        ND_INS_MOV, ND_CAT_DATAXFER, ND_SET_I86, 447, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:659 Instruction:"MOV Zb,Ib" Encoding:"0xB3 ib"/"OI"
    {
        ND_INS_MOV, ND_CAT_DATAXFER, ND_SET_I86, 447, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:660 Instruction:"MOV Zb,Ib" Encoding:"0xB4 ib"/"OI"
    {
        ND_INS_MOV, ND_CAT_DATAXFER, ND_SET_I86, 447, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:661 Instruction:"MOV Zb,Ib" Encoding:"0xB5 ib"/"OI"
    {
        ND_INS_MOV, ND_CAT_DATAXFER, ND_SET_I86, 447, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:662 Instruction:"MOV Zb,Ib" Encoding:"0xB6 ib"/"OI"
    {
        ND_INS_MOV, ND_CAT_DATAXFER, ND_SET_I86, 447, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:663 Instruction:"MOV Zb,Ib" Encoding:"0xB7 ib"/"OI"
    {
        ND_INS_MOV, ND_CAT_DATAXFER, ND_SET_I86, 447, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:664 Instruction:"MOV Zv,Iv" Encoding:"0xB8 iv"/"OI"
    {
        ND_INS_MOV, ND_CAT_DATAXFER, ND_SET_I86, 447, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_I, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:665 Instruction:"MOV Zv,Iv" Encoding:"0xB9 iv"/"OI"
    {
        ND_INS_MOV, ND_CAT_DATAXFER, ND_SET_I86, 447, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_I, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:666 Instruction:"MOV Zv,Iv" Encoding:"0xBA iv"/"OI"
    {
        ND_INS_MOV, ND_CAT_DATAXFER, ND_SET_I86, 447, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_I, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:667 Instruction:"MOV Zv,Iv" Encoding:"0xBB iv"/"OI"
    {
        ND_INS_MOV, ND_CAT_DATAXFER, ND_SET_I86, 447, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_I, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:668 Instruction:"MOV Zv,Iv" Encoding:"0xBC iv"/"OI"
    {
        ND_INS_MOV, ND_CAT_DATAXFER, ND_SET_I86, 447, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_I, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:669 Instruction:"MOV Zv,Iv" Encoding:"0xBD iv"/"OI"
    {
        ND_INS_MOV, ND_CAT_DATAXFER, ND_SET_I86, 447, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_I, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:670 Instruction:"MOV Zv,Iv" Encoding:"0xBE iv"/"OI"
    {
        ND_INS_MOV, ND_CAT_DATAXFER, ND_SET_I86, 447, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_I, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:671 Instruction:"MOV Zv,Iv" Encoding:"0xBF iv"/"OI"
    {
        ND_INS_MOV, ND_CAT_DATAXFER, ND_SET_I86, 447, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_I, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:672 Instruction:"MOV Eb,Ib" Encoding:"0xC6 /0 ib"/"MI"
    {
        ND_INS_MOV, ND_CAT_DATAXFER, ND_SET_I86, 447, 
        ND_PREF_XRELEASE|ND_PREF_HLE_WO_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:673 Instruction:"MOV Ev,Iz" Encoding:"0xC7 /0 iz"/"MI"
    {
        ND_INS_MOV, ND_CAT_DATAXFER, ND_SET_I86, 447, 
        ND_PREF_XRELEASE|ND_PREF_HLE_WO_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_I, ND_OPS_z, ND_OPF_SEX_OP1, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:674 Instruction:"MOVAPD Vpd,Wpd" Encoding:"0x66 0x0F 0x28 /r"/"RM"
    {
        ND_INS_MOVAPD, ND_CAT_DATAXFER, ND_SET_SSE2, 448, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_1, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:675 Instruction:"MOVAPD Wpd,Vpd" Encoding:"0x66 0x0F 0x29 /r"/"MR"
    {
        ND_INS_MOVAPD, ND_CAT_DATAXFER, ND_SET_SSE2, 448, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_1, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:676 Instruction:"MOVAPS Vps,Wps" Encoding:"NP 0x0F 0x28 /r"/"RM"
    {
        ND_INS_MOVAPS, ND_CAT_DATAXFER, ND_SET_SSE, 449, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_1, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:677 Instruction:"MOVAPS Wps,Vps" Encoding:"NP 0x0F 0x29 /r"/"MR"
    {
        ND_INS_MOVAPS, ND_CAT_DATAXFER, ND_SET_SSE, 449, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_1, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:678 Instruction:"MOVBE Gv,Mv" Encoding:"0x0F 0x38 0xF0 /r:mem"/"RM"
    {
        ND_INS_MOVBE, ND_CAT_DATAXFER, ND_SET_MOVBE, 450, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MOVBE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:679 Instruction:"MOVBE Gv,Mv" Encoding:"0x66 0x0F 0x38 0xF0 /r:mem"/"RM"
    {
        ND_INS_MOVBE, ND_CAT_DATAXFER, ND_SET_MOVBE, 450, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_S66|ND_FLAG_MODRM, ND_CFF_MOVBE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:680 Instruction:"MOVBE Mv,Gv" Encoding:"0x0F 0x38 0xF1 /r:mem"/"MR"
    {
        ND_INS_MOVBE, ND_CAT_DATAXFER, ND_SET_MOVBE, 450, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MOVBE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:681 Instruction:"MOVBE Mv,Gv" Encoding:"0x66 0x0F 0x38 0xF1 /r:mem"/"MR"
    {
        ND_INS_MOVBE, ND_CAT_DATAXFER, ND_SET_MOVBE, 450, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_S66|ND_FLAG_MODRM, ND_CFF_MOVBE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:682 Instruction:"MOVD Pq,Ey" Encoding:"NP 0x0F 0x6E /r"/"RM"
    {
        ND_INS_MOVD, ND_CAT_DATAXFER, ND_SET_MMX, 451, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:683 Instruction:"MOVD Vdq,Ey" Encoding:"0x66 0x0F 0x6E /r"/"RM"
    {
        ND_INS_MOVD, ND_CAT_DATAXFER, ND_SET_SSE2, 451, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:684 Instruction:"MOVD Ey,Pd" Encoding:"NP 0x0F 0x7E /r"/"MR"
    {
        ND_INS_MOVD, ND_CAT_DATAXFER, ND_SET_MMX, 451, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_P, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:685 Instruction:"MOVD Ey,Vdq" Encoding:"0x66 0x0F 0x7E /r"/"MR"
    {
        ND_INS_MOVD, ND_CAT_DATAXFER, ND_SET_SSE2, 451, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:686 Instruction:"MOVDDUP Vdq,Wq" Encoding:"0xF2 0x0F 0x12 /r"/"RM"
    {
        ND_INS_MOVDDUP, ND_CAT_DATAXFER, ND_SET_SSE3, 452, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:687 Instruction:"MOVDIR64B rMoq,Moq" Encoding:"0x66 0x0F 0x38 0xF8 /r:mem"/"M"
    {
        ND_INS_MOVDIR64B, ND_CAT_MOVDIR64B, ND_SET_MOVDIR64B, 453, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MOVDIR64B, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rM, ND_OPS_oq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_oq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:688 Instruction:"MOVDIRI My,Gy" Encoding:"NP 0x0F 0x38 0xF9 /r:mem"/"MR"
    {
        ND_INS_MOVDIRI, ND_CAT_MOVDIRI, ND_SET_MOVDIRI, 454, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MOVDIRI, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:689 Instruction:"MOVDQ2Q Pq,Uq" Encoding:"0xF2 0x0F 0xD6 /r:reg"/"RM"
    {
        ND_INS_MOVDQ2Q, ND_CAT_DATAXFER, ND_SET_SSE2, 455, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_U, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:690 Instruction:"MOVDQA Vx,Wx" Encoding:"0x66 0x0F 0x6F /r"/"RM"
    {
        ND_INS_MOVDQA, ND_CAT_DATAXFER, ND_SET_SSE2, 456, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_1, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:691 Instruction:"MOVDQA Wx,Vx" Encoding:"0x66 0x0F 0x7F /r"/"MR"
    {
        ND_INS_MOVDQA, ND_CAT_DATAXFER, ND_SET_SSE2, 456, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_1, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:692 Instruction:"MOVDQU Vx,Wx" Encoding:"0xF3 0x0F 0x6F /r"/"RM"
    {
        ND_INS_MOVDQU, ND_CAT_DATAXFER, ND_SET_SSE2, 457, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:693 Instruction:"MOVDQU Wx,Vx" Encoding:"0xF3 0x0F 0x7F /r"/"MR"
    {
        ND_INS_MOVDQU, ND_CAT_DATAXFER, ND_SET_SSE2, 457, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:694 Instruction:"MOVHLPS Vq,Wq" Encoding:"NP 0x0F 0x12 /r"/"RM"
    {
        ND_INS_MOVHLPS, ND_CAT_DATAXFER, ND_SET_SSE, 458, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:695 Instruction:"MOVHPD Vq,Mq" Encoding:"0x66 0x0F 0x16 /r:mem"/"RM"
    {
        ND_INS_MOVHPD, ND_CAT_DATAXFER, ND_SET_SSE2, 459, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:696 Instruction:"MOVHPD Mq,Vq" Encoding:"0x66 0x0F 0x17 /r:mem"/"MR"
    {
        ND_INS_MOVHPD, ND_CAT_DATAXFER, ND_SET_SSE2, 459, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:697 Instruction:"MOVHPS Vq,Mq" Encoding:"NP 0x0F 0x16 /r:mem"/"RM"
    {
        ND_INS_MOVHPS, ND_CAT_DATAXFER, ND_SET_SSE, 460, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:698 Instruction:"MOVHPS Mq,Vq" Encoding:"NP 0x0F 0x17 /r:mem"/"MR"
    {
        ND_INS_MOVHPS, ND_CAT_DATAXFER, ND_SET_SSE, 460, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:699 Instruction:"MOVLHPS Vq,Uq" Encoding:"NP 0x0F 0x16 /r:reg"/"RM"
    {
        ND_INS_MOVLHPS, ND_CAT_DATAXFER, ND_SET_SSE, 461, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_7, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_U, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:700 Instruction:"MOVLPD Vsd,Mq" Encoding:"0x66 0x0F 0x12 /r:mem"/"RM"
    {
        ND_INS_MOVLPD, ND_CAT_DATAXFER, ND_SET_SSE2, 462, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_sd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:701 Instruction:"MOVLPD Mq,Vpd" Encoding:"0x66 0x0F 0x13 /r:mem"/"MR"
    {
        ND_INS_MOVLPD, ND_CAT_DATAXFER, ND_SET_SSE2, 462, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:702 Instruction:"MOVLPS Mq,Vps" Encoding:"NP 0x0F 0x13 /r:mem"/"MR"
    {
        ND_INS_MOVLPS, ND_CAT_DATAXFER, ND_SET_SSE, 463, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:703 Instruction:"MOVMSKPD Gy,Upd" Encoding:"0x66 0x0F 0x50 /r:reg"/"RM"
    {
        ND_INS_MOVMSKPD, ND_CAT_DATAXFER, ND_SET_SSE2, 464, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_7, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_D64|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_U, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:704 Instruction:"MOVMSKPS Gy,Ups" Encoding:"NP 0x0F 0x50 /r:reg"/"RM"
    {
        ND_INS_MOVMSKPS, ND_CAT_DATAXFER, ND_SET_SSE, 465, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_7, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_D64|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_U, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:705 Instruction:"MOVNTDQ Mx,Vx" Encoding:"0x66 0x0F 0xE7 /r:mem"/"MR"
    {
        ND_INS_MOVNTDQ, ND_CAT_DATAXFER, ND_SET_SSE2, 466, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_1, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:706 Instruction:"MOVNTDQA Vx,Mx" Encoding:"0x66 0x0F 0x38 0x2A /r:mem"/"RM"
    {
        ND_INS_MOVNTDQA, ND_CAT_SSE, ND_SET_SSE4, 467, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_1, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:707 Instruction:"MOVNTI My,Gy" Encoding:"NP 0x0F 0xC3 /r:mem"/"MR"
    {
        ND_INS_MOVNTI, ND_CAT_DATAXFER, ND_SET_SSE2, 468, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:708 Instruction:"MOVNTPD Mpd,Vpd" Encoding:"0x66 0x0F 0x2B /r:mem"/"MR"
    {
        ND_INS_MOVNTPD, ND_CAT_DATAXFER, ND_SET_SSE2, 469, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_1, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_pd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:709 Instruction:"MOVNTPS Mps,Vps" Encoding:"NP 0x0F 0x2B /r:mem"/"MR"
    {
        ND_INS_MOVNTPS, ND_CAT_DATAXFER, ND_SET_SSE, 470, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_1, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_ps, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:710 Instruction:"MOVNTQ Mq,Pq" Encoding:"NP 0x0F 0xE7 /r:mem"/"MR"
    {
        ND_INS_MOVNTQ, ND_CAT_DATAXFER, ND_SET_MMX, 471, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:711 Instruction:"MOVNTSD Msd,Vsd" Encoding:"0xF2 0x0F 0x2B /r:mem"/"MR"
    {
        ND_INS_MOVNTSD, ND_CAT_DATAXFER, ND_SET_SSE4A, 472, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4A, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_sd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:712 Instruction:"MOVNTSS Mss,Vss" Encoding:"0xF3 0x0F 0x2B /r:mem"/"MR"
    {
        ND_INS_MOVNTSS, ND_CAT_DATAXFER, ND_SET_SSE4A, 473, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4A, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_ss, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:713 Instruction:"MOVQ Pq,Ey" Encoding:"rexw NP 0x0F 0x6E /r"/"RM"
    {
        ND_INS_MOVQ, ND_CAT_DATAXFER, ND_SET_SSE2, 474, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:714 Instruction:"MOVQ Vdq,Ey" Encoding:"0x66 rexw 0x0F 0x6E /r"/"RM"
    {
        ND_INS_MOVQ, ND_CAT_DATAXFER, ND_SET_SSE2, 474, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:715 Instruction:"MOVQ Pq,Qq" Encoding:"NP 0x0F 0x6F /r"/"RM"
    {
        ND_INS_MOVQ, ND_CAT_DATAXFER, ND_SET_MMX, 474, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:716 Instruction:"MOVQ Ey,Pq" Encoding:"rexw NP 0x0F 0x7E /r"/"MR"
    {
        ND_INS_MOVQ, ND_CAT_DATAXFER, ND_SET_MMX, 474, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:717 Instruction:"MOVQ Ey,Vdq" Encoding:"0x66 rexw 0x0F 0x7E /r"/"MR"
    {
        ND_INS_MOVQ, ND_CAT_DATAXFER, ND_SET_SSE2, 474, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:718 Instruction:"MOVQ Vdq,Wq" Encoding:"0xF3 0x0F 0x7E /r"/"RM"
    {
        ND_INS_MOVQ, ND_CAT_DATAXFER, ND_SET_SSE2, 474, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:719 Instruction:"MOVQ Qq,Pq" Encoding:"NP 0x0F 0x7F /r"/"MR"
    {
        ND_INS_MOVQ, ND_CAT_DATAXFER, ND_SET_MMX, 474, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:720 Instruction:"MOVQ Wq,Vq" Encoding:"0x66 0x0F 0xD6 /r"/"MR"
    {
        ND_INS_MOVQ, ND_CAT_DATAXFER, ND_SET_SSE2, 474, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:721 Instruction:"MOVQ2DQ Vdq,Nq" Encoding:"0xF3 0x0F 0xD6 /r:reg"/"RM"
    {
        ND_INS_MOVQ2DQ, ND_CAT_DATAXFER, ND_SET_SSE2, 475, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_N, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:722 Instruction:"MOVSB Yb,Xb" Encoding:"0xA4"/""
    {
        ND_INS_MOVS, ND_CAT_STRINGOP, ND_SET_I86, 476, 
        ND_PREF_REP, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 3), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_DF,
        0,
        0,
        0,
        {
            OP(ND_OPT_Y, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_X, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rSI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rDI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:723 Instruction:"MOVSB Yb,Xb" Encoding:"rep 0xA4"/""
    {
        ND_INS_MOVS, ND_CAT_STRINGOP, ND_SET_I86, 476, 
        ND_PREF_REP, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 4), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_DF,
        0,
        0,
        0,
        {
            OP(ND_OPT_Y, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_X, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_CR, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rSI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rDI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:724 Instruction:"MOVSD Vsd,Wsd" Encoding:"0xF2 0x0F 0x10 /r"/"RM"
    {
        ND_INS_MOVSD, ND_CAT_DATAXFER, ND_SET_SSE2, 477, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_sd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:725 Instruction:"MOVSD Wsd,Vsd" Encoding:"0xF2 0x0F 0x11 /r"/"MR"
    {
        ND_INS_MOVSD, ND_CAT_DATAXFER, ND_SET_SSE2, 477, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:726 Instruction:"MOVSD Yv,Xv" Encoding:"ds32 0xA5"/""
    {
        ND_INS_MOVS, ND_CAT_STRINGOP, ND_SET_I86, 477, 
        ND_PREF_REP, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 3), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_DF,
        0,
        0,
        0,
        {
            OP(ND_OPT_Y, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_X, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rSI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rDI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:727 Instruction:"MOVSD Yv,Xv" Encoding:"rep ds32 0xA5"/""
    {
        ND_INS_MOVS, ND_CAT_STRINGOP, ND_SET_I86, 477, 
        ND_PREF_REP, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 4), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_DF,
        0,
        0,
        0,
        {
            OP(ND_OPT_Y, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_X, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CR, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rSI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rDI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:728 Instruction:"MOVSHDUP Vx,Wx" Encoding:"0xF3 0x0F 0x16 /r"/"RM"
    {
        ND_INS_MOVSHDUP, ND_CAT_DATAXFER, ND_SET_SSE3, 478, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:729 Instruction:"MOVSLDUP Vx,Wx" Encoding:"0xF3 0x0F 0x12 /r"/"RM"
    {
        ND_INS_MOVSLDUP, ND_CAT_DATAXFER, ND_SET_SSE3, 479, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:730 Instruction:"MOVSQ Yv,Xv" Encoding:"ds64 0xA5"/""
    {
        ND_INS_MOVS, ND_CAT_STRINGOP, ND_SET_I86, 480, 
        ND_PREF_REP, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 3), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_DF,
        0,
        0,
        0,
        {
            OP(ND_OPT_Y, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_X, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rSI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rDI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:731 Instruction:"MOVSQ Yv,Xv" Encoding:"rep ds64 0xA5"/""
    {
        ND_INS_MOVS, ND_CAT_STRINGOP, ND_SET_I86, 480, 
        ND_PREF_REP, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 4), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_DF,
        0,
        0,
        0,
        {
            OP(ND_OPT_Y, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_X, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CR, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rSI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rDI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:732 Instruction:"MOVSS Vss,Wss" Encoding:"0xF3 0x0F 0x10 /r"/"RM"
    {
        ND_INS_MOVSS, ND_CAT_DATAXFER, ND_SET_SSE, 481, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ss, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:733 Instruction:"MOVSS Wss,Vss" Encoding:"0xF3 0x0F 0x11 /r"/"MR"
    {
        ND_INS_MOVSS, ND_CAT_DATAXFER, ND_SET_SSE, 481, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:734 Instruction:"MOVSW Yv,Xv" Encoding:"ds16 0xA5"/""
    {
        ND_INS_MOVS, ND_CAT_STRINGOP, ND_SET_I86, 482, 
        ND_PREF_REP, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 3), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_DF,
        0,
        0,
        0,
        {
            OP(ND_OPT_Y, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_X, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rSI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rDI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:735 Instruction:"MOVSW Yv,Xv" Encoding:"rep ds16 0xA5"/""
    {
        ND_INS_MOVS, ND_CAT_STRINGOP, ND_SET_I86, 482, 
        ND_PREF_REP, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 4), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_DF,
        0,
        0,
        0,
        {
            OP(ND_OPT_Y, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_X, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CR, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rSI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rDI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:736 Instruction:"MOVSX Gv,Eb" Encoding:"0x0F 0xBE /r"/"RM"
    {
        ND_INS_MOVSX, ND_CAT_DATAXFER, ND_SET_I386, 483, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:737 Instruction:"MOVSX Gv,Ew" Encoding:"0x0F 0xBF /r"/"RM"
    {
        ND_INS_MOVSX, ND_CAT_DATAXFER, ND_SET_I386, 483, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_E, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:738 Instruction:"MOVSXD Gv,Ez" Encoding:"o64 0x63 /r"/"RM"
    {
        ND_INS_MOVSXD, ND_CAT_DATAXFER, ND_SET_LONGMODE, 484, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_O64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_E, ND_OPS_z, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:739 Instruction:"MOVUPD Vpd,Wpd" Encoding:"0x66 0x0F 0x10 /r"/"RM"
    {
        ND_INS_MOVUPD, ND_CAT_DATAXFER, ND_SET_SSE2, 485, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:740 Instruction:"MOVUPD Wpd,Vpd" Encoding:"0x66 0x0F 0x11 /r"/"MR"
    {
        ND_INS_MOVUPD, ND_CAT_DATAXFER, ND_SET_SSE2, 485, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:741 Instruction:"MOVUPS Vps,Wps" Encoding:"NP 0x0F 0x10 /r"/"RM"
    {
        ND_INS_MOVUPS, ND_CAT_DATAXFER, ND_SET_SSE, 486, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:742 Instruction:"MOVUPS Wps,Vps" Encoding:"NP 0x0F 0x11 /r"/"MR"
    {
        ND_INS_MOVUPS, ND_CAT_DATAXFER, ND_SET_SSE, 486, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:743 Instruction:"MOVZX Gv,Eb" Encoding:"0x0F 0xB6 /r"/"RM"
    {
        ND_INS_MOVZX, ND_CAT_DATAXFER, ND_SET_I386, 487, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:744 Instruction:"MOVZX Gv,Ew" Encoding:"0x0F 0xB7 /r"/"RM"
    {
        ND_INS_MOVZX, ND_CAT_DATAXFER, ND_SET_I386, 487, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_E, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:745 Instruction:"MPSADBW Vdq,Wdq,Ib" Encoding:"0x66 0x0F 0x3A 0x42 /r ib"/"RMI"
    {
        ND_INS_MPSADBW, ND_CAT_SSE, ND_SET_SSE4, 488, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:746 Instruction:"MUL Eb" Encoding:"0xF6 /4"/"M"
    {
        ND_INS_MUL, ND_CAT_ARITH, ND_SET_I86, 489, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 3), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:747 Instruction:"MUL Ev" Encoding:"0xF7 /4"/"M"
    {
        ND_INS_MUL, ND_CAT_ARITH, ND_SET_I86, 489, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 3), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:748 Instruction:"MULPD Vpd,Wpd" Encoding:"0x66 0x0F 0x59 /r"/"RM"
    {
        ND_INS_MULPD, ND_CAT_SSE, ND_SET_SSE2, 490, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:749 Instruction:"MULPS Vps,Wps" Encoding:"NP 0x0F 0x59 /r"/"RM"
    {
        ND_INS_MULPS, ND_CAT_SSE, ND_SET_SSE, 491, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:750 Instruction:"MULSD Vsd,Wsd" Encoding:"0xF2 0x0F 0x59 /r"/"RM"
    {
        ND_INS_MULSD, ND_CAT_SSE, ND_SET_SSE2, 492, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_sd, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:751 Instruction:"MULSS Vss,Wss" Encoding:"0xF3 0x0F 0x59 /r"/"RM"
    {
        ND_INS_MULSS, ND_CAT_SSE, ND_SET_SSE, 493, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ss, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:752 Instruction:"MULX Gy,By,Ey" Encoding:"vex m:2 p:3 l:0 w:x 0xF6 /r"/"RVM"
    {
        ND_INS_MULX, ND_CAT_BMI2, ND_SET_BMI2, 494, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 1), 0, ND_EXT_13, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_BMI2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_y, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:753 Instruction:"MWAIT" Encoding:"NP 0x0F 0x01 /0xC9"/""
    {
        ND_INS_MWAIT, ND_CAT_MISC, ND_SET_SSE3, 495, 
        0, 
        ND_MOD_R0|ND_MOD_REAL|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MONITOR, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:754 Instruction:"MWAITX" Encoding:"NP 0x0F 0x01 /0xFB"/""
    {
        ND_INS_MWAITX, ND_CAT_SYSTEM, ND_SET_MWAITT, 496, 
        0, 
        ND_MOD_R0|ND_MOD_REAL|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 3), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rBX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:755 Instruction:"NEG Eb" Encoding:"0xF6 /3"/"M"
    {
        ND_INS_NEG, ND_CAT_LOGIC, ND_SET_I86, 497, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:756 Instruction:"NEG Ev" Encoding:"0xF7 /3"/"M"
    {
        ND_INS_NEG, ND_CAT_LOGIC, ND_SET_I86, 497, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:757 Instruction:"NOP Ev,Gv" Encoding:"0x0F 0x0D /0:reg"/"MR"
    {
        ND_INS_NOP, ND_CAT_NOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:758 Instruction:"NOP Ev,Gv" Encoding:"0x0F 0x0D /1:reg"/"MR"
    {
        ND_INS_NOP, ND_CAT_NOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:759 Instruction:"NOP Ev,Gv" Encoding:"0x0F 0x0D /2:reg"/"MR"
    {
        ND_INS_NOP, ND_CAT_NOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:760 Instruction:"NOP Ev,Gv" Encoding:"0x0F 0x0D /3:reg"/"MR"
    {
        ND_INS_NOP, ND_CAT_NOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:761 Instruction:"NOP Ev,Gv" Encoding:"0x0F 0x0D /4:reg"/"MR"
    {
        ND_INS_NOP, ND_CAT_NOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:762 Instruction:"NOP Ev,Gv" Encoding:"0x0F 0x0D /5:reg"/"MR"
    {
        ND_INS_NOP, ND_CAT_NOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:763 Instruction:"NOP Ev,Gv" Encoding:"0x0F 0x0D /6:reg"/"MR"
    {
        ND_INS_NOP, ND_CAT_NOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:764 Instruction:"NOP Ev,Gv" Encoding:"0x0F 0x0D /7:reg"/"MR"
    {
        ND_INS_NOP, ND_CAT_NOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:765 Instruction:"NOP Ev" Encoding:"0x0F 0x18 /0:reg"/"M"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:766 Instruction:"NOP Ev" Encoding:"0x0F 0x18 /1:reg"/"M"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:767 Instruction:"NOP Ev" Encoding:"0x0F 0x18 /2:reg"/"M"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:768 Instruction:"NOP Ev" Encoding:"0x0F 0x18 /3:reg"/"M"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:769 Instruction:"NOP Ev" Encoding:"0x0F 0x18 /4"/"M"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:770 Instruction:"NOP Ev" Encoding:"0x0F 0x18 /5"/"M"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:771 Instruction:"NOP Ev" Encoding:"0x0F 0x18 /6"/"M"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:772 Instruction:"NOP Ev" Encoding:"0x0F 0x18 /7"/"M"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:773 Instruction:"NOP Ev" Encoding:"0x0F 0x19 /r"/"M"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:774 Instruction:"NOP Ev" Encoding:"piti 0x0F 0x18 /0:reg"/"M"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:775 Instruction:"NOP Ev" Encoding:"piti 0x0F 0x18 /1:reg"/"M"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:776 Instruction:"NOP Ev" Encoding:"piti 0x0F 0x18 /2:reg"/"M"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:777 Instruction:"NOP Ev" Encoding:"piti 0x0F 0x18 /3:reg"/"M"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:778 Instruction:"NOP Ev" Encoding:"piti 0x0F 0x18 /4"/"M"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:779 Instruction:"NOP Ev" Encoding:"piti 0x0F 0x18 /5"/"M"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:780 Instruction:"NOP Ev" Encoding:"piti 0x0F 0x18 /6:mem"/"M"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:781 Instruction:"NOP Ev" Encoding:"piti 0x0F 0x18 /6:reg"/"M"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:782 Instruction:"NOP Ev" Encoding:"piti 0x0F 0x18 /7:mem"/"M"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:783 Instruction:"NOP Ev" Encoding:"piti 0x0F 0x18 /7:reg"/"M"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:784 Instruction:"NOP Ev,Gv" Encoding:"0x0F 0x1A /r"/"MR"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:785 Instruction:"NOP Gv,Ev" Encoding:"0x0F 0x1B /r"/"RM"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:786 Instruction:"NOP Ev,Gv" Encoding:"0x0F 0x1C /r"/"MR"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:787 Instruction:"NOP Ev,Gv" Encoding:"0x0F 0x1D /r"/"MR"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:788 Instruction:"NOP Ev,Gv" Encoding:"0x0F 0x1E /r"/"MR"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:789 Instruction:"NOP Ev,Gv" Encoding:"0x0F 0x1F /r"/"MR"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:790 Instruction:"NOP Gv,Ev" Encoding:"mpx 0x0F 0x1A /r:reg"/"RM"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:791 Instruction:"NOP Gv,Ev" Encoding:"mpx 0x0F 0x1B /r:reg"/"RM"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:792 Instruction:"NOP Gv,Ev" Encoding:"mpx 0xF3 0x0F 0x1B /r:reg"/"RM"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:793 Instruction:"NOP Ev,Gv" Encoding:"cldm 0x66 0x0F 0x1C /0:mem"/"MR"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:794 Instruction:"NOP Ev,Gv" Encoding:"cldm 0xF3 0x0F 0x1C /0:mem"/"MR"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:795 Instruction:"NOP Ev,Gv" Encoding:"cldm 0xF2 0x0F 0x1C /0:mem"/"MR"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:796 Instruction:"NOP Ev,Gv" Encoding:"cldm 0x0F 0x1C /0:reg"/"MR"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:797 Instruction:"NOP Ev,Gv" Encoding:"cldm 0x0F 0x1C /1"/"MR"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:798 Instruction:"NOP Ev,Gv" Encoding:"cldm 0x0F 0x1C /2"/"MR"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:799 Instruction:"NOP Ev,Gv" Encoding:"cldm 0x0F 0x1C /3"/"MR"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:800 Instruction:"NOP Ev,Gv" Encoding:"cldm 0x0F 0x1C /4"/"MR"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:801 Instruction:"NOP Ev,Gv" Encoding:"cldm 0x0F 0x1C /5"/"MR"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:802 Instruction:"NOP Ev,Gv" Encoding:"cldm 0x0F 0x1C /6"/"MR"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:803 Instruction:"NOP Ev,Gv" Encoding:"cldm 0x0F 0x1C /7"/"MR"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:804 Instruction:"NOP Mv,Gv" Encoding:"cet 0x0F 0x1E /r:mem"/"MR"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:805 Instruction:"NOP Rv,Gv" Encoding:"cet 0x0F 0x1E /0:reg"/"MR"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:806 Instruction:"NOP Rv,Gv" Encoding:"cet 0x0F 0x1E /1:reg"/"MR"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:807 Instruction:"NOP Rv,Gv" Encoding:"cet rexw 0x0F 0x1E /1:reg"/"MR"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:808 Instruction:"NOP Rv,Gv" Encoding:"cet 0x0F 0x1E /2:reg"/"MR"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:809 Instruction:"NOP Rv,Gv" Encoding:"cet 0x0F 0x1E /3:reg"/"MR"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:810 Instruction:"NOP Rv,Gv" Encoding:"cet 0x0F 0x1E /4:reg"/"MR"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:811 Instruction:"NOP Rv,Gv" Encoding:"cet 0x0F 0x1E /5:reg"/"MR"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:812 Instruction:"NOP Rv,Gv" Encoding:"cet 0x0F 0x1E /6:reg"/"MR"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:813 Instruction:"NOP Rv,Gv" Encoding:"cet 0x0F 0x1E /0xF8"/"MR"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:814 Instruction:"NOP Rv,Gv" Encoding:"cet 0x0F 0x1E /0xF9"/"MR"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:815 Instruction:"NOP Rv,Gv" Encoding:"cet 0x0F 0x1E /0xFA"/"MR"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:816 Instruction:"NOP Rv,Gv" Encoding:"cet 0x0F 0x1E /0xFB"/"MR"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:817 Instruction:"NOP Rv,Gv" Encoding:"cet 0x0F 0x1E /0xFC"/"MR"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:818 Instruction:"NOP Rv,Gv" Encoding:"cet 0x0F 0x1E /0xFD"/"MR"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:819 Instruction:"NOP Rv,Gv" Encoding:"cet 0x0F 0x1E /0xFE"/"MR"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:820 Instruction:"NOP Rv,Gv" Encoding:"cet 0x0F 0x1E /0xFF"/"MR"
    {
        ND_INS_NOP, ND_CAT_WIDENOP, ND_SET_PPRO, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:821 Instruction:"NOP" Encoding:"0x90"/""
    {
        ND_INS_NOP, ND_CAT_NOP, ND_SET_I86, 498, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:822 Instruction:"NOT Eb" Encoding:"0xF6 /2"/"M"
    {
        ND_INS_NOT, ND_CAT_LOGIC, ND_SET_I86, 499, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:823 Instruction:"NOT Ev" Encoding:"0xF7 /2"/"M"
    {
        ND_INS_NOT, ND_CAT_LOGIC, ND_SET_I86, 499, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:824 Instruction:"OR Eb,Gb" Encoding:"0x08 /r"/"MR"
    {
        ND_INS_OR, ND_CAT_LOGIC, ND_SET_I86, 500, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:825 Instruction:"OR Ev,Gv" Encoding:"0x09 /r"/"MR"
    {
        ND_INS_OR, ND_CAT_LOGIC, ND_SET_I86, 500, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:826 Instruction:"OR Gb,Eb" Encoding:"0x0A /r"/"RM"
    {
        ND_INS_OR, ND_CAT_LOGIC, ND_SET_I86, 500, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_G, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:827 Instruction:"OR Gv,Ev" Encoding:"0x0B /r"/"RM"
    {
        ND_INS_OR, ND_CAT_LOGIC, ND_SET_I86, 500, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:828 Instruction:"OR AL,Ib" Encoding:"0x0C ib"/"I"
    {
        ND_INS_OR, ND_CAT_LOGIC, ND_SET_I86, 500, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:829 Instruction:"OR rAX,Iz" Encoding:"0x0D iz"/"I"
    {
        ND_INS_OR, ND_CAT_LOGIC, ND_SET_I86, 500, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_z, ND_OPF_SEX_OP1, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:830 Instruction:"OR Eb,Ib" Encoding:"0x80 /1 ib"/"MI"
    {
        ND_INS_OR, ND_CAT_LOGIC, ND_SET_I86, 500, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:831 Instruction:"OR Ev,Iz" Encoding:"0x81 /1 iz"/"MI"
    {
        ND_INS_OR, ND_CAT_LOGIC, ND_SET_I86, 500, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_z, ND_OPF_SEX_OP1, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:832 Instruction:"OR Eb,Ib" Encoding:"0x82 /1 iz"/"MI"
    {
        ND_INS_OR, ND_CAT_LOGIC, ND_SET_I86, 500, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_I64, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, ND_OPF_SEX_OP1, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:833 Instruction:"OR Ev,Ib" Encoding:"0x83 /1 ib"/"MI"
    {
        ND_INS_OR, ND_CAT_LOGIC, ND_SET_I86, 500, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, ND_OPF_SEX_OP1, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:834 Instruction:"ORPD Vpd,Wpd" Encoding:"0x66 0x0F 0x56 /r"/"RM"
    {
        ND_INS_ORPD, ND_CAT_LOGICAL_FP, ND_SET_SSE2, 501, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:835 Instruction:"ORPS Vps,Wps" Encoding:"NP 0x0F 0x56 /r"/"RM"
    {
        ND_INS_ORPS, ND_CAT_LOGICAL_FP, ND_SET_SSE, 502, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:836 Instruction:"OUT Ib,AL" Encoding:"0xE6 ib"/"I"
    {
        ND_INS_OUT, ND_CAT_IO, ND_SET_I86, 503, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_SERIAL, 0, 
        0|NDR_RFLAG_IOPL|NDR_RFLAG_VM,
        0,
        0,
        0,
        {
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:837 Instruction:"OUT Ib,eAX" Encoding:"0xE7 ib"/"I"
    {
        ND_INS_OUT, ND_CAT_IO, ND_SET_I86, 503, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_SERIAL, 0, 
        0|NDR_RFLAG_IOPL|NDR_RFLAG_VM,
        0,
        0,
        0,
        {
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_z, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:838 Instruction:"OUT DX,AL" Encoding:"0xEE"/""
    {
        ND_INS_OUT, ND_CAT_IO, ND_SET_I86, 503, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_SERIAL, 0, 
        0|NDR_RFLAG_IOPL|NDR_RFLAG_VM,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rDX, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:839 Instruction:"OUT DX,eAX" Encoding:"0xEF"/""
    {
        ND_INS_OUT, ND_CAT_IO, ND_SET_I86, 503, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_SERIAL, 0, 
        0|NDR_RFLAG_IOPL|NDR_RFLAG_VM,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rDX, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_z, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:840 Instruction:"OUTSB DX,Xb" Encoding:"0x6E"/""
    {
        ND_INS_OUTS, ND_CAT_IOSTRINGOP, ND_SET_I86, 504, 
        ND_PREF_REP, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_SERIAL, 0, 
        0|NDR_RFLAG_DF|NDR_RFLAG_IOPL|NDR_RFLAG_VM,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rDX, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rSI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:841 Instruction:"OUTSB DX,Xb" Encoding:"rep 0x6E"/""
    {
        ND_INS_OUTS, ND_CAT_IOSTRINGOP, ND_SET_I86, 504, 
        ND_PREF_REP, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 3), 0, 0, 0, 0, 0, 0, ND_FLAG_SERIAL, 0, 
        0|NDR_RFLAG_DF|NDR_RFLAG_IOPL|NDR_RFLAG_VM,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rDX, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_CR, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rSI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:842 Instruction:"OUTSD DX,Xz" Encoding:"0x6F"/""
    {
        ND_INS_OUTS, ND_CAT_IOSTRINGOP, ND_SET_I86, 505, 
        ND_PREF_REP, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_SERIAL, 0, 
        0|NDR_RFLAG_DF|NDR_RFLAG_IOPL|NDR_RFLAG_VM,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rDX, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X, ND_OPS_z, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rSI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:843 Instruction:"OUTSD DX,Xz" Encoding:"rep 0x6F"/""
    {
        ND_INS_OUTS, ND_CAT_IOSTRINGOP, ND_SET_I86, 505, 
        ND_PREF_REP, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 3), 0, 0, 0, 0, 0, 0, ND_FLAG_SERIAL, 0, 
        0|NDR_RFLAG_DF|NDR_RFLAG_IOPL|NDR_RFLAG_VM,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rDX, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X, ND_OPS_z, ND_OPF_DEFAULT, ND_OPA_CR, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rSI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:844 Instruction:"OUTSW DX,Xz" Encoding:"ds16 0x6F"/""
    {
        ND_INS_OUTS, ND_CAT_IOSTRINGOP, ND_SET_I86, 506, 
        ND_PREF_REP, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_SERIAL, 0, 
        0|NDR_RFLAG_DF|NDR_RFLAG_IOPL|NDR_RFLAG_VM,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rDX, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X, ND_OPS_z, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rSI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:845 Instruction:"OUTSW DX,Xz" Encoding:"rep ds16 0x6F"/""
    {
        ND_INS_OUTS, ND_CAT_IOSTRINGOP, ND_SET_I86, 506, 
        ND_PREF_REP, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 3), 0, 0, 0, 0, 0, 0, ND_FLAG_SERIAL, 0, 
        0|NDR_RFLAG_DF|NDR_RFLAG_IOPL|NDR_RFLAG_VM,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rDX, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_X, ND_OPS_z, ND_OPF_DEFAULT, ND_OPA_CR, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rSI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:846 Instruction:"PABSB Pq,Qq" Encoding:"NP 0x0F 0x38 0x1C /r"/"RM"
    {
        ND_INS_PABSB, ND_CAT_MMX, ND_SET_SSSE3, 507, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SSSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:847 Instruction:"PABSB Vx,Wx" Encoding:"0x66 0x0F 0x38 0x1C /r"/"RM"
    {
        ND_INS_PABSB, ND_CAT_SSE, ND_SET_SSSE3, 507, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:848 Instruction:"PABSD Pq,Qq" Encoding:"NP 0x0F 0x38 0x1E /r"/"RM"
    {
        ND_INS_PABSD, ND_CAT_MMX, ND_SET_SSSE3, 508, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SSSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:849 Instruction:"PABSD Vx,Wx" Encoding:"0x66 0x0F 0x38 0x1E /r"/"RM"
    {
        ND_INS_PABSD, ND_CAT_SSE, ND_SET_SSSE3, 508, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:850 Instruction:"PABSW Pq,Qq" Encoding:"NP 0x0F 0x38 0x1D /r"/"RM"
    {
        ND_INS_PABSW, ND_CAT_MMX, ND_SET_SSSE3, 509, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SSSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:851 Instruction:"PABSW Vx,Wx" Encoding:"0x66 0x0F 0x38 0x1D /r"/"RM"
    {
        ND_INS_PABSW, ND_CAT_SSE, ND_SET_SSSE3, 509, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:852 Instruction:"PACKSSDW Pq,Qq" Encoding:"NP 0x0F 0x6B /r"/"RM"
    {
        ND_INS_PACKSSDW, ND_CAT_MMX, ND_SET_MMX, 510, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:853 Instruction:"PACKSSDW Vx,Wx" Encoding:"0x66 0x0F 0x6B /r"/"RM"
    {
        ND_INS_PACKSSDW, ND_CAT_SSE, ND_SET_SSE2, 510, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:854 Instruction:"PACKSSWB Pq,Qq" Encoding:"NP 0x0F 0x63 /r"/"RM"
    {
        ND_INS_PACKSSWB, ND_CAT_MMX, ND_SET_MMX, 511, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:855 Instruction:"PACKSSWB Vx,Wx" Encoding:"0x66 0x0F 0x63 /r"/"RM"
    {
        ND_INS_PACKSSWB, ND_CAT_SSE, ND_SET_SSE2, 511, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:856 Instruction:"PACKUSDW Vx,Wx" Encoding:"0x66 0x0F 0x38 0x2B /r"/"RM"
    {
        ND_INS_PACKUSDW, ND_CAT_SSE, ND_SET_SSE4, 512, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:857 Instruction:"PACKUSWB Pq,Qq" Encoding:"NP 0x0F 0x67 /r"/"RM"
    {
        ND_INS_PACKUSWB, ND_CAT_MMX, ND_SET_MMX, 513, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:858 Instruction:"PACKUSWB Vx,Wx" Encoding:"0x66 0x0F 0x67 /r"/"RM"
    {
        ND_INS_PACKUSWB, ND_CAT_SSE, ND_SET_SSE2, 513, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:859 Instruction:"PADDB Pq,Qq" Encoding:"NP 0x0F 0xFC /r"/"RM"
    {
        ND_INS_PADDB, ND_CAT_MMX, ND_SET_MMX, 514, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:860 Instruction:"PADDB Vx,Wx" Encoding:"0x66 0x0F 0xFC /r"/"RM"
    {
        ND_INS_PADDB, ND_CAT_SSE, ND_SET_SSE2, 514, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:861 Instruction:"PADDD Pq,Qq" Encoding:"NP 0x0F 0xFE /r"/"RM"
    {
        ND_INS_PADDD, ND_CAT_MMX, ND_SET_MMX, 515, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:862 Instruction:"PADDD Vx,Wx" Encoding:"0x66 0x0F 0xFE /r"/"RM"
    {
        ND_INS_PADDD, ND_CAT_SSE, ND_SET_SSE2, 515, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:863 Instruction:"PADDQ Pq,Qq" Encoding:"NP 0x0F 0xD4 /r"/"RM"
    {
        ND_INS_PADDQ, ND_CAT_MMX, ND_SET_SSE2, 516, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:864 Instruction:"PADDQ Vx,Wx" Encoding:"0x66 0x0F 0xD4 /r"/"RM"
    {
        ND_INS_PADDQ, ND_CAT_SSE, ND_SET_SSE2, 516, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:865 Instruction:"PADDSB Pq,Qq" Encoding:"NP 0x0F 0xEC /r"/"RM"
    {
        ND_INS_PADDSB, ND_CAT_MMX, ND_SET_MMX, 517, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:866 Instruction:"PADDSB Vx,Wx" Encoding:"0x66 0x0F 0xEC /r"/"RM"
    {
        ND_INS_PADDSB, ND_CAT_SSE, ND_SET_SSE2, 517, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:867 Instruction:"PADDSW Pq,Qq" Encoding:"NP 0x0F 0xED /r"/"RM"
    {
        ND_INS_PADDSW, ND_CAT_MMX, ND_SET_MMX, 518, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:868 Instruction:"PADDSW Vx,Wx" Encoding:"0x66 0x0F 0xED /r"/"RM"
    {
        ND_INS_PADDSW, ND_CAT_SSE, ND_SET_SSE2, 518, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:869 Instruction:"PADDUSB Pq,Qq" Encoding:"NP 0x0F 0xDC /r"/"RM"
    {
        ND_INS_PADDUSB, ND_CAT_MMX, ND_SET_MMX, 519, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:870 Instruction:"PADDUSB Vx,Wx" Encoding:"0x66 0x0F 0xDC /r"/"RM"
    {
        ND_INS_PADDUSB, ND_CAT_SSE, ND_SET_SSE2, 519, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:871 Instruction:"PADDUSW Pq,Qq" Encoding:"NP 0x0F 0xDD /r"/"RM"
    {
        ND_INS_PADDUSW, ND_CAT_MMX, ND_SET_MMX, 520, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:872 Instruction:"PADDUSW Vx,Wx" Encoding:"0x66 0x0F 0xDD /r"/"RM"
    {
        ND_INS_PADDUSW, ND_CAT_SSE, ND_SET_SSE2, 520, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:873 Instruction:"PADDW Pq,Qq" Encoding:"NP 0x0F 0xFD /r"/"RM"
    {
        ND_INS_PADDW, ND_CAT_MMX, ND_SET_MMX, 521, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:874 Instruction:"PADDW Vx,Wx" Encoding:"0x66 0x0F 0xFD /r"/"RM"
    {
        ND_INS_PADDW, ND_CAT_SSE, ND_SET_SSE2, 521, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:875 Instruction:"PALIGNR Pq,Qq,Ib" Encoding:"NP 0x0F 0x3A 0x0F /r ib"/"RMI"
    {
        ND_INS_PALIGNR, ND_CAT_MMX, ND_SET_SSSE3, 522, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SSSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:876 Instruction:"PALIGNR Vx,Wx,Ib" Encoding:"0x66 0x0F 0x3A 0x0F /r ib"/"RMI"
    {
        ND_INS_PALIGNR, ND_CAT_SSE, ND_SET_SSSE3, 522, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:877 Instruction:"PAND Pq,Qq" Encoding:"NP 0x0F 0xDB /r"/"RM"
    {
        ND_INS_PAND, ND_CAT_LOGICAL, ND_SET_MMX, 523, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:878 Instruction:"PAND Vx,Wx" Encoding:"0x66 0x0F 0xDB /r"/"RM"
    {
        ND_INS_PAND, ND_CAT_LOGICAL, ND_SET_SSE2, 523, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:879 Instruction:"PANDN Pq,Qq" Encoding:"NP 0x0F 0xDF /r"/"RM"
    {
        ND_INS_PANDN, ND_CAT_LOGICAL, ND_SET_MMX, 524, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:880 Instruction:"PANDN Vx,Wx" Encoding:"0x66 0x0F 0xDF /r"/"RM"
    {
        ND_INS_PANDN, ND_CAT_LOGICAL, ND_SET_SSE2, 524, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:881 Instruction:"PAUSE" Encoding:"a0xF3 0x90"/""
    {
        ND_INS_PAUSE, ND_CAT_MISC, ND_SET_PAUSE, 525, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:882 Instruction:"PAVGB Pq,Qq" Encoding:"NP 0x0F 0xE0 /r"/"RM"
    {
        ND_INS_PAVGB, ND_CAT_MMX, ND_SET_MMX, 526, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:883 Instruction:"PAVGB Vx,Wx" Encoding:"0x66 0x0F 0xE0 /r"/"RM"
    {
        ND_INS_PAVGB, ND_CAT_SSE, ND_SET_SSE2, 526, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:884 Instruction:"PAVGUSB Pq,Qq" Encoding:"0x0F 0x0F /r 0xBF"/"RM"
    {
        ND_INS_PAVGUSB, ND_CAT_3DNOW, ND_SET_3DNOW, 527, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_3DNOW|ND_FLAG_MODRM, ND_CFF_3DNOW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:885 Instruction:"PAVGW Pq,Qq" Encoding:"NP 0x0F 0xE3 /r"/"RM"
    {
        ND_INS_PAVGW, ND_CAT_MMX, ND_SET_MMX, 528, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:886 Instruction:"PAVGW Vx,Wx" Encoding:"0x66 0x0F 0xE3 /r"/"RM"
    {
        ND_INS_PAVGW, ND_CAT_SSE, ND_SET_SSE2, 528, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:887 Instruction:"PBLENDVB Vdq,Wdq" Encoding:"0x66 0x0F 0x38 0x10 /r"/"RM"
    {
        ND_INS_PBLENDVB, ND_CAT_SSE, ND_SET_SSE4, 529, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SSE_XMM0, ND_OPS_dq, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:888 Instruction:"PBLENDW Vx,Wx,Ib" Encoding:"0x66 0x0F 0x3A 0x0E /r ib"/"RMI"
    {
        ND_INS_PBLENDW, ND_CAT_SSE, ND_SET_SSE4, 530, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:889 Instruction:"PCLMULQDQ Vdq,Wdq,Ib" Encoding:"0x66 0x0F 0x3A 0x44 /r ib"/"RMI"
    {
        ND_INS_PCLMULQDQ, ND_CAT_PCLMULQDQ, ND_SET_PCLMULQDQ, 531, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_PCLMULQDQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:890 Instruction:"PCMPEQB Pq,Qq" Encoding:"NP 0x0F 0x74 /r"/"RM"
    {
        ND_INS_PCMPEQB, ND_CAT_MMX, ND_SET_MMX, 532, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:891 Instruction:"PCMPEQB Vx,Wx" Encoding:"0x66 0x0F 0x74 /r"/"RM"
    {
        ND_INS_PCMPEQB, ND_CAT_SSE, ND_SET_SSE2, 532, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:892 Instruction:"PCMPEQD Pq,Qq" Encoding:"NP 0x0F 0x76 /r"/"RM"
    {
        ND_INS_PCMPEQD, ND_CAT_MMX, ND_SET_MMX, 533, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:893 Instruction:"PCMPEQD Vx,Wx" Encoding:"0x66 0x0F 0x76 /r"/"RM"
    {
        ND_INS_PCMPEQD, ND_CAT_SSE, ND_SET_SSE2, 533, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:894 Instruction:"PCMPEQQ Vx,Wx" Encoding:"0x66 0x0F 0x38 0x29 /r"/"RM"
    {
        ND_INS_PCMPEQQ, ND_CAT_SSE, ND_SET_SSE4, 534, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:895 Instruction:"PCMPEQW Pq,Qq" Encoding:"NP 0x0F 0x75 /r"/"RM"
    {
        ND_INS_PCMPEQW, ND_CAT_MMX, ND_SET_MMX, 535, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:896 Instruction:"PCMPEQW Vx,Wx" Encoding:"0x66 0x0F 0x75 /r"/"RM"
    {
        ND_INS_PCMPEQW, ND_CAT_SSE, ND_SET_SSE2, 535, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:897 Instruction:"PCMPESTRI Vdq,Wdq,Ib" Encoding:"0x66 0x0F 0x3A 0x61 /r ib"/"RMI"
    {
        ND_INS_PCMPESTRI, ND_CAT_SSE, ND_SET_SSE42, 536, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 4), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE42, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_y, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_y, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_y, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:898 Instruction:"PCMPESTRM Vdq,Wdq,Ib" Encoding:"0x66 0x0F 0x3A 0x60 /r ib"/"RMI"
    {
        ND_INS_PCMPESTRM, ND_CAT_SSE, ND_SET_SSE42, 537, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 4), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE42, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_y, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_y, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SSE_XMM0, ND_OPS_dq, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:899 Instruction:"PCMPGTB Pq,Qq" Encoding:"NP 0x0F 0x64 /r"/"RM"
    {
        ND_INS_PCMPGTB, ND_CAT_MMX, ND_SET_MMX, 538, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:900 Instruction:"PCMPGTB Vx,Wx" Encoding:"0x66 0x0F 0x64 /r"/"RM"
    {
        ND_INS_PCMPGTB, ND_CAT_SSE, ND_SET_SSE2, 538, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:901 Instruction:"PCMPGTD Pq,Qq" Encoding:"NP 0x0F 0x66 /r"/"RM"
    {
        ND_INS_PCMPGTD, ND_CAT_MMX, ND_SET_MMX, 539, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:902 Instruction:"PCMPGTD Vx,Wx" Encoding:"0x66 0x0F 0x66 /r"/"RM"
    {
        ND_INS_PCMPGTD, ND_CAT_SSE, ND_SET_SSE2, 539, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:903 Instruction:"PCMPGTQ Vx,Wx" Encoding:"0x66 0x0F 0x38 0x37 /r"/"RM"
    {
        ND_INS_PCMPGTQ, ND_CAT_SSE, ND_SET_SSE42, 540, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE42, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:904 Instruction:"PCMPGTW Pq,Qq" Encoding:"NP 0x0F 0x65 /r"/"RM"
    {
        ND_INS_PCMPGTW, ND_CAT_MMX, ND_SET_MMX, 541, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:905 Instruction:"PCMPGTW Vx,Wx" Encoding:"0x66 0x0F 0x65 /r"/"RM"
    {
        ND_INS_PCMPGTW, ND_CAT_SSE, ND_SET_SSE2, 541, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:906 Instruction:"PCMPISTRI Vdq,Wdq,Ib" Encoding:"0x66 0x0F 0x3A 0x63 /r ib"/"RMI"
    {
        ND_INS_PCMPISTRI, ND_CAT_SSE, ND_SET_SSE42, 542, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 2), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE42, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_y, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:907 Instruction:"PCMPISTRM Vdq,Wdq,Ib" Encoding:"0x66 0x0F 0x3A 0x62 /r ib"/"RMI"
    {
        ND_INS_PCMPISTRM, ND_CAT_SSE, ND_SET_SSE42, 543, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 2), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE42, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SSE_XMM0, ND_OPS_dq, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:908 Instruction:"PCONFIG" Encoding:"NP 0x0F 0x01 /0xC5"/""
    {
        ND_INS_PCONFIG, ND_CAT_PCONFIG, ND_SET_PCONFIG, 544, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 4), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_PCONFIG, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rBX, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:909 Instruction:"PDEP Gy,By,Ey" Encoding:"vex m:2 p:3 l:0 w:x 0xF5 /r"/"RVM"
    {
        ND_INS_PDEP, ND_CAT_BMI2, ND_SET_BMI2, 545, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_13, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_BMI2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:910 Instruction:"PEXT Gy,By,Ey" Encoding:"vex m:2 p:2 l:0 w:x 0xF5 /r"/"RVM"
    {
        ND_INS_PEXT, ND_CAT_BMI2, ND_SET_BMI2, 546, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_13, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_BMI2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:911 Instruction:"PEXTRB Mb,Vdq,Ib" Encoding:"0x66 0x0F 0x3A 0x14 /r:mem ib"/"MRI"
    {
        ND_INS_PEXTRB, ND_CAT_SSE, ND_SET_SSE4, 547, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:912 Instruction:"PEXTRB Ry,Vdq,Ib" Encoding:"0x66 0x0F 0x3A 0x14 /r:reg ib"/"MRI"
    {
        ND_INS_PEXTRB, ND_CAT_SSE, ND_SET_SSE4, 547, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_D64|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:913 Instruction:"PEXTRD Md,Vdq,Ib" Encoding:"0x66 0x0F 0x3A 0x16 /r:mem ib"/"MRI"
    {
        ND_INS_PEXTRD, ND_CAT_SSE, ND_SET_SSE4, 548, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_d, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:914 Instruction:"PEXTRD Ry,Vdq,Ib" Encoding:"0x66 0x0F 0x3A 0x16 /r:reg ib"/"MRI"
    {
        ND_INS_PEXTRD, ND_CAT_SSE, ND_SET_SSE4, 548, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_D64|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:915 Instruction:"PEXTRQ Mq,Vdq,Ib" Encoding:"rexw 0x66 0x0F 0x3A 0x16 /r:mem ib"/"MRI"
    {
        ND_INS_PEXTRQ, ND_CAT_SSE, ND_SET_SSE4, 549, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:916 Instruction:"PEXTRQ Ry,Vdq,Ib" Encoding:"rexw 0x66 0x0F 0x3A 0x16 /r:reg ib"/"MRI"
    {
        ND_INS_PEXTRQ, ND_CAT_SSE, ND_SET_SSE4, 549, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:917 Instruction:"PEXTRW Gy,Nq,Ib" Encoding:"NP 0x0F 0xC5 /r:reg ib"/"RMI"
    {
        ND_INS_PEXTRW, ND_CAT_MMX, ND_SET_MMX, 550, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_D64|ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_N, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:918 Instruction:"PEXTRW Gy,Udq,Ib" Encoding:"0x66 0x0F 0xC5 /r:reg ib"/"RMI"
    {
        ND_INS_PEXTRW, ND_CAT_SSE, ND_SET_SSE2, 550, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_D64|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_U, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:919 Instruction:"PEXTRW Mw,Vdq,Ib" Encoding:"0x66 0x0F 0x3A 0x15 /r:mem ib"/"MRI"
    {
        ND_INS_PEXTRW, ND_CAT_SSE, ND_SET_SSE4, 550, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_w, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:920 Instruction:"PEXTRW Ry,Vdq,Ib" Encoding:"0x66 0x0F 0x3A 0x15 /r:reg ib"/"MRI"
    {
        ND_INS_PEXTRW, ND_CAT_SSE, ND_SET_SSE4, 550, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_D64|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:921 Instruction:"PF2ID Pq,Qq" Encoding:"0x0F 0x0F /r 0x1D"/"RM"
    {
        ND_INS_PF2ID, ND_CAT_3DNOW, ND_SET_3DNOW, 551, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_3DNOW|ND_FLAG_MODRM, ND_CFF_3DNOW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:922 Instruction:"PF2IW Pq,Qq" Encoding:"0x0F 0x0F /r 0x1C"/"RM"
    {
        ND_INS_PF2IW, ND_CAT_3DNOW, ND_SET_3DNOW, 552, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_3DNOW|ND_FLAG_MODRM, ND_CFF_3DNOW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:923 Instruction:"PFACC Pq,Qq" Encoding:"0x0F 0x0F /r 0xAE"/"RM"
    {
        ND_INS_PFACC, ND_CAT_3DNOW, ND_SET_3DNOW, 553, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_3DNOW|ND_FLAG_MODRM, ND_CFF_3DNOW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:924 Instruction:"PFADD Pq,Qq" Encoding:"0x0F 0x0F /r 0x9E"/"RM"
    {
        ND_INS_PFADD, ND_CAT_3DNOW, ND_SET_3DNOW, 554, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_3DNOW|ND_FLAG_MODRM, ND_CFF_3DNOW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:925 Instruction:"PFCMPEQ Pq,Qq" Encoding:"0x0F 0x0F /r 0xB0"/"RM"
    {
        ND_INS_PFCMPEQ, ND_CAT_3DNOW, ND_SET_3DNOW, 555, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_3DNOW|ND_FLAG_MODRM, ND_CFF_3DNOW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:926 Instruction:"PFCMPGE Pq,Qq" Encoding:"0x0F 0x0F /r 0x90"/"RM"
    {
        ND_INS_PFCMPGE, ND_CAT_3DNOW, ND_SET_3DNOW, 556, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_3DNOW|ND_FLAG_MODRM, ND_CFF_3DNOW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:927 Instruction:"PFCMPGT Pq,Qq" Encoding:"0x0F 0x0F /r 0xA0"/"RM"
    {
        ND_INS_PFCMPGT, ND_CAT_3DNOW, ND_SET_3DNOW, 557, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_3DNOW|ND_FLAG_MODRM, ND_CFF_3DNOW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:928 Instruction:"PFMAX Pq,Qq" Encoding:"0x0F 0x0F /r 0xA4"/"RM"
    {
        ND_INS_PFMAX, ND_CAT_3DNOW, ND_SET_3DNOW, 558, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_3DNOW|ND_FLAG_MODRM, ND_CFF_3DNOW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:929 Instruction:"PFMIN Pq,Qq" Encoding:"0x0F 0x0F /r 0x94"/"RM"
    {
        ND_INS_PFMIN, ND_CAT_3DNOW, ND_SET_3DNOW, 559, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_3DNOW|ND_FLAG_MODRM, ND_CFF_3DNOW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:930 Instruction:"PFMUL Pq,Qq" Encoding:"0x0F 0x0F /r 0xB4"/"RM"
    {
        ND_INS_PFMUL, ND_CAT_3DNOW, ND_SET_3DNOW, 560, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_3DNOW|ND_FLAG_MODRM, ND_CFF_3DNOW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:931 Instruction:"PFNACC Pq,Qq" Encoding:"0x0F 0x0F /r 0x8A"/"RM"
    {
        ND_INS_PFNACC, ND_CAT_3DNOW, ND_SET_3DNOW, 561, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_3DNOW|ND_FLAG_MODRM, ND_CFF_3DNOW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:932 Instruction:"PFPNACC Pq,Qq" Encoding:"0x0F 0x0F /r 0x8E"/"RM"
    {
        ND_INS_PFPNACC, ND_CAT_3DNOW, ND_SET_3DNOW, 562, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_3DNOW|ND_FLAG_MODRM, ND_CFF_3DNOW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:933 Instruction:"PFRCP Pq,Qq" Encoding:"0x0F 0x0F /r 0x96"/"RM"
    {
        ND_INS_PFRCP, ND_CAT_3DNOW, ND_SET_3DNOW, 563, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_3DNOW|ND_FLAG_MODRM, ND_CFF_3DNOW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:934 Instruction:"PFRCPIT1 Pq,Qq" Encoding:"0x0F 0x0F /r 0xA6"/"RM"
    {
        ND_INS_PFRCPIT1, ND_CAT_3DNOW, ND_SET_3DNOW, 564, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_3DNOW|ND_FLAG_MODRM, ND_CFF_3DNOW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:935 Instruction:"PFRCPIT2 Pq,Qq" Encoding:"0x0F 0x0F /r 0xB6"/"RM"
    {
        ND_INS_PFRCPIT2, ND_CAT_3DNOW, ND_SET_3DNOW, 565, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_3DNOW|ND_FLAG_MODRM, ND_CFF_3DNOW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:936 Instruction:"PFRCPV Pq,Qq" Encoding:"0x0F 0x0F /r 0x86"/"RM"
    {
        ND_INS_PFRCPV, ND_CAT_3DNOW, ND_SET_3DNOW, 566, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_3DNOW|ND_FLAG_MODRM|ND_FLAG_I64, ND_CFF_3DNOW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:937 Instruction:"PFRSQIT1 Pq,Qq" Encoding:"0x0F 0x0F /r 0xA7"/"RM"
    {
        ND_INS_PFRSQIT1, ND_CAT_3DNOW, ND_SET_3DNOW, 567, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_3DNOW|ND_FLAG_MODRM, ND_CFF_3DNOW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:938 Instruction:"PFRSQRT Pq,Qq" Encoding:"0x0F 0x0F /r 0x97"/"RM"
    {
        ND_INS_PFRSQRT, ND_CAT_3DNOW, ND_SET_3DNOW, 568, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_3DNOW|ND_FLAG_MODRM, ND_CFF_3DNOW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:939 Instruction:"PFRSQRTV Pq,Qq" Encoding:"0x0F 0x0F /r 0x87"/"RM"
    {
        ND_INS_PFRSQRTV, ND_CAT_3DNOW, ND_SET_3DNOW, 569, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_3DNOW|ND_FLAG_MODRM|ND_FLAG_I64, ND_CFF_3DNOW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:940 Instruction:"PFSUB Pq,Qq" Encoding:"0x0F 0x0F /r 0x9A"/"RM"
    {
        ND_INS_PFSUB, ND_CAT_3DNOW, ND_SET_3DNOW, 570, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_3DNOW|ND_FLAG_MODRM, ND_CFF_3DNOW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:941 Instruction:"PFSUBR Pq,Qq" Encoding:"0x0F 0x0F /r 0xAA"/"RM"
    {
        ND_INS_PFSUBR, ND_CAT_3DNOW, ND_SET_3DNOW, 571, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_3DNOW|ND_FLAG_MODRM, ND_CFF_3DNOW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:942 Instruction:"PHADDD Pq,Qq" Encoding:"NP 0x0F 0x38 0x02 /r"/"RM"
    {
        ND_INS_PHADDD, ND_CAT_MMX, ND_SET_SSSE3, 572, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SSSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:943 Instruction:"PHADDD Vx,Wx" Encoding:"0x66 0x0F 0x38 0x02 /r"/"RM"
    {
        ND_INS_PHADDD, ND_CAT_SSE, ND_SET_SSSE3, 572, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:944 Instruction:"PHADDSW Pq,Qq" Encoding:"NP 0x0F 0x38 0x03 /r"/"RM"
    {
        ND_INS_PHADDSW, ND_CAT_MMX, ND_SET_SSSE3, 573, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SSSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:945 Instruction:"PHADDSW Vx,Wx" Encoding:"0x66 0x0F 0x38 0x03 /r"/"RM"
    {
        ND_INS_PHADDSW, ND_CAT_SSE, ND_SET_SSSE3, 573, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:946 Instruction:"PHADDW Pq,Qq" Encoding:"NP 0x0F 0x38 0x01 /r"/"RM"
    {
        ND_INS_PHADDW, ND_CAT_MMX, ND_SET_SSSE3, 574, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SSSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:947 Instruction:"PHADDW Vx,Wx" Encoding:"0x66 0x0F 0x38 0x01 /r"/"RM"
    {
        ND_INS_PHADDW, ND_CAT_SSE, ND_SET_SSSE3, 574, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:948 Instruction:"PHMINPOSUW Vdq,Wdq" Encoding:"0x66 0x0F 0x38 0x41 /r"/"RM"
    {
        ND_INS_PHMINPOSUW, ND_CAT_SSE, ND_SET_SSE4, 575, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:949 Instruction:"PHSUBD Pq,Qq" Encoding:"NP 0x0F 0x38 0x06 /r"/"RM"
    {
        ND_INS_PHSUBD, ND_CAT_MMX, ND_SET_SSSE3, 576, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SSSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:950 Instruction:"PHSUBD Vx,Wx" Encoding:"0x66 0x0F 0x38 0x06 /r"/"RM"
    {
        ND_INS_PHSUBD, ND_CAT_SSE, ND_SET_SSSE3, 576, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:951 Instruction:"PHSUBSW Pq,Qq" Encoding:"NP 0x0F 0x38 0x07 /r"/"RM"
    {
        ND_INS_PHSUBSW, ND_CAT_MMX, ND_SET_SSSE3, 577, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SSSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:952 Instruction:"PHSUBSW Vx,Wx" Encoding:"0x66 0x0F 0x38 0x07 /r"/"RM"
    {
        ND_INS_PHSUBSW, ND_CAT_SSE, ND_SET_SSSE3, 577, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:953 Instruction:"PHSUBW Pq,Qq" Encoding:"NP 0x0F 0x38 0x05 /r"/"RM"
    {
        ND_INS_PHSUBW, ND_CAT_MMX, ND_SET_SSSE3, 578, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SSSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:954 Instruction:"PHSUBW Vx,Wx" Encoding:"0x66 0x0F 0x38 0x05 /r"/"RM"
    {
        ND_INS_PHSUBW, ND_CAT_SSE, ND_SET_SSSE3, 578, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:955 Instruction:"PI2FD Pq,Qq" Encoding:"0x0F 0x0F /r 0x0D"/"RM"
    {
        ND_INS_PI2FD, ND_CAT_3DNOW, ND_SET_3DNOW, 579, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_3DNOW|ND_FLAG_MODRM, ND_CFF_3DNOW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:956 Instruction:"PI2FW Pq,Qq" Encoding:"0x0F 0x0F /r 0x0C"/"RM"
    {
        ND_INS_PI2FW, ND_CAT_3DNOW, ND_SET_3DNOW, 580, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_3DNOW|ND_FLAG_MODRM, ND_CFF_3DNOW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:957 Instruction:"PINSRB Vdq,Mb,Ib" Encoding:"0x66 0x0F 0x3A 0x20 /r:mem ib"/"RMI"
    {
        ND_INS_PINSRB, ND_CAT_SSE, ND_SET_SSE4, 581, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:958 Instruction:"PINSRB Vdq,Ry,Ib" Encoding:"0x66 0x0F 0x3A 0x20 /r:reg ib"/"RMI"
    {
        ND_INS_PINSRB, ND_CAT_SSE, ND_SET_SSE4, 581, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_R, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:959 Instruction:"PINSRD Vdq,Ed,Ib" Encoding:"0x66 0x0F 0x3A 0x22 /r ib"/"RMI"
    {
        ND_INS_PINSRD, ND_CAT_SSE, ND_SET_SSE4, 582, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:960 Instruction:"PINSRQ Vdq,Eq,Ib" Encoding:"rexw 0x66 0x0F 0x3A 0x22 /r ib"/"RMI"
    {
        ND_INS_PINSRQ, ND_CAT_SSE, ND_SET_SSE4, 583, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:961 Instruction:"PINSRW Pq,Rd,Ib" Encoding:"NP 0x0F 0xC4 /r:reg ib"/"RMI"
    {
        ND_INS_PINSRW, ND_CAT_MMX, ND_SET_MMX, 584, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_R, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:962 Instruction:"PINSRW Pq,Mw,Ib" Encoding:"NP 0x0F 0xC4 /r:mem ib"/"RMI"
    {
        ND_INS_PINSRW, ND_CAT_MMX, ND_SET_MMX, 584, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:963 Instruction:"PINSRW Vdq,Rd,Ib" Encoding:"0x66 0x0F 0xC4 /r:reg ib"/"RMI"
    {
        ND_INS_PINSRW, ND_CAT_SSE, ND_SET_SSE2, 584, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_R, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:964 Instruction:"PINSRW Vdq,Mw,Ib" Encoding:"0x66 0x0F 0xC4 /r:mem ib"/"RMI"
    {
        ND_INS_PINSRW, ND_CAT_SSE, ND_SET_SSE2, 584, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:965 Instruction:"PMADDUBSW Pq,Qq" Encoding:"NP 0x0F 0x38 0x04 /r"/"RM"
    {
        ND_INS_PMADDUBSW, ND_CAT_MMX, ND_SET_SSSE3, 585, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SSSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:966 Instruction:"PMADDUBSW Vx,Wx" Encoding:"0x66 0x0F 0x38 0x04 /r"/"RM"
    {
        ND_INS_PMADDUBSW, ND_CAT_SSE, ND_SET_SSSE3, 585, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:967 Instruction:"PMADDWD Pq,Qq" Encoding:"NP 0x0F 0xF5 /r"/"RM"
    {
        ND_INS_PMADDWD, ND_CAT_MMX, ND_SET_MMX, 586, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:968 Instruction:"PMADDWD Vx,Wx" Encoding:"0x66 0x0F 0xF5 /r"/"RM"
    {
        ND_INS_PMADDWD, ND_CAT_SSE, ND_SET_SSE2, 586, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:969 Instruction:"PMAXSB Vx,Wx" Encoding:"0x66 0x0F 0x38 0x3C /r"/"RM"
    {
        ND_INS_PMAXSB, ND_CAT_SSE, ND_SET_SSE4, 587, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:970 Instruction:"PMAXSD Vx,Wx" Encoding:"0x66 0x0F 0x38 0x3D /r"/"RM"
    {
        ND_INS_PMAXSD, ND_CAT_SSE, ND_SET_SSE4, 588, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:971 Instruction:"PMAXSW Pq,Qq" Encoding:"NP 0x0F 0xEE /r"/"RM"
    {
        ND_INS_PMAXSW, ND_CAT_MMX, ND_SET_MMX, 589, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:972 Instruction:"PMAXSW Vx,Wx" Encoding:"0x66 0x0F 0xEE /r"/"RM"
    {
        ND_INS_PMAXSW, ND_CAT_SSE, ND_SET_SSE2, 589, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:973 Instruction:"PMAXUB Pq,Qq" Encoding:"NP 0x0F 0xDE /r"/"RM"
    {
        ND_INS_PMAXUB, ND_CAT_MMX, ND_SET_MMX, 590, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:974 Instruction:"PMAXUB Vx,Wx" Encoding:"0x66 0x0F 0xDE /r"/"RM"
    {
        ND_INS_PMAXUB, ND_CAT_SSE, ND_SET_SSE2, 590, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:975 Instruction:"PMAXUD Vx,Wx" Encoding:"0x66 0x0F 0x38 0x3F /r"/"RM"
    {
        ND_INS_PMAXUD, ND_CAT_SSE, ND_SET_SSE4, 591, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:976 Instruction:"PMAXUW Vx,Wx" Encoding:"0x66 0x0F 0x38 0x3E /r"/"RM"
    {
        ND_INS_PMAXUW, ND_CAT_SSE, ND_SET_SSE4, 592, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:977 Instruction:"PMINSB Vx,Wx" Encoding:"0x66 0x0F 0x38 0x38 /r"/"RM"
    {
        ND_INS_PMINSB, ND_CAT_SSE, ND_SET_SSE4, 593, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:978 Instruction:"PMINSD Vx,Wx" Encoding:"0x66 0x0F 0x38 0x39 /r"/"RM"
    {
        ND_INS_PMINSD, ND_CAT_SSE, ND_SET_SSE4, 594, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:979 Instruction:"PMINSW Pq,Qq" Encoding:"NP 0x0F 0xEA /r"/"RM"
    {
        ND_INS_PMINSW, ND_CAT_MMX, ND_SET_MMX, 595, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:980 Instruction:"PMINSW Vx,Wx" Encoding:"0x66 0x0F 0xEA /r"/"RM"
    {
        ND_INS_PMINSW, ND_CAT_SSE, ND_SET_SSE2, 595, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:981 Instruction:"PMINUB Pq,Qq" Encoding:"NP 0x0F 0xDA /r"/"RM"
    {
        ND_INS_PMINUB, ND_CAT_MMX, ND_SET_MMX, 596, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:982 Instruction:"PMINUB Vx,Wx" Encoding:"0x66 0x0F 0xDA /r"/"RM"
    {
        ND_INS_PMINUB, ND_CAT_SSE, ND_SET_SSE2, 596, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:983 Instruction:"PMINUD Vx,Wx" Encoding:"0x66 0x0F 0x38 0x3B /r"/"RM"
    {
        ND_INS_PMINUD, ND_CAT_SSE, ND_SET_SSE4, 597, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:984 Instruction:"PMINUW Vx,Wx" Encoding:"0x66 0x0F 0x38 0x3A /r"/"RM"
    {
        ND_INS_PMINUW, ND_CAT_SSE, ND_SET_SSE4, 598, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:985 Instruction:"PMOVMSKB Gy,Nq" Encoding:"NP 0x0F 0xD7 /r:reg"/"RM"
    {
        ND_INS_PMOVMSKB, ND_CAT_MMX, ND_SET_SSE, 599, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_7, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_D64|ND_FLAG_MODRM, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_N, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:986 Instruction:"PMOVMSKB Gy,Ux" Encoding:"0x66 0x0F 0xD7 /r:reg"/"RM"
    {
        ND_INS_PMOVMSKB, ND_CAT_SSE, ND_SET_SSE2, 599, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_7, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_D64|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_U, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:987 Instruction:"PMOVSXBD Vdq,Wd" Encoding:"0x66 0x0F 0x38 0x21 /r"/"RM"
    {
        ND_INS_PMOVSXBD, ND_CAT_SSE, ND_SET_SSE4, 600, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:988 Instruction:"PMOVSXBQ Vdq,Ww" Encoding:"0x66 0x0F 0x38 0x22 /r"/"RM"
    {
        ND_INS_PMOVSXBQ, ND_CAT_SSE, ND_SET_SSE4, 601, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:989 Instruction:"PMOVSXBW Vdq,Wq" Encoding:"0x66 0x0F 0x38 0x20 /r"/"RM"
    {
        ND_INS_PMOVSXBW, ND_CAT_SSE, ND_SET_SSE4, 602, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:990 Instruction:"PMOVSXDQ Vdq,Wq" Encoding:"0x66 0x0F 0x38 0x25 /r"/"RM"
    {
        ND_INS_PMOVSXDQ, ND_CAT_SSE, ND_SET_SSE4, 603, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:991 Instruction:"PMOVSXWD Vdq,Wq" Encoding:"0x66 0x0F 0x38 0x23 /r"/"RM"
    {
        ND_INS_PMOVSXWD, ND_CAT_SSE, ND_SET_SSE4, 604, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:992 Instruction:"PMOVSXWQ Vdq,Wd" Encoding:"0x66 0x0F 0x38 0x24 /r"/"RM"
    {
        ND_INS_PMOVSXWQ, ND_CAT_SSE, ND_SET_SSE4, 605, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:993 Instruction:"PMOVZXBD Vdq,Wd" Encoding:"0x66 0x0F 0x38 0x31 /r"/"RM"
    {
        ND_INS_PMOVZXBD, ND_CAT_SSE, ND_SET_SSE4, 606, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:994 Instruction:"PMOVZXBQ Vdq,Ww" Encoding:"0x66 0x0F 0x38 0x32 /r"/"RM"
    {
        ND_INS_PMOVZXBQ, ND_CAT_SSE, ND_SET_SSE4, 607, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:995 Instruction:"PMOVZXBW Vdq,Wq" Encoding:"0x66 0x0F 0x38 0x30 /r"/"RM"
    {
        ND_INS_PMOVZXBW, ND_CAT_SSE, ND_SET_SSE4, 608, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:996 Instruction:"PMOVZXDQ Vdq,Wq" Encoding:"0x66 0x0F 0x38 0x35 /r"/"RM"
    {
        ND_INS_PMOVZXDQ, ND_CAT_SSE, ND_SET_SSE4, 609, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:997 Instruction:"PMOVZXWD Vdq,Wq" Encoding:"0x66 0x0F 0x38 0x33 /r"/"RM"
    {
        ND_INS_PMOVZXWD, ND_CAT_SSE, ND_SET_SSE4, 610, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:998 Instruction:"PMOVZXWQ Vdq,Wd" Encoding:"0x66 0x0F 0x38 0x34 /r"/"RM"
    {
        ND_INS_PMOVZXWQ, ND_CAT_SSE, ND_SET_SSE4, 611, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:999 Instruction:"PMULDQ Vx,Wx" Encoding:"0x66 0x0F 0x38 0x28 /r"/"RM"
    {
        ND_INS_PMULDQ, ND_CAT_SSE, ND_SET_SSE4, 612, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1000 Instruction:"PMULHRSW Pq,Qq" Encoding:"NP 0x0F 0x38 0x0B /r"/"RM"
    {
        ND_INS_PMULHRSW, ND_CAT_MMX, ND_SET_SSSE3, 613, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SSSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1001 Instruction:"PMULHRSW Vx,Wx" Encoding:"0x66 0x0F 0x38 0x0B /r"/"RM"
    {
        ND_INS_PMULHRSW, ND_CAT_SSE, ND_SET_SSSE3, 613, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1002 Instruction:"PMULHRW Pq,Qq" Encoding:"0x0F 0x0F /r 0xB7"/"RM"
    {
        ND_INS_PMULHRW, ND_CAT_3DNOW, ND_SET_3DNOW, 614, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_3DNOW|ND_FLAG_MODRM, ND_CFF_3DNOW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1003 Instruction:"PMULHUW Pq,Qq" Encoding:"NP 0x0F 0xE4 /r"/"RM"
    {
        ND_INS_PMULHUW, ND_CAT_MMX, ND_SET_MMX, 615, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1004 Instruction:"PMULHUW Vx,Wx" Encoding:"0x66 0x0F 0xE4 /r"/"RM"
    {
        ND_INS_PMULHUW, ND_CAT_SSE, ND_SET_SSE2, 615, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1005 Instruction:"PMULHW Pq,Qq" Encoding:"NP 0x0F 0xE5 /r"/"RM"
    {
        ND_INS_PMULHW, ND_CAT_MMX, ND_SET_MMX, 616, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1006 Instruction:"PMULHW Vx,Wx" Encoding:"0x66 0x0F 0xE5 /r"/"RM"
    {
        ND_INS_PMULHW, ND_CAT_SSE, ND_SET_SSE2, 616, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1007 Instruction:"PMULLD Vx,Wx" Encoding:"0x66 0x0F 0x38 0x40 /r"/"RM"
    {
        ND_INS_PMULLD, ND_CAT_SSE, ND_SET_SSE4, 617, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1008 Instruction:"PMULLW Pq,Qq" Encoding:"NP 0x0F 0xD5 /r"/"RM"
    {
        ND_INS_PMULLW, ND_CAT_MMX, ND_SET_MMX, 618, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1009 Instruction:"PMULLW Vx,Wx" Encoding:"0x66 0x0F 0xD5 /r"/"RM"
    {
        ND_INS_PMULLW, ND_CAT_SSE, ND_SET_SSE2, 618, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1010 Instruction:"PMULUDQ Pq,Qq" Encoding:"NP 0x0F 0xF4 /r"/"RM"
    {
        ND_INS_PMULUDQ, ND_CAT_MMX, ND_SET_SSE2, 619, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1011 Instruction:"PMULUDQ Vx,Wx" Encoding:"0x66 0x0F 0xF4 /r"/"RM"
    {
        ND_INS_PMULUDQ, ND_CAT_SSE, ND_SET_SSE2, 619, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1012 Instruction:"POP FS" Encoding:"0x0F 0xA1"/""
    {
        ND_INS_POP, ND_CAT_POP, ND_SET_I86, 620, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_D64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_SEG_FS, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1013 Instruction:"POP GS" Encoding:"0x0F 0xA9"/""
    {
        ND_INS_POP, ND_CAT_POP, ND_SET_I86, 620, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_D64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_SEG_GS, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1014 Instruction:"POP ES" Encoding:"0x07"/""
    {
        ND_INS_POP, ND_CAT_POP, ND_SET_I86, 620, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_I64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_SEG_ES, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1015 Instruction:"POP SS" Encoding:"0x17"/""
    {
        ND_INS_POP, ND_CAT_POP, ND_SET_I86, 620, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_I64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_SEG_SS, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1016 Instruction:"POP DS" Encoding:"0x1F"/""
    {
        ND_INS_POP, ND_CAT_POP, ND_SET_I86, 620, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_I64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_SEG_DS, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1017 Instruction:"POP Zv" Encoding:"0x58"/"O"
    {
        ND_INS_POP, ND_CAT_POP, ND_SET_I86, 620, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_D64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1018 Instruction:"POP Zv" Encoding:"0x59"/"O"
    {
        ND_INS_POP, ND_CAT_POP, ND_SET_I86, 620, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_D64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1019 Instruction:"POP Zv" Encoding:"0x5A"/"O"
    {
        ND_INS_POP, ND_CAT_POP, ND_SET_I86, 620, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_D64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1020 Instruction:"POP Zv" Encoding:"0x5B"/"O"
    {
        ND_INS_POP, ND_CAT_POP, ND_SET_I86, 620, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_D64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1021 Instruction:"POP Zv" Encoding:"0x5C"/"O"
    {
        ND_INS_POP, ND_CAT_POP, ND_SET_I86, 620, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_D64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1022 Instruction:"POP Zv" Encoding:"0x5D"/"O"
    {
        ND_INS_POP, ND_CAT_POP, ND_SET_I86, 620, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_D64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1023 Instruction:"POP Zv" Encoding:"0x5E"/"O"
    {
        ND_INS_POP, ND_CAT_POP, ND_SET_I86, 620, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_D64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1024 Instruction:"POP Zv" Encoding:"0x5F"/"O"
    {
        ND_INS_POP, ND_CAT_POP, ND_SET_I86, 620, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_D64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1025 Instruction:"POP Ev" Encoding:"0x8F /0"/"M"
    {
        ND_INS_POP, ND_CAT_POP, ND_SET_I86, 620, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_D64|ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1026 Instruction:"POPA" Encoding:"ds16 0x61"/""
    {
        ND_INS_POPA, ND_CAT_POP, ND_SET_I386, 621, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_I64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_REG_BANK, ND_OPS_unknown, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v8, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1027 Instruction:"POPAD" Encoding:"ds32 0x61"/""
    {
        ND_INS_POPAD, ND_CAT_POP, ND_SET_I386, 622, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_I64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_REG_BANK, ND_OPS_unknown, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v8, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1028 Instruction:"POPCNT Gv,Ev" Encoding:"a0xF3 0x0F 0xB8 /r"/"RM"
    {
        ND_INS_POPCNT, ND_CAT_SSE, ND_SET_POPCNT, 623, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_POPCNT, 
        0,
        0|NDR_RFLAG_ZF,
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1029 Instruction:"POPFD Fv" Encoding:"ds32 0x9D"/""
    {
        ND_INS_POPF, ND_CAT_POP, ND_SET_I86, 624, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_D64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_F, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1030 Instruction:"POPFQ Fv" Encoding:"dds64 0x9D"/""
    {
        ND_INS_POPF, ND_CAT_POP, ND_SET_I86, 625, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_D64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_F, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1031 Instruction:"POPFW Fv" Encoding:"ds16 0x9D"/""
    {
        ND_INS_POPF, ND_CAT_POP, ND_SET_I86, 626, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_D64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_F, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1032 Instruction:"POR Pq,Qq" Encoding:"NP 0x0F 0xEB /r"/"RM"
    {
        ND_INS_POR, ND_CAT_LOGICAL, ND_SET_MMX, 627, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1033 Instruction:"POR Vx,Wx" Encoding:"0x66 0x0F 0xEB /r"/"RM"
    {
        ND_INS_POR, ND_CAT_LOGICAL, ND_SET_SSE2, 627, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1034 Instruction:"PREFETCH Mb" Encoding:"0x0F 0x0D /4:mem"/"M"
    {
        ND_INS_PREFETCH, ND_CAT_PREFETCH, ND_SET_PREFETCH_NOP, 628, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_b, 0, ND_OPA_P, 0, 0), 
        },
    }, 

    // Pos:1035 Instruction:"PREFETCH Mb" Encoding:"0x0F 0x0D /5:mem"/"M"
    {
        ND_INS_PREFETCH, ND_CAT_PREFETCH, ND_SET_PREFETCH_NOP, 628, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_b, 0, ND_OPA_P, 0, 0), 
        },
    }, 

    // Pos:1036 Instruction:"PREFETCH Mb" Encoding:"0x0F 0x0D /6:mem"/"M"
    {
        ND_INS_PREFETCH, ND_CAT_PREFETCH, ND_SET_PREFETCH_NOP, 628, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_b, 0, ND_OPA_P, 0, 0), 
        },
    }, 

    // Pos:1037 Instruction:"PREFETCH Mb" Encoding:"0x0F 0x0D /7:mem"/"M"
    {
        ND_INS_PREFETCH, ND_CAT_PREFETCH, ND_SET_PREFETCH_NOP, 628, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_b, 0, ND_OPA_P, 0, 0), 
        },
    }, 

    // Pos:1038 Instruction:"PREFETCHE Mb" Encoding:"0x0F 0x0D /0:mem"/"M"
    {
        ND_INS_PREFETCHE, ND_CAT_PREFETCH, ND_SET_PREFETCH_NOP, 629, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_b, 0, ND_OPA_P, 0, 0), 
        },
    }, 

    // Pos:1039 Instruction:"PREFETCHIT0 Mb" Encoding:"piti riprel 0x0F 0x18 /7:mem"/"M"
    {
        ND_INS_PREFETCHIT0, ND_CAT_PREFETCH, ND_SET_PREFETCHITI, 630, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_O64, ND_CFF_PREFETCHITI, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_b, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:1040 Instruction:"PREFETCHIT1 Mb" Encoding:"piti riprel 0x0F 0x18 /6:mem"/"M"
    {
        ND_INS_PREFETCHIT1, ND_CAT_PREFETCH, ND_SET_PREFETCHITI, 631, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_O64, ND_CFF_PREFETCHITI, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_b, 0, ND_OPA_N, 0, 0), 
        },
    }, 

    // Pos:1041 Instruction:"PREFETCHM Mb" Encoding:"0x0F 0x0D /3:mem"/"M"
    {
        ND_INS_PREFETCHM, ND_CAT_PREFETCH, ND_SET_PREFETCH_NOP, 632, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_b, 0, ND_OPA_P, 0, 0), 
        },
    }, 

    // Pos:1042 Instruction:"PREFETCHNTA Mb" Encoding:"0x0F 0x18 /0:mem"/"M"
    {
        ND_INS_PREFETCHNTA, ND_CAT_PREFETCH, ND_SET_SSE, 633, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_b, 0, ND_OPA_P, 0, 0), 
        },
    }, 

    // Pos:1043 Instruction:"PREFETCHNTA Mb" Encoding:"piti 0x0F 0x18 /0:mem"/"M"
    {
        ND_INS_PREFETCHNTA, ND_CAT_PREFETCH, ND_SET_SSE, 633, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_b, 0, ND_OPA_P, 0, 0), 
        },
    }, 

    // Pos:1044 Instruction:"PREFETCHT0 Mb" Encoding:"0x0F 0x18 /1:mem"/"M"
    {
        ND_INS_PREFETCHT0, ND_CAT_PREFETCH, ND_SET_SSE, 634, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_b, 0, ND_OPA_P, 0, 0), 
        },
    }, 

    // Pos:1045 Instruction:"PREFETCHT0 Mb" Encoding:"piti 0x0F 0x18 /1:mem"/"M"
    {
        ND_INS_PREFETCHT0, ND_CAT_PREFETCH, ND_SET_SSE, 634, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_b, 0, ND_OPA_P, 0, 0), 
        },
    }, 

    // Pos:1046 Instruction:"PREFETCHT1 Mb" Encoding:"0x0F 0x18 /2:mem"/"M"
    {
        ND_INS_PREFETCHT1, ND_CAT_PREFETCH, ND_SET_SSE, 635, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_b, 0, ND_OPA_P, 0, 0), 
        },
    }, 

    // Pos:1047 Instruction:"PREFETCHT1 Mb" Encoding:"piti 0x0F 0x18 /2:mem"/"M"
    {
        ND_INS_PREFETCHT1, ND_CAT_PREFETCH, ND_SET_SSE, 635, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_b, 0, ND_OPA_P, 0, 0), 
        },
    }, 

    // Pos:1048 Instruction:"PREFETCHT2 Mb" Encoding:"0x0F 0x18 /3:mem"/"M"
    {
        ND_INS_PREFETCHT2, ND_CAT_PREFETCH, ND_SET_SSE, 636, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_b, 0, ND_OPA_P, 0, 0), 
        },
    }, 

    // Pos:1049 Instruction:"PREFETCHT2 Mb" Encoding:"piti 0x0F 0x18 /3:mem"/"M"
    {
        ND_INS_PREFETCHT2, ND_CAT_PREFETCH, ND_SET_SSE, 636, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_b, 0, ND_OPA_P, 0, 0), 
        },
    }, 

    // Pos:1050 Instruction:"PREFETCHW Mb" Encoding:"0x0F 0x0D /1:mem"/"M"
    {
        ND_INS_PREFETCHW, ND_CAT_PREFETCH, ND_SET_PREFETCH_NOP, 637, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_b, 0, ND_OPA_P, 0, 0), 
        },
    }, 

    // Pos:1051 Instruction:"PREFETCHWT1 Mb" Encoding:"0x0F 0x0D /2:mem"/"M"
    {
        ND_INS_PREFETCHWT1, ND_CAT_PREFETCH, ND_SET_PREFETCH_NOP, 638, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_b, 0, ND_OPA_P, 0, 0), 
        },
    }, 

    // Pos:1052 Instruction:"PSADBW Pq,Qq" Encoding:"NP 0x0F 0xF6 /r"/"RM"
    {
        ND_INS_PSADBW, ND_CAT_MMX, ND_SET_MMX, 639, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1053 Instruction:"PSADBW Vx,Wx" Encoding:"0x66 0x0F 0xF6 /r"/"RM"
    {
        ND_INS_PSADBW, ND_CAT_SSE, ND_SET_SSE2, 639, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1054 Instruction:"PSHUFB Pq,Qq" Encoding:"NP 0x0F 0x38 0x00 /r"/"RM"
    {
        ND_INS_PSHUFB, ND_CAT_MMX, ND_SET_SSSE3, 640, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SSSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1055 Instruction:"PSHUFB Vx,Wx" Encoding:"0x66 0x0F 0x38 0x00 /r"/"RM"
    {
        ND_INS_PSHUFB, ND_CAT_SSE, ND_SET_SSSE3, 640, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1056 Instruction:"PSHUFD Vx,Wx,Ib" Encoding:"0x66 0x0F 0x70 /r ib"/"RMI"
    {
        ND_INS_PSHUFD, ND_CAT_SSE, ND_SET_SSE2, 641, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1057 Instruction:"PSHUFHW Vx,Wx,Ib" Encoding:"0xF3 0x0F 0x70 /r ib"/"RMI"
    {
        ND_INS_PSHUFHW, ND_CAT_SSE, ND_SET_SSE2, 642, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1058 Instruction:"PSHUFLW Vx,Wx,Ib" Encoding:"0xF2 0x0F 0x70 /r ib"/"RMI"
    {
        ND_INS_PSHUFLW, ND_CAT_SSE, ND_SET_SSE2, 643, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1059 Instruction:"PSHUFW Pq,Qq,Ib" Encoding:"NP 0x0F 0x70 /r ib"/"RMI"
    {
        ND_INS_PSHUFW, ND_CAT_MMX, ND_SET_MMX, 644, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1060 Instruction:"PSIGNB Pq,Qq" Encoding:"NP 0x0F 0x38 0x08 /r"/"RM"
    {
        ND_INS_PSIGNB, ND_CAT_MMX, ND_SET_SSSE3, 645, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SSSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1061 Instruction:"PSIGNB Vx,Wx" Encoding:"0x66 0x0F 0x38 0x08 /r"/"RM"
    {
        ND_INS_PSIGNB, ND_CAT_SSE, ND_SET_SSSE3, 645, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1062 Instruction:"PSIGND Pq,Qq" Encoding:"NP 0x0F 0x38 0x0A /r"/"RM"
    {
        ND_INS_PSIGND, ND_CAT_MMX, ND_SET_SSSE3, 646, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SSSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1063 Instruction:"PSIGND Vx,Wx" Encoding:"0x66 0x0F 0x38 0x0A /r"/"RM"
    {
        ND_INS_PSIGND, ND_CAT_SSE, ND_SET_SSSE3, 646, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1064 Instruction:"PSIGNW Pq,Qq" Encoding:"NP 0x0F 0x38 0x09 /r"/"RM"
    {
        ND_INS_PSIGNW, ND_CAT_MMX, ND_SET_SSSE3, 647, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SSSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1065 Instruction:"PSIGNW Vx,Wx" Encoding:"0x66 0x0F 0x38 0x09 /r"/"RM"
    {
        ND_INS_PSIGNW, ND_CAT_SSE, ND_SET_SSSE3, 647, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSSE3, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1066 Instruction:"PSLLD Nq,Ib" Encoding:"NP 0x0F 0x72 /6:reg ib"/"MI"
    {
        ND_INS_PSLLD, ND_CAT_MMX, ND_SET_MMX, 648, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_N, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1067 Instruction:"PSLLD Ux,Ib" Encoding:"0x66 0x0F 0x72 /6:reg ib"/"MI"
    {
        ND_INS_PSLLD, ND_CAT_SSE, ND_SET_SSE2, 648, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_U, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1068 Instruction:"PSLLD Pq,Qq" Encoding:"NP 0x0F 0xF2 /r"/"RM"
    {
        ND_INS_PSLLD, ND_CAT_MMX, ND_SET_MMX, 648, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1069 Instruction:"PSLLD Vx,Wx" Encoding:"0x66 0x0F 0xF2 /r"/"RM"
    {
        ND_INS_PSLLD, ND_CAT_SSE, ND_SET_SSE2, 648, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1070 Instruction:"PSLLDQ Ux,Ib" Encoding:"0x66 0x0F 0x73 /7:reg ib"/"MI"
    {
        ND_INS_PSLLDQ, ND_CAT_SSE, ND_SET_SSE2, 649, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_7, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_U, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1071 Instruction:"PSLLQ Nq,Ib" Encoding:"NP 0x0F 0x73 /6:reg ib"/"MI"
    {
        ND_INS_PSLLQ, ND_CAT_MMX, ND_SET_MMX, 650, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_N, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1072 Instruction:"PSLLQ Ux,Ib" Encoding:"0x66 0x0F 0x73 /6:reg ib"/"MI"
    {
        ND_INS_PSLLQ, ND_CAT_SSE, ND_SET_SSE2, 650, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_U, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1073 Instruction:"PSLLQ Pq,Qq" Encoding:"NP 0x0F 0xF3 /r"/"RM"
    {
        ND_INS_PSLLQ, ND_CAT_MMX, ND_SET_MMX, 650, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1074 Instruction:"PSLLQ Vx,Wx" Encoding:"0x66 0x0F 0xF3 /r"/"RM"
    {
        ND_INS_PSLLQ, ND_CAT_SSE, ND_SET_SSE2, 650, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1075 Instruction:"PSLLW Nq,Ib" Encoding:"NP 0x0F 0x71 /6:reg ib"/"MI"
    {
        ND_INS_PSLLW, ND_CAT_MMX, ND_SET_MMX, 651, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_N, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1076 Instruction:"PSLLW Ux,Ib" Encoding:"0x66 0x0F 0x71 /6:reg ib"/"MI"
    {
        ND_INS_PSLLW, ND_CAT_SSE, ND_SET_SSE2, 651, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_U, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1077 Instruction:"PSLLW Pq,Qq" Encoding:"NP 0x0F 0xF1 /r"/"RM"
    {
        ND_INS_PSLLW, ND_CAT_MMX, ND_SET_MMX, 651, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1078 Instruction:"PSLLW Vx,Wx" Encoding:"0x66 0x0F 0xF1 /r"/"RM"
    {
        ND_INS_PSLLW, ND_CAT_SSE, ND_SET_SSE2, 651, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1079 Instruction:"PSMASH" Encoding:"0xF3 0x0F 0x01 /0xFF"/""
    {
        ND_INS_PSMASH, ND_CAT_SYSTEM, ND_SET_SNP, 652, 
        0, 
        ND_MOD_R0|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_O64, ND_CFF_SNP, 
        0,
        0|NDR_RFLAG_OF|NDR_RFLAG_ZF|NDR_RFLAG_AF|NDR_RFLAG_PF|NDR_RFLAG_SF,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1080 Instruction:"PSRAD Nq,Ib" Encoding:"NP 0x0F 0x72 /4:reg ib"/"MI"
    {
        ND_INS_PSRAD, ND_CAT_MMX, ND_SET_MMX, 653, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_N, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1081 Instruction:"PSRAD Ux,Ib" Encoding:"0x66 0x0F 0x72 /4:reg ib"/"MI"
    {
        ND_INS_PSRAD, ND_CAT_SSE, ND_SET_SSE2, 653, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_U, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1082 Instruction:"PSRAD Pq,Qq" Encoding:"NP 0x0F 0xE2 /r"/"RM"
    {
        ND_INS_PSRAD, ND_CAT_MMX, ND_SET_MMX, 653, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1083 Instruction:"PSRAD Vx,Wx" Encoding:"0x66 0x0F 0xE2 /r"/"RM"
    {
        ND_INS_PSRAD, ND_CAT_SSE, ND_SET_SSE2, 653, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1084 Instruction:"PSRAW Nq,Ib" Encoding:"NP 0x0F 0x71 /4:reg ib"/"MI"
    {
        ND_INS_PSRAW, ND_CAT_MMX, ND_SET_MMX, 654, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_N, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1085 Instruction:"PSRAW Ux,Ib" Encoding:"0x66 0x0F 0x71 /4:reg ib"/"MI"
    {
        ND_INS_PSRAW, ND_CAT_SSE, ND_SET_SSE2, 654, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_U, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1086 Instruction:"PSRAW Pq,Qq" Encoding:"NP 0x0F 0xE1 /r"/"RM"
    {
        ND_INS_PSRAW, ND_CAT_MMX, ND_SET_MMX, 654, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1087 Instruction:"PSRAW Vx,Wx" Encoding:"0x66 0x0F 0xE1 /r"/"RM"
    {
        ND_INS_PSRAW, ND_CAT_SSE, ND_SET_SSE2, 654, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1088 Instruction:"PSRLD Nq,Ib" Encoding:"NP 0x0F 0x72 /2:reg ib"/"MI"
    {
        ND_INS_PSRLD, ND_CAT_MMX, ND_SET_MMX, 655, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_N, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1089 Instruction:"PSRLD Ux,Ib" Encoding:"0x66 0x0F 0x72 /2:reg ib"/"MI"
    {
        ND_INS_PSRLD, ND_CAT_SSE, ND_SET_SSE2, 655, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_U, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1090 Instruction:"PSRLD Pq,Qq" Encoding:"NP 0x0F 0xD2 /r"/"RM"
    {
        ND_INS_PSRLD, ND_CAT_MMX, ND_SET_MMX, 655, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1091 Instruction:"PSRLD Vx,Wx" Encoding:"0x66 0x0F 0xD2 /r"/"RM"
    {
        ND_INS_PSRLD, ND_CAT_SSE, ND_SET_SSE2, 655, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1092 Instruction:"PSRLDQ Ux,Ib" Encoding:"0x66 0x0F 0x73 /3:reg ib"/"MI"
    {
        ND_INS_PSRLDQ, ND_CAT_SSE, ND_SET_SSE2, 656, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_7, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_U, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1093 Instruction:"PSRLQ Nq,Ib" Encoding:"NP 0x0F 0x73 /2:reg ib"/"MI"
    {
        ND_INS_PSRLQ, ND_CAT_MMX, ND_SET_MMX, 657, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_N, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1094 Instruction:"PSRLQ Ux,Ib" Encoding:"0x66 0x0F 0x73 /2:reg ib"/"MI"
    {
        ND_INS_PSRLQ, ND_CAT_SSE, ND_SET_SSE2, 657, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_U, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1095 Instruction:"PSRLQ Pq,Qq" Encoding:"NP 0x0F 0xD3 /r"/"RM"
    {
        ND_INS_PSRLQ, ND_CAT_MMX, ND_SET_MMX, 657, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1096 Instruction:"PSRLQ Vx,Wx" Encoding:"0x66 0x0F 0xD3 /r"/"RM"
    {
        ND_INS_PSRLQ, ND_CAT_SSE, ND_SET_SSE2, 657, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1097 Instruction:"PSRLW Nq,Ib" Encoding:"NP 0x0F 0x71 /2:reg ib"/"MI"
    {
        ND_INS_PSRLW, ND_CAT_MMX, ND_SET_MMX, 658, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_N, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1098 Instruction:"PSRLW Ux,Ib" Encoding:"0x66 0x0F 0x71 /2:reg ib"/"MI"
    {
        ND_INS_PSRLW, ND_CAT_SSE, ND_SET_SSE2, 658, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_U, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1099 Instruction:"PSRLW Pq,Qq" Encoding:"NP 0x0F 0xD1 /r"/"RM"
    {
        ND_INS_PSRLW, ND_CAT_MMX, ND_SET_MMX, 658, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1100 Instruction:"PSRLW Vx,Wx" Encoding:"0x66 0x0F 0xD1 /r"/"RM"
    {
        ND_INS_PSRLW, ND_CAT_SSE, ND_SET_SSE2, 658, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1101 Instruction:"PSUBB Pq,Qq" Encoding:"NP 0x0F 0xF8 /r"/"RM"
    {
        ND_INS_PSUBB, ND_CAT_MMX, ND_SET_MMX, 659, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1102 Instruction:"PSUBB Vx,Wx" Encoding:"0x66 0x0F 0xF8 /r"/"RM"
    {
        ND_INS_PSUBB, ND_CAT_SSE, ND_SET_SSE2, 659, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1103 Instruction:"PSUBD Pq,Qq" Encoding:"NP 0x0F 0xFA /r"/"RM"
    {
        ND_INS_PSUBD, ND_CAT_MMX, ND_SET_MMX, 660, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1104 Instruction:"PSUBD Vx,Wx" Encoding:"0x66 0x0F 0xFA /r"/"RM"
    {
        ND_INS_PSUBD, ND_CAT_SSE, ND_SET_SSE2, 660, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1105 Instruction:"PSUBQ Pq,Qq" Encoding:"NP 0x0F 0xFB /r"/"RM"
    {
        ND_INS_PSUBQ, ND_CAT_MMX, ND_SET_MMX, 661, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1106 Instruction:"PSUBQ Vx,Wx" Encoding:"0x66 0x0F 0xFB /r"/"RM"
    {
        ND_INS_PSUBQ, ND_CAT_SSE, ND_SET_SSE2, 661, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1107 Instruction:"PSUBSB Pq,Qq" Encoding:"NP 0x0F 0xE8 /r"/"RM"
    {
        ND_INS_PSUBSB, ND_CAT_MMX, ND_SET_MMX, 662, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1108 Instruction:"PSUBSB Vx,Wx" Encoding:"0x66 0x0F 0xE8 /r"/"RM"
    {
        ND_INS_PSUBSB, ND_CAT_SSE, ND_SET_SSE2, 662, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1109 Instruction:"PSUBSW Pq,Qq" Encoding:"NP 0x0F 0xE9 /r"/"RM"
    {
        ND_INS_PSUBSW, ND_CAT_MMX, ND_SET_MMX, 663, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1110 Instruction:"PSUBSW Vx,Wx" Encoding:"0x66 0x0F 0xE9 /r"/"RM"
    {
        ND_INS_PSUBSW, ND_CAT_SSE, ND_SET_SSE2, 663, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1111 Instruction:"PSUBUSB Pq,Qq" Encoding:"NP 0x0F 0xD8 /r"/"RM"
    {
        ND_INS_PSUBUSB, ND_CAT_MMX, ND_SET_MMX, 664, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1112 Instruction:"PSUBUSB Vx,Wx" Encoding:"0x66 0x0F 0xD8 /r"/"RM"
    {
        ND_INS_PSUBUSB, ND_CAT_SSE, ND_SET_SSE2, 664, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1113 Instruction:"PSUBUSW Pq,Qq" Encoding:"NP 0x0F 0xD9 /r"/"RM"
    {
        ND_INS_PSUBUSW, ND_CAT_MMX, ND_SET_MMX, 665, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1114 Instruction:"PSUBUSW Vx,Wx" Encoding:"0x66 0x0F 0xD9 /r"/"RM"
    {
        ND_INS_PSUBUSW, ND_CAT_SSE, ND_SET_SSE2, 665, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1115 Instruction:"PSUBW Pq,Qq" Encoding:"NP 0x0F 0xF9 /r"/"RM"
    {
        ND_INS_PSUBW, ND_CAT_MMX, ND_SET_MMX, 666, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1116 Instruction:"PSUBW Vx,Wx" Encoding:"0x66 0x0F 0xF9 /r"/"RM"
    {
        ND_INS_PSUBW, ND_CAT_SSE, ND_SET_SSE2, 666, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1117 Instruction:"PSWAPD Pq,Qq" Encoding:"0x0F 0x0F /r 0xBB"/"RM"
    {
        ND_INS_PSWAPD, ND_CAT_3DNOW, ND_SET_3DNOW, 667, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_3DNOW|ND_FLAG_MODRM, ND_CFF_3DNOW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1118 Instruction:"PTEST Vdq,Wdq" Encoding:"0x66 0x0F 0x38 0x17 /r"/"RM"
    {
        ND_INS_PTEST, ND_CAT_SSE, ND_SET_SSE4, 668, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF,
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1119 Instruction:"PTWRITE Ey" Encoding:"0xF3 0x0F 0xAE /4"/"M"
    {
        ND_INS_PTWRITE, ND_CAT_PTWRITE, ND_SET_PTWRITE, 669, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_NO66|ND_FLAG_MODRM, ND_CFF_PTWRITE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1120 Instruction:"PUNPCKHBW Pq,Qq" Encoding:"NP 0x0F 0x68 /r"/"RM"
    {
        ND_INS_PUNPCKHBW, ND_CAT_MMX, ND_SET_MMX, 670, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1121 Instruction:"PUNPCKHBW Vx,Wx" Encoding:"0x66 0x0F 0x68 /r"/"RM"
    {
        ND_INS_PUNPCKHBW, ND_CAT_SSE, ND_SET_SSE2, 670, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1122 Instruction:"PUNPCKHDQ Pq,Qq" Encoding:"NP 0x0F 0x6A /r"/"RM"
    {
        ND_INS_PUNPCKHDQ, ND_CAT_MMX, ND_SET_MMX, 671, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1123 Instruction:"PUNPCKHDQ Vx,Wx" Encoding:"0x66 0x0F 0x6A /r"/"RM"
    {
        ND_INS_PUNPCKHDQ, ND_CAT_SSE, ND_SET_SSE2, 671, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1124 Instruction:"PUNPCKHQDQ Vx,Wx" Encoding:"0x66 0x0F 0x6D /r"/"RM"
    {
        ND_INS_PUNPCKHQDQ, ND_CAT_SSE, ND_SET_SSE2, 672, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1125 Instruction:"PUNPCKHWD Pq,Qq" Encoding:"NP 0x0F 0x69 /r"/"RM"
    {
        ND_INS_PUNPCKHWD, ND_CAT_MMX, ND_SET_MMX, 673, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1126 Instruction:"PUNPCKHWD Vx,Wx" Encoding:"0x66 0x0F 0x69 /r"/"RM"
    {
        ND_INS_PUNPCKHWD, ND_CAT_SSE, ND_SET_SSE2, 673, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1127 Instruction:"PUNPCKLBW Pq,Qd" Encoding:"NP 0x0F 0x60 /r"/"RM"
    {
        ND_INS_PUNPCKLBW, ND_CAT_MMX, ND_SET_MMX, 674, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1128 Instruction:"PUNPCKLBW Vx,Wx" Encoding:"0x66 0x0F 0x60 /r"/"RM"
    {
        ND_INS_PUNPCKLBW, ND_CAT_SSE, ND_SET_SSE2, 674, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1129 Instruction:"PUNPCKLDQ Pq,Qd" Encoding:"NP 0x0F 0x62 /r"/"RM"
    {
        ND_INS_PUNPCKLDQ, ND_CAT_MMX, ND_SET_MMX, 675, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1130 Instruction:"PUNPCKLDQ Vx,Wx" Encoding:"0x66 0x0F 0x62 /r"/"RM"
    {
        ND_INS_PUNPCKLDQ, ND_CAT_SSE, ND_SET_SSE2, 675, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1131 Instruction:"PUNPCKLQDQ Vx,Wx" Encoding:"0x66 0x0F 0x6C /r"/"RM"
    {
        ND_INS_PUNPCKLQDQ, ND_CAT_SSE, ND_SET_SSE2, 676, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1132 Instruction:"PUNPCKLWD Pq,Qd" Encoding:"NP 0x0F 0x61 /r"/"RM"
    {
        ND_INS_PUNPCKLWD, ND_CAT_MMX, ND_SET_MMX, 677, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1133 Instruction:"PUNPCKLWD Vx,Wx" Encoding:"0x66 0x0F 0x61 /r"/"RM"
    {
        ND_INS_PUNPCKLWD, ND_CAT_SSE, ND_SET_SSE2, 677, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1134 Instruction:"PUSH FS" Encoding:"0x0F 0xA0"/""
    {
        ND_INS_PUSH, ND_CAT_PUSH, ND_SET_I86, 678, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_D64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_SEG_FS, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1135 Instruction:"PUSH GS" Encoding:"0x0F 0xA8"/""
    {
        ND_INS_PUSH, ND_CAT_PUSH, ND_SET_I86, 678, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_D64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_SEG_GS, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1136 Instruction:"PUSH ES" Encoding:"0x06"/""
    {
        ND_INS_PUSH, ND_CAT_PUSH, ND_SET_I86, 678, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_I64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_SEG_ES, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1137 Instruction:"PUSH CS" Encoding:"0x0E"/""
    {
        ND_INS_PUSH, ND_CAT_PUSH, ND_SET_I86, 678, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_I64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_SEG_CS, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1138 Instruction:"PUSH SS" Encoding:"0x16"/""
    {
        ND_INS_PUSH, ND_CAT_PUSH, ND_SET_I86, 678, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_I64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_SEG_SS, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1139 Instruction:"PUSH DS" Encoding:"0x1E"/""
    {
        ND_INS_PUSH, ND_CAT_PUSH, ND_SET_I86, 678, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_I64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_SEG_DS, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1140 Instruction:"PUSH Zv" Encoding:"0x50"/"O"
    {
        ND_INS_PUSH, ND_CAT_PUSH, ND_SET_I86, 678, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_D64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1141 Instruction:"PUSH Zv" Encoding:"0x51"/"O"
    {
        ND_INS_PUSH, ND_CAT_PUSH, ND_SET_I86, 678, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_D64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1142 Instruction:"PUSH Zv" Encoding:"0x52"/"O"
    {
        ND_INS_PUSH, ND_CAT_PUSH, ND_SET_I86, 678, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_D64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1143 Instruction:"PUSH Zv" Encoding:"0x53"/"O"
    {
        ND_INS_PUSH, ND_CAT_PUSH, ND_SET_I86, 678, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_D64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1144 Instruction:"PUSH Zv" Encoding:"0x54"/"O"
    {
        ND_INS_PUSH, ND_CAT_PUSH, ND_SET_I86, 678, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_D64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1145 Instruction:"PUSH Zv" Encoding:"0x55"/"O"
    {
        ND_INS_PUSH, ND_CAT_PUSH, ND_SET_I86, 678, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_D64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1146 Instruction:"PUSH Zv" Encoding:"0x56"/"O"
    {
        ND_INS_PUSH, ND_CAT_PUSH, ND_SET_I86, 678, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_D64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1147 Instruction:"PUSH Zv" Encoding:"0x57"/"O"
    {
        ND_INS_PUSH, ND_CAT_PUSH, ND_SET_I86, 678, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_D64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1148 Instruction:"PUSH Iz" Encoding:"0x68 iz"/"I"
    {
        ND_INS_PUSH, ND_CAT_PUSH, ND_SET_I86, 678, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_D64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_I, ND_OPS_z, ND_OPF_SEX_DWS, ND_OPA_R, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1149 Instruction:"PUSH Ib" Encoding:"0x6A ib"/"I"
    {
        ND_INS_PUSH, ND_CAT_PUSH, ND_SET_I86, 678, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_D64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_I, ND_OPS_b, ND_OPF_SEX_DWS, ND_OPA_R, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1150 Instruction:"PUSH Ev" Encoding:"0xFF /6"/"M"
    {
        ND_INS_PUSH, ND_CAT_PUSH, ND_SET_I86, 678, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_D64|ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1151 Instruction:"PUSHA" Encoding:"ds16 0x60"/""
    {
        ND_INS_PUSHA, ND_CAT_PUSH, ND_SET_I386, 679, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_I64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_REG_BANK, ND_OPS_unknown, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v8, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1152 Instruction:"PUSHAD" Encoding:"ds32 0x60"/""
    {
        ND_INS_PUSHAD, ND_CAT_PUSH, ND_SET_I386, 680, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_I64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_REG_BANK, ND_OPS_unknown, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v8, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1153 Instruction:"PUSHFD Fv" Encoding:"ds32 0x9C"/""
    {
        ND_INS_PUSHF, ND_CAT_PUSH, ND_SET_I86, 681, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_D64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_F, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1154 Instruction:"PUSHFQ Fv" Encoding:"dds64 0x9C"/""
    {
        ND_INS_PUSHF, ND_CAT_PUSH, ND_SET_I86, 682, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_D64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_F, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1155 Instruction:"PUSHFW Fv" Encoding:"ds16 0x9C"/""
    {
        ND_INS_PUSHF, ND_CAT_PUSH, ND_SET_I86, 683, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_D64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_F, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1156 Instruction:"PVALIDATE" Encoding:"0xF2 0x0F 0x01 /0xFF"/""
    {
        ND_INS_PVALIDATE, ND_CAT_SYSTEM, ND_SET_SNP, 684, 
        0, 
        ND_MOD_R0|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 4), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SNP, 
        0,
        0|NDR_RFLAG_OF|NDR_RFLAG_ZF|NDR_RFLAG_AF|NDR_RFLAG_PF|NDR_RFLAG_SF|NDR_RFLAG_CF,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1157 Instruction:"PXOR Pq,Qq" Encoding:"NP 0x0F 0xEF /r"/"RM"
    {
        ND_INS_PXOR, ND_CAT_LOGICAL, ND_SET_MMX, 685, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_MMX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_P, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_Q, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1158 Instruction:"PXOR Vx,Wx" Encoding:"0x66 0x0F 0xEF /r"/"RM"
    {
        ND_INS_PXOR, ND_CAT_LOGICAL, ND_SET_SSE2, 685, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1159 Instruction:"RCL Eb,Ib" Encoding:"0xC0 /2 ib"/"MI"
    {
        ND_INS_RCL, ND_CAT_ROTATE, ND_SET_I86, 686, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1160 Instruction:"RCL Ev,Ib" Encoding:"0xC1 /2 ib"/"MI"
    {
        ND_INS_RCL, ND_CAT_ROTATE, ND_SET_I86, 686, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1161 Instruction:"RCL Eb,1" Encoding:"0xD0 /2"/"M1"
    {
        ND_INS_RCL, ND_CAT_ROTATE, ND_SET_I86, 686, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_CONST_1, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1162 Instruction:"RCL Ev,1" Encoding:"0xD1 /2"/"M1"
    {
        ND_INS_RCL, ND_CAT_ROTATE, ND_SET_I86, 686, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_CONST_1, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1163 Instruction:"RCL Eb,CL" Encoding:"0xD2 /2"/"MC"
    {
        ND_INS_RCL, ND_CAT_ROTATE, ND_SET_I86, 686, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1164 Instruction:"RCL Ev,CL" Encoding:"0xD3 /2"/"MC"
    {
        ND_INS_RCL, ND_CAT_ROTATE, ND_SET_I86, 686, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1165 Instruction:"RCPPS Vps,Wps" Encoding:"NP 0x0F 0x53 /r"/"RM"
    {
        ND_INS_RCPPS, ND_CAT_SSE, ND_SET_SSE, 687, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1166 Instruction:"RCPSS Vss,Wss" Encoding:"0xF3 0x0F 0x53 /r"/"RM"
    {
        ND_INS_RCPSS, ND_CAT_SSE, ND_SET_SSE, 688, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ss, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1167 Instruction:"RCR Eb,Ib" Encoding:"0xC0 /3 ib"/"MI"
    {
        ND_INS_RCR, ND_CAT_ROTATE, ND_SET_I86, 689, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1168 Instruction:"RCR Ev,Ib" Encoding:"0xC1 /3 ib"/"MI"
    {
        ND_INS_RCR, ND_CAT_ROTATE, ND_SET_I86, 689, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1169 Instruction:"RCR Eb,1" Encoding:"0xD0 /3"/"M1"
    {
        ND_INS_RCR, ND_CAT_ROTATE, ND_SET_I86, 689, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_CONST_1, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1170 Instruction:"RCR Ev,1" Encoding:"0xD1 /3"/"M1"
    {
        ND_INS_RCR, ND_CAT_ROTATE, ND_SET_I86, 689, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_CONST_1, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1171 Instruction:"RCR Eb,CL" Encoding:"0xD2 /3"/"MC"
    {
        ND_INS_RCR, ND_CAT_ROTATE, ND_SET_I86, 689, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1172 Instruction:"RCR Ev,CL" Encoding:"0xD3 /3"/"MC"
    {
        ND_INS_RCR, ND_CAT_ROTATE, ND_SET_I86, 689, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1173 Instruction:"RDFSBASE Ry" Encoding:"o64 0xF3 0x0F 0xAE /0:reg"/"M"
    {
        ND_INS_RDFSBASE, ND_CAT_RDWRFSGS, ND_SET_RDWRFSGS, 690, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_O64, ND_CFF_RDWRFSGS, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_MSR_FSBASE, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1174 Instruction:"RDGSBASE Ry" Encoding:"o64 0xF3 0x0F 0xAE /1:reg"/"M"
    {
        ND_INS_RDGSBASE, ND_CAT_RDWRFSGS, ND_SET_RDWRFSGS, 691, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_O64, ND_CFF_RDWRFSGS, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_MSR_GSBASE, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1175 Instruction:"RDMSR" Encoding:"0x0F 0x32"/""
    {
        ND_INS_RDMSR, ND_CAT_SYSTEM, ND_SET_PENTIUMREAL, 692, 
        0, 
        ND_MOD_R0|ND_MOD_REAL|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 4), 0, 0, 0, 0, 0, 0, 0, ND_CFF_MSR, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_MSR, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1176 Instruction:"RDMSRLIST" Encoding:"0xF2 0x0F 0x01 /0xC6"/""
    {
        ND_INS_RDMSRLIST, ND_CAT_SYSTEM, ND_SET_MSRLIST, 693, 
        0, 
        ND_MOD_R0|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 3), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_O64, ND_CFF_MSRLIST, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_MEM_SMSRT, ND_OPS_4096, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_MEM_DMSRT, ND_OPS_4096, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1177 Instruction:"RDPID Ryf" Encoding:"0xF3 0x0F 0xC7 /7:reg"/"M"
    {
        ND_INS_RDPID, ND_CAT_RDPID, ND_SET_RDPID, 694, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_RDPID, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_yf, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_MSR_TSCAUX, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1178 Instruction:"RDPKRU" Encoding:"NP 0x0F 0x01 /0xEE"/""
    {
        ND_INS_RDPKRU, ND_CAT_MISC, ND_SET_PKU, 695, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 4), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_PKU, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rDX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_PKRU, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1179 Instruction:"RDPMC" Encoding:"0x0F 0x33"/""
    {
        ND_INS_RDPMC, ND_CAT_SYSTEM, ND_SET_RDPMC, 696, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 4), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_MSR, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1180 Instruction:"RDPRU" Encoding:"0x0F 0x01 /0xFD"/""
    {
        ND_INS_RDPRU, ND_CAT_MISC, ND_SET_RDPRU, 697, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 4), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_RDPRU, 
        0,
        0|NDR_RFLAG_CF,
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1181 Instruction:"RDRAND Rv" Encoding:"0x0F 0xC7 /6:reg"/"M"
    {
        ND_INS_RDRAND, ND_CAT_RDRAND, ND_SET_RDRAND, 698, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_RDRAND, 
        0,
        0|NDR_RFLAG_CF,
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_R, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1182 Instruction:"RDRAND Rv" Encoding:"0x66 0x0F 0xC7 /6:reg"/"M"
    {
        ND_INS_RDRAND, ND_CAT_RDRAND, ND_SET_RDRAND, 698, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_S66|ND_FLAG_MODRM, ND_CFF_RDRAND, 
        0,
        0|NDR_RFLAG_CF,
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_R, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1183 Instruction:"RDSEED Rv" Encoding:"0x0F 0xC7 /7:reg"/"M"
    {
        ND_INS_RDSEED, ND_CAT_RDSEED, ND_SET_RDSEED, 699, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_RDSEED, 
        0,
        0|NDR_RFLAG_CF,
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_R, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1184 Instruction:"RDSEED Rv" Encoding:"0x66 0x0F 0xC7 /7:reg"/"M"
    {
        ND_INS_RDSEED, ND_CAT_RDSEED, ND_SET_RDSEED, 699, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_S66|ND_FLAG_MODRM, ND_CFF_RDSEED, 
        0,
        0|NDR_RFLAG_CF,
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_R, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1185 Instruction:"RDSHR Ed" Encoding:"cyrix 0x0F 0x36 /r"/"M"
    {
        ND_INS_RDSHR, ND_CAT_SYSTEM, ND_SET_CYRIX, 700, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1186 Instruction:"RDSSPD Rd" Encoding:"cet a0xF3 0x0F 0x1E /1:reg"/"M"
    {
        ND_INS_RSSSP, ND_CAT_CET, ND_SET_CET_SS, 701, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_CET_SS, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_d, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_SSP, ND_OPS_yf, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1187 Instruction:"RDSSPQ Rq" Encoding:"cet a0xF3 rexw 0x0F 0x1E /1:reg"/"M"
    {
        ND_INS_RSSSP, ND_CAT_CET, ND_SET_CET_SS, 702, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_CET_SS, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_SSP, ND_OPS_yf, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1188 Instruction:"RDTSC" Encoding:"0x0F 0x31"/""
    {
        ND_INS_RDTSC, ND_CAT_SYSTEM, ND_SET_PENTIUMREAL, 703, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 3), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_MSR_TSC, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1189 Instruction:"RDTSCP" Encoding:"0x0F 0x01 /0xF9"/""
    {
        ND_INS_RDTSCP, ND_CAT_SYSTEM, ND_SET_RDTSCP, 704, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 5), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_RDTSCP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_MSR_TSC, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_MSR_TSCAUX, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1190 Instruction:"RETF Iw" Encoding:"0xCA iw"/"I"
    {
        ND_INS_RETF, ND_CAT_RET, ND_SET_I86, 705, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 4), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_I, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SEG_CS, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v2, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_MEM_SHSP, ND_OPS_v2, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1191 Instruction:"RETF" Encoding:"0xCB"/""
    {
        ND_INS_RETF, ND_CAT_RET, ND_SET_I86, 705, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 4), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_SEG_CS, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v2, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_MEM_SHSP, ND_OPS_v2, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1192 Instruction:"RETN Iw" Encoding:"0xC2 iw"/"I"
    {
        ND_INS_RETN, ND_CAT_RET, ND_SET_I86, 706, 
        ND_PREF_BND, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 4), 0, 0, 0, 0, 0, 0, ND_FLAG_F64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_I, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rSP, ND_OPS_ssz, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_MEM_SHSP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1193 Instruction:"RETN" Encoding:"0xC3"/""
    {
        ND_INS_RETN, ND_CAT_RET, ND_SET_I86, 706, 
        ND_PREF_BND, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 3), 0, 0, 0, 0, 0, 0, ND_FLAG_F64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_MEM_SHSP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1194 Instruction:"RMPADJUST" Encoding:"0xF3 0x0F 0x01 /0xFE"/""
    {
        ND_INS_RMPADJUST, ND_CAT_SYSTEM, ND_SET_SNP, 707, 
        0, 
        ND_MOD_R0|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 5), 0, 0, 0, 0, 0, 0, ND_FLAG_I67|ND_FLAG_MODRM|ND_FLAG_O64, ND_CFF_SNP, 
        0,
        0|NDR_RFLAG_OF|NDR_RFLAG_ZF|NDR_RFLAG_AF|NDR_RFLAG_PF|NDR_RFLAG_SF,
        0,
        0,
        {
            OP(ND_OPT_MEM_rAX, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1195 Instruction:"RMPQUERY" Encoding:"0xF3 0x0F 0x01 /0xFD"/""
    {
        ND_INS_RMPQUERY, ND_CAT_SYSTEM, ND_SET_SNP, 708, 
        0, 
        ND_MOD_R0|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 5), 0, 0, 0, 0, 0, 0, ND_FLAG_I67|ND_FLAG_MODRM|ND_FLAG_O64, ND_CFF_RMPQUERY, 
        0,
        0|NDR_RFLAG_OF|NDR_RFLAG_ZF|NDR_RFLAG_AF|NDR_RFLAG_PF|NDR_RFLAG_SF,
        0,
        0,
        {
            OP(ND_OPT_MEM_rAX, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1196 Instruction:"RMPUPDATE" Encoding:"0xF2 0x0F 0x01 /0xFE"/""
    {
        ND_INS_RMPUPDATE, ND_CAT_SYSTEM, ND_SET_SNP, 709, 
        0, 
        ND_MOD_R0|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 3), 0, 0, 0, 0, 0, 0, ND_FLAG_I67|ND_FLAG_MODRM|ND_FLAG_O64, ND_CFF_SNP, 
        0,
        0|NDR_RFLAG_OF|NDR_RFLAG_ZF|NDR_RFLAG_AF|NDR_RFLAG_PF|NDR_RFLAG_SF,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_MEM_rCX, ND_OPS_dq, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1197 Instruction:"ROL Eb,Ib" Encoding:"0xC0 /0 ib"/"MI"
    {
        ND_INS_ROL, ND_CAT_ROTATE, ND_SET_I86, 710, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1198 Instruction:"ROL Ev,Ib" Encoding:"0xC1 /0 ib"/"MI"
    {
        ND_INS_ROL, ND_CAT_ROTATE, ND_SET_I86, 710, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1199 Instruction:"ROL Eb,1" Encoding:"0xD0 /0"/"M1"
    {
        ND_INS_ROL, ND_CAT_ROTATE, ND_SET_I86, 710, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_CONST_1, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1200 Instruction:"ROL Ev,1" Encoding:"0xD1 /0"/"M1"
    {
        ND_INS_ROL, ND_CAT_ROTATE, ND_SET_I86, 710, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_CONST_1, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1201 Instruction:"ROL Eb,CL" Encoding:"0xD2 /0"/"MC"
    {
        ND_INS_ROL, ND_CAT_ROTATE, ND_SET_I86, 710, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1202 Instruction:"ROL Ev,CL" Encoding:"0xD3 /0"/"MC"
    {
        ND_INS_ROL, ND_CAT_ROTATE, ND_SET_I86, 710, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1203 Instruction:"ROR Eb,Ib" Encoding:"0xC0 /1 ib"/"MI"
    {
        ND_INS_ROR, ND_CAT_ROTATE, ND_SET_I86, 711, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1204 Instruction:"ROR Ev,Ib" Encoding:"0xC1 /1 ib"/"MI"
    {
        ND_INS_ROR, ND_CAT_ROTATE, ND_SET_I86, 711, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1205 Instruction:"ROR Eb,1" Encoding:"0xD0 /1"/"M1"
    {
        ND_INS_ROR, ND_CAT_ROTATE, ND_SET_I86, 711, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_CONST_1, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1206 Instruction:"ROR Ev,1" Encoding:"0xD1 /1"/"M1"
    {
        ND_INS_ROR, ND_CAT_ROTATE, ND_SET_I86, 711, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_CONST_1, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1207 Instruction:"ROR Eb,CL" Encoding:"0xD2 /1"/"MC"
    {
        ND_INS_ROR, ND_CAT_ROTATE, ND_SET_I86, 711, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1208 Instruction:"ROR Ev,CL" Encoding:"0xD3 /1"/"MC"
    {
        ND_INS_ROR, ND_CAT_ROTATE, ND_SET_I86, 711, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1209 Instruction:"RORX Gy,Ey,Ib" Encoding:"vex m:3 p:3 l:0 w:x 0xF0 /r ib"/"RMI"
    {
        ND_INS_RORX, ND_CAT_BMI2, ND_SET_BMI2, 712, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_13, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_BMI2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1210 Instruction:"ROUNDPD Vx,Wx,Ib" Encoding:"0x66 0x0F 0x3A 0x09 /r ib"/"RMI"
    {
        ND_INS_ROUNDPD, ND_CAT_SSE, ND_SET_SSE4, 713, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1211 Instruction:"ROUNDPS Vx,Wx,Ib" Encoding:"0x66 0x0F 0x3A 0x08 /r ib"/"RMI"
    {
        ND_INS_ROUNDPS, ND_CAT_SSE, ND_SET_SSE4, 714, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1212 Instruction:"ROUNDSD Vsd,Wsd,Ib" Encoding:"0x66 0x0F 0x3A 0x0B /r ib"/"RMI"
    {
        ND_INS_ROUNDSD, ND_CAT_SSE, ND_SET_SSE4, 715, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_sd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1213 Instruction:"ROUNDSS Vss,Wss,Ib" Encoding:"0x66 0x0F 0x3A 0x0A /r ib"/"RMI"
    {
        ND_INS_ROUNDSS, ND_CAT_SSE, ND_SET_SSE4, 716, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ss, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1214 Instruction:"RSDC Sw,Ms" Encoding:"cyrix 0x0F 0x79 /r:mem"/"RM"
    {
        ND_INS_RSDC, ND_CAT_SEGOP, ND_SET_CYRIX_SMM, 717, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_S, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_s, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1215 Instruction:"RSLDT Ms" Encoding:"cyrix 0x0F 0x7B /r:mem"/"M"
    {
        ND_INS_RSLDT, ND_CAT_SEGOP, ND_SET_CYRIX_SMM, 718, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_s, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1216 Instruction:"RSM" Encoding:"0x0F 0xAA"/""
    {
        ND_INS_RSM, ND_CAT_SYSRET, ND_SET_I486, 719, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 3), 0, 0, 0, 0, 0, 0, ND_FLAG_SERIAL, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_SEG_CS, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1217 Instruction:"RSQRTPS Vps,Wps" Encoding:"NP 0x0F 0x52 /r"/"RM"
    {
        ND_INS_RSQRTPS, ND_CAT_SSE, ND_SET_SSE, 720, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1218 Instruction:"RSQRTSS Vss,Wss" Encoding:"0xF3 0x0F 0x52 /r"/"RM"
    {
        ND_INS_RSQRTSS, ND_CAT_SSE, ND_SET_SSE, 721, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ss, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1219 Instruction:"RSTORSSP Mq" Encoding:"0xF3 0x0F 0x01 /5:mem"/"M"
    {
        ND_INS_RSTORSSP, ND_CAT_CET, ND_SET_CET_SS, 722, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_SHS|ND_FLAG_MODRM, ND_CFF_CET_SS, 
        0,
        0|NDR_RFLAG_CF,
        0,
        0|NDR_RFLAG_ZF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_OF|NDR_RFLAG_SF,
        {
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_SSP, ND_OPS_yf, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1220 Instruction:"RSTS Ms" Encoding:"cyrix 0x0F 0x7D /r:mem"/"M"
    {
        ND_INS_RSTS, ND_CAT_SEGOP, ND_SET_CYRIX_SMM, 723, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_s, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1221 Instruction:"SAHF" Encoding:"0x9E"/""
    {
        ND_INS_SAHF, ND_CAT_FLAGOP, ND_SET_I86, 724, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 2), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0,
        0,
        {
            OP(ND_OPT_GPR_AH, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1222 Instruction:"SAL Eb,Ib" Encoding:"0xC0 /6 ib"/"MI"
    {
        ND_INS_SAL, ND_CAT_SHIFT, ND_SET_I86, 725, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1223 Instruction:"SAL Ev,Ib" Encoding:"0xC1 /6 ib"/"MI"
    {
        ND_INS_SAL, ND_CAT_SHIFT, ND_SET_I86, 725, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1224 Instruction:"SAL Eb,1" Encoding:"0xD0 /6"/"M1"
    {
        ND_INS_SAL, ND_CAT_SHIFT, ND_SET_I86, 725, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_CONST_1, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1225 Instruction:"SAL Ev,1" Encoding:"0xD1 /6"/"M1"
    {
        ND_INS_SAL, ND_CAT_SHIFT, ND_SET_I86, 725, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_CONST_1, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1226 Instruction:"SAL Eb,CL" Encoding:"0xD2 /6"/"MC"
    {
        ND_INS_SAL, ND_CAT_SHIFT, ND_SET_I86, 725, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1227 Instruction:"SAL Ev,CL" Encoding:"0xD3 /6"/"MC"
    {
        ND_INS_SAL, ND_CAT_SHIFT, ND_SET_I86, 725, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1228 Instruction:"SALC" Encoding:"0xD6"/""
    {
        ND_INS_SALC, ND_CAT_FLAGOP, ND_SET_I86, 726, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 2), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_CF,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1229 Instruction:"SAR Eb,Ib" Encoding:"0xC0 /7 ib"/"MI"
    {
        ND_INS_SAR, ND_CAT_SHIFT, ND_SET_I86, 727, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1230 Instruction:"SAR Ev,Ib" Encoding:"0xC1 /7 ib"/"MI"
    {
        ND_INS_SAR, ND_CAT_SHIFT, ND_SET_I86, 727, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1231 Instruction:"SAR Eb,1" Encoding:"0xD0 /7"/"M1"
    {
        ND_INS_SAR, ND_CAT_SHIFT, ND_SET_I86, 727, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_CONST_1, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1232 Instruction:"SAR Ev,1" Encoding:"0xD1 /7"/"M1"
    {
        ND_INS_SAR, ND_CAT_SHIFT, ND_SET_I86, 727, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_CONST_1, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1233 Instruction:"SAR Eb,CL" Encoding:"0xD2 /7"/"MC"
    {
        ND_INS_SAR, ND_CAT_SHIFT, ND_SET_I86, 727, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1234 Instruction:"SAR Ev,CL" Encoding:"0xD3 /7"/"MC"
    {
        ND_INS_SAR, ND_CAT_SHIFT, ND_SET_I86, 727, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1235 Instruction:"SARX Gy,Ey,By" Encoding:"vex m:2 p:2 l:0 w:x 0xF7 /r"/"RMV"
    {
        ND_INS_SARX, ND_CAT_BMI2, ND_SET_BMI2, 728, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_13, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_BMI2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1236 Instruction:"SAVEPREVSSP" Encoding:"0xF3 0x0F 0x01 /0xEA"/""
    {
        ND_INS_SAVEPREVSSP, ND_CAT_CET, ND_SET_CET_SS, 729, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_CET_SS, 
        0|NDR_RFLAG_CF,
        0,
        0,
        0,
        {
            OP(ND_OPT_MEM_SHS, ND_OPS_12, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_SSP, ND_OPS_yf, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1237 Instruction:"SBB Eb,Gb" Encoding:"0x18 /r"/"MR"
    {
        ND_INS_SBB, ND_CAT_ARITH, ND_SET_I86, 730, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1238 Instruction:"SBB Ev,Gv" Encoding:"0x19 /r"/"MR"
    {
        ND_INS_SBB, ND_CAT_ARITH, ND_SET_I86, 730, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1239 Instruction:"SBB Gb,Eb" Encoding:"0x1A /r"/"RM"
    {
        ND_INS_SBB, ND_CAT_ARITH, ND_SET_I86, 730, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1240 Instruction:"SBB Gv,Ev" Encoding:"0x1B /r"/"RM"
    {
        ND_INS_SBB, ND_CAT_ARITH, ND_SET_I86, 730, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1241 Instruction:"SBB AL,Ib" Encoding:"0x1C ib"/"I"
    {
        ND_INS_SBB, ND_CAT_ARITH, ND_SET_I86, 730, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1242 Instruction:"SBB rAX,Iz" Encoding:"0x1D iz"/"I"
    {
        ND_INS_SBB, ND_CAT_ARITH, ND_SET_I86, 730, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_z, ND_OPF_SEX_OP1, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1243 Instruction:"SBB Eb,Ib" Encoding:"0x80 /3 ib"/"MI"
    {
        ND_INS_SBB, ND_CAT_ARITH, ND_SET_I86, 730, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1244 Instruction:"SBB Ev,Iz" Encoding:"0x81 /3 iz"/"MI"
    {
        ND_INS_SBB, ND_CAT_ARITH, ND_SET_I86, 730, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_z, ND_OPF_SEX_OP1, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1245 Instruction:"SBB Eb,Ib" Encoding:"0x82 /3 iz"/"MI"
    {
        ND_INS_SBB, ND_CAT_ARITH, ND_SET_I86, 730, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_I64, 0, 
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, ND_OPF_SEX_OP1, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1246 Instruction:"SBB Ev,Ib" Encoding:"0x83 /3 ib"/"MI"
    {
        ND_INS_SBB, ND_CAT_ARITH, ND_SET_I86, 730, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_CF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, ND_OPF_SEX_OP1, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1247 Instruction:"SCASB AL,Yb" Encoding:"0xAE"/""
    {
        ND_INS_SCAS, ND_CAT_STRINGOP, ND_SET_I86, 731, 
        ND_PREF_REPC, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 2), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_DF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_Y, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rDI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1248 Instruction:"SCASB AL,Yb" Encoding:"rep 0xAE"/""
    {
        ND_INS_SCAS, ND_CAT_STRINGOP, ND_SET_I86, 731, 
        ND_PREF_REPC, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 3), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_ZF|NDR_RFLAG_DF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_Y, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_CR, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rDI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1249 Instruction:"SCASD EAX,Yv" Encoding:"ds32 0xAF"/""
    {
        ND_INS_SCAS, ND_CAT_STRINGOP, ND_SET_I86, 732, 
        ND_PREF_REPC, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 2), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_DF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_Y, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rDI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1250 Instruction:"SCASD EAX,Yv" Encoding:"rep ds32 0xAF"/""
    {
        ND_INS_SCAS, ND_CAT_STRINGOP, ND_SET_I86, 732, 
        ND_PREF_REPC, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 3), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_ZF|NDR_RFLAG_DF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_Y, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CR, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rDI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1251 Instruction:"SCASQ RAX,Yv" Encoding:"ds64 0xAF"/""
    {
        ND_INS_SCAS, ND_CAT_STRINGOP, ND_SET_I86, 733, 
        ND_PREF_REPC, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 2), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_DF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_Y, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rDI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1252 Instruction:"SCASQ RAX,Yv" Encoding:"rep ds64 0xAF"/""
    {
        ND_INS_SCAS, ND_CAT_STRINGOP, ND_SET_I86, 733, 
        ND_PREF_REPC, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 3), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_ZF|NDR_RFLAG_DF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_Y, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CR, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rDI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1253 Instruction:"SCASW AX,Yv" Encoding:"ds16 0xAF"/""
    {
        ND_INS_SCAS, ND_CAT_STRINGOP, ND_SET_I86, 734, 
        ND_PREF_REPC, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 2), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_DF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_Y, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rDI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1254 Instruction:"SCASW AX,Yv" Encoding:"rep ds16 0xAF"/""
    {
        ND_INS_SCAS, ND_CAT_STRINGOP, ND_SET_I86, 734, 
        ND_PREF_REPC, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 3), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_ZF|NDR_RFLAG_DF,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_Y, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CR, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rDI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1255 Instruction:"SEAMCALL" Encoding:"0x66 0x0F 0x01 /0xCF"/""
    {
        ND_INS_SEAMCALL, ND_CAT_TDX, ND_SET_TDX, 735, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXN_SEAM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_O64, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF,
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1256 Instruction:"SEAMOPS" Encoding:"0x66 0x0F 0x01 /0xCE"/""
    {
        ND_INS_SEAMOPS, ND_CAT_TDX, ND_SET_TDX, 736, 
        0, 
        ND_MOD_R0|ND_MOD_LONG|ND_MOD_VMXR_SEAM|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 5), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_O64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rR8, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rR9, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1257 Instruction:"SEAMRET" Encoding:"0x66 0x0F 0x01 /0xCD"/""
    {
        ND_INS_SEAMRET, ND_CAT_TDX, ND_SET_TDX, 737, 
        0, 
        ND_MOD_R0|ND_MOD_LONG|ND_MOD_VMXR_SEAM|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_O64, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF,
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            0 
        },
    }, 

    // Pos:1258 Instruction:"SENDUIPI Rq" Encoding:"0xF3 0x0F 0xC7 /6:reg"/"M"
    {
        ND_INS_SENDUIPI, ND_CAT_UINTR, ND_SET_UINTR, 738, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_O64, ND_CFF_UINTR, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_q, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1259 Instruction:"SERIALIZE" Encoding:"NP 0x0F 0x01 /0xE8"/""
    {
        ND_INS_SERIALIZE, ND_CAT_MISC, ND_SET_SERIALIZE, 739, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_SERIAL|ND_FLAG_MODRM, ND_CFF_SERIALIZE, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:1260 Instruction:"SETBE Eb" Encoding:"0x0F 0x96 /r"/"M"
    {
        ND_INS_SETcc, ND_CAT_BITBYTE, ND_SET_I386, 740, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1261 Instruction:"SETC Eb" Encoding:"0x0F 0x92 /r"/"M"
    {
        ND_INS_SETcc, ND_CAT_BITBYTE, ND_SET_I386, 741, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_CF,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1262 Instruction:"SETL Eb" Encoding:"0x0F 0x9C /r"/"M"
    {
        ND_INS_SETcc, ND_CAT_BITBYTE, ND_SET_I386, 742, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1263 Instruction:"SETLE Eb" Encoding:"0x0F 0x9E /r"/"M"
    {
        ND_INS_SETcc, ND_CAT_BITBYTE, ND_SET_I386, 743, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_SF|NDR_RFLAG_ZF|NDR_RFLAG_OF,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1264 Instruction:"SETNBE Eb" Encoding:"0x0F 0x97 /r"/"M"
    {
        ND_INS_SETcc, ND_CAT_BITBYTE, ND_SET_I386, 744, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1265 Instruction:"SETNC Eb" Encoding:"0x0F 0x93 /r"/"M"
    {
        ND_INS_SETcc, ND_CAT_BITBYTE, ND_SET_I386, 745, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_CF,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1266 Instruction:"SETNL Eb" Encoding:"0x0F 0x9D /r"/"M"
    {
        ND_INS_SETcc, ND_CAT_BITBYTE, ND_SET_I386, 746, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1267 Instruction:"SETNLE Eb" Encoding:"0x0F 0x9F /r"/"M"
    {
        ND_INS_SETcc, ND_CAT_BITBYTE, ND_SET_I386, 747, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_SF|NDR_RFLAG_ZF|NDR_RFLAG_OF,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1268 Instruction:"SETNO Eb" Encoding:"0x0F 0x91 /r"/"M"
    {
        ND_INS_SETcc, ND_CAT_BITBYTE, ND_SET_I386, 748, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_OF,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1269 Instruction:"SETNP Eb" Encoding:"0x0F 0x9B /r"/"M"
    {
        ND_INS_SETcc, ND_CAT_BITBYTE, ND_SET_I386, 749, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_PF,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1270 Instruction:"SETNS Eb" Encoding:"0x0F 0x99 /r"/"M"
    {
        ND_INS_SETcc, ND_CAT_BITBYTE, ND_SET_I386, 750, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_SF,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1271 Instruction:"SETNZ Eb" Encoding:"0x0F 0x95 /r"/"M"
    {
        ND_INS_SETcc, ND_CAT_BITBYTE, ND_SET_I386, 751, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_ZF,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1272 Instruction:"SETO Eb" Encoding:"0x0F 0x90 /r"/"M"
    {
        ND_INS_SETcc, ND_CAT_BITBYTE, ND_SET_I386, 752, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_OF,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1273 Instruction:"SETP Eb" Encoding:"0x0F 0x9A /r"/"M"
    {
        ND_INS_SETcc, ND_CAT_BITBYTE, ND_SET_I386, 753, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_PF,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1274 Instruction:"SETS Eb" Encoding:"0x0F 0x98 /r"/"M"
    {
        ND_INS_SETcc, ND_CAT_BITBYTE, ND_SET_I386, 754, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_SF,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1275 Instruction:"SETSSBSY" Encoding:"0xF3 0x0F 0x01 /0xE8"/""
    {
        ND_INS_SETSSBSY, ND_CAT_CET, ND_SET_CET_SS, 755, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_SHS|ND_FLAG_MODRM, ND_CFF_CET_SS, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_MEM_SHS0, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_SSP, ND_OPS_yf, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1276 Instruction:"SETZ Eb" Encoding:"0x0F 0x94 /r"/"M"
    {
        ND_INS_SETcc, ND_CAT_BITBYTE, ND_SET_I386, 756, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_COND|ND_FLAG_MODRM, 0, 
        0|NDR_RFLAG_ZF,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1277 Instruction:"SFENCE" Encoding:"NP 0x0F 0xAE /7:reg"/""
    {
        ND_INS_SFENCE, ND_CAT_MISC, ND_SET_SSE2, 757, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:1278 Instruction:"SGDT Ms" Encoding:"0x0F 0x01 /0:mem"/"M"
    {
        ND_INS_SGDT, ND_CAT_SYSTEM, ND_SET_I286REAL, 758, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_s, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_SYS_GDTR, ND_OPS_s, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1279 Instruction:"SHA1MSG1 Vdq,Wdq" Encoding:"NP 0x0F 0x38 0xC9 /r"/"RM"
    {
        ND_INS_SHA1MSG1, ND_CAT_SHA, ND_SET_SHA, 759, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SHA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1280 Instruction:"SHA1MSG2 Vdq,Wdq" Encoding:"NP 0x0F 0x38 0xCA /r"/"RM"
    {
        ND_INS_SHA1MSG2, ND_CAT_SHA, ND_SET_SHA, 760, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SHA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1281 Instruction:"SHA1NEXTE Vdq,Wdq" Encoding:"NP 0x0F 0x38 0xC8 /r"/"RM"
    {
        ND_INS_SHA1NEXTE, ND_CAT_SHA, ND_SET_SHA, 761, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SHA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1282 Instruction:"SHA1RNDS4 Vdq,Wdq,Ib" Encoding:"NP 0x0F 0x3A 0xCC /r ib"/"RMI"
    {
        ND_INS_SHA1RNDS4, ND_CAT_SHA, ND_SET_SHA, 762, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SHA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1283 Instruction:"SHA256MSG1 Vdq,Wdq" Encoding:"NP 0x0F 0x38 0xCC /r"/"RM"
    {
        ND_INS_SHA256MSG1, ND_CAT_SHA, ND_SET_SHA, 763, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SHA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1284 Instruction:"SHA256MSG2 Vdq,Wdq" Encoding:"NP 0x0F 0x38 0xCD /r"/"RM"
    {
        ND_INS_SHA256MSG2, ND_CAT_SHA, ND_SET_SHA, 764, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SHA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1285 Instruction:"SHA256RNDS2 Vdq,Wdq" Encoding:"NP 0x0F 0x38 0xCB /r"/"RM"
    {
        ND_INS_SHA256RNDS2, ND_CAT_SHA, ND_SET_SHA, 765, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SHA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SSE_XMM0, ND_OPS_dq, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1286 Instruction:"SHL Eb,Ib" Encoding:"0xC0 /4 ib"/"MI"
    {
        ND_INS_SHL, ND_CAT_SHIFT, ND_SET_I86, 766, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1287 Instruction:"SHL Ev,Ib" Encoding:"0xC1 /4 ib"/"MI"
    {
        ND_INS_SHL, ND_CAT_SHIFT, ND_SET_I86, 766, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1288 Instruction:"SHL Eb,1" Encoding:"0xD0 /4"/"M1"
    {
        ND_INS_SHL, ND_CAT_SHIFT, ND_SET_I86, 766, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_CONST_1, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1289 Instruction:"SHL Ev,1" Encoding:"0xD1 /4"/"M1"
    {
        ND_INS_SHL, ND_CAT_SHIFT, ND_SET_I86, 766, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_CONST_1, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1290 Instruction:"SHL Eb,CL" Encoding:"0xD2 /4"/"MC"
    {
        ND_INS_SHL, ND_CAT_SHIFT, ND_SET_I86, 766, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1291 Instruction:"SHL Ev,CL" Encoding:"0xD3 /4"/"MC"
    {
        ND_INS_SHL, ND_CAT_SHIFT, ND_SET_I86, 766, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1292 Instruction:"SHLD Ev,Gv,Ib" Encoding:"0x0F 0xA4 /r ib"/"MRI"
    {
        ND_INS_SHLD, ND_CAT_SHIFT, ND_SET_I386, 767, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_CF|NDR_RFLAG_AF|NDR_RFLAG_OF,
        0|NDR_RFLAG_CF|NDR_RFLAG_AF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1293 Instruction:"SHLD Ev,Gv,CL" Encoding:"0x0F 0xA5 /r"/"MRC"
    {
        ND_INS_SHLD, ND_CAT_SHIFT, ND_SET_I386, 767, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_CF|NDR_RFLAG_AF|NDR_RFLAG_OF,
        0|NDR_RFLAG_CF|NDR_RFLAG_AF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1294 Instruction:"SHLX Gy,Ey,By" Encoding:"vex m:2 p:1 l:0 w:x 0xF7 /r"/"RMV"
    {
        ND_INS_SHLX, ND_CAT_BMI2, ND_SET_BMI2, 768, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_13, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_BMI2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1295 Instruction:"SHR Eb,Ib" Encoding:"0xC0 /5 ib"/"MI"
    {
        ND_INS_SHR, ND_CAT_SHIFT, ND_SET_I86, 769, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1296 Instruction:"SHR Ev,Ib" Encoding:"0xC1 /5 ib"/"MI"
    {
        ND_INS_SHR, ND_CAT_SHIFT, ND_SET_I86, 769, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1297 Instruction:"SHR Eb,1" Encoding:"0xD0 /5"/"M1"
    {
        ND_INS_SHR, ND_CAT_SHIFT, ND_SET_I86, 769, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_CONST_1, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1298 Instruction:"SHR Ev,1" Encoding:"0xD1 /5"/"M1"
    {
        ND_INS_SHR, ND_CAT_SHIFT, ND_SET_I86, 769, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_CONST_1, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1299 Instruction:"SHR Eb,CL" Encoding:"0xD2 /5"/"MC"
    {
        ND_INS_SHR, ND_CAT_SHIFT, ND_SET_I86, 769, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1300 Instruction:"SHR Ev,CL" Encoding:"0xD3 /5"/"MC"
    {
        ND_INS_SHR, ND_CAT_SHIFT, ND_SET_I86, 769, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1301 Instruction:"SHRD Ev,Gv,Ib" Encoding:"0x0F 0xAC /r ib"/"MRI"
    {
        ND_INS_SHRD, ND_CAT_SHIFT, ND_SET_I386, 770, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_CF|NDR_RFLAG_AF|NDR_RFLAG_OF,
        0|NDR_RFLAG_CF|NDR_RFLAG_AF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1302 Instruction:"SHRD Ev,Gv,CL" Encoding:"0x0F 0xAD /r"/"MRC"
    {
        ND_INS_SHRD, ND_CAT_SHIFT, ND_SET_I386, 770, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_CF|NDR_RFLAG_AF|NDR_RFLAG_OF,
        0|NDR_RFLAG_CF|NDR_RFLAG_AF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1303 Instruction:"SHRX Gy,Ey,By" Encoding:"vex m:2 p:3 l:0 w:x 0xF7 /r"/"RMV"
    {
        ND_INS_SHRX, ND_CAT_BMI2, ND_SET_BMI2, 771, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_13, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_BMI2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1304 Instruction:"SHUFPD Vpd,Wpd,Ib" Encoding:"0x66 0x0F 0xC6 /r ib"/"RMI"
    {
        ND_INS_SHUFPD, ND_CAT_SSE, ND_SET_SSE2, 772, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1305 Instruction:"SHUFPS Vps,Wps,Ib" Encoding:"NP 0x0F 0xC6 /r ib"/"RMI"
    {
        ND_INS_SHUFPS, ND_CAT_SSE, ND_SET_SSE, 773, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1306 Instruction:"SIDT Ms" Encoding:"0x0F 0x01 /1:mem"/"M"
    {
        ND_INS_SIDT, ND_CAT_SYSTEM, ND_SET_I286REAL, 774, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_s, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_SYS_IDTR, ND_OPS_s, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1307 Instruction:"SKINIT" Encoding:"0x0F 0x01 /0xDE"/""
    {
        ND_INS_SKINIT, ND_CAT_SYSTEM, ND_SET_SVM, 775, 
        0, 
        ND_MOD_R0|ND_MOD_PROT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXR_SEAM|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF|ND_MOD_SMM_OFF, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SVM, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1308 Instruction:"SLDT Mw" Encoding:"0x0F 0x00 /0:mem"/"M"
    {
        ND_INS_SLDT, ND_CAT_SYSTEM, ND_SET_I286PROT, 776, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_w, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_SYS_LDTR, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1309 Instruction:"SLDT Rv" Encoding:"0x0F 0x00 /0:reg"/"M"
    {
        ND_INS_SLDT, ND_CAT_SYSTEM, ND_SET_I286PROT, 776, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_SYS_LDTR, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1310 Instruction:"SLWPCB Ry" Encoding:"xop m:9 0x12 /1:reg"/"M"
    {
        ND_INS_SLWPCB, ND_CAT_LWP, ND_SET_LWP, 777, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_LWP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1311 Instruction:"SMINT" Encoding:"cyrix 0x0F 0x7E"/""
    {
        ND_INS_SMINT, ND_CAT_SEGOP, ND_SET_CYRIX_SMM, 778, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:1312 Instruction:"SMSW Mw" Encoding:"0x0F 0x01 /4:mem"/"M"
    {
        ND_INS_SMSW, ND_CAT_SYSTEM, ND_SET_I286REAL, 779, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_w, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_CR_0, ND_OPS_yf, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1313 Instruction:"SMSW Rv" Encoding:"0x0F 0x01 /4:reg"/"M"
    {
        ND_INS_SMSW, ND_CAT_SYSTEM, ND_SET_I286REAL, 779, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_CR_0, ND_OPS_yf, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1314 Instruction:"SPFLT Ry" Encoding:"vex m:1 p:3 0xAE /6:reg"/"M"
    {
        ND_INS_SPFLT, ND_CAT_UNKNOWN, ND_SET_UNKNOWN, 780, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1315 Instruction:"SQRTPD Vpd,Wpd" Encoding:"0x66 0x0F 0x51 /r"/"RM"
    {
        ND_INS_SQRTPD, ND_CAT_SSE, ND_SET_SSE2, 781, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1316 Instruction:"SQRTPS Vps,Wps" Encoding:"NP 0x0F 0x51 /r"/"RM"
    {
        ND_INS_SQRTPS, ND_CAT_SSE, ND_SET_SSE, 782, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1317 Instruction:"SQRTSD Vsd,Wsd" Encoding:"0xF2 0x0F 0x51 /r"/"RM"
    {
        ND_INS_SQRTSD, ND_CAT_SSE, ND_SET_SSE2, 783, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_sd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1318 Instruction:"SQRTSS Vss,Wss" Encoding:"0xF3 0x0F 0x51 /r"/"RM"
    {
        ND_INS_SQRTSS, ND_CAT_SSE, ND_SET_SSE, 784, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ss, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1319 Instruction:"STAC" Encoding:"NP 0x0F 0x01 /0xCB"/""
    {
        ND_INS_STAC, ND_CAT_SMAP, ND_SET_SMAP, 785, 
        0, 
        ND_MOD_R0|ND_MOD_REAL|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SMAP, 
        0,
        0,
        0|NDR_RFLAG_AC,
        0,
        {
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1320 Instruction:"STC" Encoding:"0xF9"/""
    {
        ND_INS_STC, ND_CAT_FLAGOP, ND_SET_I86, 786, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0|NDR_RFLAG_CF,
        0,
        {
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1321 Instruction:"STD" Encoding:"0xFD"/""
    {
        ND_INS_STD, ND_CAT_FLAGOP, ND_SET_I86, 787, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0|NDR_RFLAG_DF,
        0,
        {
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1322 Instruction:"STGI" Encoding:"0x0F 0x01 /0xDC"/""
    {
        ND_INS_STGI, ND_CAT_SYSTEM, ND_SET_SVM, 788, 
        0, 
        ND_MOD_R0|ND_MOD_PROT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXR_SEAM|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF|ND_MOD_SMM_OFF, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SVM, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:1323 Instruction:"STI" Encoding:"0xFB"/""
    {
        ND_INS_STI, ND_CAT_FLAGOP, ND_SET_I86, 789, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0|NDR_RFLAG_IF,
        0,
        {
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1324 Instruction:"STMXCSR Md" Encoding:"NP 0x0F 0xAE /3:mem"/"M"
    {
        ND_INS_STMXCSR, ND_CAT_SSE, ND_SET_SSE, 790, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_d, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_MXCSR, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1325 Instruction:"STOSB Yb,AL" Encoding:"0xAA"/""
    {
        ND_INS_STOS, ND_CAT_STRINGOP, ND_SET_I86, 791, 
        ND_PREF_REP, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 2), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_DF,
        0,
        0,
        0,
        {
            OP(ND_OPT_Y, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rDI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1326 Instruction:"STOSB Yb,AL" Encoding:"rep 0xAA"/""
    {
        ND_INS_STOS, ND_CAT_STRINGOP, ND_SET_I86, 791, 
        ND_PREF_REP, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 3), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_DF,
        0,
        0,
        0,
        {
            OP(ND_OPT_Y, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rDI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1327 Instruction:"STOSD Yv,EAX" Encoding:"ds32 0xAB"/""
    {
        ND_INS_STOS, ND_CAT_STRINGOP, ND_SET_I86, 792, 
        ND_PREF_REP, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 2), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_DF,
        0,
        0,
        0,
        {
            OP(ND_OPT_Y, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rDI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1328 Instruction:"STOSD Yv,EAX" Encoding:"rep ds32 0xAB"/""
    {
        ND_INS_STOS, ND_CAT_STRINGOP, ND_SET_I86, 792, 
        ND_PREF_REP, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 3), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_DF,
        0,
        0,
        0,
        {
            OP(ND_OPT_Y, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rDI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1329 Instruction:"STOSQ Yv,RAX" Encoding:"ds64 0xAB"/""
    {
        ND_INS_STOS, ND_CAT_STRINGOP, ND_SET_I86, 793, 
        ND_PREF_REP, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 2), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_DF,
        0,
        0,
        0,
        {
            OP(ND_OPT_Y, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rDI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1330 Instruction:"STOSQ Yv,RAX" Encoding:"rep ds64 0xAB"/""
    {
        ND_INS_STOS, ND_CAT_STRINGOP, ND_SET_I86, 793, 
        ND_PREF_REP, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 3), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_DF,
        0,
        0,
        0,
        {
            OP(ND_OPT_Y, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rDI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1331 Instruction:"STOSW Yv,AX" Encoding:"ds16 0xAB"/""
    {
        ND_INS_STOS, ND_CAT_STRINGOP, ND_SET_I86, 794, 
        ND_PREF_REP, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 2), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_DF,
        0,
        0,
        0,
        {
            OP(ND_OPT_Y, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rDI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1332 Instruction:"STOSW Yv,AX" Encoding:"rep ds16 0xAB"/""
    {
        ND_INS_STOS, ND_CAT_STRINGOP, ND_SET_I86, 794, 
        ND_PREF_REP, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 3), 0, 0, 0, 0, 0, 0, 0, 0, 
        0|NDR_RFLAG_DF,
        0,
        0,
        0,
        {
            OP(ND_OPT_Y, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_CW, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rDI, ND_OPS_asz, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1333 Instruction:"STR Mw" Encoding:"0x0F 0x00 /1:mem"/"M"
    {
        ND_INS_STR, ND_CAT_SYSTEM, ND_SET_I286PROT, 795, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_w, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_SYS_TR, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1334 Instruction:"STR Rv" Encoding:"0x0F 0x00 /1:reg"/"M"
    {
        ND_INS_STR, ND_CAT_SYSTEM, ND_SET_I286PROT, 795, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_SYS_TR, ND_OPS_w, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1335 Instruction:"STTILECFG Moq" Encoding:"vex m:2 p:1 l:0 w:0 0x49 /0:mem"/"M"
    {
        ND_INS_STTILECFG, ND_CAT_AMX, ND_SET_AMXTILE, 796, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 0), 0, ND_EXT_AMX_E2, ND_EXC_AMX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_O64, ND_CFF_AMXTILE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_oq, 0, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1336 Instruction:"STUI" Encoding:"0xF3 0x0F 0x01 /0xEF"/""
    {
        ND_INS_STUI, ND_CAT_UINTR, ND_SET_UINTR, 797, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_O64, ND_CFF_UINTR, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_UIF, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1337 Instruction:"SUB Eb,Gb" Encoding:"0x28 /r"/"MR"
    {
        ND_INS_SUB, ND_CAT_ARITH, ND_SET_I86, 798, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1338 Instruction:"SUB Ev,Gv" Encoding:"0x29 /r"/"MR"
    {
        ND_INS_SUB, ND_CAT_ARITH, ND_SET_I86, 798, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1339 Instruction:"SUB Gb,Eb" Encoding:"0x2A /r"/"RM"
    {
        ND_INS_SUB, ND_CAT_ARITH, ND_SET_I86, 798, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1340 Instruction:"SUB Gv,Ev" Encoding:"0x2B /r"/"RM"
    {
        ND_INS_SUB, ND_CAT_ARITH, ND_SET_I86, 798, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1341 Instruction:"SUB AL,Ib" Encoding:"0x2C ib"/"I"
    {
        ND_INS_SUB, ND_CAT_ARITH, ND_SET_I86, 798, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1342 Instruction:"SUB rAX,Iz" Encoding:"0x2D iz"/"I"
    {
        ND_INS_SUB, ND_CAT_ARITH, ND_SET_I86, 798, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_z, ND_OPF_SEX_OP1, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1343 Instruction:"SUB Eb,Ib" Encoding:"0x80 /5 ib"/"MI"
    {
        ND_INS_SUB, ND_CAT_ARITH, ND_SET_I86, 798, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1344 Instruction:"SUB Ev,Iz" Encoding:"0x81 /5 iz"/"MI"
    {
        ND_INS_SUB, ND_CAT_ARITH, ND_SET_I86, 798, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_z, ND_OPF_SEX_OP1, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1345 Instruction:"SUB Eb,Ib" Encoding:"0x82 /5 iz"/"MI"
    {
        ND_INS_SUB, ND_CAT_ARITH, ND_SET_I86, 798, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_I64, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, ND_OPF_SEX_OP1, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1346 Instruction:"SUB Ev,Ib" Encoding:"0x83 /5 ib"/"MI"
    {
        ND_INS_SUB, ND_CAT_ARITH, ND_SET_I86, 798, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, ND_OPF_SEX_OP1, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1347 Instruction:"SUBPD Vpd,Wpd" Encoding:"0x66 0x0F 0x5C /r"/"RM"
    {
        ND_INS_SUBPD, ND_CAT_SSE, ND_SET_SSE2, 799, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1348 Instruction:"SUBPS Vps,Wps" Encoding:"NP 0x0F 0x5C /r"/"RM"
    {
        ND_INS_SUBPS, ND_CAT_SSE, ND_SET_SSE, 800, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1349 Instruction:"SUBSD Vsd,Wsd" Encoding:"0xF2 0x0F 0x5C /r"/"RM"
    {
        ND_INS_SUBSD, ND_CAT_SSE, ND_SET_SSE2, 801, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_sd, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1350 Instruction:"SUBSS Vss,Wss" Encoding:"0xF3 0x0F 0x5C /r"/"RM"
    {
        ND_INS_SUBSS, ND_CAT_SSE, ND_SET_SSE, 802, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ss, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1351 Instruction:"SVDC Ms,Sw" Encoding:"cyrix 0x0F 0x78 /r:mem"/"MR"
    {
        ND_INS_SVDC, ND_CAT_SEGOP, ND_SET_CYRIX_SMM, 803, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_s, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_S, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1352 Instruction:"SVLDT Ms" Encoding:"cyrix 0x0F 0x7A /r:mem"/"M"
    {
        ND_INS_SVLDT, ND_CAT_SEGOP, ND_SET_CYRIX_SMM, 804, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_s, 0, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1353 Instruction:"SVTS Ms" Encoding:"cyrix 0x0F 0x7C /r:mem"/"M"
    {
        ND_INS_SVTS, ND_CAT_SEGOP, ND_SET_CYRIX_SMM, 805, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_s, 0, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1354 Instruction:"SWAPGS" Encoding:"0x0F 0x01 /0xF8"/""
    {
        ND_INS_SWAPGS, ND_CAT_SYSTEM, ND_SET_LONGMODE, 806, 
        0, 
        ND_MOD_R0|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_O64, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_MSR_GSBASE, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_MSR_KGSBASE, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1355 Instruction:"SYSCALL" Encoding:"0x0F 0x05"/""
    {
        ND_INS_SYSCALL, ND_CAT_SYSCALL, ND_SET_AMD, 807, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 10), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_CETT, ND_CFF_FSC, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_MSR_STAR, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_MSR_LSTAR, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_MSR_FMASK, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SEG_SS, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rR11, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_SEG_CS, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_SSP, ND_OPS_yf, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1356 Instruction:"SYSENTER" Encoding:"0x0F 0x34"/""
    {
        ND_INS_SYSENTER, ND_CAT_SYSCALL, ND_SET_PPRO, 808, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 9), 0, 0, 0, 0, 0, 0, ND_FLAG_CETT, ND_CFF_SEP, 
        0,
        0,
        0,
        0|NDR_RFLAG_IF,
        {
            OP(ND_OPT_MSR_SCS, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_MSR_SESP, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_MSR_SEIP, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SEG_SS, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rSP, ND_OPS_ssz, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_SEG_CS, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_SSP, ND_OPS_yf, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1357 Instruction:"SYSEXIT" Encoding:"0x0F 0x35"/""
    {
        ND_INS_SYSEXIT, ND_CAT_SYSRET, ND_SET_PPRO, 809, 
        0, 
        ND_MOD_R0|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 5), 0, 0, 0, 0, 0, 0, ND_FLAG_F64, ND_CFF_SEP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_SEG_SS, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rSP, ND_OPS_ssz, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_SEG_CS, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_SSP, ND_OPS_yf, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1358 Instruction:"SYSRET" Encoding:"0x0F 0x07"/""
    {
        ND_INS_SYSRET, ND_CAT_SYSRET, ND_SET_AMD, 810, 
        0, 
        ND_MOD_R0|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 8), 0, 0, 0, 0, 0, 0, 0, ND_CFF_FSC, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_MSR_STAR, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SEG_SS, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rR11, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SEG_CS, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_SSP, ND_OPS_yf, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1359 Instruction:"T1MSKC By,Ey" Encoding:"xop m:9 0x01 /7"/"VM"
    {
        ND_INS_T1MSKC, ND_CAT_BITBYTE, ND_SET_TBM, 811, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_TBM, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1360 Instruction:"TDCALL" Encoding:"0x66 0x0F 0x01 /0xCC"/""
    {
        ND_INS_TDCALL, ND_CAT_TDX, ND_SET_TDX, 812, 
        0, 
        ND_MOD_R0|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXN|ND_MOD_VMXN_SEAM|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:1361 Instruction:"TDPBF16PS rTt,mTt,vTt" Encoding:"vex m:2 p:2 l:0 w:0 0x5C /r:reg"/""
    {
        ND_INS_TDPBF16PS, ND_CAT_AMX, ND_SET_AMXBF16, 813, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_AMX_E4, ND_EXC_AMX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_O64, ND_CFF_AMXBF16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rT, ND_OPS_t, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_mT, ND_OPS_t, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_vT, ND_OPS_t, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1362 Instruction:"TDPBSSD rTt,mTt,vTt" Encoding:"vex m:2 p:3 l:0 w:0 0x5E /r:reg"/""
    {
        ND_INS_TDPBSSD, ND_CAT_AMX, ND_SET_AMXINT8, 814, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_AMX_E4, ND_EXC_AMX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_O64, ND_CFF_AMXINT8, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rT, ND_OPS_t, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_mT, ND_OPS_t, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_vT, ND_OPS_t, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1363 Instruction:"TDPBSUD rTt,mTt,vTt" Encoding:"vex m:2 p:2 l:0 w:0 0x5E /r:reg"/""
    {
        ND_INS_TDPBSUD, ND_CAT_AMX, ND_SET_AMXINT8, 815, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_AMX_E4, ND_EXC_AMX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_O64, ND_CFF_AMXINT8, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rT, ND_OPS_t, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_mT, ND_OPS_t, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_vT, ND_OPS_t, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1364 Instruction:"TDPBUSD rTt,mTt,vTt" Encoding:"vex m:2 p:1 l:0 w:0 0x5E /r:reg"/""
    {
        ND_INS_TDPBUSD, ND_CAT_AMX, ND_SET_AMXINT8, 816, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_AMX_E4, ND_EXC_AMX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_O64, ND_CFF_AMXINT8, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rT, ND_OPS_t, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_mT, ND_OPS_t, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_vT, ND_OPS_t, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1365 Instruction:"TDPBUUD rTt,mTt,vTt" Encoding:"vex m:2 p:0 l:0 w:0 0x5E /r:reg"/""
    {
        ND_INS_TDPBUUD, ND_CAT_AMX, ND_SET_AMXINT8, 817, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_AMX_E4, ND_EXC_AMX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_O64, ND_CFF_AMXINT8, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rT, ND_OPS_t, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_mT, ND_OPS_t, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_vT, ND_OPS_t, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1366 Instruction:"TDPFP16PS rTt,mTt,vTt" Encoding:"vex m:2 p:3 l:0 w:0 0x5C /r:reg"/""
    {
        ND_INS_TDPFP16PS, ND_CAT_AMX, ND_SET_AMXFP16, 818, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_AMX_E4, ND_EXC_AMX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_O64, ND_CFF_AMXFP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rT, ND_OPS_t, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_mT, ND_OPS_t, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_vT, ND_OPS_t, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1367 Instruction:"TEST Eb,Gb" Encoding:"0x84 /r"/"MR"
    {
        ND_INS_TEST, ND_CAT_LOGIC, ND_SET_I86, 819, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_G, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1368 Instruction:"TEST Ev,Gv" Encoding:"0x85 /r"/"MR"
    {
        ND_INS_TEST, ND_CAT_LOGIC, ND_SET_I86, 819, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1369 Instruction:"TEST AL,Ib" Encoding:"0xA8 ib"/"I"
    {
        ND_INS_TEST, ND_CAT_LOGIC, ND_SET_I86, 819, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1370 Instruction:"TEST rAX,Iz" Encoding:"0xA9 iz"/"I"
    {
        ND_INS_TEST, ND_CAT_LOGIC, ND_SET_I86, 819, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_z, ND_OPF_SEX_OP1, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1371 Instruction:"TEST Eb,Ib" Encoding:"0xF6 /0 ib"/"MI"
    {
        ND_INS_TEST, ND_CAT_LOGIC, ND_SET_I86, 819, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1372 Instruction:"TEST Eb,Ib" Encoding:"0xF6 /1 ib"/"MI"
    {
        ND_INS_TEST, ND_CAT_LOGIC, ND_SET_I86, 819, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1373 Instruction:"TEST Ev,Iz" Encoding:"0xF7 /0 iz"/"MI"
    {
        ND_INS_TEST, ND_CAT_LOGIC, ND_SET_I86, 819, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_z, ND_OPF_SEX_OP1, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1374 Instruction:"TEST Ev,Iz" Encoding:"0xF7 /1 iz"/"MI"
    {
        ND_INS_TEST, ND_CAT_LOGIC, ND_SET_I86, 819, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_z, ND_OPF_SEX_OP1, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1375 Instruction:"TESTUI" Encoding:"0xF3 0x0F 0x01 /0xED"/""
    {
        ND_INS_TESTUI, ND_CAT_UINTR, ND_SET_UINTR, 820, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_O64, ND_CFF_UINTR, 
        0,
        0|NDR_RFLAG_CF,
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_UIF, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1376 Instruction:"TILELOADD rTt,Mt" Encoding:"vex m:2 p:3 l:0 w:0 0x4B /r:mem sibmem"/"M"
    {
        ND_INS_TILELOADD, ND_CAT_AMX, ND_SET_AMXTILE, 821, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_AMX_E3, ND_EXC_AMX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_SIBMEM|ND_FLAG_O64, ND_CFF_AMXTILE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rT, ND_OPS_t, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_t, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1377 Instruction:"TILELOADDT1 rTt,Mt" Encoding:"vex m:2 p:1 l:0 w:0 0x4B /r:mem sibmem"/"M"
    {
        ND_INS_TILELOADDT1, ND_CAT_AMX, ND_SET_AMXTILE, 822, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_AMX_E3, ND_EXC_AMX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_SIBMEM|ND_FLAG_O64, ND_CFF_AMXTILE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rT, ND_OPS_t, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_t, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1378 Instruction:"TILERELEASE" Encoding:"vex m:2 p:0 l:0 w:0 0x49 /0xC0"/""
    {
        ND_INS_TILERELEASE, ND_CAT_AMX, ND_SET_AMXTILE, 823, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 0), 0, ND_EXT_AMX_E6, ND_EXC_AMX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_O64, ND_CFF_AMXTILE, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:1379 Instruction:"TILESTORED Mt,rTt" Encoding:"vex m:2 p:2 l:0 w:0 0x4B /r:mem sibmem"/"M"
    {
        ND_INS_TILESTORED, ND_CAT_AMX, ND_SET_AMXTILE, 824, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_AMX_E3, ND_EXC_AMX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_SIBMEM|ND_FLAG_O64, ND_CFF_AMXTILE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_t, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_rT, ND_OPS_t, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1380 Instruction:"TILEZERO rTt" Encoding:"vex m:2 p:3 l:0 w:0 0x49 /r:reg rm:0"/""
    {
        ND_INS_TILEZERO, ND_CAT_AMX, ND_SET_AMXTILE, 825, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 0), 0, ND_EXT_AMX_E5, ND_EXC_AMX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_O64, ND_CFF_AMXTILE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rT, ND_OPS_t, 0, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1381 Instruction:"TLBSYNC" Encoding:"0x0F 0x01 /0xFF"/""
    {
        ND_INS_TLBSYNC, ND_CAT_SYSTEM, ND_SET_INVLPGB, 826, 
        0, 
        ND_MOD_R0|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_INVLPGB, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:1382 Instruction:"TPAUSE Ry" Encoding:"0x66 0x0F 0xAE /6:reg"/"M"
    {
        ND_INS_TPAUSE, ND_CAT_WAITPKG, ND_SET_WAITPKG, 827, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 3), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_WAITPKG, 
        0,
        0|NDR_RFLAG_CF,
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_R, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1383 Instruction:"TZCNT Gv,Ev" Encoding:"a0xF3 0x0F 0xBC /r"/"RM"
    {
        ND_INS_TZCNT, ND_CAT_BMI1, ND_SET_BMI1, 828, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_BMI1, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1384 Instruction:"TZMSK By,Ey" Encoding:"xop m:9 0x01 /4"/"VM"
    {
        ND_INS_TZMSK, ND_CAT_BITBYTE, ND_SET_TBM, 829, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_TBM, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_B, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1385 Instruction:"UCOMISD Vsd,Wsd" Encoding:"0x66 0x0F 0x2E /r"/"RM"
    {
        ND_INS_UCOMISD, ND_CAT_SSE2, ND_SET_SSE2, 830, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1386 Instruction:"UCOMISS Vss,Wss" Encoding:"NP 0x0F 0x2E /r"/"RM"
    {
        ND_INS_UCOMISS, ND_CAT_SSE, ND_SET_SSE, 831, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1387 Instruction:"UD0 Gd,Ed" Encoding:"0x0F 0xFF /r"/"RM"
    {
        ND_INS_UD0, ND_CAT_UD, ND_SET_UD, 832, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_E, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1388 Instruction:"UD1 Gd,Ed" Encoding:"0x0F 0xB9 /r"/"RM"
    {
        ND_INS_UD1, ND_CAT_UD, ND_SET_UD, 833, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_E, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1389 Instruction:"UD2" Encoding:"0x0F 0x0B"/""
    {
        ND_INS_UD2, ND_CAT_MISC, ND_SET_PPRO, 834, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:1390 Instruction:"UIRET" Encoding:"0xF3 0x0F 0x01 /0xEC"/""
    {
        ND_INS_UIRET, ND_CAT_RET, ND_SET_UINTR, 835, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 6), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_MODRM|ND_FLAG_O64, ND_CFF_UINTR, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_RIP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rSP, ND_OPS_ssz, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_UIF, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_K, ND_OPS_v3, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_MEM_SHSP, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1391 Instruction:"UMONITOR mMb" Encoding:"0xF3 0x0F 0xAE /6:reg"/"M"
    {
        ND_INS_UMONITOR, ND_CAT_WAITPKG, ND_SET_WAITPKG, 836, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_WAITPKG, 
        0,
        0|NDR_RFLAG_CF,
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_mM, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1392 Instruction:"UMWAIT Ry" Encoding:"0xF2 0x0F 0xAE /6:reg"/"M"
    {
        ND_INS_UMWAIT, ND_CAT_WAITPKG, ND_SET_WAITPKG, 837, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_WAITPKG, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1393 Instruction:"UNPCKHPD Vx,Wx" Encoding:"0x66 0x0F 0x15 /r"/"RM"
    {
        ND_INS_UNPCKHPD, ND_CAT_SSE, ND_SET_SSE2, 838, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1394 Instruction:"UNPCKHPS Vx,Wx" Encoding:"NP 0x0F 0x15 /r"/"RM"
    {
        ND_INS_UNPCKHPS, ND_CAT_SSE, ND_SET_SSE, 839, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1395 Instruction:"UNPCKLPD Vx,Wx" Encoding:"0x66 0x0F 0x14 /r"/"RM"
    {
        ND_INS_UNPCKLPD, ND_CAT_SSE, ND_SET_SSE2, 840, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1396 Instruction:"UNPCKLPS Vx,Wx" Encoding:"NP 0x0F 0x14 /r"/"RM"
    {
        ND_INS_UNPCKLPS, ND_CAT_SSE, ND_SET_SSE, 841, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1397 Instruction:"V4FMADDPS Voq{K}{z},aKq,Hoq+3,Mdq" Encoding:"evex m:2 p:3 l:2 w:0 0x9A /r:mem"/"RAVM"
    {
        ND_INS_V4FMADDPS, ND_CAT_VFMAPS, ND_SET_AVX5124FMAPS, 842, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_T1_4X, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX5124FMAPS, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_oq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_oq, 0, ND_OPA_R, 0, 4), 
            OP(ND_OPT_M, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1398 Instruction:"V4FMADDSS Vdq{K}{z},aKq,Hdq+3,Mdq" Encoding:"evex m:2 p:3 l:i w:0 0x9B /r:mem"/"RAVM"
    {
        ND_INS_V4FMADDSS, ND_CAT_VFMAPS, ND_SET_AVX5124FMAPS, 843, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_T1_4X, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX5124FMAPS, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 4), 
            OP(ND_OPT_M, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1399 Instruction:"V4FNMADDPS Voq{K}{z},aKq,Hoq+3,Mdq" Encoding:"evex m:2 p:3 l:2 w:0 0xAA /r:mem"/"RAVM"
    {
        ND_INS_V4FNMADDPS, ND_CAT_VFMAPS, ND_SET_AVX5124FMAPS, 844, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_T1_4X, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX5124FMAPS, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_oq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_oq, 0, ND_OPA_R, 0, 4), 
            OP(ND_OPT_M, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1400 Instruction:"V4FNMADDSS Vdq{K}{z},aKq,Hdq+3,Mdq" Encoding:"evex m:2 p:3 l:i w:0 0xAB /r:mem"/"RAVM"
    {
        ND_INS_V4FNMADDSS, ND_CAT_VFMAPS, ND_SET_AVX5124FMAPS, 845, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_T1_4X, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX5124FMAPS, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 4), 
            OP(ND_OPT_M, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1401 Instruction:"VADDPD Vn{K}{z},aKq,Hn,Wn|B64{er}" Encoding:"evex m:1 p:1 l:x w:1 0x58 /r"/"RAVM"
    {
        ND_INS_VADDPD, ND_CAT_AVX512, ND_SET_AVX512F, 846, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1402 Instruction:"VADDPD Vpd,Hpd,Wpd" Encoding:"vex m:1 p:1 l:x w:i 0x58 /r"/"RVM"
    {
        ND_INS_VADDPD, ND_CAT_AVX, ND_SET_AVX, 846, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1403 Instruction:"VADDPH Vn{K}{z},aKq,Hn,Wn|B16{er}" Encoding:"evex m:5 p:0 l:x w:0 0x58 /r"/"RAVM"
    {
        ND_INS_VADDPH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 847, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1404 Instruction:"VADDPS Vn{K}{z},aKq,Hn,Wn|B32{er}" Encoding:"evex m:1 p:0 l:x w:0 0x58 /r"/"RAVM"
    {
        ND_INS_VADDPS, ND_CAT_AVX512, ND_SET_AVX512F, 848, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1405 Instruction:"VADDPS Vps,Hps,Wps" Encoding:"vex m:1 p:0 l:x w:i 0x58 /r"/"RVM"
    {
        ND_INS_VADDPS, ND_CAT_AVX, ND_SET_AVX, 848, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1406 Instruction:"VADDSD Vdq{K}{z},aKq,Hdq,Wsd{er}" Encoding:"evex m:1 p:3 l:i w:1 0x58 /r"/"RAVM"
    {
        ND_INS_VADDSD, ND_CAT_AVX512, ND_SET_AVX512F, 849, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1407 Instruction:"VADDSD Vsd,Hsd,Wsd" Encoding:"vex m:1 p:3 l:i w:i 0x58 /r"/"RVM"
    {
        ND_INS_VADDSD, ND_CAT_AVX, ND_SET_AVX, 849, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_sd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1408 Instruction:"VADDSH Vdq{K}{z},aKq,Hdq,Wsh{er}" Encoding:"evex m:5 p:2 l:i w:0 0x58 /r"/"RAVM"
    {
        ND_INS_VADDSH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 850, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S16, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1409 Instruction:"VADDSS Vdq{K}{z},aKq,Hdq,Wss{er}" Encoding:"evex m:1 p:2 l:i w:0 0x58 /r"/"RAVM"
    {
        ND_INS_VADDSS, ND_CAT_AVX512, ND_SET_AVX512F, 851, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1410 Instruction:"VADDSS Vss,Hss,Wss" Encoding:"vex m:1 p:2 l:i w:i 0x58 /r"/"RVM"
    {
        ND_INS_VADDSS, ND_CAT_AVX, ND_SET_AVX, 851, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ss, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1411 Instruction:"VADDSUBPD Vpd,Hpd,Wpd" Encoding:"vex m:1 p:1 l:x w:i 0xD0 /r"/"RVM"
    {
        ND_INS_VADDSUBPD, ND_CAT_AVX, ND_SET_AVX, 852, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1412 Instruction:"VADDSUBPS Vps,Hps,Wps" Encoding:"vex m:1 p:3 l:x w:i 0xD0 /r"/"RVM"
    {
        ND_INS_VADDSUBPS, ND_CAT_AVX, ND_SET_AVX, 853, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1413 Instruction:"VAESDEC Vn,Hn,Wn" Encoding:"evex m:2 p:1 l:x w:i 0xDE /r"/"RVM"
    {
        ND_INS_VAESDEC, ND_CAT_VAES, ND_SET_VAES, 854, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), ND_TUPLE_FVM, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_VAES, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1414 Instruction:"VAESDEC Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:i 0xDE /r"/"RVM"
    {
        ND_INS_VAESDEC, ND_CAT_AES, ND_SET_AES, 854, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AES, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1415 Instruction:"VAESDECLAST Vn,Hn,Wn" Encoding:"evex m:2 p:1 l:x w:i 0xDF /r"/"RVM"
    {
        ND_INS_VAESDECLAST, ND_CAT_VAES, ND_SET_VAES, 855, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), ND_TUPLE_FVM, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_VAES, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1416 Instruction:"VAESDECLAST Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:i 0xDF /r"/"RVM"
    {
        ND_INS_VAESDECLAST, ND_CAT_AES, ND_SET_AES, 855, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AES, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1417 Instruction:"VAESENC Vn,Hn,Wn" Encoding:"evex m:2 p:1 l:x w:i 0xDC /r"/"RVM"
    {
        ND_INS_VAESENC, ND_CAT_VAES, ND_SET_VAES, 856, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), ND_TUPLE_FVM, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_VAES, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1418 Instruction:"VAESENC Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:i 0xDC /r"/"RVM"
    {
        ND_INS_VAESENC, ND_CAT_AES, ND_SET_AES, 856, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AES, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1419 Instruction:"VAESENCLAST Vn,Hn,Wn" Encoding:"evex m:2 p:1 l:x w:i 0xDD /r"/"RVM"
    {
        ND_INS_VAESENCLAST, ND_CAT_VAES, ND_SET_VAES, 857, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), ND_TUPLE_FVM, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_VAES, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1420 Instruction:"VAESENCLAST Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:i 0xDD /r"/"RVM"
    {
        ND_INS_VAESENCLAST, ND_CAT_AES, ND_SET_AES, 857, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AES, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1421 Instruction:"VAESIMC Vdq,Wdq" Encoding:"vex m:2 p:1 l:0 w:i 0xDB /r"/"RM"
    {
        ND_INS_VAESIMC, ND_CAT_AES, ND_SET_AES, 858, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AES, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1422 Instruction:"VAESKEYGENASSIST Vdq,Wdq,Ib" Encoding:"vex m:3 p:1 l:0 w:i 0xDF /r ib"/"RMI"
    {
        ND_INS_VAESKEYGENASSIST, ND_CAT_AES, ND_SET_AES, 859, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AES, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1423 Instruction:"VALIGND Vn{K}{z},aKq,Hn,Wn|B32,Ib" Encoding:"evex m:3 p:1 l:x w:0 0x03 /r ib"/"RAVMI"
    {
        ND_INS_VALIGND, ND_CAT_AVX512, ND_SET_AVX512F, 860, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(5, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1424 Instruction:"VALIGNQ Vn{K}{z},aKq,Hn,Wn|B64,Ib" Encoding:"evex m:3 p:1 l:x w:1 0x03 /r ib"/"RAVMI"
    {
        ND_INS_VALIGNQ, ND_CAT_AVX512, ND_SET_AVX512F, 861, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(5, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1425 Instruction:"VANDNPD Vn{K}{z},aKq,Hn,Wn|B64" Encoding:"evex m:1 p:1 l:x w:1 0x55 /r"/"RAVM"
    {
        ND_INS_VANDNPD, ND_CAT_LOGICAL_FP, ND_SET_AVX512DQ, 862, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1426 Instruction:"VANDNPD Vpd,Hpd,Wpd" Encoding:"vex m:1 p:1 l:x w:i 0x55 /r"/"RVM"
    {
        ND_INS_VANDNPD, ND_CAT_LOGICAL_FP, ND_SET_AVX, 862, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1427 Instruction:"VANDNPS Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:1 p:0 l:x w:0 0x55 /r"/"RAVM"
    {
        ND_INS_VANDNPS, ND_CAT_LOGICAL_FP, ND_SET_AVX512DQ, 863, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1428 Instruction:"VANDNPS Vps,Hps,Wps" Encoding:"vex m:1 p:0 l:x w:i 0x55 /r"/"RVM"
    {
        ND_INS_VANDNPS, ND_CAT_LOGICAL_FP, ND_SET_AVX, 863, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1429 Instruction:"VANDPD Vn{K}{z},aKq,Hn,Wn|B64" Encoding:"evex m:1 p:1 l:x w:1 0x54 /r"/"RAVM"
    {
        ND_INS_VANDPD, ND_CAT_LOGICAL_FP, ND_SET_AVX512DQ, 864, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1430 Instruction:"VANDPD Vpd,Hpd,Wpd" Encoding:"vex m:1 p:1 l:x w:i 0x54 /r"/"RVM"
    {
        ND_INS_VANDPD, ND_CAT_LOGICAL_FP, ND_SET_AVX, 864, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1431 Instruction:"VANDPS Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:1 p:0 l:x w:0 0x54 /r"/"RAVM"
    {
        ND_INS_VANDPS, ND_CAT_LOGICAL_FP, ND_SET_AVX512DQ, 865, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1432 Instruction:"VANDPS Vps,Hps,Wps" Encoding:"vex m:1 p:0 l:x w:i 0x54 /r"/"RVM"
    {
        ND_INS_VANDPS, ND_CAT_LOGICAL_FP, ND_SET_AVX, 865, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1433 Instruction:"VBCSTNEBF162PS Vx,Mw" Encoding:"vex m:2 p:2 l:x w:0 0xB1 /r:mem"/"RM"
    {
        ND_INS_VBCSTNEBF162PS, ND_CAT_AVXNECONVERT, ND_SET_AVXNECONVERT, 866, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVXNECONVERT, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1434 Instruction:"VBCSTNESH2PS Vx,Mw" Encoding:"vex m:2 p:1 l:x w:0 0xB1 /r:mem"/"RM"
    {
        ND_INS_VBCSTNESH2PS, ND_CAT_AVXNECONVERT, ND_SET_AVXNECONVERT, 867, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVXNECONVERT, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1435 Instruction:"VBLENDMPD Vn{K}{z},aKq,Hn,Wn|B64" Encoding:"evex m:2 p:1 l:x w:1 0x65 /r"/"RAVM"
    {
        ND_INS_VBLENDMPD, ND_CAT_BLEND, ND_SET_AVX512F, 868, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1436 Instruction:"VBLENDMPS Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:2 p:1 l:x w:0 0x65 /r"/"RAVM"
    {
        ND_INS_VBLENDMPS, ND_CAT_BLEND, ND_SET_AVX512F, 869, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1437 Instruction:"VBLENDPD Vx,Hx,Wx,Ib" Encoding:"vex m:3 p:1 l:x w:i 0x0D /r ib"/"RVMI"
    {
        ND_INS_VBLENDPD, ND_CAT_AVX, ND_SET_AVX, 870, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1438 Instruction:"VBLENDPS Vx,Hx,Wx,Ib" Encoding:"vex m:3 p:1 l:x w:i 0x0C /r ib"/"RVMI"
    {
        ND_INS_VBLENDPS, ND_CAT_AVX, ND_SET_AVX, 871, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1439 Instruction:"VBLENDVPD Vx,Hx,Wx,Lx" Encoding:"vex m:3 p:1 l:x w:0 0x4B /r is4"/"RVML"
    {
        ND_INS_VBLENDVPD, ND_CAT_AVX, ND_SET_AVX, 872, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1440 Instruction:"VBLENDVPS Vx,Hx,Wx,Lx" Encoding:"vex m:3 p:1 l:x w:0 0x4A /r is4"/"RVML"
    {
        ND_INS_VBLENDVPS, ND_CAT_AVX, ND_SET_AVX, 873, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1441 Instruction:"VBROADCASTF128 Vqq,Mdq" Encoding:"vex m:2 p:1 l:1 w:0 0x1A /r:mem"/"RM"
    {
        ND_INS_VBROADCASTF128, ND_CAT_BROADCAST, ND_SET_AVX, 874, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_6, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_qq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1442 Instruction:"VBROADCASTF32X2 Vu{K}{z},aKq,Wq" Encoding:"evex m:2 p:1 l:x w:0 0x19 /r"/"RAM"
    {
        ND_INS_VBROADCASTF32X2, ND_CAT_BROADCAST, ND_SET_AVX512DQ, 875, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_T2, ND_EXT_E6, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_NOL0|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_u, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1443 Instruction:"VBROADCASTF32X4 Vu{K}{z},aKq,Mdq" Encoding:"evex m:2 p:1 l:x w:0 0x1A /r:mem"/"RAM"
    {
        ND_INS_VBROADCASTF32X4, ND_CAT_BROADCAST, ND_SET_AVX512F, 876, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_T4, ND_EXT_E6, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_NOL0|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_u, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1444 Instruction:"VBROADCASTF32X8 Voq{K}{z},aKq,Mqq" Encoding:"evex m:2 p:1 l:2 w:0 0x1B /r:mem"/"RAM"
    {
        ND_INS_VBROADCASTF32X8, ND_CAT_BROADCAST, ND_SET_AVX512DQ, 877, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_T8, ND_EXT_E6, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_oq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_qq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1445 Instruction:"VBROADCASTF64X2 Vu{K}{z},aKq,Mdq" Encoding:"evex m:2 p:1 l:x w:1 0x1A /r:mem"/"RAM"
    {
        ND_INS_VBROADCASTF64X2, ND_CAT_BROADCAST, ND_SET_AVX512DQ, 878, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_T2, ND_EXT_E6, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_NOL0|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_u, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1446 Instruction:"VBROADCASTF64X4 Voq{K}{z},aKq,Mqq" Encoding:"evex m:2 p:1 l:2 w:1 0x1B /r:mem"/"RAM"
    {
        ND_INS_VBROADCASTF64X4, ND_CAT_BROADCAST, ND_SET_AVX512F, 879, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_T4, ND_EXT_E6, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_oq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_qq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1447 Instruction:"VBROADCASTI128 Vqq,Mdq" Encoding:"vex m:2 p:1 l:1 w:0 0x5A /r:mem"/"RM"
    {
        ND_INS_VBROADCASTI128, ND_CAT_BROADCAST, ND_SET_AVX2, 880, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_6, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_qq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1448 Instruction:"VBROADCASTI32X2 Vn{K}{z},aKq,Wq" Encoding:"evex m:2 p:1 l:x w:0 0x59 /r"/"RAM"
    {
        ND_INS_VBROADCASTI32X2, ND_CAT_BROADCAST, ND_SET_AVX512DQ, 881, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_T2, ND_EXT_E6, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1449 Instruction:"VBROADCASTI32X4 Vu{K}{z},aKq,Mdq" Encoding:"evex m:2 p:1 l:x w:0 0x5A /r:mem"/"RAM"
    {
        ND_INS_VBROADCASTI32X4, ND_CAT_BROADCAST, ND_SET_AVX512F, 882, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_T4, ND_EXT_E6, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_NOL0|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_u, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1450 Instruction:"VBROADCASTI32X8 Voq{K}{z},aKq,Mqq" Encoding:"evex m:2 p:1 l:2 w:0 0x5B /r:mem"/"RAM"
    {
        ND_INS_VBROADCASTI32X8, ND_CAT_BROADCAST, ND_SET_AVX512DQ, 883, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_T8, ND_EXT_E6, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_oq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_qq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1451 Instruction:"VBROADCASTI64X2 Vu{K}{z},aKq,Mdq" Encoding:"evex m:2 p:1 l:x w:1 0x5A /r:mem"/"RAM"
    {
        ND_INS_VBROADCASTI64X2, ND_CAT_BROADCAST, ND_SET_AVX512DQ, 884, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_T2, ND_EXT_E6, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_NOL0|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_u, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1452 Instruction:"VBROADCASTI64X4 Voq{K}{z},aKq,Mqq" Encoding:"evex m:2 p:1 l:2 w:1 0x5B /r:mem"/"RAM"
    {
        ND_INS_VBROADCASTI64X4, ND_CAT_BROADCAST, ND_SET_AVX512F, 885, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_T4, ND_EXT_E6, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_oq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_qq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1453 Instruction:"VBROADCASTSD Vu{K}{z},aKq,Wsd" Encoding:"evex m:2 p:1 l:x w:1 0x19 /r"/"RAM"
    {
        ND_INS_VBROADCASTSD, ND_CAT_BROADCAST, ND_SET_AVX512F, 886, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E6, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_NOL0|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_u, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1454 Instruction:"VBROADCASTSD Vqq,Wsd" Encoding:"vex m:2 p:1 l:x w:0 0x19 /r"/"RM"
    {
        ND_INS_VBROADCASTSD, ND_CAT_BROADCAST, ND_SET_AVX, 886, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_6, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_qq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1455 Instruction:"VBROADCASTSS Vn{K}{z},aKq,Wss" Encoding:"evex m:2 p:1 l:x w:0 0x18 /r"/"RAM"
    {
        ND_INS_VBROADCASTSS, ND_CAT_BROADCAST, ND_SET_AVX512F, 887, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E6, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1456 Instruction:"VBROADCASTSS Vx,Wss" Encoding:"vex m:2 p:1 l:x w:0 0x18 /r"/"RM"
    {
        ND_INS_VBROADCASTSS, ND_CAT_BROADCAST, ND_SET_AVX, 887, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_6, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1457 Instruction:"VCMPPD rKq{K},aKq,Hn,Wn|B64{sae},Ib" Encoding:"evex m:1 p:1 l:x w:1 0xC2 /r ib"/"RAVMI"
    {
        ND_INS_VCMPPD, ND_CAT_AVX512, ND_SET_AVX512F, 888, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(5, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B64, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1458 Instruction:"VCMPPD Vpd,Hpd,Wpd,Ib" Encoding:"vex m:1 p:1 l:x w:i 0xC2 /r ib"/"RVMI"
    {
        ND_INS_VCMPPD, ND_CAT_AVX, ND_SET_AVX, 888, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1459 Instruction:"VCMPPH rK{K},aKq,Hn,Wn|B16{sae},Ib" Encoding:"evex m:3 p:0 l:x w:0 0xC2 /r ib"/"RAVMI"
    {
        ND_INS_VCMPPH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 889, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(5, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B16, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1460 Instruction:"VCMPPS rKq{K},aKq,Hn,Wn|B32{sae},Ib" Encoding:"evex m:1 p:0 l:x w:0 0xC2 /r ib"/"RAVMI"
    {
        ND_INS_VCMPPS, ND_CAT_AVX512, ND_SET_AVX512F, 890, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(5, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B32, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1461 Instruction:"VCMPPS Vss,Hss,Wss,Ib" Encoding:"vex m:1 p:0 l:i w:i 0xC2 /r ib"/"RVMI"
    {
        ND_INS_VCMPPS, ND_CAT_AVX, ND_SET_AVX, 890, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ss, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1462 Instruction:"VCMPSD rKq{K},aKq,Hdq,Wsd{sae},Ib" Encoding:"evex m:1 p:3 l:x w:1 0xC2 /r ib"/"RAVMI"
    {
        ND_INS_VCMPSD, ND_CAT_AVX512, ND_SET_AVX512F, 891, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_SAE, ND_OPS_CNT(5, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, ND_OPD_SAE, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1463 Instruction:"VCMPSD Vsd,Hsd,Wsd,Ib" Encoding:"vex m:1 p:3 l:i w:i 0xC2 /r ib"/"RVMI"
    {
        ND_INS_VCMPSD, ND_CAT_AVX, ND_SET_AVX, 891, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_sd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1464 Instruction:"VCMPSH rK{K},aKq,Hn,Wsh{sae},Ib" Encoding:"evex m:3 p:2 l:i w:0 0xC2 /r ib"/"RAVMI"
    {
        ND_INS_VCMPSH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 892, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_SAE, ND_OPS_CNT(5, 0), ND_TUPLE_T1S16, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_R, ND_OPD_SAE, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1465 Instruction:"VCMPSS rKq{K},aKq,Hdq,Wss{sae},Ib" Encoding:"evex m:1 p:2 l:x w:0 0xC2 /r ib"/"RAVMI"
    {
        ND_INS_VCMPSS, ND_CAT_AVX512, ND_SET_AVX512F, 893, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_SAE, ND_OPS_CNT(5, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, ND_OPD_SAE, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1466 Instruction:"VCMPSS Vss,Hss,Wss,Ib" Encoding:"vex m:1 p:2 l:i w:i 0xC2 /r ib"/"RVMI"
    {
        ND_INS_VCMPSS, ND_CAT_AVX, ND_SET_AVX, 893, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ss, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1467 Instruction:"VCOMISD Vdq,Wsd{sae}" Encoding:"evex m:1 p:1 l:i w:1 0x2F /r"/"RM"
    {
        ND_INS_VCOMISD, ND_CAT_AVX512, ND_SET_AVX512F, 894, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_SAE, ND_OPS_CNT(2, 1), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, ND_OPD_SAE, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1468 Instruction:"VCOMISD Vsd,Wsd" Encoding:"vex m:1 p:1 l:i w:i 0x2F /r"/"RM"
    {
        ND_INS_VCOMISD, ND_CAT_AVX, ND_SET_AVX, 894, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1469 Instruction:"VCOMISH Vdq,Wsh{sae}" Encoding:"evex m:5 p:0 l:i w:0 0x2F /r"/"RM"
    {
        ND_INS_VCOMISH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 895, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_SAE, ND_OPS_CNT(2, 1), ND_TUPLE_T1S16, ND_EXT_E3NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0|NDR_RFLAG_ZF|NDR_RFLAG_PF|NDR_RFLAG_CF,
        0,
        0|NDR_RFLAG_OF|NDR_RFLAG_SF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_R, ND_OPD_SAE, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1470 Instruction:"VCOMISS Vdq,Wss{sae}" Encoding:"evex m:1 p:0 l:i w:0 0x2F /r"/"RM"
    {
        ND_INS_VCOMISS, ND_CAT_AVX512, ND_SET_AVX512F, 896, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_SAE, ND_OPS_CNT(2, 1), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, ND_OPD_SAE, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1471 Instruction:"VCOMISS Vss,Wss" Encoding:"vex m:1 p:0 l:i w:i 0x2F /r"/"RM"
    {
        ND_INS_VCOMISS, ND_CAT_AVX, ND_SET_AVX, 896, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1472 Instruction:"VCOMPRESSPD Wn{K}{z},aKq,Vn" Encoding:"evex m:2 p:1 l:x w:1 0x8A /r"/"MAR"
    {
        ND_INS_VCOMPRESSPD, ND_CAT_COMPRESS, ND_SET_AVX512F, 897, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_NOMZ|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1473 Instruction:"VCOMPRESSPS Wn{K}{z},aKq,Vn" Encoding:"evex m:2 p:1 l:x w:0 0x8A /r"/"MAR"
    {
        ND_INS_VCOMPRESSPS, ND_CAT_COMPRESS, ND_SET_AVX512F, 898, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_NOMZ|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1474 Instruction:"VCVTDQ2PD Vn{K}{z},aKq,Wh|B32" Encoding:"evex m:1 p:2 l:x w:0 0xE6 /r"/"RAM"
    {
        ND_INS_VCVTDQ2PD, ND_CAT_CONVERT, ND_SET_AVX512F, 899, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_HV, ND_EXT_E5, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_IER|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_h, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1475 Instruction:"VCVTDQ2PD Vdq,Wq" Encoding:"vex m:1 p:2 l:0 w:i 0xE6 /r"/"RM"
    {
        ND_INS_VCVTDQ2PD, ND_CAT_CONVERT, ND_SET_AVX, 899, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1476 Instruction:"VCVTDQ2PD Vqq,Wdq" Encoding:"vex m:1 p:2 l:1 w:i 0xE6 /r"/"RM"
    {
        ND_INS_VCVTDQ2PD, ND_CAT_CONVERT, ND_SET_AVX, 899, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_qq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1477 Instruction:"VCVTDQ2PH Vh{K}{z},aKq,Wn|B32{er}" Encoding:"evex m:5 p:0 l:x w:0 0x5B /r"/"RAM"
    {
        ND_INS_VCVTDQ2PH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 900, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_h, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1478 Instruction:"VCVTDQ2PS Vn{K}{z},aKq,Wn|B32{er}" Encoding:"evex m:1 p:0 l:x w:0 0x5B /r"/"RAM"
    {
        ND_INS_VCVTDQ2PS, ND_CAT_CONVERT, ND_SET_AVX512F, 901, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1479 Instruction:"VCVTDQ2PS Vps,Wps" Encoding:"vex m:1 p:0 l:x w:i 0x5B /r"/"RM"
    {
        ND_INS_VCVTDQ2PS, ND_CAT_CONVERT, ND_SET_AVX, 901, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1480 Instruction:"VCVTNE2PS2BF16 Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:2 p:3 l:x w:0 0x72 /r"/"RAVM"
    {
        ND_INS_VCVTNE2PS2BF16, ND_CAT_AVX512BF16, ND_SET_AVX512BF16, 902, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BF16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1481 Instruction:"VCVTNEEBF162PS Vx,Mx" Encoding:"vex m:2 p:2 l:x w:0 0xB0 /r:mem"/"RM"
    {
        ND_INS_VCVTNEEBF162PS, ND_CAT_AVXNECONVERT, ND_SET_AVXNECONVERT, 903, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVXNECONVERT, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1482 Instruction:"VCVTNEEPH2PS Vx,Mx" Encoding:"vex m:2 p:1 l:x w:0 0xB0 /r:mem"/"RM"
    {
        ND_INS_VCVTNEEPH2PS, ND_CAT_AVXNECONVERT, ND_SET_AVXNECONVERT, 904, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVXNECONVERT, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1483 Instruction:"VCVTNEOBF162PS Vx,Mx" Encoding:"vex m:2 p:3 l:x w:0 0xB0 /r:mem"/"RM"
    {
        ND_INS_VCVTNEOBF162PS, ND_CAT_AVXNECONVERT, ND_SET_AVXNECONVERT, 905, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVXNECONVERT, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1484 Instruction:"VCVTNEOPH2PS Vx,Mx" Encoding:"vex m:2 p:0 l:x w:0 0xB0 /r:mem"/"RM"
    {
        ND_INS_VCVTNEOPH2PS, ND_CAT_AVXNECONVERT, ND_SET_AVXNECONVERT, 906, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVXNECONVERT, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1485 Instruction:"VCVTNEPS2BF16 Vh{K}{z},aKq,Wn|B32" Encoding:"evex m:2 p:2 l:x w:0 0x72 /r"/"RAM"
    {
        ND_INS_VCVTNEPS2BF16, ND_CAT_AVX512BF16, ND_SET_AVX512BF16, 907, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BF16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_h, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1486 Instruction:"VCVTNEPS2BF16 Vx,Wx" Encoding:"vex m:2 p:2 l:x w:0 0x72 /r"/"RM"
    {
        ND_INS_VCVTNEPS2BF16, ND_CAT_AVXNECONVERT, ND_SET_AVXNECONVERT, 907, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVXNECONVERT, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1487 Instruction:"VCVTPD2DQ Vh{K}{z},aKq,Wn|B64{er}" Encoding:"evex m:1 p:3 l:x w:1 0xE6 /r"/"RAM"
    {
        ND_INS_VCVTPD2DQ, ND_CAT_CONVERT, ND_SET_AVX512F, 908, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_h, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1488 Instruction:"VCVTPD2DQ Vdq,Wx" Encoding:"vex m:1 p:3 l:x w:i 0xE6 /r"/"RM"
    {
        ND_INS_VCVTPD2DQ, ND_CAT_CONVERT, ND_SET_AVX, 908, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1489 Instruction:"VCVTPD2PH Vdq{K}{z},aKq,Wn|B64{er}" Encoding:"evex m:5 p:1 l:x w:1 0x5A /r"/"RAM"
    {
        ND_INS_VCVTPD2PH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 909, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1490 Instruction:"VCVTPD2PS Vh{K}{z},aKq,Wn|B64{er}" Encoding:"evex m:1 p:1 l:x w:1 0x5A /r"/"RAM"
    {
        ND_INS_VCVTPD2PS, ND_CAT_CONVERT, ND_SET_AVX512F, 910, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_h, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1491 Instruction:"VCVTPD2PS Vdq,Wdq" Encoding:"vex m:1 p:1 l:0 w:i 0x5A /r"/"RM"
    {
        ND_INS_VCVTPD2PS, ND_CAT_CONVERT, ND_SET_AVX, 910, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1492 Instruction:"VCVTPD2PS Vdq,Wqq" Encoding:"vex m:1 p:1 l:1 w:i 0x5A /r"/"RM"
    {
        ND_INS_VCVTPD2PS, ND_CAT_CONVERT, ND_SET_AVX, 910, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_qq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1493 Instruction:"VCVTPD2QQ Vn{K}{z},aKq,Wn|B64{er}" Encoding:"evex m:1 p:1 l:x w:1 0x7B /r"/"RAM"
    {
        ND_INS_VCVTPD2QQ, ND_CAT_CONVERT, ND_SET_AVX512DQ, 911, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1494 Instruction:"VCVTPD2UDQ Vh{K}{z},aKq,Wn|B64{er}" Encoding:"evex m:1 p:0 l:x w:1 0x79 /r"/"RAM"
    {
        ND_INS_VCVTPD2UDQ, ND_CAT_CONVERT, ND_SET_AVX512F, 912, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_h, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1495 Instruction:"VCVTPD2UQQ Vn{K}{z},aKq,Wn|B64{er}" Encoding:"evex m:1 p:1 l:x w:1 0x79 /r"/"RAM"
    {
        ND_INS_VCVTPD2UQQ, ND_CAT_CONVERT, ND_SET_AVX512DQ, 913, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1496 Instruction:"VCVTPH2DQ Vn{K}{z},aKq,Wh|B16{er}" Encoding:"evex m:5 p:1 l:x w:0 0x5B /r"/"RAM"
    {
        ND_INS_VCVTPH2DQ, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 914, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_HV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_h, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1497 Instruction:"VCVTPH2PD Vn{K}{z},aKq,Wf|B16{sae}" Encoding:"evex m:5 p:0 l:x w:0 0x5A /r"/"RAM"
    {
        ND_INS_VCVTPH2PD, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 915, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_QV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_f, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1498 Instruction:"VCVTPH2PS Vn{K}{z},aKq,Wh{sae}" Encoding:"evex m:2 p:1 l:x w:0 0x13 /r"/"RAM"
    {
        ND_INS_VCVTPH2PS, ND_CAT_CONVERT, ND_SET_AVX512F, 916, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE, ND_OPS_CNT(3, 0), ND_TUPLE_HVM, ND_EXT_E11, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_h, 0, ND_OPA_R, ND_OPD_SAE, 0), 
        },
    }, 

    // Pos:1499 Instruction:"VCVTPH2PS Vdq,Wq" Encoding:"vex m:2 p:1 l:0 w:0 0x13 /r"/"RM"
    {
        ND_INS_VCVTPH2PS, ND_CAT_CONVERT, ND_SET_F16C, 916, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_11, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_F16C, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1500 Instruction:"VCVTPH2PS Vqq,Wdq" Encoding:"vex m:2 p:1 l:1 w:0 0x13 /r"/"RM"
    {
        ND_INS_VCVTPH2PS, ND_CAT_CONVERT, ND_SET_F16C, 916, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_11, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_F16C, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_qq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1501 Instruction:"VCVTPH2PSX Vn{K}{z},aKq,Wh|B16{sae}" Encoding:"evex m:6 p:1 l:x w:0 0x13 /r"/"RAM"
    {
        ND_INS_VCVTPH2PSX, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 917, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_HV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_h, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1502 Instruction:"VCVTPH2QQ Vn{K}{z},aKq,Wf|B16{er}" Encoding:"evex m:5 p:1 l:x w:0 0x7B /r"/"RAM"
    {
        ND_INS_VCVTPH2QQ, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 918, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_QV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_f, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1503 Instruction:"VCVTPH2UDQ Vn{K}{z},aKq,Wh|B16{er}" Encoding:"evex m:5 p:0 l:x w:0 0x79 /r"/"RAM"
    {
        ND_INS_VCVTPH2UDQ, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 919, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_HV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_h, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1504 Instruction:"VCVTPH2UQQ Vn{K}{z},aKq,Wf|B16{er}" Encoding:"evex m:5 p:1 l:x w:0 0x79 /r"/"RAM"
    {
        ND_INS_VCVTPH2UQQ, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 920, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_QV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_f, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1505 Instruction:"VCVTPH2UW Vn{K}{z},aKq,Wn|B16{er}" Encoding:"evex m:5 p:0 l:x w:0 0x7D /r"/"RAM"
    {
        ND_INS_VCVTPH2UW, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 921, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1506 Instruction:"VCVTPH2W Vn{K}{z},aKq,Wn|B16{er}" Encoding:"evex m:5 p:1 l:x w:0 0x7D /r"/"RAM"
    {
        ND_INS_VCVTPH2W, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 922, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1507 Instruction:"VCVTPS2DQ Vn{K}{z},aKq,Wn|B32{er}" Encoding:"evex m:1 p:1 l:x w:0 0x5B /r"/"RAM"
    {
        ND_INS_VCVTPS2DQ, ND_CAT_CONVERT, ND_SET_AVX512F, 923, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1508 Instruction:"VCVTPS2DQ Vps,Wps" Encoding:"vex m:1 p:1 l:x w:i 0x5B /r"/"RM"
    {
        ND_INS_VCVTPS2DQ, ND_CAT_CONVERT, ND_SET_AVX, 923, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1509 Instruction:"VCVTPS2PD Vn{K}{z},aKq,Wh|B32{sae}" Encoding:"evex m:1 p:0 l:x w:0 0x5A /r"/"RAM"
    {
        ND_INS_VCVTPS2PD, ND_CAT_CONVERT, ND_SET_AVX512F, 924, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_HV, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_h, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1510 Instruction:"VCVTPS2PD Vpd,Wq" Encoding:"vex m:1 p:0 l:0 w:i 0x5A /r"/"RM"
    {
        ND_INS_VCVTPS2PD, ND_CAT_CONVERT, ND_SET_AVX, 924, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1511 Instruction:"VCVTPS2PD Vqq,Wdq" Encoding:"vex m:1 p:0 l:1 w:i 0x5A /r"/"RM"
    {
        ND_INS_VCVTPS2PD, ND_CAT_CONVERT, ND_SET_AVX, 924, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_qq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1512 Instruction:"VCVTPS2PH Wh{K}{z},aKq,Vn{sae},Ib" Encoding:"evex m:3 p:1 l:x w:0 0x1D /r ib"/"MARI"
    {
        ND_INS_VCVTPS2PH, ND_CAT_CONVERT, ND_SET_AVX512F, 925, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE, ND_OPS_CNT(4, 0), ND_TUPLE_HVM, ND_EXT_E11, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_h, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_R, ND_OPD_SAE, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1513 Instruction:"VCVTPS2PH Wq,Vdq,Ib" Encoding:"vex m:3 p:1 l:0 w:0 0x1D /r ib"/"MRI"
    {
        ND_INS_VCVTPS2PH, ND_CAT_CONVERT, ND_SET_F16C, 925, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_11, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_F16C, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1514 Instruction:"VCVTPS2PH Wdq,Vqq,Ib" Encoding:"vex m:3 p:1 l:1 w:0 0x1D /r ib"/"MRI"
    {
        ND_INS_VCVTPS2PH, ND_CAT_CONVERT, ND_SET_F16C, 925, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_11, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_F16C, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_qq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1515 Instruction:"VCVTPS2PHX Vh{K}{z},aKq,Wn|B32{er}" Encoding:"evex m:5 p:1 l:x w:0 0x1D /r"/"RAM"
    {
        ND_INS_VCVTPS2PHX, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 926, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_h, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1516 Instruction:"VCVTPS2QQ Vn{K}{z},aKq,Wh|B32{er}" Encoding:"evex m:1 p:1 l:x w:0 0x7B /r"/"RAM"
    {
        ND_INS_VCVTPS2QQ, ND_CAT_CONVERT, ND_SET_AVX512DQ, 927, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_HV, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_h, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1517 Instruction:"VCVTPS2UDQ Vn{K}{z},aKq,Wn|B32{er}" Encoding:"evex m:1 p:0 l:x w:0 0x79 /r"/"RAM"
    {
        ND_INS_VCVTPS2UDQ, ND_CAT_CONVERT, ND_SET_AVX512F, 928, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1518 Instruction:"VCVTPS2UQQ Vn{K}{z},aKq,Wh|B32{er}" Encoding:"evex m:1 p:1 l:x w:0 0x79 /r"/"RAM"
    {
        ND_INS_VCVTPS2UQQ, ND_CAT_CONVERT, ND_SET_AVX512DQ, 929, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_HV, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_h, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1519 Instruction:"VCVTQQ2PD Vn{K}{z},aKq,Wn|B64{er}" Encoding:"evex m:1 p:2 l:x w:1 0xE6 /r"/"RAM"
    {
        ND_INS_VCVTQQ2PD, ND_CAT_CONVERT, ND_SET_AVX512DQ, 930, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1520 Instruction:"VCVTQQ2PH Vdq{K}{z},aKq,Wn|B64{er}" Encoding:"evex m:5 p:0 l:x w:1 0x5B /r"/"RAM"
    {
        ND_INS_VCVTQQ2PH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 931, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1521 Instruction:"VCVTQQ2PS Vh{K}{z},aKq,Wn|B64{er}" Encoding:"evex m:1 p:0 l:x w:1 0x5B /r"/"RAM"
    {
        ND_INS_VCVTQQ2PS, ND_CAT_CONVERT, ND_SET_AVX512DQ, 932, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_h, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1522 Instruction:"VCVTSD2SH Vdq{K}{z},aKq,Hdq,Wsd{er}" Encoding:"evex m:5 p:3 l:i w:1 0x5A /r"/"RAVM"
    {
        ND_INS_VCVTSD2SH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 933, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1523 Instruction:"VCVTSD2SI Gy,Wsd{er}" Encoding:"evex m:1 p:3 l:i w:x 0x2D /r"/"RM"
    {
        ND_INS_VCVTSD2SI, ND_CAT_CONVERT, ND_SET_AVX512F, 934, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_ER, ND_OPS_CNT(2, 0), ND_TUPLE_T1F, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1524 Instruction:"VCVTSD2SI Gy,Wsd" Encoding:"vex m:1 p:3 l:i w:x 0x2D /r"/"RM"
    {
        ND_INS_VCVTSD2SI, ND_CAT_CONVERT, ND_SET_AVX, 934, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1525 Instruction:"VCVTSD2SS Vdq{K}{z},aKq,Hdq,Wsd{er}" Encoding:"evex m:1 p:3 l:i w:1 0x5A /r"/"RAVM"
    {
        ND_INS_VCVTSD2SS, ND_CAT_CONVERT, ND_SET_AVX512F, 935, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1526 Instruction:"VCVTSD2SS Vss,Hx,Wsd" Encoding:"vex m:1 p:3 l:i w:i 0x5A /r"/"RVM"
    {
        ND_INS_VCVTSD2SS, ND_CAT_CONVERT, ND_SET_AVX, 935, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ss, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1527 Instruction:"VCVTSD2USI Gy,Wsd{er}" Encoding:"evex m:1 p:3 l:i w:x 0x79 /r"/"RM"
    {
        ND_INS_VCVTSD2USI, ND_CAT_CONVERT, ND_SET_AVX512F, 936, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_ER, ND_OPS_CNT(2, 0), ND_TUPLE_T1F, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1528 Instruction:"VCVTSH2SD Vdq{K}{z},aKq,Hdq,Wsh{sae}" Encoding:"evex m:5 p:2 l:i w:0 0x5A /r"/"RAVM"
    {
        ND_INS_VCVTSH2SD, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 937, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE, ND_OPS_CNT(4, 0), ND_TUPLE_T1S16, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_R, ND_OPD_SAE, 0), 
        },
    }, 

    // Pos:1529 Instruction:"VCVTSH2SI Gy,Wsh{er}" Encoding:"evex m:5 p:2 l:i w:x 0x2D /r"/"RM"
    {
        ND_INS_VCVTSH2SI, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 938, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_ER, ND_OPS_CNT(2, 0), ND_TUPLE_T1S16, ND_EXT_E3NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1530 Instruction:"VCVTSH2SS Vdq{K}{z},aKq,Hdq,Wsh{sae}" Encoding:"evex m:6 p:0 l:i w:0 0x13 /r"/"RAVM"
    {
        ND_INS_VCVTSH2SS, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 939, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE, ND_OPS_CNT(4, 0), ND_TUPLE_T1S16, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_R, ND_OPD_SAE, 0), 
        },
    }, 

    // Pos:1531 Instruction:"VCVTSH2USI Gy,Wsh{er}" Encoding:"evex m:5 p:2 l:i w:x 0x79 /r"/"RM"
    {
        ND_INS_VCVTSH2USI, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 940, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_ER, ND_OPS_CNT(2, 0), ND_TUPLE_T1S16, ND_EXT_E3NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1532 Instruction:"VCVTSI2SD Vdq,Hdq,Ey" Encoding:"evex m:1 p:3 l:i w:0 0x2A /r"/"RVM"
    {
        ND_INS_VCVTSI2SD, ND_CAT_CONVERT, ND_SET_AVX512F, 941, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E10NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_IER|ND_FLAG_IWO64|ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1533 Instruction:"VCVTSI2SD Vdq,Hdq{er},Ey" Encoding:"evex m:1 p:3 l:i w:1 0x2A /r"/"RVM"
    {
        ND_INS_VCVTSI2SD, ND_CAT_CONVERT, ND_SET_AVX512F, 941, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_ER, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, ND_OPD_ER, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1534 Instruction:"VCVTSI2SD Vsd,Hsd,Ey" Encoding:"vex m:1 p:3 l:i w:x 0x2A /r"/"RVM"
    {
        ND_INS_VCVTSI2SD, ND_CAT_CONVERT, ND_SET_AVX, 941, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_sd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1535 Instruction:"VCVTSI2SH Vdq,Hdq,Ey" Encoding:"evex m:5 p:2 l:i w:x 0x2A /r"/"RVM"
    {
        ND_INS_VCVTSI2SH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 942, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E3NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1536 Instruction:"VCVTSI2SS Vdq,Hdq{er},Ey" Encoding:"evex m:1 p:2 l:i w:x 0x2A /r"/"RVM"
    {
        ND_INS_VCVTSI2SS, ND_CAT_CONVERT, ND_SET_AVX512F, 943, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_ER, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, ND_OPD_ER, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1537 Instruction:"VCVTSI2SS Vss,Hss,Ey" Encoding:"vex m:1 p:2 l:i w:x 0x2A /r"/"RVM"
    {
        ND_INS_VCVTSI2SS, ND_CAT_CONVERT, ND_SET_AVX, 943, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ss, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1538 Instruction:"VCVTSS2SD Vdq{K}{z},aKq,Hdq,Wss{sae}" Encoding:"evex m:1 p:2 l:i w:0 0x5A /r"/"RAVM"
    {
        ND_INS_VCVTSS2SD, ND_CAT_CONVERT, ND_SET_AVX512F, 944, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, ND_OPD_SAE, 0), 
        },
    }, 

    // Pos:1539 Instruction:"VCVTSS2SD Vsd,Hx,Wss" Encoding:"vex m:1 p:2 l:i w:i 0x5A /r"/"RVM"
    {
        ND_INS_VCVTSS2SD, ND_CAT_CONVERT, ND_SET_AVX, 944, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_sd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1540 Instruction:"VCVTSS2SH Vdq{K}{z},aKq,Hdq,Wss{er}" Encoding:"evex m:5 p:0 l:i w:0 0x1D /r"/"RAVM"
    {
        ND_INS_VCVTSS2SH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 945, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1541 Instruction:"VCVTSS2SI Gy,Wss{er}" Encoding:"evex m:1 p:2 l:i w:x 0x2D /r"/"RM"
    {
        ND_INS_VCVTSS2SI, ND_CAT_CONVERT, ND_SET_AVX512F, 946, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_ER, ND_OPS_CNT(2, 0), ND_TUPLE_T1F, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1542 Instruction:"VCVTSS2SI Gy,Wss" Encoding:"vex m:1 p:2 l:i w:x 0x2D /r"/"RM"
    {
        ND_INS_VCVTSS2SI, ND_CAT_CONVERT, ND_SET_AVX, 946, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1543 Instruction:"VCVTSS2USI Gy,Wss{er}" Encoding:"evex m:1 p:2 l:i w:x 0x79 /r"/"RM"
    {
        ND_INS_VCVTSS2USI, ND_CAT_CONVERT, ND_SET_AVX512F, 947, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_ER, ND_OPS_CNT(2, 0), ND_TUPLE_T1F, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1544 Instruction:"VCVTTPD2DQ Vh{K}{z},aKq,Wn|B64{sae}" Encoding:"evex m:1 p:1 l:x w:1 0xE6 /r"/"RAM"
    {
        ND_INS_VCVTTPD2DQ, ND_CAT_CONVERT, ND_SET_AVX512F, 948, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_h, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1545 Instruction:"VCVTTPD2DQ Vdq,Wx" Encoding:"vex m:1 p:1 l:x w:i 0xE6 /r"/"RM"
    {
        ND_INS_VCVTTPD2DQ, ND_CAT_CONVERT, ND_SET_AVX, 948, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1546 Instruction:"VCVTTPD2QQ Vn{K}{z},aKq,Wn|B64{sae}" Encoding:"evex m:1 p:1 l:x w:1 0x7A /r"/"RAM"
    {
        ND_INS_VCVTTPD2QQ, ND_CAT_CONVERT, ND_SET_AVX512DQ, 949, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1547 Instruction:"VCVTTPD2UDQ Vh{K}{z},aKq,Wn|B64{sae}" Encoding:"evex m:1 p:0 l:x w:1 0x78 /r"/"RAM"
    {
        ND_INS_VCVTTPD2UDQ, ND_CAT_CONVERT, ND_SET_AVX512F, 950, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_h, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1548 Instruction:"VCVTTPD2UQQ Vn{K}{z},aKq,Wn|B64{sae}" Encoding:"evex m:1 p:1 l:x w:1 0x78 /r"/"RAM"
    {
        ND_INS_VCVTTPD2UQQ, ND_CAT_CONVERT, ND_SET_AVX512DQ, 951, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1549 Instruction:"VCVTTPH2DQ Vn{K}{z},aKq,Wh|B16{sae}" Encoding:"evex m:5 p:2 l:x w:0 0x5B /r"/"RAM"
    {
        ND_INS_VCVTTPH2DQ, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 952, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_HV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_h, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1550 Instruction:"VCVTTPH2QQ Vn{K}{z},aKq,Wf|B16{sae}" Encoding:"evex m:5 p:1 l:x w:0 0x7A /r"/"RAM"
    {
        ND_INS_VCVTTPH2QQ, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 953, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_QV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_f, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1551 Instruction:"VCVTTPH2UDQ Vn{K}{z},aKq,Wh|B16{sae}" Encoding:"evex m:5 p:0 l:x w:0 0x78 /r"/"RAM"
    {
        ND_INS_VCVTTPH2UDQ, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 954, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_HV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_h, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1552 Instruction:"VCVTTPH2UQQ Vn{K}{z},aKq,Wf|B16{sae}" Encoding:"evex m:5 p:1 l:x w:0 0x78 /r"/"RAM"
    {
        ND_INS_VCVTTPH2UQQ, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 955, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_QV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_f, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1553 Instruction:"VCVTTPH2UW Vn{K}{z},aKq,Wn|B16{sae}" Encoding:"evex m:5 p:0 l:x w:0 0x7C /r"/"RAM"
    {
        ND_INS_VCVTTPH2UW, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 956, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1554 Instruction:"VCVTTPH2W Vn{K}{z},aKq,Wn|B16{sae}" Encoding:"evex m:5 p:1 l:x w:0 0x7C /r"/"RAM"
    {
        ND_INS_VCVTTPH2W, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 957, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1555 Instruction:"VCVTTPS2DQ Vn{K}{z},aKq,Wn|B32{sae}" Encoding:"evex m:1 p:2 l:x w:0 0x5B /r"/"RAM"
    {
        ND_INS_VCVTTPS2DQ, ND_CAT_CONVERT, ND_SET_AVX512F, 958, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1556 Instruction:"VCVTTPS2DQ Vps,Wps" Encoding:"vex m:1 p:2 l:x w:i 0x5B /r"/"RM"
    {
        ND_INS_VCVTTPS2DQ, ND_CAT_CONVERT, ND_SET_AVX, 958, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1557 Instruction:"VCVTTPS2QQ Vn{K}{z},aKq,Wh|B32{sae}" Encoding:"evex m:1 p:1 l:x w:0 0x7A /r"/"RAM"
    {
        ND_INS_VCVTTPS2QQ, ND_CAT_CONVERT, ND_SET_AVX512DQ, 959, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_HV, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_h, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1558 Instruction:"VCVTTPS2UDQ Vn{K}{z},aKq,Wn|B32{sae}" Encoding:"evex m:1 p:0 l:x w:0 0x78 /r"/"RAM"
    {
        ND_INS_VCVTTPS2UDQ, ND_CAT_CONVERT, ND_SET_AVX512F, 960, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1559 Instruction:"VCVTTPS2UQQ Vn{K}{z},aKq,Wh|B32{sae}" Encoding:"evex m:1 p:1 l:x w:0 0x78 /r"/"RAM"
    {
        ND_INS_VCVTTPS2UQQ, ND_CAT_CONVERT, ND_SET_AVX512DQ, 961, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_HV, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_h, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1560 Instruction:"VCVTTSD2SI Gy,Wsd{sae}" Encoding:"evex m:1 p:3 l:i w:x 0x2C /r"/"RM"
    {
        ND_INS_VCVTTSD2SI, ND_CAT_CONVERT, ND_SET_AVX512F, 962, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_SAE, ND_OPS_CNT(2, 0), ND_TUPLE_T1F, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, ND_OPD_SAE, 0), 
        },
    }, 

    // Pos:1561 Instruction:"VCVTTSD2SI Gy,Wsd" Encoding:"vex m:1 p:3 l:i w:x 0x2C /r"/"RM"
    {
        ND_INS_VCVTTSD2SI, ND_CAT_CONVERT, ND_SET_AVX, 962, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1562 Instruction:"VCVTTSD2USI Gy,Wsd{sae}" Encoding:"evex m:1 p:3 l:i w:x 0x78 /r"/"RM"
    {
        ND_INS_VCVTTSD2USI, ND_CAT_CONVERT, ND_SET_AVX512F, 963, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_SAE, ND_OPS_CNT(2, 0), ND_TUPLE_T1F, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, ND_OPD_SAE, 0), 
        },
    }, 

    // Pos:1563 Instruction:"VCVTTSH2SI Gy,Wsh{sae}" Encoding:"evex m:5 p:2 l:i w:x 0x2C /r"/"RM"
    {
        ND_INS_VCVTTSH2SI, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 964, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_SAE, ND_OPS_CNT(2, 0), ND_TUPLE_T1S16, ND_EXT_E3NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_R, ND_OPD_SAE, 0), 
        },
    }, 

    // Pos:1564 Instruction:"VCVTTSH2USI Gy,Wsh{sae}" Encoding:"evex m:5 p:2 l:i w:0 0x78 /r"/"RM"
    {
        ND_INS_VCVTTSH2USI, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 965, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_SAE, ND_OPS_CNT(2, 0), ND_TUPLE_T1S16, ND_EXT_E3NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_R, ND_OPD_SAE, 0), 
        },
    }, 

    // Pos:1565 Instruction:"VCVTTSS2SI Gy,Wss{sae}" Encoding:"evex m:1 p:2 l:i w:x 0x2C /r"/"RM"
    {
        ND_INS_VCVTTSS2SI, ND_CAT_CONVERT, ND_SET_AVX512F, 966, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_SAE, ND_OPS_CNT(2, 0), ND_TUPLE_T1F, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, ND_OPD_SAE, 0), 
        },
    }, 

    // Pos:1566 Instruction:"VCVTTSS2SI Gy,Wss" Encoding:"vex m:1 p:2 l:i w:x 0x2C /r"/"RM"
    {
        ND_INS_VCVTTSS2SI, ND_CAT_CONVERT, ND_SET_AVX, 966, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1567 Instruction:"VCVTTSS2USI Gy,Wss{sae}" Encoding:"evex m:1 p:2 l:i w:x 0x78 /r"/"RM"
    {
        ND_INS_VCVTTSS2USI, ND_CAT_CONVERT, ND_SET_AVX512F, 967, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_SAE, ND_OPS_CNT(2, 0), ND_TUPLE_T1F, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, ND_OPD_SAE, 0), 
        },
    }, 

    // Pos:1568 Instruction:"VCVTUDQ2PD Vn{K}{z},aKq,Wh|B32" Encoding:"evex m:1 p:2 l:x w:0 0x7A /r"/"RAM"
    {
        ND_INS_VCVTUDQ2PD, ND_CAT_CONVERT, ND_SET_AVX512F, 968, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_HV, ND_EXT_E5, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_IER|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_h, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1569 Instruction:"VCVTUDQ2PH Vh{K}{z},aKq,Wn|B32{er}" Encoding:"evex m:5 p:3 l:x w:0 0x7A /r"/"RAM"
    {
        ND_INS_VCVTUDQ2PH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 969, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_h, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1570 Instruction:"VCVTUDQ2PS Vn{K}{z},aKq,Wn|B32{er}" Encoding:"evex m:1 p:3 l:x w:0 0x7A /r"/"RAM"
    {
        ND_INS_VCVTUDQ2PS, ND_CAT_CONVERT, ND_SET_AVX512F, 970, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1571 Instruction:"VCVTUQQ2PD Vn{K}{z},aKq,Wn|B64{er}" Encoding:"evex m:1 p:2 l:x w:1 0x7A /r"/"RAM"
    {
        ND_INS_VCVTUQQ2PD, ND_CAT_CONVERT, ND_SET_AVX512DQ, 971, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1572 Instruction:"VCVTUQQ2PH Vf{K}{z},aKq,Wn|B64{er}" Encoding:"evex m:5 p:3 l:x w:1 0x7A /r"/"RAM"
    {
        ND_INS_VCVTUQQ2PH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 972, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_f, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1573 Instruction:"VCVTUQQ2PS Vh{K}{z},aKq,Wn|B64{er}" Encoding:"evex m:1 p:3 l:x w:1 0x7A /r"/"RAM"
    {
        ND_INS_VCVTUQQ2PS, ND_CAT_CONVERT, ND_SET_AVX512DQ, 973, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_h, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1574 Instruction:"VCVTUSI2SD Vdq,Hdq,Ey" Encoding:"evex m:1 p:3 l:i w:0 0x7B /r"/"RVM"
    {
        ND_INS_VCVTUSI2SD, ND_CAT_CONVERT, ND_SET_AVX512F, 974, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E10NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_IER|ND_FLAG_IWO64|ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1575 Instruction:"VCVTUSI2SD Vdq,Hdq{er},Ey" Encoding:"evex m:1 p:3 l:i w:1 0x7B /r"/"RVM"
    {
        ND_INS_VCVTUSI2SD, ND_CAT_CONVERT, ND_SET_AVX512F, 974, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_ER, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, ND_OPD_ER, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1576 Instruction:"VCVTUSI2SH Vdq,Hdq,Ey{er}" Encoding:"evex m:5 p:2 l:i w:x 0x7B /r"/"RVM"
    {
        ND_INS_VCVTUSI2SH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 975, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_ER, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E3NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1577 Instruction:"VCVTUSI2SS Vss,Hss{er},Ey" Encoding:"evex m:1 p:2 l:i w:x 0x7B /r"/"RVM"
    {
        ND_INS_VCVTUSI2SS, ND_CAT_CONVERT, ND_SET_AVX512F, 976, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_ER, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ss, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_ss, 0, ND_OPA_R, ND_OPD_ER, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1578 Instruction:"VCVTUW2PH Vn{K}{z},aKq,Wn|B16{er}" Encoding:"evex m:5 p:3 l:x w:0 0x7D /r"/"RAM"
    {
        ND_INS_VCVTUW2PH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 977, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1579 Instruction:"VCVTW2PH Vn{K}{z},aKq,Wn|B16{er}" Encoding:"evex m:5 p:2 l:x w:0 0x7D /r"/"RAM"
    {
        ND_INS_VCVTW2PH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 978, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1580 Instruction:"VDBPSADBW Vn{K}{z},aKq,Hn,Wn,Ib" Encoding:"evex m:3 p:1 l:x w:0 0x42 /r ib"/"RAVMI"
    {
        ND_INS_VDBPSADBW, ND_CAT_AVX512, ND_SET_AVX512BW, 979, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(5, 0), ND_TUPLE_FVM, ND_EXT_E4NFnb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1581 Instruction:"VDIVPD Vn{K}{z},aKq,Hn,Wn|B64{er}" Encoding:"evex m:1 p:1 l:x w:1 0x5E /r"/"RAVM"
    {
        ND_INS_VDIVPD, ND_CAT_AVX512, ND_SET_AVX512F, 980, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1582 Instruction:"VDIVPD Vpd,Hpd,Wpd" Encoding:"vex m:1 p:1 l:x w:i 0x5E /r"/"RVM"
    {
        ND_INS_VDIVPD, ND_CAT_AVX, ND_SET_AVX, 980, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1583 Instruction:"VDIVPH Vn{K}{z},aKq,Hn,Wn|B16{er}" Encoding:"evex m:5 p:0 l:x w:0 0x5E /r"/"RAVM"
    {
        ND_INS_VDIVPH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 981, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1584 Instruction:"VDIVPS Vn{K}{z},aKq,Hn,Wn|B32{er}" Encoding:"evex m:1 p:0 l:x w:0 0x5E /r"/"RAVM"
    {
        ND_INS_VDIVPS, ND_CAT_AVX512, ND_SET_AVX512F, 982, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1585 Instruction:"VDIVPS Vps,Hps,Wps" Encoding:"vex m:1 p:0 l:x w:i 0x5E /r"/"RVM"
    {
        ND_INS_VDIVPS, ND_CAT_AVX, ND_SET_AVX, 982, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1586 Instruction:"VDIVSD Vdq{K}{z},aKq,Hdq,Wsd{er}" Encoding:"evex m:1 p:3 l:i w:1 0x5E /r"/"RAVM"
    {
        ND_INS_VDIVSD, ND_CAT_AVX512, ND_SET_AVX512F, 983, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1587 Instruction:"VDIVSD Vsd,Hsd,Wsd" Encoding:"vex m:1 p:3 l:i w:i 0x5E /r"/"RVM"
    {
        ND_INS_VDIVSD, ND_CAT_AVX, ND_SET_AVX, 983, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_sd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1588 Instruction:"VDIVSH Vdq{K}{z},aKq,Hdq,Wsh{er}" Encoding:"evex m:5 p:2 l:i w:0 0x5E /r"/"RAVM"
    {
        ND_INS_VDIVSH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 984, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S16, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1589 Instruction:"VDIVSS Vdq{K}{z},aKq,Hdq,Wss{er}" Encoding:"evex m:1 p:2 l:i w:0 0x5E /r"/"RAVM"
    {
        ND_INS_VDIVSS, ND_CAT_AVX512, ND_SET_AVX512F, 985, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1590 Instruction:"VDIVSS Vss,Hss,Wss" Encoding:"vex m:1 p:2 l:i w:i 0x5E /r"/"RVM"
    {
        ND_INS_VDIVSS, ND_CAT_AVX, ND_SET_AVX, 985, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ss, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1591 Instruction:"VDPBF16PS Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:2 p:2 l:x w:0 0x52 /r"/"RAVM"
    {
        ND_INS_VDPBF16PS, ND_CAT_AVX512BF16, ND_SET_AVX512BF16, 986, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BF16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1592 Instruction:"VDPPD Vdq,Hdq,Wdq,Ib" Encoding:"vex m:3 p:1 l:0 w:i 0x41 /r ib"/"RVMI"
    {
        ND_INS_VDPPD, ND_CAT_AVX, ND_SET_AVX, 987, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1593 Instruction:"VDPPS Vx,Hx,Wx,Ib" Encoding:"vex m:3 p:1 l:x w:i 0x40 /r ib"/"RVMI"
    {
        ND_INS_VDPPS, ND_CAT_AVX, ND_SET_AVX, 988, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1594 Instruction:"VERR Ew" Encoding:"0x0F 0x00 /4"/"M"
    {
        ND_INS_VERR, ND_CAT_SYSTEM, ND_SET_I286PROT, 989, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_ZF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1595 Instruction:"VERW Ew" Encoding:"0x0F 0x00 /5"/"M"
    {
        ND_INS_VERW, ND_CAT_SYSTEM, ND_SET_I286PROT, 990, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_ZF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1596 Instruction:"VEXP2PD Voq{K}{z},aKq,Woq|B64{sae}" Encoding:"evex m:2 p:1 l:2 w:1 0xC8 /r"/"RAM"
    {
        ND_INS_VEXP2PD, ND_CAT_KNL, ND_SET_AVX512ER, 991, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512ER, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_oq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_oq, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1597 Instruction:"VEXP2PS Voq{K}{z},aKq,Woq|B32{sae}" Encoding:"evex m:2 p:1 l:2 w:0 0xC8 /r"/"RAM"
    {
        ND_INS_VEXP2PS, ND_CAT_KNL, ND_SET_AVX512ER, 992, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512ER, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_oq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_oq, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1598 Instruction:"VEXPANDPD Vn{K}{z},aKq,Wn" Encoding:"evex m:2 p:1 l:x w:1 0x88 /r"/"RAM"
    {
        ND_INS_VEXPANDPD, ND_CAT_EXPAND, ND_SET_AVX512F, 993, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1599 Instruction:"VEXPANDPS Vn{K}{z},aKq,Wn" Encoding:"evex m:2 p:1 l:x w:0 0x88 /r"/"RAM"
    {
        ND_INS_VEXPANDPS, ND_CAT_EXPAND, ND_SET_AVX512F, 994, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1600 Instruction:"VEXTRACTF128 Wdq,Vqq,Ib" Encoding:"vex m:3 p:1 l:1 w:0 0x19 /r ib"/"MRI"
    {
        ND_INS_VEXTRACTF128, ND_CAT_AVX, ND_SET_AVX, 995, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_6, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_qq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1601 Instruction:"VEXTRACTF32X4 Wdq{K}{z},aKq,Vu,Ib" Encoding:"evex m:3 p:1 l:x w:0 0x19 /r ib"/"MARI"
    {
        ND_INS_VEXTRACTF32X4, ND_CAT_AVX512, ND_SET_AVX512F, 996, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_T4, ND_EXT_E6NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_NOL0|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_u, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1602 Instruction:"VEXTRACTF32X8 Wqq{K}{z},aKq,Voq,Ib" Encoding:"evex m:3 p:1 l:2 w:0 0x1B /r ib"/"MARI"
    {
        ND_INS_VEXTRACTF32X8, ND_CAT_AVX512, ND_SET_AVX512DQ, 997, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_T8, ND_EXT_E6NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_qq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_oq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1603 Instruction:"VEXTRACTF64X2 Wdq{K}{z},aKq,Vu,Ib" Encoding:"evex m:3 p:1 l:x w:1 0x19 /r ib"/"MARI"
    {
        ND_INS_VEXTRACTF64X2, ND_CAT_AVX512, ND_SET_AVX512DQ, 998, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_T2, ND_EXT_E6NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_NOL0|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_u, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1604 Instruction:"VEXTRACTF64X4 Wqq{K}{z},aKq,Voq,Ib" Encoding:"evex m:3 p:1 l:2 w:1 0x1B /r ib"/"MARI"
    {
        ND_INS_VEXTRACTF64X4, ND_CAT_AVX512, ND_SET_AVX512F, 999, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_T4, ND_EXT_E6NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_qq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_oq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1605 Instruction:"VEXTRACTI128 Wdq,Vqq,Ib" Encoding:"vex m:3 p:1 l:1 w:0 0x39 /r ib"/"MRI"
    {
        ND_INS_VEXTRACTI128, ND_CAT_AVX2, ND_SET_AVX2, 1000, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_6, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_qq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1606 Instruction:"VEXTRACTI32X4 Wdq{K}{z},aKq,Vu,Ib" Encoding:"evex m:3 p:1 l:x w:0 0x39 /r ib"/"MARI"
    {
        ND_INS_VEXTRACTI32X4, ND_CAT_AVX512, ND_SET_AVX512F, 1001, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_T4, ND_EXT_E6NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_NOL0|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_u, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1607 Instruction:"VEXTRACTI32X8 Wqq{K}{z},aKq,Voq,Ib" Encoding:"evex m:3 p:1 l:2 w:0 0x3B /r ib"/"MARI"
    {
        ND_INS_VEXTRACTI32X8, ND_CAT_AVX512, ND_SET_AVX512DQ, 1002, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_T8, ND_EXT_E6NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_qq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_oq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1608 Instruction:"VEXTRACTI64X2 Wdq{K}{z},aKq,Vu,Ib" Encoding:"evex m:3 p:1 l:x w:1 0x39 /r ib"/"MARI"
    {
        ND_INS_VEXTRACTI64X2, ND_CAT_AVX512, ND_SET_AVX512DQ, 1003, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_T2, ND_EXT_E6NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_NOL0|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_u, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1609 Instruction:"VEXTRACTI64X4 Wqq{K}{z},aKq,Voq,Ib" Encoding:"evex m:3 p:1 l:2 w:1 0x3B /r ib"/"MARI"
    {
        ND_INS_VEXTRACTI64X4, ND_CAT_AVX512, ND_SET_AVX512F, 1004, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_T4, ND_EXT_E6NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_qq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_oq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1610 Instruction:"VEXTRACTPS Md,Vdq,Ib" Encoding:"evex m:3 p:1 l:0 w:i 0x17 /r:mem ib"/"MRI"
    {
        ND_INS_VEXTRACTPS, ND_CAT_AVX512, ND_SET_AVX512F, 1005, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E9NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_d, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1611 Instruction:"VEXTRACTPS Ry,Vdq,Ib" Encoding:"evex m:3 p:1 l:0 w:i 0x17 /r:reg ib"/"MRI"
    {
        ND_INS_VEXTRACTPS, ND_CAT_AVX512, ND_SET_AVX512F, 1005, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E9NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1612 Instruction:"VEXTRACTPS Md,Vdq,Ib" Encoding:"vex m:3 p:1 l:0 w:i 0x17 /r:mem ib"/"MRI"
    {
        ND_INS_VEXTRACTPS, ND_CAT_AVX, ND_SET_AVX, 1005, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_d, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1613 Instruction:"VEXTRACTPS Ry,Vdq,Ib" Encoding:"vex m:3 p:1 l:0 w:i 0x17 /r:reg ib"/"MRI"
    {
        ND_INS_VEXTRACTPS, ND_CAT_AVX, ND_SET_AVX, 1005, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1614 Instruction:"VFCMADDCPH Vn{K}{z},aKq,Hn,Wn|B32{er}" Encoding:"evex m:6 p:3 l:x w:0 0x56 /r"/"RAVM"
    {
        ND_INS_VFCMADDCPH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1006, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4S, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1615 Instruction:"VFCMADDCSH Vdq{K}{z},aKq,Hdq,Wd{er}" Encoding:"evex m:6 p:3 l:i w:0 0x57 /r"/"RAVM"
    {
        ND_INS_VFCMADDCSH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1007, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E10S, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_d, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1616 Instruction:"VFCMULCPH Vn{K}{z},aKq,Hn,Wn|B32{er}" Encoding:"evex m:6 p:3 l:x w:0 0xD6 /r"/"RAVM"
    {
        ND_INS_VFCMULCPH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1008, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4S, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1617 Instruction:"VFCMULCSH Vdq{K}{z},aKq,Hdq,Wd{er}" Encoding:"evex m:6 p:3 l:i w:0 0xD7 /r"/"RAVM"
    {
        ND_INS_VFCMULCSH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1009, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E10S, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_d, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1618 Instruction:"VFIXUPIMMPD Vn{K}{z},aKq,Hn,Wn|B64{sae},Ib" Encoding:"evex m:3 p:1 l:x w:1 0x54 /r ib"/"RAVMI"
    {
        ND_INS_VFIXUPIMMPD, ND_CAT_AVX512, ND_SET_AVX512F, 1010, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(5, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B64, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1619 Instruction:"VFIXUPIMMPS Vn{K}{z},aKq,Hn,Wn|B32{sae},Ib" Encoding:"evex m:3 p:1 l:x w:0 0x54 /r ib"/"RAVMI"
    {
        ND_INS_VFIXUPIMMPS, ND_CAT_AVX512, ND_SET_AVX512F, 1011, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(5, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B32, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1620 Instruction:"VFIXUPIMMSD Vdq{K}{z},aKq,Hdq,Wsd{sae},Ib" Encoding:"evex m:3 p:1 l:i w:1 0x55 /r ib"/"RAVMI"
    {
        ND_INS_VFIXUPIMMSD, ND_CAT_AVX512, ND_SET_AVX512F, 1012, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE, ND_OPS_CNT(5, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, ND_OPD_SAE, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1621 Instruction:"VFIXUPIMMSS Vdq{K}{z},aKq,Hdq,Wss{sae},Ib" Encoding:"evex m:3 p:1 l:i w:0 0x55 /r ib"/"RAVMI"
    {
        ND_INS_VFIXUPIMMSS, ND_CAT_AVX512, ND_SET_AVX512F, 1013, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE, ND_OPS_CNT(5, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, ND_OPD_SAE, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1622 Instruction:"VFMADD132PD Vn{K}{z},aKq,Hn,Wn|B64{er}" Encoding:"evex m:2 p:1 l:x w:1 0x98 /r"/"RAVM"
    {
        ND_INS_VFMADD132PD, ND_CAT_VFMA, ND_SET_AVX512F, 1014, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1623 Instruction:"VFMADD132PD Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:1 0x98 /r"/"RVM"
    {
        ND_INS_VFMADD132PD, ND_CAT_VFMA, ND_SET_FMA, 1014, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1624 Instruction:"VFMADD132PH Vn{K}{z},aKq,Hn,Wn|B16{er}" Encoding:"evex m:6 p:1 l:x w:0 0x98 /r"/"RAVM"
    {
        ND_INS_VFMADD132PH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1015, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1625 Instruction:"VFMADD132PS Vn{K}{z},aKq,Hn,Wn|B32{er}" Encoding:"evex m:2 p:1 l:x w:0 0x98 /r"/"RAVM"
    {
        ND_INS_VFMADD132PS, ND_CAT_VFMA, ND_SET_AVX512F, 1016, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1626 Instruction:"VFMADD132PS Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:0 0x98 /r"/"RVM"
    {
        ND_INS_VFMADD132PS, ND_CAT_VFMA, ND_SET_FMA, 1016, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1627 Instruction:"VFMADD132SD Vdq{K}{z},aKq,Hdq,Wsd{er}" Encoding:"evex m:2 p:1 l:i w:1 0x99 /r"/"RAVM"
    {
        ND_INS_VFMADD132SD, ND_CAT_VFMA, ND_SET_AVX512F, 1017, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1628 Instruction:"VFMADD132SD Vdq,Hdq,Wsd" Encoding:"vex m:2 p:1 l:i w:1 0x99 /r"/"RVM"
    {
        ND_INS_VFMADD132SD, ND_CAT_VFMA, ND_SET_FMA, 1017, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1629 Instruction:"VFMADD132SH Vdq{K}{z},aKq,Hdq,Wsh{er}" Encoding:"evex m:6 p:1 l:i w:0 0x99 /r"/"RAVM"
    {
        ND_INS_VFMADD132SH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1018, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S16, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1630 Instruction:"VFMADD132SS Vdq{K}{z},aKq,Hdq,Wss{er}" Encoding:"evex m:2 p:1 l:i w:0 0x99 /r"/"RAVM"
    {
        ND_INS_VFMADD132SS, ND_CAT_VFMA, ND_SET_AVX512F, 1019, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1631 Instruction:"VFMADD132SS Vdq,Hdq,Wss" Encoding:"vex m:2 p:1 l:i w:0 0x99 /r"/"RVM"
    {
        ND_INS_VFMADD132SS, ND_CAT_VFMA, ND_SET_FMA, 1019, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1632 Instruction:"VFMADD213PD Vn{K}{z},aKq,Hn,Wn|B64{er}" Encoding:"evex m:2 p:1 l:x w:1 0xA8 /r"/"RAVM"
    {
        ND_INS_VFMADD213PD, ND_CAT_VFMA, ND_SET_AVX512F, 1020, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1633 Instruction:"VFMADD213PD Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:1 0xA8 /r"/"RVM"
    {
        ND_INS_VFMADD213PD, ND_CAT_VFMA, ND_SET_FMA, 1020, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1634 Instruction:"VFMADD213PH Vn{K}{z},aKq,Hn,Wn|B16{er}" Encoding:"evex m:6 p:1 l:x w:0 0xA8 /r"/"RAVM"
    {
        ND_INS_VFMADD213PH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1021, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1635 Instruction:"VFMADD213PS Vn{K}{z},aKq,Hn,Wn|B32{er}" Encoding:"evex m:2 p:1 l:x w:0 0xA8 /r"/"RAVM"
    {
        ND_INS_VFMADD213PS, ND_CAT_VFMA, ND_SET_AVX512F, 1022, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1636 Instruction:"VFMADD213PS Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:0 0xA8 /r"/"RVM"
    {
        ND_INS_VFMADD213PS, ND_CAT_VFMA, ND_SET_FMA, 1022, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1637 Instruction:"VFMADD213SD Vdq{K}{z},aKq,Hdq,Wsd{er}" Encoding:"evex m:2 p:1 l:i w:1 0xA9 /r"/"RAVM"
    {
        ND_INS_VFMADD213SD, ND_CAT_VFMA, ND_SET_AVX512F, 1023, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1638 Instruction:"VFMADD213SD Vdq,Hdq,Wsd" Encoding:"vex m:2 p:1 l:i w:1 0xA9 /r"/"RVM"
    {
        ND_INS_VFMADD213SD, ND_CAT_VFMA, ND_SET_FMA, 1023, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1639 Instruction:"VFMADD213SH Vdq{K}{z},aKq,Hdq,Wsh{er}" Encoding:"evex m:6 p:1 l:i w:0 0xA9 /r"/"RAVM"
    {
        ND_INS_VFMADD213SH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1024, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S16, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1640 Instruction:"VFMADD213SS Vdq{K}{z},aKq,Hdq,Wss{er}" Encoding:"evex m:2 p:1 l:i w:0 0xA9 /r"/"RAVM"
    {
        ND_INS_VFMADD213SS, ND_CAT_VFMA, ND_SET_AVX512F, 1025, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1641 Instruction:"VFMADD213SS Vdq,Hdq,Wss" Encoding:"vex m:2 p:1 l:i w:0 0xA9 /r"/"RVM"
    {
        ND_INS_VFMADD213SS, ND_CAT_VFMA, ND_SET_FMA, 1025, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1642 Instruction:"VFMADD231PD Vn{K}{z},aKq,Hn,Wn|B64{er}" Encoding:"evex m:2 p:1 l:x w:1 0xB8 /r"/"RAVM"
    {
        ND_INS_VFMADD231PD, ND_CAT_VFMA, ND_SET_AVX512F, 1026, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1643 Instruction:"VFMADD231PD Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:1 0xB8 /r"/"RVM"
    {
        ND_INS_VFMADD231PD, ND_CAT_VFMA, ND_SET_FMA, 1026, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1644 Instruction:"VFMADD231PH Vn{K}{z},aKq,Hn,Wn|B16{er}" Encoding:"evex m:6 p:1 l:x w:0 0xB8 /r"/"RAVM"
    {
        ND_INS_VFMADD231PH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1027, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1645 Instruction:"VFMADD231PS Vn{K}{z},aKq,Hn,Wn|B32{er}" Encoding:"evex m:2 p:1 l:x w:0 0xB8 /r"/"RAVM"
    {
        ND_INS_VFMADD231PS, ND_CAT_VFMA, ND_SET_AVX512F, 1028, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1646 Instruction:"VFMADD231PS Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:0 0xB8 /r"/"RVM"
    {
        ND_INS_VFMADD231PS, ND_CAT_VFMA, ND_SET_FMA, 1028, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1647 Instruction:"VFMADD231SD Vdq{K}{z},aKq,Hdq,Wsd{er}" Encoding:"evex m:2 p:1 l:i w:1 0xB9 /r"/"RAVM"
    {
        ND_INS_VFMADD231SD, ND_CAT_VFMA, ND_SET_AVX512F, 1029, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1648 Instruction:"VFMADD231SD Vdq,Hdq,Wsd" Encoding:"vex m:2 p:1 l:i w:1 0xB9 /r"/"RVM"
    {
        ND_INS_VFMADD231SD, ND_CAT_VFMA, ND_SET_FMA, 1029, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1649 Instruction:"VFMADD231SH Vdq{K}{z},aKq,Hdq,Wsh{er}" Encoding:"evex m:6 p:1 l:i w:0 0xB9 /r"/"RAVM"
    {
        ND_INS_VFMADD231SH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1030, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S16, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1650 Instruction:"VFMADD231SS Vdq{K}{z},aKq,Hdq,Wss{er}" Encoding:"evex m:2 p:1 l:i w:0 0xB9 /r"/"RAVM"
    {
        ND_INS_VFMADD231SS, ND_CAT_VFMA, ND_SET_AVX512F, 1031, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1651 Instruction:"VFMADD231SS Vdq,Hdq,Wss" Encoding:"vex m:2 p:1 l:i w:0 0xB9 /r"/"RVM"
    {
        ND_INS_VFMADD231SS, ND_CAT_VFMA, ND_SET_FMA, 1031, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1652 Instruction:"VFMADDCPH Vn{K}{z},aKq,Hn,Wn|B32{er}" Encoding:"evex m:6 p:2 l:x w:0 0x56 /r"/"RAVM"
    {
        ND_INS_VFMADDCPH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1032, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4S, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1653 Instruction:"VFMADDCSH Vdq{K}{z},aKq,Hdq,Wd{er}" Encoding:"evex m:6 p:2 l:i w:0 0x57 /r"/"RAVM"
    {
        ND_INS_VFMADDCSH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1033, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E10S, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_d, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1654 Instruction:"VFMADDPD Vx,Hx,Wx,Lx" Encoding:"vex m:3 p:1 l:x w:0 0x69 /r is4"/"RVML"
    {
        ND_INS_VFMADDPD, ND_CAT_FMA4, ND_SET_FMA4, 1034, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1655 Instruction:"VFMADDPD Vx,Hx,Lx,Wx" Encoding:"vex m:3 p:1 l:x w:1 0x69 /r is4"/"RVLM"
    {
        ND_INS_VFMADDPD, ND_CAT_FMA4, ND_SET_FMA4, 1034, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1656 Instruction:"VFMADDPS Vx,Hx,Wx,Lx" Encoding:"vex m:3 p:1 l:x w:0 0x68 /r is4"/"RVML"
    {
        ND_INS_VFMADDPS, ND_CAT_FMA4, ND_SET_FMA4, 1035, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1657 Instruction:"VFMADDPS Vx,Hx,Lx,Wx" Encoding:"vex m:3 p:1 l:x w:1 0x68 /r is4"/"RVLM"
    {
        ND_INS_VFMADDPS, ND_CAT_FMA4, ND_SET_FMA4, 1035, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1658 Instruction:"VFMADDSD Vdq,Hdq,Wsd,Ldq" Encoding:"vex m:3 p:1 l:x w:0 0x6B /r is4"/"RVML"
    {
        ND_INS_VFMADDSD, ND_CAT_FMA4, ND_SET_FMA4, 1036, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1659 Instruction:"VFMADDSD Vdq,Hdq,Ldq,Wsd" Encoding:"vex m:3 p:1 l:x w:1 0x6B /r is4"/"RVLM"
    {
        ND_INS_VFMADDSD, ND_CAT_FMA4, ND_SET_FMA4, 1036, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1660 Instruction:"VFMADDSS Vdq,Hdq,Wss,Ldq" Encoding:"vex m:3 p:1 l:x w:0 0x6A /r is4"/"RVML"
    {
        ND_INS_VFMADDSS, ND_CAT_FMA4, ND_SET_FMA4, 1037, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1661 Instruction:"VFMADDSS Vdq,Hdq,Ldq,Wss" Encoding:"vex m:3 p:1 l:x w:1 0x6A /r is4"/"RVLM"
    {
        ND_INS_VFMADDSS, ND_CAT_FMA4, ND_SET_FMA4, 1037, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1662 Instruction:"VFMADDSUB132PD Vn{K}{z},aKq,Hn,Wn|B64{er}" Encoding:"evex m:2 p:1 l:x w:1 0x96 /r"/"RAVM"
    {
        ND_INS_VFMADDSUB132PD, ND_CAT_VFMA, ND_SET_AVX512F, 1038, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1663 Instruction:"VFMADDSUB132PD Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:1 0x96 /r"/"RVM"
    {
        ND_INS_VFMADDSUB132PD, ND_CAT_VFMA, ND_SET_FMA, 1038, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1664 Instruction:"VFMADDSUB132PH Vn{K}{z},aKq,Hn,Wn|B16{er}" Encoding:"evex m:6 p:1 l:x w:0 0x96 /r"/"RAVM"
    {
        ND_INS_VFMADDSUB132PH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1039, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1665 Instruction:"VFMADDSUB132PS Vn{K}{z},aKq,Hn,Wn|B32{er}" Encoding:"evex m:2 p:1 l:x w:0 0x96 /r"/"RAVM"
    {
        ND_INS_VFMADDSUB132PS, ND_CAT_VFMA, ND_SET_AVX512F, 1040, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1666 Instruction:"VFMADDSUB132PS Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:0 0x96 /r"/"RVM"
    {
        ND_INS_VFMADDSUB132PS, ND_CAT_VFMA, ND_SET_FMA, 1040, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1667 Instruction:"VFMADDSUB213PD Vn{K}{z},aKq,Hn,Wn|B64{er}" Encoding:"evex m:2 p:1 l:x w:1 0xA6 /r"/"RAVM"
    {
        ND_INS_VFMADDSUB213PD, ND_CAT_VFMA, ND_SET_AVX512F, 1041, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1668 Instruction:"VFMADDSUB213PD Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:1 0xA6 /r"/"RVM"
    {
        ND_INS_VFMADDSUB213PD, ND_CAT_VFMA, ND_SET_FMA, 1041, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1669 Instruction:"VFMADDSUB213PH Vn{K}{z},aKq,Hn,Wn|B16{er}" Encoding:"evex m:6 p:1 l:x w:0 0xA6 /r"/"RAVM"
    {
        ND_INS_VFMADDSUB213PH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1042, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1670 Instruction:"VFMADDSUB213PS Vn{K}{z},aKq,Hn,Wn|B32{er}" Encoding:"evex m:2 p:1 l:x w:0 0xA6 /r"/"RAVM"
    {
        ND_INS_VFMADDSUB213PS, ND_CAT_VFMA, ND_SET_AVX512F, 1043, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1671 Instruction:"VFMADDSUB213PS Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:0 0xA6 /r"/"RVM"
    {
        ND_INS_VFMADDSUB213PS, ND_CAT_VFMA, ND_SET_FMA, 1043, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1672 Instruction:"VFMADDSUB231PD Vn{K}{z},aKq,Hn,Wn|B64{er}" Encoding:"evex m:2 p:1 l:x w:1 0xB6 /r"/"RAVM"
    {
        ND_INS_VFMADDSUB231PD, ND_CAT_VFMA, ND_SET_AVX512F, 1044, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1673 Instruction:"VFMADDSUB231PD Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:1 0xB6 /r"/"RVM"
    {
        ND_INS_VFMADDSUB231PD, ND_CAT_VFMA, ND_SET_FMA, 1044, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1674 Instruction:"VFMADDSUB231PH Vn{K}{z},aKq,Hn,Wn|B16{er}" Encoding:"evex m:6 p:1 l:x w:0 0xB6 /r"/"RAVM"
    {
        ND_INS_VFMADDSUB231PH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1045, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1675 Instruction:"VFMADDSUB231PS Vn{K}{z},aKq,Hn,Wn|B32{er}" Encoding:"evex m:2 p:1 l:x w:0 0xB6 /r"/"RAVM"
    {
        ND_INS_VFMADDSUB231PS, ND_CAT_VFMA, ND_SET_AVX512F, 1046, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1676 Instruction:"VFMADDSUB231PS Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:0 0xB6 /r"/"RVM"
    {
        ND_INS_VFMADDSUB231PS, ND_CAT_VFMA, ND_SET_FMA, 1046, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1677 Instruction:"VFMADDSUBPD Vx,Hx,Wx,Lx" Encoding:"vex m:3 p:1 l:x w:0 0x5D /r is4"/"RVML"
    {
        ND_INS_VFMADDSUBPD, ND_CAT_FMA4, ND_SET_FMA4, 1047, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1678 Instruction:"VFMADDSUBPD Vx,Hx,Lx,Wx" Encoding:"vex m:3 p:1 l:x w:1 0x5D /r is4"/"RVLM"
    {
        ND_INS_VFMADDSUBPD, ND_CAT_FMA4, ND_SET_FMA4, 1047, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1679 Instruction:"VFMADDSUBPS Vx,Hx,Wx,Lx" Encoding:"vex m:3 p:1 l:x w:0 0x5C /r is4"/"RVML"
    {
        ND_INS_VFMADDSUBPS, ND_CAT_FMA4, ND_SET_FMA4, 1048, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1680 Instruction:"VFMADDSUBPS Vx,Hx,Lx,Wx" Encoding:"vex m:3 p:1 l:x w:1 0x5C /r is4"/"RVLM"
    {
        ND_INS_VFMADDSUBPS, ND_CAT_FMA4, ND_SET_FMA4, 1048, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1681 Instruction:"VFMSUB132PD Vn{K}{z},aKq,Hn,Wn|B64{er}" Encoding:"evex m:2 p:1 l:x w:1 0x9A /r"/"RAVM"
    {
        ND_INS_VFMSUB132PD, ND_CAT_VFMA, ND_SET_AVX512F, 1049, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1682 Instruction:"VFMSUB132PD Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:1 0x9A /r"/"RVM"
    {
        ND_INS_VFMSUB132PD, ND_CAT_VFMA, ND_SET_FMA, 1049, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1683 Instruction:"VFMSUB132PH Vn{K}{z},aKq,Hn,Wn|B16{er}" Encoding:"evex m:6 p:1 l:x w:0 0x9A /r"/"RAVM"
    {
        ND_INS_VFMSUB132PH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1050, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1684 Instruction:"VFMSUB132PS Vn{K}{z},aKq,Hn,Wn|B32{er}" Encoding:"evex m:2 p:1 l:x w:0 0x9A /r"/"RAVM"
    {
        ND_INS_VFMSUB132PS, ND_CAT_VFMA, ND_SET_AVX512F, 1051, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1685 Instruction:"VFMSUB132PS Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:0 0x9A /r"/"RVM"
    {
        ND_INS_VFMSUB132PS, ND_CAT_VFMA, ND_SET_FMA, 1051, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1686 Instruction:"VFMSUB132SD Vdq{K}{z},aKq,Hdq,Wsd{er}" Encoding:"evex m:2 p:1 l:i w:1 0x9B /r"/"RAVM"
    {
        ND_INS_VFMSUB132SD, ND_CAT_VFMA, ND_SET_AVX512F, 1052, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1687 Instruction:"VFMSUB132SD Vdq,Hdq,Wsd" Encoding:"vex m:2 p:1 l:i w:1 0x9B /r"/"RVM"
    {
        ND_INS_VFMSUB132SD, ND_CAT_VFMA, ND_SET_FMA, 1052, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1688 Instruction:"VFMSUB132SH Vdq{K}{z},aKq,Hdq,Wsh{er}" Encoding:"evex m:6 p:1 l:i w:0 0x9B /r"/"RAVM"
    {
        ND_INS_VFMSUB132SH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1053, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S16, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1689 Instruction:"VFMSUB132SS Vdq{K}{z},aKq,Hdq,Wss{er}" Encoding:"evex m:2 p:1 l:i w:0 0x9B /r"/"RAVM"
    {
        ND_INS_VFMSUB132SS, ND_CAT_VFMA, ND_SET_AVX512F, 1054, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1690 Instruction:"VFMSUB132SS Vdq,Hdq,Wss" Encoding:"vex m:2 p:1 l:i w:0 0x9B /r"/"RVM"
    {
        ND_INS_VFMSUB132SS, ND_CAT_VFMA, ND_SET_FMA, 1054, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1691 Instruction:"VFMSUB213PD Vn{K}{z},aKq,Hn,Wn|B64{er}" Encoding:"evex m:2 p:1 l:x w:1 0xAA /r"/"RAVM"
    {
        ND_INS_VFMSUB213PD, ND_CAT_VFMA, ND_SET_AVX512F, 1055, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1692 Instruction:"VFMSUB213PD Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:1 0xAA /r"/"RVM"
    {
        ND_INS_VFMSUB213PD, ND_CAT_VFMA, ND_SET_FMA, 1055, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1693 Instruction:"VFMSUB213PH Vn{K}{z},aKq,Hn,Wn|B16{er}" Encoding:"evex m:6 p:1 l:x w:0 0xAA /r"/"RAVM"
    {
        ND_INS_VFMSUB213PH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1056, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1694 Instruction:"VFMSUB213PS Vn{K}{z},aKq,Hn,Wn|B32{er}" Encoding:"evex m:2 p:1 l:x w:0 0xAA /r"/"RAVM"
    {
        ND_INS_VFMSUB213PS, ND_CAT_VFMA, ND_SET_AVX512F, 1057, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1695 Instruction:"VFMSUB213PS Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:0 0xAA /r"/"RVM"
    {
        ND_INS_VFMSUB213PS, ND_CAT_VFMA, ND_SET_FMA, 1057, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1696 Instruction:"VFMSUB213SD Vdq{K}{z},aKq,Hdq,Wsd{er}" Encoding:"evex m:2 p:1 l:i w:1 0xAB /r"/"RAVM"
    {
        ND_INS_VFMSUB213SD, ND_CAT_VFMA, ND_SET_AVX512F, 1058, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1697 Instruction:"VFMSUB213SD Vdq,Hdq,Wsd" Encoding:"vex m:2 p:1 l:i w:1 0xAB /r"/"RVM"
    {
        ND_INS_VFMSUB213SD, ND_CAT_VFMA, ND_SET_FMA, 1058, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1698 Instruction:"VFMSUB213SH Vdq{K}{z},aKq,Hdq,Wsh{er}" Encoding:"evex m:6 p:1 l:i w:0 0xAB /r"/"RAVM"
    {
        ND_INS_VFMSUB213SH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1059, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S16, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1699 Instruction:"VFMSUB213SS Vdq{K}{z},aKq,Hdq,Wss{er}" Encoding:"evex m:2 p:1 l:i w:0 0xAB /r"/"RAVM"
    {
        ND_INS_VFMSUB213SS, ND_CAT_VFMA, ND_SET_AVX512F, 1060, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1700 Instruction:"VFMSUB213SS Vdq,Hdq,Wss" Encoding:"vex m:2 p:1 l:i w:0 0xAB /r"/"RVM"
    {
        ND_INS_VFMSUB213SS, ND_CAT_VFMA, ND_SET_FMA, 1060, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1701 Instruction:"VFMSUB231PD Vn{K}{z},aKq,Hn,Wn|B64{er}" Encoding:"evex m:2 p:1 l:x w:1 0xBA /r"/"RAVM"
    {
        ND_INS_VFMSUB231PD, ND_CAT_VFMA, ND_SET_AVX512F, 1061, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1702 Instruction:"VFMSUB231PD Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:1 0xBA /r"/"RVM"
    {
        ND_INS_VFMSUB231PD, ND_CAT_VFMA, ND_SET_FMA, 1061, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1703 Instruction:"VFMSUB231PH Vn{K}{z},aKq,Hn,Wn|B16{er}" Encoding:"evex m:6 p:1 l:x w:0 0xBA /r"/"RAVM"
    {
        ND_INS_VFMSUB231PH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1062, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1704 Instruction:"VFMSUB231PS Vn{K}{z},aKq,Hn,Wn|B32{er}" Encoding:"evex m:2 p:1 l:x w:0 0xBA /r"/"RAVM"
    {
        ND_INS_VFMSUB231PS, ND_CAT_VFMA, ND_SET_AVX512F, 1063, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1705 Instruction:"VFMSUB231PS Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:0 0xBA /r"/"RVM"
    {
        ND_INS_VFMSUB231PS, ND_CAT_VFMA, ND_SET_FMA, 1063, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1706 Instruction:"VFMSUB231SD Vdq{K}{z},aKq,Hdq,Wsd{er}" Encoding:"evex m:2 p:1 l:i w:1 0xBB /r"/"RAVM"
    {
        ND_INS_VFMSUB231SD, ND_CAT_VFMA, ND_SET_AVX512F, 1064, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1707 Instruction:"VFMSUB231SD Vdq,Hdq,Wsd" Encoding:"vex m:2 p:1 l:i w:1 0xBB /r"/"RVM"
    {
        ND_INS_VFMSUB231SD, ND_CAT_VFMA, ND_SET_FMA, 1064, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1708 Instruction:"VFMSUB231SH Vdq{K}{z},aKq,Hdq,Wsh{er}" Encoding:"evex m:6 p:1 l:i w:0 0xBB /r"/"RAVM"
    {
        ND_INS_VFMSUB231SH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1065, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S16, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1709 Instruction:"VFMSUB231SS Vdq{K}{z},aKq,Hdq,Wss{er}" Encoding:"evex m:2 p:1 l:i w:0 0xBB /r"/"RAVM"
    {
        ND_INS_VFMSUB231SS, ND_CAT_VFMA, ND_SET_AVX512F, 1066, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1710 Instruction:"VFMSUB231SS Vdq,Hdq,Wss" Encoding:"vex m:2 p:1 l:i w:0 0xBB /r"/"RVM"
    {
        ND_INS_VFMSUB231SS, ND_CAT_VFMA, ND_SET_FMA, 1066, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1711 Instruction:"VFMSUBADD132PD Vn{K}{z},aKq,Hn,Wn|B64{er}" Encoding:"evex m:2 p:1 l:x w:1 0x97 /r"/"RAVM"
    {
        ND_INS_VFMSUBADD132PD, ND_CAT_VFMA, ND_SET_AVX512F, 1067, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1712 Instruction:"VFMSUBADD132PD Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:1 0x97 /r"/"RVM"
    {
        ND_INS_VFMSUBADD132PD, ND_CAT_VFMA, ND_SET_FMA, 1067, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1713 Instruction:"VFMSUBADD132PH Vn{K}{z},aKq,Hn,Wn|B16{er}" Encoding:"evex m:6 p:1 l:x w:0 0x97 /r"/"RAVM"
    {
        ND_INS_VFMSUBADD132PH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1068, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1714 Instruction:"VFMSUBADD132PS Vn{K}{z},aKq,Hn,Wn|B32{er}" Encoding:"evex m:2 p:1 l:x w:0 0x97 /r"/"RAVM"
    {
        ND_INS_VFMSUBADD132PS, ND_CAT_VFMA, ND_SET_AVX512F, 1069, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1715 Instruction:"VFMSUBADD132PS Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:0 0x97 /r"/"RVM"
    {
        ND_INS_VFMSUBADD132PS, ND_CAT_VFMA, ND_SET_FMA, 1069, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1716 Instruction:"VFMSUBADD213PD Vn{K}{z},aKq,Hn,Wn|B64{er}" Encoding:"evex m:2 p:1 l:x w:1 0xA7 /r"/"RAVM"
    {
        ND_INS_VFMSUBADD213PD, ND_CAT_VFMA, ND_SET_AVX512F, 1070, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1717 Instruction:"VFMSUBADD213PD Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:1 0xA7 /r"/"RVM"
    {
        ND_INS_VFMSUBADD213PD, ND_CAT_VFMA, ND_SET_FMA, 1070, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1718 Instruction:"VFMSUBADD213PH Vn{K}{z},aKq,Hn,Wn|B16{er}" Encoding:"evex m:6 p:1 l:x w:0 0xA7 /r"/"RAVM"
    {
        ND_INS_VFMSUBADD213PH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1071, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1719 Instruction:"VFMSUBADD213PS Vn{K}{z},aKq,Hn,Wn|B32{er}" Encoding:"evex m:2 p:1 l:x w:0 0xA7 /r"/"RAVM"
    {
        ND_INS_VFMSUBADD213PS, ND_CAT_VFMA, ND_SET_AVX512F, 1072, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1720 Instruction:"VFMSUBADD213PS Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:0 0xA7 /r"/"RVM"
    {
        ND_INS_VFMSUBADD213PS, ND_CAT_VFMA, ND_SET_FMA, 1072, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1721 Instruction:"VFMSUBADD231PD Vn{K}{z},aKq,Hn,Wn|B64{er}" Encoding:"evex m:2 p:1 l:x w:1 0xB7 /r"/"RAVM"
    {
        ND_INS_VFMSUBADD231PD, ND_CAT_VFMA, ND_SET_AVX512F, 1073, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1722 Instruction:"VFMSUBADD231PD Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:1 0xB7 /r"/"RVM"
    {
        ND_INS_VFMSUBADD231PD, ND_CAT_VFMA, ND_SET_FMA, 1073, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1723 Instruction:"VFMSUBADD231PH Vn{K}{z},aKq,Hn,Wn|B16{er}" Encoding:"evex m:6 p:1 l:x w:0 0xB7 /r"/"RAVM"
    {
        ND_INS_VFMSUBADD231PH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1074, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1724 Instruction:"VFMSUBADD231PS Vn{K}{z},aKq,Hn,Wn|B32{er}" Encoding:"evex m:2 p:1 l:x w:0 0xB7 /r"/"RAVM"
    {
        ND_INS_VFMSUBADD231PS, ND_CAT_VFMA, ND_SET_AVX512F, 1075, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1725 Instruction:"VFMSUBADD231PS Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:0 0xB7 /r"/"RVM"
    {
        ND_INS_VFMSUBADD231PS, ND_CAT_VFMA, ND_SET_FMA, 1075, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1726 Instruction:"VFMSUBADDPD Vx,Hx,Wx,Lx" Encoding:"vex m:3 p:1 l:x w:0 0x5F /r is4"/"RVML"
    {
        ND_INS_VFMSUBADDPD, ND_CAT_FMA4, ND_SET_FMA4, 1076, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1727 Instruction:"VFMSUBADDPD Vx,Hx,Lx,Wx" Encoding:"vex m:3 p:1 l:x w:1 0x5F /r is4"/"RVLM"
    {
        ND_INS_VFMSUBADDPD, ND_CAT_FMA4, ND_SET_FMA4, 1076, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1728 Instruction:"VFMSUBADDPS Vx,Hx,Wx,Lx" Encoding:"vex m:3 p:1 l:x w:0 0x5E /r is4"/"RVML"
    {
        ND_INS_VFMSUBADDPS, ND_CAT_FMA4, ND_SET_FMA4, 1077, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1729 Instruction:"VFMSUBADDPS Vx,Hx,Lx,Wx" Encoding:"vex m:3 p:1 l:x w:1 0x5E /r is4"/"RVLM"
    {
        ND_INS_VFMSUBADDPS, ND_CAT_FMA4, ND_SET_FMA4, 1077, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1730 Instruction:"VFMSUBPD Vx,Hx,Wx,Lx" Encoding:"vex m:3 p:1 l:x w:0 0x6D /r is4"/"RVML"
    {
        ND_INS_VFMSUBPD, ND_CAT_FMA4, ND_SET_FMA4, 1078, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1731 Instruction:"VFMSUBPD Vx,Hx,Lx,Wx" Encoding:"vex m:3 p:1 l:x w:1 0x6D /r is4"/"RVLM"
    {
        ND_INS_VFMSUBPD, ND_CAT_FMA4, ND_SET_FMA4, 1078, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1732 Instruction:"VFMSUBPS Vx,Hx,Wx,Lx" Encoding:"vex m:3 p:1 l:x w:0 0x6C /r is4"/"RVML"
    {
        ND_INS_VFMSUBPS, ND_CAT_FMA4, ND_SET_FMA4, 1079, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1733 Instruction:"VFMSUBPS Vx,Hx,Lx,Wx" Encoding:"vex m:3 p:1 l:x w:1 0x6C /r is4"/"RVLM"
    {
        ND_INS_VFMSUBPS, ND_CAT_FMA4, ND_SET_FMA4, 1079, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1734 Instruction:"VFMSUBSD Vdq,Hdq,Wsd,Ldq" Encoding:"vex m:3 p:1 l:x w:0 0x6F /r is4"/"RVML"
    {
        ND_INS_VFMSUBSD, ND_CAT_FMA4, ND_SET_FMA4, 1080, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1735 Instruction:"VFMSUBSD Vdq,Hdq,Ldq,Wsd" Encoding:"vex m:3 p:1 l:x w:1 0x6F /r is4"/"RVLM"
    {
        ND_INS_VFMSUBSD, ND_CAT_FMA4, ND_SET_FMA4, 1080, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1736 Instruction:"VFMSUBSS Vdq,Hdq,Wss,Ldq" Encoding:"vex m:3 p:1 l:x w:0 0x6E /r is4"/"RVML"
    {
        ND_INS_VFMSUBSS, ND_CAT_FMA4, ND_SET_FMA4, 1081, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1737 Instruction:"VFMSUBSS Vdq,Hdq,Ldq,Wss" Encoding:"vex m:3 p:1 l:x w:1 0x6E /r is4"/"RVLM"
    {
        ND_INS_VFMSUBSS, ND_CAT_FMA4, ND_SET_FMA4, 1081, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1738 Instruction:"VFMULCPH Vn{K}{z},aKq,Hn,Wn|B32{er}" Encoding:"evex m:6 p:2 l:x w:0 0xD6 /r"/"RAVM"
    {
        ND_INS_VFMULCPH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1082, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4S, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1739 Instruction:"VFMULCSH Vdq{K}{z},aKq,Hdq,Wd{er}" Encoding:"evex m:6 p:2 l:i w:0 0xD7 /r"/"RAVM"
    {
        ND_INS_VFMULCSH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1083, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E10S, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_d, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1740 Instruction:"VFNMADD132PD Vn{K}{z},aKq,Hn,Wn|B64{er}" Encoding:"evex m:2 p:1 l:x w:1 0x9C /r"/"RAVM"
    {
        ND_INS_VFNMADD132PD, ND_CAT_VFMA, ND_SET_AVX512F, 1084, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1741 Instruction:"VFNMADD132PD Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:1 0x9C /r"/"RVM"
    {
        ND_INS_VFNMADD132PD, ND_CAT_VFMA, ND_SET_FMA, 1084, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1742 Instruction:"VFNMADD132PH Vn{K}{z},aKq,Hn,Wn|B16{er}" Encoding:"evex m:6 p:1 l:x w:0 0x9C /r"/"RAVM"
    {
        ND_INS_VFNMADD132PH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1085, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1743 Instruction:"VFNMADD132PS Vn{K}{z},aKq,Hn,Wn|B32{er}" Encoding:"evex m:2 p:1 l:x w:0 0x9C /r"/"RAVM"
    {
        ND_INS_VFNMADD132PS, ND_CAT_VFMA, ND_SET_AVX512F, 1086, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1744 Instruction:"VFNMADD132PS Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:0 0x9C /r"/"RVM"
    {
        ND_INS_VFNMADD132PS, ND_CAT_VFMA, ND_SET_FMA, 1086, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1745 Instruction:"VFNMADD132SD Vdq{K}{z},aKq,Hdq,Wsd{er}" Encoding:"evex m:2 p:1 l:i w:1 0x9D /r"/"RAVM"
    {
        ND_INS_VFNMADD132SD, ND_CAT_VFMA, ND_SET_AVX512F, 1087, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1746 Instruction:"VFNMADD132SD Vdq,Hdq,Wsd" Encoding:"vex m:2 p:1 l:i w:1 0x9D /r"/"RVM"
    {
        ND_INS_VFNMADD132SD, ND_CAT_VFMA, ND_SET_FMA, 1087, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1747 Instruction:"VFNMADD132SH Vdq{K}{z},aKq,Hdq,Wsh{er}" Encoding:"evex m:6 p:1 l:i w:0 0x9D /r"/"RAVM"
    {
        ND_INS_VFNMADD132SH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1088, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S16, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1748 Instruction:"VFNMADD132SS Vdq{K}{z},aKq,Hdq,Wss{er}" Encoding:"evex m:2 p:1 l:i w:0 0x9D /r"/"RAVM"
    {
        ND_INS_VFNMADD132SS, ND_CAT_VFMA, ND_SET_AVX512F, 1089, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1749 Instruction:"VFNMADD132SS Vdq,Hdq,Wss" Encoding:"vex m:2 p:1 l:i w:0 0x9D /r"/"RVM"
    {
        ND_INS_VFNMADD132SS, ND_CAT_VFMA, ND_SET_FMA, 1089, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1750 Instruction:"VFNMADD213PD Vn{K}{z},aKq,Hn,Wn|B64{er}" Encoding:"evex m:2 p:1 l:x w:1 0xAC /r"/"RAVM"
    {
        ND_INS_VFNMADD213PD, ND_CAT_VFMA, ND_SET_AVX512F, 1090, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1751 Instruction:"VFNMADD213PD Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:1 0xAC /r"/"RVM"
    {
        ND_INS_VFNMADD213PD, ND_CAT_VFMA, ND_SET_FMA, 1090, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1752 Instruction:"VFNMADD213PH Vn{K}{z},aKq,Hn,Wn|B16{er}" Encoding:"evex m:6 p:1 l:x w:0 0xAC /r"/"RAVM"
    {
        ND_INS_VFNMADD213PH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1091, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1753 Instruction:"VFNMADD213PS Vn{K}{z},aKq,Hn,Wn|B32{er}" Encoding:"evex m:2 p:1 l:x w:0 0xAC /r"/"RAVM"
    {
        ND_INS_VFNMADD213PS, ND_CAT_VFMA, ND_SET_AVX512F, 1092, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1754 Instruction:"VFNMADD213PS Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:0 0xAC /r"/"RVM"
    {
        ND_INS_VFNMADD213PS, ND_CAT_VFMA, ND_SET_FMA, 1092, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1755 Instruction:"VFNMADD213SD Vdq{K}{z},aKq,Hdq,Wsd{er}" Encoding:"evex m:2 p:1 l:i w:1 0xAD /r"/"RAVM"
    {
        ND_INS_VFNMADD213SD, ND_CAT_VFMA, ND_SET_AVX512F, 1093, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1756 Instruction:"VFNMADD213SD Vdq,Hdq,Wsd" Encoding:"vex m:2 p:1 l:i w:1 0xAD /r"/"RVM"
    {
        ND_INS_VFNMADD213SD, ND_CAT_VFMA, ND_SET_FMA, 1093, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1757 Instruction:"VFNMADD213SH Vdq{K}{z},aKq,Hdq,Wsh{er}" Encoding:"evex m:6 p:1 l:i w:0 0xAD /r"/"RAVM"
    {
        ND_INS_VFNMADD213SH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1094, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S16, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1758 Instruction:"VFNMADD213SS Vdq{K}{z},aKq,Hdq,Wss{er}" Encoding:"evex m:2 p:1 l:i w:0 0xAD /r"/"RAVM"
    {
        ND_INS_VFNMADD213SS, ND_CAT_VFMA, ND_SET_AVX512F, 1095, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1759 Instruction:"VFNMADD213SS Vdq,Hdq,Wss" Encoding:"vex m:2 p:1 l:i w:0 0xAD /r"/"RVM"
    {
        ND_INS_VFNMADD213SS, ND_CAT_VFMA, ND_SET_FMA, 1095, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1760 Instruction:"VFNMADD231PD Vn{K}{z},aKq,Hn,Wn|B64{er}" Encoding:"evex m:2 p:1 l:x w:1 0xBC /r"/"RAVM"
    {
        ND_INS_VFNMADD231PD, ND_CAT_VFMA, ND_SET_AVX512F, 1096, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1761 Instruction:"VFNMADD231PD Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:1 0xBC /r"/"RVM"
    {
        ND_INS_VFNMADD231PD, ND_CAT_VFMA, ND_SET_FMA, 1096, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1762 Instruction:"VFNMADD231PH Vn{K}{z},aKq,Hn,Wn|B16{er}" Encoding:"evex m:6 p:1 l:x w:0 0xBC /r"/"RAVM"
    {
        ND_INS_VFNMADD231PH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1097, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1763 Instruction:"VFNMADD231PS Vn{K}{z},aKq,Hn,Wn|B32{er}" Encoding:"evex m:2 p:1 l:x w:0 0xBC /r"/"RAVM"
    {
        ND_INS_VFNMADD231PS, ND_CAT_VFMA, ND_SET_AVX512F, 1098, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1764 Instruction:"VFNMADD231PS Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:0 0xBC /r"/"RVM"
    {
        ND_INS_VFNMADD231PS, ND_CAT_VFMA, ND_SET_FMA, 1098, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1765 Instruction:"VFNMADD231SD Vdq{K}{z},aKq,Hdq,Wsd{er}" Encoding:"evex m:2 p:1 l:i w:1 0xBD /r"/"RAVM"
    {
        ND_INS_VFNMADD231SD, ND_CAT_VFMA, ND_SET_AVX512F, 1099, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1766 Instruction:"VFNMADD231SD Vdq,Hdq,Wsd" Encoding:"vex m:2 p:1 l:i w:1 0xBD /r"/"RVM"
    {
        ND_INS_VFNMADD231SD, ND_CAT_VFMA, ND_SET_FMA, 1099, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1767 Instruction:"VFNMADD231SH Vdq{K}{z},aKq,Hdq,Wsh{er}" Encoding:"evex m:6 p:1 l:i w:0 0xBD /r"/"RAVM"
    {
        ND_INS_VFNMADD231SH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1100, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S16, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1768 Instruction:"VFNMADD231SS Vdq{K}{z},aKq,Hdq,Wss{er}" Encoding:"evex m:2 p:1 l:i w:0 0xBD /r"/"RAVM"
    {
        ND_INS_VFNMADD231SS, ND_CAT_VFMA, ND_SET_AVX512F, 1101, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1769 Instruction:"VFNMADD231SS Vdq,Hdq,Wss" Encoding:"vex m:2 p:1 l:i w:0 0xBD /r"/"RVM"
    {
        ND_INS_VFNMADD231SS, ND_CAT_VFMA, ND_SET_FMA, 1101, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1770 Instruction:"VFNMADDPD Vx,Hx,Wx,Lx" Encoding:"vex m:3 p:1 l:x w:0 0x79 /r is4"/"RVML"
    {
        ND_INS_VFNMADDPD, ND_CAT_FMA4, ND_SET_FMA4, 1102, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1771 Instruction:"VFNMADDPD Vx,Hx,Lx,Wx" Encoding:"vex m:3 p:1 l:x w:1 0x79 /r is4"/"RVLM"
    {
        ND_INS_VFNMADDPD, ND_CAT_FMA4, ND_SET_FMA4, 1102, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1772 Instruction:"VFNMADDPS Vx,Hx,Wx,Lx" Encoding:"vex m:3 p:1 l:x w:0 0x78 /r is4"/"RVML"
    {
        ND_INS_VFNMADDPS, ND_CAT_FMA4, ND_SET_FMA4, 1103, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1773 Instruction:"VFNMADDPS Vx,Hx,Lx,Wx" Encoding:"vex m:3 p:1 l:x w:1 0x78 /r is4"/"RVLM"
    {
        ND_INS_VFNMADDPS, ND_CAT_FMA4, ND_SET_FMA4, 1103, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1774 Instruction:"VFNMADDSD Vdq,Hdq,Wsd,Ldq" Encoding:"vex m:3 p:1 l:x w:0 0x7B /r is4"/"RVML"
    {
        ND_INS_VFNMADDSD, ND_CAT_FMA4, ND_SET_FMA4, 1104, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1775 Instruction:"VFNMADDSD Vdq,Hdq,Ldq,Wsd" Encoding:"vex m:3 p:1 l:x w:1 0x7B /r is4"/"RVLM"
    {
        ND_INS_VFNMADDSD, ND_CAT_FMA4, ND_SET_FMA4, 1104, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1776 Instruction:"VFNMADDSS Vdq,Hdq,Wss,Ldq" Encoding:"vex m:3 p:1 l:x w:0 0x7A /r is4"/"RVML"
    {
        ND_INS_VFNMADDSS, ND_CAT_FMA4, ND_SET_FMA4, 1105, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1777 Instruction:"VFNMADDSS Vdq,Hdq,Ldq,Wss" Encoding:"vex m:3 p:1 l:x w:1 0x7A /r is4"/"RVLM"
    {
        ND_INS_VFNMADDSS, ND_CAT_FMA4, ND_SET_FMA4, 1105, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1778 Instruction:"VFNMSUB132PD Vn{K}{z},aKq,Hn,Wn|B64{er}" Encoding:"evex m:2 p:1 l:x w:1 0x9E /r"/"RAVM"
    {
        ND_INS_VFNMSUB132PD, ND_CAT_VFMA, ND_SET_AVX512F, 1106, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1779 Instruction:"VFNMSUB132PD Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:1 0x9E /r"/"RVM"
    {
        ND_INS_VFNMSUB132PD, ND_CAT_VFMA, ND_SET_FMA, 1106, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1780 Instruction:"VFNMSUB132PH Vn{K}{z},aKq,Hn,Wn|B16{er}" Encoding:"evex m:6 p:1 l:x w:0 0x9E /r"/"RAVM"
    {
        ND_INS_VFNMSUB132PH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1107, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1781 Instruction:"VFNMSUB132PS Vn{K}{z},aKq,Hn,Wn|B32{er}" Encoding:"evex m:2 p:1 l:x w:0 0x9E /r"/"RAVM"
    {
        ND_INS_VFNMSUB132PS, ND_CAT_VFMA, ND_SET_AVX512F, 1108, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1782 Instruction:"VFNMSUB132PS Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:0 0x9E /r"/"RVM"
    {
        ND_INS_VFNMSUB132PS, ND_CAT_VFMA, ND_SET_FMA, 1108, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1783 Instruction:"VFNMSUB132SD Vdq{K}{z},aKq,Hdq,Wsd{er}" Encoding:"evex m:2 p:1 l:i w:1 0x9F /r"/"RAVM"
    {
        ND_INS_VFNMSUB132SD, ND_CAT_VFMA, ND_SET_AVX512F, 1109, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1784 Instruction:"VFNMSUB132SD Vdq,Hdq,Wsd" Encoding:"vex m:2 p:1 l:i w:1 0x9F /r"/"RVM"
    {
        ND_INS_VFNMSUB132SD, ND_CAT_VFMA, ND_SET_FMA, 1109, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1785 Instruction:"VFNMSUB132SH Vdq{K}{z},aKq,Hdq,Wsh{er}" Encoding:"evex m:6 p:1 l:i w:0 0x9F /r"/"RAVM"
    {
        ND_INS_VFNMSUB132SH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1110, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S16, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1786 Instruction:"VFNMSUB132SS Vdq{K}{z},aKq,Hdq,Wss{er}" Encoding:"evex m:2 p:1 l:i w:0 0x9F /r"/"RAVM"
    {
        ND_INS_VFNMSUB132SS, ND_CAT_VFMA, ND_SET_AVX512F, 1111, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1787 Instruction:"VFNMSUB132SS Vdq,Hdq,Wss" Encoding:"vex m:2 p:1 l:i w:0 0x9F /r"/"RVM"
    {
        ND_INS_VFNMSUB132SS, ND_CAT_VFMA, ND_SET_FMA, 1111, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1788 Instruction:"VFNMSUB213PD Vn{K}{z},aKq,Hn,Wn|B64{er}" Encoding:"evex m:2 p:1 l:x w:1 0xAE /r"/"RAVM"
    {
        ND_INS_VFNMSUB213PD, ND_CAT_VFMA, ND_SET_AVX512F, 1112, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1789 Instruction:"VFNMSUB213PD Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:1 0xAE /r"/"RVM"
    {
        ND_INS_VFNMSUB213PD, ND_CAT_VFMA, ND_SET_FMA, 1112, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1790 Instruction:"VFNMSUB213PH Vn{K}{z},aKq,Hn,Wn|B16{er}" Encoding:"evex m:6 p:1 l:x w:0 0xAE /r"/"RAVM"
    {
        ND_INS_VFNMSUB213PH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1113, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1791 Instruction:"VFNMSUB213PS Vn{K}{z},aKq,Hn,Wn|B32{er}" Encoding:"evex m:2 p:1 l:x w:0 0xAE /r"/"RAVM"
    {
        ND_INS_VFNMSUB213PS, ND_CAT_VFMA, ND_SET_AVX512F, 1114, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1792 Instruction:"VFNMSUB213PS Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:0 0xAE /r"/"RVM"
    {
        ND_INS_VFNMSUB213PS, ND_CAT_VFMA, ND_SET_FMA, 1114, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1793 Instruction:"VFNMSUB213SD Vdq{K}{z},aKq,Hdq,Wsd{er}" Encoding:"evex m:2 p:1 l:i w:1 0xAF /r"/"RAVM"
    {
        ND_INS_VFNMSUB213SD, ND_CAT_VFMA, ND_SET_AVX512F, 1115, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1794 Instruction:"VFNMSUB213SD Vdq,Hdq,Wsd" Encoding:"vex m:2 p:1 l:i w:1 0xAF /r"/"RVM"
    {
        ND_INS_VFNMSUB213SD, ND_CAT_VFMA, ND_SET_FMA, 1115, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1795 Instruction:"VFNMSUB213SH Vdq{K}{z},aKq,Hdq,Wsh{er}" Encoding:"evex m:6 p:1 l:i w:0 0xAF /r"/"RAVM"
    {
        ND_INS_VFNMSUB213SH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1116, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S16, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1796 Instruction:"VFNMSUB213SS Vdq{K}{z},aKq,Hdq,Wss{er}" Encoding:"evex m:2 p:1 l:i w:0 0xAF /r"/"RAVM"
    {
        ND_INS_VFNMSUB213SS, ND_CAT_VFMA, ND_SET_AVX512F, 1117, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1797 Instruction:"VFNMSUB213SS Vdq,Hdq,Wss" Encoding:"vex m:2 p:1 l:i w:0 0xAF /r"/"RVM"
    {
        ND_INS_VFNMSUB213SS, ND_CAT_VFMA, ND_SET_FMA, 1117, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1798 Instruction:"VFNMSUB231PD Vn{K}{z},aKq,Hn,Wn|B64{er}" Encoding:"evex m:2 p:1 l:x w:1 0xBE /r"/"RAVM"
    {
        ND_INS_VFNMSUB231PD, ND_CAT_VFMA, ND_SET_AVX512F, 1118, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1799 Instruction:"VFNMSUB231PD Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:1 0xBE /r"/"RVM"
    {
        ND_INS_VFNMSUB231PD, ND_CAT_VFMA, ND_SET_FMA, 1118, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1800 Instruction:"VFNMSUB231PH Vn{K}{z},aKq,Hn,Wn|B16{er}" Encoding:"evex m:6 p:1 l:x w:0 0xBE /r"/"RAVM"
    {
        ND_INS_VFNMSUB231PH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1119, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1801 Instruction:"VFNMSUB231PS Vn{K}{z},aKq,Hn,Wn|B32{er}" Encoding:"evex m:2 p:1 l:x w:0 0xBE /r"/"RAVM"
    {
        ND_INS_VFNMSUB231PS, ND_CAT_VFMA, ND_SET_AVX512F, 1120, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1802 Instruction:"VFNMSUB231PS Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:0 0xBE /r"/"RVM"
    {
        ND_INS_VFNMSUB231PS, ND_CAT_VFMA, ND_SET_FMA, 1120, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1803 Instruction:"VFNMSUB231SD Vdq{K}{z},aKq,Hdq,Wsd{er}" Encoding:"evex m:2 p:1 l:i w:1 0xBF /r"/"RAVM"
    {
        ND_INS_VFNMSUB231SD, ND_CAT_VFMA, ND_SET_AVX512F, 1121, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1804 Instruction:"VFNMSUB231SD Vdq,Hdq,Wsd" Encoding:"vex m:2 p:1 l:i w:1 0xBF /r"/"RVM"
    {
        ND_INS_VFNMSUB231SD, ND_CAT_VFMA, ND_SET_FMA, 1121, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1805 Instruction:"VFNMSUB231SH Vdq{K}{z},aKq,Hdq,Wsh{er}" Encoding:"evex m:6 p:1 l:i w:0 0xBF /r"/"RAVM"
    {
        ND_INS_VFNMSUB231SH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1122, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S16, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1806 Instruction:"VFNMSUB231SS Vdq{K}{z},aKq,Hdq,Wss{er}" Encoding:"evex m:2 p:1 l:i w:0 0xBF /r"/"RAVM"
    {
        ND_INS_VFNMSUB231SS, ND_CAT_VFMA, ND_SET_AVX512F, 1123, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:1807 Instruction:"VFNMSUB231SS Vdq,Hdq,Wss" Encoding:"vex m:2 p:1 l:i w:0 0xBF /r"/"RVM"
    {
        ND_INS_VFNMSUB231SS, ND_CAT_VFMA, ND_SET_FMA, 1123, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1808 Instruction:"VFNMSUBPD Vx,Hx,Wx,Lx" Encoding:"vex m:3 p:1 l:x w:0 0x7D /r is4"/"RVML"
    {
        ND_INS_VFNMSUBPD, ND_CAT_FMA4, ND_SET_FMA4, 1124, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1809 Instruction:"VFNMSUBPD Vx,Hx,Lx,Wx" Encoding:"vex m:3 p:1 l:x w:1 0x7D /r is4"/"RVLM"
    {
        ND_INS_VFNMSUBPD, ND_CAT_FMA4, ND_SET_FMA4, 1124, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1810 Instruction:"VFNMSUBPS Vx,Hx,Wx,Lx" Encoding:"vex m:3 p:1 l:x w:0 0x7C /r is4"/"RVML"
    {
        ND_INS_VFNMSUBPS, ND_CAT_FMA4, ND_SET_FMA4, 1125, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1811 Instruction:"VFNMSUBPS Vx,Hx,Lx,Wx" Encoding:"vex m:3 p:1 l:x w:1 0x7C /r is4"/"RVLM"
    {
        ND_INS_VFNMSUBPS, ND_CAT_FMA4, ND_SET_FMA4, 1125, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1812 Instruction:"VFNMSUBSD Vdq,Hdq,Wsd,Ldq" Encoding:"vex m:3 p:1 l:x w:0 0x7F /r is4"/"RVML"
    {
        ND_INS_VFNMSUBSD, ND_CAT_FMA4, ND_SET_FMA4, 1126, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1813 Instruction:"VFNMSUBSD Vdq,Hdq,Ldq,Wsd" Encoding:"vex m:3 p:1 l:x w:1 0x7F /r is4"/"RVLM"
    {
        ND_INS_VFNMSUBSD, ND_CAT_FMA4, ND_SET_FMA4, 1126, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1814 Instruction:"VFNMSUBSS Vdq,Hdq,Wss,Ldq" Encoding:"vex m:3 p:1 l:x w:0 0x7E /r is4"/"RVML"
    {
        ND_INS_VFNMSUBSS, ND_CAT_FMA4, ND_SET_FMA4, 1127, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1815 Instruction:"VFNMSUBSS Vdq,Hdq,Ldq,Wss" Encoding:"vex m:3 p:1 l:x w:1 0x7E /r is4"/"RVLM"
    {
        ND_INS_VFNMSUBSS, ND_CAT_FMA4, ND_SET_FMA4, 1127, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_FMA4, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1816 Instruction:"VFPCLASSPD rKq{K},aKq,Wn|B64,Ib" Encoding:"evex m:3 p:1 l:x w:1 0x66 /r ib"/"RAMI"
    {
        ND_INS_VFPCLASSPD, ND_CAT_AVX512, ND_SET_AVX512DQ, 1128, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1817 Instruction:"VFPCLASSPH rKq{K},aKq,Wn|B16,Ib" Encoding:"evex m:3 p:0 l:x w:0 0x66 /r ib"/"RAMI"
    {
        ND_INS_VFPCLASSPH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1129, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B16, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1818 Instruction:"VFPCLASSPS rKq{K},aKq,Wn|B32,Ib" Encoding:"evex m:3 p:1 l:x w:0 0x66 /r ib"/"RAMI"
    {
        ND_INS_VFPCLASSPS, ND_CAT_AVX512, ND_SET_AVX512DQ, 1130, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1819 Instruction:"VFPCLASSSD rKq{K},aKq,Wsd,Ib" Encoding:"evex m:3 p:1 l:i w:1 0x67 /r ib"/"RAMI"
    {
        ND_INS_VFPCLASSSD, ND_CAT_AVX512, ND_SET_AVX512DQ, 1131, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E6, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1820 Instruction:"VFPCLASSSH rKq{K},aKq,Wsh,Ib" Encoding:"evex m:3 p:0 l:i w:0 0x67 /r ib"/"RAMI"
    {
        ND_INS_VFPCLASSSH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1132, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(4, 0), ND_TUPLE_T1S16, ND_EXT_E10, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1821 Instruction:"VFPCLASSSS rKq{K},aKq,Wss,Ib" Encoding:"evex m:3 p:1 l:i w:0 0x67 /r ib"/"RAMI"
    {
        ND_INS_VFPCLASSSS, ND_CAT_AVX512, ND_SET_AVX512DQ, 1133, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E6, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1822 Instruction:"VFRCZPD Vx,Wx" Encoding:"xop m:9 0x81 /r"/"RM"
    {
        ND_INS_VFRCZPD, ND_CAT_XOP, ND_SET_XOP, 1134, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1823 Instruction:"VFRCZPS Vx,Wx" Encoding:"xop m:9 0x80 /r"/"RM"
    {
        ND_INS_VFRCZPS, ND_CAT_XOP, ND_SET_XOP, 1135, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1824 Instruction:"VFRCZSD Vdq,Wsd" Encoding:"xop m:9 0x83 /r"/"RM"
    {
        ND_INS_VFRCZSD, ND_CAT_XOP, ND_SET_XOP, 1136, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1825 Instruction:"VFRCZSS Vdq,Wss" Encoding:"xop m:9 0x82 /r"/"RM"
    {
        ND_INS_VFRCZSS, ND_CAT_XOP, ND_SET_XOP, 1137, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1826 Instruction:"VGATHERDPD Vn{K},aKq,Mvm32h" Encoding:"evex m:2 p:1 l:x w:1 0x92 /r:mem vsib"/"RAM"
    {
        ND_INS_VGATHERDPD, ND_CAT_GATHER, ND_SET_AVX512F, 1138, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E12, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MMASK|ND_FLAG_MODRM|ND_FLAG_VSIB|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_vm32h, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1827 Instruction:"VGATHERDPD Vx,Mvm32h,Hx" Encoding:"vex m:2 p:1 l:x w:1 0x92 /r:mem vsib"/"RMV"
    {
        ND_INS_VGATHERDPD, ND_CAT_AVX2GATHER, ND_SET_AVX2GATHER, 1138, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_12, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VSIB|ND_FLAG_VECTOR, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_CRW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_vm32h, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1828 Instruction:"VGATHERDPS Vn{K},aKq,Mvm32n" Encoding:"evex m:2 p:1 l:x w:0 0x92 /r:mem vsib"/"RAM"
    {
        ND_INS_VGATHERDPS, ND_CAT_GATHER, ND_SET_AVX512F, 1139, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E12, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MMASK|ND_FLAG_MODRM|ND_FLAG_VSIB|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_vm32n, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1829 Instruction:"VGATHERDPS Vx,Mvm32n,Hx" Encoding:"vex m:2 p:1 l:x w:0 0x92 /r:mem vsib"/"RMV"
    {
        ND_INS_VGATHERDPS, ND_CAT_AVX2GATHER, ND_SET_AVX2GATHER, 1139, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_12, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VSIB|ND_FLAG_VECTOR, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_CRW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_vm32n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1830 Instruction:"VGATHERPF0DPD Mvm32h{K},aKq" Encoding:"evex m:2 p:1 l:2 w:1 0xC6 /1:mem vsib"/"MA"
    {
        ND_INS_VGATHERPF0DPD, ND_CAT_GATHER, ND_SET_AVX512PF, 1140, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(2, 0), ND_TUPLE_T1S, ND_EXT_E12NP, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MMASK|ND_FLAG_MODRM|ND_FLAG_VSIB, ND_CFF_AVX512PF, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_vm32h, 0, ND_OPA_P, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1831 Instruction:"VGATHERPF0DPS Mvm32n{K},aKq" Encoding:"evex m:2 p:1 l:2 w:0 0xC6 /1:mem vsib"/"MA"
    {
        ND_INS_VGATHERPF0DPS, ND_CAT_GATHER, ND_SET_AVX512PF, 1141, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(2, 0), ND_TUPLE_T1S, ND_EXT_E12NP, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MMASK|ND_FLAG_MODRM|ND_FLAG_VSIB, ND_CFF_AVX512PF, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_vm32n, 0, ND_OPA_P, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1832 Instruction:"VGATHERPF0QPD Mvm64n{K},aKq" Encoding:"evex m:2 p:1 l:2 w:1 0xC7 /1:mem vsib"/"MA"
    {
        ND_INS_VGATHERPF0QPD, ND_CAT_GATHER, ND_SET_AVX512PF, 1142, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(2, 0), ND_TUPLE_T1S, ND_EXT_E12NP, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MMASK|ND_FLAG_MODRM|ND_FLAG_VSIB, ND_CFF_AVX512PF, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_vm64n, 0, ND_OPA_P, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1833 Instruction:"VGATHERPF0QPS Mvm64n{K},aKq" Encoding:"evex m:2 p:1 l:2 w:0 0xC7 /1:mem vsib"/"MA"
    {
        ND_INS_VGATHERPF0QPS, ND_CAT_GATHER, ND_SET_AVX512PF, 1143, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(2, 0), ND_TUPLE_T1S, ND_EXT_E12NP, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MMASK|ND_FLAG_MODRM|ND_FLAG_VSIB, ND_CFF_AVX512PF, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_vm64n, 0, ND_OPA_P, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1834 Instruction:"VGATHERPF1DPD Mvm32h{K},aKq" Encoding:"evex m:2 p:1 l:2 w:1 0xC6 /2:mem vsib"/"MA"
    {
        ND_INS_VGATHERPF1DPD, ND_CAT_GATHER, ND_SET_AVX512PF, 1144, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(2, 0), ND_TUPLE_T1S, ND_EXT_E12NP, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MMASK|ND_FLAG_MODRM|ND_FLAG_VSIB, ND_CFF_AVX512PF, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_vm32h, 0, ND_OPA_P, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1835 Instruction:"VGATHERPF1DPS Mvm32n{K},aKq" Encoding:"evex m:2 p:1 l:2 w:0 0xC6 /2:mem vsib"/"MA"
    {
        ND_INS_VGATHERPF1DPS, ND_CAT_GATHER, ND_SET_AVX512PF, 1145, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(2, 0), ND_TUPLE_T1S, ND_EXT_E12NP, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MMASK|ND_FLAG_MODRM|ND_FLAG_VSIB, ND_CFF_AVX512PF, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_vm32n, 0, ND_OPA_P, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1836 Instruction:"VGATHERPF1QPD Mvm64n{K},aKq" Encoding:"evex m:2 p:1 l:2 w:1 0xC7 /2:mem vsib"/"MA"
    {
        ND_INS_VGATHERPF1QPD, ND_CAT_GATHER, ND_SET_AVX512PF, 1146, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(2, 0), ND_TUPLE_T1S, ND_EXT_E12NP, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MMASK|ND_FLAG_MODRM|ND_FLAG_VSIB, ND_CFF_AVX512PF, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_vm64n, 0, ND_OPA_P, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1837 Instruction:"VGATHERPF1QPS Mvm64n{K},aKq" Encoding:"evex m:2 p:1 l:2 w:0 0xC7 /2:mem vsib"/"MA"
    {
        ND_INS_VGATHERPF1QPS, ND_CAT_GATHER, ND_SET_AVX512PF, 1147, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(2, 0), ND_TUPLE_T1S, ND_EXT_E12NP, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MMASK|ND_FLAG_MODRM|ND_FLAG_VSIB, ND_CFF_AVX512PF, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_vm64n, 0, ND_OPA_P, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1838 Instruction:"VGATHERQPD Vn{K},aKq,Mvm64n" Encoding:"evex m:2 p:1 l:x w:1 0x93 /r:mem vsib"/"RAM"
    {
        ND_INS_VGATHERQPD, ND_CAT_GATHER, ND_SET_AVX512F, 1148, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E12, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MMASK|ND_FLAG_MODRM|ND_FLAG_VSIB|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_vm64n, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1839 Instruction:"VGATHERQPD Vx,Mvm64n,Hx" Encoding:"vex m:2 p:1 l:x w:1 0x93 /r:mem vsib"/"RMV"
    {
        ND_INS_VGATHERQPD, ND_CAT_AVX2GATHER, ND_SET_AVX2GATHER, 1148, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_12, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VSIB|ND_FLAG_VECTOR, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_CRW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_vm64n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1840 Instruction:"VGATHERQPS Vh{K},aKq,Mvm64n" Encoding:"evex m:2 p:1 l:x w:0 0x93 /r:mem vsib"/"RAM"
    {
        ND_INS_VGATHERQPS, ND_CAT_GATHER, ND_SET_AVX512F, 1149, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E12, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MMASK|ND_FLAG_MODRM|ND_FLAG_VSIB|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_h, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_vm64n, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1841 Instruction:"VGATHERQPS Vdq,Mvm64n,Hdq" Encoding:"vex m:2 p:1 l:x w:0 0x93 /r:mem vsib"/"RMV"
    {
        ND_INS_VGATHERQPS, ND_CAT_AVX2GATHER, ND_SET_AVX2GATHER, 1149, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_12, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VSIB|ND_FLAG_VECTOR, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_CRW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_vm64n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:1842 Instruction:"VGETEXPPD Vn{K}{z},aKq,Wn|B64{sae}" Encoding:"evex m:2 p:1 l:x w:1 0x42 /r"/"RAM"
    {
        ND_INS_VGETEXPPD, ND_CAT_AVX512, ND_SET_AVX512F, 1150, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1843 Instruction:"VGETEXPPH Vn{K}{z},aKq,Wn|B16{sae}" Encoding:"evex m:6 p:1 l:x w:0 0x42 /r"/"RAM"
    {
        ND_INS_VGETEXPPH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1151, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1844 Instruction:"VGETEXPPS Vn{K}{z},aKq,Wn|B32{sae}" Encoding:"evex m:2 p:1 l:x w:0 0x42 /r"/"RAM"
    {
        ND_INS_VGETEXPPS, ND_CAT_AVX512, ND_SET_AVX512F, 1152, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1845 Instruction:"VGETEXPSD Vdq{K}{z},aKq,Hdq,Wsd{sae}" Encoding:"evex m:2 p:1 l:x w:1 0x43 /r"/"RAVM"
    {
        ND_INS_VGETEXPSD, ND_CAT_AVX512, ND_SET_AVX512F, 1153, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, ND_OPD_SAE, 0), 
        },
    }, 

    // Pos:1846 Instruction:"VGETEXPSH Vdq{K}{z},aKq,Hdq,Wsh{sae}" Encoding:"evex m:6 p:1 l:i w:0 0x43 /r"/"RAVM"
    {
        ND_INS_VGETEXPSH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1154, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE, ND_OPS_CNT(4, 0), ND_TUPLE_T1S16, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_R, ND_OPD_SAE, 0), 
        },
    }, 

    // Pos:1847 Instruction:"VGETEXPSS Vdq{K}{z},aKq,Hdq,Wss{sae}" Encoding:"evex m:2 p:1 l:x w:0 0x43 /r"/"RAVM"
    {
        ND_INS_VGETEXPSS, ND_CAT_AVX512, ND_SET_AVX512F, 1155, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, ND_OPD_SAE, 0), 
        },
    }, 

    // Pos:1848 Instruction:"VGETMANTPD Vn{K}{z},aKq,Wn|B64{sae},Ib" Encoding:"evex m:3 p:1 l:x w:1 0x26 /r ib"/"RAMI"
    {
        ND_INS_VGETMANTPD, ND_CAT_AVX512, ND_SET_AVX512F, 1156, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B64, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1849 Instruction:"VGETMANTPH Vn{K}{z},aKq,Wn|B16{sae},Ib" Encoding:"evex m:3 p:0 l:x w:0 0x26 /r ib"/"RAMI"
    {
        ND_INS_VGETMANTPH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1157, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B16, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1850 Instruction:"VGETMANTPS Vn{K}{z},aKq,Wn|B32{sae},Ib" Encoding:"evex m:3 p:1 l:x w:0 0x26 /r ib"/"RAMI"
    {
        ND_INS_VGETMANTPS, ND_CAT_AVX512, ND_SET_AVX512F, 1158, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B32, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1851 Instruction:"VGETMANTSD Vdq{K}{z},aKq,Hdq,Wsd{sae},Ib" Encoding:"evex m:3 p:1 l:i w:1 0x27 /r ib"/"RAVMI"
    {
        ND_INS_VGETMANTSD, ND_CAT_AVX512, ND_SET_AVX512F, 1159, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE, ND_OPS_CNT(5, 0), ND_TUPLE_T1S, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, ND_OPD_SAE, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1852 Instruction:"VGETMANTSH Vdq{K}{z},aKq,Hdq,Wsh{sae},Ib" Encoding:"evex m:3 p:0 l:i w:0 0x27 /r ib"/"RAVMI"
    {
        ND_INS_VGETMANTSH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1160, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE, ND_OPS_CNT(5, 0), ND_TUPLE_T1S16, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_R, ND_OPD_SAE, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1853 Instruction:"VGETMANTSS Vdq{K}{z},aKq,Hdq,Wss{sae},Ib" Encoding:"evex m:3 p:1 l:i w:0 0x27 /r ib"/"RAVMI"
    {
        ND_INS_VGETMANTSS, ND_CAT_AVX512, ND_SET_AVX512F, 1161, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE, ND_OPS_CNT(5, 0), ND_TUPLE_T1S, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, ND_OPD_SAE, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1854 Instruction:"VGF2P8AFFINEINVQB Vn{K}{z},aKq,Hn,Wn|B64,Ib" Encoding:"evex m:3 p:1 l:x w:1 0xCF /r ib"/"RAVMI"
    {
        ND_INS_VGF2P8AFFINEINVQB, ND_CAT_GFNI, ND_SET_GFNI, 1162, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(5, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_GFNI, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1855 Instruction:"VGF2P8AFFINEINVQB Vx,Hx,Wx,Ib" Encoding:"vex m:3 p:1 l:x w:1 0xCF /r ib"/"RVMI"
    {
        ND_INS_VGF2P8AFFINEINVQB, ND_CAT_GFNI, ND_SET_GFNI, 1162, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_GFNI, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1856 Instruction:"VGF2P8AFFINEQB Vn{K}{z},aKq,Hn,Wn|B64,Ib" Encoding:"evex m:3 p:1 l:x w:1 0xCE /r ib"/"RAVMI"
    {
        ND_INS_VGF2P8AFFINEQB, ND_CAT_GFNI, ND_SET_GFNI, 1163, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(5, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_GFNI, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1857 Instruction:"VGF2P8AFFINEQB Vx,Hx,Wx,Ib" Encoding:"vex m:3 p:1 l:x w:1 0xCE /r ib"/"RVMI"
    {
        ND_INS_VGF2P8AFFINEQB, ND_CAT_GFNI, ND_SET_GFNI, 1163, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_GFNI, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1858 Instruction:"VGF2P8MULB Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:2 p:1 l:x w:0 0xCF /r"/"RAVM"
    {
        ND_INS_VGF2P8MULB, ND_CAT_GFNI, ND_SET_GFNI, 1164, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_GFNI, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1859 Instruction:"VGF2P8MULB Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:0 0xCF /r"/"RVM"
    {
        ND_INS_VGF2P8MULB, ND_CAT_GFNI, ND_SET_GFNI, 1164, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_GFNI, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1860 Instruction:"VHADDPD Vpd,Hpd,Wpd" Encoding:"vex m:1 p:1 l:x w:i 0x7C /r"/"RVM"
    {
        ND_INS_VHADDPD, ND_CAT_AVX, ND_SET_AVX, 1165, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1861 Instruction:"VHADDPS Vps,Hps,Wps" Encoding:"vex m:1 p:3 l:x w:i 0x7C /r"/"RVM"
    {
        ND_INS_VHADDPS, ND_CAT_AVX, ND_SET_AVX, 1166, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1862 Instruction:"VHSUBPD Vpd,Hpd,Wpd" Encoding:"vex m:1 p:1 l:x w:i 0x7D /r"/"RVM"
    {
        ND_INS_VHSUBPD, ND_CAT_AVX, ND_SET_AVX, 1167, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1863 Instruction:"VHSUBPS Vps,Hps,Wps" Encoding:"vex m:1 p:3 l:x w:i 0x7D /r"/"RVM"
    {
        ND_INS_VHSUBPS, ND_CAT_AVX, ND_SET_AVX, 1168, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1864 Instruction:"VINSERTF128 Vqq,Hqq,Wdq,Ib" Encoding:"vex m:3 p:1 l:1 w:0 0x18 /r ib"/"RVMI"
    {
        ND_INS_VINSERTF128, ND_CAT_AVX, ND_SET_AVX, 1169, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, ND_EXT_6, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_qq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_qq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1865 Instruction:"VINSERTF32X4 Vu{K}{z},aKq,Hu,Wdq,Ib" Encoding:"evex m:3 p:1 l:x w:0 0x18 /r ib"/"RAVMI"
    {
        ND_INS_VINSERTF32X4, ND_CAT_AVX512, ND_SET_AVX512F, 1170, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(5, 0), ND_TUPLE_T4, ND_EXT_E6NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_NOL0|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_u, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_u, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1866 Instruction:"VINSERTF32X8 Voq{K}{z},aKq,Hoq,Wqq,Ib" Encoding:"evex m:3 p:1 l:2 w:0 0x1A /r ib"/"RAVMI"
    {
        ND_INS_VINSERTF32X8, ND_CAT_AVX512, ND_SET_AVX512DQ, 1171, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(5, 0), ND_TUPLE_T8, ND_EXT_E6NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_oq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_oq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_qq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1867 Instruction:"VINSERTF64X2 Vu{K}{z},aKq,Hu,Wdq,Ib" Encoding:"evex m:3 p:1 l:x w:1 0x18 /r ib"/"RAVMI"
    {
        ND_INS_VINSERTF64X2, ND_CAT_AVX512, ND_SET_AVX512DQ, 1172, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(5, 0), ND_TUPLE_T2, ND_EXT_E6NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_NOL0|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_u, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_u, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1868 Instruction:"VINSERTF64X4 Voq{K}{z},aKq,Hoq,Wqq,Ib" Encoding:"evex m:3 p:1 l:2 w:1 0x1A /r ib"/"RAVMI"
    {
        ND_INS_VINSERTF64X4, ND_CAT_AVX512, ND_SET_AVX512F, 1173, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(5, 0), ND_TUPLE_T4, ND_EXT_E6NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_oq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_oq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_qq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1869 Instruction:"VINSERTI128 Vqq,Hqq,Wdq,Ib" Encoding:"vex m:3 p:1 l:1 w:0 0x38 /r ib"/"RVMI"
    {
        ND_INS_VINSERTI128, ND_CAT_AVX2, ND_SET_AVX2, 1174, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, ND_EXT_6, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_qq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_qq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1870 Instruction:"VINSERTI32X4 Vu{K}{z},aKq,Hu,Wdq,Ib" Encoding:"evex m:3 p:1 l:x w:0 0x38 /r ib"/"RAVMI"
    {
        ND_INS_VINSERTI32X4, ND_CAT_AVX512, ND_SET_AVX512F, 1175, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(5, 0), ND_TUPLE_T4, ND_EXT_E6NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_NOL0|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_u, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_u, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1871 Instruction:"VINSERTI32X8 Voq{K}{z},aKq,Hoq,Wqq,Ib" Encoding:"evex m:3 p:1 l:2 w:0 0x3A /r ib"/"RAVMI"
    {
        ND_INS_VINSERTI32X8, ND_CAT_AVX512, ND_SET_AVX512DQ, 1176, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(5, 0), ND_TUPLE_T8, ND_EXT_E6NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_oq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_oq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_qq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1872 Instruction:"VINSERTI64X2 Vu{K}{z},aKq,Hu,Wdq,Ib" Encoding:"evex m:3 p:1 l:x w:1 0x38 /r ib"/"RAVMI"
    {
        ND_INS_VINSERTI64X2, ND_CAT_AVX512, ND_SET_AVX512DQ, 1177, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(5, 0), ND_TUPLE_T2, ND_EXT_E6NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_NOL0|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_u, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_u, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1873 Instruction:"VINSERTI64X4 Voq{K}{z},aKq,Hoq,Wqq,Ib" Encoding:"evex m:3 p:1 l:2 w:1 0x3A /r ib"/"RAVMI"
    {
        ND_INS_VINSERTI64X4, ND_CAT_AVX512, ND_SET_AVX512F, 1178, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(5, 0), ND_TUPLE_T4, ND_EXT_E6NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_oq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_oq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_qq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1874 Instruction:"VINSERTPS Vdq,Hdq,Md,Ib" Encoding:"evex m:3 p:1 l:0 w:i 0x21 /r:mem ib"/"RVMI"
    {
        ND_INS_VINSERTPS, ND_CAT_AVX512, ND_SET_AVX512F, 1179, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E9NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1875 Instruction:"VINSERTPS Vdq,Hdq,Udq,Ib" Encoding:"evex m:3 p:1 l:0 w:i 0x21 /r:reg ib"/"RVMI"
    {
        ND_INS_VINSERTPS, ND_CAT_AVX512, ND_SET_AVX512F, 1179, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E9NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_U, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1876 Instruction:"VINSERTPS Vdq,Hdq,Md,Ib" Encoding:"vex m:3 p:1 l:0 w:i 0x21 /r:mem ib"/"RVMI"
    {
        ND_INS_VINSERTPS, ND_CAT_AVX, ND_SET_AVX, 1179, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1877 Instruction:"VINSERTPS Vdq,Hdq,Udq,Ib" Encoding:"vex m:3 p:1 l:0 w:i 0x21 /r:reg ib"/"RVMI"
    {
        ND_INS_VINSERTPS, ND_CAT_AVX, ND_SET_AVX, 1179, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_U, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1878 Instruction:"VLDDQU Vx,Mx" Encoding:"vex m:1 p:3 l:x w:i 0xF0 /r:mem"/"RM"
    {
        ND_INS_VLDDQU, ND_CAT_AVX, ND_SET_AVX, 1180, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1879 Instruction:"VLDMXCSR Md" Encoding:"vex m:1 p:0 0xAE /2:mem"/"M"
    {
        ND_INS_VLDMXCSR, ND_CAT_AVX, ND_SET_AVX, 1181, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_MXCSR, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1880 Instruction:"VMASKMOVDQU Vdq,Udq" Encoding:"vex m:1 p:1 l:0 w:i 0xF7 /r:reg"/"RM"
    {
        ND_INS_VMASKMOVDQU, ND_CAT_AVX, ND_SET_AVX, 1182, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_U, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_MEM_rDI, ND_OPS_dq, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1881 Instruction:"VMASKMOVPD Vx,Hx,Mx" Encoding:"vex m:2 p:1 l:x w:0 0x2D /r:mem"/"RVM"
    {
        ND_INS_VMASKMOVPD, ND_CAT_AVX, ND_SET_AVX, 1183, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_6, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1882 Instruction:"VMASKMOVPD Mx,Hx,Vx" Encoding:"vex m:2 p:1 l:x w:0 0x2F /r:mem"/"MVR"
    {
        ND_INS_VMASKMOVPD, ND_CAT_AVX, ND_SET_AVX, 1183, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_6, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1883 Instruction:"VMASKMOVPS Vx,Hx,Mx" Encoding:"vex m:2 p:1 l:x w:0 0x2C /r:mem"/"RVM"
    {
        ND_INS_VMASKMOVPS, ND_CAT_AVX, ND_SET_AVX, 1184, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_6, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1884 Instruction:"VMASKMOVPS Mx,Hx,Vx" Encoding:"vex m:2 p:1 l:x w:0 0x2E /r:mem"/"MVR"
    {
        ND_INS_VMASKMOVPS, ND_CAT_AVX, ND_SET_AVX, 1184, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_6, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1885 Instruction:"VMAXPD Vn{K}{z},aKq,Hn,Wn|B64{sae}" Encoding:"evex m:1 p:1 l:x w:1 0x5F /r"/"RAVM"
    {
        ND_INS_VMAXPD, ND_CAT_AVX512, ND_SET_AVX512F, 1185, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1886 Instruction:"VMAXPD Vpd,Hpd,Wpd" Encoding:"vex m:1 p:1 l:x w:i 0x5F /r"/"RVM"
    {
        ND_INS_VMAXPD, ND_CAT_AVX, ND_SET_AVX, 1185, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1887 Instruction:"VMAXPH Vn{K}{z},aKq,Hn,Wn|B16{sae}" Encoding:"evex m:5 p:0 l:x w:0 0x5F /r"/"RAVM"
    {
        ND_INS_VMAXPH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1186, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1888 Instruction:"VMAXPS Vn{K}{z},aKq,Hn,Wn|B32{sae}" Encoding:"evex m:1 p:0 l:x w:0 0x5F /r"/"RAVM"
    {
        ND_INS_VMAXPS, ND_CAT_AVX512, ND_SET_AVX512F, 1187, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1889 Instruction:"VMAXPS Vps,Hps,Wps" Encoding:"vex m:1 p:0 l:x w:i 0x5F /r"/"RVM"
    {
        ND_INS_VMAXPS, ND_CAT_AVX, ND_SET_AVX, 1187, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1890 Instruction:"VMAXSD Vdq{K}{z},aKq,Hdq,Wsd{sae}" Encoding:"evex m:1 p:3 l:i w:1 0x5F /r"/"RAVM"
    {
        ND_INS_VMAXSD, ND_CAT_AVX512, ND_SET_AVX512F, 1188, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, ND_OPD_SAE, 0), 
        },
    }, 

    // Pos:1891 Instruction:"VMAXSD Vsd,Hsd,Wsd" Encoding:"vex m:1 p:3 l:i w:i 0x5F /r"/"RVM"
    {
        ND_INS_VMAXSD, ND_CAT_AVX, ND_SET_AVX, 1188, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_sd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1892 Instruction:"VMAXSH Vdq{K}{z},aKq,Hdq,Wsh{sae}" Encoding:"evex m:5 p:2 l:i w:0 0x5F /r"/"RAVM"
    {
        ND_INS_VMAXSH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1189, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE, ND_OPS_CNT(4, 0), ND_TUPLE_T1S16, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_R, ND_OPD_SAE, 0), 
        },
    }, 

    // Pos:1893 Instruction:"VMAXSS Vdq{K}{z},aKq,Hdq,Wss{sae}" Encoding:"evex m:1 p:2 l:i w:0 0x5F /r"/"RAVM"
    {
        ND_INS_VMAXSS, ND_CAT_AVX512, ND_SET_AVX512F, 1190, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, ND_OPD_SAE, 0), 
        },
    }, 

    // Pos:1894 Instruction:"VMAXSS Vss,Hss,Wss" Encoding:"vex m:1 p:2 l:i w:i 0x5F /r"/"RVM"
    {
        ND_INS_VMAXSS, ND_CAT_AVX, ND_SET_AVX, 1190, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ss, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1895 Instruction:"VMCALL" Encoding:"NP 0x0F 0x01 /0xC1"/""
    {
        ND_INS_VMCALL, ND_CAT_VTX, ND_SET_VTX, 1191, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_VTX, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:1896 Instruction:"VMCLEAR Mq" Encoding:"0x66 0x0F 0xC7 /6:mem"/"M"
    {
        ND_INS_VMCLEAR, ND_CAT_VTX, ND_SET_VTX, 1192, 
        0, 
        ND_MOD_R0|ND_MOD_PROT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXR_SEAM|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF|ND_MOD_SMM_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_VTX, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF,
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1897 Instruction:"VMFUNC" Encoding:"NP 0x0F 0x01 /0xD4"/""
    {
        ND_INS_VMFUNC, ND_CAT_VTX, ND_SET_VTX, 1193, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_VTX, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:1898 Instruction:"VMGEXIT" Encoding:"0xF3 0x0F 0x01 /0xD9"/""
    {
        ND_INS_VMGEXIT, ND_CAT_SYSTEM, ND_SET_SVM, 1194, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SVM, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:1899 Instruction:"VMGEXIT" Encoding:"0xF2 0x0F 0x01 /0xD9"/""
    {
        ND_INS_VMGEXIT, ND_CAT_SYSTEM, ND_SET_SVM, 1194, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SVM, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:1900 Instruction:"VMINPD Vn{K}{z},aKq,Hn,Wn|B64{sae}" Encoding:"evex m:1 p:1 l:x w:1 0x5D /r"/"RAVM"
    {
        ND_INS_VMINPD, ND_CAT_AVX512, ND_SET_AVX512F, 1195, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:1901 Instruction:"VMINPD Vpd,Hpd,Wpd" Encoding:"vex m:1 p:1 l:x w:i 0x5D /r"/"RVM"
    {
        ND_INS_VMINPD, ND_CAT_AVX, ND_SET_AVX, 1195, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1902 Instruction:"VMINPH Vn{K}{z},aKq,Hn,Wn|B16{sae}" Encoding:"evex m:5 p:0 l:x w:0 0x5D /r"/"RAVM"
    {
        ND_INS_VMINPH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1196, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:1903 Instruction:"VMINPS Vn{K}{z},aKq,Hn,Wn|B32{sae}" Encoding:"evex m:1 p:0 l:x w:0 0x5D /r"/"RAVM"
    {
        ND_INS_VMINPS, ND_CAT_AVX512, ND_SET_AVX512F, 1197, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:1904 Instruction:"VMINPS Vps,Hps,Wps" Encoding:"vex m:1 p:0 l:x w:i 0x5D /r"/"RVM"
    {
        ND_INS_VMINPS, ND_CAT_AVX, ND_SET_AVX, 1197, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1905 Instruction:"VMINSD Vdq{K}{z},aKq,Hdq,Wsd{sae}" Encoding:"evex m:1 p:3 l:i w:1 0x5D /r"/"RAVM"
    {
        ND_INS_VMINSD, ND_CAT_AVX512, ND_SET_AVX512F, 1198, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, ND_OPD_SAE, 0), 
        },
    }, 

    // Pos:1906 Instruction:"VMINSD Vsd,Hsd,Wsd" Encoding:"vex m:1 p:3 l:i w:i 0x5D /r"/"RVM"
    {
        ND_INS_VMINSD, ND_CAT_AVX, ND_SET_AVX, 1198, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_sd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1907 Instruction:"VMINSH Vdq{K}{z},aKq,Hdq,Wsh{sae}" Encoding:"evex m:5 p:2 l:i w:0 0x5D /r"/"RAVM"
    {
        ND_INS_VMINSH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1199, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE, ND_OPS_CNT(4, 0), ND_TUPLE_T1S16, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_R, ND_OPD_SAE, 0), 
        },
    }, 

    // Pos:1908 Instruction:"VMINSS Vdq{K}{z},aKq,Hdq,Wss{sae}" Encoding:"evex m:1 p:2 l:i w:0 0x5D /r"/"RAVM"
    {
        ND_INS_VMINSS, ND_CAT_AVX512, ND_SET_AVX512F, 1200, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, ND_OPD_SAE, 0), 
        },
    }, 

    // Pos:1909 Instruction:"VMINSS Vss,Hss,Wss" Encoding:"vex m:1 p:2 l:i w:i 0x5D /r"/"RVM"
    {
        ND_INS_VMINSS, ND_CAT_AVX, ND_SET_AVX, 1200, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ss, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1910 Instruction:"VMLAUNCH" Encoding:"NP 0x0F 0x01 /0xC2"/""
    {
        ND_INS_VMLAUNCH, ND_CAT_VTX, ND_SET_VTX, 1201, 
        0, 
        ND_MOD_R0|ND_MOD_PROT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXR_SEAM|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF|ND_MOD_SMM_OFF, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_VTX, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF,
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:1911 Instruction:"VMLOAD" Encoding:"0x0F 0x01 /0xDA"/""
    {
        ND_INS_VMLOAD, ND_CAT_SYSTEM, ND_SET_SVM, 1202, 
        0, 
        ND_MOD_R0|ND_MOD_PROT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXR_SEAM|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF|ND_MOD_SMM_OFF, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SVM, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1912 Instruction:"VMMCALL" Encoding:"0x0F 0x01 /0xD9"/""
    {
        ND_INS_VMMCALL, ND_CAT_SYSTEM, ND_SET_SVM, 1203, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SVM, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:1913 Instruction:"VMMCALL" Encoding:"0x66 0x0F 0x01 /0xD9"/""
    {
        ND_INS_VMMCALL, ND_CAT_SYSTEM, ND_SET_SVM, 1203, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SVM, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:1914 Instruction:"VMOVAPD Vn{K}{z},aKq,Wn" Encoding:"evex m:1 p:1 l:x w:1 0x28 /r"/"RAM"
    {
        ND_INS_VMOVAPD, ND_CAT_DATAXFER, ND_SET_AVX512F, 1204, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_FVM, ND_EXT_E1, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1915 Instruction:"VMOVAPD Wn{K}{z},aKq,Vn" Encoding:"evex m:1 p:1 l:x w:1 0x29 /r"/"MAR"
    {
        ND_INS_VMOVAPD, ND_CAT_DATAXFER, ND_SET_AVX512F, 1204, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_FVM, ND_EXT_E1, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1916 Instruction:"VMOVAPD Vx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0x28 /r"/"RM"
    {
        ND_INS_VMOVAPD, ND_CAT_DATAXFER, ND_SET_AVX, 1204, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_1, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1917 Instruction:"VMOVAPD Wx,Vx" Encoding:"vex m:1 p:1 l:x w:i 0x29 /r"/"MR"
    {
        ND_INS_VMOVAPD, ND_CAT_DATAXFER, ND_SET_AVX, 1204, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_1, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1918 Instruction:"VMOVAPS Vn{K}{z},aKq,Wn" Encoding:"evex m:1 p:0 l:x w:0 0x28 /r"/"RAM"
    {
        ND_INS_VMOVAPS, ND_CAT_DATAXFER, ND_SET_AVX512F, 1205, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_FVM, ND_EXT_E1, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1919 Instruction:"VMOVAPS Wn{K}{z},aKq,Vn" Encoding:"evex m:1 p:0 l:x w:0 0x29 /r"/"MAR"
    {
        ND_INS_VMOVAPS, ND_CAT_DATAXFER, ND_SET_AVX512F, 1205, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_FVM, ND_EXT_E1, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1920 Instruction:"VMOVAPS Vx,Wx" Encoding:"vex m:1 p:0 l:x w:i 0x28 /r"/"RM"
    {
        ND_INS_VMOVAPS, ND_CAT_DATAXFER, ND_SET_AVX, 1205, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_1, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1921 Instruction:"VMOVAPS Wx,Vx" Encoding:"vex m:1 p:0 l:x w:i 0x29 /r"/"MR"
    {
        ND_INS_VMOVAPS, ND_CAT_DATAXFER, ND_SET_AVX, 1205, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_1, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1922 Instruction:"VMOVD Vdq,Ed" Encoding:"evex m:1 p:1 l:0 w:0 0x6E /r"/"RM"
    {
        ND_INS_VMOVD, ND_CAT_DATAXFER, ND_SET_AVX512F, 1206, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), ND_TUPLE_T1S, ND_EXT_E9NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_E, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1923 Instruction:"VMOVD Ey,Vdq" Encoding:"evex m:1 p:1 l:0 w:0 0x7E /r"/"MR"
    {
        ND_INS_VMOVD, ND_CAT_DATAXFER, ND_SET_AVX512F, 1206, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), ND_TUPLE_T1S, ND_EXT_E9NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1924 Instruction:"VMOVD Vdq,Ey" Encoding:"vex m:1 p:1 l:0 w:0 0x6E /r"/"RM"
    {
        ND_INS_VMOVD, ND_CAT_DATAXFER, ND_SET_AVX, 1206, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1925 Instruction:"VMOVD Ey,Vd" Encoding:"vex m:1 p:1 l:0 w:0 0x7E /r"/"MR"
    {
        ND_INS_VMOVD, ND_CAT_DATAXFER, ND_SET_AVX, 1206, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1926 Instruction:"VMOVDDUP Vdq{K}{z},aKq,Wq" Encoding:"evex m:1 p:3 l:0 w:1 0x12 /r"/"RAM"
    {
        ND_INS_VMOVDDUP, ND_CAT_DATAXFER, ND_SET_AVX512F, 1207, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_DUP, ND_EXT_E5NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1927 Instruction:"VMOVDDUP Vqq{K}{z},aKq,Wqq" Encoding:"evex m:1 p:3 l:1 w:1 0x12 /r"/"RAM"
    {
        ND_INS_VMOVDDUP, ND_CAT_DATAXFER, ND_SET_AVX512F, 1207, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_DUP, ND_EXT_E5NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_qq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_qq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1928 Instruction:"VMOVDDUP Voq{K}{z},aKq,Woq" Encoding:"evex m:1 p:3 l:2 w:1 0x12 /r"/"RAM"
    {
        ND_INS_VMOVDDUP, ND_CAT_DATAXFER, ND_SET_AVX512F, 1207, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_DUP, ND_EXT_E5NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_oq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_oq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1929 Instruction:"VMOVDDUP Vdq,Wq" Encoding:"vex m:1 p:3 l:0 w:i 0x12 /r"/"RM"
    {
        ND_INS_VMOVDDUP, ND_CAT_DATAXFER, ND_SET_AVX, 1207, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1930 Instruction:"VMOVDDUP Vqq,Wqq" Encoding:"vex m:1 p:3 l:1 w:i 0x12 /r"/"RM"
    {
        ND_INS_VMOVDDUP, ND_CAT_DATAXFER, ND_SET_AVX, 1207, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_qq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_qq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1931 Instruction:"VMOVDQA Vx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0x6F /r"/"RM"
    {
        ND_INS_VMOVDQA, ND_CAT_DATAXFER, ND_SET_AVX, 1208, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_1, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1932 Instruction:"VMOVDQA Wx,Vx" Encoding:"vex m:1 p:1 l:x w:i 0x7F /r"/"MR"
    {
        ND_INS_VMOVDQA, ND_CAT_DATAXFER, ND_SET_AVX, 1208, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_1, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1933 Instruction:"VMOVDQA32 Vn{K}{z},aKq,Wn" Encoding:"evex m:1 p:1 l:x w:0 0x6F /r"/"RAM"
    {
        ND_INS_VMOVDQA32, ND_CAT_DATAXFER, ND_SET_AVX512F, 1209, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_FVM, ND_EXT_E1, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1934 Instruction:"VMOVDQA32 Wn{K}{z},aKq,Vn" Encoding:"evex m:1 p:1 l:x w:0 0x7F /r"/"MAR"
    {
        ND_INS_VMOVDQA32, ND_CAT_DATAXFER, ND_SET_AVX512F, 1209, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_FVM, ND_EXT_E1, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1935 Instruction:"VMOVDQA64 Vn{K}{z},aKq,Wn" Encoding:"evex m:1 p:1 l:x w:1 0x6F /r"/"RAM"
    {
        ND_INS_VMOVDQA64, ND_CAT_DATAXFER, ND_SET_AVX512F, 1210, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_FVM, ND_EXT_E1, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1936 Instruction:"VMOVDQA64 Wn{K}{z},aKq,Vn" Encoding:"evex m:1 p:1 l:x w:1 0x7F /r"/"MAR"
    {
        ND_INS_VMOVDQA64, ND_CAT_DATAXFER, ND_SET_AVX512F, 1210, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_FVM, ND_EXT_E1, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1937 Instruction:"VMOVDQU Vx,Wx" Encoding:"vex m:1 p:2 l:x w:i 0x6F /r"/"RM"
    {
        ND_INS_VMOVDQU, ND_CAT_DATAXFER, ND_SET_AVX, 1211, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1938 Instruction:"VMOVDQU Wx,Vx" Encoding:"vex m:1 p:2 l:x w:i 0x7F /r"/"MR"
    {
        ND_INS_VMOVDQU, ND_CAT_DATAXFER, ND_SET_AVX, 1211, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1939 Instruction:"VMOVDQU16 Vn{K}{z},aKq,Wn" Encoding:"evex m:1 p:3 l:x w:1 0x6F /r"/"RAM"
    {
        ND_INS_VMOVDQU16, ND_CAT_DATAXFER, ND_SET_AVX512BW, 1212, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1940 Instruction:"VMOVDQU16 Wn{K}{z},aKq,Vn" Encoding:"evex m:1 p:3 l:x w:1 0x7F /r"/"MAR"
    {
        ND_INS_VMOVDQU16, ND_CAT_DATAXFER, ND_SET_AVX512BW, 1212, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1941 Instruction:"VMOVDQU32 Vn{K}{z},aKq,Wn" Encoding:"evex m:1 p:2 l:x w:0 0x6F /r"/"RAM"
    {
        ND_INS_VMOVDQU32, ND_CAT_DATAXFER, ND_SET_AVX512F, 1213, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1942 Instruction:"VMOVDQU32 Wn{K}{z},aKq,Vn" Encoding:"evex m:1 p:2 l:x w:0 0x7F /r"/"MAR"
    {
        ND_INS_VMOVDQU32, ND_CAT_DATAXFER, ND_SET_AVX512F, 1213, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1943 Instruction:"VMOVDQU64 Vn{K}{z},aKq,Wn" Encoding:"evex m:1 p:2 l:x w:1 0x6F /r"/"RAM"
    {
        ND_INS_VMOVDQU64, ND_CAT_DATAXFER, ND_SET_AVX512F, 1214, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1944 Instruction:"VMOVDQU64 Wn{K}{z},aKq,Vn" Encoding:"evex m:1 p:2 l:x w:1 0x7F /r"/"MAR"
    {
        ND_INS_VMOVDQU64, ND_CAT_DATAXFER, ND_SET_AVX512F, 1214, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1945 Instruction:"VMOVDQU8 Vn{K}{z},aKq,Wn" Encoding:"evex m:1 p:3 l:x w:0 0x6F /r"/"RAM"
    {
        ND_INS_VMOVDQU8, ND_CAT_DATAXFER, ND_SET_AVX512BW, 1215, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1946 Instruction:"VMOVDQU8 Wn{K}{z},aKq,Vn" Encoding:"evex m:1 p:3 l:x w:0 0x7F /r"/"MAR"
    {
        ND_INS_VMOVDQU8, ND_CAT_DATAXFER, ND_SET_AVX512BW, 1215, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1947 Instruction:"VMOVHLPS Vdq,Hdq,Udq" Encoding:"evex m:1 p:0 l:0 w:0 0x12 /r:reg"/"RVM"
    {
        ND_INS_VMOVHLPS, ND_CAT_DATAXFER, ND_SET_AVX512F, 1216, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_E7NM, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_U, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1948 Instruction:"VMOVHLPS Vdq,Hdq,Udq" Encoding:"vex m:1 p:0 l:0 w:i 0x12 /r:reg"/"RVM"
    {
        ND_INS_VMOVHLPS, ND_CAT_AVX, ND_SET_AVX, 1216, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_7, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_U, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1949 Instruction:"VMOVHPD Vdq,Hdq,Mq" Encoding:"evex m:1 p:1 l:0 w:1 0x16 /r:mem"/"RVM"
    {
        ND_INS_VMOVHPD, ND_CAT_DATAXFER, ND_SET_AVX512F, 1217, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E9NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1950 Instruction:"VMOVHPD Mq,Vdq" Encoding:"evex m:1 p:1 l:0 w:1 0x17 /r:mem"/"MR"
    {
        ND_INS_VMOVHPD, ND_CAT_DATAXFER, ND_SET_AVX512F, 1217, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), ND_TUPLE_T1S, ND_EXT_E9NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1951 Instruction:"VMOVHPD Vdq,Hdq,Mq" Encoding:"vex m:1 p:1 l:0 w:i 0x16 /r:mem"/"RVM"
    {
        ND_INS_VMOVHPD, ND_CAT_DATAXFER, ND_SET_AVX, 1217, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1952 Instruction:"VMOVHPD Mq,Vdq" Encoding:"vex m:1 p:1 l:0 w:i 0x17 /r:mem"/"MR"
    {
        ND_INS_VMOVHPD, ND_CAT_DATAXFER, ND_SET_AVX, 1217, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1953 Instruction:"VMOVHPS Vdq,Hdq,Mq" Encoding:"evex m:1 p:0 l:0 w:0 0x16 /r:mem"/"RVM"
    {
        ND_INS_VMOVHPS, ND_CAT_DATAXFER, ND_SET_AVX512F, 1218, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), ND_TUPLE_T2, ND_EXT_E9NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1954 Instruction:"VMOVHPS Mq,Vdq" Encoding:"evex m:1 p:0 l:0 w:0 0x17 /r:mem"/"MR"
    {
        ND_INS_VMOVHPS, ND_CAT_DATAXFER, ND_SET_AVX512F, 1218, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), ND_TUPLE_T2, ND_EXT_E9NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1955 Instruction:"VMOVHPS Vdq,Hdq,Mq" Encoding:"vex m:1 p:0 l:0 w:i 0x16 /r:mem"/"RVM"
    {
        ND_INS_VMOVHPS, ND_CAT_DATAXFER, ND_SET_AVX, 1218, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1956 Instruction:"VMOVHPS Mq,Vdq" Encoding:"vex m:1 p:0 l:0 w:i 0x17 /r:mem"/"MR"
    {
        ND_INS_VMOVHPS, ND_CAT_DATAXFER, ND_SET_AVX, 1218, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1957 Instruction:"VMOVLHPS Vdq,Hdq,Udq" Encoding:"evex m:1 p:0 l:0 w:0 0x16 /r:reg"/"RVM"
    {
        ND_INS_VMOVLHPS, ND_CAT_DATAXFER, ND_SET_AVX512F, 1219, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_E7NM, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_U, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1958 Instruction:"VMOVLHPS Vdq,Hdq,Udq" Encoding:"vex m:1 p:0 l:0 w:i 0x16 /r:reg"/"RVM"
    {
        ND_INS_VMOVLHPS, ND_CAT_AVX, ND_SET_AVX, 1219, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_7, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_U, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1959 Instruction:"VMOVLPD Vdq,Hdq,Mq" Encoding:"evex m:1 p:1 l:0 w:1 0x12 /r:mem"/"RVM"
    {
        ND_INS_VMOVLPD, ND_CAT_DATAXFER, ND_SET_AVX512F, 1220, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E9NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1960 Instruction:"VMOVLPD Mq,Vdq" Encoding:"evex m:1 p:1 l:0 w:1 0x13 /r:mem"/"MR"
    {
        ND_INS_VMOVLPD, ND_CAT_DATAXFER, ND_SET_AVX512F, 1220, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), ND_TUPLE_T1S, ND_EXT_E9NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1961 Instruction:"VMOVLPD Vdq,Hdq,Mq" Encoding:"vex m:1 p:1 l:0 w:i 0x12 /r:mem"/"RVM"
    {
        ND_INS_VMOVLPD, ND_CAT_DATAXFER, ND_SET_AVX, 1220, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1962 Instruction:"VMOVLPD Mq,Vdq" Encoding:"vex m:1 p:1 l:0 w:i 0x13 /r:mem"/"MR"
    {
        ND_INS_VMOVLPD, ND_CAT_DATAXFER, ND_SET_AVX, 1220, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1963 Instruction:"VMOVLPS Vdq,Hdq,Mq" Encoding:"evex m:1 p:0 l:0 w:0 0x12 /r:mem"/"RVM"
    {
        ND_INS_VMOVLPS, ND_CAT_DATAXFER, ND_SET_AVX512F, 1221, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), ND_TUPLE_T2, ND_EXT_E9NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1964 Instruction:"VMOVLPS Mq,Vdq" Encoding:"evex m:1 p:0 l:0 w:0 0x13 /r:mem"/"MR"
    {
        ND_INS_VMOVLPS, ND_CAT_DATAXFER, ND_SET_AVX512F, 1221, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), ND_TUPLE_T2, ND_EXT_E9NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1965 Instruction:"VMOVLPS Vdq,Hdq,Mq" Encoding:"vex m:1 p:0 l:0 w:i 0x12 /r:mem"/"RVM"
    {
        ND_INS_VMOVLPS, ND_CAT_DATAXFER, ND_SET_AVX, 1221, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1966 Instruction:"VMOVLPS Mq,Vdq" Encoding:"vex m:1 p:0 l:0 w:i 0x13 /r:mem"/"MR"
    {
        ND_INS_VMOVLPS, ND_CAT_DATAXFER, ND_SET_AVX, 1221, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1967 Instruction:"VMOVMSKPD Gy,Ux" Encoding:"vex m:1 p:1 l:x w:i 0x50 /r:reg"/"RM"
    {
        ND_INS_VMOVMSKPD, ND_CAT_DATAXFER, ND_SET_AVX, 1222, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_7, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_D64|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_U, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1968 Instruction:"VMOVMSKPS Gy,Ux" Encoding:"vex m:1 p:0 l:x w:i 0x50 /r:reg"/"RM"
    {
        ND_INS_VMOVMSKPS, ND_CAT_DATAXFER, ND_SET_AVX, 1223, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_7, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_D64|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_U, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1969 Instruction:"VMOVNTDQ Mn,Vn" Encoding:"evex m:1 p:1 l:x w:0 0xE7 /r:mem"/"MR"
    {
        ND_INS_VMOVNTDQ, ND_CAT_DATAXFER, ND_SET_AVX512F, 1224, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), ND_TUPLE_FVM, ND_EXT_E1NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_n, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1970 Instruction:"VMOVNTDQ Mx,Vx" Encoding:"vex m:1 p:1 l:x w:i 0xE7 /r:mem"/"MR"
    {
        ND_INS_VMOVNTDQ, ND_CAT_AVX, ND_SET_AVX, 1224, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_1, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1971 Instruction:"VMOVNTDQA Vn,Mn" Encoding:"evex m:2 p:1 l:x w:0 0x2A /r:mem"/"RM"
    {
        ND_INS_VMOVNTDQA, ND_CAT_DATAXFER, ND_SET_AVX512F, 1225, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), ND_TUPLE_FVM, ND_EXT_E1NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1972 Instruction:"VMOVNTDQA Vx,Mx" Encoding:"vex m:2 p:1 l:x w:i 0x2A /r:mem"/"RM"
    {
        ND_INS_VMOVNTDQA, ND_CAT_AVX, ND_SET_AVX, 1225, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_1, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1973 Instruction:"VMOVNTPD Mn,Vn" Encoding:"evex m:1 p:1 l:x w:1 0x2B /r:mem"/"MR"
    {
        ND_INS_VMOVNTPD, ND_CAT_DATAXFER, ND_SET_AVX512F, 1226, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), ND_TUPLE_FVM, ND_EXT_E1NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_n, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1974 Instruction:"VMOVNTPD Mx,Vx" Encoding:"vex m:1 p:1 l:x w:i 0x2B /r:mem"/"MR"
    {
        ND_INS_VMOVNTPD, ND_CAT_AVX, ND_SET_AVX, 1226, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_1, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1975 Instruction:"VMOVNTPS Mn,Vn" Encoding:"evex m:1 p:0 l:x w:0 0x2B /r:mem"/"MR"
    {
        ND_INS_VMOVNTPS, ND_CAT_DATAXFER, ND_SET_AVX512F, 1227, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), ND_TUPLE_FVM, ND_EXT_E1NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_n, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1976 Instruction:"VMOVNTPS Mx,Vx" Encoding:"vex m:1 p:0 l:x w:i 0x2B /r:mem"/"MR"
    {
        ND_INS_VMOVNTPS, ND_CAT_AVX, ND_SET_AVX, 1227, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_1, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1977 Instruction:"VMOVQ Vdq,Eq" Encoding:"evex m:1 p:1 l:0 w:1 0x6E /r"/"RM"
    {
        ND_INS_VMOVQ, ND_CAT_DATAXFER, ND_SET_AVX512F, 1228, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), ND_TUPLE_T1S, ND_EXT_E9NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_E, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1978 Instruction:"VMOVQ Ey,Vdq" Encoding:"evex m:1 p:1 l:0 w:1 0x7E /r"/"MR"
    {
        ND_INS_VMOVQ, ND_CAT_DATAXFER, ND_SET_AVX512F, 1228, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), ND_TUPLE_T1S, ND_EXT_E9NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1979 Instruction:"VMOVQ Vdq,Wq" Encoding:"evex m:1 p:2 l:0 w:1 0x7E /r"/"RM"
    {
        ND_INS_VMOVQ, ND_CAT_DATAXFER, ND_SET_AVX512F, 1228, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), ND_TUPLE_T1S, ND_EXT_E9NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1980 Instruction:"VMOVQ Wq,Vdq" Encoding:"evex m:1 p:1 l:0 w:1 0xD6 /r"/"MR"
    {
        ND_INS_VMOVQ, ND_CAT_DATAXFER, ND_SET_AVX512F, 1228, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), ND_TUPLE_T1S, ND_EXT_E9NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1981 Instruction:"VMOVQ Vdq,Ey" Encoding:"vex m:1 p:1 l:0 w:1 0x6E /r"/"RM"
    {
        ND_INS_VMOVQ, ND_CAT_DATAXFER, ND_SET_AVX, 1228, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1982 Instruction:"VMOVQ Ey,Vq" Encoding:"vex m:1 p:1 l:0 w:1 0x7E /r"/"MR"
    {
        ND_INS_VMOVQ, ND_CAT_DATAXFER, ND_SET_AVX, 1228, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1983 Instruction:"VMOVQ Vdq,Wq" Encoding:"vex m:1 p:2 l:0 w:i 0x7E /r"/"RM"
    {
        ND_INS_VMOVQ, ND_CAT_DATAXFER, ND_SET_AVX, 1228, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1984 Instruction:"VMOVQ Wq,Vdq" Encoding:"vex m:1 p:1 l:0 w:i 0xD6 /r"/"MR"
    {
        ND_INS_VMOVQ, ND_CAT_DATAXFER, ND_SET_AVX, 1228, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1985 Instruction:"VMOVSD Vdq{K}{z},aKq,Msd" Encoding:"evex m:1 p:3 l:i w:1 0x10 /r:mem"/"RAM"
    {
        ND_INS_VMOVSD, ND_CAT_DATAXFER, ND_SET_AVX512F, 1229, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E10, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1986 Instruction:"VMOVSD Vdq{K}{z},aKq,Hdq,Udq" Encoding:"evex m:1 p:3 l:i w:1 0x10 /r:reg"/"RAVM"
    {
        ND_INS_VMOVSD, ND_CAT_DATAXFER, ND_SET_AVX512F, 1229, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E10, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_U, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1987 Instruction:"VMOVSD Msd{K},aKq,Vdq" Encoding:"evex m:1 p:3 l:i w:1 0x11 /r:mem"/"MAR"
    {
        ND_INS_VMOVSD, ND_CAT_DATAXFER, ND_SET_AVX512F, 1229, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E10, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_sd, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1988 Instruction:"VMOVSD Udq{K}{z},aKq,Hdq,Vdq" Encoding:"evex m:1 p:3 l:i w:1 0x11 /r:reg"/"MAVR"
    {
        ND_INS_VMOVSD, ND_CAT_DATAXFER, ND_SET_AVX512F, 1229, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E10, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_U, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1989 Instruction:"VMOVSD Vdq,Hdq,Usd" Encoding:"vex m:1 p:3 l:i w:i 0x10 /r:reg"/"RVM"
    {
        ND_INS_VMOVSD, ND_CAT_DATAXFER, ND_SET_AVX, 1229, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_U, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1990 Instruction:"VMOVSD Vdq,Mq" Encoding:"vex m:1 p:3 l:i w:i 0x10 /r:mem"/"RM"
    {
        ND_INS_VMOVSD, ND_CAT_DATAXFER, ND_SET_AVX, 1229, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1991 Instruction:"VMOVSD Usd,Hsd,Vsd" Encoding:"vex m:1 p:3 l:i w:i 0x11 /r:reg"/"MVR"
    {
        ND_INS_VMOVSD, ND_CAT_DATAXFER, ND_SET_AVX, 1229, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_U, ND_OPS_sd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1992 Instruction:"VMOVSD Mq,Vsd" Encoding:"vex m:1 p:3 l:i w:i 0x11 /r:mem"/"MR"
    {
        ND_INS_VMOVSD, ND_CAT_DATAXFER, ND_SET_AVX, 1229, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1993 Instruction:"VMOVSH Vdq{K}{z},aKq,Wsh" Encoding:"evex m:5 p:2 l:i w:0 0x10 /r:mem"/"RAM"
    {
        ND_INS_VMOVSH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1230, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_T1S16, ND_EXT_E5, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1994 Instruction:"VMOVSH Vdq{K}{z},aKq,Hdq,Wsh" Encoding:"evex m:5 p:2 l:i w:0 0x10 /r:reg"/"RAVM"
    {
        ND_INS_VMOVSH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1230, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), 0, ND_EXT_E5, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1995 Instruction:"VMOVSH Wsh{K},aKq,Vdq" Encoding:"evex m:5 p:2 l:i w:0 0x11 /r:mem"/"MAR"
    {
        ND_INS_VMOVSH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1230, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(3, 0), ND_TUPLE_T1S16, ND_EXT_E5, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1996 Instruction:"VMOVSH Wsh{K}{z},aKq,Hdq,Vdq" Encoding:"evex m:5 p:2 l:i w:0 0x11 /r:reg"/"MAVR"
    {
        ND_INS_VMOVSH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1230, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), 0, ND_EXT_E5, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1997 Instruction:"VMOVSHDUP Vn{K}{z},aKq,Wn" Encoding:"evex m:1 p:2 l:x w:0 0x16 /r"/"RAM"
    {
        ND_INS_VMOVSHDUP, ND_CAT_DATAXFER, ND_SET_AVX512F, 1231, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_FVM, ND_EXT_E4NFnb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1998 Instruction:"VMOVSHDUP Vx,Wx" Encoding:"vex m:1 p:2 l:x w:i 0x16 /r"/"RM"
    {
        ND_INS_VMOVSHDUP, ND_CAT_AVX, ND_SET_AVX, 1231, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:1999 Instruction:"VMOVSLDUP Vn{K}{z},aKq,Wn" Encoding:"evex m:1 p:2 l:x w:0 0x12 /r"/"RAM"
    {
        ND_INS_VMOVSLDUP, ND_CAT_DATAXFER, ND_SET_AVX512F, 1232, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_FVM, ND_EXT_E4NFnb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2000 Instruction:"VMOVSLDUP Vx,Wx" Encoding:"vex m:1 p:2 l:x w:i 0x12 /r"/"RM"
    {
        ND_INS_VMOVSLDUP, ND_CAT_AVX, ND_SET_AVX, 1232, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2001 Instruction:"VMOVSS Vdq{K}{z},aKq,Mss" Encoding:"evex m:1 p:2 l:i w:0 0x10 /r:mem"/"RAM"
    {
        ND_INS_VMOVSS, ND_CAT_DATAXFER, ND_SET_AVX512F, 1233, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E10, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2002 Instruction:"VMOVSS Vdq{K}{z},aKq,Hdq,Udq" Encoding:"evex m:1 p:2 l:i w:0 0x10 /r:reg"/"RAVM"
    {
        ND_INS_VMOVSS, ND_CAT_DATAXFER, ND_SET_AVX512F, 1233, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E10, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_U, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2003 Instruction:"VMOVSS Mss{K},aKq,Vdq" Encoding:"evex m:1 p:2 l:i w:0 0x11 /r:mem"/"MAR"
    {
        ND_INS_VMOVSS, ND_CAT_DATAXFER, ND_SET_AVX512F, 1233, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E10, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_ss, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2004 Instruction:"VMOVSS Udq{K}{z},aKq,Hdq,Vdq" Encoding:"evex m:1 p:2 l:i w:0 0x11 /r:reg"/"MAVR"
    {
        ND_INS_VMOVSS, ND_CAT_DATAXFER, ND_SET_AVX512F, 1233, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E10, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_U, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2005 Instruction:"VMOVSS Vdq,Hdq,Uss" Encoding:"vex m:1 p:2 l:i w:i 0x10 /r:reg"/"RVM"
    {
        ND_INS_VMOVSS, ND_CAT_DATAXFER, ND_SET_AVX, 1233, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_U, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2006 Instruction:"VMOVSS Vdq,Md" Encoding:"vex m:1 p:2 l:i w:i 0x10 /r:mem"/"RM"
    {
        ND_INS_VMOVSS, ND_CAT_DATAXFER, ND_SET_AVX, 1233, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2007 Instruction:"VMOVSS Uss,Hss,Vss" Encoding:"vex m:1 p:2 l:i w:i 0x11 /r:reg"/"MVR"
    {
        ND_INS_VMOVSS, ND_CAT_DATAXFER, ND_SET_AVX, 1233, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_U, ND_OPS_ss, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2008 Instruction:"VMOVSS Md,Vss" Encoding:"vex m:1 p:2 l:i w:i 0x11 /r:mem"/"MR"
    {
        ND_INS_VMOVSS, ND_CAT_DATAXFER, ND_SET_AVX, 1233, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_d, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2009 Instruction:"VMOVUPD Vn{K}{z},aKq,Wn" Encoding:"evex m:1 p:1 l:x w:1 0x10 /r"/"RAM"
    {
        ND_INS_VMOVUPD, ND_CAT_DATAXFER, ND_SET_AVX512F, 1234, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2010 Instruction:"VMOVUPD Wn{K}{z},aKq,Vn" Encoding:"evex m:1 p:1 l:x w:1 0x11 /r"/"MAR"
    {
        ND_INS_VMOVUPD, ND_CAT_DATAXFER, ND_SET_AVX512F, 1234, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2011 Instruction:"VMOVUPD Vx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0x10 /r"/"RM"
    {
        ND_INS_VMOVUPD, ND_CAT_DATAXFER, ND_SET_AVX, 1234, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2012 Instruction:"VMOVUPD Wx,Vx" Encoding:"vex m:1 p:1 l:x w:i 0x11 /r"/"MR"
    {
        ND_INS_VMOVUPD, ND_CAT_DATAXFER, ND_SET_AVX, 1234, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2013 Instruction:"VMOVUPS Vn{K}{z},aKq,Wn" Encoding:"evex m:1 p:0 l:x w:0 0x10 /r"/"RAM"
    {
        ND_INS_VMOVUPS, ND_CAT_DATAXFER, ND_SET_AVX512F, 1235, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2014 Instruction:"VMOVUPS Wn{K}{z},aKq,Vn" Encoding:"evex m:1 p:0 l:x w:0 0x11 /r"/"MAR"
    {
        ND_INS_VMOVUPS, ND_CAT_DATAXFER, ND_SET_AVX512F, 1235, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2015 Instruction:"VMOVUPS Vx,Wx" Encoding:"vex m:1 p:0 l:x w:i 0x10 /r"/"RM"
    {
        ND_INS_VMOVUPS, ND_CAT_DATAXFER, ND_SET_AVX, 1235, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2016 Instruction:"VMOVUPS Wx,Vx" Encoding:"vex m:1 p:0 l:x w:i 0x11 /r"/"MR"
    {
        ND_INS_VMOVUPS, ND_CAT_DATAXFER, ND_SET_AVX, 1235, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2017 Instruction:"VMOVW Vdq,Mw" Encoding:"evex m:5 p:1 l:0 w:i 0x6E /r:mem"/"RM"
    {
        ND_INS_VMOVW, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1236, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), ND_TUPLE_T1S16, ND_EXT_E9NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_M, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2018 Instruction:"VMOVW Vdq,Rd" Encoding:"evex m:5 p:1 l:0 w:i 0x6E /r:reg"/"RM"
    {
        ND_INS_VMOVW, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1236, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), ND_TUPLE_T1S16, ND_EXT_E9NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_R, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2019 Instruction:"VMOVW Mw,Vdq" Encoding:"evex m:5 p:1 l:0 w:i 0x7E /r:mem"/"MR"
    {
        ND_INS_VMOVW, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1236, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), ND_TUPLE_T1S16, ND_EXT_E9NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_w, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2020 Instruction:"VMOVW Rd,Vdq" Encoding:"evex m:5 p:1 l:0 w:i 0x7E /r:reg"/"MR"
    {
        ND_INS_VMOVW, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1236, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), ND_TUPLE_T1S16, ND_EXT_E9NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_d, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2021 Instruction:"VMPSADBW Vx,Hx,Wx,Ib" Encoding:"vex m:3 p:1 l:x w:i 0x42 /r ib"/"RVMI"
    {
        ND_INS_VMPSADBW, ND_CAT_AVX, ND_SET_AVX, 1237, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2022 Instruction:"VMPTRLD Mq" Encoding:"NP 0x0F 0xC7 /6:mem"/"M"
    {
        ND_INS_VMPTRLD, ND_CAT_VTX, ND_SET_VTX, 1238, 
        0, 
        ND_MOD_R0|ND_MOD_PROT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXR_SEAM|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF|ND_MOD_SMM_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_VTX, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF,
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2023 Instruction:"VMPTRST Mq" Encoding:"NP 0x0F 0xC7 /7:mem"/"M"
    {
        ND_INS_VMPTRST, ND_CAT_VTX, ND_SET_VTX, 1239, 
        0, 
        ND_MOD_R0|ND_MOD_PROT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXR_SEAM|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF|ND_MOD_SMM_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_VTX, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF,
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2024 Instruction:"VMREAD Ey,Gy" Encoding:"NP 0x0F 0x78 /r"/"MR"
    {
        ND_INS_VMREAD, ND_CAT_VTX, ND_SET_VTX, 1240, 
        0, 
        ND_MOD_R0|ND_MOD_PROT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXR_SEAM|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF|ND_MOD_SMM_OFF, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_MODRM, ND_CFF_VTX, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF,
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2025 Instruction:"VMRESUME" Encoding:"NP 0x0F 0x01 /0xC3"/""
    {
        ND_INS_VMRESUME, ND_CAT_VTX, ND_SET_VTX, 1241, 
        0, 
        ND_MOD_R0|ND_MOD_PROT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXR_SEAM|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF|ND_MOD_SMM_OFF, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_VTX, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF,
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2026 Instruction:"VMRUN" Encoding:"0x0F 0x01 /0xD8"/""
    {
        ND_INS_VMRUN, ND_CAT_SYSTEM, ND_SET_SVM, 1242, 
        0, 
        ND_MOD_R0|ND_MOD_PROT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXR_SEAM|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF|ND_MOD_SMM_OFF, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SVM, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2027 Instruction:"VMSAVE" Encoding:"0x0F 0x01 /0xDB"/""
    {
        ND_INS_VMSAVE, ND_CAT_SYSTEM, ND_SET_SVM, 1243, 
        0, 
        ND_MOD_R0|ND_MOD_PROT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXR_SEAM|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF|ND_MOD_SMM_OFF, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SVM, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:2028 Instruction:"VMULPD Vn{K}{z},aKq,Hn,Wn|B64{er}" Encoding:"evex m:1 p:1 l:x w:1 0x59 /r"/"RAVM"
    {
        ND_INS_VMULPD, ND_CAT_AVX512, ND_SET_AVX512F, 1244, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2029 Instruction:"VMULPD Vpd,Hpd,Wpd" Encoding:"vex m:1 p:1 l:x w:i 0x59 /r"/"RVM"
    {
        ND_INS_VMULPD, ND_CAT_AVX, ND_SET_AVX, 1244, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2030 Instruction:"VMULPH Vn{K}{z},aKq,Hn,Wn|B16{er}" Encoding:"evex m:5 p:0 l:x w:0 0x59 /r"/"RAVM"
    {
        ND_INS_VMULPH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1245, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:2031 Instruction:"VMULPS Vn{K}{z},aKq,Hn,Wn|B32{er}" Encoding:"evex m:1 p:0 l:x w:0 0x59 /r"/"RAVM"
    {
        ND_INS_VMULPS, ND_CAT_AVX512, ND_SET_AVX512F, 1246, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2032 Instruction:"VMULPS Vps,Hps,Wps" Encoding:"vex m:1 p:0 l:x w:i 0x59 /r"/"RVM"
    {
        ND_INS_VMULPS, ND_CAT_AVX, ND_SET_AVX, 1246, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2033 Instruction:"VMULSD Vdq{K}{z},aKq,Hdq,Wsd{er}" Encoding:"evex m:1 p:3 l:i w:1 0x59 /r"/"RAVM"
    {
        ND_INS_VMULSD, ND_CAT_AVX512, ND_SET_AVX512F, 1247, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:2034 Instruction:"VMULSD Vsd,Hsd,Wsd" Encoding:"vex m:1 p:3 l:i w:i 0x59 /r"/"RVM"
    {
        ND_INS_VMULSD, ND_CAT_AVX, ND_SET_AVX, 1247, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_sd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2035 Instruction:"VMULSH Vdq{K}{z},aKq,Hdq,Wsh{er}" Encoding:"evex m:5 p:2 l:i w:0 0x59 /r"/"RAVM"
    {
        ND_INS_VMULSH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1248, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S16, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:2036 Instruction:"VMULSS Vdq{K}{z},aKq,Hdq,Wss{er}" Encoding:"evex m:1 p:2 l:i w:0 0x59 /r"/"RAVM"
    {
        ND_INS_VMULSS, ND_CAT_AVX512, ND_SET_AVX512F, 1249, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:2037 Instruction:"VMULSS Vss,Hss,Wss" Encoding:"vex m:1 p:2 l:i w:i 0x59 /r"/"RVM"
    {
        ND_INS_VMULSS, ND_CAT_AVX, ND_SET_AVX, 1249, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ss, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2038 Instruction:"VMWRITE Gy,Ey" Encoding:"NP 0x0F 0x79 /r"/"RM"
    {
        ND_INS_VMWRITE, ND_CAT_VTX, ND_SET_VTX, 1250, 
        0, 
        ND_MOD_R0|ND_MOD_PROT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXR_SEAM|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF|ND_MOD_SMM_OFF, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_F64|ND_FLAG_MODRM, ND_CFF_VTX, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF,
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2039 Instruction:"VMXOFF" Encoding:"NP 0x0F 0x01 /0xC4"/""
    {
        ND_INS_VMXOFF, ND_CAT_VTX, ND_SET_VTX, 1251, 
        0, 
        ND_MOD_R0|ND_MOD_PROT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXR_SEAM|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF|ND_MOD_SMM_OFF, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_VTX, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF,
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2040 Instruction:"VMXON Mq" Encoding:"0xF3 0x0F 0xC7 /6:mem"/"M"
    {
        ND_INS_VMXON, ND_CAT_VTX, ND_SET_VTX, 1252, 
        0, 
        ND_MOD_R0|ND_MOD_PROT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXR_SEAM|ND_MOD_SGX_OFF|ND_MOD_TSX_OFF|ND_MOD_SMM_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_VTX, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF,
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2041 Instruction:"VORPD Vn{K}{z},aKq,Hn,Wn|B64" Encoding:"evex m:1 p:1 l:x w:1 0x56 /r"/"RAVM"
    {
        ND_INS_VORPD, ND_CAT_LOGICAL_FP, ND_SET_AVX512DQ, 1253, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2042 Instruction:"VORPD Vpd,Hpd,Wpd" Encoding:"vex m:1 p:1 l:x w:i 0x56 /r"/"RVM"
    {
        ND_INS_VORPD, ND_CAT_LOGICAL_FP, ND_SET_AVX, 1253, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2043 Instruction:"VORPS Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:1 p:0 l:x w:0 0x56 /r"/"RAVM"
    {
        ND_INS_VORPS, ND_CAT_LOGICAL_FP, ND_SET_AVX512DQ, 1254, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2044 Instruction:"VORPS Vps,Hps,Wps" Encoding:"vex m:1 p:0 l:x w:i 0x56 /r"/"RVM"
    {
        ND_INS_VORPS, ND_CAT_LOGICAL_FP, ND_SET_AVX, 1254, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2045 Instruction:"VP2INTERSECTD rKq+1,Hn,Wn|B32" Encoding:"evex m:2 p:3 l:x w:0 0x68 /r"/"RVM"
    {
        ND_INS_VP2INTERSECTD, ND_CAT_AVX512VP2INTERSECT, ND_SET_AVX512VP2INTERSECT, 1255, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512VP2INTERSECT, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, 0, 2), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2046 Instruction:"VP2INTERSECTQ rKq+1,Hn,Wn|B64" Encoding:"evex m:2 p:3 l:x w:1 0x68 /r"/"RVM"
    {
        ND_INS_VP2INTERSECTQ, ND_CAT_AVX512VP2INTERSECT, ND_SET_AVX512VP2INTERSECT, 1256, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512VP2INTERSECT, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, 0, 2), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2047 Instruction:"VP4DPWSSD Voq{K}{z},aKq,Hoq+3,Mdq" Encoding:"evex m:2 p:3 l:2 w:0 0x52 /r:mem"/"RAVM"
    {
        ND_INS_VP4DPWSSD, ND_CAT_VNNIW, ND_SET_AVX5124VNNIW, 1257, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_T1_4X, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX5124VNNIW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_oq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_oq, 0, ND_OPA_R, 0, 4), 
            OP(ND_OPT_M, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2048 Instruction:"VP4DPWSSDS Voq{K}{z},aKq,Hoq+3,Mdq" Encoding:"evex m:2 p:3 l:2 w:0 0x53 /r:mem"/"RAVM"
    {
        ND_INS_VP4DPWSSDS, ND_CAT_VNNIW, ND_SET_AVX5124VNNIW, 1258, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_T1_4X, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX5124VNNIW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_oq, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_oq, 0, ND_OPA_R, 0, 4), 
            OP(ND_OPT_M, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2049 Instruction:"VPABSB Vn{K}{z},aKq,Wn" Encoding:"evex m:2 p:1 l:x w:x 0x1C /r"/"RAM"
    {
        ND_INS_VPABSB, ND_CAT_AVX512, ND_SET_AVX512BW, 1259, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2050 Instruction:"VPABSB Vx,Wx" Encoding:"vex m:2 p:1 l:x w:i 0x1C /r"/"RM"
    {
        ND_INS_VPABSB, ND_CAT_AVX, ND_SET_AVX, 1259, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2051 Instruction:"VPABSD Vn{K}{z},aKq,Wn|B32" Encoding:"evex m:2 p:1 l:x w:0 0x1E /r"/"RAM"
    {
        ND_INS_VPABSD, ND_CAT_AVX512, ND_SET_AVX512F, 1260, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2052 Instruction:"VPABSD Vx,Wx" Encoding:"vex m:2 p:1 l:x w:i 0x1E /r"/"RM"
    {
        ND_INS_VPABSD, ND_CAT_AVX, ND_SET_AVX, 1260, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2053 Instruction:"VPABSQ Vn{K}{z},aKq,Wn|B64" Encoding:"evex m:2 p:1 l:x w:1 0x1F /r"/"RAM"
    {
        ND_INS_VPABSQ, ND_CAT_AVX512, ND_SET_AVX512F, 1261, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2054 Instruction:"VPABSW Vn{K}{z},aKq,Wn" Encoding:"evex m:2 p:1 l:x w:x 0x1D /r"/"RAM"
    {
        ND_INS_VPABSW, ND_CAT_AVX512, ND_SET_AVX512BW, 1262, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2055 Instruction:"VPABSW Vx,Wx" Encoding:"vex m:2 p:1 l:x w:i 0x1D /r"/"RM"
    {
        ND_INS_VPABSW, ND_CAT_AVX, ND_SET_AVX, 1262, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2056 Instruction:"VPACKSSDW Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:1 p:1 l:x w:0 0x6B /r"/"RAVM"
    {
        ND_INS_VPACKSSDW, ND_CAT_AVX512, ND_SET_AVX512BW, 1263, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2057 Instruction:"VPACKSSDW Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0x6B /r"/"RVM"
    {
        ND_INS_VPACKSSDW, ND_CAT_AVX, ND_SET_AVX, 1263, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2058 Instruction:"VPACKSSWB Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:1 p:1 l:x w:i 0x63 /r"/"RAVM"
    {
        ND_INS_VPACKSSWB, ND_CAT_AVX512, ND_SET_AVX512BW, 1264, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4NFnb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2059 Instruction:"VPACKSSWB Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0x63 /r"/"RVM"
    {
        ND_INS_VPACKSSWB, ND_CAT_AVX, ND_SET_AVX, 1264, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2060 Instruction:"VPACKUSDW Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:2 p:1 l:x w:0 0x2B /r"/"RAVM"
    {
        ND_INS_VPACKUSDW, ND_CAT_AVX512, ND_SET_AVX512BW, 1265, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2061 Instruction:"VPACKUSDW Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:i 0x2B /r"/"RVM"
    {
        ND_INS_VPACKUSDW, ND_CAT_AVX, ND_SET_AVX, 1265, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2062 Instruction:"VPACKUSWB Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:1 p:1 l:x w:i 0x67 /r"/"RAVM"
    {
        ND_INS_VPACKUSWB, ND_CAT_AVX512, ND_SET_AVX512BW, 1266, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4NFnb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2063 Instruction:"VPACKUSWB Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0x67 /r"/"RVM"
    {
        ND_INS_VPACKUSWB, ND_CAT_AVX, ND_SET_AVX, 1266, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2064 Instruction:"VPADDB Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:1 p:1 l:x w:i 0xFC /r"/"RAVM"
    {
        ND_INS_VPADDB, ND_CAT_AVX512, ND_SET_AVX512BW, 1267, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2065 Instruction:"VPADDB Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0xFC /r"/"RVM"
    {
        ND_INS_VPADDB, ND_CAT_AVX, ND_SET_AVX, 1267, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2066 Instruction:"VPADDD Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:1 p:1 l:x w:0 0xFE /r"/"RAVM"
    {
        ND_INS_VPADDD, ND_CAT_AVX512, ND_SET_AVX512F, 1268, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2067 Instruction:"VPADDD Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0xFE /r"/"RVM"
    {
        ND_INS_VPADDD, ND_CAT_AVX, ND_SET_AVX, 1268, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2068 Instruction:"VPADDQ Vn{K}{z},aKq,Hn,Wn|B64" Encoding:"evex m:1 p:1 l:x w:1 0xD4 /r"/"RAVM"
    {
        ND_INS_VPADDQ, ND_CAT_AVX512, ND_SET_AVX512F, 1269, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2069 Instruction:"VPADDQ Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0xD4 /r"/"RVM"
    {
        ND_INS_VPADDQ, ND_CAT_AVX, ND_SET_AVX, 1269, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2070 Instruction:"VPADDSB Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:1 p:1 l:x w:i 0xEC /r"/"RAVM"
    {
        ND_INS_VPADDSB, ND_CAT_AVX512, ND_SET_AVX512BW, 1270, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2071 Instruction:"VPADDSB Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0xEC /r"/"RVM"
    {
        ND_INS_VPADDSB, ND_CAT_AVX, ND_SET_AVX, 1270, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2072 Instruction:"VPADDSW Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:1 p:1 l:x w:i 0xED /r"/"RAVM"
    {
        ND_INS_VPADDSW, ND_CAT_AVX512, ND_SET_AVX512BW, 1271, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2073 Instruction:"VPADDSW Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0xED /r"/"RVM"
    {
        ND_INS_VPADDSW, ND_CAT_AVX, ND_SET_AVX, 1271, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2074 Instruction:"VPADDUSB Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:1 p:1 l:x w:i 0xDC /r"/"RAVM"
    {
        ND_INS_VPADDUSB, ND_CAT_AVX512, ND_SET_AVX512BW, 1272, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2075 Instruction:"VPADDUSB Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0xDC /r"/"RVM"
    {
        ND_INS_VPADDUSB, ND_CAT_AVX, ND_SET_AVX, 1272, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2076 Instruction:"VPADDUSW Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:1 p:1 l:x w:i 0xDD /r"/"RAVM"
    {
        ND_INS_VPADDUSW, ND_CAT_AVX512, ND_SET_AVX512BW, 1273, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2077 Instruction:"VPADDUSW Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0xDD /r"/"RVM"
    {
        ND_INS_VPADDUSW, ND_CAT_AVX, ND_SET_AVX, 1273, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2078 Instruction:"VPADDW Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:1 p:1 l:x w:i 0xFD /r"/"RAVM"
    {
        ND_INS_VPADDW, ND_CAT_AVX512, ND_SET_AVX512BW, 1274, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2079 Instruction:"VPADDW Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0xFD /r"/"RVM"
    {
        ND_INS_VPADDW, ND_CAT_AVX, ND_SET_AVX, 1274, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2080 Instruction:"VPALIGNR Vn{K}{z},aKq,Hn,Wn,Ib" Encoding:"evex m:3 p:1 l:x w:i 0x0F /r ib"/"RAVMI"
    {
        ND_INS_VPALIGNR, ND_CAT_AVX512, ND_SET_AVX512BW, 1275, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(5, 0), ND_TUPLE_FVM, ND_EXT_E4NFnb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2081 Instruction:"VPALIGNR Vx,Hx,Wx,Ib" Encoding:"vex m:3 p:1 l:x w:i 0x0F /r ib"/"RVMI"
    {
        ND_INS_VPALIGNR, ND_CAT_AVX, ND_SET_AVX, 1275, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2082 Instruction:"VPAND Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0xDB /r"/"RVM"
    {
        ND_INS_VPAND, ND_CAT_LOGICAL, ND_SET_AVX, 1276, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2083 Instruction:"VPANDD Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:1 p:1 l:x w:0 0xDB /r"/"RAVM"
    {
        ND_INS_VPANDD, ND_CAT_LOGICAL, ND_SET_AVX512F, 1277, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2084 Instruction:"VPANDN Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0xDF /r"/"RVM"
    {
        ND_INS_VPANDN, ND_CAT_LOGICAL, ND_SET_AVX, 1278, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2085 Instruction:"VPANDND Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:1 p:1 l:x w:0 0xDF /r"/"RAVM"
    {
        ND_INS_VPANDND, ND_CAT_LOGICAL, ND_SET_AVX512F, 1279, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2086 Instruction:"VPANDNQ Vn{K}{z},aKq,Hn,Wn|B64" Encoding:"evex m:1 p:1 l:x w:1 0xDF /r"/"RAVM"
    {
        ND_INS_VPANDNQ, ND_CAT_LOGICAL, ND_SET_AVX512F, 1280, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2087 Instruction:"VPANDQ Vn{K}{z},aKq,Hn,Wn|B64" Encoding:"evex m:1 p:1 l:x w:1 0xDB /r"/"RAVM"
    {
        ND_INS_VPANDQ, ND_CAT_LOGICAL, ND_SET_AVX512F, 1281, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2088 Instruction:"VPAVGB Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:1 p:1 l:x w:i 0xE0 /r"/"RAVM"
    {
        ND_INS_VPAVGB, ND_CAT_AVX512, ND_SET_AVX512BW, 1282, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2089 Instruction:"VPAVGB Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0xE0 /r"/"RVM"
    {
        ND_INS_VPAVGB, ND_CAT_AVX, ND_SET_AVX, 1282, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2090 Instruction:"VPAVGW Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:1 p:1 l:x w:i 0xE3 /r"/"RAVM"
    {
        ND_INS_VPAVGW, ND_CAT_AVX512, ND_SET_AVX512BW, 1283, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2091 Instruction:"VPAVGW Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0xE3 /r"/"RVM"
    {
        ND_INS_VPAVGW, ND_CAT_AVX, ND_SET_AVX, 1283, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2092 Instruction:"VPBLENDD Vx,Hx,Wx,Ib" Encoding:"vex m:3 p:1 l:x w:0 0x02 /r ib"/"RVMI"
    {
        ND_INS_VPBLENDD, ND_CAT_AVX2, ND_SET_AVX2, 1284, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2093 Instruction:"VPBLENDMB Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:2 p:1 l:x w:0 0x66 /r"/"RAVM"
    {
        ND_INS_VPBLENDMB, ND_CAT_BLEND, ND_SET_AVX512BW, 1285, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2094 Instruction:"VPBLENDMD Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:2 p:1 l:x w:0 0x64 /r"/"RAVM"
    {
        ND_INS_VPBLENDMD, ND_CAT_BLEND, ND_SET_AVX512F, 1286, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2095 Instruction:"VPBLENDMQ Vn{K}{z},aKq,Hn,Wn|B64" Encoding:"evex m:2 p:1 l:x w:1 0x64 /r"/"RAVM"
    {
        ND_INS_VPBLENDMQ, ND_CAT_BLEND, ND_SET_AVX512F, 1287, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2096 Instruction:"VPBLENDMW Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:2 p:1 l:x w:1 0x66 /r"/"RAVM"
    {
        ND_INS_VPBLENDMW, ND_CAT_BLEND, ND_SET_AVX512BW, 1288, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2097 Instruction:"VPBLENDVB Vx,Hx,Wx,Lx" Encoding:"vex m:3 p:1 l:x w:0 0x4C /r is4"/"RVML"
    {
        ND_INS_VPBLENDVB, ND_CAT_AVX, ND_SET_AVX, 1289, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2098 Instruction:"VPBLENDW Vx,Hx,Wx,Ib" Encoding:"vex m:3 p:1 l:x w:i 0x0E /r ib"/"RVMI"
    {
        ND_INS_VPBLENDW, ND_CAT_AVX, ND_SET_AVX, 1290, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2099 Instruction:"VPBROADCASTB Vn{K}{z},aKq,Wb" Encoding:"evex m:2 p:1 l:x w:0 0x78 /r"/"RAM"
    {
        ND_INS_VPBROADCASTB, ND_CAT_BROADCAST, ND_SET_AVX512BW, 1291, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_T1S8, ND_EXT_E6, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2100 Instruction:"VPBROADCASTB Vn{K}{z},aKq,Rb" Encoding:"evex m:2 p:1 l:x w:0 0x7A /r:reg"/"RAM"
    {
        ND_INS_VPBROADCASTB, ND_CAT_BROADCAST, ND_SET_AVX512BW, 1291, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_T1S8, ND_EXT_E7NM, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_R, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2101 Instruction:"VPBROADCASTB Vx,Wb" Encoding:"vex m:2 p:1 l:x w:0 0x78 /r"/"RM"
    {
        ND_INS_VPBROADCASTB, ND_CAT_BROADCAST, ND_SET_AVX2, 1291, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_6, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2102 Instruction:"VPBROADCASTD Vn{K}{z},aKq,Wd" Encoding:"evex m:2 p:1 l:x w:0 0x58 /r"/"RAM"
    {
        ND_INS_VPBROADCASTD, ND_CAT_BROADCAST, ND_SET_AVX512F, 1292, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E6, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2103 Instruction:"VPBROADCASTD Vn{K}{z},aKq,Rd" Encoding:"evex m:2 p:1 l:x w:0 0x7C /r:reg"/"RAM"
    {
        ND_INS_VPBROADCASTD, ND_CAT_BROADCAST, ND_SET_AVX512F, 1292, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E7NM, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_R, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2104 Instruction:"VPBROADCASTD Vx,Wd" Encoding:"vex m:2 p:1 l:x w:0 0x58 /r"/"RM"
    {
        ND_INS_VPBROADCASTD, ND_CAT_BROADCAST, ND_SET_AVX2, 1292, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_6, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2105 Instruction:"VPBROADCASTMB2Q Vn,mKq" Encoding:"evex m:2 p:2 l:x w:1 0x2A /r:reg"/"RM"
    {
        ND_INS_VPBROADCASTMB2Q, ND_CAT_BROADCAST, ND_SET_AVX512CD, 1293, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_E6NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512CD, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2106 Instruction:"VPBROADCASTMW2D Vn,mKq" Encoding:"evex m:2 p:2 l:x w:0 0x3A /r:reg"/"RM"
    {
        ND_INS_VPBROADCASTMW2D, ND_CAT_BROADCAST, ND_SET_AVX512CD, 1294, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_E6NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512CD, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2107 Instruction:"VPBROADCASTQ Vn{K}{z},aKq,Wq" Encoding:"evex m:2 p:1 l:x w:1 0x59 /r"/"RAM"
    {
        ND_INS_VPBROADCASTQ, ND_CAT_BROADCAST, ND_SET_AVX512F, 1295, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E6, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2108 Instruction:"VPBROADCASTQ Vn{K}{z},aKq,Rq" Encoding:"evex m:2 p:1 l:x w:1 0x7C /r:reg"/"RAM"
    {
        ND_INS_VPBROADCASTQ, ND_CAT_BROADCAST, ND_SET_AVX512F, 1295, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E7NM, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_R, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2109 Instruction:"VPBROADCASTQ Vx,Wq" Encoding:"vex m:2 p:1 l:x w:0 0x59 /r"/"RM"
    {
        ND_INS_VPBROADCASTQ, ND_CAT_BROADCAST, ND_SET_AVX2, 1295, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_6, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2110 Instruction:"VPBROADCASTW Vn{K}{z},aKq,Ww" Encoding:"evex m:2 p:1 l:x w:0 0x79 /r"/"RAM"
    {
        ND_INS_VPBROADCASTW, ND_CAT_BROADCAST, ND_SET_AVX512BW, 1296, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_T1S16, ND_EXT_E6, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2111 Instruction:"VPBROADCASTW Vn{K}{z},aKq,Rw" Encoding:"evex m:2 p:1 l:x w:0 0x7B /r:reg"/"RAM"
    {
        ND_INS_VPBROADCASTW, ND_CAT_BROADCAST, ND_SET_AVX512BW, 1296, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_T1S16, ND_EXT_E7NM, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_R, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2112 Instruction:"VPBROADCASTW Vx,Ww" Encoding:"vex m:2 p:1 l:x w:0 0x79 /r"/"RM"
    {
        ND_INS_VPBROADCASTW, ND_CAT_BROADCAST, ND_SET_AVX2, 1296, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_6, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2113 Instruction:"VPCLMULQDQ Vn,Hn,Wn,Ib" Encoding:"evex m:3 p:1 l:x w:i 0x44 /r ib"/"RVMI"
    {
        ND_INS_VPCLMULQDQ, ND_CAT_VPCLMULQDQ, ND_SET_VPCLMULQDQ, 1297, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_VPCLMULQDQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2114 Instruction:"VPCLMULQDQ Vx,Hx,Wx,Ib" Encoding:"vex m:3 p:1 l:x w:i 0x44 /r ib"/"RVMI"
    {
        ND_INS_VPCLMULQDQ, ND_CAT_VPCLMULQDQ, ND_SET_VPCLMULQDQ, 1297, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_VPCLMULQDQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2115 Instruction:"VPCMOV Vx,Hx,Wx,Lx" Encoding:"xop m:8 w:0 0xA2 /r is4"/"RVML"
    {
        ND_INS_VPCMOV, ND_CAT_XOP, ND_SET_XOP, 1298, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2116 Instruction:"VPCMOV Vx,Hx,Lx,Wx" Encoding:"xop m:8 w:1 0xA2 /r is4"/"RVLM"
    {
        ND_INS_VPCMOV, ND_CAT_XOP, ND_SET_XOP, 1298, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2117 Instruction:"VPCMPB rKq{K},aKq,Hn,Wn,Ib" Encoding:"evex m:3 p:1 l:x w:0 0x3F /r ib"/"RAVMI"
    {
        ND_INS_VPCMPB, ND_CAT_AVX512, ND_SET_AVX512BW, 1299, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(5, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2118 Instruction:"VPCMPD rKq{K},aKq,Hn,Wn|B32,Ib" Encoding:"evex m:3 p:1 l:x w:0 0x1F /r ib"/"RAVMI"
    {
        ND_INS_VPCMPD, ND_CAT_AVX512, ND_SET_AVX512F, 1300, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_BROADCAST, ND_OPS_CNT(5, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2119 Instruction:"VPCMPEQB rKq{K},aKq,Hn,Wn" Encoding:"evex m:1 p:1 l:x w:i 0x74 /r"/"RAVM"
    {
        ND_INS_VPCMPEQB, ND_CAT_AVX512, ND_SET_AVX512BW, 1301, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2120 Instruction:"VPCMPEQB Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0x74 /r"/"RVM"
    {
        ND_INS_VPCMPEQB, ND_CAT_AVX, ND_SET_AVX, 1301, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2121 Instruction:"VPCMPEQD rKq{K},aKq,Hn,Wn|B32" Encoding:"evex m:1 p:1 l:x w:i 0x76 /r"/"RAVM"
    {
        ND_INS_VPCMPEQD, ND_CAT_AVX512, ND_SET_AVX512F, 1302, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2122 Instruction:"VPCMPEQD Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0x76 /r"/"RVM"
    {
        ND_INS_VPCMPEQD, ND_CAT_AVX, ND_SET_AVX, 1302, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2123 Instruction:"VPCMPEQQ rKq{K},aKq,Hn,Wn|B64" Encoding:"evex m:2 p:1 l:x w:1 0x29 /r"/"RAVM"
    {
        ND_INS_VPCMPEQQ, ND_CAT_AVX512, ND_SET_AVX512F, 1303, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2124 Instruction:"VPCMPEQQ Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:i 0x29 /r"/"RVM"
    {
        ND_INS_VPCMPEQQ, ND_CAT_AVX, ND_SET_AVX, 1303, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2125 Instruction:"VPCMPEQW rKq{K},aKq,Hn,Wn" Encoding:"evex m:1 p:1 l:x w:i 0x75 /r"/"RAVM"
    {
        ND_INS_VPCMPEQW, ND_CAT_AVX512, ND_SET_AVX512BW, 1304, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2126 Instruction:"VPCMPEQW Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0x75 /r"/"RVM"
    {
        ND_INS_VPCMPEQW, ND_CAT_AVX, ND_SET_AVX, 1304, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2127 Instruction:"VPCMPESTRI Vdq,Wdq,Ib" Encoding:"vex m:3 p:1 l:0 w:i 0x61 /r ib"/"RMI"
    {
        ND_INS_VPCMPESTRI, ND_CAT_STTNI, ND_SET_AVX, 1305, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 4), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_y, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_y, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_y, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2128 Instruction:"VPCMPESTRM Vdq,Wdq,Ib" Encoding:"vex m:3 p:1 l:0 w:i 0x60 /r ib"/"RMI"
    {
        ND_INS_VPCMPESTRM, ND_CAT_STTNI, ND_SET_AVX, 1306, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 4), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_y, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_y, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SSE_XMM0, ND_OPS_dq, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2129 Instruction:"VPCMPGTB rKq{K},aKq,Hn,Wn" Encoding:"evex m:1 p:1 l:x w:i 0x64 /r"/"RAVM"
    {
        ND_INS_VPCMPGTB, ND_CAT_AVX512, ND_SET_AVX512BW, 1307, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2130 Instruction:"VPCMPGTB Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0x64 /r"/"RVM"
    {
        ND_INS_VPCMPGTB, ND_CAT_AVX, ND_SET_AVX, 1307, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2131 Instruction:"VPCMPGTD rKq{K},aKq,Hn,Wn|B32" Encoding:"evex m:1 p:1 l:x w:0 0x66 /r"/"RAVM"
    {
        ND_INS_VPCMPGTD, ND_CAT_AVX512, ND_SET_AVX512F, 1308, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2132 Instruction:"VPCMPGTD Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0x66 /r"/"RVM"
    {
        ND_INS_VPCMPGTD, ND_CAT_AVX, ND_SET_AVX, 1308, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2133 Instruction:"VPCMPGTQ rKq{K},aKq,Hn,Wn|B64" Encoding:"evex m:2 p:1 l:x w:1 0x37 /r"/"RAVM"
    {
        ND_INS_VPCMPGTQ, ND_CAT_AVX512, ND_SET_AVX512F, 1309, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2134 Instruction:"VPCMPGTQ Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:i 0x37 /r"/"RVM"
    {
        ND_INS_VPCMPGTQ, ND_CAT_AVX, ND_SET_AVX, 1309, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2135 Instruction:"VPCMPGTW rKq{K},aKq,Hn,Wn" Encoding:"evex m:1 p:1 l:x w:i 0x65 /r"/"RAVM"
    {
        ND_INS_VPCMPGTW, ND_CAT_AVX512, ND_SET_AVX512BW, 1310, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2136 Instruction:"VPCMPGTW Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0x65 /r"/"RVM"
    {
        ND_INS_VPCMPGTW, ND_CAT_AVX, ND_SET_AVX, 1310, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2137 Instruction:"VPCMPISTRI Vdq,Wdq,Ib" Encoding:"vex m:3 p:1 l:0 w:i 0x63 /r ib"/"RMI"
    {
        ND_INS_VPCMPISTRI, ND_CAT_STTNI, ND_SET_AVX, 1311, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 2), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_y, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2138 Instruction:"VPCMPISTRM Vdq,Wdq,Ib" Encoding:"vex m:3 p:1 l:0 w:i 0x62 /r ib"/"RMI"
    {
        ND_INS_VPCMPISTRM, ND_CAT_STTNI, ND_SET_AVX, 1312, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 2), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_SSE_XMM0, ND_OPS_dq, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2139 Instruction:"VPCMPQ rKq{K},aKq,Hn,Wn|B64,Ib" Encoding:"evex m:3 p:1 l:x w:1 0x1F /r ib"/"RAVMI"
    {
        ND_INS_VPCMPQ, ND_CAT_AVX512, ND_SET_AVX512F, 1313, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_BROADCAST, ND_OPS_CNT(5, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2140 Instruction:"VPCMPUB rKq{K},aKq,Hn,Wn,Ib" Encoding:"evex m:3 p:1 l:x w:0 0x3E /r ib"/"RAVMI"
    {
        ND_INS_VPCMPUB, ND_CAT_AVX512, ND_SET_AVX512BW, 1314, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(5, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2141 Instruction:"VPCMPUD rKq{K},aKq,Hn,Wn|B32,Ib" Encoding:"evex m:3 p:1 l:x w:0 0x1E /r ib"/"RAVMI"
    {
        ND_INS_VPCMPUD, ND_CAT_AVX512, ND_SET_AVX512F, 1315, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_BROADCAST, ND_OPS_CNT(5, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2142 Instruction:"VPCMPUQ rKq{K},aKq,Hn,Wn|B64,Ib" Encoding:"evex m:3 p:1 l:x w:1 0x1E /r ib"/"RAVMI"
    {
        ND_INS_VPCMPUQ, ND_CAT_AVX512, ND_SET_AVX512F, 1316, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_BROADCAST, ND_OPS_CNT(5, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2143 Instruction:"VPCMPUW rKq{K},aKq,Hn,Wn,Ib" Encoding:"evex m:3 p:1 l:x w:1 0x3E /r ib"/"RAVMI"
    {
        ND_INS_VPCMPUW, ND_CAT_AVX512, ND_SET_AVX512BW, 1317, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(5, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2144 Instruction:"VPCMPW rKq{K},aKq,Hn,Wn,Ib" Encoding:"evex m:3 p:1 l:x w:1 0x3F /r ib"/"RAVMI"
    {
        ND_INS_VPCMPW, ND_CAT_AVX512, ND_SET_AVX512BW, 1318, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(5, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2145 Instruction:"VPCOMB Vdq,Hdq,Wdq,Ib" Encoding:"xop m:8 0xCC /r ib"/"RVMI"
    {
        ND_INS_VPCOMB, ND_CAT_XOP, ND_SET_XOP, 1319, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2146 Instruction:"VPCOMD Vdq,Hdq,Wdq,Ib" Encoding:"xop m:8 0xCE /r ib"/"RVMI"
    {
        ND_INS_VPCOMD, ND_CAT_XOP, ND_SET_XOP, 1320, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2147 Instruction:"VPCOMPRESSB Wn{K}{z},aKq,Vn" Encoding:"evex m:2 p:1 l:x w:0 0x63 /r"/"MAR"
    {
        ND_INS_VPCOMPRESSB, ND_CAT_AVX512VBMI, ND_SET_AVX512VBMI2, 1321, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_T1S8, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_NOMZ|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512VBMI2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2148 Instruction:"VPCOMPRESSD Wn{K}{z},aKq,Vn" Encoding:"evex m:2 p:1 l:x w:0 0x8B /r"/"MAR"
    {
        ND_INS_VPCOMPRESSD, ND_CAT_COMPRESS, ND_SET_AVX512F, 1322, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_NOMZ|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2149 Instruction:"VPCOMPRESSQ Wn{K}{z},aKq,Vn" Encoding:"evex m:2 p:1 l:x w:1 0x8B /r"/"MAR"
    {
        ND_INS_VPCOMPRESSQ, ND_CAT_COMPRESS, ND_SET_AVX512F, 1323, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_NOMZ|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2150 Instruction:"VPCOMPRESSW Wn{K}{z},aKq,Vn" Encoding:"evex m:2 p:1 l:x w:1 0x63 /r"/"MAR"
    {
        ND_INS_VPCOMPRESSW, ND_CAT_AVX512VBMI, ND_SET_AVX512VBMI2, 1324, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_T1S16, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_NOMZ|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512VBMI2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2151 Instruction:"VPCOMQ Vdq,Hdq,Wdq,Ib" Encoding:"xop m:8 0xCF /r ib"/"RVMI"
    {
        ND_INS_VPCOMQ, ND_CAT_XOP, ND_SET_XOP, 1325, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2152 Instruction:"VPCOMUB Vdq,Hdq,Wdq,Ib" Encoding:"xop m:8 0xEC /r ib"/"RVMI"
    {
        ND_INS_VPCOMUB, ND_CAT_XOP, ND_SET_XOP, 1326, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2153 Instruction:"VPCOMUD Vdq,Hdq,Wdq,Ib" Encoding:"xop m:8 0xEE /r ib"/"RVMI"
    {
        ND_INS_VPCOMUD, ND_CAT_XOP, ND_SET_XOP, 1327, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2154 Instruction:"VPCOMUQ Vdq,Hdq,Wdq,Ib" Encoding:"xop m:8 0xEF /r ib"/"RVMI"
    {
        ND_INS_VPCOMUQ, ND_CAT_XOP, ND_SET_XOP, 1328, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2155 Instruction:"VPCOMUW Vdq,Hdq,Wdq,Ib" Encoding:"xop m:8 0xED /r ib"/"RVMI"
    {
        ND_INS_VPCOMUW, ND_CAT_XOP, ND_SET_XOP, 1329, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2156 Instruction:"VPCOMW Vdq,Hdq,Wdq,Ib" Encoding:"xop m:8 0xCD /r ib"/"RVMI"
    {
        ND_INS_VPCOMW, ND_CAT_XOP, ND_SET_XOP, 1330, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2157 Instruction:"VPCONFLICTD Vn{K}{z},aKq,Wn|B32" Encoding:"evex m:2 p:1 l:x w:0 0xC4 /r"/"RAM"
    {
        ND_INS_VPCONFLICTD, ND_CAT_CONFLICT, ND_SET_AVX512CD, 1331, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512CD, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2158 Instruction:"VPCONFLICTQ Vn{K}{z},aKq,Wn|B64" Encoding:"evex m:2 p:1 l:x w:1 0xC4 /r"/"RAM"
    {
        ND_INS_VPCONFLICTQ, ND_CAT_CONFLICT, ND_SET_AVX512CD, 1332, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512CD, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2159 Instruction:"VPDPBSSD Vx,Hx,Wx" Encoding:"vex m:2 p:3 l:x w:0 0x50 /r"/"RVM"
    {
        ND_INS_VPDPBSSD, ND_CAT_AVXVNNIINT8, ND_SET_AVXVNNIINT8, 1333, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVXVNNIINT8, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2160 Instruction:"VPDPBSSDS Vx,Hx,Wx" Encoding:"vex m:2 p:3 l:x w:0 0x51 /r"/"RVM"
    {
        ND_INS_VPDPBSSDS, ND_CAT_AVXVNNIINT8, ND_SET_AVXVNNIINT8, 1334, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVXVNNIINT8, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2161 Instruction:"VPDPBSUD Vx,Hx,Wx" Encoding:"vex m:2 p:2 l:x w:0 0x50 /r"/"RVM"
    {
        ND_INS_VPDPBSUD, ND_CAT_AVXVNNIINT8, ND_SET_AVXVNNIINT8, 1335, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVXVNNIINT8, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2162 Instruction:"VPDPBSUDS Vx,Hx,Wx" Encoding:"vex m:2 p:2 l:x w:0 0x51 /r"/"RVM"
    {
        ND_INS_VPDPBSUDS, ND_CAT_AVXVNNIINT8, ND_SET_AVXVNNIINT8, 1336, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVXVNNIINT8, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2163 Instruction:"VPDPBUSD Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:2 p:1 l:x w:0 0x50 /r"/"RAVM"
    {
        ND_INS_VPDPBUSD, ND_CAT_VNNI, ND_SET_AVX512VNNI, 1337, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512VNNI, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2164 Instruction:"VPDPBUSD Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:0 0x50 /r"/"RVM"
    {
        ND_INS_VPDPBUSD, ND_CAT_AVXVNNI, ND_SET_AVXVNNI, 1337, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVXVNNI, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2165 Instruction:"VPDPBUSDS Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:2 p:1 l:x w:0 0x51 /r"/"RAVM"
    {
        ND_INS_VPDPBUSDS, ND_CAT_VNNI, ND_SET_AVX512VNNI, 1338, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512VNNI, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2166 Instruction:"VPDPBUSDS Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:0 0x51 /r"/"RVM"
    {
        ND_INS_VPDPBUSDS, ND_CAT_AVXVNNI, ND_SET_AVXVNNI, 1338, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVXVNNI, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2167 Instruction:"VPDPBUUD Vx,Hx,Wx" Encoding:"vex m:2 p:0 l:x w:0 0x50 /r"/"RVM"
    {
        ND_INS_VPDPBUUD, ND_CAT_AVXVNNIINT8, ND_SET_AVXVNNIINT8, 1339, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVXVNNIINT8, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2168 Instruction:"VPDPBUUDS Vx,Hx,Wx" Encoding:"vex m:2 p:0 l:x w:0 0x51 /r"/"RVM"
    {
        ND_INS_VPDPBUUDS, ND_CAT_AVXVNNIINT8, ND_SET_AVXVNNIINT8, 1340, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVXVNNIINT8, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2169 Instruction:"VPDPWSSD Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:2 p:1 l:x w:0 0x52 /r"/"RAVM"
    {
        ND_INS_VPDPWSSD, ND_CAT_VNNI, ND_SET_AVX512VNNI, 1341, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512VNNI, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2170 Instruction:"VPDPWSSD Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:0 0x52 /r"/"RVM"
    {
        ND_INS_VPDPWSSD, ND_CAT_AVXVNNI, ND_SET_AVXVNNI, 1341, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVXVNNI, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2171 Instruction:"VPDPWSSDS Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:2 p:1 l:x w:0 0x53 /r"/"RAVM"
    {
        ND_INS_VPDPWSSDS, ND_CAT_VNNI, ND_SET_AVX512VNNI, 1342, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512VNNI, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2172 Instruction:"VPDPWSSDS Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:0 0x53 /r"/"RVM"
    {
        ND_INS_VPDPWSSDS, ND_CAT_AVXVNNI, ND_SET_AVXVNNI, 1342, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVXVNNI, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2173 Instruction:"VPERM2F128 Vqq,Hqq,Wqq,Ib" Encoding:"vex m:3 p:1 l:1 w:0 0x06 /r ib"/"RVMI"
    {
        ND_INS_VPERM2F128, ND_CAT_AVX, ND_SET_AVX, 1343, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_qq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_qq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_qq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2174 Instruction:"VPERM2I128 Vqq,Hqq,Wqq,Ib" Encoding:"vex m:3 p:1 l:1 w:0 0x46 /r ib"/"RVMI"
    {
        ND_INS_VPERM2I128, ND_CAT_AVX2, ND_SET_AVX2, 1344, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, ND_EXT_6, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_qq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_qq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_qq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2175 Instruction:"VPERMB Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:2 p:1 l:x w:0 0x8D /r"/"RAVM"
    {
        ND_INS_VPERMB, ND_CAT_AVX512VBMI, ND_SET_AVX512VBMI, 1345, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4NFnb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_NOMZ|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512VBMI, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2176 Instruction:"VPERMD Vu{K}{z},aKq,Hu,Wu|B32" Encoding:"evex m:2 p:1 l:x w:0 0x36 /r"/"RAVM"
    {
        ND_INS_VPERMD, ND_CAT_AVX512, ND_SET_AVX512F, 1346, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_NOL0|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_u, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_u, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_u, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2177 Instruction:"VPERMD Vqq,Hqq,Wqq" Encoding:"vex m:2 p:1 l:1 w:0 0x36 /r"/"RVM"
    {
        ND_INS_VPERMD, ND_CAT_AVX2, ND_SET_AVX2, 1346, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_qq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_qq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_qq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2178 Instruction:"VPERMI2B Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:2 p:1 l:x w:0 0x75 /r"/"RAVM"
    {
        ND_INS_VPERMI2B, ND_CAT_AVX512VBMI, ND_SET_AVX512VBMI, 1347, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4NFnb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512VBMI, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2179 Instruction:"VPERMI2D Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:2 p:1 l:x w:0 0x76 /r"/"RAVM"
    {
        ND_INS_VPERMI2D, ND_CAT_AVX512, ND_SET_AVX512F, 1348, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2180 Instruction:"VPERMI2PD Vn{K}{z},aKq,Hn,Wn|B64" Encoding:"evex m:2 p:1 l:x w:1 0x77 /r"/"RAVM"
    {
        ND_INS_VPERMI2PD, ND_CAT_AVX512, ND_SET_AVX512F, 1349, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2181 Instruction:"VPERMI2PS Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:2 p:1 l:x w:0 0x77 /r"/"RAVM"
    {
        ND_INS_VPERMI2PS, ND_CAT_AVX512, ND_SET_AVX512F, 1350, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2182 Instruction:"VPERMI2Q Vn{K}{z},aKq,Hn,Wn|B64" Encoding:"evex m:2 p:1 l:x w:1 0x76 /r"/"RAVM"
    {
        ND_INS_VPERMI2Q, ND_CAT_AVX512, ND_SET_AVX512F, 1351, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2183 Instruction:"VPERMI2W Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:2 p:1 l:x w:1 0x75 /r"/"RAVM"
    {
        ND_INS_VPERMI2W, ND_CAT_AVX512, ND_SET_AVX512BW, 1352, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4NFnb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2184 Instruction:"VPERMIL2PD Vx,Hx,Wx,Lx,m2zIb" Encoding:"vex m:3 p:1 l:x w:0 0x49 /r is4"/"RVML"
    {
        ND_INS_VPERMIL2PD, ND_CAT_XOP, ND_SET_XOP, 1353, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(5, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_Im2z, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2185 Instruction:"VPERMIL2PD Vx,Hx,Lx,Wx,m2zIb" Encoding:"vex m:3 p:1 l:x w:1 0x49 /r is4"/"RVLM"
    {
        ND_INS_VPERMIL2PD, ND_CAT_XOP, ND_SET_XOP, 1353, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(5, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_Im2z, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2186 Instruction:"VPERMIL2PS Vx,Hx,Wx,Lx,m2zIb" Encoding:"vex m:3 p:1 l:x w:0 0x48 /r is4"/"RVML"
    {
        ND_INS_VPERMIL2PS, ND_CAT_XOP, ND_SET_XOP, 1354, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(5, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_Im2z, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2187 Instruction:"VPERMIL2PS Vx,Hx,Lx,Wx,m2zIb" Encoding:"vex m:3 p:1 l:x w:1 0x48 /r is4"/"RVLM"
    {
        ND_INS_VPERMIL2PS, ND_CAT_XOP, ND_SET_XOP, 1354, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(5, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_Im2z, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2188 Instruction:"VPERMILPD Vn{K}{z},aKq,Hn,Wn|B64" Encoding:"evex m:2 p:1 l:x w:1 0x0D /r"/"RAVM"
    {
        ND_INS_VPERMILPD, ND_CAT_AVX512, ND_SET_AVX512F, 1355, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2189 Instruction:"VPERMILPD Vn{K}{z},aKq,Wn|B64,Ib" Encoding:"evex m:3 p:1 l:x w:1 0x05 /r ib"/"RAMI"
    {
        ND_INS_VPERMILPD, ND_CAT_AVX512, ND_SET_AVX512F, 1355, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2190 Instruction:"VPERMILPD Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:0 0x0D /r"/"RVM"
    {
        ND_INS_VPERMILPD, ND_CAT_AVX, ND_SET_AVX, 1355, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2191 Instruction:"VPERMILPD Vx,Wx,Ib" Encoding:"vex m:3 p:1 l:x w:0 0x05 /r ib"/"RMI"
    {
        ND_INS_VPERMILPD, ND_CAT_AVX, ND_SET_AVX, 1355, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2192 Instruction:"VPERMILPS Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:2 p:1 l:x w:0 0x0C /r"/"RAVM"
    {
        ND_INS_VPERMILPS, ND_CAT_AVX512, ND_SET_AVX512F, 1356, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2193 Instruction:"VPERMILPS Vn{K}{z},aKq,Wn|B32,Ib" Encoding:"evex m:3 p:1 l:x w:0 0x04 /r ib"/"RAMI"
    {
        ND_INS_VPERMILPS, ND_CAT_AVX512, ND_SET_AVX512F, 1356, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2194 Instruction:"VPERMILPS Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:0 0x0C /r"/"RVM"
    {
        ND_INS_VPERMILPS, ND_CAT_AVX, ND_SET_AVX, 1356, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2195 Instruction:"VPERMILPS Vx,Wx,Ib" Encoding:"vex m:3 p:1 l:x w:0 0x04 /r ib"/"RMI"
    {
        ND_INS_VPERMILPS, ND_CAT_AVX, ND_SET_AVX, 1356, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2196 Instruction:"VPERMPD Vu{K}{z},aKq,Hu,Wu|B64" Encoding:"evex m:2 p:1 l:1 w:1 0x16 /r"/"RAVM"
    {
        ND_INS_VPERMPD, ND_CAT_AVX512, ND_SET_AVX512F, 1357, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_u, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_u, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_u, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2197 Instruction:"VPERMPD Vu{K}{z},aKq,Hu,Wu|B64" Encoding:"evex m:2 p:1 l:2 w:1 0x16 /r"/"RAVM"
    {
        ND_INS_VPERMPD, ND_CAT_AVX512, ND_SET_AVX512F, 1357, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_u, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_u, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_u, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2198 Instruction:"VPERMPD Vu{K}{z},aKq,Wu|B64,Ib" Encoding:"evex m:3 p:1 l:x w:1 0x01 /r ib"/"RAMI"
    {
        ND_INS_VPERMPD, ND_CAT_AVX512, ND_SET_AVX512F, 1357, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_NOL0|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_u, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_u, 0, ND_OPA_R, ND_OPD_B64, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2199 Instruction:"VPERMPD Vqq,Wqq,Ib" Encoding:"vex m:3 p:1 l:1 w:1 0x01 /r ib"/"RMI"
    {
        ND_INS_VPERMPD, ND_CAT_AVX2, ND_SET_AVX2, 1357, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_qq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_qq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2200 Instruction:"VPERMPS Vu{K}{z},aKq,Hu,Wu|B32" Encoding:"evex m:2 p:1 l:1 w:0 0x16 /r"/"RAVM"
    {
        ND_INS_VPERMPS, ND_CAT_AVX512, ND_SET_AVX512F, 1358, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_u, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_u, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_u, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2201 Instruction:"VPERMPS Vu{K}{z},aKq,Hu,Wu|B32" Encoding:"evex m:2 p:1 l:2 w:0 0x16 /r"/"RAVM"
    {
        ND_INS_VPERMPS, ND_CAT_AVX512, ND_SET_AVX512F, 1358, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_u, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_u, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_u, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2202 Instruction:"VPERMPS Vqq,Hqq,Wqq" Encoding:"vex m:2 p:1 l:1 w:0 0x16 /r"/"RVM"
    {
        ND_INS_VPERMPS, ND_CAT_AVX2, ND_SET_AVX2, 1358, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_qq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_qq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_qq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2203 Instruction:"VPERMQ Vu{K}{z},aKq,Hu,Wu|B64" Encoding:"evex m:2 p:1 l:x w:1 0x36 /r"/"RAVM"
    {
        ND_INS_VPERMQ, ND_CAT_AVX512, ND_SET_AVX512F, 1359, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_NOL0|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_u, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_u, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_u, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2204 Instruction:"VPERMQ Vu{K}{z},aKq,Wu|B64,Ib" Encoding:"evex m:3 p:1 l:x w:1 0x00 /r ib"/"RAMI"
    {
        ND_INS_VPERMQ, ND_CAT_AVX512, ND_SET_AVX512F, 1359, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_NOL0|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_u, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_u, 0, ND_OPA_R, ND_OPD_B64, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2205 Instruction:"VPERMQ Vqq,Wqq,Ib" Encoding:"vex m:3 p:1 l:1 w:1 0x00 /r ib"/"RMI"
    {
        ND_INS_VPERMQ, ND_CAT_AVX2, ND_SET_AVX2, 1359, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_qq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_qq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2206 Instruction:"VPERMT2B Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:2 p:1 l:x w:0 0x7D /r"/"RAVM"
    {
        ND_INS_VPERMT2B, ND_CAT_AVX512VBMI, ND_SET_AVX512VBMI, 1360, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4NFnb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512VBMI, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2207 Instruction:"VPERMT2D Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:2 p:1 l:x w:0 0x7E /r"/"RAVM"
    {
        ND_INS_VPERMT2D, ND_CAT_AVX512, ND_SET_AVX512F, 1361, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2208 Instruction:"VPERMT2PD Vn{K}{z},aKq,Hn,Wn|B64" Encoding:"evex m:2 p:1 l:x w:1 0x7F /r"/"RAVM"
    {
        ND_INS_VPERMT2PD, ND_CAT_AVX512, ND_SET_AVX512F, 1362, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2209 Instruction:"VPERMT2PS Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:2 p:1 l:x w:0 0x7F /r"/"RAVM"
    {
        ND_INS_VPERMT2PS, ND_CAT_AVX512, ND_SET_AVX512F, 1363, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2210 Instruction:"VPERMT2Q Vn{K}{z},aKq,Hn,Wn|B64" Encoding:"evex m:2 p:1 l:x w:1 0x7E /r"/"RAVM"
    {
        ND_INS_VPERMT2Q, ND_CAT_AVX512, ND_SET_AVX512F, 1364, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2211 Instruction:"VPERMT2W Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:2 p:1 l:x w:1 0x7D /r"/"RAVM"
    {
        ND_INS_VPERMT2W, ND_CAT_AVX512, ND_SET_AVX512BW, 1365, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4NFnb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2212 Instruction:"VPERMW Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:2 p:1 l:x w:1 0x8D /r"/"RAVM"
    {
        ND_INS_VPERMW, ND_CAT_AVX512, ND_SET_AVX512BW, 1366, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4NFnb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_NOMZ|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2213 Instruction:"VPEXPANDB Vn{K}{z},aKq,Wn" Encoding:"evex m:2 p:1 l:x w:0 0x62 /r"/"RAM"
    {
        ND_INS_VPEXPANDB, ND_CAT_AVX512VBMI, ND_SET_AVX512VBMI2, 1367, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_T1S8, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512VBMI2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2214 Instruction:"VPEXPANDD Vn{K}{z},aKq,Wn" Encoding:"evex m:2 p:1 l:x w:0 0x89 /r"/"RAM"
    {
        ND_INS_VPEXPANDD, ND_CAT_EXPAND, ND_SET_AVX512F, 1368, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2215 Instruction:"VPEXPANDQ Vn{K}{z},aKq,Wn" Encoding:"evex m:2 p:1 l:x w:1 0x89 /r"/"RAM"
    {
        ND_INS_VPEXPANDQ, ND_CAT_EXPAND, ND_SET_AVX512F, 1369, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2216 Instruction:"VPEXPANDW Vn{K}{z},aKq,Wn" Encoding:"evex m:2 p:1 l:x w:1 0x62 /r"/"RAM"
    {
        ND_INS_VPEXPANDW, ND_CAT_AVX512VBMI, ND_SET_AVX512VBMI2, 1370, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_T1S16, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512VBMI2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2217 Instruction:"VPEXTRB Mb,Vdq,Ib" Encoding:"evex m:3 p:1 l:0 w:i 0x14 /r:mem ib"/"MRI"
    {
        ND_INS_VPEXTRB, ND_CAT_AVX512, ND_SET_AVX512BW, 1371, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), ND_TUPLE_T1S8, ND_EXT_E9NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2218 Instruction:"VPEXTRB Ry,Vdq,Ib" Encoding:"evex m:3 p:1 l:0 w:i 0x14 /r:reg ib"/"MRI"
    {
        ND_INS_VPEXTRB, ND_CAT_AVX512, ND_SET_AVX512BW, 1371, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), ND_TUPLE_T1S8, ND_EXT_E9NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_D64|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2219 Instruction:"VPEXTRB Mb,Vdq,Ib" Encoding:"vex m:3 p:1 l:0 w:i 0x14 /r:mem ib"/"MRI"
    {
        ND_INS_VPEXTRB, ND_CAT_AVX, ND_SET_AVX, 1371, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_b, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2220 Instruction:"VPEXTRB Ry,Vdq,Ib" Encoding:"vex m:3 p:1 l:0 w:i 0x14 /r:reg ib"/"MRI"
    {
        ND_INS_VPEXTRB, ND_CAT_AVX, ND_SET_AVX, 1371, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_D64|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2221 Instruction:"VPEXTRD Md,Vdq,Ib" Encoding:"evex m:3 p:1 l:0 w:0 0x16 /r:mem ib"/"MRI"
    {
        ND_INS_VPEXTRD, ND_CAT_AVX512, ND_SET_AVX512DQ, 1372, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E9NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_d, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2222 Instruction:"VPEXTRD Ry,Vdq,Ib" Encoding:"evex m:3 p:1 l:0 w:0 0x16 /r:reg ib"/"MRI"
    {
        ND_INS_VPEXTRD, ND_CAT_AVX512, ND_SET_AVX512DQ, 1372, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E9NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_D64|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2223 Instruction:"VPEXTRD Md,Vdq,Ib" Encoding:"vex m:3 p:1 l:0 w:0 0x16 /r:mem ib"/"MRI"
    {
        ND_INS_VPEXTRD, ND_CAT_AVX, ND_SET_AVX, 1372, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_d, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2224 Instruction:"VPEXTRD Ry,Vdq,Ib" Encoding:"vex m:3 p:1 l:0 w:0 0x16 /r:reg ib"/"MRI"
    {
        ND_INS_VPEXTRD, ND_CAT_AVX, ND_SET_AVX, 1372, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_D64|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2225 Instruction:"VPEXTRQ Mq,Vdq,Ib" Encoding:"evex m:3 p:1 l:0 w:1 0x16 /r:mem ib"/"MRI"
    {
        ND_INS_VPEXTRQ, ND_CAT_AVX512, ND_SET_AVX512DQ, 1373, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E9NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2226 Instruction:"VPEXTRQ Ry,Vdq,Ib" Encoding:"evex m:3 p:1 l:0 w:1 0x16 /r:reg ib"/"MRI"
    {
        ND_INS_VPEXTRQ, ND_CAT_AVX512, ND_SET_AVX512DQ, 1373, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E9NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2227 Instruction:"VPEXTRQ Mq,Vdq,Ib" Encoding:"vex m:3 p:1 l:0 w:1 0x16 /r:mem ib"/"MRI"
    {
        ND_INS_VPEXTRQ, ND_CAT_AVX, ND_SET_AVX, 1373, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2228 Instruction:"VPEXTRQ Ry,Vdq,Ib" Encoding:"vex m:3 p:1 l:0 w:1 0x16 /r:reg ib"/"MRI"
    {
        ND_INS_VPEXTRQ, ND_CAT_AVX, ND_SET_AVX, 1373, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2229 Instruction:"VPEXTRW Gy,Udq,Ib" Encoding:"evex m:1 p:1 l:0 w:i 0xC5 /r:reg ib"/"RMI"
    {
        ND_INS_VPEXTRW, ND_CAT_AVX512, ND_SET_AVX512BW, 1374, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E9NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_U, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2230 Instruction:"VPEXTRW Mw,Vdq,Ib" Encoding:"evex m:3 p:1 l:0 w:i 0x15 /r:mem ib"/"MRI"
    {
        ND_INS_VPEXTRW, ND_CAT_AVX512, ND_SET_AVX512BW, 1374, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), ND_TUPLE_T1S16, ND_EXT_E9NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_w, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2231 Instruction:"VPEXTRW Ry,Vdq,Ib" Encoding:"evex m:3 p:1 l:0 w:i 0x15 /r:reg ib"/"MRI"
    {
        ND_INS_VPEXTRW, ND_CAT_AVX512, ND_SET_AVX512BW, 1374, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), ND_TUPLE_T1S16, ND_EXT_E9NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_D64|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2232 Instruction:"VPEXTRW Gy,Udq,Ib" Encoding:"vex m:1 p:1 l:0 w:i 0xC5 /r:reg ib"/"RMI"
    {
        ND_INS_VPEXTRW, ND_CAT_AVX, ND_SET_AVX, 1374, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_D64|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_U, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2233 Instruction:"VPEXTRW Mw,Vdq,Ib" Encoding:"vex m:3 p:1 l:0 w:i 0x15 /r:mem ib"/"MRI"
    {
        ND_INS_VPEXTRW, ND_CAT_AVX, ND_SET_AVX, 1374, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_w, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2234 Instruction:"VPEXTRW Ry,Vdq,Ib" Encoding:"vex m:3 p:1 l:0 w:i 0x15 /r:reg ib"/"MRI"
    {
        ND_INS_VPEXTRW, ND_CAT_AVX, ND_SET_AVX, 1374, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_D64|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2235 Instruction:"VPGATHERDD Vn{K},aKq,Mvm32n" Encoding:"evex m:2 p:1 l:x w:0 0x90 /r:mem vsib"/"RAM"
    {
        ND_INS_VPGATHERDD, ND_CAT_GATHER, ND_SET_AVX512F, 1375, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E12, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MMASK|ND_FLAG_MODRM|ND_FLAG_VSIB|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_vm32n, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:2236 Instruction:"VPGATHERDD Vx,Mvm32n,Hx" Encoding:"vex m:2 p:1 l:x w:0 0x90 /r:mem vsib"/"RMV"
    {
        ND_INS_VPGATHERDD, ND_CAT_AVX2GATHER, ND_SET_AVX2GATHER, 1375, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_12, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VSIB|ND_FLAG_VECTOR, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_CRW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_vm32n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:2237 Instruction:"VPGATHERDQ Vn{K},aKq,Mvm32h" Encoding:"evex m:2 p:1 l:x w:1 0x90 /r:mem vsib"/"RAM"
    {
        ND_INS_VPGATHERDQ, ND_CAT_GATHER, ND_SET_AVX512F, 1376, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E12, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MMASK|ND_FLAG_MODRM|ND_FLAG_VSIB|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_vm32h, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:2238 Instruction:"VPGATHERDQ Vx,Mvm32h,Hx" Encoding:"vex m:2 p:1 l:x w:1 0x90 /r:mem vsib"/"RMV"
    {
        ND_INS_VPGATHERDQ, ND_CAT_AVX2GATHER, ND_SET_AVX2GATHER, 1376, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_12, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VSIB|ND_FLAG_VECTOR, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_CRW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_vm32h, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:2239 Instruction:"VPGATHERQD Vh{K},aKq,Mvm64n" Encoding:"evex m:2 p:1 l:x w:0 0x91 /r:mem vsib"/"RAM"
    {
        ND_INS_VPGATHERQD, ND_CAT_GATHER, ND_SET_AVX512F, 1377, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E12, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MMASK|ND_FLAG_MODRM|ND_FLAG_VSIB|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_h, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_vm64n, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:2240 Instruction:"VPGATHERQD Vdq,Mvm64n,Hdq" Encoding:"vex m:2 p:1 l:x w:0 0x91 /r:mem vsib"/"RMV"
    {
        ND_INS_VPGATHERQD, ND_CAT_AVX2GATHER, ND_SET_AVX2GATHER, 1377, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_12, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VSIB|ND_FLAG_VECTOR, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_CRW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_vm64n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:2241 Instruction:"VPGATHERQQ Vn{K},aKq,Mvm64n" Encoding:"evex m:2 p:1 l:x w:1 0x91 /r:mem vsib"/"RAM"
    {
        ND_INS_VPGATHERQQ, ND_CAT_GATHER, ND_SET_AVX512F, 1378, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E12, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MMASK|ND_FLAG_MODRM|ND_FLAG_VSIB|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_vm64n, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:2242 Instruction:"VPGATHERQQ Vx,Mvm64n,Hx" Encoding:"vex m:2 p:1 l:x w:1 0x91 /r:mem vsib"/"RMV"
    {
        ND_INS_VPGATHERQQ, ND_CAT_AVX2GATHER, ND_SET_AVX2GATHER, 1378, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_12, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VSIB|ND_FLAG_VECTOR, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_CRW, 0, 0), 
            OP(ND_OPT_M, ND_OPS_vm64n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:2243 Instruction:"VPHADDBD Vdq,Wdq" Encoding:"xop m:9 0xC2 /r"/"RM"
    {
        ND_INS_VPHADDBD, ND_CAT_XOP, ND_SET_XOP, 1379, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2244 Instruction:"VPHADDBQ Vdq,Wdq" Encoding:"xop m:9 0xC3 /r"/"RM"
    {
        ND_INS_VPHADDBQ, ND_CAT_XOP, ND_SET_XOP, 1380, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2245 Instruction:"VPHADDBW Vdq,Wdq" Encoding:"xop m:9 0xC1 /r"/"RM"
    {
        ND_INS_VPHADDBW, ND_CAT_XOP, ND_SET_XOP, 1381, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2246 Instruction:"VPHADDD Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:i 0x02 /r"/"RVM"
    {
        ND_INS_VPHADDD, ND_CAT_AVX, ND_SET_AVX, 1382, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2247 Instruction:"VPHADDDQ Vdq,Wdq" Encoding:"xop m:9 0xCB /r"/"RM"
    {
        ND_INS_VPHADDDQ, ND_CAT_XOP, ND_SET_XOP, 1383, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2248 Instruction:"VPHADDSW Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:i 0x03 /r"/"RVM"
    {
        ND_INS_VPHADDSW, ND_CAT_AVX, ND_SET_AVX, 1384, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2249 Instruction:"VPHADDUBD Vdq,Wdq" Encoding:"xop m:9 0xD2 /r"/"RM"
    {
        ND_INS_VPHADDUBD, ND_CAT_XOP, ND_SET_XOP, 1385, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2250 Instruction:"VPHADDUBQ Vdq,Wdq" Encoding:"xop m:9 0xD3 /r"/"RM"
    {
        ND_INS_VPHADDUBQ, ND_CAT_XOP, ND_SET_XOP, 1386, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2251 Instruction:"VPHADDUBW Vdq,Wdq" Encoding:"xop m:9 0xD1 /r"/"RM"
    {
        ND_INS_VPHADDUBW, ND_CAT_XOP, ND_SET_XOP, 1387, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2252 Instruction:"VPHADDUDQ Vdq,Wdq" Encoding:"xop m:9 0xDB /r"/"RM"
    {
        ND_INS_VPHADDUDQ, ND_CAT_XOP, ND_SET_XOP, 1388, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2253 Instruction:"VPHADDUWD Vdq,Wdq" Encoding:"xop m:9 0xD6 /r"/"RM"
    {
        ND_INS_VPHADDUWD, ND_CAT_XOP, ND_SET_XOP, 1389, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2254 Instruction:"VPHADDUWQ Vdq,Wdq" Encoding:"xop m:9 0xD7 /r"/"RM"
    {
        ND_INS_VPHADDUWQ, ND_CAT_XOP, ND_SET_XOP, 1390, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2255 Instruction:"VPHADDW Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:i 0x01 /r"/"RVM"
    {
        ND_INS_VPHADDW, ND_CAT_AVX, ND_SET_AVX, 1391, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2256 Instruction:"VPHADDWD Vdq,Wdq" Encoding:"xop m:9 0xC6 /r"/"RM"
    {
        ND_INS_VPHADDWD, ND_CAT_XOP, ND_SET_XOP, 1392, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2257 Instruction:"VPHADDWQ Vdq,Wdq" Encoding:"xop m:9 0xC7 /r"/"RM"
    {
        ND_INS_VPHADDWQ, ND_CAT_XOP, ND_SET_XOP, 1393, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2258 Instruction:"VPHMINPOSUW Vdq,Wdq" Encoding:"vex m:2 p:1 l:0 w:i 0x41 /r"/"RM"
    {
        ND_INS_VPHMINPOSUW, ND_CAT_AVX, ND_SET_AVX, 1394, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2259 Instruction:"VPHSUBBW Vdq,Wdq" Encoding:"xop m:9 0xE1 /r"/"RM"
    {
        ND_INS_VPHSUBBW, ND_CAT_XOP, ND_SET_XOP, 1395, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2260 Instruction:"VPHSUBD Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:i 0x06 /r"/"RVM"
    {
        ND_INS_VPHSUBD, ND_CAT_AVX, ND_SET_AVX, 1396, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2261 Instruction:"VPHSUBDQ Vdq,Wdq" Encoding:"xop m:9 0xE3 /r"/"RM"
    {
        ND_INS_VPHSUBDQ, ND_CAT_XOP, ND_SET_XOP, 1397, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2262 Instruction:"VPHSUBSW Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:i 0x07 /r"/"RVM"
    {
        ND_INS_VPHSUBSW, ND_CAT_AVX, ND_SET_AVX, 1398, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2263 Instruction:"VPHSUBW Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:i 0x05 /r"/"RVM"
    {
        ND_INS_VPHSUBW, ND_CAT_AVX, ND_SET_AVX, 1399, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2264 Instruction:"VPHSUBWD Vdq,Wdq" Encoding:"xop m:9 0xE2 /r"/"RM"
    {
        ND_INS_VPHSUBWD, ND_CAT_XOP, ND_SET_XOP, 1400, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2265 Instruction:"VPINSRB Vdq,Hdq,Mb,Ib" Encoding:"evex m:3 p:1 l:0 w:i 0x20 /r:mem ib"/"RVMI"
    {
        ND_INS_VPINSRB, ND_CAT_AVX512, ND_SET_AVX512BW, 1401, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), ND_TUPLE_T1S8, ND_EXT_E9NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2266 Instruction:"VPINSRB Vdq,Hdq,Rd,Ib" Encoding:"evex m:3 p:1 l:0 w:i 0x20 /r:reg ib"/"RVMI"
    {
        ND_INS_VPINSRB, ND_CAT_AVX512, ND_SET_AVX512BW, 1401, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), ND_TUPLE_T1S8, ND_EXT_E9NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_R, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2267 Instruction:"VPINSRB Vdq,Hdq,Mb,Ib" Encoding:"vex m:3 p:1 l:0 w:i 0x20 /r:mem ib"/"RVMI"
    {
        ND_INS_VPINSRB, ND_CAT_AVX, ND_SET_AVX, 1401, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2268 Instruction:"VPINSRB Vdq,Hdq,Rd,Ib" Encoding:"vex m:3 p:1 l:0 w:i 0x20 /r:reg ib"/"RVMI"
    {
        ND_INS_VPINSRB, ND_CAT_AVX, ND_SET_AVX, 1401, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_R, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2269 Instruction:"VPINSRD Vdq,Hdq,Ed,Ib" Encoding:"evex m:3 p:1 l:0 w:0 0x22 /r ib"/"RVMI"
    {
        ND_INS_VPINSRD, ND_CAT_AVX512, ND_SET_AVX512DQ, 1402, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E9NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_E, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2270 Instruction:"VPINSRD Vdq,Hdq,Ey,Ib" Encoding:"vex m:3 p:1 l:0 w:0 0x22 /r ib"/"RVMI"
    {
        ND_INS_VPINSRD, ND_CAT_AVX, ND_SET_AVX, 1402, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2271 Instruction:"VPINSRQ Vdq,Hdq,Eq,Ib" Encoding:"evex m:3 p:1 l:0 w:1 0x22 /r ib"/"RVMI"
    {
        ND_INS_VPINSRQ, ND_CAT_AVX512, ND_SET_AVX512DQ, 1403, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E9NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_E, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2272 Instruction:"VPINSRQ Vdq,Hdq,Ey,Ib" Encoding:"vex m:3 p:1 l:0 w:1 0x22 /r ib"/"RVMI"
    {
        ND_INS_VPINSRQ, ND_CAT_AVX, ND_SET_AVX, 1403, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_IWO64|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_E, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2273 Instruction:"VPINSRW Vdq,Hdq,Mw,Ib" Encoding:"evex m:1 p:1 l:0 w:i 0xC4 /r:mem ib"/"RVMI"
    {
        ND_INS_VPINSRW, ND_CAT_AVX512, ND_SET_AVX512BW, 1404, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), ND_TUPLE_T1S16, ND_EXT_E9NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2274 Instruction:"VPINSRW Vdq,Hdq,Rv,Ib" Encoding:"evex m:1 p:1 l:0 w:i 0xC4 /r:reg ib"/"RVMI"
    {
        ND_INS_VPINSRW, ND_CAT_AVX512, ND_SET_AVX512BW, 1404, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), ND_TUPLE_T1S16, ND_EXT_E9NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_R, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2275 Instruction:"VPINSRW Vdq,Hdq,Mw,Ib" Encoding:"vex m:1 p:1 l:0 w:i 0xC4 /r:mem ib"/"RVMI"
    {
        ND_INS_VPINSRW, ND_CAT_AVX, ND_SET_AVX, 1404, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2276 Instruction:"VPINSRW Vdq,Hdq,Rd,Ib" Encoding:"vex m:1 p:1 l:0 w:i 0xC4 /r:reg ib"/"RVMI"
    {
        ND_INS_VPINSRW, ND_CAT_AVX, ND_SET_AVX, 1404, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_R, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2277 Instruction:"VPLZCNTD Vn{K}{z},aKq,Wn|B32" Encoding:"evex m:2 p:1 l:x w:0 0x44 /r"/"RAM"
    {
        ND_INS_VPLZCNTD, ND_CAT_CONFLICT, ND_SET_AVX512CD, 1405, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512CD, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2278 Instruction:"VPLZCNTQ Vn{K}{z},aKq,Wn|B64" Encoding:"evex m:2 p:1 l:x w:1 0x44 /r"/"RAM"
    {
        ND_INS_VPLZCNTQ, ND_CAT_CONFLICT, ND_SET_AVX512CD, 1406, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512CD, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2279 Instruction:"VPMACSDD Vdq,Hdq,Wdq,Ldq" Encoding:"xop m:8 0x9E /r is4"/"RVML"
    {
        ND_INS_VPMACSDD, ND_CAT_XOP, ND_SET_XOP, 1407, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2280 Instruction:"VPMACSDQH Vdq,Hdq,Wdq,Ldq" Encoding:"xop m:8 0x9F /r is4"/"RVML"
    {
        ND_INS_VPMACSDQH, ND_CAT_XOP, ND_SET_XOP, 1408, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2281 Instruction:"VPMACSDQL Vdq,Hdq,Wdq,Ldq" Encoding:"xop m:8 0x97 /r is4"/"RVML"
    {
        ND_INS_VPMACSDQL, ND_CAT_XOP, ND_SET_XOP, 1409, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2282 Instruction:"VPMACSSDD Vdq,Hdq,Wdq,Ldq" Encoding:"xop m:8 0x8E /r is4"/"RVML"
    {
        ND_INS_VPMACSSDD, ND_CAT_XOP, ND_SET_XOP, 1410, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2283 Instruction:"VPMACSSDQH Vdq,Hdq,Wdq,Ldq" Encoding:"xop m:8 0x8F /r is4"/"RVML"
    {
        ND_INS_VPMACSSDQH, ND_CAT_XOP, ND_SET_XOP, 1411, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2284 Instruction:"VPMACSSDQL Vdq,Hdq,Wdq,Ldq" Encoding:"xop m:8 0x87 /r is4"/"RVML"
    {
        ND_INS_VPMACSSDQL, ND_CAT_XOP, ND_SET_XOP, 1412, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2285 Instruction:"VPMACSSWD Vdq,Hdq,Wdq,Ldq" Encoding:"xop m:8 0x86 /r is4"/"RVML"
    {
        ND_INS_VPMACSSWD, ND_CAT_XOP, ND_SET_XOP, 1413, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2286 Instruction:"VPMACSSWW Vdq,Hdq,Wdq,Ldq" Encoding:"xop m:8 0x85 /r is4"/"RVML"
    {
        ND_INS_VPMACSSWW, ND_CAT_XOP, ND_SET_XOP, 1414, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2287 Instruction:"VPMACSWD Vdq,Hdq,Wdq,Ldq" Encoding:"xop m:8 0x96 /r is4"/"RVML"
    {
        ND_INS_VPMACSWD, ND_CAT_XOP, ND_SET_XOP, 1415, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2288 Instruction:"VPMACSWW Vdq,Hdq,Wdq,Ldq" Encoding:"xop m:8 0x95 /r is4"/"RVML"
    {
        ND_INS_VPMACSWW, ND_CAT_XOP, ND_SET_XOP, 1416, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2289 Instruction:"VPMADCSSWD Vdq,Hdq,Wdq,Ldq" Encoding:"xop m:8 0xA6 /r is4"/"RVML"
    {
        ND_INS_VPMADCSSWD, ND_CAT_XOP, ND_SET_XOP, 1417, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2290 Instruction:"VPMADCSWD Vdq,Hdq,Wdq,Ldq" Encoding:"xop m:8 0xB6 /r is4"/"RVML"
    {
        ND_INS_VPMADCSWD, ND_CAT_XOP, ND_SET_XOP, 1418, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2291 Instruction:"VPMADD52HUQ Vn{K}{z},aKq,Hn,Wn|B64" Encoding:"evex m:2 p:1 l:x w:1 0xB5 /r"/"RAVM"
    {
        ND_INS_VPMADD52HUQ, ND_CAT_IFMA, ND_SET_AVX512IFMA, 1419, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512IFMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2292 Instruction:"VPMADD52HUQ Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:1 0xB5 /r"/"RVM"
    {
        ND_INS_VPMADD52HUQ, ND_CAT_AVXIFMA, ND_SET_AVXIFMA, 1419, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVXIFMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2293 Instruction:"VPMADD52LUQ Vn{K}{z},aKq,Hn,Wn|B64" Encoding:"evex m:2 p:1 l:x w:1 0xB4 /r"/"RAVM"
    {
        ND_INS_VPMADD52LUQ, ND_CAT_IFMA, ND_SET_AVX512IFMA, 1420, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512IFMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2294 Instruction:"VPMADD52LUQ Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:1 0xB4 /r"/"RVM"
    {
        ND_INS_VPMADD52LUQ, ND_CAT_AVXIFMA, ND_SET_AVXIFMA, 1420, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVXIFMA, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2295 Instruction:"VPMADDUBSW Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:2 p:1 l:x w:i 0x04 /r"/"RAVM"
    {
        ND_INS_VPMADDUBSW, ND_CAT_AVX512, ND_SET_AVX512BW, 1421, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4NFnb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2296 Instruction:"VPMADDUBSW Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:i 0x04 /r"/"RVM"
    {
        ND_INS_VPMADDUBSW, ND_CAT_AVX, ND_SET_AVX, 1421, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2297 Instruction:"VPMADDWD Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:1 p:1 l:x w:i 0xF5 /r"/"RAVM"
    {
        ND_INS_VPMADDWD, ND_CAT_AVX512, ND_SET_AVX512BW, 1422, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2298 Instruction:"VPMADDWD Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0xF5 /r"/"RVM"
    {
        ND_INS_VPMADDWD, ND_CAT_AVX, ND_SET_AVX, 1422, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2299 Instruction:"VPMASKMOVD Vx,Hx,Mx" Encoding:"vex m:2 p:1 l:x w:0 0x8C /r:mem"/"RVM"
    {
        ND_INS_VPMASKMOVD, ND_CAT_AVX2, ND_SET_AVX2, 1423, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_6, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2300 Instruction:"VPMASKMOVD Mx,Hx,Vx" Encoding:"vex m:2 p:1 l:x w:0 0x8E /r:mem"/"MVR"
    {
        ND_INS_VPMASKMOVD, ND_CAT_AVX2, ND_SET_AVX2, 1423, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_6, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2301 Instruction:"VPMASKMOVQ Vx,Hx,Mx" Encoding:"vex m:2 p:1 l:x w:1 0x8C /r:mem"/"RVM"
    {
        ND_INS_VPMASKMOVQ, ND_CAT_AVX2, ND_SET_AVX2, 1424, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_6, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_M, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2302 Instruction:"VPMASKMOVQ Mx,Hx,Vx" Encoding:"vex m:2 p:1 l:x w:1 0x8E /r:mem"/"MVR"
    {
        ND_INS_VPMASKMOVQ, ND_CAT_AVX2, ND_SET_AVX2, 1424, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_6, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2303 Instruction:"VPMAXSB Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:2 p:1 l:x w:i 0x3C /r"/"RAVM"
    {
        ND_INS_VPMAXSB, ND_CAT_AVX512, ND_SET_AVX512BW, 1425, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2304 Instruction:"VPMAXSB Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:i 0x3C /r"/"RVM"
    {
        ND_INS_VPMAXSB, ND_CAT_AVX, ND_SET_AVX, 1425, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2305 Instruction:"VPMAXSD Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:2 p:1 l:x w:0 0x3D /r"/"RAVM"
    {
        ND_INS_VPMAXSD, ND_CAT_AVX512, ND_SET_AVX512F, 1426, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2306 Instruction:"VPMAXSD Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:i 0x3D /r"/"RVM"
    {
        ND_INS_VPMAXSD, ND_CAT_AVX, ND_SET_AVX, 1426, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2307 Instruction:"VPMAXSQ Vn{K}{z},aKq,Hn,Wn|B64" Encoding:"evex m:2 p:1 l:x w:1 0x3D /r"/"RAVM"
    {
        ND_INS_VPMAXSQ, ND_CAT_AVX512, ND_SET_AVX512F, 1427, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2308 Instruction:"VPMAXSW Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:1 p:1 l:x w:i 0xEE /r"/"RAVM"
    {
        ND_INS_VPMAXSW, ND_CAT_AVX512, ND_SET_AVX512BW, 1428, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2309 Instruction:"VPMAXSW Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0xEE /r"/"RVM"
    {
        ND_INS_VPMAXSW, ND_CAT_AVX, ND_SET_AVX, 1428, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2310 Instruction:"VPMAXUB Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:1 p:1 l:x w:i 0xDE /r"/"RAVM"
    {
        ND_INS_VPMAXUB, ND_CAT_AVX512, ND_SET_AVX512BW, 1429, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2311 Instruction:"VPMAXUB Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0xDE /r"/"RVM"
    {
        ND_INS_VPMAXUB, ND_CAT_AVX, ND_SET_AVX, 1429, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2312 Instruction:"VPMAXUD Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:2 p:1 l:x w:0 0x3F /r"/"RAVM"
    {
        ND_INS_VPMAXUD, ND_CAT_AVX512, ND_SET_AVX512F, 1430, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2313 Instruction:"VPMAXUD Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:i 0x3F /r"/"RVM"
    {
        ND_INS_VPMAXUD, ND_CAT_AVX, ND_SET_AVX, 1430, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2314 Instruction:"VPMAXUQ Vn{K}{z},aKq,Hn,Wn|B64" Encoding:"evex m:2 p:1 l:x w:1 0x3F /r"/"RAVM"
    {
        ND_INS_VPMAXUQ, ND_CAT_AVX512, ND_SET_AVX512F, 1431, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2315 Instruction:"VPMAXUW Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:2 p:1 l:x w:i 0x3E /r"/"RAVM"
    {
        ND_INS_VPMAXUW, ND_CAT_AVX512, ND_SET_AVX512BW, 1432, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2316 Instruction:"VPMAXUW Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:i 0x3E /r"/"RVM"
    {
        ND_INS_VPMAXUW, ND_CAT_AVX, ND_SET_AVX, 1432, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2317 Instruction:"VPMINSB Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:2 p:1 l:x w:i 0x38 /r"/"RAVM"
    {
        ND_INS_VPMINSB, ND_CAT_AVX512, ND_SET_AVX512BW, 1433, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2318 Instruction:"VPMINSB Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:i 0x38 /r"/"RVM"
    {
        ND_INS_VPMINSB, ND_CAT_AVX, ND_SET_AVX, 1433, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2319 Instruction:"VPMINSD Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:2 p:1 l:x w:0 0x39 /r"/"RAVM"
    {
        ND_INS_VPMINSD, ND_CAT_AVX512, ND_SET_AVX512F, 1434, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2320 Instruction:"VPMINSD Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:i 0x39 /r"/"RVM"
    {
        ND_INS_VPMINSD, ND_CAT_AVX, ND_SET_AVX, 1434, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2321 Instruction:"VPMINSQ Vn{K}{z},aKq,Hn,Wn|B64" Encoding:"evex m:2 p:1 l:x w:1 0x39 /r"/"RAVM"
    {
        ND_INS_VPMINSQ, ND_CAT_AVX512, ND_SET_AVX512F, 1435, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2322 Instruction:"VPMINSW Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:1 p:1 l:x w:i 0xEA /r"/"RAVM"
    {
        ND_INS_VPMINSW, ND_CAT_AVX512, ND_SET_AVX512BW, 1436, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2323 Instruction:"VPMINSW Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0xEA /r"/"RVM"
    {
        ND_INS_VPMINSW, ND_CAT_AVX, ND_SET_AVX, 1436, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2324 Instruction:"VPMINUB Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:1 p:1 l:x w:i 0xDA /r"/"RAVM"
    {
        ND_INS_VPMINUB, ND_CAT_AVX512, ND_SET_AVX512BW, 1437, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2325 Instruction:"VPMINUB Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0xDA /r"/"RVM"
    {
        ND_INS_VPMINUB, ND_CAT_AVX, ND_SET_AVX, 1437, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2326 Instruction:"VPMINUD Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:2 p:1 l:x w:0 0x3B /r"/"RAVM"
    {
        ND_INS_VPMINUD, ND_CAT_AVX512, ND_SET_AVX512F, 1438, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2327 Instruction:"VPMINUD Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:i 0x3B /r"/"RVM"
    {
        ND_INS_VPMINUD, ND_CAT_AVX, ND_SET_AVX, 1438, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2328 Instruction:"VPMINUQ Vn{K}{z},aKq,Hn,Wn|B64" Encoding:"evex m:2 p:1 l:x w:1 0x3B /r"/"RAVM"
    {
        ND_INS_VPMINUQ, ND_CAT_AVX512, ND_SET_AVX512F, 1439, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2329 Instruction:"VPMINUW Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:2 p:1 l:x w:i 0x3A /r"/"RAVM"
    {
        ND_INS_VPMINUW, ND_CAT_AVX512, ND_SET_AVX512BW, 1440, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2330 Instruction:"VPMINUW Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:i 0x3A /r"/"RVM"
    {
        ND_INS_VPMINUW, ND_CAT_AVX, ND_SET_AVX, 1440, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2331 Instruction:"VPMOVB2M rKq,Un" Encoding:"evex m:2 p:2 l:x w:0 0x29 /r:reg"/"RM"
    {
        ND_INS_VPMOVB2M, ND_CAT_DATAXFER, ND_SET_AVX512BW, 1441, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_E7NM, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_U, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2332 Instruction:"VPMOVD2M rKq,Un" Encoding:"evex m:2 p:2 l:x w:0 0x39 /r:reg"/"RM"
    {
        ND_INS_VPMOVD2M, ND_CAT_DATAXFER, ND_SET_AVX512DQ, 1442, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_E7NM, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_U, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2333 Instruction:"VPMOVDB Wf{K}{z},aKq,Vn" Encoding:"evex m:2 p:2 l:x w:0 0x31 /r"/"MAR"
    {
        ND_INS_VPMOVDB, ND_CAT_DATAXFER, ND_SET_AVX512F, 1443, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_QVM, ND_EXT_E6, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_f, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2334 Instruction:"VPMOVDW Wh{K}{z},aKq,Vn" Encoding:"evex m:2 p:2 l:x w:0 0x33 /r"/"MAR"
    {
        ND_INS_VPMOVDW, ND_CAT_DATAXFER, ND_SET_AVX512F, 1444, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_HVM, ND_EXT_E6, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_h, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2335 Instruction:"VPMOVM2B Vn,mKq" Encoding:"evex m:2 p:2 l:x w:0 0x28 /r:reg"/"RM"
    {
        ND_INS_VPMOVM2B, ND_CAT_DATAXFER, ND_SET_AVX512BW, 1445, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_E7NM, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2336 Instruction:"VPMOVM2D Vn,mKq" Encoding:"evex m:2 p:2 l:x w:0 0x38 /r:reg"/"RM"
    {
        ND_INS_VPMOVM2D, ND_CAT_DATAXFER, ND_SET_AVX512DQ, 1446, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_E7NM, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2337 Instruction:"VPMOVM2Q Vn,mKq" Encoding:"evex m:2 p:2 l:x w:1 0x38 /r:reg"/"RM"
    {
        ND_INS_VPMOVM2Q, ND_CAT_DATAXFER, ND_SET_AVX512DQ, 1447, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_E7NM, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2338 Instruction:"VPMOVM2W Vn,mKq" Encoding:"evex m:2 p:2 l:x w:1 0x28 /r:reg"/"RM"
    {
        ND_INS_VPMOVM2W, ND_CAT_DATAXFER, ND_SET_AVX512BW, 1448, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_E7NM, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_mK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2339 Instruction:"VPMOVMSKB Gy,Ux" Encoding:"vex m:1 p:1 l:x w:i 0xD7 /r:reg"/"RM"
    {
        ND_INS_VPMOVMSKB, ND_CAT_DATAXFER, ND_SET_AVX, 1449, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_7, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_D64|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_U, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2340 Instruction:"VPMOVQ2M rKq,Un" Encoding:"evex m:2 p:2 l:x w:1 0x39 /r:reg"/"RM"
    {
        ND_INS_VPMOVQ2M, ND_CAT_DATAXFER, ND_SET_AVX512DQ, 1450, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_E7NM, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_U, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2341 Instruction:"VPMOVQB We{K}{z},aKq,Vn" Encoding:"evex m:2 p:2 l:x w:0 0x32 /r"/"MAR"
    {
        ND_INS_VPMOVQB, ND_CAT_DATAXFER, ND_SET_AVX512F, 1451, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_OVM, ND_EXT_E6, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_e, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2342 Instruction:"VPMOVQD Wh{K}{z},aKq,Vn" Encoding:"evex m:2 p:2 l:x w:0 0x35 /r"/"MAR"
    {
        ND_INS_VPMOVQD, ND_CAT_DATAXFER, ND_SET_AVX512F, 1452, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_HVM, ND_EXT_E6, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_h, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2343 Instruction:"VPMOVQW Wf{K}{z},aKq,Vn" Encoding:"evex m:2 p:2 l:x w:0 0x34 /r"/"MAR"
    {
        ND_INS_VPMOVQW, ND_CAT_DATAXFER, ND_SET_AVX512F, 1453, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_QVM, ND_EXT_E6, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_f, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2344 Instruction:"VPMOVSDB Wf{K}{z},aKq,Vn" Encoding:"evex m:2 p:2 l:x w:0 0x21 /r"/"MAR"
    {
        ND_INS_VPMOVSDB, ND_CAT_DATAXFER, ND_SET_AVX512F, 1454, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_QVM, ND_EXT_E6, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_f, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2345 Instruction:"VPMOVSDW Wh{K}{z},aKq,Vn" Encoding:"evex m:2 p:2 l:x w:0 0x23 /r"/"MAR"
    {
        ND_INS_VPMOVSDW, ND_CAT_DATAXFER, ND_SET_AVX512F, 1455, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_HVM, ND_EXT_E6, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_h, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2346 Instruction:"VPMOVSQB We{K}{z},aKq,Vn" Encoding:"evex m:2 p:2 l:x w:0 0x22 /r"/"MAR"
    {
        ND_INS_VPMOVSQB, ND_CAT_DATAXFER, ND_SET_AVX512F, 1456, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_OVM, ND_EXT_E6, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_e, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2347 Instruction:"VPMOVSQD Wh{K}{z},aKq,Vn" Encoding:"evex m:2 p:2 l:x w:0 0x25 /r"/"MAR"
    {
        ND_INS_VPMOVSQD, ND_CAT_DATAXFER, ND_SET_AVX512F, 1457, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_HVM, ND_EXT_E6, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_h, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2348 Instruction:"VPMOVSQW Wf{K}{z},aKq,Vn" Encoding:"evex m:2 p:2 l:x w:0 0x24 /r"/"MAR"
    {
        ND_INS_VPMOVSQW, ND_CAT_DATAXFER, ND_SET_AVX512F, 1458, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_QVM, ND_EXT_E6, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_f, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2349 Instruction:"VPMOVSWB Wh{K}{z},aKq,Vn" Encoding:"evex m:2 p:2 l:x w:0 0x20 /r"/"MAR"
    {
        ND_INS_VPMOVSWB, ND_CAT_DATAXFER, ND_SET_AVX512BW, 1459, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_HVM, ND_EXT_E6, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_h, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2350 Instruction:"VPMOVSXBD Vn{K}{z},aKq,Wf" Encoding:"evex m:2 p:1 l:x w:i 0x21 /r"/"RAM"
    {
        ND_INS_VPMOVSXBD, ND_CAT_DATAXFER, ND_SET_AVX512F, 1460, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_QVM, ND_EXT_E5, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_f, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2351 Instruction:"VPMOVSXBD Vdq,Wd" Encoding:"vex m:2 p:1 l:0 w:i 0x21 /r"/"RM"
    {
        ND_INS_VPMOVSXBD, ND_CAT_AVX, ND_SET_AVX, 1460, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2352 Instruction:"VPMOVSXBD Vqq,Wq" Encoding:"vex m:2 p:1 l:1 w:i 0x21 /r"/"RM"
    {
        ND_INS_VPMOVSXBD, ND_CAT_AVX2, ND_SET_AVX2, 1460, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_qq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2353 Instruction:"VPMOVSXBQ Vn{K}{z},aKq,We" Encoding:"evex m:2 p:1 l:x w:i 0x22 /r"/"RAM"
    {
        ND_INS_VPMOVSXBQ, ND_CAT_DATAXFER, ND_SET_AVX512F, 1461, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_OVM, ND_EXT_E5, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_e, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2354 Instruction:"VPMOVSXBQ Vdq,Ww" Encoding:"vex m:2 p:1 l:0 w:i 0x22 /r"/"RM"
    {
        ND_INS_VPMOVSXBQ, ND_CAT_AVX, ND_SET_AVX, 1461, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2355 Instruction:"VPMOVSXBQ Vqq,Wd" Encoding:"vex m:2 p:1 l:1 w:i 0x22 /r"/"RM"
    {
        ND_INS_VPMOVSXBQ, ND_CAT_AVX2, ND_SET_AVX2, 1461, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_qq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2356 Instruction:"VPMOVSXBW Vn{K}{z},aKq,Wh" Encoding:"evex m:2 p:1 l:x w:i 0x20 /r"/"RAM"
    {
        ND_INS_VPMOVSXBW, ND_CAT_DATAXFER, ND_SET_AVX512BW, 1462, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_HVM, ND_EXT_E5, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_h, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2357 Instruction:"VPMOVSXBW Vdq,Wq" Encoding:"vex m:2 p:1 l:0 w:i 0x20 /r"/"RM"
    {
        ND_INS_VPMOVSXBW, ND_CAT_AVX, ND_SET_AVX, 1462, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2358 Instruction:"VPMOVSXBW Vqq,Wdq" Encoding:"vex m:2 p:1 l:1 w:i 0x20 /r"/"RM"
    {
        ND_INS_VPMOVSXBW, ND_CAT_AVX2, ND_SET_AVX2, 1462, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_qq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2359 Instruction:"VPMOVSXDQ Vn{K}{z},aKq,Wh" Encoding:"evex m:2 p:1 l:x w:0 0x25 /r"/"RAM"
    {
        ND_INS_VPMOVSXDQ, ND_CAT_DATAXFER, ND_SET_AVX512F, 1463, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_HVM, ND_EXT_E5, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_h, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2360 Instruction:"VPMOVSXDQ Vdq,Wq" Encoding:"vex m:2 p:1 l:0 w:i 0x25 /r"/"RM"
    {
        ND_INS_VPMOVSXDQ, ND_CAT_AVX, ND_SET_AVX, 1463, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2361 Instruction:"VPMOVSXDQ Vqq,Wdq" Encoding:"vex m:2 p:1 l:1 w:i 0x25 /r"/"RM"
    {
        ND_INS_VPMOVSXDQ, ND_CAT_AVX2, ND_SET_AVX2, 1463, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_qq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2362 Instruction:"VPMOVSXWD Vn{K}{z},aKq,Wh" Encoding:"evex m:2 p:1 l:x w:i 0x23 /r"/"RAM"
    {
        ND_INS_VPMOVSXWD, ND_CAT_DATAXFER, ND_SET_AVX512F, 1464, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_HVM, ND_EXT_E5, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_h, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2363 Instruction:"VPMOVSXWD Vdq,Wq" Encoding:"vex m:2 p:1 l:0 w:i 0x23 /r"/"RM"
    {
        ND_INS_VPMOVSXWD, ND_CAT_AVX, ND_SET_AVX, 1464, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2364 Instruction:"VPMOVSXWD Vqq,Wdq" Encoding:"vex m:2 p:1 l:1 w:i 0x23 /r"/"RM"
    {
        ND_INS_VPMOVSXWD, ND_CAT_AVX2, ND_SET_AVX2, 1464, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_qq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2365 Instruction:"VPMOVSXWQ Vn{K}{z},aKq,Wf" Encoding:"evex m:2 p:1 l:x w:i 0x24 /r"/"RAM"
    {
        ND_INS_VPMOVSXWQ, ND_CAT_DATAXFER, ND_SET_AVX512F, 1465, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_QVM, ND_EXT_E5, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_f, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2366 Instruction:"VPMOVSXWQ Vdq,Wd" Encoding:"vex m:2 p:1 l:0 w:i 0x24 /r"/"RM"
    {
        ND_INS_VPMOVSXWQ, ND_CAT_AVX, ND_SET_AVX, 1465, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2367 Instruction:"VPMOVSXWQ Vqq,Wq" Encoding:"vex m:2 p:1 l:1 w:i 0x24 /r"/"RM"
    {
        ND_INS_VPMOVSXWQ, ND_CAT_AVX2, ND_SET_AVX2, 1465, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_qq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2368 Instruction:"VPMOVUSDB Wf{K}{z},aKq,Vn" Encoding:"evex m:2 p:2 l:x w:0 0x11 /r"/"MAR"
    {
        ND_INS_VPMOVUSDB, ND_CAT_DATAXFER, ND_SET_AVX512F, 1466, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_QVM, ND_EXT_E6, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_f, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2369 Instruction:"VPMOVUSDW Wh{K}{z},aKq,Vn" Encoding:"evex m:2 p:2 l:x w:0 0x13 /r"/"MAR"
    {
        ND_INS_VPMOVUSDW, ND_CAT_DATAXFER, ND_SET_AVX512F, 1467, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_HVM, ND_EXT_E6, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_h, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2370 Instruction:"VPMOVUSQB We{K}{z},aKq,Vn" Encoding:"evex m:2 p:2 l:x w:0 0x12 /r"/"MAR"
    {
        ND_INS_VPMOVUSQB, ND_CAT_DATAXFER, ND_SET_AVX512F, 1468, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_OVM, ND_EXT_E6, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_e, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2371 Instruction:"VPMOVUSQD Wh{K}{z},aKq,Vn" Encoding:"evex m:2 p:2 l:x w:0 0x15 /r"/"MAR"
    {
        ND_INS_VPMOVUSQD, ND_CAT_DATAXFER, ND_SET_AVX512F, 1469, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_HVM, ND_EXT_E6, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_h, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2372 Instruction:"VPMOVUSQW Wf{K}{z},aKq,Vn" Encoding:"evex m:2 p:2 l:x w:0 0x14 /r"/"MAR"
    {
        ND_INS_VPMOVUSQW, ND_CAT_DATAXFER, ND_SET_AVX512F, 1470, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_QVM, ND_EXT_E6, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_f, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2373 Instruction:"VPMOVUSWB Wh{K}{z},aKq,Vn" Encoding:"evex m:2 p:2 l:x w:0 0x10 /r"/"MAR"
    {
        ND_INS_VPMOVUSWB, ND_CAT_DATAXFER, ND_SET_AVX512BW, 1471, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_HVM, ND_EXT_E6, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_h, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2374 Instruction:"VPMOVW2M rKq,Un" Encoding:"evex m:2 p:2 l:x w:1 0x29 /r:reg"/"RM"
    {
        ND_INS_VPMOVW2M, ND_CAT_DATAXFER, ND_SET_AVX512BW, 1472, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_E7NM, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_U, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2375 Instruction:"VPMOVWB Wh{K}{z},aKq,Vn" Encoding:"evex m:2 p:2 l:x w:0 0x30 /r"/"MAR"
    {
        ND_INS_VPMOVWB, ND_CAT_DATAXFER, ND_SET_AVX512BW, 1473, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_HVM, ND_EXT_E6, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_W, ND_OPS_h, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2376 Instruction:"VPMOVZXBD Vn{K}{z},aKq,Wf" Encoding:"evex m:2 p:1 l:x w:i 0x31 /r"/"RAM"
    {
        ND_INS_VPMOVZXBD, ND_CAT_DATAXFER, ND_SET_AVX512F, 1474, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_QVM, ND_EXT_E5, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_f, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2377 Instruction:"VPMOVZXBD Vdq,Wd" Encoding:"vex m:2 p:1 l:0 w:i 0x31 /r"/"RM"
    {
        ND_INS_VPMOVZXBD, ND_CAT_AVX, ND_SET_AVX, 1474, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2378 Instruction:"VPMOVZXBD Vqq,Wq" Encoding:"vex m:2 p:1 l:1 w:i 0x31 /r"/"RM"
    {
        ND_INS_VPMOVZXBD, ND_CAT_AVX2, ND_SET_AVX2, 1474, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_qq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2379 Instruction:"VPMOVZXBQ Vn{K}{z},aKq,We" Encoding:"evex m:2 p:1 l:x w:i 0x32 /r"/"RAM"
    {
        ND_INS_VPMOVZXBQ, ND_CAT_DATAXFER, ND_SET_AVX512F, 1475, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_OVM, ND_EXT_E5, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_e, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2380 Instruction:"VPMOVZXBQ Vdq,Ww" Encoding:"vex m:2 p:1 l:0 w:i 0x32 /r"/"RM"
    {
        ND_INS_VPMOVZXBQ, ND_CAT_AVX, ND_SET_AVX, 1475, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_w, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2381 Instruction:"VPMOVZXBQ Vqq,Wd" Encoding:"vex m:2 p:1 l:1 w:i 0x32 /r"/"RM"
    {
        ND_INS_VPMOVZXBQ, ND_CAT_AVX2, ND_SET_AVX2, 1475, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_qq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2382 Instruction:"VPMOVZXBW Vn{K}{z},aKq,Wh" Encoding:"evex m:2 p:1 l:x w:i 0x30 /r"/"RAM"
    {
        ND_INS_VPMOVZXBW, ND_CAT_DATAXFER, ND_SET_AVX512BW, 1476, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_HVM, ND_EXT_E5, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_h, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2383 Instruction:"VPMOVZXBW Vdq,Wq" Encoding:"vex m:2 p:1 l:0 w:i 0x30 /r"/"RM"
    {
        ND_INS_VPMOVZXBW, ND_CAT_AVX, ND_SET_AVX, 1476, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2384 Instruction:"VPMOVZXBW Vqq,Wdq" Encoding:"vex m:2 p:1 l:1 w:i 0x30 /r"/"RM"
    {
        ND_INS_VPMOVZXBW, ND_CAT_AVX2, ND_SET_AVX2, 1476, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_qq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2385 Instruction:"VPMOVZXDQ Vn{K}{z},aKq,Wh" Encoding:"evex m:2 p:1 l:x w:0 0x35 /r"/"RAM"
    {
        ND_INS_VPMOVZXDQ, ND_CAT_DATAXFER, ND_SET_AVX512F, 1477, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_HVM, ND_EXT_E5, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_h, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2386 Instruction:"VPMOVZXDQ Vdq,Wq" Encoding:"vex m:2 p:1 l:0 w:i 0x35 /r"/"RM"
    {
        ND_INS_VPMOVZXDQ, ND_CAT_AVX, ND_SET_AVX, 1477, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2387 Instruction:"VPMOVZXDQ Vqq,Wdq" Encoding:"vex m:2 p:1 l:1 w:i 0x35 /r"/"RM"
    {
        ND_INS_VPMOVZXDQ, ND_CAT_AVX2, ND_SET_AVX2, 1477, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_qq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2388 Instruction:"VPMOVZXWD Vn{K}{z},aKq,Wh" Encoding:"evex m:2 p:1 l:x w:i 0x33 /r"/"RAM"
    {
        ND_INS_VPMOVZXWD, ND_CAT_DATAXFER, ND_SET_AVX512F, 1478, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_HVM, ND_EXT_E5, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_h, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2389 Instruction:"VPMOVZXWD Vdq,Wq" Encoding:"vex m:2 p:1 l:0 w:i 0x33 /r"/"RM"
    {
        ND_INS_VPMOVZXWD, ND_CAT_AVX, ND_SET_AVX, 1478, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2390 Instruction:"VPMOVZXWD Vqq,Wdq" Encoding:"vex m:2 p:1 l:1 w:i 0x33 /r"/"RM"
    {
        ND_INS_VPMOVZXWD, ND_CAT_AVX2, ND_SET_AVX2, 1478, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_qq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2391 Instruction:"VPMOVZXWQ Vn{K}{z},aKq,Wf" Encoding:"evex m:2 p:1 l:x w:i 0x34 /r"/"RAM"
    {
        ND_INS_VPMOVZXWQ, ND_CAT_DATAXFER, ND_SET_AVX512F, 1479, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_QVM, ND_EXT_E5, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_f, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2392 Instruction:"VPMOVZXWQ Vdq,Wd" Encoding:"vex m:2 p:1 l:0 w:i 0x34 /r"/"RM"
    {
        ND_INS_VPMOVZXWQ, ND_CAT_AVX, ND_SET_AVX, 1479, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_d, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2393 Instruction:"VPMOVZXWQ Vqq,Wq" Encoding:"vex m:2 p:1 l:1 w:i 0x34 /r"/"RM"
    {
        ND_INS_VPMOVZXWQ, ND_CAT_AVX2, ND_SET_AVX2, 1479, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_qq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2394 Instruction:"VPMULDQ Vn{K}{z},aKq,Hn,Wn|B64" Encoding:"evex m:2 p:1 l:x w:1 0x28 /r"/"RAVM"
    {
        ND_INS_VPMULDQ, ND_CAT_AVX512, ND_SET_AVX512F, 1480, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2395 Instruction:"VPMULDQ Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:i 0x28 /r"/"RVM"
    {
        ND_INS_VPMULDQ, ND_CAT_AVX, ND_SET_AVX, 1480, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2396 Instruction:"VPMULHRSW Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:2 p:1 l:x w:i 0x0B /r"/"RAVM"
    {
        ND_INS_VPMULHRSW, ND_CAT_AVX512, ND_SET_AVX512BW, 1481, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2397 Instruction:"VPMULHRSW Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:i 0x0B /r"/"RVM"
    {
        ND_INS_VPMULHRSW, ND_CAT_AVX, ND_SET_AVX, 1481, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2398 Instruction:"VPMULHUW Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:1 p:1 l:x w:i 0xE4 /r"/"RAVM"
    {
        ND_INS_VPMULHUW, ND_CAT_AVX512, ND_SET_AVX512BW, 1482, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2399 Instruction:"VPMULHUW Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0xE4 /r"/"RVM"
    {
        ND_INS_VPMULHUW, ND_CAT_AVX, ND_SET_AVX, 1482, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2400 Instruction:"VPMULHW Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:1 p:1 l:x w:i 0xE5 /r"/"RAVM"
    {
        ND_INS_VPMULHW, ND_CAT_AVX512, ND_SET_AVX512BW, 1483, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2401 Instruction:"VPMULHW Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0xE5 /r"/"RVM"
    {
        ND_INS_VPMULHW, ND_CAT_AVX, ND_SET_AVX, 1483, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2402 Instruction:"VPMULLD Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:2 p:1 l:x w:0 0x40 /r"/"RAVM"
    {
        ND_INS_VPMULLD, ND_CAT_AVX512, ND_SET_AVX512F, 1484, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2403 Instruction:"VPMULLD Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:i 0x40 /r"/"RVM"
    {
        ND_INS_VPMULLD, ND_CAT_AVX, ND_SET_AVX, 1484, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2404 Instruction:"VPMULLQ Vn{K}{z},aKq,Hn,Wn|B64" Encoding:"evex m:2 p:1 l:x w:1 0x40 /r"/"RAVM"
    {
        ND_INS_VPMULLQ, ND_CAT_AVX512, ND_SET_AVX512DQ, 1485, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2405 Instruction:"VPMULLW Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:1 p:1 l:x w:i 0xD5 /r"/"RAVM"
    {
        ND_INS_VPMULLW, ND_CAT_AVX512, ND_SET_AVX512BW, 1486, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2406 Instruction:"VPMULLW Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0xD5 /r"/"RVM"
    {
        ND_INS_VPMULLW, ND_CAT_AVX, ND_SET_AVX, 1486, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2407 Instruction:"VPMULTISHIFTQB Vn{K}{z},aKq,Hn,Wn|B64" Encoding:"evex m:2 p:1 l:x w:1 0x83 /r"/"RAVM"
    {
        ND_INS_VPMULTISHIFTQB, ND_CAT_AVX512VBMI, ND_SET_AVX512VBMI, 1487, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512VBMI, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2408 Instruction:"VPMULUDQ Vn{K}{z},aKq,Hn,Wn|B64" Encoding:"evex m:1 p:1 l:x w:1 0xF4 /r"/"RAVM"
    {
        ND_INS_VPMULUDQ, ND_CAT_AVX512, ND_SET_AVX512F, 1488, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2409 Instruction:"VPMULUDQ Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0xF4 /r"/"RVM"
    {
        ND_INS_VPMULUDQ, ND_CAT_AVX, ND_SET_AVX, 1488, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2410 Instruction:"VPOPCNTB Vn{K}{z},aKq,Wn" Encoding:"evex m:2 p:1 l:x w:0 0x54 /r"/"RAM"
    {
        ND_INS_VPOPCNTB, ND_CAT_VPOPCNT, ND_SET_AVX512BITALG, 1489, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_FVM, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BITALG, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2411 Instruction:"VPOPCNTD Vn{K}{z},aKq,Wn|B32" Encoding:"evex m:2 p:1 l:x w:0 0x55 /r"/"RAM"
    {
        ND_INS_VPOPCNTD, ND_CAT_VPOPCNT, ND_SET_AVX512VPOPCNTDQ, 1490, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512VPOPCNTDQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2412 Instruction:"VPOPCNTQ Vn{K}{z},aKq,Wn|B64" Encoding:"evex m:2 p:1 l:x w:1 0x55 /r"/"RAM"
    {
        ND_INS_VPOPCNTQ, ND_CAT_VPOPCNT, ND_SET_AVX512VPOPCNTDQ, 1491, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512VPOPCNTDQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2413 Instruction:"VPOPCNTW Vn{K}{z},aKq,Wn" Encoding:"evex m:2 p:1 l:x w:1 0x54 /r"/"RAM"
    {
        ND_INS_VPOPCNTW, ND_CAT_VPOPCNT, ND_SET_AVX512BITALG, 1492, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(3, 0), ND_TUPLE_FVM, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BITALG, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2414 Instruction:"VPOR Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0xEB /r"/"RVM"
    {
        ND_INS_VPOR, ND_CAT_LOGICAL, ND_SET_AVX, 1493, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2415 Instruction:"VPORD Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:1 p:1 l:x w:0 0xEB /r"/"RAVM"
    {
        ND_INS_VPORD, ND_CAT_LOGICAL, ND_SET_AVX512F, 1494, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2416 Instruction:"VPORQ Vn{K}{z},aKq,Hn,Wn|B64" Encoding:"evex m:1 p:1 l:x w:1 0xEB /r"/"RAVM"
    {
        ND_INS_VPORQ, ND_CAT_LOGICAL, ND_SET_AVX512F, 1495, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2417 Instruction:"VPPERM Vx,Hx,Wx,Lx" Encoding:"xop m:8 w:0 0xA3 /r is4"/"RVML"
    {
        ND_INS_VPPERM, ND_CAT_XOP, ND_SET_XOP, 1496, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2418 Instruction:"VPPERM Vx,Hx,Lx,Wx" Encoding:"xop m:8 w:1 0xA3 /r is4"/"RVLM"
    {
        ND_INS_VPPERM, ND_CAT_XOP, ND_SET_XOP, 1496, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_L, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2419 Instruction:"VPROLD Hn{K}{z},aKq,Wn|B32,Ib" Encoding:"evex m:1 p:1 l:x w:0 0x72 /1 ib"/"VAMI"
    {
        ND_INS_VPROLD, ND_CAT_AVX512, ND_SET_AVX512F, 1497, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2420 Instruction:"VPROLQ Hn{K}{z},aKq,Wn|B64,Ib" Encoding:"evex m:1 p:1 l:x w:1 0x72 /1 ib"/"VAMI"
    {
        ND_INS_VPROLQ, ND_CAT_AVX512, ND_SET_AVX512F, 1498, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2421 Instruction:"VPROLVD Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:2 p:1 l:x w:0 0x15 /r"/"RAVM"
    {
        ND_INS_VPROLVD, ND_CAT_AVX512, ND_SET_AVX512F, 1499, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2422 Instruction:"VPROLVQ Vn{K}{z},aKq,Hn,Wn|B64" Encoding:"evex m:2 p:1 l:x w:1 0x15 /r"/"RAVM"
    {
        ND_INS_VPROLVQ, ND_CAT_AVX512, ND_SET_AVX512F, 1500, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2423 Instruction:"VPRORD Hn{K}{z},aKq,Wn|B32,Ib" Encoding:"evex m:1 p:1 l:x w:0 0x72 /0 ib"/"VAMI"
    {
        ND_INS_VPRORD, ND_CAT_AVX512, ND_SET_AVX512F, 1501, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2424 Instruction:"VPRORQ Hn{K}{z},aKq,Wn|B64,Ib" Encoding:"evex m:1 p:1 l:x w:1 0x72 /0 ib"/"VAMI"
    {
        ND_INS_VPRORQ, ND_CAT_AVX512, ND_SET_AVX512F, 1502, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2425 Instruction:"VPRORVD Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:2 p:1 l:x w:0 0x14 /r"/"RAVM"
    {
        ND_INS_VPRORVD, ND_CAT_AVX512, ND_SET_AVX512F, 1503, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2426 Instruction:"VPRORVQ Vn{K}{z},aKq,Hn,Wn|B64" Encoding:"evex m:2 p:1 l:x w:1 0x14 /r"/"RAVM"
    {
        ND_INS_VPRORVQ, ND_CAT_AVX512, ND_SET_AVX512F, 1504, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2427 Instruction:"VPROTB Vdq,Wdq,Ib" Encoding:"xop m:8 0xC0 /r ib"/"RMI"
    {
        ND_INS_VPROTB, ND_CAT_XOP, ND_SET_XOP, 1505, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2428 Instruction:"VPROTB Vdq,Wdq,Hdq" Encoding:"xop m:9 w:0 0x90 /r"/"RMV"
    {
        ND_INS_VPROTB, ND_CAT_XOP, ND_SET_XOP, 1505, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2429 Instruction:"VPROTB Vdq,Hdq,Wdq" Encoding:"xop m:9 w:1 0x90 /r"/"RVM"
    {
        ND_INS_VPROTB, ND_CAT_XOP, ND_SET_XOP, 1505, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2430 Instruction:"VPROTD Vdq,Wdq,Ib" Encoding:"xop m:8 0xC2 /r ib"/"RMI"
    {
        ND_INS_VPROTD, ND_CAT_XOP, ND_SET_XOP, 1506, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2431 Instruction:"VPROTD Vdq,Wdq,Hdq" Encoding:"xop m:9 w:0 0x92 /r"/"RMV"
    {
        ND_INS_VPROTD, ND_CAT_XOP, ND_SET_XOP, 1506, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2432 Instruction:"VPROTD Vdq,Hdq,Wdq" Encoding:"xop m:9 w:1 0x92 /r"/"RVM"
    {
        ND_INS_VPROTD, ND_CAT_XOP, ND_SET_XOP, 1506, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2433 Instruction:"VPROTQ Vdq,Wdq,Ib" Encoding:"xop m:8 0xC3 /r ib"/"RMI"
    {
        ND_INS_VPROTQ, ND_CAT_XOP, ND_SET_XOP, 1507, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2434 Instruction:"VPROTQ Vdq,Wdq,Hdq" Encoding:"xop m:9 w:0 0x93 /r"/"RMV"
    {
        ND_INS_VPROTQ, ND_CAT_XOP, ND_SET_XOP, 1507, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2435 Instruction:"VPROTQ Vdq,Hdq,Wdq" Encoding:"xop m:9 w:1 0x93 /r"/"RVM"
    {
        ND_INS_VPROTQ, ND_CAT_XOP, ND_SET_XOP, 1507, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2436 Instruction:"VPROTW Vdq,Wdq,Ib" Encoding:"xop m:8 0xC1 /r ib"/"RMI"
    {
        ND_INS_VPROTW, ND_CAT_XOP, ND_SET_XOP, 1508, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2437 Instruction:"VPROTW Vdq,Wdq,Hdq" Encoding:"xop m:9 w:0 0x91 /r"/"RMV"
    {
        ND_INS_VPROTW, ND_CAT_XOP, ND_SET_XOP, 1508, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2438 Instruction:"VPROTW Vdq,Hdq,Wdq" Encoding:"xop m:9 w:1 0x91 /r"/"RVM"
    {
        ND_INS_VPROTW, ND_CAT_XOP, ND_SET_XOP, 1508, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2439 Instruction:"VPSADBW Vn,Hn,Wn" Encoding:"evex m:1 p:1 l:x w:i 0xF6 /r"/"RVM"
    {
        ND_INS_VPSADBW, ND_CAT_AVX512, ND_SET_AVX512BW, 1509, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), ND_TUPLE_FVM, ND_EXT_E4NFnb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2440 Instruction:"VPSADBW Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0xF6 /r"/"RVM"
    {
        ND_INS_VPSADBW, ND_CAT_AVX, ND_SET_AVX, 1509, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2441 Instruction:"VPSCATTERDD Mvm32n{K},aKq,Vn" Encoding:"evex m:2 p:1 l:x w:0 0xA0 /r:mem vsib"/"MAR"
    {
        ND_INS_VPSCATTERDD, ND_CAT_SCATTER, ND_SET_AVX512F, 1510, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E12, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MMASK|ND_FLAG_MODRM|ND_FLAG_VSIB|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_vm32n, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:2442 Instruction:"VPSCATTERDQ Mvm32h{K},aKq,Vn" Encoding:"evex m:2 p:1 l:x w:1 0xA0 /r:mem vsib"/"MAR"
    {
        ND_INS_VPSCATTERDQ, ND_CAT_SCATTER, ND_SET_AVX512F, 1511, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E12, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MMASK|ND_FLAG_MODRM|ND_FLAG_VSIB|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_vm32h, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:2443 Instruction:"VPSCATTERQD Mvm64n{K},aKq,Vh" Encoding:"evex m:2 p:1 l:x w:0 0xA1 /r:mem vsib"/"MAR"
    {
        ND_INS_VPSCATTERQD, ND_CAT_SCATTER, ND_SET_AVX512F, 1512, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E12, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MMASK|ND_FLAG_MODRM|ND_FLAG_VSIB|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_vm64n, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_h, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:2444 Instruction:"VPSCATTERQQ Mvm64n{K},aKq,Vn" Encoding:"evex m:2 p:1 l:x w:1 0xA1 /r:mem vsib"/"MAR"
    {
        ND_INS_VPSCATTERQQ, ND_CAT_SCATTER, ND_SET_AVX512F, 1513, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E12, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MMASK|ND_FLAG_MODRM|ND_FLAG_VSIB|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_vm64n, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:2445 Instruction:"VPSHAB Vdq,Wdq,Hdq" Encoding:"xop m:9 w:0 0x98 /r"/"RMV"
    {
        ND_INS_VPSHAB, ND_CAT_XOP, ND_SET_XOP, 1514, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2446 Instruction:"VPSHAB Vdq,Hdq,Wdq" Encoding:"xop m:9 w:1 0x98 /r"/"RVM"
    {
        ND_INS_VPSHAB, ND_CAT_XOP, ND_SET_XOP, 1514, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2447 Instruction:"VPSHAD Vdq,Wdq,Hdq" Encoding:"xop m:9 w:0 0x9A /r"/"RMV"
    {
        ND_INS_VPSHAD, ND_CAT_XOP, ND_SET_XOP, 1515, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2448 Instruction:"VPSHAD Vdq,Hdq,Wdq" Encoding:"xop m:9 w:1 0x9A /r"/"RVM"
    {
        ND_INS_VPSHAD, ND_CAT_XOP, ND_SET_XOP, 1515, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2449 Instruction:"VPSHAQ Vdq,Wdq,Hdq" Encoding:"xop m:9 w:0 0x9B /r"/"RMV"
    {
        ND_INS_VPSHAQ, ND_CAT_XOP, ND_SET_XOP, 1516, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2450 Instruction:"VPSHAQ Vdq,Hdq,Wdq" Encoding:"xop m:9 w:1 0x9B /r"/"RVM"
    {
        ND_INS_VPSHAQ, ND_CAT_XOP, ND_SET_XOP, 1516, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2451 Instruction:"VPSHAW Vdq,Wdq,Hdq" Encoding:"xop m:9 w:0 0x99 /r"/"RMV"
    {
        ND_INS_VPSHAW, ND_CAT_XOP, ND_SET_XOP, 1517, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2452 Instruction:"VPSHAW Vdq,Hdq,Wdq" Encoding:"xop m:9 w:1 0x99 /r"/"RVM"
    {
        ND_INS_VPSHAW, ND_CAT_XOP, ND_SET_XOP, 1517, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2453 Instruction:"VPSHLB Vdq,Wdq,Hdq" Encoding:"xop m:9 w:0 0x94 /r"/"RMV"
    {
        ND_INS_VPSHLB, ND_CAT_XOP, ND_SET_XOP, 1518, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2454 Instruction:"VPSHLB Vdq,Hdq,Wdq" Encoding:"xop m:9 w:1 0x94 /r"/"RVM"
    {
        ND_INS_VPSHLB, ND_CAT_XOP, ND_SET_XOP, 1518, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2455 Instruction:"VPSHLB Vdq,Hdq,Wdq" Encoding:"xop m:9 w:1 0x95 /r"/"RVM"
    {
        ND_INS_VPSHLB, ND_CAT_XOP, ND_SET_XOP, 1518, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2456 Instruction:"VPSHLB Vdq,Hdq,Wdq" Encoding:"xop m:9 w:1 0x96 /r"/"RVM"
    {
        ND_INS_VPSHLB, ND_CAT_XOP, ND_SET_XOP, 1518, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2457 Instruction:"VPSHLD Vdq,Wdq,Hdq" Encoding:"xop m:9 w:0 0x96 /r"/"RMV"
    {
        ND_INS_VPSHLD, ND_CAT_XOP, ND_SET_XOP, 1519, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2458 Instruction:"VPSHLDD Vn{K}{z},aKq,Hn,Wn|B32,Ib" Encoding:"evex m:3 p:1 l:x w:0 0x71 /r ib"/"RAVMI"
    {
        ND_INS_VPSHLDD, ND_CAT_AVX512VBMI, ND_SET_AVX512VBMI2, 1520, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(5, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512VBMI2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2459 Instruction:"VPSHLDQ Vn{K}{z},aKq,Hn,Wn|B64,Ib" Encoding:"evex m:3 p:1 l:x w:1 0x71 /r ib"/"RAVMI"
    {
        ND_INS_VPSHLDQ, ND_CAT_AVX512VBMI, ND_SET_AVX512VBMI2, 1521, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(5, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512VBMI2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2460 Instruction:"VPSHLDVD Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:2 p:1 l:x w:0 0x71 /r"/"RAVM"
    {
        ND_INS_VPSHLDVD, ND_CAT_AVX512VBMI, ND_SET_AVX512VBMI2, 1522, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512VBMI2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2461 Instruction:"VPSHLDVQ Vn{K}{z},aKq,Hn,Wn|B64" Encoding:"evex m:2 p:1 l:x w:1 0x71 /r"/"RAVM"
    {
        ND_INS_VPSHLDVQ, ND_CAT_AVX512VBMI, ND_SET_AVX512VBMI2, 1523, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512VBMI2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2462 Instruction:"VPSHLDVW Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:2 p:1 l:x w:1 0x70 /r"/"RAVM"
    {
        ND_INS_VPSHLDVW, ND_CAT_AVX512VBMI, ND_SET_AVX512VBMI2, 1524, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512VBMI2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2463 Instruction:"VPSHLDW Vn{K}{z},aKq,Hn,Wn,Ib" Encoding:"evex m:3 p:1 l:x w:1 0x70 /r ib"/"RAVMI"
    {
        ND_INS_VPSHLDW, ND_CAT_AVX512VBMI, ND_SET_AVX512VBMI2, 1525, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(5, 0), ND_TUPLE_FVM, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512VBMI2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2464 Instruction:"VPSHLQ Vdq,Wdq,Hdq" Encoding:"xop m:9 w:0 0x97 /r"/"RMV"
    {
        ND_INS_VPSHLQ, ND_CAT_XOP, ND_SET_XOP, 1526, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2465 Instruction:"VPSHLQ Vdq,Hdq,Wdq" Encoding:"xop m:9 w:1 0x97 /r"/"RVM"
    {
        ND_INS_VPSHLQ, ND_CAT_XOP, ND_SET_XOP, 1526, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2466 Instruction:"VPSHLW Vdq,Wdq,Hdq" Encoding:"xop m:9 w:0 0x95 /r"/"RMV"
    {
        ND_INS_VPSHLW, ND_CAT_XOP, ND_SET_XOP, 1527, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_XOP, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2467 Instruction:"VPSHRDD Vn{K}{z},aKq,Hn,Wn|B32,Ib" Encoding:"evex m:3 p:1 l:x w:0 0x73 /r ib"/"RAVMI"
    {
        ND_INS_VPSHRDD, ND_CAT_AVX512VBMI, ND_SET_AVX512VBMI2, 1528, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(5, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512VBMI2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2468 Instruction:"VPSHRDQ Vn{K}{z},aKq,Hn,Wn|B64,Ib" Encoding:"evex m:3 p:1 l:x w:1 0x73 /r ib"/"RAVMI"
    {
        ND_INS_VPSHRDQ, ND_CAT_AVX512VBMI, ND_SET_AVX512VBMI2, 1529, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(5, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512VBMI2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2469 Instruction:"VPSHRDVD Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:2 p:1 l:x w:0 0x73 /r"/"RAVM"
    {
        ND_INS_VPSHRDVD, ND_CAT_AVX512VBMI, ND_SET_AVX512VBMI2, 1530, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512VBMI2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2470 Instruction:"VPSHRDVQ Vn{K}{z},aKq,Hn,Wn|B64" Encoding:"evex m:2 p:1 l:x w:1 0x73 /r"/"RAVM"
    {
        ND_INS_VPSHRDVQ, ND_CAT_AVX512VBMI, ND_SET_AVX512VBMI2, 1531, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512VBMI2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2471 Instruction:"VPSHRDVW Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:2 p:1 l:x w:1 0x72 /r"/"RAVM"
    {
        ND_INS_VPSHRDVW, ND_CAT_AVX512VBMI, ND_SET_AVX512VBMI2, 1532, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512VBMI2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2472 Instruction:"VPSHRDW Vn{K}{z},aKq,Hn,Wn,Ib" Encoding:"evex m:3 p:1 l:x w:1 0x72 /r ib"/"RAVMI"
    {
        ND_INS_VPSHRDW, ND_CAT_AVX512VBMI, ND_SET_AVX512VBMI2, 1533, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(5, 0), ND_TUPLE_FVM, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512VBMI2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2473 Instruction:"VPSHUFB Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:2 p:1 l:x w:i 0x00 /r"/"RAVM"
    {
        ND_INS_VPSHUFB, ND_CAT_AVX512, ND_SET_AVX512BW, 1534, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4NFnb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2474 Instruction:"VPSHUFB Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:i 0x00 /r"/"RVM"
    {
        ND_INS_VPSHUFB, ND_CAT_AVX, ND_SET_AVX, 1534, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2475 Instruction:"VPSHUFBITQMB rK{K},aKq,Hn,Wn" Encoding:"evex m:2 p:1 l:x w:0 0x8F /r"/"RAVM"
    {
        ND_INS_VPSHUFBITQMB, ND_CAT_AVX512VBMI, ND_SET_AVX512BITALG, 1535, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BITALG, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2476 Instruction:"VPSHUFD Vn{K}{z},aKq,Wn|B32,Ib" Encoding:"evex m:1 p:1 l:x w:0 0x70 /r ib"/"RAMI"
    {
        ND_INS_VPSHUFD, ND_CAT_AVX512, ND_SET_AVX512F, 1536, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2477 Instruction:"VPSHUFD Vx,Wx,Ib" Encoding:"vex m:1 p:1 l:x w:i 0x70 /r ib"/"RMI"
    {
        ND_INS_VPSHUFD, ND_CAT_AVX, ND_SET_AVX, 1536, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2478 Instruction:"VPSHUFHW Vn{K}{z},aKq,Wn,Ib" Encoding:"evex m:1 p:2 l:x w:i 0x70 /r ib"/"RAMI"
    {
        ND_INS_VPSHUFHW, ND_CAT_AVX512, ND_SET_AVX512BW, 1537, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4NFnb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2479 Instruction:"VPSHUFHW Vx,Wx,Ib" Encoding:"vex m:1 p:2 l:x w:i 0x70 /r ib"/"RMI"
    {
        ND_INS_VPSHUFHW, ND_CAT_AVX, ND_SET_AVX, 1537, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2480 Instruction:"VPSHUFLW Vn{K}{z},aKq,Wn,Ib" Encoding:"evex m:1 p:3 l:x w:i 0x70 /r ib"/"RAMI"
    {
        ND_INS_VPSHUFLW, ND_CAT_AVX512, ND_SET_AVX512BW, 1538, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4NFnb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2481 Instruction:"VPSHUFLW Vx,Wx,Ib" Encoding:"vex m:1 p:3 l:x w:i 0x70 /r ib"/"RMI"
    {
        ND_INS_VPSHUFLW, ND_CAT_AVX, ND_SET_AVX, 1538, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2482 Instruction:"VPSIGNB Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:i 0x08 /r"/"RVM"
    {
        ND_INS_VPSIGNB, ND_CAT_AVX, ND_SET_AVX, 1539, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2483 Instruction:"VPSIGND Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:i 0x0A /r"/"RVM"
    {
        ND_INS_VPSIGND, ND_CAT_AVX, ND_SET_AVX, 1540, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2484 Instruction:"VPSIGNW Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:i 0x09 /r"/"RVM"
    {
        ND_INS_VPSIGNW, ND_CAT_AVX, ND_SET_AVX, 1541, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2485 Instruction:"VPSLLD Hn{K}{z},aKq,Wn|B32,Ib" Encoding:"evex m:1 p:1 l:x w:0 0x72 /6 ib"/"VAMI"
    {
        ND_INS_VPSLLD, ND_CAT_AVX512, ND_SET_AVX512F, 1542, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2486 Instruction:"VPSLLD Vn{K}{z},aKq,Hn,Wdq" Encoding:"evex m:1 p:1 l:x w:0 0xF2 /r"/"RAVM"
    {
        ND_INS_VPSLLD, ND_CAT_AVX512, ND_SET_AVX512F, 1542, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_M128, ND_EXT_E4NFnb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2487 Instruction:"VPSLLD Hx,Ux,Ib" Encoding:"vex m:1 p:1 l:x w:i 0x72 /6:reg ib"/"VMI"
    {
        ND_INS_VPSLLD, ND_CAT_AVX, ND_SET_AVX, 1542, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_7, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_U, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2488 Instruction:"VPSLLD Vx,Hx,Wdq" Encoding:"vex m:1 p:1 l:x w:i 0xF2 /r"/"RVM"
    {
        ND_INS_VPSLLD, ND_CAT_AVX, ND_SET_AVX, 1542, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2489 Instruction:"VPSLLDQ Hn,Wn,Ib" Encoding:"evex m:1 p:1 l:x w:i 0x73 /7 ib"/"VMI"
    {
        ND_INS_VPSLLDQ, ND_CAT_AVX512, ND_SET_AVX512BW, 1543, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), ND_TUPLE_FVM, ND_EXT_E4NFnb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2490 Instruction:"VPSLLDQ Hx,Ux,Ib" Encoding:"vex m:1 p:1 l:x w:i 0x73 /7:reg ib"/"VMI"
    {
        ND_INS_VPSLLDQ, ND_CAT_AVX, ND_SET_AVX, 1543, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_7, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_U, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2491 Instruction:"VPSLLQ Hn{K}{z},aKq,Wn|B64,Ib" Encoding:"evex m:1 p:1 l:x w:1 0x73 /6 ib"/"VAMI"
    {
        ND_INS_VPSLLQ, ND_CAT_AVX512, ND_SET_AVX512F, 1544, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2492 Instruction:"VPSLLQ Vn{K}{z},aKq,Hn,Wdq" Encoding:"evex m:1 p:1 l:x w:1 0xF3 /r"/"RAVM"
    {
        ND_INS_VPSLLQ, ND_CAT_AVX512, ND_SET_AVX512F, 1544, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_M128, ND_EXT_E4NFnb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2493 Instruction:"VPSLLQ Hx,Ux,Ib" Encoding:"vex m:1 p:1 l:x w:i 0x73 /6:reg ib"/"VMI"
    {
        ND_INS_VPSLLQ, ND_CAT_AVX, ND_SET_AVX, 1544, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_7, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_U, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2494 Instruction:"VPSLLQ Vx,Hx,Wdq" Encoding:"vex m:1 p:1 l:x w:i 0xF3 /r"/"RVM"
    {
        ND_INS_VPSLLQ, ND_CAT_AVX, ND_SET_AVX, 1544, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2495 Instruction:"VPSLLVD Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:2 p:1 l:x w:0 0x47 /r"/"RAVM"
    {
        ND_INS_VPSLLVD, ND_CAT_AVX512, ND_SET_AVX512F, 1545, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2496 Instruction:"VPSLLVD Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:0 0x47 /r"/"RVM"
    {
        ND_INS_VPSLLVD, ND_CAT_AVX2, ND_SET_AVX2, 1545, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2497 Instruction:"VPSLLVQ Vn{K}{z},aKq,Hn,Wn|B64" Encoding:"evex m:2 p:1 l:x w:1 0x47 /r"/"RAVM"
    {
        ND_INS_VPSLLVQ, ND_CAT_AVX512, ND_SET_AVX512F, 1546, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2498 Instruction:"VPSLLVQ Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:1 0x47 /r"/"RVM"
    {
        ND_INS_VPSLLVQ, ND_CAT_AVX2, ND_SET_AVX2, 1546, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2499 Instruction:"VPSLLVW Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:2 p:1 l:x w:1 0x12 /r"/"RAVM"
    {
        ND_INS_VPSLLVW, ND_CAT_AVX512, ND_SET_AVX512BW, 1547, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2500 Instruction:"VPSLLW Hn{K}{z},aKq,Wn,Ib" Encoding:"evex m:1 p:1 l:x w:i 0x71 /6 ib"/"VAMI"
    {
        ND_INS_VPSLLW, ND_CAT_AVX512, ND_SET_AVX512BW, 1548, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2501 Instruction:"VPSLLW Vn{K}{z},aKq,Hn,Wdq" Encoding:"evex m:1 p:1 l:x w:i 0xF1 /r"/"RAVM"
    {
        ND_INS_VPSLLW, ND_CAT_AVX512, ND_SET_AVX512BW, 1548, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_M128, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2502 Instruction:"VPSLLW Hx,Ux,Ib" Encoding:"vex m:1 p:1 l:x w:i 0x71 /6:reg ib"/"VMI"
    {
        ND_INS_VPSLLW, ND_CAT_AVX, ND_SET_AVX, 1548, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_7, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_U, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2503 Instruction:"VPSLLW Vx,Hx,Wdq" Encoding:"vex m:1 p:1 l:x w:i 0xF1 /r"/"RVM"
    {
        ND_INS_VPSLLW, ND_CAT_AVX, ND_SET_AVX, 1548, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2504 Instruction:"VPSRAD Hn{K}{z},aKq,Wn|B32,Ib" Encoding:"evex m:1 p:1 l:x w:0 0x72 /4 ib"/"VAMI"
    {
        ND_INS_VPSRAD, ND_CAT_AVX512, ND_SET_AVX512F, 1549, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2505 Instruction:"VPSRAD Vn{K}{z},aKq,Hn,Wdq" Encoding:"evex m:1 p:1 l:x w:0 0xE2 /r"/"RAVM"
    {
        ND_INS_VPSRAD, ND_CAT_AVX512, ND_SET_AVX512F, 1549, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_M128, ND_EXT_E4NFnb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2506 Instruction:"VPSRAD Hx,Ux,Ib" Encoding:"vex m:1 p:1 l:x w:i 0x72 /4:reg ib"/"VMI"
    {
        ND_INS_VPSRAD, ND_CAT_AVX, ND_SET_AVX, 1549, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_7, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_U, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2507 Instruction:"VPSRAD Vx,Hx,Wdq" Encoding:"vex m:1 p:1 l:x w:i 0xE2 /r"/"RVM"
    {
        ND_INS_VPSRAD, ND_CAT_AVX, ND_SET_AVX, 1549, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2508 Instruction:"VPSRAQ Hn{K}{z},aKq,Wn|B64,Ib" Encoding:"evex m:1 p:1 l:x w:1 0x72 /4 ib"/"VAMI"
    {
        ND_INS_VPSRAQ, ND_CAT_AVX512, ND_SET_AVX512F, 1550, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2509 Instruction:"VPSRAQ Vn{K}{z},aKq,Hn,Wdq" Encoding:"evex m:1 p:1 l:x w:1 0xE2 /r"/"RAVM"
    {
        ND_INS_VPSRAQ, ND_CAT_AVX512, ND_SET_AVX512F, 1550, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_M128, ND_EXT_E4NFnb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2510 Instruction:"VPSRAVD Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:2 p:1 l:x w:0 0x46 /r"/"RAVM"
    {
        ND_INS_VPSRAVD, ND_CAT_AVX512, ND_SET_AVX512F, 1551, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2511 Instruction:"VPSRAVD Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:0 0x46 /r"/"RVM"
    {
        ND_INS_VPSRAVD, ND_CAT_AVX2, ND_SET_AVX2, 1551, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2512 Instruction:"VPSRAVQ Vn{K}{z},aKq,Hn,Wn|B64" Encoding:"evex m:2 p:1 l:x w:1 0x46 /r"/"RAVM"
    {
        ND_INS_VPSRAVQ, ND_CAT_AVX512, ND_SET_AVX512F, 1552, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2513 Instruction:"VPSRAVW Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:2 p:1 l:x w:1 0x11 /r"/"RAVM"
    {
        ND_INS_VPSRAVW, ND_CAT_AVX512, ND_SET_AVX512BW, 1553, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2514 Instruction:"VPSRAW Hn{K}{z},aKq,Wn,Ib" Encoding:"evex m:1 p:1 l:x w:i 0x71 /4 ib"/"VAMI"
    {
        ND_INS_VPSRAW, ND_CAT_AVX512, ND_SET_AVX512BW, 1554, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2515 Instruction:"VPSRAW Vn{K}{z},aKq,Hn,Wdq" Encoding:"evex m:1 p:1 l:x w:i 0xE1 /r"/"RAVM"
    {
        ND_INS_VPSRAW, ND_CAT_AVX512, ND_SET_AVX512BW, 1554, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_M128, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2516 Instruction:"VPSRAW Hx,Ux,Ib" Encoding:"vex m:1 p:1 l:x w:i 0x71 /4:reg ib"/"VMI"
    {
        ND_INS_VPSRAW, ND_CAT_AVX, ND_SET_AVX, 1554, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_7, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_U, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2517 Instruction:"VPSRAW Vx,Hx,Wdq" Encoding:"vex m:1 p:1 l:x w:i 0xE1 /r"/"RVM"
    {
        ND_INS_VPSRAW, ND_CAT_AVX, ND_SET_AVX, 1554, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2518 Instruction:"VPSRLD Hn{K}{z},aKq,Wn|B32,Ib" Encoding:"evex m:1 p:1 l:x w:0 0x72 /2 ib"/"VAMI"
    {
        ND_INS_VPSRLD, ND_CAT_AVX512, ND_SET_AVX512F, 1555, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2519 Instruction:"VPSRLD Vn{K}{z},aKq,Hn,Wdq" Encoding:"evex m:1 p:1 l:x w:0 0xD2 /r"/"RAVM"
    {
        ND_INS_VPSRLD, ND_CAT_AVX512, ND_SET_AVX512F, 1555, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_M128, ND_EXT_E4NFnb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2520 Instruction:"VPSRLD Hx,Ux,Ib" Encoding:"vex m:1 p:1 l:x w:i 0x72 /2:reg ib"/"VMI"
    {
        ND_INS_VPSRLD, ND_CAT_AVX, ND_SET_AVX, 1555, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_7, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_U, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2521 Instruction:"VPSRLD Vx,Hx,Wdq" Encoding:"vex m:1 p:1 l:x w:i 0xD2 /r"/"RVM"
    {
        ND_INS_VPSRLD, ND_CAT_AVX, ND_SET_AVX, 1555, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2522 Instruction:"VPSRLDQ Hn,Wn,Ib" Encoding:"evex m:1 p:1 l:x w:i 0x73 /3 ib"/"VMI"
    {
        ND_INS_VPSRLDQ, ND_CAT_AVX512, ND_SET_AVX512BW, 1556, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), ND_TUPLE_FVM, ND_EXT_E4NFnb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2523 Instruction:"VPSRLDQ Hx,Ux,Ib" Encoding:"vex m:1 p:1 l:x w:i 0x73 /3:reg ib"/"VMI"
    {
        ND_INS_VPSRLDQ, ND_CAT_AVX, ND_SET_AVX, 1556, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_7, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_U, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2524 Instruction:"VPSRLQ Hn{K}{z},aKq,Wn|B64,Ib" Encoding:"evex m:1 p:1 l:x w:1 0x73 /2 ib"/"VAMI"
    {
        ND_INS_VPSRLQ, ND_CAT_AVX512, ND_SET_AVX512F, 1557, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2525 Instruction:"VPSRLQ Vn{K}{z},aKq,Hn,Wdq" Encoding:"evex m:1 p:1 l:x w:1 0xD3 /r"/"RAVM"
    {
        ND_INS_VPSRLQ, ND_CAT_AVX512, ND_SET_AVX512F, 1557, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_M128, ND_EXT_E4NFnb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2526 Instruction:"VPSRLQ Hx,Ux,Ib" Encoding:"vex m:1 p:1 l:x w:i 0x73 /2:reg ib"/"VMI"
    {
        ND_INS_VPSRLQ, ND_CAT_AVX, ND_SET_AVX, 1557, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_7, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_U, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2527 Instruction:"VPSRLQ Vx,Hx,Wdq" Encoding:"vex m:1 p:1 l:x w:i 0xD3 /r"/"RVM"
    {
        ND_INS_VPSRLQ, ND_CAT_AVX, ND_SET_AVX, 1557, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2528 Instruction:"VPSRLVD Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:2 p:1 l:x w:0 0x45 /r"/"RAVM"
    {
        ND_INS_VPSRLVD, ND_CAT_AVX512, ND_SET_AVX512F, 1558, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2529 Instruction:"VPSRLVD Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:0 0x45 /r"/"RVM"
    {
        ND_INS_VPSRLVD, ND_CAT_AVX2, ND_SET_AVX2, 1558, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2530 Instruction:"VPSRLVQ Vn{K}{z},aKq,Hn,Wn|B64" Encoding:"evex m:2 p:1 l:x w:1 0x45 /r"/"RAVM"
    {
        ND_INS_VPSRLVQ, ND_CAT_AVX512, ND_SET_AVX512F, 1559, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2531 Instruction:"VPSRLVQ Vx,Hx,Wx" Encoding:"vex m:2 p:1 l:x w:1 0x45 /r"/"RVM"
    {
        ND_INS_VPSRLVQ, ND_CAT_AVX2, ND_SET_AVX2, 1559, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2532 Instruction:"VPSRLVW Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:2 p:1 l:x w:1 0x10 /r"/"RAVM"
    {
        ND_INS_VPSRLVW, ND_CAT_AVX512, ND_SET_AVX512BW, 1560, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2533 Instruction:"VPSRLW Hn{K}{z},aKq,Wn,Ib" Encoding:"evex m:1 p:1 l:x w:i 0x71 /2 ib"/"VAMI"
    {
        ND_INS_VPSRLW, ND_CAT_AVX512, ND_SET_AVX512BW, 1561, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2534 Instruction:"VPSRLW Vn{K}{z},aKq,Hn,Wdq" Encoding:"evex m:1 p:1 l:x w:i 0xD1 /r"/"RAVM"
    {
        ND_INS_VPSRLW, ND_CAT_AVX512, ND_SET_AVX512BW, 1561, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_M128, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2535 Instruction:"VPSRLW Hx,Ux,Ib" Encoding:"vex m:1 p:1 l:x w:i 0x71 /2:reg ib"/"VMI"
    {
        ND_INS_VPSRLW, ND_CAT_AVX, ND_SET_AVX, 1561, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_7, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_U, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2536 Instruction:"VPSRLW Vx,Hx,Wdq" Encoding:"vex m:1 p:1 l:x w:i 0xD1 /r"/"RVM"
    {
        ND_INS_VPSRLW, ND_CAT_AVX, ND_SET_AVX, 1561, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2537 Instruction:"VPSUBB Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:1 p:1 l:x w:i 0xF8 /r"/"RAVM"
    {
        ND_INS_VPSUBB, ND_CAT_AVX512, ND_SET_AVX512BW, 1562, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2538 Instruction:"VPSUBB Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0xF8 /r"/"RVM"
    {
        ND_INS_VPSUBB, ND_CAT_AVX, ND_SET_AVX, 1562, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2539 Instruction:"VPSUBD Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:1 p:1 l:x w:0 0xFA /r"/"RAVM"
    {
        ND_INS_VPSUBD, ND_CAT_AVX512, ND_SET_AVX512F, 1563, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2540 Instruction:"VPSUBD Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0xFA /r"/"RVM"
    {
        ND_INS_VPSUBD, ND_CAT_AVX, ND_SET_AVX, 1563, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2541 Instruction:"VPSUBQ Vn{K}{z},aKq,Hn,Wn|B64" Encoding:"evex m:1 p:1 l:x w:1 0xFB /r"/"RAVM"
    {
        ND_INS_VPSUBQ, ND_CAT_AVX512, ND_SET_AVX512F, 1564, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2542 Instruction:"VPSUBQ Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0xFB /r"/"RVM"
    {
        ND_INS_VPSUBQ, ND_CAT_AVX, ND_SET_AVX, 1564, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2543 Instruction:"VPSUBSB Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:1 p:1 l:x w:i 0xE8 /r"/"RAVM"
    {
        ND_INS_VPSUBSB, ND_CAT_AVX512, ND_SET_AVX512BW, 1565, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2544 Instruction:"VPSUBSB Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0xE8 /r"/"RVM"
    {
        ND_INS_VPSUBSB, ND_CAT_AVX, ND_SET_AVX, 1565, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2545 Instruction:"VPSUBSW Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:1 p:1 l:x w:i 0xE9 /r"/"RAVM"
    {
        ND_INS_VPSUBSW, ND_CAT_AVX512, ND_SET_AVX512BW, 1566, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2546 Instruction:"VPSUBSW Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0xE9 /r"/"RVM"
    {
        ND_INS_VPSUBSW, ND_CAT_AVX, ND_SET_AVX, 1566, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2547 Instruction:"VPSUBUSB Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:1 p:1 l:x w:i 0xD8 /r"/"RAVM"
    {
        ND_INS_VPSUBUSB, ND_CAT_AVX512, ND_SET_AVX512BW, 1567, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2548 Instruction:"VPSUBUSB Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0xD8 /r"/"RVM"
    {
        ND_INS_VPSUBUSB, ND_CAT_AVX, ND_SET_AVX, 1567, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2549 Instruction:"VPSUBUSW Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:1 p:1 l:x w:i 0xD9 /r"/"RAVM"
    {
        ND_INS_VPSUBUSW, ND_CAT_AVX512, ND_SET_AVX512BW, 1568, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2550 Instruction:"VPSUBUSW Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0xD9 /r"/"RVM"
    {
        ND_INS_VPSUBUSW, ND_CAT_AVX, ND_SET_AVX, 1568, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2551 Instruction:"VPSUBW Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:1 p:1 l:x w:i 0xF9 /r"/"RAVM"
    {
        ND_INS_VPSUBW, ND_CAT_AVX512, ND_SET_AVX512BW, 1569, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2552 Instruction:"VPSUBW Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0xF9 /r"/"RVM"
    {
        ND_INS_VPSUBW, ND_CAT_AVX, ND_SET_AVX, 1569, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2553 Instruction:"VPTERNLOGD Vn{K}{z},aKq,Hn,Wn|B32,Ib" Encoding:"evex m:3 p:1 l:x w:0 0x25 /r ib"/"RAVMI"
    {
        ND_INS_VPTERNLOGD, ND_CAT_LOGICAL, ND_SET_AVX512F, 1570, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(5, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2554 Instruction:"VPTERNLOGQ Vn{K}{z},aKq,Hn,Wn|B64,Ib" Encoding:"evex m:3 p:1 l:x w:1 0x25 /r ib"/"RAVMI"
    {
        ND_INS_VPTERNLOGQ, ND_CAT_LOGICAL, ND_SET_AVX512F, 1571, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(5, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2555 Instruction:"VPTEST Vx,Wx" Encoding:"vex m:2 p:1 l:x w:i 0x17 /r"/"RM"
    {
        ND_INS_VPTEST, ND_CAT_LOGICAL, ND_SET_AVX, 1572, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF,
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2556 Instruction:"VPTESTMB rKq{K},aKq,Hn,Wn" Encoding:"evex m:2 p:1 l:x w:0 0x26 /r"/"RAVM"
    {
        ND_INS_VPTESTMB, ND_CAT_LOGICAL, ND_SET_AVX512BW, 1573, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2557 Instruction:"VPTESTMD rKq{K},aKq,Hn,Wn|B32" Encoding:"evex m:2 p:1 l:x w:0 0x27 /r"/"RAVM"
    {
        ND_INS_VPTESTMD, ND_CAT_LOGICAL, ND_SET_AVX512F, 1574, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2558 Instruction:"VPTESTMQ rKq{K},aKq,Hn,Wn|B64" Encoding:"evex m:2 p:1 l:x w:1 0x27 /r"/"RAVM"
    {
        ND_INS_VPTESTMQ, ND_CAT_LOGICAL, ND_SET_AVX512F, 1575, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2559 Instruction:"VPTESTMW rKq{K},aKq,Hn,Wn" Encoding:"evex m:2 p:1 l:x w:1 0x26 /r"/"RAVM"
    {
        ND_INS_VPTESTMW, ND_CAT_LOGICAL, ND_SET_AVX512BW, 1576, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2560 Instruction:"VPTESTNMB rKq{K},aKq,Hn,Wn" Encoding:"evex m:2 p:2 l:x w:0 0x26 /r"/"RAVM"
    {
        ND_INS_VPTESTNMB, ND_CAT_LOGICAL, ND_SET_AVX512BW, 1577, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2561 Instruction:"VPTESTNMD rKq{K},aKq,Hn,Wn|B32" Encoding:"evex m:2 p:2 l:x w:0 0x27 /r"/"RAVM"
    {
        ND_INS_VPTESTNMD, ND_CAT_LOGICAL, ND_SET_AVX512F, 1578, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2562 Instruction:"VPTESTNMQ rKq{K},aKq,Hn,Wn|B64" Encoding:"evex m:2 p:2 l:x w:1 0x27 /r"/"RAVM"
    {
        ND_INS_VPTESTNMQ, ND_CAT_LOGICAL, ND_SET_AVX512F, 1579, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2563 Instruction:"VPTESTNMW rKq{K},aKq,Hn,Wn" Encoding:"evex m:2 p:2 l:x w:1 0x26 /r"/"RAVM"
    {
        ND_INS_VPTESTNMW, ND_CAT_LOGICAL, ND_SET_AVX512BW, 1580, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4nb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_rK, ND_OPS_q, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2564 Instruction:"VPUNPCKHBW Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:1 p:1 l:x w:i 0x68 /r"/"RAVM"
    {
        ND_INS_VPUNPCKHBW, ND_CAT_AVX512, ND_SET_AVX512BW, 1581, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4NFnb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2565 Instruction:"VPUNPCKHBW Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0x68 /r"/"RVM"
    {
        ND_INS_VPUNPCKHBW, ND_CAT_AVX, ND_SET_AVX, 1581, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2566 Instruction:"VPUNPCKHDQ Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:1 p:1 l:x w:0 0x6A /r"/"RAVM"
    {
        ND_INS_VPUNPCKHDQ, ND_CAT_AVX512, ND_SET_AVX512F, 1582, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2567 Instruction:"VPUNPCKHDQ Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0x6A /r"/"RVM"
    {
        ND_INS_VPUNPCKHDQ, ND_CAT_AVX, ND_SET_AVX, 1582, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2568 Instruction:"VPUNPCKHQDQ Vn{K}{z},aKq,Hn,Wn|B64" Encoding:"evex m:1 p:1 l:x w:1 0x6D /r"/"RAVM"
    {
        ND_INS_VPUNPCKHQDQ, ND_CAT_AVX512, ND_SET_AVX512F, 1583, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2569 Instruction:"VPUNPCKHQDQ Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0x6D /r"/"RVM"
    {
        ND_INS_VPUNPCKHQDQ, ND_CAT_AVX, ND_SET_AVX, 1583, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2570 Instruction:"VPUNPCKHWD Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:1 p:1 l:x w:i 0x69 /r"/"RAVM"
    {
        ND_INS_VPUNPCKHWD, ND_CAT_AVX512, ND_SET_AVX512BW, 1584, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4NFnb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2571 Instruction:"VPUNPCKHWD Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0x69 /r"/"RVM"
    {
        ND_INS_VPUNPCKHWD, ND_CAT_AVX, ND_SET_AVX, 1584, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2572 Instruction:"VPUNPCKLBW Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:1 p:1 l:x w:x 0x60 /r"/"RAVM"
    {
        ND_INS_VPUNPCKLBW, ND_CAT_AVX512, ND_SET_AVX512BW, 1585, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4NFnb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2573 Instruction:"VPUNPCKLBW Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0x60 /r"/"RVM"
    {
        ND_INS_VPUNPCKLBW, ND_CAT_AVX, ND_SET_AVX, 1585, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2574 Instruction:"VPUNPCKLDQ Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:1 p:1 l:x w:0 0x62 /r"/"RAVM"
    {
        ND_INS_VPUNPCKLDQ, ND_CAT_AVX512, ND_SET_AVX512F, 1586, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2575 Instruction:"VPUNPCKLDQ Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0x62 /r"/"RVM"
    {
        ND_INS_VPUNPCKLDQ, ND_CAT_AVX, ND_SET_AVX, 1586, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2576 Instruction:"VPUNPCKLQDQ Vn{K}{z},aKq,Hn,Wn|B64" Encoding:"evex m:1 p:1 l:x w:1 0x6C /r"/"RAVM"
    {
        ND_INS_VPUNPCKLQDQ, ND_CAT_AVX512, ND_SET_AVX512F, 1587, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2577 Instruction:"VPUNPCKLQDQ Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0x6C /r"/"RVM"
    {
        ND_INS_VPUNPCKLQDQ, ND_CAT_AVX, ND_SET_AVX, 1587, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2578 Instruction:"VPUNPCKLWD Vn{K}{z},aKq,Hn,Wn" Encoding:"evex m:1 p:1 l:x w:x 0x61 /r"/"RAVM"
    {
        ND_INS_VPUNPCKLWD, ND_CAT_AVX512, ND_SET_AVX512BW, 1588, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_FVM, ND_EXT_E4NFnb, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512BW, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2579 Instruction:"VPUNPCKLWD Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0x61 /r"/"RVM"
    {
        ND_INS_VPUNPCKLWD, ND_CAT_AVX, ND_SET_AVX, 1588, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2580 Instruction:"VPXOR Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0xEF /r"/"RVM"
    {
        ND_INS_VPXOR, ND_CAT_LOGICAL, ND_SET_AVX, 1589, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2581 Instruction:"VPXORD Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:1 p:1 l:x w:0 0xEF /r"/"RAVM"
    {
        ND_INS_VPXORD, ND_CAT_LOGICAL, ND_SET_AVX512F, 1590, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2582 Instruction:"VPXORQ Vn{K}{z},aKq,Hn,Wn|B64" Encoding:"evex m:1 p:1 l:x w:1 0xEF /r"/"RAVM"
    {
        ND_INS_VPXORQ, ND_CAT_LOGICAL, ND_SET_AVX512F, 1591, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2583 Instruction:"VRANGEPD Vn{K}{z},aKq,Hn,Wn|B64{sae},Ib" Encoding:"evex m:3 p:1 l:x w:1 0x50 /r ib"/"RAVMI"
    {
        ND_INS_VRANGEPD, ND_CAT_AVX512, ND_SET_AVX512DQ, 1592, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(5, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B64, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2584 Instruction:"VRANGEPS Vn{K}{z},aKq,Hn,Wn|B32{sae},Ib" Encoding:"evex m:3 p:1 l:x w:0 0x50 /r ib"/"RAVMI"
    {
        ND_INS_VRANGEPS, ND_CAT_AVX512, ND_SET_AVX512DQ, 1593, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(5, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B32, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2585 Instruction:"VRANGESD Vdq{K}{z},aKq,Hdq,Wsd{sae},Ib" Encoding:"evex m:3 p:1 l:i w:1 0x51 /r ib"/"RAVMI"
    {
        ND_INS_VRANGESD, ND_CAT_AVX512, ND_SET_AVX512DQ, 1594, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE, ND_OPS_CNT(5, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, ND_OPD_SAE, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2586 Instruction:"VRANGESS Vdq{K}{z},aKq,Hdq,Wss{sae},Ib" Encoding:"evex m:3 p:1 l:i w:0 0x51 /r ib"/"RAVMI"
    {
        ND_INS_VRANGESS, ND_CAT_AVX512, ND_SET_AVX512DQ, 1595, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE, ND_OPS_CNT(5, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, ND_OPD_SAE, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2587 Instruction:"VRCP14PD Vn{K}{z},aKq,Wn|B64" Encoding:"evex m:2 p:1 l:x w:1 0x4C /r"/"RAM"
    {
        ND_INS_VRCP14PD, ND_CAT_AVX512, ND_SET_AVX512F, 1596, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2588 Instruction:"VRCP14PS Vn{K}{z},aKq,Wn|B32" Encoding:"evex m:2 p:1 l:x w:0 0x4C /r"/"RAM"
    {
        ND_INS_VRCP14PS, ND_CAT_AVX512, ND_SET_AVX512F, 1597, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2589 Instruction:"VRCP14SD Vdq{K}{z},aKq,Hdq,Wsd" Encoding:"evex m:2 p:1 l:x w:1 0x4D /r"/"RAVM"
    {
        ND_INS_VRCP14SD, ND_CAT_AVX512, ND_SET_AVX512F, 1598, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E10, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2590 Instruction:"VRCP14SS Vdq{K}{z},aKq,Hdq,Wss" Encoding:"evex m:2 p:1 l:x w:0 0x4D /r"/"RAVM"
    {
        ND_INS_VRCP14SS, ND_CAT_AVX512, ND_SET_AVX512F, 1599, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E10, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2591 Instruction:"VRCP28PD Voq{K}{z},aKq,Woq|B64{sae}" Encoding:"evex m:2 p:1 l:2 w:1 0xCA /r"/"RAM"
    {
        ND_INS_VRCP28PD, ND_CAT_KNL, ND_SET_AVX512ER, 1600, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512ER, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_oq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_oq, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2592 Instruction:"VRCP28PS Voq{K}{z},aKq,Woq|B32{sae}" Encoding:"evex m:2 p:1 l:2 w:0 0xCA /r"/"RAM"
    {
        ND_INS_VRCP28PS, ND_CAT_KNL, ND_SET_AVX512ER, 1601, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512ER, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_oq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_oq, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2593 Instruction:"VRCP28SD Vdq{K}{z},aKq,Hdq,Wsd{sae}" Encoding:"evex m:2 p:1 l:i w:1 0xCB /r"/"RAVM"
    {
        ND_INS_VRCP28SD, ND_CAT_KNL, ND_SET_AVX512ER, 1602, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512ER, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, ND_OPD_SAE, 0), 
        },
    }, 

    // Pos:2594 Instruction:"VRCP28SS Vdq{K}{z},aKq,Hdq,Wss{sae}" Encoding:"evex m:2 p:1 l:i w:0 0xCB /r"/"RAVM"
    {
        ND_INS_VRCP28SS, ND_CAT_KNL, ND_SET_AVX512ER, 1603, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512ER, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, ND_OPD_SAE, 0), 
        },
    }, 

    // Pos:2595 Instruction:"VRCPPH Vn{K}{z},aKq,Wn|B16" Encoding:"evex m:6 p:1 l:x w:0 0x4C /r"/"RAM"
    {
        ND_INS_VRCPPH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1604, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B16, 0), 
        },
    }, 

    // Pos:2596 Instruction:"VRCPPS Vps,Wps" Encoding:"vex m:1 p:0 l:x w:i 0x53 /r"/"RM"
    {
        ND_INS_VRCPPS, ND_CAT_AVX, ND_SET_AVX, 1605, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2597 Instruction:"VRCPSH Vdq{K}{z},aKq,Hdq,Wsh" Encoding:"evex m:6 p:1 l:i w:0 0x4D /r"/"RAVM"
    {
        ND_INS_VRCPSH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1606, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_T1S16, ND_EXT_E10, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2598 Instruction:"VRCPSS Vss,Hss,Wss" Encoding:"vex m:1 p:2 l:i w:i 0x53 /r"/"RVM"
    {
        ND_INS_VRCPSS, ND_CAT_AVX, ND_SET_AVX, 1607, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ss, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2599 Instruction:"VREDUCEPD Vn{K}{z},aKq,Wn|B64{sae},Ib" Encoding:"evex m:3 p:1 l:x w:1 0x56 /r ib"/"RAMI"
    {
        ND_INS_VREDUCEPD, ND_CAT_AVX512, ND_SET_AVX512DQ, 1608, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B64, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2600 Instruction:"VREDUCEPH Vn{K}{z},aKq,Wn|B16{sae},Ib" Encoding:"evex m:3 p:0 l:x w:0 0x56 /r ib"/"RAMI"
    {
        ND_INS_VREDUCEPH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1609, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B16, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2601 Instruction:"VREDUCEPS Vn{K}{z},aKq,Wn|B32{sae},Ib" Encoding:"evex m:3 p:1 l:x w:0 0x56 /r ib"/"RAMI"
    {
        ND_INS_VREDUCEPS, ND_CAT_AVX512, ND_SET_AVX512DQ, 1610, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B32, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2602 Instruction:"VREDUCESD Vdq{K}{z},aKq,Hdq,Wsd{sae},Ib" Encoding:"evex m:3 p:1 l:i w:1 0x57 /r ib"/"RAVMI"
    {
        ND_INS_VREDUCESD, ND_CAT_AVX512, ND_SET_AVX512DQ, 1611, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE, ND_OPS_CNT(5, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, ND_OPD_SAE, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2603 Instruction:"VREDUCESH Vdq{K}{z},aKq,Hdq,Wsh{sae},Ib" Encoding:"evex m:3 p:0 l:i w:0 0x57 /r ib"/"RAVMI"
    {
        ND_INS_VREDUCESH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1612, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE, ND_OPS_CNT(5, 0), ND_TUPLE_T1S16, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_R, ND_OPD_SAE, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2604 Instruction:"VREDUCESS Vdq{K}{z},aKq,Hdq,Wss{sae},Ib" Encoding:"evex m:3 p:1 l:i w:0 0x57 /r ib"/"RAVMI"
    {
        ND_INS_VREDUCESS, ND_CAT_AVX512, ND_SET_AVX512DQ, 1613, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE, ND_OPS_CNT(5, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, ND_OPD_SAE, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2605 Instruction:"VRNDSCALEPD Vn{K}{z},aKq,Wn|B64{sae},Ib" Encoding:"evex m:3 p:1 l:x w:1 0x09 /r ib"/"RAMI"
    {
        ND_INS_VRNDSCALEPD, ND_CAT_AVX512, ND_SET_AVX512F, 1614, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B64, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2606 Instruction:"VRNDSCALEPH Vn{K}{z},aKq,Wn|B16{sae},Ib" Encoding:"evex m:3 p:0 l:x w:0 0x08 /r ib"/"RAMI"
    {
        ND_INS_VRNDSCALEPH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1615, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B16, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2607 Instruction:"VRNDSCALEPS Vn{K}{z},aKq,Wn|B32{sae},Ib" Encoding:"evex m:3 p:1 l:x w:0 0x08 /r ib"/"RAMI"
    {
        ND_INS_VRNDSCALEPS, ND_CAT_AVX512, ND_SET_AVX512F, 1616, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B32, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2608 Instruction:"VRNDSCALESD Vdq{K}{z},aKq,Hdq,Wsd{sae},Ib" Encoding:"evex m:3 p:1 l:i w:1 0x0B /r ib"/"RAVMI"
    {
        ND_INS_VRNDSCALESD, ND_CAT_AVX512, ND_SET_AVX512F, 1617, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE, ND_OPS_CNT(5, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, ND_OPD_SAE, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2609 Instruction:"VRNDSCALESH Vdq{K}{z},aKq,Hdq,Wsh{sae},Ib" Encoding:"evex m:3 p:0 l:i w:0 0x0A /r ib"/"RAVMI"
    {
        ND_INS_VRNDSCALESH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1618, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE, ND_OPS_CNT(5, 0), ND_TUPLE_T1S16, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_R, ND_OPD_SAE, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2610 Instruction:"VRNDSCALESS Vdq{K}{z},aKq,Hdq,Wss{sae},Ib" Encoding:"evex m:3 p:1 l:i w:0 0x0A /r ib"/"RAVMI"
    {
        ND_INS_VRNDSCALESS, ND_CAT_AVX512, ND_SET_AVX512F, 1619, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE, ND_OPS_CNT(5, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, ND_OPD_SAE, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2611 Instruction:"VROUNDPD Vx,Wx,Ib" Encoding:"vex m:3 p:1 l:x w:i 0x09 /r ib"/"RMI"
    {
        ND_INS_VROUNDPD, ND_CAT_AVX, ND_SET_AVX, 1620, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2612 Instruction:"VROUNDPS Vx,Wx,Ib" Encoding:"vex m:3 p:1 l:x w:i 0x08 /r ib"/"RMI"
    {
        ND_INS_VROUNDPS, ND_CAT_AVX, ND_SET_AVX, 1621, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2613 Instruction:"VROUNDSD Vsd,Hsd,Wsd,Ib" Encoding:"vex m:3 p:1 l:i w:i 0x0B /r ib"/"RVMI"
    {
        ND_INS_VROUNDSD, ND_CAT_AVX, ND_SET_AVX, 1622, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_sd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2614 Instruction:"VROUNDSS Vss,Hss,Wss,Ib" Encoding:"vex m:3 p:1 l:i w:i 0x0A /r ib"/"RVMI"
    {
        ND_INS_VROUNDSS, ND_CAT_AVX, ND_SET_AVX, 1623, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ss, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2615 Instruction:"VRSQRT14PD Vn{K}{z},aKq,Wn|B64" Encoding:"evex m:2 p:1 l:x w:1 0x4E /r"/"RAM"
    {
        ND_INS_VRSQRT14PD, ND_CAT_AVX512, ND_SET_AVX512F, 1624, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2616 Instruction:"VRSQRT14PS Vn{K}{z},aKq,Wn|B32" Encoding:"evex m:2 p:1 l:x w:0 0x4E /r"/"RAM"
    {
        ND_INS_VRSQRT14PS, ND_CAT_AVX512, ND_SET_AVX512F, 1625, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2617 Instruction:"VRSQRT14SD Vdq{K}{z},aKq,Hdq,Wsd" Encoding:"evex m:2 p:1 l:x w:1 0x4F /r"/"RAVM"
    {
        ND_INS_VRSQRT14SD, ND_CAT_AVX512, ND_SET_AVX512F, 1626, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E10, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2618 Instruction:"VRSQRT14SS Vdq{K}{z},aKq,Hdq,Wss" Encoding:"evex m:2 p:1 l:x w:0 0x4F /r"/"RAVM"
    {
        ND_INS_VRSQRT14SS, ND_CAT_AVX512, ND_SET_AVX512F, 1627, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E10, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2619 Instruction:"VRSQRT28PD Voq{K}{z},aKq,Woq|B64{sae}" Encoding:"evex m:2 p:1 l:2 w:1 0xCC /r"/"RAM"
    {
        ND_INS_VRSQRT28PD, ND_CAT_KNL, ND_SET_AVX512ER, 1628, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512ER, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_oq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_oq, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2620 Instruction:"VRSQRT28PS Voq{K}{z},aKq,Woq|B32{sae}" Encoding:"evex m:2 p:1 l:2 w:0 0xCC /r"/"RAM"
    {
        ND_INS_VRSQRT28PS, ND_CAT_KNL, ND_SET_AVX512ER, 1629, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512ER, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_oq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_oq, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2621 Instruction:"VRSQRT28SD Vdq{K}{z},aKq,Hdq,Wsd{sae}" Encoding:"evex m:2 p:1 l:i w:1 0xCD /r"/"RAVM"
    {
        ND_INS_VRSQRT28SD, ND_CAT_KNL, ND_SET_AVX512ER, 1630, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512ER, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, ND_OPD_SAE, 0), 
        },
    }, 

    // Pos:2622 Instruction:"VRSQRT28SS Vdq{K}{z},aKq,Hdq,Wss{sae}" Encoding:"evex m:2 p:1 l:i w:0 0xCD /r"/"RAVM"
    {
        ND_INS_VRSQRT28SS, ND_CAT_KNL, ND_SET_AVX512ER, 1631, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512ER, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, ND_OPD_SAE, 0), 
        },
    }, 

    // Pos:2623 Instruction:"VRSQRTPH Vn{K}{z},aKq,Wn|B16" Encoding:"evex m:6 p:1 l:x w:0 0x4E /r"/"RAM"
    {
        ND_INS_VRSQRTPH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1632, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B16, 0), 
        },
    }, 

    // Pos:2624 Instruction:"VRSQRTPS Vx,Wx" Encoding:"vex m:1 p:0 l:x w:i 0x52 /r"/"RM"
    {
        ND_INS_VRSQRTPS, ND_CAT_AVX, ND_SET_AVX, 1633, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2625 Instruction:"VRSQRTSH Vdq{K}{z},aKq,Hdq,Wsh" Encoding:"evex m:6 p:1 l:i w:0 0x4F /r"/"RAVM"
    {
        ND_INS_VRSQRTSH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1634, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO, ND_OPS_CNT(4, 0), ND_TUPLE_T1S16, ND_EXT_E10, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2626 Instruction:"VRSQRTSS Vss,Hss,Wss" Encoding:"vex m:1 p:2 l:i w:i 0x52 /r"/"RVM"
    {
        ND_INS_VRSQRTSS, ND_CAT_AVX, ND_SET_AVX, 1635, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ss, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2627 Instruction:"VSCALEFPD Vn{K}{z},aKq,Hn,Wn|B64{er}" Encoding:"evex m:2 p:1 l:x w:1 0x2C /r"/"RAVM"
    {
        ND_INS_VSCALEFPD, ND_CAT_AVX512, ND_SET_AVX512F, 1636, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2628 Instruction:"VSCALEFPH Vn{K}{z},aKq,Hn,Wn|B16{er}" Encoding:"evex m:6 p:1 l:x w:0 0x2C /r"/"RAVM"
    {
        ND_INS_VSCALEFPH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1637, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:2629 Instruction:"VSCALEFPS Vn{K}{z},aKq,Hn,Wn|B32{er}" Encoding:"evex m:2 p:1 l:x w:0 0x2C /r"/"RAVM"
    {
        ND_INS_VSCALEFPS, ND_CAT_AVX512, ND_SET_AVX512F, 1638, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2630 Instruction:"VSCALEFSD Vsd{K}{z},aKq,Hsd,Wsd{er}" Encoding:"evex m:2 p:1 l:i w:1 0x2D /r"/"RAVM"
    {
        ND_INS_VSCALEFSD, ND_CAT_AVX512, ND_SET_AVX512F, 1639, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_sd, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:2631 Instruction:"VSCALEFSH Vdq{K}{z},aKq,Hdq,Wsh{er}" Encoding:"evex m:6 p:1 l:i w:0 0x2D /r"/"RAVM"
    {
        ND_INS_VSCALEFSH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1640, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S16, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:2632 Instruction:"VSCALEFSS Vss{K}{z},aKq,Hss,Wss{er}" Encoding:"evex m:2 p:1 l:i w:0 0x2D /r"/"RAVM"
    {
        ND_INS_VSCALEFSS, ND_CAT_AVX512, ND_SET_AVX512F, 1641, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ss, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:2633 Instruction:"VSCATTERDPD Mvm32h{K},aKq,Vn" Encoding:"evex m:2 p:1 l:x w:1 0xA2 /r:mem vsib"/"MAR"
    {
        ND_INS_VSCATTERDPD, ND_CAT_SCATTER, ND_SET_AVX512F, 1642, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E12, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MMASK|ND_FLAG_MODRM|ND_FLAG_VSIB|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_vm32h, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:2634 Instruction:"VSCATTERDPS Mvm32n{K},aKq,Vn" Encoding:"evex m:2 p:1 l:x w:0 0xA2 /r:mem vsib"/"MAR"
    {
        ND_INS_VSCATTERDPS, ND_CAT_SCATTER, ND_SET_AVX512F, 1643, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E12, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MMASK|ND_FLAG_MODRM|ND_FLAG_VSIB|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_vm32n, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:2635 Instruction:"VSCATTERPF0DPD Mvm32h{K},aKq" Encoding:"evex m:2 p:1 l:2 w:1 0xC6 /5:mem vsib"/"MA"
    {
        ND_INS_VSCATTERPF0DPD, ND_CAT_SCATTER, ND_SET_AVX512PF, 1644, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(2, 0), ND_TUPLE_T1S, ND_EXT_E12NP, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MMASK|ND_FLAG_MODRM|ND_FLAG_VSIB, ND_CFF_AVX512PF, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_vm32h, 0, ND_OPA_P, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2636 Instruction:"VSCATTERPF0DPS Mvm32n{K},aKq" Encoding:"evex m:2 p:1 l:2 w:0 0xC6 /5:mem vsib"/"MA"
    {
        ND_INS_VSCATTERPF0DPS, ND_CAT_SCATTER, ND_SET_AVX512PF, 1645, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(2, 0), ND_TUPLE_T1S, ND_EXT_E12NP, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MMASK|ND_FLAG_MODRM|ND_FLAG_VSIB, ND_CFF_AVX512PF, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_vm32n, 0, ND_OPA_P, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2637 Instruction:"VSCATTERPF0QPD Mvm64n{K},aKq" Encoding:"evex m:2 p:1 l:2 w:1 0xC7 /5:mem vsib"/"MA"
    {
        ND_INS_VSCATTERPF0QPD, ND_CAT_SCATTER, ND_SET_AVX512PF, 1646, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(2, 0), ND_TUPLE_T1S, ND_EXT_E12NP, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MMASK|ND_FLAG_MODRM|ND_FLAG_VSIB, ND_CFF_AVX512PF, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_vm64n, 0, ND_OPA_P, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2638 Instruction:"VSCATTERPF0QPS Mvm64n{K},aKq" Encoding:"evex m:2 p:1 l:2 w:0 0xC7 /5:mem vsib"/"MA"
    {
        ND_INS_VSCATTERPF0QPS, ND_CAT_SCATTER, ND_SET_AVX512PF, 1647, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(2, 0), ND_TUPLE_T1S, ND_EXT_E12NP, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MMASK|ND_FLAG_MODRM|ND_FLAG_VSIB, ND_CFF_AVX512PF, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_vm64n, 0, ND_OPA_P, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2639 Instruction:"VSCATTERPF1DPD Mvm32h{K},aKq" Encoding:"evex m:2 p:1 l:2 w:1 0xC6 /6:mem vsib"/"MA"
    {
        ND_INS_VSCATTERPF1DPD, ND_CAT_SCATTER, ND_SET_AVX512PF, 1648, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(2, 0), ND_TUPLE_T1S, ND_EXT_E12NP, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MMASK|ND_FLAG_MODRM|ND_FLAG_VSIB, ND_CFF_AVX512PF, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_vm32h, 0, ND_OPA_P, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2640 Instruction:"VSCATTERPF1DPS Mvm32n{K},aKq" Encoding:"evex m:2 p:1 l:2 w:0 0xC6 /6:mem vsib"/"MA"
    {
        ND_INS_VSCATTERPF1DPS, ND_CAT_SCATTER, ND_SET_AVX512PF, 1649, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(2, 0), ND_TUPLE_T1S, ND_EXT_E12NP, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MMASK|ND_FLAG_MODRM|ND_FLAG_VSIB, ND_CFF_AVX512PF, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_vm32n, 0, ND_OPA_P, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2641 Instruction:"VSCATTERPF1QPD Mvm64n{K},aKq" Encoding:"evex m:2 p:1 l:2 w:1 0xC7 /6:mem vsib"/"MA"
    {
        ND_INS_VSCATTERPF1QPD, ND_CAT_SCATTER, ND_SET_AVX512PF, 1650, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(2, 0), ND_TUPLE_T1S, ND_EXT_E12NP, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MMASK|ND_FLAG_MODRM|ND_FLAG_VSIB, ND_CFF_AVX512PF, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_vm64n, 0, ND_OPA_P, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2642 Instruction:"VSCATTERPF1QPS Mvm64n{K},aKq" Encoding:"evex m:2 p:1 l:2 w:0 0xC7 /6:mem vsib"/"MA"
    {
        ND_INS_VSCATTERPF1QPS, ND_CAT_SCATTER, ND_SET_AVX512PF, 1651, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(2, 0), ND_TUPLE_T1S, ND_EXT_E12NP, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MMASK|ND_FLAG_MODRM|ND_FLAG_VSIB, ND_CFF_AVX512PF, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_vm64n, 0, ND_OPA_P, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2643 Instruction:"VSCATTERQPD Mvm64n{K},aKq,Vn" Encoding:"evex m:2 p:1 l:x w:1 0xA3 /r:mem vsib"/"MAR"
    {
        ND_INS_VSCATTERQPD, ND_CAT_SCATTER, ND_SET_AVX512F, 1652, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E12, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MMASK|ND_FLAG_MODRM|ND_FLAG_VSIB|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_vm64n, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:2644 Instruction:"VSCATTERQPS Mvm64n{K},aKq,Vh" Encoding:"evex m:2 p:1 l:x w:0 0xA3 /r:mem vsib"/"MAR"
    {
        ND_INS_VSCATTERQPS, ND_CAT_SCATTER, ND_SET_AVX512F, 1653, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK, ND_OPS_CNT(3, 0), ND_TUPLE_T1S, ND_EXT_E12, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MMASK|ND_FLAG_MODRM|ND_FLAG_VSIB|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_vm64n, 0, ND_OPA_W, ND_OPD_MASK, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_V, ND_OPS_h, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:2645 Instruction:"VSHUFF32X4 Vu{K}{z},aKq,Hu,Wu|B32,Ib" Encoding:"evex m:3 p:1 l:x w:0 0x23 /r ib"/"RAVMI"
    {
        ND_INS_VSHUFF32X4, ND_CAT_AVX512, ND_SET_AVX512F, 1654, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(5, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_NOL0|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_u, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_u, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_u, 0, ND_OPA_R, ND_OPD_B32, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2646 Instruction:"VSHUFF64X2 Vu{K}{z},aKq,Hu,Wu|B64,Ib" Encoding:"evex m:3 p:1 l:x w:1 0x23 /r ib"/"RAVMI"
    {
        ND_INS_VSHUFF64X2, ND_CAT_AVX512, ND_SET_AVX512F, 1655, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(5, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_NOL0|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_u, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_u, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_u, 0, ND_OPA_R, ND_OPD_B64, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2647 Instruction:"VSHUFI32X4 Vu{K}{z},aKq,Hu,Wu|B32,Ib" Encoding:"evex m:3 p:1 l:x w:0 0x43 /r ib"/"RAVMI"
    {
        ND_INS_VSHUFI32X4, ND_CAT_AVX512, ND_SET_AVX512F, 1656, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(5, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_NOL0|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_u, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_u, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_u, 0, ND_OPA_R, ND_OPD_B32, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2648 Instruction:"VSHUFI64X2 Vu{K}{z},aKq,Hu,Wu|B64,Ib" Encoding:"evex m:3 p:1 l:x w:1 0x43 /r ib"/"RAVMI"
    {
        ND_INS_VSHUFI64X2, ND_CAT_AVX512, ND_SET_AVX512F, 1657, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(5, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_NOL0|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_u, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_u, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_u, 0, ND_OPA_R, ND_OPD_B64, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2649 Instruction:"VSHUFPD Vn{K}{z},aKq,Hn,Wn|B64,Ib" Encoding:"evex m:1 p:1 l:x w:1 0xC6 /r ib"/"RAVMI"
    {
        ND_INS_VSHUFPD, ND_CAT_AVX512, ND_SET_AVX512F, 1658, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(5, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2650 Instruction:"VSHUFPD Vpd,Hpd,Wpd,Ib" Encoding:"vex m:1 p:1 l:x w:i 0xC6 /r ib"/"RVMI"
    {
        ND_INS_VSHUFPD, ND_CAT_AVX, ND_SET_AVX, 1658, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2651 Instruction:"VSHUFPS Vn{K}{z},aKq,Hn,Wn|B32,Ib" Encoding:"evex m:1 p:0 l:x w:0 0xC6 /r ib"/"RAVMI"
    {
        ND_INS_VSHUFPS, ND_CAT_AVX512, ND_SET_AVX512F, 1659, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(5, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2652 Instruction:"VSHUFPS Vps,Hps,Wps,Ib" Encoding:"vex m:1 p:0 l:x w:i 0xC6 /r ib"/"RVMI"
    {
        ND_INS_VSHUFPS, ND_CAT_AVX, ND_SET_AVX, 1659, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(4, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2653 Instruction:"VSQRTPD Vn{K}{z},aKq,Wn|B64{er}" Encoding:"evex m:1 p:1 l:x w:1 0x51 /r"/"RAM"
    {
        ND_INS_VSQRTPD, ND_CAT_AVX512, ND_SET_AVX512F, 1660, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2654 Instruction:"VSQRTPD Vx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0x51 /r"/"RM"
    {
        ND_INS_VSQRTPD, ND_CAT_AVX, ND_SET_AVX, 1660, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2655 Instruction:"VSQRTPH Vn{K}{z},aKq,Wn|B16{er}" Encoding:"evex m:5 p:0 l:x w:0 0x51 /r"/"RAM"
    {
        ND_INS_VSQRTPH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1661, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:2656 Instruction:"VSQRTPS Vn{K}{z},aKq,Wn|B32{er}" Encoding:"evex m:1 p:0 l:x w:0 0x51 /r"/"RAM"
    {
        ND_INS_VSQRTPS, ND_CAT_AVX512, ND_SET_AVX512F, 1662, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(3, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2657 Instruction:"VSQRTPS Vx,Wx" Encoding:"vex m:1 p:0 l:x w:i 0x51 /r"/"RM"
    {
        ND_INS_VSQRTPS, ND_CAT_AVX, ND_SET_AVX, 1662, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2658 Instruction:"VSQRTSD Vdq{K}{z},aKq,Hdq,Wsd{er}" Encoding:"evex m:1 p:3 l:i w:1 0x51 /r"/"RAVM"
    {
        ND_INS_VSQRTSD, ND_CAT_AVX512, ND_SET_AVX512F, 1663, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:2659 Instruction:"VSQRTSD Vsd,Hsd,Wsd" Encoding:"vex m:1 p:3 l:i w:i 0x51 /r"/"RVM"
    {
        ND_INS_VSQRTSD, ND_CAT_AVX, ND_SET_AVX, 1663, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_sd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2660 Instruction:"VSQRTSH Vdq{K}{z},aKq,Hdq,Wsh{er}" Encoding:"evex m:5 p:2 l:i w:0 0x51 /r"/"RAVM"
    {
        ND_INS_VSQRTSH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1664, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S16, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:2661 Instruction:"VSQRTSS Vdq{K}{z},aKq,Hdq,Wss{er}" Encoding:"evex m:1 p:2 l:i w:0 0x51 /r"/"RAVM"
    {
        ND_INS_VSQRTSS, ND_CAT_AVX512, ND_SET_AVX512F, 1665, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:2662 Instruction:"VSQRTSS Vss,Hss,Wss" Encoding:"vex m:1 p:2 l:i w:i 0x51 /r"/"RVM"
    {
        ND_INS_VSQRTSS, ND_CAT_AVX, ND_SET_AVX, 1665, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ss, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2663 Instruction:"VSTMXCSR Md" Encoding:"vex m:1 p:0 0xAE /3:mem"/"M"
    {
        ND_INS_VSTMXCSR, ND_CAT_AVX, ND_SET_AVX, 1666, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, ND_EXT_5, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_d, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_MXCSR, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2664 Instruction:"VSUBPD Vn{K}{z},aKq,Hn,Wn|B64{er}" Encoding:"evex m:1 p:1 l:x w:1 0x5C /r"/"RAVM"
    {
        ND_INS_VSUBPD, ND_CAT_AVX512, ND_SET_AVX512F, 1667, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2665 Instruction:"VSUBPD Vpd,Hpd,Wpd" Encoding:"vex m:1 p:1 l:x w:i 0x5C /r"/"RVM"
    {
        ND_INS_VSUBPD, ND_CAT_AVX, ND_SET_AVX, 1667, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2666 Instruction:"VSUBPH Vn{K}{z},aKq,Hn,Wn|B16{sae}" Encoding:"evex m:5 p:0 l:x w:0 0x5C /r"/"RAVM"
    {
        ND_INS_VSUBPH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1668, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_SAE|ND_OPD_B16, 0), 
        },
    }, 

    // Pos:2667 Instruction:"VSUBPS Vn{K}{z},aKq,Hn,Wn|B32{er}" Encoding:"evex m:1 p:0 l:x w:0 0x5C /r"/"RAVM"
    {
        ND_INS_VSUBPS, ND_CAT_AVX512, ND_SET_AVX512F, 1669, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E2, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_ER|ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2668 Instruction:"VSUBPS Vps,Hps,Wps" Encoding:"vex m:1 p:0 l:x w:i 0x5C /r"/"RVM"
    {
        ND_INS_VSUBPS, ND_CAT_AVX, ND_SET_AVX, 1669, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2669 Instruction:"VSUBSD Vdq{K}{z},aKq,Hdq,Wsd{er}" Encoding:"evex m:1 p:3 l:i w:1 0x5C /r"/"RAVM"
    {
        ND_INS_VSUBSD, ND_CAT_AVX512, ND_SET_AVX512F, 1670, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:2670 Instruction:"VSUBSD Vsd,Hsd,Wsd" Encoding:"vex m:1 p:3 l:i w:i 0x5C /r"/"RVM"
    {
        ND_INS_VSUBSD, ND_CAT_AVX, ND_SET_AVX, 1670, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_sd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2671 Instruction:"VSUBSH Vdq{K}{z},aKq,Hdq,Wsh{sae}" Encoding:"evex m:5 p:2 l:i w:0 0x5C /r"/"RAVM"
    {
        ND_INS_VSUBSH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1671, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_SAE, ND_OPS_CNT(4, 0), ND_TUPLE_T1S16, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_R, ND_OPD_SAE, 0), 
        },
    }, 

    // Pos:2672 Instruction:"VSUBSS Vdq{K}{z},aKq,Hdq,Wss{er}" Encoding:"evex m:1 p:2 l:i w:0 0x5C /r"/"RAVM"
    {
        ND_INS_VSUBSS, ND_CAT_AVX512, ND_SET_AVX512F, 1672, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_ER, ND_OPS_CNT(4, 0), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, ND_OPD_ER, 0), 
        },
    }, 

    // Pos:2673 Instruction:"VSUBSS Vss,Hss,Wss" Encoding:"vex m:1 p:2 l:i w:i 0x5C /r"/"RVM"
    {
        ND_INS_VSUBSS, ND_CAT_AVX, ND_SET_AVX, 1672, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_2, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ss, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2674 Instruction:"VTESTPD Vx,Wx" Encoding:"vex m:2 p:1 l:x w:0 0x0F /r"/"RM"
    {
        ND_INS_VTESTPD, ND_CAT_LOGICAL_FP, ND_SET_AVX, 1673, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF,
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2675 Instruction:"VTESTPS Vx,Wx" Encoding:"vex m:2 p:1 l:x w:0 0x0E /r"/"RM"
    {
        ND_INS_VTESTPS, ND_CAT_LOGICAL_FP, ND_SET_AVX, 1674, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_ZF,
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2676 Instruction:"VUCOMISD Vdq,Wsd{sae}" Encoding:"evex m:1 p:1 l:i w:1 0x2E /r"/"RM"
    {
        ND_INS_VUCOMISD, ND_CAT_AVX512, ND_SET_AVX512F, 1675, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_SAE, ND_OPS_CNT(2, 1), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, ND_OPD_SAE, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2677 Instruction:"VUCOMISD Vsd,Wsd" Encoding:"vex m:1 p:1 l:i w:i 0x2E /r"/"RM"
    {
        ND_INS_VUCOMISD, ND_CAT_AVX, ND_SET_AVX, 1675, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2678 Instruction:"VUCOMISH Vdq,Wsh{sae}" Encoding:"evex m:5 p:0 l:i w:0 0x2E /r"/"RM"
    {
        ND_INS_VUCOMISH, ND_CAT_AVX512FP16, ND_SET_AVX512FP16, 1676, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_SAE, ND_OPS_CNT(2, 1), ND_TUPLE_T1S16, ND_EXT_E3NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512FP16, 
        0,
        0|NDR_RFLAG_ZF|NDR_RFLAG_PF|NDR_RFLAG_CF,
        0,
        0|NDR_RFLAG_OF|NDR_RFLAG_SF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_sh, 0, ND_OPA_R, ND_OPD_SAE, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2679 Instruction:"VUCOMISS Vdq,Wss{sae}" Encoding:"evex m:1 p:0 l:i w:0 0x2E /r"/"RM"
    {
        ND_INS_VUCOMISS, ND_CAT_AVX512, ND_SET_AVX512F, 1677, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_SAE, ND_OPS_CNT(2, 1), ND_TUPLE_T1S, ND_EXT_E3, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_dq, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, ND_OPD_SAE, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2680 Instruction:"VUCOMISS Vss,Wss" Encoding:"vex m:1 p:0 l:i w:i 0x2E /r"/"RM"
    {
        ND_INS_VUCOMISS, ND_CAT_AVX, ND_SET_AVX, 1677, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, ND_EXT_3, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_LIG|ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_ZF,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ss, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2681 Instruction:"VUNPCKHPD Vn{K}{z},aKq,Hn,Wn|B64" Encoding:"evex m:1 p:1 l:x w:1 0x15 /r"/"RAVM"
    {
        ND_INS_VUNPCKHPD, ND_CAT_AVX512, ND_SET_AVX512F, 1678, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2682 Instruction:"VUNPCKHPD Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0x15 /r"/"RVM"
    {
        ND_INS_VUNPCKHPD, ND_CAT_AVX, ND_SET_AVX, 1678, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2683 Instruction:"VUNPCKHPS Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:1 p:0 l:x w:0 0x15 /r"/"RAVM"
    {
        ND_INS_VUNPCKHPS, ND_CAT_AVX512, ND_SET_AVX512F, 1679, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2684 Instruction:"VUNPCKHPS Vx,Hx,Wx" Encoding:"vex m:1 p:0 l:x w:i 0x15 /r"/"RVM"
    {
        ND_INS_VUNPCKHPS, ND_CAT_AVX, ND_SET_AVX, 1679, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2685 Instruction:"VUNPCKLPD Vn{K}{z},aKq,Hn,Wn|B64" Encoding:"evex m:1 p:1 l:x w:1 0x14 /r"/"RAVM"
    {
        ND_INS_VUNPCKLPD, ND_CAT_AVX512, ND_SET_AVX512F, 1680, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2686 Instruction:"VUNPCKLPD Vx,Hx,Wx" Encoding:"vex m:1 p:1 l:x w:i 0x14 /r"/"RVM"
    {
        ND_INS_VUNPCKLPD, ND_CAT_AVX, ND_SET_AVX, 1680, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2687 Instruction:"VUNPCKLPS Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:1 p:0 l:x w:0 0x14 /r"/"RAVM"
    {
        ND_INS_VUNPCKLPS, ND_CAT_AVX512, ND_SET_AVX512F, 1681, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4NF, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512F, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2688 Instruction:"VUNPCKLPS Vx,Hx,Wx" Encoding:"vex m:1 p:0 l:x w:i 0x14 /r"/"RVM"
    {
        ND_INS_VUNPCKLPS, ND_CAT_AVX, ND_SET_AVX, 1681, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_x, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_x, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2689 Instruction:"VXORPD Vn{K}{z},aKq,Hn,Wn|B64" Encoding:"evex m:1 p:1 l:x w:1 0x57 /r"/"RAVM"
    {
        ND_INS_VXORPD, ND_CAT_LOGICAL_FP, ND_SET_AVX512DQ, 1682, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B64, 0), 
        },
    }, 

    // Pos:2690 Instruction:"VXORPD Vpd,Hpd,Wpd" Encoding:"vex m:1 p:1 l:x w:i 0x57 /r"/"RVM"
    {
        ND_INS_VXORPD, ND_CAT_LOGICAL_FP, ND_SET_AVX, 1682, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2691 Instruction:"VXORPS Vn{K}{z},aKq,Hn,Wn|B32" Encoding:"evex m:1 p:0 l:x w:0 0x57 /r"/"RAVM"
    {
        ND_INS_VXORPS, ND_CAT_LOGICAL_FP, ND_SET_AVX512DQ, 1683, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        ND_DECO_MASK|ND_DECO_ZERO|ND_DECO_BROADCAST, ND_OPS_CNT(4, 0), ND_TUPLE_FV, ND_EXT_E4, ND_EXC_EVEX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX512DQ, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_n, 0, ND_OPA_W, ND_OPD_MASK|ND_OPD_Z, 0), 
            OP(ND_OPT_aK, ND_OPS_q, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_H, ND_OPS_n, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_n, 0, ND_OPA_R, ND_OPD_B32, 0), 
        },
    }, 

    // Pos:2692 Instruction:"VXORPS Vps,Hps,Wps" Encoding:"vex m:1 p:0 l:x w:i 0x57 /r"/"RVM"
    {
        ND_INS_VXORPS, ND_CAT_LOGICAL_FP, ND_SET_AVX, 1683, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(3, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_WIG|ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_H, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2693 Instruction:"VZEROALL" Encoding:"vex m:1 p:0 l:1 0x77"/""
    {
        ND_INS_VZEROALL, ND_CAT_AVX, ND_SET_AVX, 1684, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(0, 1), 0, ND_EXT_8, ND_EXC_SSE_AVX, 0, 0, 0, 0, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_REG_BANK, ND_OPS_unknown, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2694 Instruction:"VZEROUPPER" Encoding:"vex m:1 p:0 l:0 0x77"/""
    {
        ND_INS_VZEROUPPER, ND_CAT_AVX, ND_SET_AVX, 1685, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF, 
        0, ND_OPS_CNT(0, 1), 0, ND_EXT_8, ND_EXC_SSE_AVX, 0, 0, 0, 0, ND_CFF_AVX, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_REG_BANK, ND_OPS_unknown, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2695 Instruction:"WAIT" Encoding:"0x9B"/""
    {
        ND_INS_WAIT, ND_CAT_X87_ALU, ND_SET_X87, 1686, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0xff, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:2696 Instruction:"WBINVD" Encoding:"0x0F 0x09"/""
    {
        ND_INS_WBINVD, ND_CAT_SYSTEM, ND_SET_I486REAL, 1687, 
        0, 
        ND_MOD_R0|ND_MOD_REAL|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_SERIAL, 0, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:2697 Instruction:"WBNOINVD" Encoding:"a0xF3 0x0F 0x09"/""
    {
        ND_INS_WBNOINVD, ND_CAT_WBNOINVD, ND_SET_WBNOINVD, 1688, 
        0, 
        ND_MOD_R0|ND_MOD_REAL|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, 0, ND_CFF_WBNOINVD, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:2698 Instruction:"WRFSBASE Ry" Encoding:"o64 0xF3 0x0F 0xAE /2:reg"/"M"
    {
        ND_INS_WRFSBASE, ND_CAT_RDWRFSGS, ND_SET_RDWRFSGS, 1689, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_O64, ND_CFF_RDWRFSGS, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_MSR_FSBASE, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2699 Instruction:"WRGSBASE Ry" Encoding:"o64 0xF3 0x0F 0xAE /3:reg"/"M"
    {
        ND_INS_WRGSBASE, ND_CAT_RDWRFSGS, ND_SET_RDWRFSGS, 1690, 
        0, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(1, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_O64, ND_CFF_RDWRFSGS, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_R, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_MSR_GSBASE, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2700 Instruction:"WRMSR" Encoding:"0x0F 0x30"/""
    {
        ND_INS_WRMSR, ND_CAT_SYSTEM, ND_SET_PENTIUMREAL, 1691, 
        0, 
        ND_MOD_R0|ND_MOD_REAL|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 4), 0, 0, 0, 0, 0, 0, ND_FLAG_SERIAL, ND_CFF_MSR, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_MSR, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2701 Instruction:"WRMSRLIST" Encoding:"0xF3 0x0F 0x01 /0xC6"/""
    {
        ND_INS_WRMSRLIST, ND_CAT_SYSTEM, ND_SET_MSRLIST, 1692, 
        0, 
        ND_MOD_R0|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 3), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_O64, ND_CFF_MSRLIST, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_MEM_SMSRT, ND_OPS_4096, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_MEM_DMSRT, ND_OPS_4096, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:2702 Instruction:"WRMSRNS" Encoding:"NP 0x0F 0x01 /0xC6"/""
    {
        ND_INS_WRMSRNS, ND_CAT_SYSTEM, ND_SET_WRMSRNS, 1693, 
        0, 
        ND_MOD_R0|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 4), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_WRMSRNS, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_MSR, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2703 Instruction:"WRPKRU" Encoding:"NP 0x0F 0x01 /0xEF"/""
    {
        ND_INS_WRPKRU, ND_CAT_MISC, ND_SET_PKU, 1694, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 4), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_PKU, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rDX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rCX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_PKRU, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2704 Instruction:"WRSHR Ed" Encoding:"cyrix 0x0F 0x37 /r"/"M"
    {
        ND_INS_WRSHR, ND_CAT_SYSTEM, ND_SET_CYRIX, 1695, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_d, 0, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2705 Instruction:"WRSSD My,Gy" Encoding:"NP 0x0F 0x38 0xF6 /r:mem"/"MR"
    {
        ND_INS_WRSS, ND_CAT_CET, ND_SET_CET_SS, 1696, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_SHS|ND_FLAG_MODRM, ND_CFF_CET_SS, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2706 Instruction:"WRSSQ My,Gy" Encoding:"rexw NP 0x0F 0x38 0xF6 /r:mem"/"MR"
    {
        ND_INS_WRSS, ND_CAT_CET, ND_SET_CET_SS, 1697, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_SHS|ND_FLAG_MODRM, ND_CFF_CET_SS, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2707 Instruction:"WRUSSD My,Gy" Encoding:"0x66 0x0F 0x38 0xF5 /r:mem"/"MR"
    {
        ND_INS_WRUSS, ND_CAT_CET, ND_SET_CET_SS, 1698, 
        0, 
        ND_MOD_R0|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_SHS|ND_FLAG_MODRM, ND_CFF_CET_SS, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2708 Instruction:"WRUSSQ My,Gy" Encoding:"rexw 0x66 0x0F 0x38 0xF5 /r:mem"/"MR"
    {
        ND_INS_WRUSS, ND_CAT_CET, ND_SET_CET_SS, 1699, 
        0, 
        ND_MOD_R0|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_SHS|ND_FLAG_MODRM, ND_CFF_CET_SS, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_y, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_G, ND_OPS_y, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2709 Instruction:"XABORT Ib" Encoding:"0xC6 /0xF8 ib"/"I"
    {
        ND_INS_XABORT, ND_CAT_UNCOND_BR, ND_SET_TSX, 1700, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_RTM, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_yf, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
        },
    }, 

    // Pos:2710 Instruction:"XADD Eb,Gb" Encoding:"0x0F 0xC0 /r"/"MR"
    {
        ND_INS_XADD, ND_CAT_SEMAPHORE, ND_SET_I486REAL, 1701, 
        ND_PREF_LOCK|ND_PREF_HLE, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2711 Instruction:"XADD Ev,Gv" Encoding:"0x0F 0xC1 /r"/"MR"
    {
        ND_INS_XADD, ND_CAT_SEMAPHORE, ND_SET_I486REAL, 1701, 
        ND_PREF_LOCK|ND_PREF_HLE, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_ZF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2712 Instruction:"XBEGIN Jz" Encoding:"0xC7 /0xF8 cz"/"D"
    {
        ND_INS_XBEGIN, ND_CAT_COND_BR, ND_SET_TSX, 1702, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 2), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_RTM, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_J, ND_OPS_z, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_RIP, ND_OPS_yf, ND_OPF_DEFAULT, ND_OPA_RCW, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_CW, 0, 0), 
        },
    }, 

    // Pos:2713 Instruction:"XCHG Eb,Gb" Encoding:"0x86 /r"/"MR"
    {
        ND_INS_XCHG, ND_CAT_DATAXFER, ND_SET_I86, 1703, 
        ND_PREF_HLE|ND_PREF_LOCK|ND_PREF_HLE_WO_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:2714 Instruction:"XCHG Ev,Gv" Encoding:"0x87 /r"/"MR"
    {
        ND_INS_XCHG, ND_CAT_DATAXFER, ND_SET_I86, 1703, 
        ND_PREF_HLE|ND_PREF_LOCK|ND_PREF_HLE_WO_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:2715 Instruction:"XCHG Zv,rAX" Encoding:"rexb 0x90"/"O"
    {
        ND_INS_XCHG, ND_CAT_DATAXFER, ND_SET_I86, 1703, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:2716 Instruction:"XCHG Zv,rAX" Encoding:"0x91"/"O"
    {
        ND_INS_XCHG, ND_CAT_DATAXFER, ND_SET_I86, 1703, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:2717 Instruction:"XCHG Zv,rAX" Encoding:"0x92"/"O"
    {
        ND_INS_XCHG, ND_CAT_DATAXFER, ND_SET_I86, 1703, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:2718 Instruction:"XCHG Zv,rAX" Encoding:"0x93"/"O"
    {
        ND_INS_XCHG, ND_CAT_DATAXFER, ND_SET_I86, 1703, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:2719 Instruction:"XCHG Zv,rAX" Encoding:"0x94"/"O"
    {
        ND_INS_XCHG, ND_CAT_DATAXFER, ND_SET_I86, 1703, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:2720 Instruction:"XCHG Zv,rAX" Encoding:"0x95"/"O"
    {
        ND_INS_XCHG, ND_CAT_DATAXFER, ND_SET_I86, 1703, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:2721 Instruction:"XCHG Zv,rAX" Encoding:"0x96"/"O"
    {
        ND_INS_XCHG, ND_CAT_DATAXFER, ND_SET_I86, 1703, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:2722 Instruction:"XCHG Zv,rAX" Encoding:"0x97"/"O"
    {
        ND_INS_XCHG, ND_CAT_DATAXFER, ND_SET_I86, 1703, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_Z, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
        },
    }, 

    // Pos:2723 Instruction:"XCRYPTCBC" Encoding:"0xF3 0x0F 0xA7 /0xD0"/""
    {
        ND_INS_XCRYPTCBC, ND_CAT_PADLOCK, ND_SET_CYRIX, 1704, 
        ND_PREF_REP, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:2724 Instruction:"XCRYPTCFB" Encoding:"0xF3 0x0F 0xA7 /0xE0"/""
    {
        ND_INS_XCRYPTCFB, ND_CAT_PADLOCK, ND_SET_CYRIX, 1705, 
        ND_PREF_REP, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:2725 Instruction:"XCRYPTCTR" Encoding:"0xF3 0x0F 0xA7 /0xD8"/""
    {
        ND_INS_XCRYPTCTR, ND_CAT_PADLOCK, ND_SET_CYRIX, 1706, 
        ND_PREF_REP, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:2726 Instruction:"XCRYPTECB" Encoding:"0xF3 0x0F 0xA7 /0xC8"/""
    {
        ND_INS_XCRYPTECB, ND_CAT_PADLOCK, ND_SET_CYRIX, 1707, 
        ND_PREF_REP, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:2727 Instruction:"XCRYPTOFB" Encoding:"0xF3 0x0F 0xA7 /0xE8"/""
    {
        ND_INS_XCRYPTOFB, ND_CAT_PADLOCK, ND_SET_CYRIX, 1708, 
        ND_PREF_REP, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:2728 Instruction:"XEND" Encoding:"NP 0x0F 0x01 /0xD5"/""
    {
        ND_INS_XEND, ND_CAT_COND_BR, ND_SET_TSX, 1709, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_RTM, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_RIP, ND_OPS_yf, ND_OPF_DEFAULT, ND_OPA_CW, 0, 0), 
        },
    }, 

    // Pos:2729 Instruction:"XGETBV" Encoding:"NP 0x0F 0x01 /0xD0"/""
    {
        ND_INS_XGETBV, ND_CAT_XSAVE, ND_SET_XSAVE, 1710, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 4), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_XSAVE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rCX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_XCR, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2730 Instruction:"XLATB" Encoding:"0xD7"/""
    {
        ND_INS_XLATB, ND_CAT_MISC, ND_SET_I86, 1711, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 2), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
            OP(ND_OPT_MEM_rBX_AL, ND_OPS_b, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2731 Instruction:"XOR Eb,Gb" Encoding:"0x30 /r"/"MR"
    {
        ND_INS_XOR, ND_CAT_LOGIC, ND_SET_I86, 1712, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2732 Instruction:"XOR Ev,Gv" Encoding:"0x31 /r"/"MR"
    {
        ND_INS_XOR, ND_CAT_LOGIC, ND_SET_I86, 1712, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2733 Instruction:"XOR Gb,Eb" Encoding:"0x32 /r"/"RM"
    {
        ND_INS_XOR, ND_CAT_LOGIC, ND_SET_I86, 1712, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_G, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2734 Instruction:"XOR Gv,Ev" Encoding:"0x33 /r"/"RM"
    {
        ND_INS_XOR, ND_CAT_LOGIC, ND_SET_I86, 1712, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_G, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2735 Instruction:"XOR AL,Ib" Encoding:"0x34 ib"/"I"
    {
        ND_INS_XOR, ND_CAT_LOGIC, ND_SET_I86, 1712, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2736 Instruction:"XOR rAX,Iz" Encoding:"0x35 iz"/"I"
    {
        ND_INS_XOR, ND_CAT_LOGIC, ND_SET_I86, 1712, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, 0, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_GPR_rAX, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_z, ND_OPF_SEX_OP1, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2737 Instruction:"XOR Eb,Ib" Encoding:"0x80 /6 ib"/"MI"
    {
        ND_INS_XOR, ND_CAT_LOGIC, ND_SET_I86, 1712, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2738 Instruction:"XOR Ev,Iz" Encoding:"0x81 /6 iz"/"MI"
    {
        ND_INS_XOR, ND_CAT_LOGIC, ND_SET_I86, 1712, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_z, ND_OPF_SEX_OP1, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2739 Instruction:"XOR Eb,Ib" Encoding:"0x82 /6 iz"/"MI"
    {
        ND_INS_XOR, ND_CAT_LOGIC, ND_SET_I86, 1712, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_R0|ND_MOD_R1|ND_MOD_R2|ND_MOD_R3|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_I64, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_b, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, ND_OPF_SEX_OP1, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2740 Instruction:"XOR Ev,Ib" Encoding:"0x83 /6 ib"/"MI"
    {
        ND_INS_XOR, ND_CAT_LOGIC, ND_SET_I86, 1712, 
        ND_PREF_HLE|ND_PREF_LOCK, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0|NDR_RFLAG_PF|NDR_RFLAG_ZF|NDR_RFLAG_SF,
        0|NDR_RFLAG_AF,
        0|NDR_RFLAG_CF|NDR_RFLAG_OF|NDR_RFLAG_AF,
        {
            OP(ND_OPT_E, ND_OPS_v, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_I, ND_OPS_b, ND_OPF_SEX_OP1, ND_OPA_R, 0, 0), 
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2741 Instruction:"XORPD Vpd,Wpd" Encoding:"0x66 0x0F 0x57 /r"/"RM"
    {
        ND_INS_XORPD, ND_CAT_LOGICAL_FP, ND_SET_SSE2, 1713, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE2, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_pd, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_pd, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2742 Instruction:"XORPS Vps,Wps" Encoding:"NP 0x0F 0x57 /r"/"RM"
    {
        ND_INS_XORPS, ND_CAT_LOGICAL_FP, ND_SET_SSE, 1714, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(2, 0), 0, ND_EXT_4, ND_EXC_SSE_AVX, 0, 0, 0, ND_FLAG_MODRM|ND_FLAG_VECTOR, ND_CFF_SSE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_V, ND_OPS_ps, 0, ND_OPA_RW, 0, 0), 
            OP(ND_OPT_W, ND_OPS_ps, 0, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2743 Instruction:"XRESLDTRK" Encoding:"0xF2 0x0F 0x01 /0xE9"/""
    {
        ND_INS_XRESLDTRK, ND_CAT_MISC, ND_SET_TSXLDTRK, 1715, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_TSXLDTRK, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:2744 Instruction:"XRSTOR M?" Encoding:"NP 0x0F 0xAE /5:mem"/"M"
    {
        ND_INS_XRSTOR, ND_CAT_XSAVE, ND_SET_XSAVE, 1716, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 4), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_XSAVE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_unknown, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_XCR_0, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_REG_BANK, ND_OPS_unknown, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2745 Instruction:"XRSTOR64 M?" Encoding:"rexw NP 0x0F 0xAE /5:mem"/"M"
    {
        ND_INS_XRSTOR, ND_CAT_XSAVE, ND_SET_XSAVE, 1717, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 4), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_XSAVE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_unknown, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_XCR_0, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_REG_BANK, ND_OPS_unknown, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2746 Instruction:"XRSTORS M?" Encoding:"NP 0x0F 0xC7 /3:mem"/"M"
    {
        ND_INS_XRSTORS, ND_CAT_XSAVE, ND_SET_XSAVES, 1718, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 4), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_XSAVES, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_unknown, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_XCR_0, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_REG_BANK, ND_OPS_unknown, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2747 Instruction:"XRSTORS64 M?" Encoding:"rexw NP 0x0F 0xC7 /3:mem"/"M"
    {
        ND_INS_XRSTORS, ND_CAT_XSAVE, ND_SET_XSAVES, 1719, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 4), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_XSAVES, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_unknown, 0, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_XCR_0, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_REG_BANK, ND_OPS_unknown, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2748 Instruction:"XSAVE M?" Encoding:"NP 0x0F 0xAE /4:mem"/"M"
    {
        ND_INS_XSAVE, ND_CAT_XSAVE, ND_SET_XSAVE, 1720, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 4), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_XSAVE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_unknown, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_XCR_0, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_REG_BANK, ND_OPS_unknown, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2749 Instruction:"XSAVE64 M?" Encoding:"rexw NP 0x0F 0xAE /4:mem"/"M"
    {
        ND_INS_XSAVE, ND_CAT_XSAVE, ND_SET_XSAVE, 1721, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 4), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_XSAVE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_unknown, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_XCR_0, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_REG_BANK, ND_OPS_unknown, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2750 Instruction:"XSAVEC M?" Encoding:"NP 0x0F 0xC7 /4:mem"/"M"
    {
        ND_INS_XSAVEC, ND_CAT_XSAVE, ND_SET_XSAVEC, 1722, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 4), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_XSAVEC, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_unknown, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_XCR_0, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_REG_BANK, ND_OPS_unknown, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2751 Instruction:"XSAVEC64 M?" Encoding:"rexw NP 0x0F 0xC7 /4:mem"/"M"
    {
        ND_INS_XSAVEC, ND_CAT_XSAVE, ND_SET_XSAVEC, 1723, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 4), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_XSAVEC, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_unknown, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_XCR_0, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_REG_BANK, ND_OPS_unknown, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2752 Instruction:"XSAVEOPT M?" Encoding:"NP 0x0F 0xAE /6:mem"/"M"
    {
        ND_INS_XSAVEOPT, ND_CAT_XSAVE, ND_SET_XSAVE, 1724, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 4), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_XSAVE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_unknown, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_XCR_0, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_REG_BANK, ND_OPS_unknown, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2753 Instruction:"XSAVEOPT64 M?" Encoding:"rexw NP 0x0F 0xAE /6:mem"/"M"
    {
        ND_INS_XSAVEOPT, ND_CAT_XSAVE, ND_SET_XSAVE, 1725, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 4), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_XSAVE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_unknown, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_XCR_0, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_REG_BANK, ND_OPS_unknown, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2754 Instruction:"XSAVES M?" Encoding:"NP 0x0F 0xC7 /5:mem"/"M"
    {
        ND_INS_XSAVES, ND_CAT_XSAVE, ND_SET_XSAVES, 1726, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 4), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_XSAVES, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_unknown, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_XCR_0, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_REG_BANK, ND_OPS_unknown, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2755 Instruction:"XSAVES64 M?" Encoding:"rexw NP 0x0F 0xC7 /5:mem"/"M"
    {
        ND_INS_XSAVES, ND_CAT_XSAVE, ND_SET_XSAVES, 1727, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(1, 4), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_XSAVES, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_M, ND_OPS_unknown, 0, ND_OPA_W, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_XCR_0, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_REG_BANK, ND_OPS_unknown, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
        },
    }, 

    // Pos:2756 Instruction:"XSETBV" Encoding:"NP 0x0F 0x01 /0xD1"/""
    {
        ND_INS_XSETBV, ND_CAT_XSAVE, ND_SET_XSAVE, 1728, 
        0, 
        ND_MOD_R0|ND_MOD_REAL|ND_MOD_V8086|ND_MOD_PROT|ND_MOD_COMPAT|ND_MOD_LONG|ND_MOD_VMXR|ND_MOD_VMXN|ND_MOD_VMXR_SEAM|ND_MOD_VMXN_SEAM|ND_MOD_VMX_OFF|ND_MOD_SMM|ND_MOD_SMM_OFF|ND_MOD_SGX_OFF|ND_MOD_TSX|ND_MOD_TSX_OFF, 
        0, ND_OPS_CNT(0, 4), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_XSAVE, 
        0,
        0,
        0,
        0,
        {
            OP(ND_OPT_GPR_rCX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rDX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_GPR_rAX, ND_OPS_d, ND_OPF_DEFAULT, ND_OPA_R, 0, 0), 
            OP(ND_OPT_XCR, ND_OPS_q, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 

    // Pos:2757 Instruction:"XSHA1" Encoding:"0xF3 0x0F 0xA6 /0xC8"/""
    {
        ND_INS_XSHA1, ND_CAT_PADLOCK, ND_SET_CYRIX, 1729, 
        ND_PREF_REP, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:2758 Instruction:"XSHA256" Encoding:"0xF3 0x0F 0xA6 /0xD0"/""
    {
        ND_INS_XSHA256, ND_CAT_PADLOCK, ND_SET_CYRIX, 1730, 
        ND_PREF_REP, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:2759 Instruction:"XSTORE" Encoding:"0x0F 0xA7 /0xC0"/""
    {
        ND_INS_XSTORE, ND_CAT_PADLOCK, ND_SET_CYRIX, 1731, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:2760 Instruction:"XSTORE" Encoding:"0xF3 0x0F 0xA7 /0xC0"/""
    {
        ND_INS_XSTORE, ND_CAT_PADLOCK, ND_SET_CYRIX, 1731, 
        ND_PREF_REP, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, 0, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:2761 Instruction:"XSUSLDTRK" Encoding:"0xF2 0x0F 0x01 /0xE8"/""
    {
        ND_INS_XSUSLDTRK, ND_CAT_MISC, ND_SET_TSXLDTRK, 1732, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_TSXLDTRK, 
        0,
        0,
        0,
        0,
        {
            0 
        },
    }, 

    // Pos:2762 Instruction:"XTEST" Encoding:"NP 0x0F 0x01 /0xD6"/""
    {
        ND_INS_XTEST, ND_CAT_LOGIC, ND_SET_TSX, 1733, 
        0, 
        ND_MOD_ANY, 
        0, ND_OPS_CNT(0, 1), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_RTM, 
        0,
        0|NDR_RFLAG_ZF,
        0,
        0|NDR_RFLAG_CF|NDR_RFLAG_PF|NDR_RFLAG_AF|NDR_RFLAG_SF|NDR_RFLAG_OF,
        {
            OP(ND_OPT_F, ND_OPS_v, ND_OPF_DEFAULT, ND_OPA_W, 0, 0), 
        },
    }, 


};

#endif
