Classic Timing Analyzer report for REGT_V
Fri Apr 08 00:32:38 2022
Quartus II 64-Bit Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                       ;
+------------------------------+-------+---------------+-------------+-------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From  ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.135 ns    ; a[5]  ; v1[5]     ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.729 ns    ; v1[0] ; c_out[0]  ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 5.556 ns    ; en    ; c_out[12] ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.215 ns    ; a[0]  ; v1[0]     ; --         ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;             ;       ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------+-----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------+
; tsu                                                           ;
+-------+--------------+------------+-------+--------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To     ; To Clock ;
+-------+--------------+------------+-------+--------+----------+
; N/A   ; None         ; 3.135 ns   ; a[5]  ; v1[5]  ; clk      ;
; N/A   ; None         ; 3.120 ns   ; a[4]  ; v1[4]  ; clk      ;
; N/A   ; None         ; 3.072 ns   ; a[10] ; v1[10] ; clk      ;
; N/A   ; None         ; 3.072 ns   ; a[1]  ; v1[1]  ; clk      ;
; N/A   ; None         ; 2.976 ns   ; a[15] ; v1[15] ; clk      ;
; N/A   ; None         ; 2.964 ns   ; a[6]  ; v1[6]  ; clk      ;
; N/A   ; None         ; 2.960 ns   ; a[12] ; v1[12] ; clk      ;
; N/A   ; None         ; 2.945 ns   ; a[14] ; v1[14] ; clk      ;
; N/A   ; None         ; 2.939 ns   ; a[8]  ; v1[8]  ; clk      ;
; N/A   ; None         ; 2.928 ns   ; a[11] ; v1[11] ; clk      ;
; N/A   ; None         ; 2.927 ns   ; a[2]  ; v1[2]  ; clk      ;
; N/A   ; None         ; 2.917 ns   ; a[9]  ; v1[9]  ; clk      ;
; N/A   ; None         ; 2.906 ns   ; a[7]  ; v1[7]  ; clk      ;
; N/A   ; None         ; 2.888 ns   ; a[3]  ; v1[3]  ; clk      ;
; N/A   ; None         ; 2.856 ns   ; a[13] ; v1[13] ; clk      ;
; N/A   ; None         ; -0.985 ns  ; a[0]  ; v1[0]  ; clk      ;
+-------+--------------+------------+-------+--------+----------+


+---------------------------------------------------------------------+
; tco                                                                 ;
+-------+--------------+------------+--------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From   ; To        ; From Clock ;
+-------+--------------+------------+--------+-----------+------------+
; N/A   ; None         ; 6.729 ns   ; v1[0]  ; c_out[0]  ; clk        ;
; N/A   ; None         ; 6.609 ns   ; v1[1]  ; c_out[1]  ; clk        ;
; N/A   ; None         ; 6.572 ns   ; v1[14] ; c_out[14] ; clk        ;
; N/A   ; None         ; 6.569 ns   ; v1[7]  ; c_out[7]  ; clk        ;
; N/A   ; None         ; 6.568 ns   ; v1[12] ; c_out[12] ; clk        ;
; N/A   ; None         ; 6.561 ns   ; v1[8]  ; c_out[8]  ; clk        ;
; N/A   ; None         ; 6.545 ns   ; v1[9]  ; c_out[9]  ; clk        ;
; N/A   ; None         ; 6.544 ns   ; v1[3]  ; c_out[3]  ; clk        ;
; N/A   ; None         ; 6.533 ns   ; v1[15] ; c_out[15] ; clk        ;
; N/A   ; None         ; 6.533 ns   ; v1[6]  ; c_out[6]  ; clk        ;
; N/A   ; None         ; 6.532 ns   ; v1[11] ; c_out[11] ; clk        ;
; N/A   ; None         ; 6.532 ns   ; v1[2]  ; c_out[2]  ; clk        ;
; N/A   ; None         ; 6.529 ns   ; v1[5]  ; c_out[5]  ; clk        ;
; N/A   ; None         ; 6.526 ns   ; v1[13] ; c_out[13] ; clk        ;
; N/A   ; None         ; 6.519 ns   ; v1[10] ; c_out[10] ; clk        ;
; N/A   ; None         ; 6.518 ns   ; v1[4]  ; c_out[4]  ; clk        ;
+-------+--------------+------------+--------+-----------+------------+


+----------------------------------------------------------------+
; tpd                                                            ;
+-------+-------------------+-----------------+------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To        ;
+-------+-------------------+-----------------+------+-----------+
; N/A   ; None              ; 5.556 ns        ; en   ; c_out[12] ;
; N/A   ; None              ; 5.547 ns        ; en   ; c_out[13] ;
; N/A   ; None              ; 5.547 ns        ; en   ; c_out[5]  ;
; N/A   ; None              ; 5.546 ns        ; en   ; c_out[15] ;
; N/A   ; None              ; 5.526 ns        ; en   ; c_out[4]  ;
; N/A   ; None              ; 5.306 ns        ; en   ; c_out[3]  ;
; N/A   ; None              ; 5.131 ns        ; en   ; c_out[1]  ;
; N/A   ; None              ; 5.123 ns        ; en   ; c_out[14] ;
; N/A   ; None              ; 5.118 ns        ; en   ; c_out[8]  ;
; N/A   ; None              ; 5.101 ns        ; en   ; c_out[7]  ;
; N/A   ; None              ; 5.095 ns        ; en   ; c_out[6]  ;
; N/A   ; None              ; 5.094 ns        ; en   ; c_out[9]  ;
; N/A   ; None              ; 5.089 ns        ; en   ; c_out[2]  ;
; N/A   ; None              ; 5.059 ns        ; en   ; c_out[10] ;
; N/A   ; None              ; 5.023 ns        ; en   ; c_out[11] ;
; N/A   ; None              ; 4.726 ns        ; en   ; c_out[0]  ;
+-------+-------------------+-----------------+------+-----------+


+---------------------------------------------------------------------+
; th                                                                  ;
+---------------+-------------+-----------+-------+--------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To     ; To Clock ;
+---------------+-------------+-----------+-------+--------+----------+
; N/A           ; None        ; 1.215 ns  ; a[0]  ; v1[0]  ; clk      ;
; N/A           ; None        ; -2.626 ns ; a[13] ; v1[13] ; clk      ;
; N/A           ; None        ; -2.658 ns ; a[3]  ; v1[3]  ; clk      ;
; N/A           ; None        ; -2.676 ns ; a[7]  ; v1[7]  ; clk      ;
; N/A           ; None        ; -2.687 ns ; a[9]  ; v1[9]  ; clk      ;
; N/A           ; None        ; -2.697 ns ; a[2]  ; v1[2]  ; clk      ;
; N/A           ; None        ; -2.698 ns ; a[11] ; v1[11] ; clk      ;
; N/A           ; None        ; -2.709 ns ; a[8]  ; v1[8]  ; clk      ;
; N/A           ; None        ; -2.715 ns ; a[14] ; v1[14] ; clk      ;
; N/A           ; None        ; -2.730 ns ; a[12] ; v1[12] ; clk      ;
; N/A           ; None        ; -2.734 ns ; a[6]  ; v1[6]  ; clk      ;
; N/A           ; None        ; -2.746 ns ; a[15] ; v1[15] ; clk      ;
; N/A           ; None        ; -2.842 ns ; a[10] ; v1[10] ; clk      ;
; N/A           ; None        ; -2.842 ns ; a[1]  ; v1[1]  ; clk      ;
; N/A           ; None        ; -2.890 ns ; a[4]  ; v1[4]  ; clk      ;
; N/A           ; None        ; -2.905 ns ; a[5]  ; v1[5]  ; clk      ;
+---------------+-------------+-----------+-------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Fri Apr 08 00:32:38 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off REGT_V -c REGT_V --timing_analysis_only
Info: Parallel compilation is enabled and will use 8 of the 8 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clk"
Info: tsu for register "v1[5]" (data pin = "a[5]", clock pin = "clk") is 3.135 ns
    Info: + Longest pin to register delay is 6.049 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_F3; Fanout = 1; PIN Node = 'a[5]'
        Info: 2: + IC(4.964 ns) + CELL(0.149 ns) = 5.965 ns; Loc. = LCCOMB_X2_Y50_N0; Fanout = 1; COMB Node = 'v1[5]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.049 ns; Loc. = LCFF_X2_Y50_N1; Fanout = 1; REG Node = 'v1[5]'
        Info: Total cell delay = 1.085 ns ( 17.94 % )
        Info: Total interconnect delay = 4.964 ns ( 82.06 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.878 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.238 ns) + CELL(0.537 ns) = 2.878 ns; Loc. = LCFF_X2_Y50_N1; Fanout = 1; REG Node = 'v1[5]'
        Info: Total cell delay = 1.526 ns ( 53.02 % )
        Info: Total interconnect delay = 1.352 ns ( 46.98 % )
Info: tco from clock "clk" to destination pin "c_out[0]" through register "v1[0]" is 6.729 ns
    Info: + Longest clock path from clock "clk" to source register is 2.908 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.268 ns) + CELL(0.537 ns) = 2.908 ns; Loc. = LCFF_X48_Y50_N1; Fanout = 1; REG Node = 'v1[0]'
        Info: Total cell delay = 1.526 ns ( 52.48 % )
        Info: Total interconnect delay = 1.382 ns ( 47.52 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.571 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y50_N1; Fanout = 1; REG Node = 'v1[0]'
        Info: 2: + IC(0.783 ns) + CELL(2.788 ns) = 3.571 ns; Loc. = PIN_B16; Fanout = 0; PIN Node = 'c_out[0]'
        Info: Total cell delay = 2.788 ns ( 78.07 % )
        Info: Total interconnect delay = 0.783 ns ( 21.93 % )
Info: Longest tpd from source pin "en" to destination pin "c_out[12]" is 5.556 ns
    Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 16; PIN Node = 'en'
    Info: 2: + IC(1.740 ns) + CELL(2.857 ns) = 5.556 ns; Loc. = PIN_D6; Fanout = 0; PIN Node = 'c_out[12]'
    Info: Total cell delay = 3.816 ns ( 68.68 % )
    Info: Total interconnect delay = 1.740 ns ( 31.32 % )
Info: th for register "v1[0]" (data pin = "a[0]", clock pin = "clk") is 1.215 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.908 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.268 ns) + CELL(0.537 ns) = 2.908 ns; Loc. = LCFF_X48_Y50_N1; Fanout = 1; REG Node = 'v1[0]'
        Info: Total cell delay = 1.526 ns ( 52.48 % )
        Info: Total interconnect delay = 1.382 ns ( 47.52 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 1.959 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 1; PIN Node = 'a[0]'
        Info: 2: + IC(0.634 ns) + CELL(0.366 ns) = 1.959 ns; Loc. = LCFF_X48_Y50_N1; Fanout = 1; REG Node = 'v1[0]'
        Info: Total cell delay = 1.325 ns ( 67.64 % )
        Info: Total interconnect delay = 0.634 ns ( 32.36 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4370 megabytes
    Info: Processing ended: Fri Apr 08 00:32:38 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


