[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/Iff/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 113
LIB: work
FILE: ${SURELOG_DIR}/tests/Iff/dut.sv
n<> u<112> t<Top_level_rule> c<1> l<1:1> el<9:1>
  n<> u<1> t<Null_rule> p<112> s<111> l<1:1>
  n<> u<111> t<Source_text> p<112> c<110> l<1:1> el<8:10>
    n<> u<110> t<Description> p<111> c<109> l<1:1> el<8:10>
      n<> u<109> t<Module_declaration> p<110> c<5> l<1:1> el<8:10>
        n<> u<5> t<Module_nonansi_header> p<109> c<2> s<21> l<1:1> el<1:20>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<block_tb> u<3> t<StringConst> p<5> s<4> l<1:8> el<1:16>
          n<> u<4> t<List_of_ports> p<5> l<1:17> el<1:19>
        n<> u<21> t<Module_item> p<109> c<20> s<37> l<2:2> el<2:15>
          n<> u<20> t<Non_port_module_item> p<21> c<19> l<2:2> el<2:15>
            n<> u<19> t<Module_or_generate_item> p<20> c<18> l<2:2> el<2:15>
              n<> u<18> t<Module_common_item> p<19> c<17> l<2:2> el<2:15>
                n<> u<17> t<Module_or_generate_item_declaration> p<18> c<16> l<2:2> el<2:15>
                  n<> u<16> t<Package_or_generate_item_declaration> p<17> c<15> l<2:2> el<2:15>
                    n<> u<15> t<Net_declaration> p<16> c<6> l<2:2> el<2:15>
                      n<> u<6> t<NetType_Wire> p<15> s<7> l<2:2> el<2:6>
                      n<> u<7> t<Data_type_or_implicit> p<15> s<14> l<2:7> el<2:7>
                      n<> u<14> t<List_of_net_decl_assignments> p<15> c<13> l<2:7> el<2:14>
                        n<> u<13> t<Net_decl_assignment> p<14> c<8> l<2:7> el<2:14>
                          n<clk> u<8> t<StringConst> p<13> s<12> l<2:7> el<2:10>
                          n<> u<12> t<Expression> p<13> c<11> l<2:13> el<2:14>
                            n<> u<11> t<Primary> p<12> c<10> l<2:13> el<2:14>
                              n<> u<10> t<Primary_literal> p<11> c<9> l<2:13> el<2:14>
                                n<0> u<9> t<IntConst> p<10> l<2:13> el<2:14>
        n<> u<37> t<Module_item> p<109> c<36> s<53> l<3:2> el<3:14>
          n<> u<36> t<Non_port_module_item> p<37> c<35> l<3:2> el<3:14>
            n<> u<35> t<Module_or_generate_item> p<36> c<34> l<3:2> el<3:14>
              n<> u<34> t<Module_common_item> p<35> c<33> l<3:2> el<3:14>
                n<> u<33> t<Module_or_generate_item_declaration> p<34> c<32> l<3:2> el<3:14>
                  n<> u<32> t<Package_or_generate_item_declaration> p<33> c<31> l<3:2> el<3:14>
                    n<> u<31> t<Net_declaration> p<32> c<22> l<3:2> el<3:14>
                      n<> u<22> t<NetType_Wire> p<31> s<23> l<3:2> el<3:6>
                      n<> u<23> t<Data_type_or_implicit> p<31> s<30> l<3:7> el<3:7>
                      n<> u<30> t<List_of_net_decl_assignments> p<31> c<29> l<3:7> el<3:13>
                        n<> u<29> t<Net_decl_assignment> p<30> c<24> l<3:7> el<3:13>
                          n<en> u<24> t<StringConst> p<29> s<28> l<3:7> el<3:9>
                          n<> u<28> t<Expression> p<29> c<27> l<3:12> el<3:13>
                            n<> u<27> t<Primary> p<28> c<26> l<3:12> el<3:13>
                              n<> u<26> t<Primary_literal> p<27> c<25> l<3:12> el<3:13>
                                n<0> u<25> t<IntConst> p<26> l<3:12> el<3:13>
        n<> u<53> t<Module_item> p<109> c<52> s<66> l<4:2> el<4:13>
          n<> u<52> t<Non_port_module_item> p<53> c<51> l<4:2> el<4:13>
            n<> u<51> t<Module_or_generate_item> p<52> c<50> l<4:2> el<4:13>
              n<> u<50> t<Module_common_item> p<51> c<49> l<4:2> el<4:13>
                n<> u<49> t<Module_or_generate_item_declaration> p<50> c<48> l<4:2> el<4:13>
                  n<> u<48> t<Package_or_generate_item_declaration> p<49> c<47> l<4:2> el<4:13>
                    n<> u<47> t<Net_declaration> p<48> c<38> l<4:2> el<4:13>
                      n<> u<38> t<NetType_Wire> p<47> s<39> l<4:2> el<4:6>
                      n<> u<39> t<Data_type_or_implicit> p<47> s<46> l<4:7> el<4:7>
                      n<> u<46> t<List_of_net_decl_assignments> p<47> c<45> l<4:7> el<4:12>
                        n<> u<45> t<Net_decl_assignment> p<46> c<40> l<4:7> el<4:12>
                          n<a> u<40> t<StringConst> p<45> s<44> l<4:7> el<4:8>
                          n<> u<44> t<Expression> p<45> c<43> l<4:11> el<4:12>
                            n<> u<43> t<Primary> p<44> c<42> l<4:11> el<4:12>
                              n<> u<42> t<Primary_literal> p<43> c<41> l<4:11> el<4:12>
                                n<0> u<41> t<IntConst> p<42> l<4:11> el<4:12>
        n<> u<66> t<Module_item> p<109> c<65> s<107> l<5:2> el<5:8>
          n<> u<65> t<Non_port_module_item> p<66> c<64> l<5:2> el<5:8>
            n<> u<64> t<Module_or_generate_item> p<65> c<63> l<5:2> el<5:8>
              n<> u<63> t<Module_common_item> p<64> c<62> l<5:2> el<5:8>
                n<> u<62> t<Module_or_generate_item_declaration> p<63> c<61> l<5:2> el<5:8>
                  n<> u<61> t<Package_or_generate_item_declaration> p<62> c<60> l<5:2> el<5:8>
                    n<> u<60> t<Data_declaration> p<61> c<59> l<5:2> el<5:8>
                      n<> u<59> t<Variable_declaration> p<60> c<55> l<5:2> el<5:8>
                        n<> u<55> t<Data_type> p<59> c<54> s<58> l<5:2> el<5:5>
                          n<> u<54> t<IntVec_TypeReg> p<55> l<5:2> el<5:5>
                        n<> u<58> t<List_of_variable_decl_assignments> p<59> c<57> l<5:6> el<5:7>
                          n<> u<57> t<Variable_decl_assignment> p<58> c<56> l<5:6> el<5:7>
                            n<y> u<56> t<StringConst> p<57> l<5:6> el<5:7>
        n<> u<107> t<Module_item> p<109> c<106> s<108> l<6:2> el<7:18>
          n<> u<106> t<Non_port_module_item> p<107> c<105> l<6:2> el<7:18>
            n<> u<105> t<Module_or_generate_item> p<106> c<104> l<6:2> el<7:18>
              n<> u<104> t<Module_common_item> p<105> c<103> l<6:2> el<7:18>
                n<> u<103> t<Always_construct> p<104> c<67> l<6:2> el<7:18>
                  n<> u<67> t<ALWAYS> p<103> s<102> l<6:2> el<6:8>
                  n<> u<102> t<Statement> p<103> c<101> l<6:9> el<7:18>
                    n<> u<101> t<Statement_item> p<102> c<100> l<6:9> el<7:18>
                      n<> u<100> t<Procedural_timing_control_statement> p<101> c<86> l<6:9> el<7:18>
                        n<> u<86> t<Procedural_timing_control> p<100> c<85> s<99> l<6:9> el<6:35>
                          n<> u<85> t<Event_control> p<86> c<84> l<6:9> el<6:35>
                            n<> u<84> t<Event_expression> p<85> c<68> l<6:11> el<6:34>
                              n<> u<68> t<Edge_Posedge> p<84> s<72> l<6:11> el<6:18>
                              n<> u<72> t<Expression> p<84> c<71> s<83> l<6:19> el<6:22>
                                n<> u<71> t<Primary> p<72> c<70> l<6:19> el<6:22>
                                  n<> u<70> t<Primary_literal> p<71> c<69> l<6:19> el<6:22>
                                    n<clk> u<69> t<StringConst> p<70> l<6:19> el<6:22>
                              n<> u<83> t<IFF> p<84> s<82> l<6:23> el<6:26>
                              n<> u<82> t<Expression> p<84> c<76> l<6:27> el<6:34>
                                n<> u<76> t<Expression> p<82> c<75> s<81> l<6:27> el<6:29>
                                  n<> u<75> t<Primary> p<76> c<74> l<6:27> el<6:29>
                                    n<> u<74> t<Primary_literal> p<75> c<73> l<6:27> el<6:29>
                                      n<en> u<73> t<StringConst> p<74> l<6:27> el<6:29>
                                n<> u<81> t<BinOp_Equiv> p<82> s<80> l<6:30> el<6:32>
                                n<> u<80> t<Expression> p<82> c<79> l<6:33> el<6:34>
                                  n<> u<79> t<Primary> p<80> c<78> l<6:33> el<6:34>
                                    n<> u<78> t<Primary_literal> p<79> c<77> l<6:33> el<6:34>
                                      n<1> u<77> t<IntConst> p<78> l<6:33> el<6:34>
                        n<> u<99> t<Statement_or_null> p<100> c<98> l<7:11> el<7:18>
                          n<> u<98> t<Statement> p<99> c<97> l<7:11> el<7:18>
                            n<> u<97> t<Statement_item> p<98> c<96> l<7:11> el<7:18>
                              n<> u<96> t<Nonblocking_assignment> p<97> c<91> l<7:11> el<7:17>
                                n<> u<91> t<Variable_lvalue> p<96> c<88> s<95> l<7:11> el<7:12>
                                  n<> u<88> t<Ps_or_hierarchical_identifier> p<91> c<87> s<90> l<7:11> el<7:12>
                                    n<y> u<87> t<StringConst> p<88> l<7:11> el<7:12>
                                  n<> u<90> t<Select> p<91> c<89> l<7:13> el<7:13>
                                    n<> u<89> t<Bit_select> p<90> l<7:13> el<7:13>
                                n<> u<95> t<Expression> p<96> c<94> l<7:16> el<7:17>
                                  n<> u<94> t<Primary> p<95> c<93> l<7:16> el<7:17>
                                    n<> u<93> t<Primary_literal> p<94> c<92> l<7:16> el<7:17>
                                      n<a> u<92> t<StringConst> p<93> l<7:16> el<7:17>
        n<> u<108> t<ENDMODULE> p<109> l<8:1> el<8:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/Iff/dut.sv:1:1: No timescale set for "block_tb".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/Iff/dut.sv:1:1: Compile module "work@block_tb".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 1
Assignment                                             1
Constant                                               1
Design                                                 1
EventControl                                           1
LogicNet                                               4
LogicTypespec                                          4
Module                                                 1
Operation                                              3
RefObj                                                 4
RefTypespec                                            4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/Iff/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@block_tb (work@block_tb), file:${SURELOG_DIR}/tests/Iff/dut.sv, line:1:1, endln:8:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@block_tb
  |vpiTypedef:
  \_LogicTypespec: , line:2:2, endln:2:6
    |vpiParent:
    \_Module: work@block_tb (work@block_tb), file:${SURELOG_DIR}/tests/Iff/dut.sv, line:1:1, endln:8:10
  |vpiTypedef:
  \_LogicTypespec: , line:3:2, endln:3:6
    |vpiParent:
    \_Module: work@block_tb (work@block_tb), file:${SURELOG_DIR}/tests/Iff/dut.sv, line:1:1, endln:8:10
  |vpiTypedef:
  \_LogicTypespec: , line:4:2, endln:4:6
    |vpiParent:
    \_Module: work@block_tb (work@block_tb), file:${SURELOG_DIR}/tests/Iff/dut.sv, line:1:1, endln:8:10
  |vpiTypedef:
  \_LogicTypespec: , line:5:2, endln:5:5
    |vpiParent:
    \_Module: work@block_tb (work@block_tb), file:${SURELOG_DIR}/tests/Iff/dut.sv, line:1:1, endln:8:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:2, endln:2:6
  |vpiImportTypespec:
  \_LogicNet: (work@block_tb.clk), line:2:7, endln:2:10
    |vpiParent:
    \_Module: work@block_tb (work@block_tb), file:${SURELOG_DIR}/tests/Iff/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@block_tb.clk), line:2:2, endln:2:6
      |vpiParent:
      \_LogicNet: (work@block_tb.clk), line:2:7, endln:2:10
      |vpiFullName:work@block_tb.clk
      |vpiActual:
      \_LogicTypespec: , line:2:2, endln:2:6
    |vpiName:clk
    |vpiFullName:work@block_tb.clk
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:2, endln:3:6
  |vpiImportTypespec:
  \_LogicNet: (work@block_tb.en), line:3:7, endln:3:9
    |vpiParent:
    \_Module: work@block_tb (work@block_tb), file:${SURELOG_DIR}/tests/Iff/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@block_tb.en), line:3:2, endln:3:6
      |vpiParent:
      \_LogicNet: (work@block_tb.en), line:3:7, endln:3:9
      |vpiFullName:work@block_tb.en
      |vpiActual:
      \_LogicTypespec: , line:3:2, endln:3:6
    |vpiName:en
    |vpiFullName:work@block_tb.en
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:2, endln:4:6
  |vpiImportTypespec:
  \_LogicNet: (work@block_tb.a), line:4:7, endln:4:8
    |vpiParent:
    \_Module: work@block_tb (work@block_tb), file:${SURELOG_DIR}/tests/Iff/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@block_tb.a), line:4:2, endln:4:6
      |vpiParent:
      \_LogicNet: (work@block_tb.a), line:4:7, endln:4:8
      |vpiFullName:work@block_tb.a
      |vpiActual:
      \_LogicTypespec: , line:4:2, endln:4:6
    |vpiName:a
    |vpiFullName:work@block_tb.a
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:2, endln:5:5
  |vpiImportTypespec:
  \_LogicNet: (work@block_tb.y), line:5:6, endln:5:7
    |vpiParent:
    \_Module: work@block_tb (work@block_tb), file:${SURELOG_DIR}/tests/Iff/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@block_tb.y), line:5:2, endln:5:5
      |vpiParent:
      \_LogicNet: (work@block_tb.y), line:5:6, endln:5:7
      |vpiFullName:work@block_tb.y
      |vpiActual:
      \_LogicTypespec: , line:5:2, endln:5:5
    |vpiName:y
    |vpiFullName:work@block_tb.y
    |vpiNetType:48
  |vpiDefName:work@block_tb
  |vpiNet:
  \_LogicNet: (work@block_tb.clk), line:2:7, endln:2:10
  |vpiNet:
  \_LogicNet: (work@block_tb.en), line:3:7, endln:3:9
  |vpiNet:
  \_LogicNet: (work@block_tb.a), line:4:7, endln:4:8
  |vpiNet:
  \_LogicNet: (work@block_tb.y), line:5:6, endln:5:7
  |vpiProcess:
  \_Always: , line:6:2, endln:7:18
    |vpiParent:
    \_Module: work@block_tb (work@block_tb), file:${SURELOG_DIR}/tests/Iff/dut.sv, line:1:1, endln:8:10
    |vpiStmt:
    \_EventControl: , line:6:9, endln:6:35
      |vpiParent:
      \_Always: , line:6:2, endln:7:18
      |vpiCondition:
      \_Operation: , line:6:11, endln:6:34
        |vpiParent:
        \_EventControl: , line:6:9, endln:6:35
        |vpiOpType:39
        |vpiOperand:
        \_Operation: , line:6:19, endln:6:34
          |vpiParent:
          \_Operation: , line:6:11, endln:6:34
          |vpiOpType:68
          |vpiOperand:
          \_RefObj: (work@block_tb.clk), line:6:19, endln:6:22
            |vpiParent:
            \_Operation: , line:6:19, endln:6:34
            |vpiName:clk
            |vpiFullName:work@block_tb.clk
            |vpiActual:
            \_LogicNet: (work@block_tb.clk), line:2:7, endln:2:10
          |vpiOperand:
          \_Operation: , line:6:27, endln:6:34
            |vpiParent:
            \_Operation: , line:6:19, endln:6:34
            |vpiOpType:14
            |vpiOperand:
            \_RefObj: (work@block_tb.en), line:6:27, endln:6:29
              |vpiParent:
              \_Operation: , line:6:27, endln:6:34
              |vpiName:en
              |vpiFullName:work@block_tb.en
              |vpiActual:
              \_LogicNet: (work@block_tb.en), line:3:7, endln:3:9
            |vpiOperand:
            \_Constant: , line:6:33, endln:6:34
              |vpiParent:
              \_Operation: , line:6:27, endln:6:34
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
      |vpiStmt:
      \_Assignment: , line:7:11, endln:7:17
        |vpiParent:
        \_EventControl: , line:6:9, endln:6:35
        |vpiOpType:82
        |vpiRhs:
        \_RefObj: (work@block_tb.a), line:7:16, endln:7:17
          |vpiParent:
          \_Assignment: , line:7:11, endln:7:17
          |vpiName:a
          |vpiFullName:work@block_tb.a
          |vpiActual:
          \_LogicNet: (work@block_tb.a), line:4:7, endln:4:8
        |vpiLhs:
        \_RefObj: (work@block_tb.y), line:7:11, endln:7:12
          |vpiParent:
          \_Assignment: , line:7:11, endln:7:17
          |vpiName:y
          |vpiFullName:work@block_tb.y
          |vpiActual:
          \_LogicNet: (work@block_tb.y), line:5:6, endln:5:7
    |vpiAlwaysType:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
