I 000046 55 1729          1194500596578 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1194500596203 2007.11.07 21:43:16)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1194500596203)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbswankmania_HDL 0 0 (_entity .  tbswankmania_HDL)
	)
	(_model . $root 1 -1)

)
I 000055 55 5843          1194500596582 ACX705AKM_Ctrl
(_unit VERILOG 6.743.6.418 (ACX705AKM_Ctrl 0 12 (ACX705AKM_Ctrl 0 12 ))
	(_version v38)
	(_time 1194500596203 2007.11.07 21:43:16)
	(_source (\./../../source/acx705akm_ctrl.v\ VERILOG (\./../../source/acx705akm_ctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_entity
		(_time 1194500596203)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal MCK_Hz ~vector~0 0 25 \4000000\ (_entity -1 (_code  14)))(_constant))
		(_type (_internal ~vector~1 0 26 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Hsync_Frame ~vector~1 0 26 \200\ (_entity -1 (_code  15)))(_constant))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Vsync_Hz ~vector~2 0 27 \74\ (_entity -1 (_code  16)))(_constant))
		(_type (_internal ~vector~3 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Dots_Frame ~vector~3 0 28 \272\ (_entity -1 (_code  17)))(_constant))
		(_type (_internal ~vector~4 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~4 0 29 \240\ (_entity -1 (_code  18)))(_constant))
		(_type (_internal ~vector~5 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Lines_Frame ~vector~5 0 30 \160\ (_entity -1 (_code  19)))(_constant))
		(_type (_internal ~vector~6 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Frame ~vector~6 0 31 \Pixels_Line*Lines_Frame\ (_entity -1 (_code  20)))(_constant))
		(_port (_internal iClk16 ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal oVsync ~wire 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHsync ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSD ~wire 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oMCK ~wire 0 17 (_architecture (_out ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _MCK8 ~reg 0 36 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal _MCK ~reg 0 36 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 57 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _DotCnt ~[8:0]reg~ 0 57 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 58 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _HsyncCnt ~[7:0]reg~ 0 58 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Hsync ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Vsync ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(3))
			)))
			(#INITIAL#37_1 (_architecture 1 0 37 (_process 
				(_target(6)(7))
			)))
			(#ASSIGN#42_2 (_architecture 2 0 42 (_process (_alias ((oMCK)(_MCK)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#45_3 (_architecture 3 0 45 (_process 
				(_target(6))
				(_read(0)(6))
				(_need_init)
			)))
			(#ALWAYS#51_4 (_architecture 4 0 51 (_process 
				(_target(7))
				(_read(6)(7))
				(_need_init)
			)))
			(#INITIAL#59_5 (_architecture 5 0 59 (_process 
				(_target(8)(9))
			)))
			(#ASSIGN#64_6 (_architecture 6 0 64 (_process (_simple)
				(_target(5))
				(_sensitivity(8)(9))
			)))
			(#ALWAYS#67_7 (_architecture 7 0 67 (_process 
				(_target(8))
				(_read(4)(8))
				(_need_init)
			)))
			(#ALWAYS#76_8 (_architecture 8 0 76 (_process 
				(_target(9))
				(_read(4)(8)(9))
				(_need_init)
			)))
			(#INITIAL#91_9 (_architecture 9 0 91 (_process 
				(_target(10)(11))
			)))
			(#ALWAYS#96_10 (_architecture 10 0 96 (_process 
				(_target(10)(11))
				(_read(4)(8)(9))
				(_need_init)
			)))
			(#ASSIGN#104_11 (_architecture 11 0 104 (_process (_alias ((oHsync)(_Hsync)))(_simple)
				(_target(2))
				(_sensitivity(10))
			)))
			(#ASSIGN#104_12 (_architecture 12 0 104 (_process (_alias ((oVsync)(_Vsync)))(_simple)
				(_target(1))
				(_sensitivity(11))
			)))
			(#INTERNAL#0_13 (_internal 13 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ACX705AKM_Ctrl 24 -1)

)
I 000048 55 9368          1194500596586 ComCtrl
(_unit VERILOG 6.743.6.418 (ComCtrl 0 12 (ComCtrl 0 12 ))
	(_version v38)
	(_time 1194500596203 2007.11.07 21:43:16)
	(_source (\./../../source/comctrl.v\ VERILOG (\./../../source/comctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 22))
	(_entity
		(_time 1194500596203)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[8:0]wire~ 0 16 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD ~[8:0]wire~ 0 16 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iGo ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iCmd ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oGo ~wire 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iDone ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oColor ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 24 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal oX0 ~[7:0]wire~ 0 24 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY0 ~[7:0]wire~ 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX1 ~[7:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY1 ~[7:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX2 ~[7:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY2 ~[7:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oFlip ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oPolyline ~wire 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oTriangle ~wire 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDbgFull ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oDbgFullPersistent ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 37 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal oDbgUsed ~[9:0]wire~ 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _FullPersistent ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 44 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _Color ~[8:0]reg~ 0 44 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _SetColor ~reg 0 45 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DebounceGo ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Empty ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _FIFO_Pop ~reg 0 55 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FIFO_Q ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Cmd ~wire 0 59 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FIFO_Used ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderFlip ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderPolyline ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[47:0]reg~ 0 66 (_array ~reg ((_range  22)))))
		(_signal (_internal _VertexBuf ~[47:0]reg~ 0 66 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 70 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _Cnt ~[7:0]reg~ 0 70 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Flip ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Go ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Polyline ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Y ~reg 0 159 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_virtual \1 \ 0 108 (_uni ((3)(1)))))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#INITIAL#46_1 (_architecture 1 0 46 (_process 
				(_target(20)(21))
			)))
			(#INITIAL#56_2 (_architecture 2 0 56 (_process 
				(_target(24))
			)))
			(#INITIAL#67_3 (_architecture 3 0 67 (_process 
				(_target(30))
			)))
			(#INITIAL#75_4 (_architecture 4 0 75 (_process 
				(_target(31)(32)(33)(34))
			)))
			(#ASSIGN#84_5 (_architecture 5 0 84 (_process (_alias ((oDbgFullPersistent)(_FullPersistent)))(_simple)
				(_target(17))
				(_sensitivity(19))
			)))
			(#ALWAYS#85_6 (_architecture 6 0 85 (_process 
				(_target(19))
				(_read(0)(16))
				(_need_init)
			)))
			(#ASSIGN#90_7 (_architecture 7 0 90 (_process (_alias ((oColor)(_Color)))(_simple)
				(_target(6))
				(_sensitivity(20))
			)))
			(#ASSIGN#102_8 (_architecture 8 0 102 (_process (_alias ((FIFO_Cmd)(FIFO_Q(9))))(_simple)
				(_target(26))
				(_sensitivity(25(9)))
			)))
			(#ASSIGN#103_9 (_architecture 9 0 103 (_process (_alias ((oDbgUsed)(FIFO_Used)))(_simple)
				(_target(18))
				(_sensitivity(27))
			)))
			(#ASSIGN#152_10 (_architecture 10 0 152 (_process (_alias ((oX0)(_VertexBuf(d_47_40))))(_simple)
				(_target(7))
				(_sensitivity(30(d_47_40)))
			)))
			(#ASSIGN#152_11 (_architecture 11 0 152 (_process (_alias ((oY0)(_VertexBuf(d_39_32))))(_simple)
				(_target(8))
				(_sensitivity(30(d_39_32)))
			)))
			(#ASSIGN#152_12 (_architecture 12 0 152 (_process (_alias ((oX1)(_VertexBuf(d_31_24))))(_simple)
				(_target(9))
				(_sensitivity(30(d_31_24)))
			)))
			(#ASSIGN#152_13 (_architecture 13 0 152 (_process (_alias ((oY1)(_VertexBuf(d_23_16))))(_simple)
				(_target(10))
				(_sensitivity(30(d_23_16)))
			)))
			(#ASSIGN#152_14 (_architecture 14 0 152 (_process (_alias ((oX2)(_VertexBuf(d_15_8))))(_simple)
				(_target(11))
				(_sensitivity(30(d_15_8)))
			)))
			(#ASSIGN#152_15 (_architecture 15 0 152 (_process (_alias ((oY2)(_VertexBuf(d_7_0))))(_simple)
				(_target(12))
				(_sensitivity(30(d_7_0)))
			)))
			(#ASSIGN#157_16 (_architecture 16 0 157 (_process (_alias ((oFlip)(_Flip)))(_simple)
				(_target(13))
				(_sensitivity(32))
			)))
			(#ASSIGN#157_17 (_architecture 17 0 157 (_process (_alias ((oGo)(_Go)))(_simple)
				(_target(4))
				(_sensitivity(33))
			)))
			(#ASSIGN#157_18 (_architecture 18 0 157 (_process (_alias ((oPolyline)(_Polyline)))(_simple)
				(_target(14))
				(_sensitivity(34))
			)))
			(#INITIAL#160_19 (_architecture 19 0 160 (_process 
				(_target(35))
			)))
			(#ALWAYS#162_20 (_architecture 20 0 162 (_process 
				(_target(24)(32)(33)(35)(31)(20)(34)(21)(30))
				(_read(0)(23)(5)(33)(24)(25(9))(28)(29)(21)(25(d_8_0))(34)(25(d_7_0))(30(d_47_8))(35)(31))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 93 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (iGo))
			((oQ) (DebounceGo))
		)
	)
	(_instantiation ComFIFO0 0 104 (_entity .  ComFIFO)
		(_port
			((clock) (iClk))
			((data) (\1 \))
			((rdreq) (_FIFO_Pop))
			((wrreq) (DebounceGo))
			((q) (FIFO_Q))
			((usedw) (FIFO_Used))
			((empty) (FIFO_Empty))
			((full) (oDbgFull))
		)
	)
	(_instantiation CmdDecoder0 0 124 (_entity .  CmdDecoder)
		(_port
			((data) (FIFO_Q(d_3_0)))
			((eq00) (DecoderFlip))
			((eq01) (DecoderPolyline))
			((eq02) (_open))
			((eq03) (_open))
			((eq04) (_open))
			((eq05) (_open))
			((eq06) (_open))
			((eq07) (_open))
			((eq08) (_open))
			((eq09) (_open))
			((eq0a) (_open))
			((eq0b) (_open))
			((eq0c) (_open))
			((eq0d) (_open))
			((eq0e) (_open))
			((eq0f) (_open))
		)
	)
	(_model . ComCtrl 23 -1)

)
I 000049 55 2647          1194500596590 Debounce
(_unit VERILOG 6.743.6.418 (Debounce 0 12 (Debounce 0 12 ))
	(_version v38)
	(_time 1194500596203 2007.11.07 21:43:16)
	(_source (\./../../source/debounce.v\ VERILOG (\./../../source/debounce.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1194500596203)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iD ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oQ ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Q ~reg 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Bounce ~reg 0 21 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#19_0 (_architecture 0 0 19 (_process 
				(_target(3))
			)))
			(#INITIAL#22_1 (_architecture 1 0 22 (_process 
				(_target(4))
			)))
			(#ASSIGN#24_2 (_architecture 2 0 24 (_process (_alias ((oQ)(_Q)))(_simple)
				(_target(2))
				(_sensitivity(3))
			)))
			(#ALWAYS#27_3 (_architecture 3 0 27 (_process 
				(_target(4)(3))
				(_read(0)(1)(4))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Debounce 5 -1)

)
I 000048 55 4542          1194500596594 ComFIFO
(_unit VERILOG 6.743.6.418 (ComFIFO 0 39 (ComFIFO 0 39 ))
	(_version v38)
	(_time 1194500596203 2007.11.07 21:43:16)
	(_source (\./../../lib/comfifo.v\ VERILOG (\./../../lib/comfifo.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1194500596203)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal clock ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 41 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal data ~[9:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal rdreq ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wrreq ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal empty ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal full ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~[9:0]wire~ 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal usedw ~[9:0]wire~ 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire2 ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 61 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#62_0 (_architecture 0 0 62 (_process (_alias ((usedw)(sub_wire0)))(_simple)
				(_target(7))
				(_sensitivity(8))
			)))
			(#ASSIGN#63_1 (_architecture 1 0 63 (_process (_alias ((empty)(sub_wire1)))(_simple)
				(_target(4))
				(_sensitivity(9))
			)))
			(#ASSIGN#64_2 (_architecture 2 0 64 (_process (_alias ((q)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(10))
			)))
			(#ASSIGN#65_3 (_architecture 3 0 65 (_process (_alias ((full)(sub_wire3)))(_simple)
				(_target(5))
				(_sensitivity(11))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 scfifo_component.add_ram_output_register (_string \V"ON"\))
		(_toward 0 scfifo_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 scfifo_component.lpm_numwords (_constant \1024\))
		(_toward 0 scfifo_component.lpm_showahead (_string \V"ON"\))
		(_toward 0 scfifo_component.lpm_type (_string \V"scfifo"\))
		(_toward 0 scfifo_component.lpm_width (_constant \10\))
		(_toward 0 scfifo_component.lpm_widthu (_constant \10\))
		(_toward 0 scfifo_component.overflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.underflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.use_eab (_string \V"ON"\))
	)
	(_scope
	)
	(_instantiation scfifo_component 0 67 (_entity ovi_lpm  scfifo)
		(_port
			((rdreq) (rdreq))
			((clock) (clock))
			((wrreq) (wrreq))
			((data) (data))
			((usedw) (sub_wire0))
			((empty) (sub_wire1))
			((q) (sub_wire2))
			((full) (sub_wire3))
			((aclr) (_open))
			((almost_empty) (_open))
			((almost_full) (_open))
			((sclr) (_open))
		)
	)
	(_model . ComFIFO 5 -1)

)
I 000051 55 11634         1194500596598 CmdDecoder
(_unit VERILOG 6.743.6.418 (CmdDecoder 0 39 (CmdDecoder 0 39 ))
	(_version v38)
	(_time 1194500596203 2007.11.07 21:43:16)
	(_source (\./../../lib/cmddecoder.v\ VERILOG (\./../../lib/cmddecoder.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 33))
	(_entity
		(_time 1194500596203)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 40 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal data ~[3:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal eq00 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq01 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq02 ~wire 0 43 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq03 ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq04 ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq05 ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq06 ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq07 ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq08 ~wire 0 49 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq09 ~wire 0 50 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0a ~wire 0 51 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0b ~wire 0 52 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0c ~wire 0 53 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0d ~wire 0 54 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0e ~wire 0 55 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0f ~wire 0 56 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 76 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal sub_wire0 ~[15:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[4:4]wire~ 0 77 (_array ~wire ((_to (i 4) (i 4))))))
		(_signal (_internal sub_wire16 ~[4:4]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[14:14]wire~ 0 78 (_array ~wire ((_to (i 14) (i 14))))))
		(_signal (_internal sub_wire15 ~[14:14]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:3]wire~ 0 79 (_array ~wire ((_to (i 3) (i 3))))))
		(_signal (_internal sub_wire14 ~[3:3]wire~ 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[13:13]wire~ 0 80 (_array ~wire ((_to (i 13) (i 13))))))
		(_signal (_internal sub_wire13 ~[13:13]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:2]wire~ 0 81 (_array ~wire ((_to (i 2) (i 2))))))
		(_signal (_internal sub_wire12 ~[2:2]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[12:12]wire~ 0 82 (_array ~wire ((_to (i 12) (i 12))))))
		(_signal (_internal sub_wire11 ~[12:12]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 83 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire10 ~[1:1]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:11]wire~ 0 84 (_array ~wire ((_to (i 11) (i 11))))))
		(_signal (_internal sub_wire9 ~[11:11]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 85 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire8 ~[0:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[10:10]wire~ 0 86 (_array ~wire ((_to (i 10) (i 10))))))
		(_signal (_internal sub_wire7 ~[10:10]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:9]wire~ 0 87 (_array ~wire ((_to (i 9) (i 9))))))
		(_signal (_internal sub_wire6 ~[9:9]wire~ 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:8]wire~ 0 88 (_array ~wire ((_to (i 8) (i 8))))))
		(_signal (_internal sub_wire5 ~[8:8]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:7]wire~ 0 89 (_array ~wire ((_to (i 7) (i 7))))))
		(_signal (_internal sub_wire4 ~[7:7]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:6]wire~ 0 90 (_array ~wire ((_to (i 6) (i 6))))))
		(_signal (_internal sub_wire3 ~[6:6]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:5]wire~ 0 91 (_array ~wire ((_to (i 5) (i 5))))))
		(_signal (_internal sub_wire2 ~[5:5]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[15:15]wire~ 0 92 (_array ~wire ((_to (i 15) (i 15))))))
		(_signal (_internal sub_wire1 ~[15:15]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#77_0 (_architecture 0 0 77 (_process (_alias ((sub_wire16)(sub_wire0(t_4_4))))(_simple)
				(_target(18))
				(_sensitivity(17(d_4_4)))
			)))
			(#ASSIGN#78_1 (_architecture 1 0 78 (_process (_alias ((sub_wire15)(sub_wire0(t_14_14))))(_simple)
				(_target(19))
				(_sensitivity(17(d_14_14)))
			)))
			(#ASSIGN#79_2 (_architecture 2 0 79 (_process (_alias ((sub_wire14)(sub_wire0(t_3_3))))(_simple)
				(_target(20))
				(_sensitivity(17(d_3_3)))
			)))
			(#ASSIGN#80_3 (_architecture 3 0 80 (_process (_alias ((sub_wire13)(sub_wire0(t_13_13))))(_simple)
				(_target(21))
				(_sensitivity(17(d_13_13)))
			)))
			(#ASSIGN#81_4 (_architecture 4 0 81 (_process (_alias ((sub_wire12)(sub_wire0(t_2_2))))(_simple)
				(_target(22))
				(_sensitivity(17(d_2_2)))
			)))
			(#ASSIGN#82_5 (_architecture 5 0 82 (_process (_alias ((sub_wire11)(sub_wire0(t_12_12))))(_simple)
				(_target(23))
				(_sensitivity(17(d_12_12)))
			)))
			(#ASSIGN#83_6 (_architecture 6 0 83 (_process (_alias ((sub_wire10)(sub_wire0(t_1_1))))(_simple)
				(_target(24))
				(_sensitivity(17(d_1_1)))
			)))
			(#ASSIGN#84_7 (_architecture 7 0 84 (_process (_alias ((sub_wire9)(sub_wire0(t_11_11))))(_simple)
				(_target(25))
				(_sensitivity(17(d_11_11)))
			)))
			(#ASSIGN#85_8 (_architecture 8 0 85 (_process (_alias ((sub_wire8)(sub_wire0(t_0_0))))(_simple)
				(_target(26))
				(_sensitivity(17(d_0_0)))
			)))
			(#ASSIGN#86_9 (_architecture 9 0 86 (_process (_alias ((sub_wire7)(sub_wire0(t_10_10))))(_simple)
				(_target(27))
				(_sensitivity(17(d_10_10)))
			)))
			(#ASSIGN#87_10 (_architecture 10 0 87 (_process (_alias ((sub_wire6)(sub_wire0(t_9_9))))(_simple)
				(_target(28))
				(_sensitivity(17(d_9_9)))
			)))
			(#ASSIGN#88_11 (_architecture 11 0 88 (_process (_alias ((sub_wire5)(sub_wire0(t_8_8))))(_simple)
				(_target(29))
				(_sensitivity(17(d_8_8)))
			)))
			(#ASSIGN#89_12 (_architecture 12 0 89 (_process (_alias ((sub_wire4)(sub_wire0(t_7_7))))(_simple)
				(_target(30))
				(_sensitivity(17(d_7_7)))
			)))
			(#ASSIGN#90_13 (_architecture 13 0 90 (_process (_alias ((sub_wire3)(sub_wire0(t_6_6))))(_simple)
				(_target(31))
				(_sensitivity(17(d_6_6)))
			)))
			(#ASSIGN#91_14 (_architecture 14 0 91 (_process (_alias ((sub_wire2)(sub_wire0(t_5_5))))(_simple)
				(_target(32))
				(_sensitivity(17(d_5_5)))
			)))
			(#ASSIGN#92_15 (_architecture 15 0 92 (_process (_alias ((sub_wire1)(sub_wire0(t_15_15))))(_simple)
				(_target(33))
				(_sensitivity(17(d_15_15)))
			)))
			(#ASSIGN#93_16 (_architecture 16 0 93 (_process (_alias ((eq0f)(sub_wire1)))(_simple)
				(_target(16))
				(_sensitivity(33))
			)))
			(#ASSIGN#94_17 (_architecture 17 0 94 (_process (_alias ((eq05)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(32))
			)))
			(#ASSIGN#95_18 (_architecture 18 0 95 (_process (_alias ((eq06)(sub_wire3)))(_simple)
				(_target(7))
				(_sensitivity(31))
			)))
			(#ASSIGN#96_19 (_architecture 19 0 96 (_process (_alias ((eq07)(sub_wire4)))(_simple)
				(_target(8))
				(_sensitivity(30))
			)))
			(#ASSIGN#97_20 (_architecture 20 0 97 (_process (_alias ((eq08)(sub_wire5)))(_simple)
				(_target(9))
				(_sensitivity(29))
			)))
			(#ASSIGN#98_21 (_architecture 21 0 98 (_process (_alias ((eq09)(sub_wire6)))(_simple)
				(_target(10))
				(_sensitivity(28))
			)))
			(#ASSIGN#99_22 (_architecture 22 0 99 (_process (_alias ((eq0a)(sub_wire7)))(_simple)
				(_target(11))
				(_sensitivity(27))
			)))
			(#ASSIGN#100_23 (_architecture 23 0 100 (_process (_alias ((eq00)(sub_wire8)))(_simple)
				(_target(1))
				(_sensitivity(26))
			)))
			(#ASSIGN#101_24 (_architecture 24 0 101 (_process (_alias ((eq0b)(sub_wire9)))(_simple)
				(_target(12))
				(_sensitivity(25))
			)))
			(#ASSIGN#102_25 (_architecture 25 0 102 (_process (_alias ((eq01)(sub_wire10)))(_simple)
				(_target(2))
				(_sensitivity(24))
			)))
			(#ASSIGN#103_26 (_architecture 26 0 103 (_process (_alias ((eq0c)(sub_wire11)))(_simple)
				(_target(13))
				(_sensitivity(23))
			)))
			(#ASSIGN#104_27 (_architecture 27 0 104 (_process (_alias ((eq02)(sub_wire12)))(_simple)
				(_target(3))
				(_sensitivity(22))
			)))
			(#ASSIGN#105_28 (_architecture 28 0 105 (_process (_alias ((eq0d)(sub_wire13)))(_simple)
				(_target(14))
				(_sensitivity(21))
			)))
			(#ASSIGN#106_29 (_architecture 29 0 106 (_process (_alias ((eq03)(sub_wire14)))(_simple)
				(_target(4))
				(_sensitivity(20))
			)))
			(#ASSIGN#107_30 (_architecture 30 0 107 (_process (_alias ((eq0e)(sub_wire15)))(_simple)
				(_target(15))
				(_sensitivity(19))
			)))
			(#ASSIGN#108_31 (_architecture 31 0 108 (_process (_alias ((eq04)(sub_wire16)))(_simple)
				(_target(5))
				(_sensitivity(18))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 lpm_decode_component.lpm_decodes (_constant \16\))
		(_toward 0 lpm_decode_component.lpm_type (_string \V"LPM_DECODE"\))
		(_toward 0 lpm_decode_component.lpm_width (_constant \4\))
	)
	(_scope
	)
	(_instantiation lpm_decode_component 0 110 (_entity ovi_lpm  lpm_decode)
		(_port
			((data) (data))
			((eq) (sub_wire0))
			((aclr) (_open))
			((clken) (_open))
			((clock) (_open))
			((enable) (_open))
		)
	)
	(_model . CmdDecoder 33 -1)

)
I 000050 55 6496          1194500596602 FrameCtrl
(_unit VERILOG 6.743.6.418 (FrameCtrl 0 12 (FrameCtrl 0 12 ))
	(_version v38)
	(_time 1194500596203 2007.11.07 21:43:16)
	(_source (\./../../source/framectrl.v\ VERILOG (\./../../source/framectrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1194500596203)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iFlip ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk0 ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal iAdr0 ~[15:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 19 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD0 ~[8:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ0 ~[8:0]wire~ 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn0 ~wire 0 21 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iClk1 ~wire 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iAdr1 ~[15:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iD1 ~[8:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ1 ~[8:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn1 ~wire 0 28 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 31 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 32 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 34 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Face0 ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FrameA_Adr ~[15:0]wire~ 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Clk ~wire 0 47 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_WrEn ~wire 0 47 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_D ~[8:0]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Q ~[8:0]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#ALWAYS#53_1 (_architecture 1 0 53 (_process 
				(_target(19))
				(_read(0)(1)(19))
				(_need_init)
			)))
			(#ASSIGN#73_2 (_architecture 2 0 73 (_process (_simple)
				(_target(14))
			)))
			(#ASSIGN#73_3 (_architecture 3 0 73 (_process (_simple)
				(_target(18))
			)))
			(#ASSIGN#73_4 (_architecture 4 0 73 (_process (_simple)
				(_target(16))
			)))
			(#ASSIGN#73_5 (_architecture 5 0 73 (_process (_simple)
				(_target(17))
			)))
			(#ASSIGN#76_6 (_architecture 6 0 76 (_process (_simple)
				(_target(5))
				(_sensitivity(19)(24)(13))
			)))
			(#ASSIGN#77_7 (_architecture 7 0 77 (_process (_simple)
				(_target(10))
				(_sensitivity(19)(13)(24))
			)))
			(#ASSIGN#80_8 (_architecture 8 0 80 (_process (_alias ((FrameA_Clk)(_Face0)(iClk0)(iClk1)))(_simple)
				(_target(21))
				(_sensitivity(19)(2)(7))
			)))
			(#ASSIGN#81_9 (_architecture 9 0 81 (_process (_alias ((FrameA_Adr)(_Face0)(iAdr0)(iAdr1)))(_simple)
				(_target(20))
				(_sensitivity(19)(3)(8))
			)))
			(#ASSIGN#82_10 (_architecture 10 0 82 (_process (_alias ((FrameA_D)(_Face0)(iD0)(iD1)))(_simple)
				(_target(23))
				(_sensitivity(19)(4)(9))
			)))
			(#ASSIGN#83_11 (_architecture 11 0 83 (_process (_alias ((FrameA_WrEn)(_Face0)(iWrEn0)(iWrEn1)))(_simple)
				(_target(22))
				(_sensitivity(19)(6)(11))
			)))
			(#ASSIGN#86_12 (_architecture 12 0 86 (_process (_simple)
				(_target(12))
				(_sensitivity(19)(8)(3))
			)))
			(#ASSIGN#89_13 (_architecture 13 0 89 (_process (_simple)
				(_target(13))
				(_sensitivity(15)(19)(9)(4))
			)))
			(#ASSIGN#90_14 (_architecture 14 0 90 (_process (_alias ((oSRAM_WE_)(_Face0)(iWrEn1)(iWrEn0)))(_simple)
				(_target(15))
				(_sensitivity(19)(11)(6))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FrameA0 0 58 (_entity .  FrameA)
		(_port
			((clock) (FrameA_Clk))
			((address) (FrameA_Adr))
			((data) (FrameA_D))
			((q) (FrameA_Q))
			((wren) (FrameA_WrEn))
		)
	)
	(_model . FrameCtrl 16 -1)

)
I 000047 55 5796          1194500596606 FrameA
(_unit VERILOG 6.743.6.418 (FrameA 0 39 (FrameA 0 39 ))
	(_version v38)
	(_time 1194500596203 2007.11.07 21:43:16)
	(_source (\./../../lib/framea.v\ VERILOG (\./../../lib/framea.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1194500596203)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[15:0]wire~ 0 40 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal address ~[15:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal clock ~wire 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 42 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal data ~[8:0]wire~ 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wren ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal q ~[8:0]wire~ 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[8:0]wire~ 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#53_0 (_architecture 0 0 53 (_process (_alias ((q)(sub_wire0)))(_simple)
				(_target(4))
				(_sensitivity(5))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altsyncram_component.clock_enable_input_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.clock_enable_output_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.init_file (_string \V"../startup.hex"\))
		(_toward 0 altsyncram_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altsyncram_component.lpm_hint (_string \V"ENABLE_RUNTIME_MOD=NO"\))
		(_toward 0 altsyncram_component.lpm_type (_string \V"altsyncram"\))
		(_toward 0 altsyncram_component.numwords_a (_constant \38400\))
		(_toward 0 altsyncram_component.operation_mode (_string \V"SINGLE_PORT"\))
		(_toward 0 altsyncram_component.outdata_aclr_a (_string \V"NONE"\))
		(_toward 0 altsyncram_component.outdata_reg_a (_string \V"CLOCK0"\))
		(_toward 0 altsyncram_component.power_up_uninitialized (_string \V"FALSE"\))
		(_toward 0 altsyncram_component.widthad_a (_constant \16\))
		(_toward 0 altsyncram_component.width_a (_constant \9\))
		(_toward 0 altsyncram_component.width_byteena_a (_constant \1\))
	)
	(_scope
	)
	(_instantiation altsyncram_component 0 55 (_entity ovi_lpm  altsyncram)
		(_port
			((wren_a) (wren))
			((clock0) (clock))
			((address_a) (address))
			((data_a) (data))
			((q_a) (sub_wire0))
			((aclr0) (\1 \))
			((aclr1) (\2 \))
			((address_b) (\3 \))
			((addressstall_a) (\4 \))
			((addressstall_b) (\5 \))
			((byteena_a) (\6 \))
			((byteena_b) (\7 \))
			((clock1) (\8 \))
			((clocken0) (\9 \))
			((clocken1) (\10 \))
			((clocken2) (\11 \))
			((clocken3) (\12 \))
			((data_b) (\13 \))
			((eccstatus) (_open))
			((q_b) (_open))
			((rden_a) (\14 \))
			((rden_b) (\15 \))
			((wren_b) (\16 \))
		)
	)
	(_model . FrameA 2 -1)

)
I 000045 55 6740          1194500596610 Line
(_unit VERILOG 6.743.6.418 (Line 0 14 (Line 0 14 ))
	(_version v38)
	(_time 1194500596203 2007.11.07 21:43:16)
	(_source (\./../../source/line.v\ VERILOG (\./../../source/line.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1194500596203)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~0 0 16 \240\ (_entity -1 (_code  16))))
		(_port (_internal iClk ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 23 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal iX0 ~[7:0]wire~ 0 23 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iY0 ~[7:0]wire~ 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iX1 ~[7:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iY1 ~[7:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 29 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Done ~reg 0 34 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]wire~S 0 44 (_array ~wire ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal X0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 51 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal dxAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dyAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Steep ~wire 0 60 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 64 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _AddrX ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _AddrY ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~S 0 78 (_array ~reg ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal _X ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Y ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dx ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dy ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Err ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _LastStep ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _NegativeYStep ~reg 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#35_0 (_architecture 0 0 35 (_process 
				(_target(9))
			)))
			(#ASSIGN#37_1 (_architecture 1 0 37 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(9))
			)))
			(#ASSIGN#44_2 (_architecture 2 0 44 (_process (_simple)
				(_target(10))
				(_sensitivity(3))
			)))
			(#ASSIGN#44_3 (_architecture 3 0 44 (_process (_simple)
				(_target(11))
				(_sensitivity(4))
			)))
			(#ASSIGN#44_4 (_architecture 4 0 44 (_process (_simple)
				(_target(12))
			)))
			(#ASSIGN#44_5 (_architecture 5 0 44 (_process (_simple)
				(_target(13))
			)))
			(#INITIAL#52_6 (_architecture 6 0 52 (_process 
				(_target(14))
			)))
			(#ASSIGN#54_7 (_architecture 7 0 54 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(8))
				(_sensitivity(14))
			)))
			(#ASSIGN#58_8 (_architecture 8 0 58 (_process (_alias ((dxAbs)(X1)(X0)(X1)(X0)(X0)(X1)))(_simple)
				(_target(15))
				(_sensitivity(12)(10))
			)))
			(#ASSIGN#58_9 (_architecture 9 0 58 (_process (_alias ((dyAbs)(Y1)(Y0)(Y1)(Y0)(Y0)(Y1)))(_simple)
				(_target(16))
				(_sensitivity(13)(11))
			)))
			(#ASSIGN#60_10 (_architecture 10 0 60 (_process (_alias ((Steep)(dyAbs)(dxAbs)))(_simple)
				(_target(17))
				(_sensitivity(16)(15))
			)))
			(#INITIAL#65_11 (_architecture 11 0 65 (_process 
				(_target(18)(19))
			)))
			(#ASSIGN#70_12 (_architecture 12 0 70 (_process (_simple)
				(_target(7))
				(_sensitivity(18)(19))
			)))
			(#INITIAL#80_13 (_architecture 13 0 80 (_process 
				(_target(20)(21)(22)(23)(25)(26))
			)))
			(#ALWAYS#90_14 (_architecture 14 0 90 (_process 
				(_target(14)(9)(22)(23)(24)(21)(20)(25)(18)(19)(26))
				(_read(0)(1)(12)(10)(16)(11)(13)(17)(15)(2)(20)(25)(21)(24)(23)(22)(26))
				(_need_init)
			)))
			(#INTERNAL#0_15 (_internal 15 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Line 17 -1)

)
I 000053 55 2649          1194500596614 SSHLEDMDCtrl
(_unit VERILOG 6.743.6.418 (SSHLEDMDCtrl 0 14 (SSHLEDMDCtrl 0 14 ))
	(_version v38)
	(_time 1194500596203 2007.11.07 21:43:16)
	(_source (\./../../source/sshledmdctrl.v\ VERILOG (\./../../source/sshledmdctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1194500596203)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 15 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iBCD ~[3:0]wire~ 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 16 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oMatrix ~[6:0]wire~ 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]reg~ 0 19 (_array ~reg ((_downto (i 6) (i 0))))))
		(_signal (_internal _oMatrix ~[6:0]reg~ 0 19 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#20_0 (_architecture 0 0 20 (_process 
				(_target(2))
			)))
			(#ASSIGN#22_1 (_architecture 1 0 22 (_process (_alias ((oMatrix)(_oMatrix)))(_simple)
				(_target(1))
				(_sensitivity(2))
			)))
			(#ALWAYS#26_2 (_architecture 2 0 26 (_process 
				(_target(2))
				(_read)
				(_sensitivity(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . SSHLEDMDCtrl 4 -1)

)
I 000055 55 18150         1194500596618 swankmania_HDL
(_unit VERILOG 6.743.6.418 (swankmania_HDL 0 12 (swankmania_HDL 0 12 ))
	(_version v38)
	(_time 1194500596203 2007.11.07 21:43:16)
	(_source (\./../../source/swankmania_hdl.v\ VERILOG (\./../../source/swankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 59))
	(_entity
		(_time 1194500596203)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate gSSHLEDMDCtrl 0 273 (_verilogfor  (_code  59) (_code  60) (_code  61))
	  (_object
	  	(_type (_internal ~vector~0 0 272 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal gCnt ~vector~0 0 272  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_58 (_internal 58 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation Digit 0 275 (_entity .  SSHLEDMDCtrl)
	  	(_port
	  		((iBCD) (SSHLEDMDCtrlD(_range  62)))
	  		((oMatrix) (SSHLEDMDCtrlQ(_range  63)))
	  	)
	  )
	)
	(_object
		(_port (_internal iClk27 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk50 ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 18 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal iSwitch ~[17:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 19 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iButton_ ~[3:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oLEDR ~[17:0]wire~ 0 22 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 23 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal oLEDG ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 26 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oHex7 ~[6:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex6 ~[6:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex5 ~[6:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex4 ~[6:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex3 ~[6:0]wire~ 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex2 ~[6:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex1 ~[6:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex0 ~[6:0]wire~ 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[23:0]wire~ 0 36 (_array ~wire ((_downto (i 23) (i 0))))))
		(_port (_internal ioGPIO0 ~[23:0]wire~ 0 36 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[25:0]wire~ 0 39 (_array ~wire ((_downto (i 25) (i 0))))))
		(_port (_internal ioGPIO1 ~[25:0]wire~ 0 39 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 43 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 43 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Clk16 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Clk100 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineWrEn ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineDone ~wire 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineAdr ~[15:0]wire~ 0 56 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipWrEn ~wire 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipDone ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipAdr ~[15:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_RGB ~[8:0]wire~ 0 62 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Vsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Hsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_SD ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_MCK ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Adr ~[15:0]wire~ 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComD ~[8:0]wire~ 0 70 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComColor ~[8:0]wire~ 0 71 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComCmd ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFrame ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFlip ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComDrawGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComPolyline ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComTriangle ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 86 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal ComX0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[31:0]wire~ 0 88 (_array ~wire ((_range  64)))))
		(_signal (_internal SSHLEDMDCtrlD ~[31:0]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[55:0]wire~ 0 89 (_array ~wire ((_range  65)))))
		(_signal (_internal SSHLEDMDCtrlQ ~[55:0]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~wire -1 141 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 0 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal \2 \ ~[8:0]reg~ -1 0 (_internal (_uni (_constant \9'h0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~[15:0]wire~ -1 215 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~wire -1 218 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~wire -1 235 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~wire -1 254 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#141_0 (_internal 0 0 141 (_process (_alias ((\1 \)(ComPolyline)(LineDone)(ComFlip)(FlipDone)(ComPolyline)(ComFlip)))(_simple)
				(_target(54))
				(_sensitivity(44)(26)(42)(29))
			)))
			(#INTERNAL#215_1 (_internal 1 0 215 (_process (_alias ((\4 \)(ComPolyline)(LineAdr)(FlipAdr)))(_simple)
				(_target(57))
				(_sensitivity(44)(27)(30))
			)))
			(#INTERNAL#218_2 (_internal 2 0 218 (_process (_alias ((\5 \)(ComPolyline)(LineWrEn)(ComFlip)(FlipWrEn)))(_simple)
				(_target(58))
				(_sensitivity(44)(25)(42)(28))
			)))
			(#INTERNAL#235_3 (_internal 3 0 235 (_process (_alias ((\6 \)(ComDrawGo)(ComPolyline)))(_simple)
				(_target(59))
				(_sensitivity(43)(44))
			)))
			(#INTERNAL#254_4 (_internal 4 0 254 (_process (_alias ((\7 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(60))
				(_sensitivity(43)(42))
			)))
			(#ASSIGN#102_5 (_architecture 5 0 102 (_process (_alias ((ComFrame)(ACX_Vsync)))(_simple)
				(_target(41))
				(_sensitivity(32))
			)))
			(#ASSIGN#127_6 (_architecture 6 0 127 (_process (_simple)
				(_target(14(0)))
			)))
			(#ASSIGN#127_7 (_architecture 7 0 127 (_process (_alias ((ComD(0))(ioGPIO0(1))))(_simple)
				(_target(37(0)))
				(_sensitivity(14(1)))
			)))
			(#ASSIGN#127_8 (_architecture 8 0 127 (_process (_simple)
				(_target(14(2)))
			)))
			(#ASSIGN#127_9 (_architecture 9 0 127 (_process (_alias ((ComD(1))(ioGPIO0(3))))(_simple)
				(_target(37(1)))
				(_sensitivity(14(3)))
			)))
			(#ASSIGN#127_10 (_architecture 10 0 127 (_process (_simple)
				(_target(14(4)))
			)))
			(#ASSIGN#127_11 (_architecture 11 0 127 (_process (_alias ((ComD(2))(ioGPIO0(5))))(_simple)
				(_target(37(2)))
				(_sensitivity(14(5)))
			)))
			(#ASSIGN#127_12 (_architecture 12 0 127 (_process (_simple)
				(_target(14(6)))
			)))
			(#ASSIGN#127_13 (_architecture 13 0 127 (_process (_alias ((ComD(3))(ioGPIO0(7))))(_simple)
				(_target(37(3)))
				(_sensitivity(14(7)))
			)))
			(#ASSIGN#127_14 (_architecture 14 0 127 (_process (_simple)
				(_target(14(8)))
			)))
			(#ASSIGN#127_15 (_architecture 15 0 127 (_process (_alias ((ComD(4))(ioGPIO0(9))))(_simple)
				(_target(37(4)))
				(_sensitivity(14(9)))
			)))
			(#ASSIGN#127_16 (_architecture 16 0 127 (_process (_simple)
				(_target(14(10)))
			)))
			(#ASSIGN#127_17 (_architecture 17 0 127 (_process (_alias ((ComD(5))(ioGPIO0(11))))(_simple)
				(_target(37(5)))
				(_sensitivity(14(11)))
			)))
			(#ASSIGN#127_18 (_architecture 18 0 127 (_process (_simple)
				(_target(14(12)))
			)))
			(#ASSIGN#127_19 (_architecture 19 0 127 (_process (_alias ((ComD(6))(ioGPIO0(13))))(_simple)
				(_target(37(6)))
				(_sensitivity(14(13)))
			)))
			(#ASSIGN#127_20 (_architecture 20 0 127 (_process (_simple)
				(_target(14(14)))
			)))
			(#ASSIGN#127_21 (_architecture 21 0 127 (_process (_alias ((ComD(7))(ioGPIO0(15))))(_simple)
				(_target(37(7)))
				(_sensitivity(14(15)))
			)))
			(#ASSIGN#127_22 (_architecture 22 0 127 (_process (_simple)
				(_target(14(16)))
			)))
			(#ASSIGN#127_23 (_architecture 23 0 127 (_process (_alias ((ComD(8))(ioGPIO0(17))))(_simple)
				(_target(37(8)))
				(_sensitivity(14(17)))
			)))
			(#ASSIGN#127_24 (_architecture 24 0 127 (_process (_simple)
				(_target(14(18)))
			)))
			(#ASSIGN#127_25 (_architecture 25 0 127 (_process (_alias ((ComGo)(ioGPIO0(19))))(_simple)
				(_target(39))
				(_sensitivity(14(19)))
			)))
			(#ASSIGN#127_26 (_architecture 26 0 127 (_process (_simple)
				(_target(14(20)))
			)))
			(#ASSIGN#127_27 (_architecture 27 0 127 (_process (_alias ((ComCmd)(ioGPIO0(21))))(_simple)
				(_target(40))
				(_sensitivity(14(21)))
			)))
			(#ASSIGN#127_28 (_architecture 28 0 127 (_process (_simple)
				(_target(14(22)))
			)))
			(#ASSIGN#127_29 (_architecture 29 0 127 (_process (_alias ((ioGPIO0(23))(ComFrame)))(_simple)
				(_target(14(23)))
				(_sensitivity(41))
			)))
			(#ASSIGN#186_30 (_architecture 30 0 186 (_process (_simple)
				(_target(15(0)))
			)))
			(#ASSIGN#186_31 (_architecture 31 0 186 (_process (_alias ((ioGPIO1(1))(ACX_RGB(8))))(_simple)
				(_target(15(1)))
				(_sensitivity(31(8)))
			)))
			(#ASSIGN#186_32 (_architecture 32 0 186 (_process (_simple)
				(_target(15(2)))
			)))
			(#ASSIGN#186_33 (_architecture 33 0 186 (_process (_alias ((ioGPIO1(3))(ACX_RGB(7))))(_simple)
				(_target(15(3)))
				(_sensitivity(31(7)))
			)))
			(#ASSIGN#186_34 (_architecture 34 0 186 (_process (_simple)
				(_target(15(4)))
			)))
			(#ASSIGN#186_35 (_architecture 35 0 186 (_process (_alias ((ioGPIO1(5))(ACX_RGB(6))))(_simple)
				(_target(15(5)))
				(_sensitivity(31(6)))
			)))
			(#ASSIGN#186_36 (_architecture 36 0 186 (_process (_simple)
				(_target(15(6)))
			)))
			(#ASSIGN#186_37 (_architecture 37 0 186 (_process (_alias ((ioGPIO1(7))(ACX_RGB(5))))(_simple)
				(_target(15(7)))
				(_sensitivity(31(5)))
			)))
			(#ASSIGN#186_38 (_architecture 38 0 186 (_process (_simple)
				(_target(15(8)))
			)))
			(#ASSIGN#186_39 (_architecture 39 0 186 (_process (_alias ((ioGPIO1(9))(ACX_RGB(4))))(_simple)
				(_target(15(9)))
				(_sensitivity(31(4)))
			)))
			(#ASSIGN#186_40 (_architecture 40 0 186 (_process (_simple)
				(_target(15(10)))
			)))
			(#ASSIGN#186_41 (_architecture 41 0 186 (_process (_alias ((ioGPIO1(11))(ACX_RGB(3))))(_simple)
				(_target(15(11)))
				(_sensitivity(31(3)))
			)))
			(#ASSIGN#186_42 (_architecture 42 0 186 (_process (_simple)
				(_target(15(12)))
			)))
			(#ASSIGN#186_43 (_architecture 43 0 186 (_process (_alias ((ioGPIO1(13))(ACX_RGB(2))))(_simple)
				(_target(15(13)))
				(_sensitivity(31(2)))
			)))
			(#ASSIGN#186_44 (_architecture 44 0 186 (_process (_simple)
				(_target(15(14)))
			)))
			(#ASSIGN#186_45 (_architecture 45 0 186 (_process (_alias ((ioGPIO1(15))(ACX_RGB(1))))(_simple)
				(_target(15(15)))
				(_sensitivity(31(1)))
			)))
			(#ASSIGN#186_46 (_architecture 46 0 186 (_process (_simple)
				(_target(15(16)))
			)))
			(#ASSIGN#186_47 (_architecture 47 0 186 (_process (_alias ((ioGPIO1(17))(ACX_RGB(0))))(_simple)
				(_target(15(17)))
				(_sensitivity(31(0)))
			)))
			(#ASSIGN#186_48 (_architecture 48 0 186 (_process (_simple)
				(_target(15(18)))
			)))
			(#ASSIGN#186_49 (_architecture 49 0 186 (_process (_alias ((ioGPIO1(19))(ACX_Hsync)))(_simple)
				(_target(15(19)))
				(_sensitivity(33))
			)))
			(#ASSIGN#186_50 (_architecture 50 0 186 (_process (_simple)
				(_target(15(20)))
			)))
			(#ASSIGN#186_51 (_architecture 51 0 186 (_process (_alias ((ioGPIO1(21))(ACX_Vsync)))(_simple)
				(_target(15(21)))
				(_sensitivity(32))
			)))
			(#ASSIGN#186_52 (_architecture 52 0 186 (_process (_simple)
				(_target(15(22)))
			)))
			(#ASSIGN#186_53 (_architecture 53 0 186 (_process (_alias ((ioGPIO1(23))(ACX_SD)))(_simple)
				(_target(15(23)))
				(_sensitivity(34))
			)))
			(#ASSIGN#186_54 (_architecture 54 0 186 (_process (_simple)
				(_target(15(24)))
			)))
			(#ASSIGN#186_55 (_architecture 55 0 186 (_process (_alias ((ioGPIO1(25))(ACX_MCK)))(_simple)
				(_target(15(25)))
				(_sensitivity(35))
			)))
			(#ASSIGN#270_56 (_architecture 56 0 270 (_process (_simple)
				(_target(6)(7)(8)(9)(10)(11)(12)(13))
				(_sensitivity(53))
			)))
			(#INTERNAL#0_57 (_internal 57 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation PLL_Sys0 0 93 (_entity .  PLL_Sys)
		(_port
			((inclk0) (iClk50))
			((c0) (Clk16))
			((c1) (Clk100))
		)
	)
	(_instantiation ComCtrl0 0 129 (_entity .  ComCtrl)
		(_port
			((iClk) (Clk100))
			((iD) (ComD))
			((iGo) (ComGo))
			((iCmd) (ComCmd))
			((oGo) (ComDrawGo))
			((iDone) (\1 \))
			((oColor) (ComColor))
			((oX0) (ComX0))
			((oY0) (ComY0))
			((oX1) (ComX1))
			((oY1) (ComY1))
			((oX2) (ComX2))
			((oY2) (ComY2))
			((oFlip) (ComFlip))
			((oPolyline) (ComPolyline))
			((oTriangle) (ComTriangle))
			((oDbgFull) (oLEDR(0)))
			((oDbgFullPersistent) (oLEDR(1)))
			((oDbgUsed) (SSHLEDMDCtrlD))
		)
	)
	(_instantiation ACX705AKM_Ctrl0 0 188 (_entity .  ACX705AKM_Ctrl)
		(_port
			((iClk16) (Clk16))
			((oVsync) (ACX_Vsync))
			((oHsync) (ACX_Hsync))
			((oSD) (ACX_SD))
			((oMCK) (ACX_MCK))
			((oAdr) (ACX_Adr))
		)
	)
	(_instantiation FrameCtrl0 0 200 (_entity .  FrameCtrl)
		(_port
			((iClk) (Clk100))
			((iFlip) (ComFlip))
			((iClk0) (ACX_MCK))
			((iAdr0) (ACX_Adr))
			((iD0) (\2 \))
			((oQ0) (ACX_RGB))
			((iWrEn0) (\3 \))
			((iClk1) (Clk100))
			((iAdr1) (\4 \))
			((iD1) (ComColor))
			((oQ1) (_open))
			((iWrEn1) (\5 \))
			((oSRAM_A) (oSRAM_A))
			((ioSRAM_IO) (ioSRAM_IO))
			((oSRAM_CE_) (oSRAM_CE_))
			((oSRAM_WE_) (oSRAM_WE_))
			((oSRAM_LB_) (oSRAM_LB_))
			((oSRAM_UB_) (oSRAM_UB_))
			((oSRAM_OE_) (oSRAM_OE_))
		)
	)
	(_instantiation Line0 0 231 (_entity .  Line)
		(_port
			((iClk) (Clk100))
			((iGo) (\6 \))
			((oDone) (LineDone))
			((iX0) (ComX0))
			((iY0) (ComY0))
			((iX1) (ComX1))
			((iY1) (ComY1))
			((oAdr) (LineAdr))
			((oWrEn) (LineWrEn))
		)
	)
	(_instantiation Flip0 0 250 (_entity .  Flip)
		(_port
			((iClk) (Clk100))
			((iGo) (\7 \))
			((oDone) (FlipDone))
			((oAdr) (FlipAdr))
			((oWrEn) (FlipWrEn))
		)
	)
	(_model . swankmania_HDL 66 -1)

)
I 000048 55 10448         1194500596622 PLL_Sys
(_unit VERILOG 6.743.6.418 (PLL_Sys 0 39 (PLL_Sys 0 39 ))
	(_version v38)
	(_time 1194500596203 2007.11.07 21:43:16)
	(_source (\./../../lib/pll_sys.v\ VERILOG (\./../../lib/pll_sys.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1194500596203)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal inclk0 ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c0 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal c1 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 48 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal sub_wire0 ~[5:0]wire~ 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 49 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire5 ~[0:0]wire~ 0 49 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 50 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire2 ~[1:1]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~[0:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 55 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal sub_wire4 ~[1:0]wire~ 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 0 (_array ~reg ((_downto (i 5) (i 0))))))
		(_signal (_internal \2 \ ~[5:0]reg~ -1 0 (_internal (_uni (_constant \6'h3f\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 0 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal \5 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \17 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#49_0 (_architecture 0 0 49 (_process (_simple)
				(_target(4))
			)))
			(#ASSIGN#50_1 (_architecture 1 0 50 (_process (_alias ((sub_wire2)(sub_wire0(t_1_1))))(_simple)
				(_target(5))
				(_sensitivity(3(d_1_1)))
			)))
			(#ASSIGN#51_2 (_architecture 2 0 51 (_process (_alias ((sub_wire1)(sub_wire0(t_0_0))))(_simple)
				(_target(6))
				(_sensitivity(3(d_0_0)))
			)))
			(#ASSIGN#52_3 (_architecture 3 0 52 (_process (_alias ((c0)(sub_wire1)))(_simple)
				(_target(1))
				(_sensitivity(6))
			)))
			(#ASSIGN#53_4 (_architecture 4 0 53 (_process (_alias ((c1)(sub_wire2)))(_simple)
				(_target(2))
				(_sensitivity(5))
			)))
			(#ASSIGN#54_5 (_architecture 5 0 54 (_process (_alias ((sub_wire3)(inclk0)))(_simple)
				(_target(7))
				(_sensitivity(0))
			)))
			(#ASSIGN#55_6 (_architecture 6 0 55 (_process (_alias ((sub_wire4)(sub_wire5)(sub_wire3)))(_simple)
				(_target(8))
				(_sensitivity(4)(7))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altpll_component.clk0_divide_by (_constant \25\))
		(_toward 0 altpll_component.clk0_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk0_multiply_by (_constant \8\))
		(_toward 0 altpll_component.clk0_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.clk1_divide_by (_constant \1\))
		(_toward 0 altpll_component.clk1_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk1_multiply_by (_constant \2\))
		(_toward 0 altpll_component.clk1_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.compensate_clock (_string \V"CLK0"\))
		(_toward 0 altpll_component.inclk0_input_frequency (_constant \20000\))
		(_toward 0 altpll_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altpll_component.lpm_hint (_string \V"CBX_MODULE_PREFIX=PLL_Sys"\))
		(_toward 0 altpll_component.lpm_type (_string \V"altpll"\))
		(_toward 0 altpll_component.operation_mode (_string \V"NORMAL"\))
		(_toward 0 altpll_component.port_activeclock (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_areset (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkloss (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkswitch (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_configupdate (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_fbin (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_inclk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_inclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_locked (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pfdena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasecounterselect (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasedone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasestep (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phaseupdown (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pllena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanaclr (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclk (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclkena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandata (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandataout (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanread (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanwrite (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk1 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk3 (_string \V"PORT_UNUSED"\))
	)
	(_scope
	)
	(_instantiation altpll_component 0 57 (_entity ovi_lpm  altpll)
		(_port
			((inclk) (sub_wire4))
			((clk) (sub_wire0))
			((activeclock) (_open))
			((areset) (\1 \))
			((clkbad) (_open))
			((clkena) (\2 \))
			((clkloss) (_open))
			((clkswitch) (\3 \))
			((configupdate) (\4 \))
			((enable0) (_open))
			((enable1) (_open))
			((extclk) (_open))
			((extclkena) (\5 \))
			((fbin) (\6 \))
			((fbout) (_open))
			((locked) (_open))
			((pfdena) (\7 \))
			((phasecounterselect) (\8 \))
			((phasedone) (_open))
			((phasestep) (\9 \))
			((phaseupdown) (\10 \))
			((pllena) (\11 \))
			((scanaclr) (\12 \))
			((scanclk) (\13 \))
			((scanclkena) (\14 \))
			((scandata) (\15 \))
			((scandataout) (_open))
			((scandone) (_open))
			((scanread) (\16 \))
			((scanwrite) (\17 \))
			((sclkout0) (_open))
			((sclkout1) (_open))
			((vcooverrange) (_open))
			((vcounderrange) (_open))
		)
	)
	(_model . PLL_Sys 8 -1)

)
I 000045 55 3483          1194500596626 Flip
(_unit VERILOG 6.743.6.418 (Flip 0 12 (Flip 0 12 ))
	(_version v38)
	(_time 1194500596203 2007.11.07 21:43:16)
	(_source (\./../../source/flip.v\ VERILOG (\./../../source/flip.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1194500596203)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]reg~ 0 22 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal _Adr ~[15:0]reg~ 0 22 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Done ~reg 0 24 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 26 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#23_0 (_architecture 0 0 23 (_process 
				(_target(5))
			)))
			(#INITIAL#25_1 (_architecture 1 0 25 (_process 
				(_target(6))
			)))
			(#INITIAL#27_2 (_architecture 2 0 27 (_process 
				(_target(7))
			)))
			(#ASSIGN#29_3 (_architecture 3 0 29 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(6))
			)))
			(#ASSIGN#30_4 (_architecture 4 0 30 (_process (_alias ((oAdr)(_Adr)))(_simple)
				(_target(3))
				(_sensitivity(5))
			)))
			(#ASSIGN#31_5 (_architecture 5 0 31 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#33_6 (_architecture 6 0 33 (_process 
				(_target(6)(7)(5))
				(_read(0)(1)(5))
				(_need_init)
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Flip 9 -1)

)
I 000046 55 2572          1194500596630 tbClk
(_unit VERILOG 6.743.6.418 (tbClk 0 13 (tbClk 0 13 ))
	(_version v38)
	(_time 1194500596203 2007.11.07 21:43:16)
	(_source (\./../../source/tbclk.v\ VERILOG (\./../../source/tbclk.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1194500596203)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Timescale_kHz ~vector~0 0 15 \1000000000\ (_entity -1 (_code  3))))
		(_type (_internal ~vector~1 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Frequency_kHz ~vector~1 0 17 \0\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Ticks ~vector~2 0 27 \$unsigned(Timescale_kHz/2*Frequency_kHz)\ (_entity -1 (_code  5)))(_constant))
		(_port (_internal _oClk ~reg 0 19 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#22_0 (_architecture 0 0 22 (_process 
				(_target(0))
			)))
			(#ALWAYS#29_1 (_architecture 1 0 29 (_process 
				(_target(0))
				(_read(0))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . tbClk 6 -1)

)
I 000057 55 2946          1194500596634 tbswankmania_HDL
(_unit VERILOG 6.743.6.418 (tbswankmania_HDL 0 11 (tbswankmania_HDL 0 11 ))
	(_version v38)
	(_time 1194500596203 2007.11.07 21:43:16)
	(_source (\./../../source/tbswankmania_hdl.v\ VERILOG (\./../../source/tbswankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1194500596203)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_signal (_internal iClk27 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal iClk50 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#75_0 (_architecture 0 0 75 (_process 
				(_monitor)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbClk0 0 17 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \50000\))
		)
		(_port
			((_oClk) (iClk50))
		)
	)
	(_instantiation tbClk1 0 26 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \27000\))
		)
		(_port
			((_oClk) (iClk27))
		)
	)
	(_instantiation swankmania_HDL0 0 35 (_entity .  swankmania_HDL)
		(_port
			((iClk27) (iClk27))
			((iClk50) (iClk50))
			((iSwitch) (_open))
			((iButton_) (_open))
			((oLEDR) (_open))
			((oLEDG) (_open))
			((oHex7) (_open))
			((oHex6) (_open))
			((oHex5) (_open))
			((oHex4) (_open))
			((oHex3) (_open))
			((oHex2) (_open))
			((oHex1) (_open))
			((oHex0) (_open))
			((ioGPIO0) (_open))
			((ioGPIO1) (_open))
			((oSRAM_A) (_open))
			((ioSRAM_IO) (_open))
			((oSRAM_CE_) (_open))
			((oSRAM_WE_) (_open))
			((oSRAM_LB_) (_open))
			((oSRAM_UB_) (_open))
			((oSRAM_OE_) (_open))
		)
	)
	(_model . tbswankmania_HDL 2 -1)

)
I 000046 55 1729          1194500786501 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1194500786031 2007.11.07 21:46:26)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1194500786031)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbswankmania_HDL 0 0 (_entity .  tbswankmania_HDL)
	)
	(_model . $root 1 -1)

)
I 000055 55 5843          1194500786505 ACX705AKM_Ctrl
(_unit VERILOG 6.743.6.418 (ACX705AKM_Ctrl 0 12 (ACX705AKM_Ctrl 0 12 ))
	(_version v38)
	(_time 1194500786031 2007.11.07 21:46:26)
	(_source (\./../../source/acx705akm_ctrl.v\ VERILOG (\./../../source/acx705akm_ctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_entity
		(_time 1194500786031)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal MCK_Hz ~vector~0 0 25 \4000000\ (_entity -1 (_code  14)))(_constant))
		(_type (_internal ~vector~1 0 26 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Hsync_Frame ~vector~1 0 26 \200\ (_entity -1 (_code  15)))(_constant))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Vsync_Hz ~vector~2 0 27 \74\ (_entity -1 (_code  16)))(_constant))
		(_type (_internal ~vector~3 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Dots_Frame ~vector~3 0 28 \272\ (_entity -1 (_code  17)))(_constant))
		(_type (_internal ~vector~4 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~4 0 29 \240\ (_entity -1 (_code  18)))(_constant))
		(_type (_internal ~vector~5 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Lines_Frame ~vector~5 0 30 \160\ (_entity -1 (_code  19)))(_constant))
		(_type (_internal ~vector~6 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Frame ~vector~6 0 31 \Pixels_Line*Lines_Frame\ (_entity -1 (_code  20)))(_constant))
		(_port (_internal iClk16 ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal oVsync ~wire 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHsync ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSD ~wire 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oMCK ~wire 0 17 (_architecture (_out ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _MCK8 ~reg 0 36 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal _MCK ~reg 0 36 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 57 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _DotCnt ~[8:0]reg~ 0 57 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 58 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _HsyncCnt ~[7:0]reg~ 0 58 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Hsync ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Vsync ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(3))
			)))
			(#INITIAL#37_1 (_architecture 1 0 37 (_process 
				(_target(6)(7))
			)))
			(#ASSIGN#42_2 (_architecture 2 0 42 (_process (_alias ((oMCK)(_MCK)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#45_3 (_architecture 3 0 45 (_process 
				(_target(6))
				(_read(0)(6))
				(_need_init)
			)))
			(#ALWAYS#51_4 (_architecture 4 0 51 (_process 
				(_target(7))
				(_read(6)(7))
				(_need_init)
			)))
			(#INITIAL#59_5 (_architecture 5 0 59 (_process 
				(_target(8)(9))
			)))
			(#ASSIGN#64_6 (_architecture 6 0 64 (_process (_simple)
				(_target(5))
				(_sensitivity(8)(9))
			)))
			(#ALWAYS#67_7 (_architecture 7 0 67 (_process 
				(_target(8))
				(_read(4)(8))
				(_need_init)
			)))
			(#ALWAYS#76_8 (_architecture 8 0 76 (_process 
				(_target(9))
				(_read(4)(8)(9))
				(_need_init)
			)))
			(#INITIAL#91_9 (_architecture 9 0 91 (_process 
				(_target(10)(11))
			)))
			(#ALWAYS#96_10 (_architecture 10 0 96 (_process 
				(_target(10)(11))
				(_read(4)(8)(9))
				(_need_init)
			)))
			(#ASSIGN#104_11 (_architecture 11 0 104 (_process (_alias ((oHsync)(_Hsync)))(_simple)
				(_target(2))
				(_sensitivity(10))
			)))
			(#ASSIGN#104_12 (_architecture 12 0 104 (_process (_alias ((oVsync)(_Vsync)))(_simple)
				(_target(1))
				(_sensitivity(11))
			)))
			(#INTERNAL#0_13 (_internal 13 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ACX705AKM_Ctrl 24 -1)

)
I 000048 55 9368          1194500786509 ComCtrl
(_unit VERILOG 6.743.6.418 (ComCtrl 0 12 (ComCtrl 0 12 ))
	(_version v38)
	(_time 1194500786031 2007.11.07 21:46:26)
	(_source (\./../../source/comctrl.v\ VERILOG (\./../../source/comctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 22))
	(_entity
		(_time 1194500786031)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[8:0]wire~ 0 16 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD ~[8:0]wire~ 0 16 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iGo ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iCmd ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oGo ~wire 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iDone ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oColor ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 24 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal oX0 ~[7:0]wire~ 0 24 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY0 ~[7:0]wire~ 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX1 ~[7:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY1 ~[7:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX2 ~[7:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY2 ~[7:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oFlip ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oPolyline ~wire 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oTriangle ~wire 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDbgFull ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oDbgFullPersistent ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 37 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal oDbgUsed ~[9:0]wire~ 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _FullPersistent ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 44 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _Color ~[8:0]reg~ 0 44 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _SetColor ~reg 0 45 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DebounceGo ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Empty ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _FIFO_Pop ~reg 0 55 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FIFO_Q ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Cmd ~wire 0 59 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FIFO_Used ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderFlip ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderPolyline ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[47:0]reg~ 0 66 (_array ~reg ((_range  22)))))
		(_signal (_internal _VertexBuf ~[47:0]reg~ 0 66 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 70 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _Cnt ~[7:0]reg~ 0 70 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Flip ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Go ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Polyline ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Y ~reg 0 159 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_virtual \1 \ 0 108 (_uni ((3)(1)))))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#INITIAL#46_1 (_architecture 1 0 46 (_process 
				(_target(20)(21))
			)))
			(#INITIAL#56_2 (_architecture 2 0 56 (_process 
				(_target(24))
			)))
			(#INITIAL#67_3 (_architecture 3 0 67 (_process 
				(_target(30))
			)))
			(#INITIAL#75_4 (_architecture 4 0 75 (_process 
				(_target(31)(32)(33)(34))
			)))
			(#ASSIGN#84_5 (_architecture 5 0 84 (_process (_alias ((oDbgFullPersistent)(_FullPersistent)))(_simple)
				(_target(17))
				(_sensitivity(19))
			)))
			(#ALWAYS#85_6 (_architecture 6 0 85 (_process 
				(_target(19))
				(_read(0)(16))
				(_need_init)
			)))
			(#ASSIGN#90_7 (_architecture 7 0 90 (_process (_alias ((oColor)(_Color)))(_simple)
				(_target(6))
				(_sensitivity(20))
			)))
			(#ASSIGN#102_8 (_architecture 8 0 102 (_process (_alias ((FIFO_Cmd)(FIFO_Q(9))))(_simple)
				(_target(26))
				(_sensitivity(25(9)))
			)))
			(#ASSIGN#103_9 (_architecture 9 0 103 (_process (_alias ((oDbgUsed)(FIFO_Used)))(_simple)
				(_target(18))
				(_sensitivity(27))
			)))
			(#ASSIGN#152_10 (_architecture 10 0 152 (_process (_alias ((oX0)(_VertexBuf(d_47_40))))(_simple)
				(_target(7))
				(_sensitivity(30(d_47_40)))
			)))
			(#ASSIGN#152_11 (_architecture 11 0 152 (_process (_alias ((oY0)(_VertexBuf(d_39_32))))(_simple)
				(_target(8))
				(_sensitivity(30(d_39_32)))
			)))
			(#ASSIGN#152_12 (_architecture 12 0 152 (_process (_alias ((oX1)(_VertexBuf(d_31_24))))(_simple)
				(_target(9))
				(_sensitivity(30(d_31_24)))
			)))
			(#ASSIGN#152_13 (_architecture 13 0 152 (_process (_alias ((oY1)(_VertexBuf(d_23_16))))(_simple)
				(_target(10))
				(_sensitivity(30(d_23_16)))
			)))
			(#ASSIGN#152_14 (_architecture 14 0 152 (_process (_alias ((oX2)(_VertexBuf(d_15_8))))(_simple)
				(_target(11))
				(_sensitivity(30(d_15_8)))
			)))
			(#ASSIGN#152_15 (_architecture 15 0 152 (_process (_alias ((oY2)(_VertexBuf(d_7_0))))(_simple)
				(_target(12))
				(_sensitivity(30(d_7_0)))
			)))
			(#ASSIGN#157_16 (_architecture 16 0 157 (_process (_alias ((oFlip)(_Flip)))(_simple)
				(_target(13))
				(_sensitivity(32))
			)))
			(#ASSIGN#157_17 (_architecture 17 0 157 (_process (_alias ((oGo)(_Go)))(_simple)
				(_target(4))
				(_sensitivity(33))
			)))
			(#ASSIGN#157_18 (_architecture 18 0 157 (_process (_alias ((oPolyline)(_Polyline)))(_simple)
				(_target(14))
				(_sensitivity(34))
			)))
			(#INITIAL#160_19 (_architecture 19 0 160 (_process 
				(_target(35))
			)))
			(#ALWAYS#162_20 (_architecture 20 0 162 (_process 
				(_target(24)(32)(33)(35)(31)(20)(34)(21)(30))
				(_read(0)(23)(5)(33)(24)(25(9))(28)(29)(21)(25(d_8_0))(34)(25(d_7_0))(30(d_47_8))(35)(31))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 93 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (iGo))
			((oQ) (DebounceGo))
		)
	)
	(_instantiation ComFIFO0 0 104 (_entity .  ComFIFO)
		(_port
			((clock) (iClk))
			((data) (\1 \))
			((rdreq) (_FIFO_Pop))
			((wrreq) (DebounceGo))
			((q) (FIFO_Q))
			((usedw) (FIFO_Used))
			((empty) (FIFO_Empty))
			((full) (oDbgFull))
		)
	)
	(_instantiation CmdDecoder0 0 124 (_entity .  CmdDecoder)
		(_port
			((data) (FIFO_Q(d_3_0)))
			((eq00) (DecoderFlip))
			((eq01) (DecoderPolyline))
			((eq02) (_open))
			((eq03) (_open))
			((eq04) (_open))
			((eq05) (_open))
			((eq06) (_open))
			((eq07) (_open))
			((eq08) (_open))
			((eq09) (_open))
			((eq0a) (_open))
			((eq0b) (_open))
			((eq0c) (_open))
			((eq0d) (_open))
			((eq0e) (_open))
			((eq0f) (_open))
		)
	)
	(_model . ComCtrl 23 -1)

)
I 000049 55 2647          1194500786513 Debounce
(_unit VERILOG 6.743.6.418 (Debounce 0 12 (Debounce 0 12 ))
	(_version v38)
	(_time 1194500786031 2007.11.07 21:46:26)
	(_source (\./../../source/debounce.v\ VERILOG (\./../../source/debounce.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1194500786031)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iD ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oQ ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Q ~reg 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Bounce ~reg 0 21 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#19_0 (_architecture 0 0 19 (_process 
				(_target(3))
			)))
			(#INITIAL#22_1 (_architecture 1 0 22 (_process 
				(_target(4))
			)))
			(#ASSIGN#24_2 (_architecture 2 0 24 (_process (_alias ((oQ)(_Q)))(_simple)
				(_target(2))
				(_sensitivity(3))
			)))
			(#ALWAYS#27_3 (_architecture 3 0 27 (_process 
				(_target(4)(3))
				(_read(0)(1)(4))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Debounce 5 -1)

)
I 000048 55 4542          1194500786517 ComFIFO
(_unit VERILOG 6.743.6.418 (ComFIFO 0 39 (ComFIFO 0 39 ))
	(_version v38)
	(_time 1194500786031 2007.11.07 21:46:26)
	(_source (\./../../lib/comfifo.v\ VERILOG (\./../../lib/comfifo.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1194500786031)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal clock ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 41 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal data ~[9:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal rdreq ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wrreq ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal empty ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal full ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~[9:0]wire~ 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal usedw ~[9:0]wire~ 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire2 ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 61 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#62_0 (_architecture 0 0 62 (_process (_alias ((usedw)(sub_wire0)))(_simple)
				(_target(7))
				(_sensitivity(8))
			)))
			(#ASSIGN#63_1 (_architecture 1 0 63 (_process (_alias ((empty)(sub_wire1)))(_simple)
				(_target(4))
				(_sensitivity(9))
			)))
			(#ASSIGN#64_2 (_architecture 2 0 64 (_process (_alias ((q)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(10))
			)))
			(#ASSIGN#65_3 (_architecture 3 0 65 (_process (_alias ((full)(sub_wire3)))(_simple)
				(_target(5))
				(_sensitivity(11))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 scfifo_component.add_ram_output_register (_string \V"ON"\))
		(_toward 0 scfifo_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 scfifo_component.lpm_numwords (_constant \1024\))
		(_toward 0 scfifo_component.lpm_showahead (_string \V"ON"\))
		(_toward 0 scfifo_component.lpm_type (_string \V"scfifo"\))
		(_toward 0 scfifo_component.lpm_width (_constant \10\))
		(_toward 0 scfifo_component.lpm_widthu (_constant \10\))
		(_toward 0 scfifo_component.overflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.underflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.use_eab (_string \V"ON"\))
	)
	(_scope
	)
	(_instantiation scfifo_component 0 67 (_entity ovi_lpm  scfifo)
		(_port
			((rdreq) (rdreq))
			((clock) (clock))
			((wrreq) (wrreq))
			((data) (data))
			((usedw) (sub_wire0))
			((empty) (sub_wire1))
			((q) (sub_wire2))
			((full) (sub_wire3))
			((aclr) (_open))
			((almost_empty) (_open))
			((almost_full) (_open))
			((sclr) (_open))
		)
	)
	(_model . ComFIFO 5 -1)

)
I 000051 55 11634         1194500786521 CmdDecoder
(_unit VERILOG 6.743.6.418 (CmdDecoder 0 39 (CmdDecoder 0 39 ))
	(_version v38)
	(_time 1194500786031 2007.11.07 21:46:26)
	(_source (\./../../lib/cmddecoder.v\ VERILOG (\./../../lib/cmddecoder.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 33))
	(_entity
		(_time 1194500786031)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 40 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal data ~[3:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal eq00 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq01 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq02 ~wire 0 43 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq03 ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq04 ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq05 ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq06 ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq07 ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq08 ~wire 0 49 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq09 ~wire 0 50 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0a ~wire 0 51 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0b ~wire 0 52 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0c ~wire 0 53 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0d ~wire 0 54 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0e ~wire 0 55 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0f ~wire 0 56 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 76 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal sub_wire0 ~[15:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[4:4]wire~ 0 77 (_array ~wire ((_to (i 4) (i 4))))))
		(_signal (_internal sub_wire16 ~[4:4]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[14:14]wire~ 0 78 (_array ~wire ((_to (i 14) (i 14))))))
		(_signal (_internal sub_wire15 ~[14:14]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:3]wire~ 0 79 (_array ~wire ((_to (i 3) (i 3))))))
		(_signal (_internal sub_wire14 ~[3:3]wire~ 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[13:13]wire~ 0 80 (_array ~wire ((_to (i 13) (i 13))))))
		(_signal (_internal sub_wire13 ~[13:13]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:2]wire~ 0 81 (_array ~wire ((_to (i 2) (i 2))))))
		(_signal (_internal sub_wire12 ~[2:2]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[12:12]wire~ 0 82 (_array ~wire ((_to (i 12) (i 12))))))
		(_signal (_internal sub_wire11 ~[12:12]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 83 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire10 ~[1:1]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:11]wire~ 0 84 (_array ~wire ((_to (i 11) (i 11))))))
		(_signal (_internal sub_wire9 ~[11:11]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 85 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire8 ~[0:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[10:10]wire~ 0 86 (_array ~wire ((_to (i 10) (i 10))))))
		(_signal (_internal sub_wire7 ~[10:10]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:9]wire~ 0 87 (_array ~wire ((_to (i 9) (i 9))))))
		(_signal (_internal sub_wire6 ~[9:9]wire~ 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:8]wire~ 0 88 (_array ~wire ((_to (i 8) (i 8))))))
		(_signal (_internal sub_wire5 ~[8:8]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:7]wire~ 0 89 (_array ~wire ((_to (i 7) (i 7))))))
		(_signal (_internal sub_wire4 ~[7:7]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:6]wire~ 0 90 (_array ~wire ((_to (i 6) (i 6))))))
		(_signal (_internal sub_wire3 ~[6:6]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:5]wire~ 0 91 (_array ~wire ((_to (i 5) (i 5))))))
		(_signal (_internal sub_wire2 ~[5:5]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[15:15]wire~ 0 92 (_array ~wire ((_to (i 15) (i 15))))))
		(_signal (_internal sub_wire1 ~[15:15]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#77_0 (_architecture 0 0 77 (_process (_alias ((sub_wire16)(sub_wire0(t_4_4))))(_simple)
				(_target(18))
				(_sensitivity(17(d_4_4)))
			)))
			(#ASSIGN#78_1 (_architecture 1 0 78 (_process (_alias ((sub_wire15)(sub_wire0(t_14_14))))(_simple)
				(_target(19))
				(_sensitivity(17(d_14_14)))
			)))
			(#ASSIGN#79_2 (_architecture 2 0 79 (_process (_alias ((sub_wire14)(sub_wire0(t_3_3))))(_simple)
				(_target(20))
				(_sensitivity(17(d_3_3)))
			)))
			(#ASSIGN#80_3 (_architecture 3 0 80 (_process (_alias ((sub_wire13)(sub_wire0(t_13_13))))(_simple)
				(_target(21))
				(_sensitivity(17(d_13_13)))
			)))
			(#ASSIGN#81_4 (_architecture 4 0 81 (_process (_alias ((sub_wire12)(sub_wire0(t_2_2))))(_simple)
				(_target(22))
				(_sensitivity(17(d_2_2)))
			)))
			(#ASSIGN#82_5 (_architecture 5 0 82 (_process (_alias ((sub_wire11)(sub_wire0(t_12_12))))(_simple)
				(_target(23))
				(_sensitivity(17(d_12_12)))
			)))
			(#ASSIGN#83_6 (_architecture 6 0 83 (_process (_alias ((sub_wire10)(sub_wire0(t_1_1))))(_simple)
				(_target(24))
				(_sensitivity(17(d_1_1)))
			)))
			(#ASSIGN#84_7 (_architecture 7 0 84 (_process (_alias ((sub_wire9)(sub_wire0(t_11_11))))(_simple)
				(_target(25))
				(_sensitivity(17(d_11_11)))
			)))
			(#ASSIGN#85_8 (_architecture 8 0 85 (_process (_alias ((sub_wire8)(sub_wire0(t_0_0))))(_simple)
				(_target(26))
				(_sensitivity(17(d_0_0)))
			)))
			(#ASSIGN#86_9 (_architecture 9 0 86 (_process (_alias ((sub_wire7)(sub_wire0(t_10_10))))(_simple)
				(_target(27))
				(_sensitivity(17(d_10_10)))
			)))
			(#ASSIGN#87_10 (_architecture 10 0 87 (_process (_alias ((sub_wire6)(sub_wire0(t_9_9))))(_simple)
				(_target(28))
				(_sensitivity(17(d_9_9)))
			)))
			(#ASSIGN#88_11 (_architecture 11 0 88 (_process (_alias ((sub_wire5)(sub_wire0(t_8_8))))(_simple)
				(_target(29))
				(_sensitivity(17(d_8_8)))
			)))
			(#ASSIGN#89_12 (_architecture 12 0 89 (_process (_alias ((sub_wire4)(sub_wire0(t_7_7))))(_simple)
				(_target(30))
				(_sensitivity(17(d_7_7)))
			)))
			(#ASSIGN#90_13 (_architecture 13 0 90 (_process (_alias ((sub_wire3)(sub_wire0(t_6_6))))(_simple)
				(_target(31))
				(_sensitivity(17(d_6_6)))
			)))
			(#ASSIGN#91_14 (_architecture 14 0 91 (_process (_alias ((sub_wire2)(sub_wire0(t_5_5))))(_simple)
				(_target(32))
				(_sensitivity(17(d_5_5)))
			)))
			(#ASSIGN#92_15 (_architecture 15 0 92 (_process (_alias ((sub_wire1)(sub_wire0(t_15_15))))(_simple)
				(_target(33))
				(_sensitivity(17(d_15_15)))
			)))
			(#ASSIGN#93_16 (_architecture 16 0 93 (_process (_alias ((eq0f)(sub_wire1)))(_simple)
				(_target(16))
				(_sensitivity(33))
			)))
			(#ASSIGN#94_17 (_architecture 17 0 94 (_process (_alias ((eq05)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(32))
			)))
			(#ASSIGN#95_18 (_architecture 18 0 95 (_process (_alias ((eq06)(sub_wire3)))(_simple)
				(_target(7))
				(_sensitivity(31))
			)))
			(#ASSIGN#96_19 (_architecture 19 0 96 (_process (_alias ((eq07)(sub_wire4)))(_simple)
				(_target(8))
				(_sensitivity(30))
			)))
			(#ASSIGN#97_20 (_architecture 20 0 97 (_process (_alias ((eq08)(sub_wire5)))(_simple)
				(_target(9))
				(_sensitivity(29))
			)))
			(#ASSIGN#98_21 (_architecture 21 0 98 (_process (_alias ((eq09)(sub_wire6)))(_simple)
				(_target(10))
				(_sensitivity(28))
			)))
			(#ASSIGN#99_22 (_architecture 22 0 99 (_process (_alias ((eq0a)(sub_wire7)))(_simple)
				(_target(11))
				(_sensitivity(27))
			)))
			(#ASSIGN#100_23 (_architecture 23 0 100 (_process (_alias ((eq00)(sub_wire8)))(_simple)
				(_target(1))
				(_sensitivity(26))
			)))
			(#ASSIGN#101_24 (_architecture 24 0 101 (_process (_alias ((eq0b)(sub_wire9)))(_simple)
				(_target(12))
				(_sensitivity(25))
			)))
			(#ASSIGN#102_25 (_architecture 25 0 102 (_process (_alias ((eq01)(sub_wire10)))(_simple)
				(_target(2))
				(_sensitivity(24))
			)))
			(#ASSIGN#103_26 (_architecture 26 0 103 (_process (_alias ((eq0c)(sub_wire11)))(_simple)
				(_target(13))
				(_sensitivity(23))
			)))
			(#ASSIGN#104_27 (_architecture 27 0 104 (_process (_alias ((eq02)(sub_wire12)))(_simple)
				(_target(3))
				(_sensitivity(22))
			)))
			(#ASSIGN#105_28 (_architecture 28 0 105 (_process (_alias ((eq0d)(sub_wire13)))(_simple)
				(_target(14))
				(_sensitivity(21))
			)))
			(#ASSIGN#106_29 (_architecture 29 0 106 (_process (_alias ((eq03)(sub_wire14)))(_simple)
				(_target(4))
				(_sensitivity(20))
			)))
			(#ASSIGN#107_30 (_architecture 30 0 107 (_process (_alias ((eq0e)(sub_wire15)))(_simple)
				(_target(15))
				(_sensitivity(19))
			)))
			(#ASSIGN#108_31 (_architecture 31 0 108 (_process (_alias ((eq04)(sub_wire16)))(_simple)
				(_target(5))
				(_sensitivity(18))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 lpm_decode_component.lpm_decodes (_constant \16\))
		(_toward 0 lpm_decode_component.lpm_type (_string \V"LPM_DECODE"\))
		(_toward 0 lpm_decode_component.lpm_width (_constant \4\))
	)
	(_scope
	)
	(_instantiation lpm_decode_component 0 110 (_entity ovi_lpm  lpm_decode)
		(_port
			((data) (data))
			((eq) (sub_wire0))
			((aclr) (_open))
			((clken) (_open))
			((clock) (_open))
			((enable) (_open))
		)
	)
	(_model . CmdDecoder 33 -1)

)
I 000050 55 6496          1194500786525 FrameCtrl
(_unit VERILOG 6.743.6.418 (FrameCtrl 0 12 (FrameCtrl 0 12 ))
	(_version v38)
	(_time 1194500786031 2007.11.07 21:46:26)
	(_source (\./../../source/framectrl.v\ VERILOG (\./../../source/framectrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1194500786031)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iFlip ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk0 ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal iAdr0 ~[15:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 19 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD0 ~[8:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ0 ~[8:0]wire~ 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn0 ~wire 0 21 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iClk1 ~wire 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iAdr1 ~[15:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iD1 ~[8:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ1 ~[8:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn1 ~wire 0 28 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 31 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 32 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 34 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Face0 ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FrameA_Adr ~[15:0]wire~ 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Clk ~wire 0 47 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_WrEn ~wire 0 47 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_D ~[8:0]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Q ~[8:0]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#ALWAYS#53_1 (_architecture 1 0 53 (_process 
				(_target(19))
				(_read(0)(1)(19))
				(_need_init)
			)))
			(#ASSIGN#73_2 (_architecture 2 0 73 (_process (_simple)
				(_target(14))
			)))
			(#ASSIGN#73_3 (_architecture 3 0 73 (_process (_simple)
				(_target(18))
			)))
			(#ASSIGN#73_4 (_architecture 4 0 73 (_process (_simple)
				(_target(16))
			)))
			(#ASSIGN#73_5 (_architecture 5 0 73 (_process (_simple)
				(_target(17))
			)))
			(#ASSIGN#76_6 (_architecture 6 0 76 (_process (_simple)
				(_target(5))
				(_sensitivity(19)(24)(13))
			)))
			(#ASSIGN#77_7 (_architecture 7 0 77 (_process (_simple)
				(_target(10))
				(_sensitivity(19)(13)(24))
			)))
			(#ASSIGN#80_8 (_architecture 8 0 80 (_process (_alias ((FrameA_Clk)(_Face0)(iClk0)(iClk1)))(_simple)
				(_target(21))
				(_sensitivity(19)(2)(7))
			)))
			(#ASSIGN#81_9 (_architecture 9 0 81 (_process (_alias ((FrameA_Adr)(_Face0)(iAdr0)(iAdr1)))(_simple)
				(_target(20))
				(_sensitivity(19)(3)(8))
			)))
			(#ASSIGN#82_10 (_architecture 10 0 82 (_process (_alias ((FrameA_D)(_Face0)(iD0)(iD1)))(_simple)
				(_target(23))
				(_sensitivity(19)(4)(9))
			)))
			(#ASSIGN#83_11 (_architecture 11 0 83 (_process (_alias ((FrameA_WrEn)(_Face0)(iWrEn0)(iWrEn1)))(_simple)
				(_target(22))
				(_sensitivity(19)(6)(11))
			)))
			(#ASSIGN#86_12 (_architecture 12 0 86 (_process (_simple)
				(_target(12))
				(_sensitivity(19)(8)(3))
			)))
			(#ASSIGN#89_13 (_architecture 13 0 89 (_process (_simple)
				(_target(13))
				(_sensitivity(15)(19)(9)(4))
			)))
			(#ASSIGN#90_14 (_architecture 14 0 90 (_process (_alias ((oSRAM_WE_)(_Face0)(iWrEn1)(iWrEn0)))(_simple)
				(_target(15))
				(_sensitivity(19)(11)(6))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FrameA0 0 58 (_entity .  FrameA)
		(_port
			((clock) (FrameA_Clk))
			((address) (FrameA_Adr))
			((data) (FrameA_D))
			((q) (FrameA_Q))
			((wren) (FrameA_WrEn))
		)
	)
	(_model . FrameCtrl 16 -1)

)
I 000047 55 5796          1194500786529 FrameA
(_unit VERILOG 6.743.6.418 (FrameA 0 39 (FrameA 0 39 ))
	(_version v38)
	(_time 1194500786031 2007.11.07 21:46:26)
	(_source (\./../../lib/framea.v\ VERILOG (\./../../lib/framea.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1194500786031)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[15:0]wire~ 0 40 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal address ~[15:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal clock ~wire 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 42 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal data ~[8:0]wire~ 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wren ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal q ~[8:0]wire~ 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[8:0]wire~ 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#53_0 (_architecture 0 0 53 (_process (_alias ((q)(sub_wire0)))(_simple)
				(_target(4))
				(_sensitivity(5))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altsyncram_component.clock_enable_input_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.clock_enable_output_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.init_file (_string \V"../startup.hex"\))
		(_toward 0 altsyncram_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altsyncram_component.lpm_hint (_string \V"ENABLE_RUNTIME_MOD=NO"\))
		(_toward 0 altsyncram_component.lpm_type (_string \V"altsyncram"\))
		(_toward 0 altsyncram_component.numwords_a (_constant \38400\))
		(_toward 0 altsyncram_component.operation_mode (_string \V"SINGLE_PORT"\))
		(_toward 0 altsyncram_component.outdata_aclr_a (_string \V"NONE"\))
		(_toward 0 altsyncram_component.outdata_reg_a (_string \V"CLOCK0"\))
		(_toward 0 altsyncram_component.power_up_uninitialized (_string \V"FALSE"\))
		(_toward 0 altsyncram_component.widthad_a (_constant \16\))
		(_toward 0 altsyncram_component.width_a (_constant \9\))
		(_toward 0 altsyncram_component.width_byteena_a (_constant \1\))
	)
	(_scope
	)
	(_instantiation altsyncram_component 0 55 (_entity ovi_lpm  altsyncram)
		(_port
			((wren_a) (wren))
			((clock0) (clock))
			((address_a) (address))
			((data_a) (data))
			((q_a) (sub_wire0))
			((aclr0) (\1 \))
			((aclr1) (\2 \))
			((address_b) (\3 \))
			((addressstall_a) (\4 \))
			((addressstall_b) (\5 \))
			((byteena_a) (\6 \))
			((byteena_b) (\7 \))
			((clock1) (\8 \))
			((clocken0) (\9 \))
			((clocken1) (\10 \))
			((clocken2) (\11 \))
			((clocken3) (\12 \))
			((data_b) (\13 \))
			((eccstatus) (_open))
			((q_b) (_open))
			((rden_a) (\14 \))
			((rden_b) (\15 \))
			((wren_b) (\16 \))
		)
	)
	(_model . FrameA 2 -1)

)
I 000045 55 6740          1194500786533 Line
(_unit VERILOG 6.743.6.418 (Line 0 14 (Line 0 14 ))
	(_version v38)
	(_time 1194500786031 2007.11.07 21:46:26)
	(_source (\./../../source/line.v\ VERILOG (\./../../source/line.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1194500786031)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~0 0 16 \240\ (_entity -1 (_code  16))))
		(_port (_internal iClk ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 23 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal iX0 ~[7:0]wire~ 0 23 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iY0 ~[7:0]wire~ 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iX1 ~[7:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iY1 ~[7:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 29 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Done ~reg 0 34 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]wire~S 0 44 (_array ~wire ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal X0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 51 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal dxAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dyAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Steep ~wire 0 60 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 64 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _AddrX ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _AddrY ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~S 0 78 (_array ~reg ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal _X ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Y ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dx ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dy ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Err ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _LastStep ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _NegativeYStep ~reg 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#35_0 (_architecture 0 0 35 (_process 
				(_target(9))
			)))
			(#ASSIGN#37_1 (_architecture 1 0 37 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(9))
			)))
			(#ASSIGN#44_2 (_architecture 2 0 44 (_process (_simple)
				(_target(10))
				(_sensitivity(3))
			)))
			(#ASSIGN#44_3 (_architecture 3 0 44 (_process (_simple)
				(_target(11))
				(_sensitivity(4))
			)))
			(#ASSIGN#44_4 (_architecture 4 0 44 (_process (_simple)
				(_target(12))
			)))
			(#ASSIGN#44_5 (_architecture 5 0 44 (_process (_simple)
				(_target(13))
			)))
			(#INITIAL#52_6 (_architecture 6 0 52 (_process 
				(_target(14))
			)))
			(#ASSIGN#54_7 (_architecture 7 0 54 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(8))
				(_sensitivity(14))
			)))
			(#ASSIGN#58_8 (_architecture 8 0 58 (_process (_alias ((dxAbs)(X1)(X0)(X1)(X0)(X0)(X1)))(_simple)
				(_target(15))
				(_sensitivity(12)(10))
			)))
			(#ASSIGN#58_9 (_architecture 9 0 58 (_process (_alias ((dyAbs)(Y1)(Y0)(Y1)(Y0)(Y0)(Y1)))(_simple)
				(_target(16))
				(_sensitivity(13)(11))
			)))
			(#ASSIGN#60_10 (_architecture 10 0 60 (_process (_alias ((Steep)(dyAbs)(dxAbs)))(_simple)
				(_target(17))
				(_sensitivity(16)(15))
			)))
			(#INITIAL#65_11 (_architecture 11 0 65 (_process 
				(_target(18)(19))
			)))
			(#ASSIGN#70_12 (_architecture 12 0 70 (_process (_simple)
				(_target(7))
				(_sensitivity(18)(19))
			)))
			(#INITIAL#80_13 (_architecture 13 0 80 (_process 
				(_target(20)(21)(22)(23)(25)(26))
			)))
			(#ALWAYS#90_14 (_architecture 14 0 90 (_process 
				(_target(14)(9)(22)(23)(24)(21)(20)(25)(18)(19)(26))
				(_read(0)(1)(12)(10)(16)(11)(13)(17)(15)(2)(20)(25)(21)(24)(23)(22)(26))
				(_need_init)
			)))
			(#INTERNAL#0_15 (_internal 15 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Line 17 -1)

)
I 000053 55 2649          1194500786537 SSHLEDMDCtrl
(_unit VERILOG 6.743.6.418 (SSHLEDMDCtrl 0 14 (SSHLEDMDCtrl 0 14 ))
	(_version v38)
	(_time 1194500786031 2007.11.07 21:46:26)
	(_source (\./../../source/sshledmdctrl.v\ VERILOG (\./../../source/sshledmdctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1194500786031)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 15 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iBCD ~[3:0]wire~ 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 16 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oMatrix ~[6:0]wire~ 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]reg~ 0 19 (_array ~reg ((_downto (i 6) (i 0))))))
		(_signal (_internal _oMatrix ~[6:0]reg~ 0 19 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#20_0 (_architecture 0 0 20 (_process 
				(_target(2))
			)))
			(#ASSIGN#22_1 (_architecture 1 0 22 (_process (_alias ((oMatrix)(_oMatrix)))(_simple)
				(_target(1))
				(_sensitivity(2))
			)))
			(#ALWAYS#26_2 (_architecture 2 0 26 (_process 
				(_target(2))
				(_read)
				(_sensitivity(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . SSHLEDMDCtrl 4 -1)

)
I 000055 55 18150         1194500786541 swankmania_HDL
(_unit VERILOG 6.743.6.418 (swankmania_HDL 0 12 (swankmania_HDL 0 12 ))
	(_version v38)
	(_time 1194500786031 2007.11.07 21:46:26)
	(_source (\./../../source/swankmania_hdl.v\ VERILOG (\./../../source/swankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 59))
	(_entity
		(_time 1194500786031)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate gSSHLEDMDCtrl 0 273 (_verilogfor  (_code  59) (_code  60) (_code  61))
	  (_object
	  	(_type (_internal ~vector~0 0 272 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal gCnt ~vector~0 0 272  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_58 (_internal 58 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation Digit 0 275 (_entity .  SSHLEDMDCtrl)
	  	(_port
	  		((iBCD) (SSHLEDMDCtrlD(_range  62)))
	  		((oMatrix) (SSHLEDMDCtrlQ(_range  63)))
	  	)
	  )
	)
	(_object
		(_port (_internal iClk27 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk50 ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 18 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal iSwitch ~[17:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 19 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iButton_ ~[3:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oLEDR ~[17:0]wire~ 0 22 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 23 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal oLEDG ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 26 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oHex7 ~[6:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex6 ~[6:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex5 ~[6:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex4 ~[6:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex3 ~[6:0]wire~ 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex2 ~[6:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex1 ~[6:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex0 ~[6:0]wire~ 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[23:0]wire~ 0 36 (_array ~wire ((_downto (i 23) (i 0))))))
		(_port (_internal ioGPIO0 ~[23:0]wire~ 0 36 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[25:0]wire~ 0 39 (_array ~wire ((_downto (i 25) (i 0))))))
		(_port (_internal ioGPIO1 ~[25:0]wire~ 0 39 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 43 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 43 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Clk16 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Clk100 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineWrEn ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineDone ~wire 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineAdr ~[15:0]wire~ 0 56 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipWrEn ~wire 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipDone ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipAdr ~[15:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_RGB ~[8:0]wire~ 0 62 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Vsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Hsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_SD ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_MCK ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Adr ~[15:0]wire~ 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComD ~[8:0]wire~ 0 70 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComColor ~[8:0]wire~ 0 71 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComCmd ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFrame ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFlip ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComDrawGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComPolyline ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComTriangle ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 86 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal ComX0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[31:0]wire~ 0 88 (_array ~wire ((_range  64)))))
		(_signal (_internal SSHLEDMDCtrlD ~[31:0]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[55:0]wire~ 0 89 (_array ~wire ((_range  65)))))
		(_signal (_internal SSHLEDMDCtrlQ ~[55:0]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~wire -1 141 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 0 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal \2 \ ~[8:0]reg~ -1 0 (_internal (_uni (_constant \9'h0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~[15:0]wire~ -1 215 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~wire -1 218 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~wire -1 235 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~wire -1 254 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#141_0 (_internal 0 0 141 (_process (_alias ((\1 \)(ComPolyline)(LineDone)(ComFlip)(FlipDone)(ComPolyline)(ComFlip)))(_simple)
				(_target(54))
				(_sensitivity(44)(26)(42)(29))
			)))
			(#INTERNAL#215_1 (_internal 1 0 215 (_process (_alias ((\4 \)(ComPolyline)(LineAdr)(FlipAdr)))(_simple)
				(_target(57))
				(_sensitivity(44)(27)(30))
			)))
			(#INTERNAL#218_2 (_internal 2 0 218 (_process (_alias ((\5 \)(ComPolyline)(LineWrEn)(ComFlip)(FlipWrEn)))(_simple)
				(_target(58))
				(_sensitivity(44)(25)(42)(28))
			)))
			(#INTERNAL#235_3 (_internal 3 0 235 (_process (_alias ((\6 \)(ComDrawGo)(ComPolyline)))(_simple)
				(_target(59))
				(_sensitivity(43)(44))
			)))
			(#INTERNAL#254_4 (_internal 4 0 254 (_process (_alias ((\7 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(60))
				(_sensitivity(43)(42))
			)))
			(#ASSIGN#102_5 (_architecture 5 0 102 (_process (_alias ((ComFrame)(ACX_Vsync)))(_simple)
				(_target(41))
				(_sensitivity(32))
			)))
			(#ASSIGN#127_6 (_architecture 6 0 127 (_process (_simple)
				(_target(14(0)))
			)))
			(#ASSIGN#127_7 (_architecture 7 0 127 (_process (_alias ((ComD(0))(ioGPIO0(1))))(_simple)
				(_target(37(0)))
				(_sensitivity(14(1)))
			)))
			(#ASSIGN#127_8 (_architecture 8 0 127 (_process (_simple)
				(_target(14(2)))
			)))
			(#ASSIGN#127_9 (_architecture 9 0 127 (_process (_alias ((ComD(1))(ioGPIO0(3))))(_simple)
				(_target(37(1)))
				(_sensitivity(14(3)))
			)))
			(#ASSIGN#127_10 (_architecture 10 0 127 (_process (_simple)
				(_target(14(4)))
			)))
			(#ASSIGN#127_11 (_architecture 11 0 127 (_process (_alias ((ComD(2))(ioGPIO0(5))))(_simple)
				(_target(37(2)))
				(_sensitivity(14(5)))
			)))
			(#ASSIGN#127_12 (_architecture 12 0 127 (_process (_simple)
				(_target(14(6)))
			)))
			(#ASSIGN#127_13 (_architecture 13 0 127 (_process (_alias ((ComD(3))(ioGPIO0(7))))(_simple)
				(_target(37(3)))
				(_sensitivity(14(7)))
			)))
			(#ASSIGN#127_14 (_architecture 14 0 127 (_process (_simple)
				(_target(14(8)))
			)))
			(#ASSIGN#127_15 (_architecture 15 0 127 (_process (_alias ((ComD(4))(ioGPIO0(9))))(_simple)
				(_target(37(4)))
				(_sensitivity(14(9)))
			)))
			(#ASSIGN#127_16 (_architecture 16 0 127 (_process (_simple)
				(_target(14(10)))
			)))
			(#ASSIGN#127_17 (_architecture 17 0 127 (_process (_alias ((ComD(5))(ioGPIO0(11))))(_simple)
				(_target(37(5)))
				(_sensitivity(14(11)))
			)))
			(#ASSIGN#127_18 (_architecture 18 0 127 (_process (_simple)
				(_target(14(12)))
			)))
			(#ASSIGN#127_19 (_architecture 19 0 127 (_process (_alias ((ComD(6))(ioGPIO0(13))))(_simple)
				(_target(37(6)))
				(_sensitivity(14(13)))
			)))
			(#ASSIGN#127_20 (_architecture 20 0 127 (_process (_simple)
				(_target(14(14)))
			)))
			(#ASSIGN#127_21 (_architecture 21 0 127 (_process (_alias ((ComD(7))(ioGPIO0(15))))(_simple)
				(_target(37(7)))
				(_sensitivity(14(15)))
			)))
			(#ASSIGN#127_22 (_architecture 22 0 127 (_process (_simple)
				(_target(14(16)))
			)))
			(#ASSIGN#127_23 (_architecture 23 0 127 (_process (_alias ((ComD(8))(ioGPIO0(17))))(_simple)
				(_target(37(8)))
				(_sensitivity(14(17)))
			)))
			(#ASSIGN#127_24 (_architecture 24 0 127 (_process (_simple)
				(_target(14(18)))
			)))
			(#ASSIGN#127_25 (_architecture 25 0 127 (_process (_alias ((ComGo)(ioGPIO0(19))))(_simple)
				(_target(39))
				(_sensitivity(14(19)))
			)))
			(#ASSIGN#127_26 (_architecture 26 0 127 (_process (_simple)
				(_target(14(20)))
			)))
			(#ASSIGN#127_27 (_architecture 27 0 127 (_process (_alias ((ComCmd)(ioGPIO0(21))))(_simple)
				(_target(40))
				(_sensitivity(14(21)))
			)))
			(#ASSIGN#127_28 (_architecture 28 0 127 (_process (_simple)
				(_target(14(22)))
			)))
			(#ASSIGN#127_29 (_architecture 29 0 127 (_process (_alias ((ioGPIO0(23))(ComFrame)))(_simple)
				(_target(14(23)))
				(_sensitivity(41))
			)))
			(#ASSIGN#186_30 (_architecture 30 0 186 (_process (_simple)
				(_target(15(0)))
			)))
			(#ASSIGN#186_31 (_architecture 31 0 186 (_process (_alias ((ioGPIO1(1))(ACX_RGB(8))))(_simple)
				(_target(15(1)))
				(_sensitivity(31(8)))
			)))
			(#ASSIGN#186_32 (_architecture 32 0 186 (_process (_simple)
				(_target(15(2)))
			)))
			(#ASSIGN#186_33 (_architecture 33 0 186 (_process (_alias ((ioGPIO1(3))(ACX_RGB(7))))(_simple)
				(_target(15(3)))
				(_sensitivity(31(7)))
			)))
			(#ASSIGN#186_34 (_architecture 34 0 186 (_process (_simple)
				(_target(15(4)))
			)))
			(#ASSIGN#186_35 (_architecture 35 0 186 (_process (_alias ((ioGPIO1(5))(ACX_RGB(6))))(_simple)
				(_target(15(5)))
				(_sensitivity(31(6)))
			)))
			(#ASSIGN#186_36 (_architecture 36 0 186 (_process (_simple)
				(_target(15(6)))
			)))
			(#ASSIGN#186_37 (_architecture 37 0 186 (_process (_alias ((ioGPIO1(7))(ACX_RGB(5))))(_simple)
				(_target(15(7)))
				(_sensitivity(31(5)))
			)))
			(#ASSIGN#186_38 (_architecture 38 0 186 (_process (_simple)
				(_target(15(8)))
			)))
			(#ASSIGN#186_39 (_architecture 39 0 186 (_process (_alias ((ioGPIO1(9))(ACX_RGB(4))))(_simple)
				(_target(15(9)))
				(_sensitivity(31(4)))
			)))
			(#ASSIGN#186_40 (_architecture 40 0 186 (_process (_simple)
				(_target(15(10)))
			)))
			(#ASSIGN#186_41 (_architecture 41 0 186 (_process (_alias ((ioGPIO1(11))(ACX_RGB(3))))(_simple)
				(_target(15(11)))
				(_sensitivity(31(3)))
			)))
			(#ASSIGN#186_42 (_architecture 42 0 186 (_process (_simple)
				(_target(15(12)))
			)))
			(#ASSIGN#186_43 (_architecture 43 0 186 (_process (_alias ((ioGPIO1(13))(ACX_RGB(2))))(_simple)
				(_target(15(13)))
				(_sensitivity(31(2)))
			)))
			(#ASSIGN#186_44 (_architecture 44 0 186 (_process (_simple)
				(_target(15(14)))
			)))
			(#ASSIGN#186_45 (_architecture 45 0 186 (_process (_alias ((ioGPIO1(15))(ACX_RGB(1))))(_simple)
				(_target(15(15)))
				(_sensitivity(31(1)))
			)))
			(#ASSIGN#186_46 (_architecture 46 0 186 (_process (_simple)
				(_target(15(16)))
			)))
			(#ASSIGN#186_47 (_architecture 47 0 186 (_process (_alias ((ioGPIO1(17))(ACX_RGB(0))))(_simple)
				(_target(15(17)))
				(_sensitivity(31(0)))
			)))
			(#ASSIGN#186_48 (_architecture 48 0 186 (_process (_simple)
				(_target(15(18)))
			)))
			(#ASSIGN#186_49 (_architecture 49 0 186 (_process (_alias ((ioGPIO1(19))(ACX_Hsync)))(_simple)
				(_target(15(19)))
				(_sensitivity(33))
			)))
			(#ASSIGN#186_50 (_architecture 50 0 186 (_process (_simple)
				(_target(15(20)))
			)))
			(#ASSIGN#186_51 (_architecture 51 0 186 (_process (_alias ((ioGPIO1(21))(ACX_Vsync)))(_simple)
				(_target(15(21)))
				(_sensitivity(32))
			)))
			(#ASSIGN#186_52 (_architecture 52 0 186 (_process (_simple)
				(_target(15(22)))
			)))
			(#ASSIGN#186_53 (_architecture 53 0 186 (_process (_alias ((ioGPIO1(23))(ACX_SD)))(_simple)
				(_target(15(23)))
				(_sensitivity(34))
			)))
			(#ASSIGN#186_54 (_architecture 54 0 186 (_process (_simple)
				(_target(15(24)))
			)))
			(#ASSIGN#186_55 (_architecture 55 0 186 (_process (_alias ((ioGPIO1(25))(ACX_MCK)))(_simple)
				(_target(15(25)))
				(_sensitivity(35))
			)))
			(#ASSIGN#270_56 (_architecture 56 0 270 (_process (_simple)
				(_target(6)(7)(8)(9)(10)(11)(12)(13))
				(_sensitivity(53))
			)))
			(#INTERNAL#0_57 (_internal 57 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation PLL_Sys0 0 93 (_entity .  PLL_Sys)
		(_port
			((inclk0) (iClk50))
			((c0) (Clk16))
			((c1) (Clk100))
		)
	)
	(_instantiation ComCtrl0 0 129 (_entity .  ComCtrl)
		(_port
			((iClk) (Clk100))
			((iD) (ComD))
			((iGo) (ComGo))
			((iCmd) (ComCmd))
			((oGo) (ComDrawGo))
			((iDone) (\1 \))
			((oColor) (ComColor))
			((oX0) (ComX0))
			((oY0) (ComY0))
			((oX1) (ComX1))
			((oY1) (ComY1))
			((oX2) (ComX2))
			((oY2) (ComY2))
			((oFlip) (ComFlip))
			((oPolyline) (ComPolyline))
			((oTriangle) (ComTriangle))
			((oDbgFull) (oLEDR(0)))
			((oDbgFullPersistent) (oLEDR(1)))
			((oDbgUsed) (SSHLEDMDCtrlD))
		)
	)
	(_instantiation ACX705AKM_Ctrl0 0 188 (_entity .  ACX705AKM_Ctrl)
		(_port
			((iClk16) (Clk16))
			((oVsync) (ACX_Vsync))
			((oHsync) (ACX_Hsync))
			((oSD) (ACX_SD))
			((oMCK) (ACX_MCK))
			((oAdr) (ACX_Adr))
		)
	)
	(_instantiation FrameCtrl0 0 200 (_entity .  FrameCtrl)
		(_port
			((iClk) (Clk100))
			((iFlip) (ComFlip))
			((iClk0) (ACX_MCK))
			((iAdr0) (ACX_Adr))
			((iD0) (\2 \))
			((oQ0) (ACX_RGB))
			((iWrEn0) (\3 \))
			((iClk1) (Clk100))
			((iAdr1) (\4 \))
			((iD1) (ComColor))
			((oQ1) (_open))
			((iWrEn1) (\5 \))
			((oSRAM_A) (oSRAM_A))
			((ioSRAM_IO) (ioSRAM_IO))
			((oSRAM_CE_) (oSRAM_CE_))
			((oSRAM_WE_) (oSRAM_WE_))
			((oSRAM_LB_) (oSRAM_LB_))
			((oSRAM_UB_) (oSRAM_UB_))
			((oSRAM_OE_) (oSRAM_OE_))
		)
	)
	(_instantiation Line0 0 231 (_entity .  Line)
		(_port
			((iClk) (Clk100))
			((iGo) (\6 \))
			((oDone) (LineDone))
			((iX0) (ComX0))
			((iY0) (ComY0))
			((iX1) (ComX1))
			((iY1) (ComY1))
			((oAdr) (LineAdr))
			((oWrEn) (LineWrEn))
		)
	)
	(_instantiation Flip0 0 250 (_entity .  Flip)
		(_port
			((iClk) (Clk100))
			((iGo) (\7 \))
			((oDone) (FlipDone))
			((oAdr) (FlipAdr))
			((oWrEn) (FlipWrEn))
		)
	)
	(_model . swankmania_HDL 66 -1)

)
I 000048 55 10448         1194500786545 PLL_Sys
(_unit VERILOG 6.743.6.418 (PLL_Sys 0 39 (PLL_Sys 0 39 ))
	(_version v38)
	(_time 1194500786031 2007.11.07 21:46:26)
	(_source (\./../../lib/pll_sys.v\ VERILOG (\./../../lib/pll_sys.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1194500786031)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal inclk0 ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c0 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal c1 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 48 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal sub_wire0 ~[5:0]wire~ 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 49 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire5 ~[0:0]wire~ 0 49 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 50 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire2 ~[1:1]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~[0:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 55 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal sub_wire4 ~[1:0]wire~ 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 0 (_array ~reg ((_downto (i 5) (i 0))))))
		(_signal (_internal \2 \ ~[5:0]reg~ -1 0 (_internal (_uni (_constant \6'h3f\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 0 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal \5 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \17 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#49_0 (_architecture 0 0 49 (_process (_simple)
				(_target(4))
			)))
			(#ASSIGN#50_1 (_architecture 1 0 50 (_process (_alias ((sub_wire2)(sub_wire0(t_1_1))))(_simple)
				(_target(5))
				(_sensitivity(3(d_1_1)))
			)))
			(#ASSIGN#51_2 (_architecture 2 0 51 (_process (_alias ((sub_wire1)(sub_wire0(t_0_0))))(_simple)
				(_target(6))
				(_sensitivity(3(d_0_0)))
			)))
			(#ASSIGN#52_3 (_architecture 3 0 52 (_process (_alias ((c0)(sub_wire1)))(_simple)
				(_target(1))
				(_sensitivity(6))
			)))
			(#ASSIGN#53_4 (_architecture 4 0 53 (_process (_alias ((c1)(sub_wire2)))(_simple)
				(_target(2))
				(_sensitivity(5))
			)))
			(#ASSIGN#54_5 (_architecture 5 0 54 (_process (_alias ((sub_wire3)(inclk0)))(_simple)
				(_target(7))
				(_sensitivity(0))
			)))
			(#ASSIGN#55_6 (_architecture 6 0 55 (_process (_alias ((sub_wire4)(sub_wire5)(sub_wire3)))(_simple)
				(_target(8))
				(_sensitivity(4)(7))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altpll_component.clk0_divide_by (_constant \25\))
		(_toward 0 altpll_component.clk0_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk0_multiply_by (_constant \8\))
		(_toward 0 altpll_component.clk0_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.clk1_divide_by (_constant \1\))
		(_toward 0 altpll_component.clk1_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk1_multiply_by (_constant \2\))
		(_toward 0 altpll_component.clk1_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.compensate_clock (_string \V"CLK0"\))
		(_toward 0 altpll_component.inclk0_input_frequency (_constant \20000\))
		(_toward 0 altpll_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altpll_component.lpm_hint (_string \V"CBX_MODULE_PREFIX=PLL_Sys"\))
		(_toward 0 altpll_component.lpm_type (_string \V"altpll"\))
		(_toward 0 altpll_component.operation_mode (_string \V"NORMAL"\))
		(_toward 0 altpll_component.port_activeclock (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_areset (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkloss (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkswitch (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_configupdate (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_fbin (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_inclk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_inclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_locked (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pfdena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasecounterselect (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasedone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasestep (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phaseupdown (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pllena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanaclr (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclk (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclkena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandata (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandataout (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanread (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanwrite (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk1 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk3 (_string \V"PORT_UNUSED"\))
	)
	(_scope
	)
	(_instantiation altpll_component 0 57 (_entity ovi_lpm  altpll)
		(_port
			((inclk) (sub_wire4))
			((clk) (sub_wire0))
			((activeclock) (_open))
			((areset) (\1 \))
			((clkbad) (_open))
			((clkena) (\2 \))
			((clkloss) (_open))
			((clkswitch) (\3 \))
			((configupdate) (\4 \))
			((enable0) (_open))
			((enable1) (_open))
			((extclk) (_open))
			((extclkena) (\5 \))
			((fbin) (\6 \))
			((fbout) (_open))
			((locked) (_open))
			((pfdena) (\7 \))
			((phasecounterselect) (\8 \))
			((phasedone) (_open))
			((phasestep) (\9 \))
			((phaseupdown) (\10 \))
			((pllena) (\11 \))
			((scanaclr) (\12 \))
			((scanclk) (\13 \))
			((scanclkena) (\14 \))
			((scandata) (\15 \))
			((scandataout) (_open))
			((scandone) (_open))
			((scanread) (\16 \))
			((scanwrite) (\17 \))
			((sclkout0) (_open))
			((sclkout1) (_open))
			((vcooverrange) (_open))
			((vcounderrange) (_open))
		)
	)
	(_model . PLL_Sys 8 -1)

)
I 000045 55 3483          1194500786549 Flip
(_unit VERILOG 6.743.6.418 (Flip 0 12 (Flip 0 12 ))
	(_version v38)
	(_time 1194500786031 2007.11.07 21:46:26)
	(_source (\./../../source/flip.v\ VERILOG (\./../../source/flip.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1194500786031)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]reg~ 0 22 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal _Adr ~[15:0]reg~ 0 22 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Done ~reg 0 24 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 26 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#23_0 (_architecture 0 0 23 (_process 
				(_target(5))
			)))
			(#INITIAL#25_1 (_architecture 1 0 25 (_process 
				(_target(6))
			)))
			(#INITIAL#27_2 (_architecture 2 0 27 (_process 
				(_target(7))
			)))
			(#ASSIGN#29_3 (_architecture 3 0 29 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(6))
			)))
			(#ASSIGN#30_4 (_architecture 4 0 30 (_process (_alias ((oAdr)(_Adr)))(_simple)
				(_target(3))
				(_sensitivity(5))
			)))
			(#ASSIGN#31_5 (_architecture 5 0 31 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#33_6 (_architecture 6 0 33 (_process 
				(_target(6)(7)(5))
				(_read(0)(1)(5))
				(_need_init)
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Flip 9 -1)

)
I 000046 55 2572          1194500786553 tbClk
(_unit VERILOG 6.743.6.418 (tbClk 0 13 (tbClk 0 13 ))
	(_version v38)
	(_time 1194500786031 2007.11.07 21:46:26)
	(_source (\./../../source/tbclk.v\ VERILOG (\./../../source/tbclk.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1194500786031)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Timescale_kHz ~vector~0 0 15 \1000000000\ (_entity -1 (_code  3))))
		(_type (_internal ~vector~1 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Frequency_kHz ~vector~1 0 17 \0\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Ticks ~vector~2 0 27 \$unsigned(Timescale_kHz/2*Frequency_kHz)\ (_entity -1 (_code  5)))(_constant))
		(_port (_internal _oClk ~reg 0 19 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#22_0 (_architecture 0 0 22 (_process 
				(_target(0))
			)))
			(#ALWAYS#29_1 (_architecture 1 0 29 (_process 
				(_target(0))
				(_read(0))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . tbClk 6 -1)

)
I 000057 55 2946          1194500786557 tbswankmania_HDL
(_unit VERILOG 6.743.6.418 (tbswankmania_HDL 0 11 (tbswankmania_HDL 0 11 ))
	(_version v38)
	(_time 1194500786031 2007.11.07 21:46:26)
	(_source (\./../../source/tbswankmania_hdl.v\ VERILOG (\./../../source/tbswankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1194500786031)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_signal (_internal iClk27 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal iClk50 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#75_0 (_architecture 0 0 75 (_process 
				(_monitor)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbClk0 0 17 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \50000\))
		)
		(_port
			((_oClk) (iClk50))
		)
	)
	(_instantiation tbClk1 0 26 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \27000\))
		)
		(_port
			((_oClk) (iClk27))
		)
	)
	(_instantiation swankmania_HDL0 0 35 (_entity .  swankmania_HDL)
		(_port
			((iClk27) (iClk27))
			((iClk50) (iClk50))
			((iSwitch) (_open))
			((iButton_) (_open))
			((oLEDR) (_open))
			((oLEDG) (_open))
			((oHex7) (_open))
			((oHex6) (_open))
			((oHex5) (_open))
			((oHex4) (_open))
			((oHex3) (_open))
			((oHex2) (_open))
			((oHex1) (_open))
			((oHex0) (_open))
			((ioGPIO0) (_open))
			((ioGPIO1) (_open))
			((oSRAM_A) (_open))
			((ioSRAM_IO) (_open))
			((oSRAM_CE_) (_open))
			((oSRAM_WE_) (_open))
			((oSRAM_LB_) (_open))
			((oSRAM_UB_) (_open))
			((oSRAM_OE_) (_open))
		)
	)
	(_model . tbswankmania_HDL 2 -1)

)
I 000046 55 1729          1194500959296 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1194500958812 2007.11.07 21:49:18)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1194500958812)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbswankmania_HDL 0 0 (_entity .  tbswankmania_HDL)
	)
	(_model . $root 1 -1)

)
I 000055 55 5843          1194500959300 ACX705AKM_Ctrl
(_unit VERILOG 6.743.6.418 (ACX705AKM_Ctrl 0 12 (ACX705AKM_Ctrl 0 12 ))
	(_version v38)
	(_time 1194500958812 2007.11.07 21:49:18)
	(_source (\./../../source/acx705akm_ctrl.v\ VERILOG (\./../../source/acx705akm_ctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_entity
		(_time 1194500958812)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal MCK_Hz ~vector~0 0 25 \4000000\ (_entity -1 (_code  14)))(_constant))
		(_type (_internal ~vector~1 0 26 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Hsync_Frame ~vector~1 0 26 \200\ (_entity -1 (_code  15)))(_constant))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Vsync_Hz ~vector~2 0 27 \74\ (_entity -1 (_code  16)))(_constant))
		(_type (_internal ~vector~3 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Dots_Frame ~vector~3 0 28 \272\ (_entity -1 (_code  17)))(_constant))
		(_type (_internal ~vector~4 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~4 0 29 \240\ (_entity -1 (_code  18)))(_constant))
		(_type (_internal ~vector~5 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Lines_Frame ~vector~5 0 30 \160\ (_entity -1 (_code  19)))(_constant))
		(_type (_internal ~vector~6 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Frame ~vector~6 0 31 \Pixels_Line*Lines_Frame\ (_entity -1 (_code  20)))(_constant))
		(_port (_internal iClk16 ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal oVsync ~wire 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHsync ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSD ~wire 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oMCK ~wire 0 17 (_architecture (_out ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _MCK8 ~reg 0 36 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal _MCK ~reg 0 36 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 57 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _DotCnt ~[8:0]reg~ 0 57 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 58 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _HsyncCnt ~[7:0]reg~ 0 58 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Hsync ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Vsync ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(3))
			)))
			(#INITIAL#37_1 (_architecture 1 0 37 (_process 
				(_target(6)(7))
			)))
			(#ASSIGN#42_2 (_architecture 2 0 42 (_process (_alias ((oMCK)(_MCK)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#45_3 (_architecture 3 0 45 (_process 
				(_target(6))
				(_read(0)(6))
				(_need_init)
			)))
			(#ALWAYS#51_4 (_architecture 4 0 51 (_process 
				(_target(7))
				(_read(6)(7))
				(_need_init)
			)))
			(#INITIAL#59_5 (_architecture 5 0 59 (_process 
				(_target(8)(9))
			)))
			(#ASSIGN#64_6 (_architecture 6 0 64 (_process (_simple)
				(_target(5))
				(_sensitivity(8)(9))
			)))
			(#ALWAYS#67_7 (_architecture 7 0 67 (_process 
				(_target(8))
				(_read(4)(8))
				(_need_init)
			)))
			(#ALWAYS#76_8 (_architecture 8 0 76 (_process 
				(_target(9))
				(_read(4)(8)(9))
				(_need_init)
			)))
			(#INITIAL#91_9 (_architecture 9 0 91 (_process 
				(_target(10)(11))
			)))
			(#ALWAYS#96_10 (_architecture 10 0 96 (_process 
				(_target(10)(11))
				(_read(4)(8)(9))
				(_need_init)
			)))
			(#ASSIGN#104_11 (_architecture 11 0 104 (_process (_alias ((oHsync)(_Hsync)))(_simple)
				(_target(2))
				(_sensitivity(10))
			)))
			(#ASSIGN#104_12 (_architecture 12 0 104 (_process (_alias ((oVsync)(_Vsync)))(_simple)
				(_target(1))
				(_sensitivity(11))
			)))
			(#INTERNAL#0_13 (_internal 13 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ACX705AKM_Ctrl 24 -1)

)
I 000048 55 9368          1194500959304 ComCtrl
(_unit VERILOG 6.743.6.418 (ComCtrl 0 12 (ComCtrl 0 12 ))
	(_version v38)
	(_time 1194500958812 2007.11.07 21:49:18)
	(_source (\./../../source/comctrl.v\ VERILOG (\./../../source/comctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 22))
	(_entity
		(_time 1194500958812)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[8:0]wire~ 0 16 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD ~[8:0]wire~ 0 16 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iGo ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iCmd ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oGo ~wire 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iDone ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oColor ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 24 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal oX0 ~[7:0]wire~ 0 24 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY0 ~[7:0]wire~ 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX1 ~[7:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY1 ~[7:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX2 ~[7:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY2 ~[7:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oFlip ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oPolyline ~wire 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oTriangle ~wire 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDbgFull ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oDbgFullPersistent ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 37 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal oDbgUsed ~[9:0]wire~ 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _FullPersistent ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 44 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _Color ~[8:0]reg~ 0 44 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _SetColor ~reg 0 45 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DebounceGo ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Empty ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _FIFO_Pop ~reg 0 55 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FIFO_Q ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Cmd ~wire 0 59 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FIFO_Used ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderFlip ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderPolyline ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[47:0]reg~ 0 66 (_array ~reg ((_range  22)))))
		(_signal (_internal _VertexBuf ~[47:0]reg~ 0 66 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 70 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _Cnt ~[7:0]reg~ 0 70 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Flip ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Go ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Polyline ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Y ~reg 0 159 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_virtual \1 \ 0 108 (_uni ((3)(1)))))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#INITIAL#46_1 (_architecture 1 0 46 (_process 
				(_target(20)(21))
			)))
			(#INITIAL#56_2 (_architecture 2 0 56 (_process 
				(_target(24))
			)))
			(#INITIAL#67_3 (_architecture 3 0 67 (_process 
				(_target(30))
			)))
			(#INITIAL#75_4 (_architecture 4 0 75 (_process 
				(_target(31)(32)(33)(34))
			)))
			(#ASSIGN#84_5 (_architecture 5 0 84 (_process (_alias ((oDbgFullPersistent)(_FullPersistent)))(_simple)
				(_target(17))
				(_sensitivity(19))
			)))
			(#ALWAYS#85_6 (_architecture 6 0 85 (_process 
				(_target(19))
				(_read(0)(16))
				(_need_init)
			)))
			(#ASSIGN#90_7 (_architecture 7 0 90 (_process (_alias ((oColor)(_Color)))(_simple)
				(_target(6))
				(_sensitivity(20))
			)))
			(#ASSIGN#102_8 (_architecture 8 0 102 (_process (_alias ((FIFO_Cmd)(FIFO_Q(9))))(_simple)
				(_target(26))
				(_sensitivity(25(9)))
			)))
			(#ASSIGN#103_9 (_architecture 9 0 103 (_process (_alias ((oDbgUsed)(FIFO_Used)))(_simple)
				(_target(18))
				(_sensitivity(27))
			)))
			(#ASSIGN#152_10 (_architecture 10 0 152 (_process (_alias ((oX0)(_VertexBuf(d_47_40))))(_simple)
				(_target(7))
				(_sensitivity(30(d_47_40)))
			)))
			(#ASSIGN#152_11 (_architecture 11 0 152 (_process (_alias ((oY0)(_VertexBuf(d_39_32))))(_simple)
				(_target(8))
				(_sensitivity(30(d_39_32)))
			)))
			(#ASSIGN#152_12 (_architecture 12 0 152 (_process (_alias ((oX1)(_VertexBuf(d_31_24))))(_simple)
				(_target(9))
				(_sensitivity(30(d_31_24)))
			)))
			(#ASSIGN#152_13 (_architecture 13 0 152 (_process (_alias ((oY1)(_VertexBuf(d_23_16))))(_simple)
				(_target(10))
				(_sensitivity(30(d_23_16)))
			)))
			(#ASSIGN#152_14 (_architecture 14 0 152 (_process (_alias ((oX2)(_VertexBuf(d_15_8))))(_simple)
				(_target(11))
				(_sensitivity(30(d_15_8)))
			)))
			(#ASSIGN#152_15 (_architecture 15 0 152 (_process (_alias ((oY2)(_VertexBuf(d_7_0))))(_simple)
				(_target(12))
				(_sensitivity(30(d_7_0)))
			)))
			(#ASSIGN#157_16 (_architecture 16 0 157 (_process (_alias ((oFlip)(_Flip)))(_simple)
				(_target(13))
				(_sensitivity(32))
			)))
			(#ASSIGN#157_17 (_architecture 17 0 157 (_process (_alias ((oGo)(_Go)))(_simple)
				(_target(4))
				(_sensitivity(33))
			)))
			(#ASSIGN#157_18 (_architecture 18 0 157 (_process (_alias ((oPolyline)(_Polyline)))(_simple)
				(_target(14))
				(_sensitivity(34))
			)))
			(#INITIAL#160_19 (_architecture 19 0 160 (_process 
				(_target(35))
			)))
			(#ALWAYS#162_20 (_architecture 20 0 162 (_process 
				(_target(24)(33)(35)(32)(31)(20)(34)(21)(30))
				(_read(0)(23)(5)(33)(24)(25(9))(28)(29)(21)(25(d_8_0))(34)(25(d_7_0))(30(d_47_8))(35)(31))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 93 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (iGo))
			((oQ) (DebounceGo))
		)
	)
	(_instantiation ComFIFO0 0 104 (_entity .  ComFIFO)
		(_port
			((clock) (iClk))
			((data) (\1 \))
			((rdreq) (_FIFO_Pop))
			((wrreq) (DebounceGo))
			((q) (FIFO_Q))
			((usedw) (FIFO_Used))
			((empty) (FIFO_Empty))
			((full) (oDbgFull))
		)
	)
	(_instantiation CmdDecoder0 0 124 (_entity .  CmdDecoder)
		(_port
			((data) (FIFO_Q(d_3_0)))
			((eq00) (DecoderFlip))
			((eq01) (DecoderPolyline))
			((eq02) (_open))
			((eq03) (_open))
			((eq04) (_open))
			((eq05) (_open))
			((eq06) (_open))
			((eq07) (_open))
			((eq08) (_open))
			((eq09) (_open))
			((eq0a) (_open))
			((eq0b) (_open))
			((eq0c) (_open))
			((eq0d) (_open))
			((eq0e) (_open))
			((eq0f) (_open))
		)
	)
	(_model . ComCtrl 23 -1)

)
I 000049 55 2647          1194500959308 Debounce
(_unit VERILOG 6.743.6.418 (Debounce 0 12 (Debounce 0 12 ))
	(_version v38)
	(_time 1194500958812 2007.11.07 21:49:18)
	(_source (\./../../source/debounce.v\ VERILOG (\./../../source/debounce.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1194500958812)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iD ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oQ ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Q ~reg 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Bounce ~reg 0 21 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#19_0 (_architecture 0 0 19 (_process 
				(_target(3))
			)))
			(#INITIAL#22_1 (_architecture 1 0 22 (_process 
				(_target(4))
			)))
			(#ASSIGN#24_2 (_architecture 2 0 24 (_process (_alias ((oQ)(_Q)))(_simple)
				(_target(2))
				(_sensitivity(3))
			)))
			(#ALWAYS#27_3 (_architecture 3 0 27 (_process 
				(_target(4)(3))
				(_read(0)(1)(4))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Debounce 5 -1)

)
I 000048 55 4542          1194500959312 ComFIFO
(_unit VERILOG 6.743.6.418 (ComFIFO 0 39 (ComFIFO 0 39 ))
	(_version v38)
	(_time 1194500958812 2007.11.07 21:49:18)
	(_source (\./../../lib/comfifo.v\ VERILOG (\./../../lib/comfifo.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1194500958812)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal clock ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 41 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal data ~[9:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal rdreq ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wrreq ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal empty ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal full ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~[9:0]wire~ 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal usedw ~[9:0]wire~ 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire2 ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 61 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#62_0 (_architecture 0 0 62 (_process (_alias ((usedw)(sub_wire0)))(_simple)
				(_target(7))
				(_sensitivity(8))
			)))
			(#ASSIGN#63_1 (_architecture 1 0 63 (_process (_alias ((empty)(sub_wire1)))(_simple)
				(_target(4))
				(_sensitivity(9))
			)))
			(#ASSIGN#64_2 (_architecture 2 0 64 (_process (_alias ((q)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(10))
			)))
			(#ASSIGN#65_3 (_architecture 3 0 65 (_process (_alias ((full)(sub_wire3)))(_simple)
				(_target(5))
				(_sensitivity(11))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 scfifo_component.add_ram_output_register (_string \V"ON"\))
		(_toward 0 scfifo_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 scfifo_component.lpm_numwords (_constant \1024\))
		(_toward 0 scfifo_component.lpm_showahead (_string \V"ON"\))
		(_toward 0 scfifo_component.lpm_type (_string \V"scfifo"\))
		(_toward 0 scfifo_component.lpm_width (_constant \10\))
		(_toward 0 scfifo_component.lpm_widthu (_constant \10\))
		(_toward 0 scfifo_component.overflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.underflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.use_eab (_string \V"ON"\))
	)
	(_scope
	)
	(_instantiation scfifo_component 0 67 (_entity ovi_lpm  scfifo)
		(_port
			((rdreq) (rdreq))
			((clock) (clock))
			((wrreq) (wrreq))
			((data) (data))
			((usedw) (sub_wire0))
			((empty) (sub_wire1))
			((q) (sub_wire2))
			((full) (sub_wire3))
			((aclr) (_open))
			((almost_empty) (_open))
			((almost_full) (_open))
			((sclr) (_open))
		)
	)
	(_model . ComFIFO 5 -1)

)
I 000051 55 11634         1194500959316 CmdDecoder
(_unit VERILOG 6.743.6.418 (CmdDecoder 0 39 (CmdDecoder 0 39 ))
	(_version v38)
	(_time 1194500958812 2007.11.07 21:49:18)
	(_source (\./../../lib/cmddecoder.v\ VERILOG (\./../../lib/cmddecoder.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 33))
	(_entity
		(_time 1194500958812)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 40 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal data ~[3:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal eq00 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq01 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq02 ~wire 0 43 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq03 ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq04 ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq05 ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq06 ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq07 ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq08 ~wire 0 49 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq09 ~wire 0 50 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0a ~wire 0 51 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0b ~wire 0 52 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0c ~wire 0 53 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0d ~wire 0 54 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0e ~wire 0 55 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0f ~wire 0 56 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 76 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal sub_wire0 ~[15:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[4:4]wire~ 0 77 (_array ~wire ((_to (i 4) (i 4))))))
		(_signal (_internal sub_wire16 ~[4:4]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[14:14]wire~ 0 78 (_array ~wire ((_to (i 14) (i 14))))))
		(_signal (_internal sub_wire15 ~[14:14]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:3]wire~ 0 79 (_array ~wire ((_to (i 3) (i 3))))))
		(_signal (_internal sub_wire14 ~[3:3]wire~ 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[13:13]wire~ 0 80 (_array ~wire ((_to (i 13) (i 13))))))
		(_signal (_internal sub_wire13 ~[13:13]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:2]wire~ 0 81 (_array ~wire ((_to (i 2) (i 2))))))
		(_signal (_internal sub_wire12 ~[2:2]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[12:12]wire~ 0 82 (_array ~wire ((_to (i 12) (i 12))))))
		(_signal (_internal sub_wire11 ~[12:12]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 83 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire10 ~[1:1]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:11]wire~ 0 84 (_array ~wire ((_to (i 11) (i 11))))))
		(_signal (_internal sub_wire9 ~[11:11]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 85 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire8 ~[0:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[10:10]wire~ 0 86 (_array ~wire ((_to (i 10) (i 10))))))
		(_signal (_internal sub_wire7 ~[10:10]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:9]wire~ 0 87 (_array ~wire ((_to (i 9) (i 9))))))
		(_signal (_internal sub_wire6 ~[9:9]wire~ 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:8]wire~ 0 88 (_array ~wire ((_to (i 8) (i 8))))))
		(_signal (_internal sub_wire5 ~[8:8]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:7]wire~ 0 89 (_array ~wire ((_to (i 7) (i 7))))))
		(_signal (_internal sub_wire4 ~[7:7]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:6]wire~ 0 90 (_array ~wire ((_to (i 6) (i 6))))))
		(_signal (_internal sub_wire3 ~[6:6]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:5]wire~ 0 91 (_array ~wire ((_to (i 5) (i 5))))))
		(_signal (_internal sub_wire2 ~[5:5]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[15:15]wire~ 0 92 (_array ~wire ((_to (i 15) (i 15))))))
		(_signal (_internal sub_wire1 ~[15:15]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#77_0 (_architecture 0 0 77 (_process (_alias ((sub_wire16)(sub_wire0(t_4_4))))(_simple)
				(_target(18))
				(_sensitivity(17(d_4_4)))
			)))
			(#ASSIGN#78_1 (_architecture 1 0 78 (_process (_alias ((sub_wire15)(sub_wire0(t_14_14))))(_simple)
				(_target(19))
				(_sensitivity(17(d_14_14)))
			)))
			(#ASSIGN#79_2 (_architecture 2 0 79 (_process (_alias ((sub_wire14)(sub_wire0(t_3_3))))(_simple)
				(_target(20))
				(_sensitivity(17(d_3_3)))
			)))
			(#ASSIGN#80_3 (_architecture 3 0 80 (_process (_alias ((sub_wire13)(sub_wire0(t_13_13))))(_simple)
				(_target(21))
				(_sensitivity(17(d_13_13)))
			)))
			(#ASSIGN#81_4 (_architecture 4 0 81 (_process (_alias ((sub_wire12)(sub_wire0(t_2_2))))(_simple)
				(_target(22))
				(_sensitivity(17(d_2_2)))
			)))
			(#ASSIGN#82_5 (_architecture 5 0 82 (_process (_alias ((sub_wire11)(sub_wire0(t_12_12))))(_simple)
				(_target(23))
				(_sensitivity(17(d_12_12)))
			)))
			(#ASSIGN#83_6 (_architecture 6 0 83 (_process (_alias ((sub_wire10)(sub_wire0(t_1_1))))(_simple)
				(_target(24))
				(_sensitivity(17(d_1_1)))
			)))
			(#ASSIGN#84_7 (_architecture 7 0 84 (_process (_alias ((sub_wire9)(sub_wire0(t_11_11))))(_simple)
				(_target(25))
				(_sensitivity(17(d_11_11)))
			)))
			(#ASSIGN#85_8 (_architecture 8 0 85 (_process (_alias ((sub_wire8)(sub_wire0(t_0_0))))(_simple)
				(_target(26))
				(_sensitivity(17(d_0_0)))
			)))
			(#ASSIGN#86_9 (_architecture 9 0 86 (_process (_alias ((sub_wire7)(sub_wire0(t_10_10))))(_simple)
				(_target(27))
				(_sensitivity(17(d_10_10)))
			)))
			(#ASSIGN#87_10 (_architecture 10 0 87 (_process (_alias ((sub_wire6)(sub_wire0(t_9_9))))(_simple)
				(_target(28))
				(_sensitivity(17(d_9_9)))
			)))
			(#ASSIGN#88_11 (_architecture 11 0 88 (_process (_alias ((sub_wire5)(sub_wire0(t_8_8))))(_simple)
				(_target(29))
				(_sensitivity(17(d_8_8)))
			)))
			(#ASSIGN#89_12 (_architecture 12 0 89 (_process (_alias ((sub_wire4)(sub_wire0(t_7_7))))(_simple)
				(_target(30))
				(_sensitivity(17(d_7_7)))
			)))
			(#ASSIGN#90_13 (_architecture 13 0 90 (_process (_alias ((sub_wire3)(sub_wire0(t_6_6))))(_simple)
				(_target(31))
				(_sensitivity(17(d_6_6)))
			)))
			(#ASSIGN#91_14 (_architecture 14 0 91 (_process (_alias ((sub_wire2)(sub_wire0(t_5_5))))(_simple)
				(_target(32))
				(_sensitivity(17(d_5_5)))
			)))
			(#ASSIGN#92_15 (_architecture 15 0 92 (_process (_alias ((sub_wire1)(sub_wire0(t_15_15))))(_simple)
				(_target(33))
				(_sensitivity(17(d_15_15)))
			)))
			(#ASSIGN#93_16 (_architecture 16 0 93 (_process (_alias ((eq0f)(sub_wire1)))(_simple)
				(_target(16))
				(_sensitivity(33))
			)))
			(#ASSIGN#94_17 (_architecture 17 0 94 (_process (_alias ((eq05)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(32))
			)))
			(#ASSIGN#95_18 (_architecture 18 0 95 (_process (_alias ((eq06)(sub_wire3)))(_simple)
				(_target(7))
				(_sensitivity(31))
			)))
			(#ASSIGN#96_19 (_architecture 19 0 96 (_process (_alias ((eq07)(sub_wire4)))(_simple)
				(_target(8))
				(_sensitivity(30))
			)))
			(#ASSIGN#97_20 (_architecture 20 0 97 (_process (_alias ((eq08)(sub_wire5)))(_simple)
				(_target(9))
				(_sensitivity(29))
			)))
			(#ASSIGN#98_21 (_architecture 21 0 98 (_process (_alias ((eq09)(sub_wire6)))(_simple)
				(_target(10))
				(_sensitivity(28))
			)))
			(#ASSIGN#99_22 (_architecture 22 0 99 (_process (_alias ((eq0a)(sub_wire7)))(_simple)
				(_target(11))
				(_sensitivity(27))
			)))
			(#ASSIGN#100_23 (_architecture 23 0 100 (_process (_alias ((eq00)(sub_wire8)))(_simple)
				(_target(1))
				(_sensitivity(26))
			)))
			(#ASSIGN#101_24 (_architecture 24 0 101 (_process (_alias ((eq0b)(sub_wire9)))(_simple)
				(_target(12))
				(_sensitivity(25))
			)))
			(#ASSIGN#102_25 (_architecture 25 0 102 (_process (_alias ((eq01)(sub_wire10)))(_simple)
				(_target(2))
				(_sensitivity(24))
			)))
			(#ASSIGN#103_26 (_architecture 26 0 103 (_process (_alias ((eq0c)(sub_wire11)))(_simple)
				(_target(13))
				(_sensitivity(23))
			)))
			(#ASSIGN#104_27 (_architecture 27 0 104 (_process (_alias ((eq02)(sub_wire12)))(_simple)
				(_target(3))
				(_sensitivity(22))
			)))
			(#ASSIGN#105_28 (_architecture 28 0 105 (_process (_alias ((eq0d)(sub_wire13)))(_simple)
				(_target(14))
				(_sensitivity(21))
			)))
			(#ASSIGN#106_29 (_architecture 29 0 106 (_process (_alias ((eq03)(sub_wire14)))(_simple)
				(_target(4))
				(_sensitivity(20))
			)))
			(#ASSIGN#107_30 (_architecture 30 0 107 (_process (_alias ((eq0e)(sub_wire15)))(_simple)
				(_target(15))
				(_sensitivity(19))
			)))
			(#ASSIGN#108_31 (_architecture 31 0 108 (_process (_alias ((eq04)(sub_wire16)))(_simple)
				(_target(5))
				(_sensitivity(18))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 lpm_decode_component.lpm_decodes (_constant \16\))
		(_toward 0 lpm_decode_component.lpm_type (_string \V"LPM_DECODE"\))
		(_toward 0 lpm_decode_component.lpm_width (_constant \4\))
	)
	(_scope
	)
	(_instantiation lpm_decode_component 0 110 (_entity ovi_lpm  lpm_decode)
		(_port
			((data) (data))
			((eq) (sub_wire0))
			((aclr) (_open))
			((clken) (_open))
			((clock) (_open))
			((enable) (_open))
		)
	)
	(_model . CmdDecoder 33 -1)

)
I 000050 55 6496          1194500959320 FrameCtrl
(_unit VERILOG 6.743.6.418 (FrameCtrl 0 12 (FrameCtrl 0 12 ))
	(_version v38)
	(_time 1194500958812 2007.11.07 21:49:18)
	(_source (\./../../source/framectrl.v\ VERILOG (\./../../source/framectrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1194500958812)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iFlip ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk0 ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal iAdr0 ~[15:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 19 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD0 ~[8:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ0 ~[8:0]wire~ 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn0 ~wire 0 21 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iClk1 ~wire 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iAdr1 ~[15:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iD1 ~[8:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ1 ~[8:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn1 ~wire 0 28 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 31 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 32 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 34 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Face0 ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FrameA_Adr ~[15:0]wire~ 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Clk ~wire 0 47 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_WrEn ~wire 0 47 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_D ~[8:0]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Q ~[8:0]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#ALWAYS#53_1 (_architecture 1 0 53 (_process 
				(_target(19))
				(_read(0)(1)(19))
				(_need_init)
			)))
			(#ASSIGN#73_2 (_architecture 2 0 73 (_process (_simple)
				(_target(14))
			)))
			(#ASSIGN#73_3 (_architecture 3 0 73 (_process (_simple)
				(_target(18))
			)))
			(#ASSIGN#73_4 (_architecture 4 0 73 (_process (_simple)
				(_target(16))
			)))
			(#ASSIGN#73_5 (_architecture 5 0 73 (_process (_simple)
				(_target(17))
			)))
			(#ASSIGN#76_6 (_architecture 6 0 76 (_process (_simple)
				(_target(5))
				(_sensitivity(19)(24)(13))
			)))
			(#ASSIGN#77_7 (_architecture 7 0 77 (_process (_simple)
				(_target(10))
				(_sensitivity(19)(13)(24))
			)))
			(#ASSIGN#80_8 (_architecture 8 0 80 (_process (_alias ((FrameA_Clk)(_Face0)(iClk0)(iClk1)))(_simple)
				(_target(21))
				(_sensitivity(19)(2)(7))
			)))
			(#ASSIGN#81_9 (_architecture 9 0 81 (_process (_alias ((FrameA_Adr)(_Face0)(iAdr0)(iAdr1)))(_simple)
				(_target(20))
				(_sensitivity(19)(3)(8))
			)))
			(#ASSIGN#82_10 (_architecture 10 0 82 (_process (_alias ((FrameA_D)(_Face0)(iD0)(iD1)))(_simple)
				(_target(23))
				(_sensitivity(19)(4)(9))
			)))
			(#ASSIGN#83_11 (_architecture 11 0 83 (_process (_alias ((FrameA_WrEn)(_Face0)(iWrEn0)(iWrEn1)))(_simple)
				(_target(22))
				(_sensitivity(19)(6)(11))
			)))
			(#ASSIGN#86_12 (_architecture 12 0 86 (_process (_simple)
				(_target(12))
				(_sensitivity(19)(8)(3))
			)))
			(#ASSIGN#89_13 (_architecture 13 0 89 (_process (_simple)
				(_target(13))
				(_sensitivity(15)(19)(9)(4))
			)))
			(#ASSIGN#90_14 (_architecture 14 0 90 (_process (_alias ((oSRAM_WE_)(_Face0)(iWrEn1)(iWrEn0)))(_simple)
				(_target(15))
				(_sensitivity(19)(11)(6))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FrameA0 0 58 (_entity .  FrameA)
		(_port
			((clock) (FrameA_Clk))
			((address) (FrameA_Adr))
			((data) (FrameA_D))
			((q) (FrameA_Q))
			((wren) (FrameA_WrEn))
		)
	)
	(_model . FrameCtrl 16 -1)

)
I 000047 55 5796          1194500959324 FrameA
(_unit VERILOG 6.743.6.418 (FrameA 0 39 (FrameA 0 39 ))
	(_version v38)
	(_time 1194500958812 2007.11.07 21:49:18)
	(_source (\./../../lib/framea.v\ VERILOG (\./../../lib/framea.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1194500958812)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[15:0]wire~ 0 40 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal address ~[15:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal clock ~wire 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 42 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal data ~[8:0]wire~ 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wren ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal q ~[8:0]wire~ 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[8:0]wire~ 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#53_0 (_architecture 0 0 53 (_process (_alias ((q)(sub_wire0)))(_simple)
				(_target(4))
				(_sensitivity(5))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altsyncram_component.clock_enable_input_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.clock_enable_output_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.init_file (_string \V"../startup.hex"\))
		(_toward 0 altsyncram_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altsyncram_component.lpm_hint (_string \V"ENABLE_RUNTIME_MOD=NO"\))
		(_toward 0 altsyncram_component.lpm_type (_string \V"altsyncram"\))
		(_toward 0 altsyncram_component.numwords_a (_constant \38400\))
		(_toward 0 altsyncram_component.operation_mode (_string \V"SINGLE_PORT"\))
		(_toward 0 altsyncram_component.outdata_aclr_a (_string \V"NONE"\))
		(_toward 0 altsyncram_component.outdata_reg_a (_string \V"CLOCK0"\))
		(_toward 0 altsyncram_component.power_up_uninitialized (_string \V"FALSE"\))
		(_toward 0 altsyncram_component.widthad_a (_constant \16\))
		(_toward 0 altsyncram_component.width_a (_constant \9\))
		(_toward 0 altsyncram_component.width_byteena_a (_constant \1\))
	)
	(_scope
	)
	(_instantiation altsyncram_component 0 55 (_entity ovi_lpm  altsyncram)
		(_port
			((wren_a) (wren))
			((clock0) (clock))
			((address_a) (address))
			((data_a) (data))
			((q_a) (sub_wire0))
			((aclr0) (\1 \))
			((aclr1) (\2 \))
			((address_b) (\3 \))
			((addressstall_a) (\4 \))
			((addressstall_b) (\5 \))
			((byteena_a) (\6 \))
			((byteena_b) (\7 \))
			((clock1) (\8 \))
			((clocken0) (\9 \))
			((clocken1) (\10 \))
			((clocken2) (\11 \))
			((clocken3) (\12 \))
			((data_b) (\13 \))
			((eccstatus) (_open))
			((q_b) (_open))
			((rden_a) (\14 \))
			((rden_b) (\15 \))
			((wren_b) (\16 \))
		)
	)
	(_model . FrameA 2 -1)

)
I 000045 55 6740          1194500959328 Line
(_unit VERILOG 6.743.6.418 (Line 0 14 (Line 0 14 ))
	(_version v38)
	(_time 1194500958812 2007.11.07 21:49:18)
	(_source (\./../../source/line.v\ VERILOG (\./../../source/line.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1194500958812)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~0 0 16 \240\ (_entity -1 (_code  16))))
		(_port (_internal iClk ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 23 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal iX0 ~[7:0]wire~ 0 23 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iY0 ~[7:0]wire~ 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iX1 ~[7:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iY1 ~[7:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 29 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Done ~reg 0 34 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]wire~S 0 44 (_array ~wire ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal X0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 51 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal dxAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dyAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Steep ~wire 0 60 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 64 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _AddrX ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _AddrY ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~S 0 78 (_array ~reg ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal _X ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Y ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dx ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dy ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Err ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _LastStep ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _NegativeYStep ~reg 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#35_0 (_architecture 0 0 35 (_process 
				(_target(9))
			)))
			(#ASSIGN#37_1 (_architecture 1 0 37 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(9))
			)))
			(#ASSIGN#44_2 (_architecture 2 0 44 (_process (_simple)
				(_target(10))
				(_sensitivity(3))
			)))
			(#ASSIGN#44_3 (_architecture 3 0 44 (_process (_simple)
				(_target(11))
				(_sensitivity(4))
			)))
			(#ASSIGN#44_4 (_architecture 4 0 44 (_process (_simple)
				(_target(12))
			)))
			(#ASSIGN#44_5 (_architecture 5 0 44 (_process (_simple)
				(_target(13))
			)))
			(#INITIAL#52_6 (_architecture 6 0 52 (_process 
				(_target(14))
			)))
			(#ASSIGN#54_7 (_architecture 7 0 54 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(8))
				(_sensitivity(14))
			)))
			(#ASSIGN#58_8 (_architecture 8 0 58 (_process (_alias ((dxAbs)(X1)(X0)(X1)(X0)(X0)(X1)))(_simple)
				(_target(15))
				(_sensitivity(12)(10))
			)))
			(#ASSIGN#58_9 (_architecture 9 0 58 (_process (_alias ((dyAbs)(Y1)(Y0)(Y1)(Y0)(Y0)(Y1)))(_simple)
				(_target(16))
				(_sensitivity(13)(11))
			)))
			(#ASSIGN#60_10 (_architecture 10 0 60 (_process (_alias ((Steep)(dyAbs)(dxAbs)))(_simple)
				(_target(17))
				(_sensitivity(16)(15))
			)))
			(#INITIAL#65_11 (_architecture 11 0 65 (_process 
				(_target(18)(19))
			)))
			(#ASSIGN#70_12 (_architecture 12 0 70 (_process (_simple)
				(_target(7))
				(_sensitivity(18)(19))
			)))
			(#INITIAL#80_13 (_architecture 13 0 80 (_process 
				(_target(20)(21)(22)(23)(25)(26))
			)))
			(#ALWAYS#90_14 (_architecture 14 0 90 (_process 
				(_target(14)(9)(22)(23)(24)(21)(20)(25)(18)(19)(26))
				(_read(0)(1)(12)(10)(16)(11)(13)(17)(15)(2)(20)(25)(21)(24)(23)(22)(26))
				(_need_init)
			)))
			(#INTERNAL#0_15 (_internal 15 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Line 17 -1)

)
I 000053 55 2649          1194500959332 SSHLEDMDCtrl
(_unit VERILOG 6.743.6.418 (SSHLEDMDCtrl 0 14 (SSHLEDMDCtrl 0 14 ))
	(_version v38)
	(_time 1194500958812 2007.11.07 21:49:18)
	(_source (\./../../source/sshledmdctrl.v\ VERILOG (\./../../source/sshledmdctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1194500958812)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 15 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iBCD ~[3:0]wire~ 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 16 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oMatrix ~[6:0]wire~ 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]reg~ 0 19 (_array ~reg ((_downto (i 6) (i 0))))))
		(_signal (_internal _oMatrix ~[6:0]reg~ 0 19 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#20_0 (_architecture 0 0 20 (_process 
				(_target(2))
			)))
			(#ASSIGN#22_1 (_architecture 1 0 22 (_process (_alias ((oMatrix)(_oMatrix)))(_simple)
				(_target(1))
				(_sensitivity(2))
			)))
			(#ALWAYS#26_2 (_architecture 2 0 26 (_process 
				(_target(2))
				(_read)
				(_sensitivity(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . SSHLEDMDCtrl 4 -1)

)
I 000055 55 18150         1194500959336 swankmania_HDL
(_unit VERILOG 6.743.6.418 (swankmania_HDL 0 12 (swankmania_HDL 0 12 ))
	(_version v38)
	(_time 1194500958812 2007.11.07 21:49:18)
	(_source (\./../../source/swankmania_hdl.v\ VERILOG (\./../../source/swankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 59))
	(_entity
		(_time 1194500958812)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate gSSHLEDMDCtrl 0 273 (_verilogfor  (_code  59) (_code  60) (_code  61))
	  (_object
	  	(_type (_internal ~vector~0 0 272 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal gCnt ~vector~0 0 272  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_58 (_internal 58 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation Digit 0 275 (_entity .  SSHLEDMDCtrl)
	  	(_port
	  		((iBCD) (SSHLEDMDCtrlD(_range  62)))
	  		((oMatrix) (SSHLEDMDCtrlQ(_range  63)))
	  	)
	  )
	)
	(_object
		(_port (_internal iClk27 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk50 ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 18 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal iSwitch ~[17:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 19 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iButton_ ~[3:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oLEDR ~[17:0]wire~ 0 22 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 23 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal oLEDG ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 26 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oHex7 ~[6:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex6 ~[6:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex5 ~[6:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex4 ~[6:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex3 ~[6:0]wire~ 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex2 ~[6:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex1 ~[6:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex0 ~[6:0]wire~ 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[23:0]wire~ 0 36 (_array ~wire ((_downto (i 23) (i 0))))))
		(_port (_internal ioGPIO0 ~[23:0]wire~ 0 36 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[25:0]wire~ 0 39 (_array ~wire ((_downto (i 25) (i 0))))))
		(_port (_internal ioGPIO1 ~[25:0]wire~ 0 39 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 43 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 43 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Clk16 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Clk100 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineWrEn ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineDone ~wire 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineAdr ~[15:0]wire~ 0 56 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipWrEn ~wire 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipDone ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipAdr ~[15:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_RGB ~[8:0]wire~ 0 62 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Vsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Hsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_SD ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_MCK ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Adr ~[15:0]wire~ 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComD ~[8:0]wire~ 0 70 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComColor ~[8:0]wire~ 0 71 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComCmd ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFrame ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFlip ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComDrawGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComPolyline ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComTriangle ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 86 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal ComX0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[31:0]wire~ 0 88 (_array ~wire ((_range  64)))))
		(_signal (_internal SSHLEDMDCtrlD ~[31:0]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[55:0]wire~ 0 89 (_array ~wire ((_range  65)))))
		(_signal (_internal SSHLEDMDCtrlQ ~[55:0]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~wire -1 141 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 0 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal \2 \ ~[8:0]reg~ -1 0 (_internal (_uni (_constant \9'h0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~[15:0]wire~ -1 215 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~wire -1 218 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~wire -1 235 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~wire -1 254 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#141_0 (_internal 0 0 141 (_process (_alias ((\1 \)(ComPolyline)(LineDone)(ComFlip)(FlipDone)(ComPolyline)(ComFlip)))(_simple)
				(_target(54))
				(_sensitivity(44)(26)(42)(29))
			)))
			(#INTERNAL#215_1 (_internal 1 0 215 (_process (_alias ((\4 \)(ComPolyline)(LineAdr)(FlipAdr)))(_simple)
				(_target(57))
				(_sensitivity(44)(27)(30))
			)))
			(#INTERNAL#218_2 (_internal 2 0 218 (_process (_alias ((\5 \)(ComPolyline)(LineWrEn)(ComFlip)(FlipWrEn)))(_simple)
				(_target(58))
				(_sensitivity(44)(25)(42)(28))
			)))
			(#INTERNAL#235_3 (_internal 3 0 235 (_process (_alias ((\6 \)(ComDrawGo)(ComPolyline)))(_simple)
				(_target(59))
				(_sensitivity(43)(44))
			)))
			(#INTERNAL#254_4 (_internal 4 0 254 (_process (_alias ((\7 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(60))
				(_sensitivity(43)(42))
			)))
			(#ASSIGN#102_5 (_architecture 5 0 102 (_process (_alias ((ComFrame)(ACX_Vsync)))(_simple)
				(_target(41))
				(_sensitivity(32))
			)))
			(#ASSIGN#127_6 (_architecture 6 0 127 (_process (_simple)
				(_target(14(0)))
			)))
			(#ASSIGN#127_7 (_architecture 7 0 127 (_process (_alias ((ComD(0))(ioGPIO0(1))))(_simple)
				(_target(37(0)))
				(_sensitivity(14(1)))
			)))
			(#ASSIGN#127_8 (_architecture 8 0 127 (_process (_simple)
				(_target(14(2)))
			)))
			(#ASSIGN#127_9 (_architecture 9 0 127 (_process (_alias ((ComD(1))(ioGPIO0(3))))(_simple)
				(_target(37(1)))
				(_sensitivity(14(3)))
			)))
			(#ASSIGN#127_10 (_architecture 10 0 127 (_process (_simple)
				(_target(14(4)))
			)))
			(#ASSIGN#127_11 (_architecture 11 0 127 (_process (_alias ((ComD(2))(ioGPIO0(5))))(_simple)
				(_target(37(2)))
				(_sensitivity(14(5)))
			)))
			(#ASSIGN#127_12 (_architecture 12 0 127 (_process (_simple)
				(_target(14(6)))
			)))
			(#ASSIGN#127_13 (_architecture 13 0 127 (_process (_alias ((ComD(3))(ioGPIO0(7))))(_simple)
				(_target(37(3)))
				(_sensitivity(14(7)))
			)))
			(#ASSIGN#127_14 (_architecture 14 0 127 (_process (_simple)
				(_target(14(8)))
			)))
			(#ASSIGN#127_15 (_architecture 15 0 127 (_process (_alias ((ComD(4))(ioGPIO0(9))))(_simple)
				(_target(37(4)))
				(_sensitivity(14(9)))
			)))
			(#ASSIGN#127_16 (_architecture 16 0 127 (_process (_simple)
				(_target(14(10)))
			)))
			(#ASSIGN#127_17 (_architecture 17 0 127 (_process (_alias ((ComD(5))(ioGPIO0(11))))(_simple)
				(_target(37(5)))
				(_sensitivity(14(11)))
			)))
			(#ASSIGN#127_18 (_architecture 18 0 127 (_process (_simple)
				(_target(14(12)))
			)))
			(#ASSIGN#127_19 (_architecture 19 0 127 (_process (_alias ((ComD(6))(ioGPIO0(13))))(_simple)
				(_target(37(6)))
				(_sensitivity(14(13)))
			)))
			(#ASSIGN#127_20 (_architecture 20 0 127 (_process (_simple)
				(_target(14(14)))
			)))
			(#ASSIGN#127_21 (_architecture 21 0 127 (_process (_alias ((ComD(7))(ioGPIO0(15))))(_simple)
				(_target(37(7)))
				(_sensitivity(14(15)))
			)))
			(#ASSIGN#127_22 (_architecture 22 0 127 (_process (_simple)
				(_target(14(16)))
			)))
			(#ASSIGN#127_23 (_architecture 23 0 127 (_process (_alias ((ComD(8))(ioGPIO0(17))))(_simple)
				(_target(37(8)))
				(_sensitivity(14(17)))
			)))
			(#ASSIGN#127_24 (_architecture 24 0 127 (_process (_simple)
				(_target(14(18)))
			)))
			(#ASSIGN#127_25 (_architecture 25 0 127 (_process (_alias ((ComGo)(ioGPIO0(19))))(_simple)
				(_target(39))
				(_sensitivity(14(19)))
			)))
			(#ASSIGN#127_26 (_architecture 26 0 127 (_process (_simple)
				(_target(14(20)))
			)))
			(#ASSIGN#127_27 (_architecture 27 0 127 (_process (_alias ((ComCmd)(ioGPIO0(21))))(_simple)
				(_target(40))
				(_sensitivity(14(21)))
			)))
			(#ASSIGN#127_28 (_architecture 28 0 127 (_process (_simple)
				(_target(14(22)))
			)))
			(#ASSIGN#127_29 (_architecture 29 0 127 (_process (_alias ((ioGPIO0(23))(ComFrame)))(_simple)
				(_target(14(23)))
				(_sensitivity(41))
			)))
			(#ASSIGN#186_30 (_architecture 30 0 186 (_process (_simple)
				(_target(15(0)))
			)))
			(#ASSIGN#186_31 (_architecture 31 0 186 (_process (_alias ((ioGPIO1(1))(ACX_RGB(8))))(_simple)
				(_target(15(1)))
				(_sensitivity(31(8)))
			)))
			(#ASSIGN#186_32 (_architecture 32 0 186 (_process (_simple)
				(_target(15(2)))
			)))
			(#ASSIGN#186_33 (_architecture 33 0 186 (_process (_alias ((ioGPIO1(3))(ACX_RGB(7))))(_simple)
				(_target(15(3)))
				(_sensitivity(31(7)))
			)))
			(#ASSIGN#186_34 (_architecture 34 0 186 (_process (_simple)
				(_target(15(4)))
			)))
			(#ASSIGN#186_35 (_architecture 35 0 186 (_process (_alias ((ioGPIO1(5))(ACX_RGB(6))))(_simple)
				(_target(15(5)))
				(_sensitivity(31(6)))
			)))
			(#ASSIGN#186_36 (_architecture 36 0 186 (_process (_simple)
				(_target(15(6)))
			)))
			(#ASSIGN#186_37 (_architecture 37 0 186 (_process (_alias ((ioGPIO1(7))(ACX_RGB(5))))(_simple)
				(_target(15(7)))
				(_sensitivity(31(5)))
			)))
			(#ASSIGN#186_38 (_architecture 38 0 186 (_process (_simple)
				(_target(15(8)))
			)))
			(#ASSIGN#186_39 (_architecture 39 0 186 (_process (_alias ((ioGPIO1(9))(ACX_RGB(4))))(_simple)
				(_target(15(9)))
				(_sensitivity(31(4)))
			)))
			(#ASSIGN#186_40 (_architecture 40 0 186 (_process (_simple)
				(_target(15(10)))
			)))
			(#ASSIGN#186_41 (_architecture 41 0 186 (_process (_alias ((ioGPIO1(11))(ACX_RGB(3))))(_simple)
				(_target(15(11)))
				(_sensitivity(31(3)))
			)))
			(#ASSIGN#186_42 (_architecture 42 0 186 (_process (_simple)
				(_target(15(12)))
			)))
			(#ASSIGN#186_43 (_architecture 43 0 186 (_process (_alias ((ioGPIO1(13))(ACX_RGB(2))))(_simple)
				(_target(15(13)))
				(_sensitivity(31(2)))
			)))
			(#ASSIGN#186_44 (_architecture 44 0 186 (_process (_simple)
				(_target(15(14)))
			)))
			(#ASSIGN#186_45 (_architecture 45 0 186 (_process (_alias ((ioGPIO1(15))(ACX_RGB(1))))(_simple)
				(_target(15(15)))
				(_sensitivity(31(1)))
			)))
			(#ASSIGN#186_46 (_architecture 46 0 186 (_process (_simple)
				(_target(15(16)))
			)))
			(#ASSIGN#186_47 (_architecture 47 0 186 (_process (_alias ((ioGPIO1(17))(ACX_RGB(0))))(_simple)
				(_target(15(17)))
				(_sensitivity(31(0)))
			)))
			(#ASSIGN#186_48 (_architecture 48 0 186 (_process (_simple)
				(_target(15(18)))
			)))
			(#ASSIGN#186_49 (_architecture 49 0 186 (_process (_alias ((ioGPIO1(19))(ACX_Hsync)))(_simple)
				(_target(15(19)))
				(_sensitivity(33))
			)))
			(#ASSIGN#186_50 (_architecture 50 0 186 (_process (_simple)
				(_target(15(20)))
			)))
			(#ASSIGN#186_51 (_architecture 51 0 186 (_process (_alias ((ioGPIO1(21))(ACX_Vsync)))(_simple)
				(_target(15(21)))
				(_sensitivity(32))
			)))
			(#ASSIGN#186_52 (_architecture 52 0 186 (_process (_simple)
				(_target(15(22)))
			)))
			(#ASSIGN#186_53 (_architecture 53 0 186 (_process (_alias ((ioGPIO1(23))(ACX_SD)))(_simple)
				(_target(15(23)))
				(_sensitivity(34))
			)))
			(#ASSIGN#186_54 (_architecture 54 0 186 (_process (_simple)
				(_target(15(24)))
			)))
			(#ASSIGN#186_55 (_architecture 55 0 186 (_process (_alias ((ioGPIO1(25))(ACX_MCK)))(_simple)
				(_target(15(25)))
				(_sensitivity(35))
			)))
			(#ASSIGN#270_56 (_architecture 56 0 270 (_process (_simple)
				(_target(6)(7)(8)(9)(10)(11)(12)(13))
				(_sensitivity(53))
			)))
			(#INTERNAL#0_57 (_internal 57 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation PLL_Sys0 0 93 (_entity .  PLL_Sys)
		(_port
			((inclk0) (iClk50))
			((c0) (Clk16))
			((c1) (Clk100))
		)
	)
	(_instantiation ComCtrl0 0 129 (_entity .  ComCtrl)
		(_port
			((iClk) (Clk100))
			((iD) (ComD))
			((iGo) (ComGo))
			((iCmd) (ComCmd))
			((oGo) (ComDrawGo))
			((iDone) (\1 \))
			((oColor) (ComColor))
			((oX0) (ComX0))
			((oY0) (ComY0))
			((oX1) (ComX1))
			((oY1) (ComY1))
			((oX2) (ComX2))
			((oY2) (ComY2))
			((oFlip) (ComFlip))
			((oPolyline) (ComPolyline))
			((oTriangle) (ComTriangle))
			((oDbgFull) (oLEDR(0)))
			((oDbgFullPersistent) (oLEDR(1)))
			((oDbgUsed) (SSHLEDMDCtrlD))
		)
	)
	(_instantiation ACX705AKM_Ctrl0 0 188 (_entity .  ACX705AKM_Ctrl)
		(_port
			((iClk16) (Clk16))
			((oVsync) (ACX_Vsync))
			((oHsync) (ACX_Hsync))
			((oSD) (ACX_SD))
			((oMCK) (ACX_MCK))
			((oAdr) (ACX_Adr))
		)
	)
	(_instantiation FrameCtrl0 0 200 (_entity .  FrameCtrl)
		(_port
			((iClk) (Clk100))
			((iFlip) (ComFlip))
			((iClk0) (ACX_MCK))
			((iAdr0) (ACX_Adr))
			((iD0) (\2 \))
			((oQ0) (ACX_RGB))
			((iWrEn0) (\3 \))
			((iClk1) (Clk100))
			((iAdr1) (\4 \))
			((iD1) (ComColor))
			((oQ1) (_open))
			((iWrEn1) (\5 \))
			((oSRAM_A) (oSRAM_A))
			((ioSRAM_IO) (ioSRAM_IO))
			((oSRAM_CE_) (oSRAM_CE_))
			((oSRAM_WE_) (oSRAM_WE_))
			((oSRAM_LB_) (oSRAM_LB_))
			((oSRAM_UB_) (oSRAM_UB_))
			((oSRAM_OE_) (oSRAM_OE_))
		)
	)
	(_instantiation Line0 0 231 (_entity .  Line)
		(_port
			((iClk) (Clk100))
			((iGo) (\6 \))
			((oDone) (LineDone))
			((iX0) (ComX0))
			((iY0) (ComY0))
			((iX1) (ComX1))
			((iY1) (ComY1))
			((oAdr) (LineAdr))
			((oWrEn) (LineWrEn))
		)
	)
	(_instantiation Flip0 0 250 (_entity .  Flip)
		(_port
			((iClk) (Clk100))
			((iGo) (\7 \))
			((oDone) (FlipDone))
			((oAdr) (FlipAdr))
			((oWrEn) (FlipWrEn))
		)
	)
	(_model . swankmania_HDL 66 -1)

)
I 000048 55 10448         1194500959340 PLL_Sys
(_unit VERILOG 6.743.6.418 (PLL_Sys 0 39 (PLL_Sys 0 39 ))
	(_version v38)
	(_time 1194500958812 2007.11.07 21:49:18)
	(_source (\./../../lib/pll_sys.v\ VERILOG (\./../../lib/pll_sys.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1194500958812)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal inclk0 ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c0 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal c1 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 48 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal sub_wire0 ~[5:0]wire~ 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 49 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire5 ~[0:0]wire~ 0 49 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 50 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire2 ~[1:1]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~[0:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 55 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal sub_wire4 ~[1:0]wire~ 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 0 (_array ~reg ((_downto (i 5) (i 0))))))
		(_signal (_internal \2 \ ~[5:0]reg~ -1 0 (_internal (_uni (_constant \6'h3f\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 0 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal \5 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \17 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#49_0 (_architecture 0 0 49 (_process (_simple)
				(_target(4))
			)))
			(#ASSIGN#50_1 (_architecture 1 0 50 (_process (_alias ((sub_wire2)(sub_wire0(t_1_1))))(_simple)
				(_target(5))
				(_sensitivity(3(d_1_1)))
			)))
			(#ASSIGN#51_2 (_architecture 2 0 51 (_process (_alias ((sub_wire1)(sub_wire0(t_0_0))))(_simple)
				(_target(6))
				(_sensitivity(3(d_0_0)))
			)))
			(#ASSIGN#52_3 (_architecture 3 0 52 (_process (_alias ((c0)(sub_wire1)))(_simple)
				(_target(1))
				(_sensitivity(6))
			)))
			(#ASSIGN#53_4 (_architecture 4 0 53 (_process (_alias ((c1)(sub_wire2)))(_simple)
				(_target(2))
				(_sensitivity(5))
			)))
			(#ASSIGN#54_5 (_architecture 5 0 54 (_process (_alias ((sub_wire3)(inclk0)))(_simple)
				(_target(7))
				(_sensitivity(0))
			)))
			(#ASSIGN#55_6 (_architecture 6 0 55 (_process (_alias ((sub_wire4)(sub_wire5)(sub_wire3)))(_simple)
				(_target(8))
				(_sensitivity(4)(7))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altpll_component.clk0_divide_by (_constant \25\))
		(_toward 0 altpll_component.clk0_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk0_multiply_by (_constant \8\))
		(_toward 0 altpll_component.clk0_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.clk1_divide_by (_constant \1\))
		(_toward 0 altpll_component.clk1_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk1_multiply_by (_constant \2\))
		(_toward 0 altpll_component.clk1_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.compensate_clock (_string \V"CLK0"\))
		(_toward 0 altpll_component.inclk0_input_frequency (_constant \20000\))
		(_toward 0 altpll_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altpll_component.lpm_hint (_string \V"CBX_MODULE_PREFIX=PLL_Sys"\))
		(_toward 0 altpll_component.lpm_type (_string \V"altpll"\))
		(_toward 0 altpll_component.operation_mode (_string \V"NORMAL"\))
		(_toward 0 altpll_component.port_activeclock (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_areset (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkloss (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkswitch (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_configupdate (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_fbin (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_inclk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_inclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_locked (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pfdena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasecounterselect (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasedone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasestep (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phaseupdown (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pllena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanaclr (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclk (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclkena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandata (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandataout (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanread (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanwrite (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk1 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk3 (_string \V"PORT_UNUSED"\))
	)
	(_scope
	)
	(_instantiation altpll_component 0 57 (_entity ovi_lpm  altpll)
		(_port
			((inclk) (sub_wire4))
			((clk) (sub_wire0))
			((activeclock) (_open))
			((areset) (\1 \))
			((clkbad) (_open))
			((clkena) (\2 \))
			((clkloss) (_open))
			((clkswitch) (\3 \))
			((configupdate) (\4 \))
			((enable0) (_open))
			((enable1) (_open))
			((extclk) (_open))
			((extclkena) (\5 \))
			((fbin) (\6 \))
			((fbout) (_open))
			((locked) (_open))
			((pfdena) (\7 \))
			((phasecounterselect) (\8 \))
			((phasedone) (_open))
			((phasestep) (\9 \))
			((phaseupdown) (\10 \))
			((pllena) (\11 \))
			((scanaclr) (\12 \))
			((scanclk) (\13 \))
			((scanclkena) (\14 \))
			((scandata) (\15 \))
			((scandataout) (_open))
			((scandone) (_open))
			((scanread) (\16 \))
			((scanwrite) (\17 \))
			((sclkout0) (_open))
			((sclkout1) (_open))
			((vcooverrange) (_open))
			((vcounderrange) (_open))
		)
	)
	(_model . PLL_Sys 8 -1)

)
I 000045 55 3483          1194500959344 Flip
(_unit VERILOG 6.743.6.418 (Flip 0 12 (Flip 0 12 ))
	(_version v38)
	(_time 1194500958812 2007.11.07 21:49:18)
	(_source (\./../../source/flip.v\ VERILOG (\./../../source/flip.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1194500958812)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]reg~ 0 22 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal _Adr ~[15:0]reg~ 0 22 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Done ~reg 0 24 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 26 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#23_0 (_architecture 0 0 23 (_process 
				(_target(5))
			)))
			(#INITIAL#25_1 (_architecture 1 0 25 (_process 
				(_target(6))
			)))
			(#INITIAL#27_2 (_architecture 2 0 27 (_process 
				(_target(7))
			)))
			(#ASSIGN#29_3 (_architecture 3 0 29 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(6))
			)))
			(#ASSIGN#30_4 (_architecture 4 0 30 (_process (_alias ((oAdr)(_Adr)))(_simple)
				(_target(3))
				(_sensitivity(5))
			)))
			(#ASSIGN#31_5 (_architecture 5 0 31 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#33_6 (_architecture 6 0 33 (_process 
				(_target(6)(7)(5))
				(_read(0)(1)(5))
				(_need_init)
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Flip 9 -1)

)
I 000046 55 2572          1194500959348 tbClk
(_unit VERILOG 6.743.6.418 (tbClk 0 13 (tbClk 0 13 ))
	(_version v38)
	(_time 1194500958812 2007.11.07 21:49:18)
	(_source (\./../../source/tbclk.v\ VERILOG (\./../../source/tbclk.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1194500958812)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Timescale_kHz ~vector~0 0 15 \1000000000\ (_entity -1 (_code  3))))
		(_type (_internal ~vector~1 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Frequency_kHz ~vector~1 0 17 \0\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Ticks ~vector~2 0 27 \$unsigned(Timescale_kHz/2*Frequency_kHz)\ (_entity -1 (_code  5)))(_constant))
		(_port (_internal _oClk ~reg 0 19 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#22_0 (_architecture 0 0 22 (_process 
				(_target(0))
			)))
			(#ALWAYS#29_1 (_architecture 1 0 29 (_process 
				(_target(0))
				(_read(0))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . tbClk 6 -1)

)
I 000057 55 2946          1194500959352 tbswankmania_HDL
(_unit VERILOG 6.743.6.418 (tbswankmania_HDL 0 11 (tbswankmania_HDL 0 11 ))
	(_version v38)
	(_time 1194500958812 2007.11.07 21:49:18)
	(_source (\./../../source/tbswankmania_hdl.v\ VERILOG (\./../../source/tbswankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1194500958812)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_signal (_internal iClk27 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal iClk50 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#75_0 (_architecture 0 0 75 (_process 
				(_monitor)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbClk0 0 17 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \50000\))
		)
		(_port
			((_oClk) (iClk50))
		)
	)
	(_instantiation tbClk1 0 26 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \27000\))
		)
		(_port
			((_oClk) (iClk27))
		)
	)
	(_instantiation swankmania_HDL0 0 35 (_entity .  swankmania_HDL)
		(_port
			((iClk27) (iClk27))
			((iClk50) (iClk50))
			((iSwitch) (_open))
			((iButton_) (_open))
			((oLEDR) (_open))
			((oLEDG) (_open))
			((oHex7) (_open))
			((oHex6) (_open))
			((oHex5) (_open))
			((oHex4) (_open))
			((oHex3) (_open))
			((oHex2) (_open))
			((oHex1) (_open))
			((oHex0) (_open))
			((ioGPIO0) (_open))
			((ioGPIO1) (_open))
			((oSRAM_A) (_open))
			((ioSRAM_IO) (_open))
			((oSRAM_CE_) (_open))
			((oSRAM_WE_) (_open))
			((oSRAM_LB_) (_open))
			((oSRAM_UB_) (_open))
			((oSRAM_OE_) (_open))
		)
	)
	(_model . tbswankmania_HDL 2 -1)

)
I 000046 55 1729          1194501315140 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1194501314656 2007.11.07 21:55:14)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1194501314656)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbswankmania_HDL 0 0 (_entity .  tbswankmania_HDL)
	)
	(_model . $root 1 -1)

)
I 000055 55 5843          1194501315144 ACX705AKM_Ctrl
(_unit VERILOG 6.743.6.418 (ACX705AKM_Ctrl 0 12 (ACX705AKM_Ctrl 0 12 ))
	(_version v38)
	(_time 1194501314656 2007.11.07 21:55:14)
	(_source (\./../../source/acx705akm_ctrl.v\ VERILOG (\./../../source/acx705akm_ctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_entity
		(_time 1194501314656)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal MCK_Hz ~vector~0 0 25 \4000000\ (_entity -1 (_code  14)))(_constant))
		(_type (_internal ~vector~1 0 26 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Hsync_Frame ~vector~1 0 26 \200\ (_entity -1 (_code  15)))(_constant))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Vsync_Hz ~vector~2 0 27 \74\ (_entity -1 (_code  16)))(_constant))
		(_type (_internal ~vector~3 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Dots_Frame ~vector~3 0 28 \272\ (_entity -1 (_code  17)))(_constant))
		(_type (_internal ~vector~4 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~4 0 29 \240\ (_entity -1 (_code  18)))(_constant))
		(_type (_internal ~vector~5 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Lines_Frame ~vector~5 0 30 \160\ (_entity -1 (_code  19)))(_constant))
		(_type (_internal ~vector~6 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Frame ~vector~6 0 31 \Pixels_Line*Lines_Frame\ (_entity -1 (_code  20)))(_constant))
		(_port (_internal iClk16 ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal oVsync ~wire 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHsync ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSD ~wire 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oMCK ~wire 0 17 (_architecture (_out ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _MCK8 ~reg 0 36 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal _MCK ~reg 0 36 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 57 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _DotCnt ~[8:0]reg~ 0 57 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 58 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _HsyncCnt ~[7:0]reg~ 0 58 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Hsync ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Vsync ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(3))
			)))
			(#INITIAL#37_1 (_architecture 1 0 37 (_process 
				(_target(6)(7))
			)))
			(#ASSIGN#42_2 (_architecture 2 0 42 (_process (_alias ((oMCK)(_MCK)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#45_3 (_architecture 3 0 45 (_process 
				(_target(6))
				(_read(0)(6))
				(_need_init)
			)))
			(#ALWAYS#51_4 (_architecture 4 0 51 (_process 
				(_target(7))
				(_read(6)(7))
				(_need_init)
			)))
			(#INITIAL#59_5 (_architecture 5 0 59 (_process 
				(_target(8)(9))
			)))
			(#ASSIGN#64_6 (_architecture 6 0 64 (_process (_simple)
				(_target(5))
				(_sensitivity(8)(9))
			)))
			(#ALWAYS#67_7 (_architecture 7 0 67 (_process 
				(_target(8))
				(_read(4)(8))
				(_need_init)
			)))
			(#ALWAYS#76_8 (_architecture 8 0 76 (_process 
				(_target(9))
				(_read(4)(8)(9))
				(_need_init)
			)))
			(#INITIAL#91_9 (_architecture 9 0 91 (_process 
				(_target(10)(11))
			)))
			(#ALWAYS#96_10 (_architecture 10 0 96 (_process 
				(_target(10)(11))
				(_read(4)(8)(9))
				(_need_init)
			)))
			(#ASSIGN#104_11 (_architecture 11 0 104 (_process (_alias ((oHsync)(_Hsync)))(_simple)
				(_target(2))
				(_sensitivity(10))
			)))
			(#ASSIGN#104_12 (_architecture 12 0 104 (_process (_alias ((oVsync)(_Vsync)))(_simple)
				(_target(1))
				(_sensitivity(11))
			)))
			(#INTERNAL#0_13 (_internal 13 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ACX705AKM_Ctrl 24 -1)

)
I 000048 55 9368          1194501315148 ComCtrl
(_unit VERILOG 6.743.6.418 (ComCtrl 0 12 (ComCtrl 0 12 ))
	(_version v38)
	(_time 1194501314656 2007.11.07 21:55:14)
	(_source (\./../../source/comctrl.v\ VERILOG (\./../../source/comctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 22))
	(_entity
		(_time 1194501314656)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[8:0]wire~ 0 16 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD ~[8:0]wire~ 0 16 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iGo ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iCmd ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oGo ~wire 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iDone ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oColor ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 24 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal oX0 ~[7:0]wire~ 0 24 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY0 ~[7:0]wire~ 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX1 ~[7:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY1 ~[7:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX2 ~[7:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY2 ~[7:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oFlip ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oPolyline ~wire 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oTriangle ~wire 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDbgFull ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oDbgFullPersistent ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 37 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal oDbgUsed ~[9:0]wire~ 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _FullPersistent ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 44 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _Color ~[8:0]reg~ 0 44 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _SetColor ~reg 0 45 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DebounceGo ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Empty ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _FIFO_Pop ~reg 0 55 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FIFO_Q ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Cmd ~wire 0 59 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FIFO_Used ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderFlip ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderPolyline ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[47:0]reg~ 0 66 (_array ~reg ((_range  22)))))
		(_signal (_internal _VertexBuf ~[47:0]reg~ 0 66 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 70 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _Cnt ~[7:0]reg~ 0 70 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Flip ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Go ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Polyline ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Y ~reg 0 159 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_virtual \1 \ 0 108 (_uni ((3)(1)))))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#INITIAL#46_1 (_architecture 1 0 46 (_process 
				(_target(20)(21))
			)))
			(#INITIAL#56_2 (_architecture 2 0 56 (_process 
				(_target(24))
			)))
			(#INITIAL#67_3 (_architecture 3 0 67 (_process 
				(_target(30))
			)))
			(#INITIAL#75_4 (_architecture 4 0 75 (_process 
				(_target(31)(32)(33)(34))
			)))
			(#ASSIGN#84_5 (_architecture 5 0 84 (_process (_alias ((oDbgFullPersistent)(_FullPersistent)))(_simple)
				(_target(17))
				(_sensitivity(19))
			)))
			(#ALWAYS#85_6 (_architecture 6 0 85 (_process 
				(_target(19))
				(_read(0)(16))
				(_need_init)
			)))
			(#ASSIGN#90_7 (_architecture 7 0 90 (_process (_alias ((oColor)(_Color)))(_simple)
				(_target(6))
				(_sensitivity(20))
			)))
			(#ASSIGN#102_8 (_architecture 8 0 102 (_process (_alias ((FIFO_Cmd)(FIFO_Q(9))))(_simple)
				(_target(26))
				(_sensitivity(25(9)))
			)))
			(#ASSIGN#103_9 (_architecture 9 0 103 (_process (_alias ((oDbgUsed)(FIFO_Used)))(_simple)
				(_target(18))
				(_sensitivity(27))
			)))
			(#ASSIGN#152_10 (_architecture 10 0 152 (_process (_alias ((oX0)(_VertexBuf(d_47_40))))(_simple)
				(_target(7))
				(_sensitivity(30(d_47_40)))
			)))
			(#ASSIGN#152_11 (_architecture 11 0 152 (_process (_alias ((oY0)(_VertexBuf(d_39_32))))(_simple)
				(_target(8))
				(_sensitivity(30(d_39_32)))
			)))
			(#ASSIGN#152_12 (_architecture 12 0 152 (_process (_alias ((oX1)(_VertexBuf(d_31_24))))(_simple)
				(_target(9))
				(_sensitivity(30(d_31_24)))
			)))
			(#ASSIGN#152_13 (_architecture 13 0 152 (_process (_alias ((oY1)(_VertexBuf(d_23_16))))(_simple)
				(_target(10))
				(_sensitivity(30(d_23_16)))
			)))
			(#ASSIGN#152_14 (_architecture 14 0 152 (_process (_alias ((oX2)(_VertexBuf(d_15_8))))(_simple)
				(_target(11))
				(_sensitivity(30(d_15_8)))
			)))
			(#ASSIGN#152_15 (_architecture 15 0 152 (_process (_alias ((oY2)(_VertexBuf(d_7_0))))(_simple)
				(_target(12))
				(_sensitivity(30(d_7_0)))
			)))
			(#ASSIGN#157_16 (_architecture 16 0 157 (_process (_alias ((oFlip)(_Flip)))(_simple)
				(_target(13))
				(_sensitivity(32))
			)))
			(#ASSIGN#157_17 (_architecture 17 0 157 (_process (_alias ((oGo)(_Go)))(_simple)
				(_target(4))
				(_sensitivity(33))
			)))
			(#ASSIGN#157_18 (_architecture 18 0 157 (_process (_alias ((oPolyline)(_Polyline)))(_simple)
				(_target(14))
				(_sensitivity(34))
			)))
			(#INITIAL#160_19 (_architecture 19 0 160 (_process 
				(_target(35))
			)))
			(#ALWAYS#162_20 (_architecture 20 0 162 (_process 
				(_target(24)(33)(35)(32)(31)(20)(34)(21)(30))
				(_read(0)(23)(5)(33)(24)(25(9))(28)(29)(21)(25(d_8_0))(34)(25(d_7_0))(30(d_47_8))(35)(31))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 93 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (iGo))
			((oQ) (DebounceGo))
		)
	)
	(_instantiation ComFIFO0 0 104 (_entity .  ComFIFO)
		(_port
			((clock) (iClk))
			((data) (\1 \))
			((rdreq) (_FIFO_Pop))
			((wrreq) (DebounceGo))
			((q) (FIFO_Q))
			((usedw) (FIFO_Used))
			((empty) (FIFO_Empty))
			((full) (oDbgFull))
		)
	)
	(_instantiation CmdDecoder0 0 124 (_entity .  CmdDecoder)
		(_port
			((data) (FIFO_Q(d_3_0)))
			((eq00) (DecoderFlip))
			((eq01) (DecoderPolyline))
			((eq02) (_open))
			((eq03) (_open))
			((eq04) (_open))
			((eq05) (_open))
			((eq06) (_open))
			((eq07) (_open))
			((eq08) (_open))
			((eq09) (_open))
			((eq0a) (_open))
			((eq0b) (_open))
			((eq0c) (_open))
			((eq0d) (_open))
			((eq0e) (_open))
			((eq0f) (_open))
		)
	)
	(_model . ComCtrl 23 -1)

)
I 000049 55 2647          1194501315152 Debounce
(_unit VERILOG 6.743.6.418 (Debounce 0 12 (Debounce 0 12 ))
	(_version v38)
	(_time 1194501314656 2007.11.07 21:55:14)
	(_source (\./../../source/debounce.v\ VERILOG (\./../../source/debounce.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1194501314656)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iD ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oQ ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Q ~reg 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Bounce ~reg 0 21 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#19_0 (_architecture 0 0 19 (_process 
				(_target(3))
			)))
			(#INITIAL#22_1 (_architecture 1 0 22 (_process 
				(_target(4))
			)))
			(#ASSIGN#24_2 (_architecture 2 0 24 (_process (_alias ((oQ)(_Q)))(_simple)
				(_target(2))
				(_sensitivity(3))
			)))
			(#ALWAYS#27_3 (_architecture 3 0 27 (_process 
				(_target(4)(3))
				(_read(0)(1)(4))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Debounce 5 -1)

)
I 000048 55 4542          1194501315156 ComFIFO
(_unit VERILOG 6.743.6.418 (ComFIFO 0 39 (ComFIFO 0 39 ))
	(_version v38)
	(_time 1194501314656 2007.11.07 21:55:14)
	(_source (\./../../lib/comfifo.v\ VERILOG (\./../../lib/comfifo.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1194501314656)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal clock ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 41 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal data ~[9:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal rdreq ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wrreq ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal empty ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal full ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~[9:0]wire~ 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal usedw ~[9:0]wire~ 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire2 ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 61 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#62_0 (_architecture 0 0 62 (_process (_alias ((usedw)(sub_wire0)))(_simple)
				(_target(7))
				(_sensitivity(8))
			)))
			(#ASSIGN#63_1 (_architecture 1 0 63 (_process (_alias ((empty)(sub_wire1)))(_simple)
				(_target(4))
				(_sensitivity(9))
			)))
			(#ASSIGN#64_2 (_architecture 2 0 64 (_process (_alias ((q)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(10))
			)))
			(#ASSIGN#65_3 (_architecture 3 0 65 (_process (_alias ((full)(sub_wire3)))(_simple)
				(_target(5))
				(_sensitivity(11))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 scfifo_component.add_ram_output_register (_string \V"ON"\))
		(_toward 0 scfifo_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 scfifo_component.lpm_numwords (_constant \1024\))
		(_toward 0 scfifo_component.lpm_showahead (_string \V"ON"\))
		(_toward 0 scfifo_component.lpm_type (_string \V"scfifo"\))
		(_toward 0 scfifo_component.lpm_width (_constant \10\))
		(_toward 0 scfifo_component.lpm_widthu (_constant \10\))
		(_toward 0 scfifo_component.overflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.underflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.use_eab (_string \V"ON"\))
	)
	(_scope
	)
	(_instantiation scfifo_component 0 67 (_entity ovi_lpm  scfifo)
		(_port
			((rdreq) (rdreq))
			((clock) (clock))
			((wrreq) (wrreq))
			((data) (data))
			((usedw) (sub_wire0))
			((empty) (sub_wire1))
			((q) (sub_wire2))
			((full) (sub_wire3))
			((aclr) (_open))
			((almost_empty) (_open))
			((almost_full) (_open))
			((sclr) (_open))
		)
	)
	(_model . ComFIFO 5 -1)

)
I 000051 55 11634         1194501315160 CmdDecoder
(_unit VERILOG 6.743.6.418 (CmdDecoder 0 39 (CmdDecoder 0 39 ))
	(_version v38)
	(_time 1194501314656 2007.11.07 21:55:14)
	(_source (\./../../lib/cmddecoder.v\ VERILOG (\./../../lib/cmddecoder.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 33))
	(_entity
		(_time 1194501314656)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 40 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal data ~[3:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal eq00 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq01 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq02 ~wire 0 43 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq03 ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq04 ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq05 ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq06 ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq07 ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq08 ~wire 0 49 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq09 ~wire 0 50 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0a ~wire 0 51 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0b ~wire 0 52 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0c ~wire 0 53 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0d ~wire 0 54 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0e ~wire 0 55 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0f ~wire 0 56 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 76 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal sub_wire0 ~[15:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[4:4]wire~ 0 77 (_array ~wire ((_to (i 4) (i 4))))))
		(_signal (_internal sub_wire16 ~[4:4]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[14:14]wire~ 0 78 (_array ~wire ((_to (i 14) (i 14))))))
		(_signal (_internal sub_wire15 ~[14:14]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:3]wire~ 0 79 (_array ~wire ((_to (i 3) (i 3))))))
		(_signal (_internal sub_wire14 ~[3:3]wire~ 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[13:13]wire~ 0 80 (_array ~wire ((_to (i 13) (i 13))))))
		(_signal (_internal sub_wire13 ~[13:13]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:2]wire~ 0 81 (_array ~wire ((_to (i 2) (i 2))))))
		(_signal (_internal sub_wire12 ~[2:2]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[12:12]wire~ 0 82 (_array ~wire ((_to (i 12) (i 12))))))
		(_signal (_internal sub_wire11 ~[12:12]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 83 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire10 ~[1:1]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:11]wire~ 0 84 (_array ~wire ((_to (i 11) (i 11))))))
		(_signal (_internal sub_wire9 ~[11:11]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 85 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire8 ~[0:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[10:10]wire~ 0 86 (_array ~wire ((_to (i 10) (i 10))))))
		(_signal (_internal sub_wire7 ~[10:10]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:9]wire~ 0 87 (_array ~wire ((_to (i 9) (i 9))))))
		(_signal (_internal sub_wire6 ~[9:9]wire~ 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:8]wire~ 0 88 (_array ~wire ((_to (i 8) (i 8))))))
		(_signal (_internal sub_wire5 ~[8:8]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:7]wire~ 0 89 (_array ~wire ((_to (i 7) (i 7))))))
		(_signal (_internal sub_wire4 ~[7:7]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:6]wire~ 0 90 (_array ~wire ((_to (i 6) (i 6))))))
		(_signal (_internal sub_wire3 ~[6:6]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:5]wire~ 0 91 (_array ~wire ((_to (i 5) (i 5))))))
		(_signal (_internal sub_wire2 ~[5:5]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[15:15]wire~ 0 92 (_array ~wire ((_to (i 15) (i 15))))))
		(_signal (_internal sub_wire1 ~[15:15]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#77_0 (_architecture 0 0 77 (_process (_alias ((sub_wire16)(sub_wire0(t_4_4))))(_simple)
				(_target(18))
				(_sensitivity(17(d_4_4)))
			)))
			(#ASSIGN#78_1 (_architecture 1 0 78 (_process (_alias ((sub_wire15)(sub_wire0(t_14_14))))(_simple)
				(_target(19))
				(_sensitivity(17(d_14_14)))
			)))
			(#ASSIGN#79_2 (_architecture 2 0 79 (_process (_alias ((sub_wire14)(sub_wire0(t_3_3))))(_simple)
				(_target(20))
				(_sensitivity(17(d_3_3)))
			)))
			(#ASSIGN#80_3 (_architecture 3 0 80 (_process (_alias ((sub_wire13)(sub_wire0(t_13_13))))(_simple)
				(_target(21))
				(_sensitivity(17(d_13_13)))
			)))
			(#ASSIGN#81_4 (_architecture 4 0 81 (_process (_alias ((sub_wire12)(sub_wire0(t_2_2))))(_simple)
				(_target(22))
				(_sensitivity(17(d_2_2)))
			)))
			(#ASSIGN#82_5 (_architecture 5 0 82 (_process (_alias ((sub_wire11)(sub_wire0(t_12_12))))(_simple)
				(_target(23))
				(_sensitivity(17(d_12_12)))
			)))
			(#ASSIGN#83_6 (_architecture 6 0 83 (_process (_alias ((sub_wire10)(sub_wire0(t_1_1))))(_simple)
				(_target(24))
				(_sensitivity(17(d_1_1)))
			)))
			(#ASSIGN#84_7 (_architecture 7 0 84 (_process (_alias ((sub_wire9)(sub_wire0(t_11_11))))(_simple)
				(_target(25))
				(_sensitivity(17(d_11_11)))
			)))
			(#ASSIGN#85_8 (_architecture 8 0 85 (_process (_alias ((sub_wire8)(sub_wire0(t_0_0))))(_simple)
				(_target(26))
				(_sensitivity(17(d_0_0)))
			)))
			(#ASSIGN#86_9 (_architecture 9 0 86 (_process (_alias ((sub_wire7)(sub_wire0(t_10_10))))(_simple)
				(_target(27))
				(_sensitivity(17(d_10_10)))
			)))
			(#ASSIGN#87_10 (_architecture 10 0 87 (_process (_alias ((sub_wire6)(sub_wire0(t_9_9))))(_simple)
				(_target(28))
				(_sensitivity(17(d_9_9)))
			)))
			(#ASSIGN#88_11 (_architecture 11 0 88 (_process (_alias ((sub_wire5)(sub_wire0(t_8_8))))(_simple)
				(_target(29))
				(_sensitivity(17(d_8_8)))
			)))
			(#ASSIGN#89_12 (_architecture 12 0 89 (_process (_alias ((sub_wire4)(sub_wire0(t_7_7))))(_simple)
				(_target(30))
				(_sensitivity(17(d_7_7)))
			)))
			(#ASSIGN#90_13 (_architecture 13 0 90 (_process (_alias ((sub_wire3)(sub_wire0(t_6_6))))(_simple)
				(_target(31))
				(_sensitivity(17(d_6_6)))
			)))
			(#ASSIGN#91_14 (_architecture 14 0 91 (_process (_alias ((sub_wire2)(sub_wire0(t_5_5))))(_simple)
				(_target(32))
				(_sensitivity(17(d_5_5)))
			)))
			(#ASSIGN#92_15 (_architecture 15 0 92 (_process (_alias ((sub_wire1)(sub_wire0(t_15_15))))(_simple)
				(_target(33))
				(_sensitivity(17(d_15_15)))
			)))
			(#ASSIGN#93_16 (_architecture 16 0 93 (_process (_alias ((eq0f)(sub_wire1)))(_simple)
				(_target(16))
				(_sensitivity(33))
			)))
			(#ASSIGN#94_17 (_architecture 17 0 94 (_process (_alias ((eq05)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(32))
			)))
			(#ASSIGN#95_18 (_architecture 18 0 95 (_process (_alias ((eq06)(sub_wire3)))(_simple)
				(_target(7))
				(_sensitivity(31))
			)))
			(#ASSIGN#96_19 (_architecture 19 0 96 (_process (_alias ((eq07)(sub_wire4)))(_simple)
				(_target(8))
				(_sensitivity(30))
			)))
			(#ASSIGN#97_20 (_architecture 20 0 97 (_process (_alias ((eq08)(sub_wire5)))(_simple)
				(_target(9))
				(_sensitivity(29))
			)))
			(#ASSIGN#98_21 (_architecture 21 0 98 (_process (_alias ((eq09)(sub_wire6)))(_simple)
				(_target(10))
				(_sensitivity(28))
			)))
			(#ASSIGN#99_22 (_architecture 22 0 99 (_process (_alias ((eq0a)(sub_wire7)))(_simple)
				(_target(11))
				(_sensitivity(27))
			)))
			(#ASSIGN#100_23 (_architecture 23 0 100 (_process (_alias ((eq00)(sub_wire8)))(_simple)
				(_target(1))
				(_sensitivity(26))
			)))
			(#ASSIGN#101_24 (_architecture 24 0 101 (_process (_alias ((eq0b)(sub_wire9)))(_simple)
				(_target(12))
				(_sensitivity(25))
			)))
			(#ASSIGN#102_25 (_architecture 25 0 102 (_process (_alias ((eq01)(sub_wire10)))(_simple)
				(_target(2))
				(_sensitivity(24))
			)))
			(#ASSIGN#103_26 (_architecture 26 0 103 (_process (_alias ((eq0c)(sub_wire11)))(_simple)
				(_target(13))
				(_sensitivity(23))
			)))
			(#ASSIGN#104_27 (_architecture 27 0 104 (_process (_alias ((eq02)(sub_wire12)))(_simple)
				(_target(3))
				(_sensitivity(22))
			)))
			(#ASSIGN#105_28 (_architecture 28 0 105 (_process (_alias ((eq0d)(sub_wire13)))(_simple)
				(_target(14))
				(_sensitivity(21))
			)))
			(#ASSIGN#106_29 (_architecture 29 0 106 (_process (_alias ((eq03)(sub_wire14)))(_simple)
				(_target(4))
				(_sensitivity(20))
			)))
			(#ASSIGN#107_30 (_architecture 30 0 107 (_process (_alias ((eq0e)(sub_wire15)))(_simple)
				(_target(15))
				(_sensitivity(19))
			)))
			(#ASSIGN#108_31 (_architecture 31 0 108 (_process (_alias ((eq04)(sub_wire16)))(_simple)
				(_target(5))
				(_sensitivity(18))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 lpm_decode_component.lpm_decodes (_constant \16\))
		(_toward 0 lpm_decode_component.lpm_type (_string \V"LPM_DECODE"\))
		(_toward 0 lpm_decode_component.lpm_width (_constant \4\))
	)
	(_scope
	)
	(_instantiation lpm_decode_component 0 110 (_entity ovi_lpm  lpm_decode)
		(_port
			((data) (data))
			((eq) (sub_wire0))
			((aclr) (_open))
			((clken) (_open))
			((clock) (_open))
			((enable) (_open))
		)
	)
	(_model . CmdDecoder 33 -1)

)
I 000050 55 6496          1194501315164 FrameCtrl
(_unit VERILOG 6.743.6.418 (FrameCtrl 0 12 (FrameCtrl 0 12 ))
	(_version v38)
	(_time 1194501314656 2007.11.07 21:55:14)
	(_source (\./../../source/framectrl.v\ VERILOG (\./../../source/framectrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1194501314656)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iFlip ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk0 ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal iAdr0 ~[15:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 19 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD0 ~[8:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ0 ~[8:0]wire~ 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn0 ~wire 0 21 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iClk1 ~wire 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iAdr1 ~[15:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iD1 ~[8:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ1 ~[8:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn1 ~wire 0 28 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 31 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 32 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 34 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Face0 ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FrameA_Adr ~[15:0]wire~ 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Clk ~wire 0 47 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_WrEn ~wire 0 47 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_D ~[8:0]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Q ~[8:0]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#ALWAYS#53_1 (_architecture 1 0 53 (_process 
				(_target(19))
				(_read(0)(1)(19))
				(_need_init)
			)))
			(#ASSIGN#73_2 (_architecture 2 0 73 (_process (_simple)
				(_target(14))
			)))
			(#ASSIGN#73_3 (_architecture 3 0 73 (_process (_simple)
				(_target(18))
			)))
			(#ASSIGN#73_4 (_architecture 4 0 73 (_process (_simple)
				(_target(16))
			)))
			(#ASSIGN#73_5 (_architecture 5 0 73 (_process (_simple)
				(_target(17))
			)))
			(#ASSIGN#76_6 (_architecture 6 0 76 (_process (_simple)
				(_target(5))
				(_sensitivity(19)(24)(13))
			)))
			(#ASSIGN#77_7 (_architecture 7 0 77 (_process (_simple)
				(_target(10))
				(_sensitivity(19)(13)(24))
			)))
			(#ASSIGN#80_8 (_architecture 8 0 80 (_process (_alias ((FrameA_Clk)(_Face0)(iClk0)(iClk1)))(_simple)
				(_target(21))
				(_sensitivity(19)(2)(7))
			)))
			(#ASSIGN#81_9 (_architecture 9 0 81 (_process (_alias ((FrameA_Adr)(_Face0)(iAdr0)(iAdr1)))(_simple)
				(_target(20))
				(_sensitivity(19)(3)(8))
			)))
			(#ASSIGN#82_10 (_architecture 10 0 82 (_process (_alias ((FrameA_D)(_Face0)(iD0)(iD1)))(_simple)
				(_target(23))
				(_sensitivity(19)(4)(9))
			)))
			(#ASSIGN#83_11 (_architecture 11 0 83 (_process (_alias ((FrameA_WrEn)(_Face0)(iWrEn0)(iWrEn1)))(_simple)
				(_target(22))
				(_sensitivity(19)(6)(11))
			)))
			(#ASSIGN#86_12 (_architecture 12 0 86 (_process (_simple)
				(_target(12))
				(_sensitivity(19)(8)(3))
			)))
			(#ASSIGN#89_13 (_architecture 13 0 89 (_process (_simple)
				(_target(13))
				(_sensitivity(15)(19)(9)(4))
			)))
			(#ASSIGN#90_14 (_architecture 14 0 90 (_process (_alias ((oSRAM_WE_)(_Face0)(iWrEn1)(iWrEn0)))(_simple)
				(_target(15))
				(_sensitivity(19)(11)(6))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FrameA0 0 58 (_entity .  FrameA)
		(_port
			((clock) (FrameA_Clk))
			((address) (FrameA_Adr))
			((data) (FrameA_D))
			((q) (FrameA_Q))
			((wren) (FrameA_WrEn))
		)
	)
	(_model . FrameCtrl 16 -1)

)
I 000047 55 5796          1194501315168 FrameA
(_unit VERILOG 6.743.6.418 (FrameA 0 39 (FrameA 0 39 ))
	(_version v38)
	(_time 1194501314656 2007.11.07 21:55:14)
	(_source (\./../../lib/framea.v\ VERILOG (\./../../lib/framea.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1194501314656)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[15:0]wire~ 0 40 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal address ~[15:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal clock ~wire 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 42 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal data ~[8:0]wire~ 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wren ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal q ~[8:0]wire~ 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[8:0]wire~ 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#53_0 (_architecture 0 0 53 (_process (_alias ((q)(sub_wire0)))(_simple)
				(_target(4))
				(_sensitivity(5))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altsyncram_component.clock_enable_input_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.clock_enable_output_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.init_file (_string \V"../startup.hex"\))
		(_toward 0 altsyncram_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altsyncram_component.lpm_hint (_string \V"ENABLE_RUNTIME_MOD=NO"\))
		(_toward 0 altsyncram_component.lpm_type (_string \V"altsyncram"\))
		(_toward 0 altsyncram_component.numwords_a (_constant \38400\))
		(_toward 0 altsyncram_component.operation_mode (_string \V"SINGLE_PORT"\))
		(_toward 0 altsyncram_component.outdata_aclr_a (_string \V"NONE"\))
		(_toward 0 altsyncram_component.outdata_reg_a (_string \V"CLOCK0"\))
		(_toward 0 altsyncram_component.power_up_uninitialized (_string \V"FALSE"\))
		(_toward 0 altsyncram_component.widthad_a (_constant \16\))
		(_toward 0 altsyncram_component.width_a (_constant \9\))
		(_toward 0 altsyncram_component.width_byteena_a (_constant \1\))
	)
	(_scope
	)
	(_instantiation altsyncram_component 0 55 (_entity ovi_lpm  altsyncram)
		(_port
			((wren_a) (wren))
			((clock0) (clock))
			((address_a) (address))
			((data_a) (data))
			((q_a) (sub_wire0))
			((aclr0) (\1 \))
			((aclr1) (\2 \))
			((address_b) (\3 \))
			((addressstall_a) (\4 \))
			((addressstall_b) (\5 \))
			((byteena_a) (\6 \))
			((byteena_b) (\7 \))
			((clock1) (\8 \))
			((clocken0) (\9 \))
			((clocken1) (\10 \))
			((clocken2) (\11 \))
			((clocken3) (\12 \))
			((data_b) (\13 \))
			((eccstatus) (_open))
			((q_b) (_open))
			((rden_a) (\14 \))
			((rden_b) (\15 \))
			((wren_b) (\16 \))
		)
	)
	(_model . FrameA 2 -1)

)
I 000045 55 6740          1194501315172 Line
(_unit VERILOG 6.743.6.418 (Line 0 14 (Line 0 14 ))
	(_version v38)
	(_time 1194501314656 2007.11.07 21:55:14)
	(_source (\./../../source/line.v\ VERILOG (\./../../source/line.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1194501314656)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~0 0 16 \240\ (_entity -1 (_code  16))))
		(_port (_internal iClk ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 23 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal iX0 ~[7:0]wire~ 0 23 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iY0 ~[7:0]wire~ 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iX1 ~[7:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iY1 ~[7:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 29 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Done ~reg 0 34 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]wire~S 0 44 (_array ~wire ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal X0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 51 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal dxAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dyAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Steep ~wire 0 60 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 64 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _AddrX ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _AddrY ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~S 0 78 (_array ~reg ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal _X ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Y ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dx ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dy ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Err ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _LastStep ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _NegativeYStep ~reg 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#35_0 (_architecture 0 0 35 (_process 
				(_target(9))
			)))
			(#ASSIGN#37_1 (_architecture 1 0 37 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(9))
			)))
			(#ASSIGN#44_2 (_architecture 2 0 44 (_process (_simple)
				(_target(10))
				(_sensitivity(3))
			)))
			(#ASSIGN#44_3 (_architecture 3 0 44 (_process (_simple)
				(_target(11))
				(_sensitivity(4))
			)))
			(#ASSIGN#44_4 (_architecture 4 0 44 (_process (_simple)
				(_target(12))
			)))
			(#ASSIGN#44_5 (_architecture 5 0 44 (_process (_simple)
				(_target(13))
			)))
			(#INITIAL#52_6 (_architecture 6 0 52 (_process 
				(_target(14))
			)))
			(#ASSIGN#54_7 (_architecture 7 0 54 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(8))
				(_sensitivity(14))
			)))
			(#ASSIGN#58_8 (_architecture 8 0 58 (_process (_alias ((dxAbs)(X1)(X0)(X1)(X0)(X0)(X1)))(_simple)
				(_target(15))
				(_sensitivity(12)(10))
			)))
			(#ASSIGN#58_9 (_architecture 9 0 58 (_process (_alias ((dyAbs)(Y1)(Y0)(Y1)(Y0)(Y0)(Y1)))(_simple)
				(_target(16))
				(_sensitivity(13)(11))
			)))
			(#ASSIGN#60_10 (_architecture 10 0 60 (_process (_alias ((Steep)(dyAbs)(dxAbs)))(_simple)
				(_target(17))
				(_sensitivity(16)(15))
			)))
			(#INITIAL#65_11 (_architecture 11 0 65 (_process 
				(_target(18)(19))
			)))
			(#ASSIGN#70_12 (_architecture 12 0 70 (_process (_simple)
				(_target(7))
				(_sensitivity(18)(19))
			)))
			(#INITIAL#80_13 (_architecture 13 0 80 (_process 
				(_target(20)(21)(22)(23)(25)(26))
			)))
			(#ALWAYS#90_14 (_architecture 14 0 90 (_process 
				(_target(14)(9)(22)(23)(24)(21)(20)(25)(18)(19)(26))
				(_read(0)(1)(12)(10)(16)(11)(13)(17)(15)(2)(20)(25)(21)(24)(23)(22)(26))
				(_need_init)
			)))
			(#INTERNAL#0_15 (_internal 15 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Line 17 -1)

)
I 000053 55 2649          1194501315176 SSHLEDMDCtrl
(_unit VERILOG 6.743.6.418 (SSHLEDMDCtrl 0 14 (SSHLEDMDCtrl 0 14 ))
	(_version v38)
	(_time 1194501314656 2007.11.07 21:55:14)
	(_source (\./../../source/sshledmdctrl.v\ VERILOG (\./../../source/sshledmdctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1194501314656)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 15 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iBCD ~[3:0]wire~ 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 16 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oMatrix ~[6:0]wire~ 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]reg~ 0 19 (_array ~reg ((_downto (i 6) (i 0))))))
		(_signal (_internal _oMatrix ~[6:0]reg~ 0 19 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#20_0 (_architecture 0 0 20 (_process 
				(_target(2))
			)))
			(#ASSIGN#22_1 (_architecture 1 0 22 (_process (_alias ((oMatrix)(_oMatrix)))(_simple)
				(_target(1))
				(_sensitivity(2))
			)))
			(#ALWAYS#26_2 (_architecture 2 0 26 (_process 
				(_target(2))
				(_read)
				(_sensitivity(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . SSHLEDMDCtrl 4 -1)

)
I 000055 55 18150         1194501315180 swankmania_HDL
(_unit VERILOG 6.743.6.418 (swankmania_HDL 0 12 (swankmania_HDL 0 12 ))
	(_version v38)
	(_time 1194501314656 2007.11.07 21:55:14)
	(_source (\./../../source/swankmania_hdl.v\ VERILOG (\./../../source/swankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 59))
	(_entity
		(_time 1194501314656)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate gSSHLEDMDCtrl 0 273 (_verilogfor  (_code  59) (_code  60) (_code  61))
	  (_object
	  	(_type (_internal ~vector~0 0 272 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal gCnt ~vector~0 0 272  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_58 (_internal 58 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation Digit 0 275 (_entity .  SSHLEDMDCtrl)
	  	(_port
	  		((iBCD) (SSHLEDMDCtrlD(_range  62)))
	  		((oMatrix) (SSHLEDMDCtrlQ(_range  63)))
	  	)
	  )
	)
	(_object
		(_port (_internal iClk27 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk50 ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 18 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal iSwitch ~[17:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 19 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iButton_ ~[3:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oLEDR ~[17:0]wire~ 0 22 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 23 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal oLEDG ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 26 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oHex7 ~[6:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex6 ~[6:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex5 ~[6:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex4 ~[6:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex3 ~[6:0]wire~ 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex2 ~[6:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex1 ~[6:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex0 ~[6:0]wire~ 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[23:0]wire~ 0 36 (_array ~wire ((_downto (i 23) (i 0))))))
		(_port (_internal ioGPIO0 ~[23:0]wire~ 0 36 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[25:0]wire~ 0 39 (_array ~wire ((_downto (i 25) (i 0))))))
		(_port (_internal ioGPIO1 ~[25:0]wire~ 0 39 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 43 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 43 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Clk16 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Clk100 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineWrEn ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineDone ~wire 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineAdr ~[15:0]wire~ 0 56 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipWrEn ~wire 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipDone ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipAdr ~[15:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_RGB ~[8:0]wire~ 0 62 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Vsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Hsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_SD ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_MCK ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Adr ~[15:0]wire~ 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComD ~[8:0]wire~ 0 70 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComColor ~[8:0]wire~ 0 71 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComCmd ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFrame ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFlip ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComDrawGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComPolyline ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComTriangle ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 86 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal ComX0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[31:0]wire~ 0 88 (_array ~wire ((_range  64)))))
		(_signal (_internal SSHLEDMDCtrlD ~[31:0]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[55:0]wire~ 0 89 (_array ~wire ((_range  65)))))
		(_signal (_internal SSHLEDMDCtrlQ ~[55:0]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~wire -1 141 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 0 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal \2 \ ~[8:0]reg~ -1 0 (_internal (_uni (_constant \9'h0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~[15:0]wire~ -1 215 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~wire -1 218 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~wire -1 235 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~wire -1 254 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#141_0 (_internal 0 0 141 (_process (_alias ((\1 \)(ComPolyline)(LineDone)(ComFlip)(FlipDone)(ComPolyline)(ComFlip)))(_simple)
				(_target(54))
				(_sensitivity(44)(26)(42)(29))
			)))
			(#INTERNAL#215_1 (_internal 1 0 215 (_process (_alias ((\4 \)(ComPolyline)(LineAdr)(FlipAdr)))(_simple)
				(_target(57))
				(_sensitivity(44)(27)(30))
			)))
			(#INTERNAL#218_2 (_internal 2 0 218 (_process (_alias ((\5 \)(ComPolyline)(LineWrEn)(ComFlip)(FlipWrEn)))(_simple)
				(_target(58))
				(_sensitivity(44)(25)(42)(28))
			)))
			(#INTERNAL#235_3 (_internal 3 0 235 (_process (_alias ((\6 \)(ComDrawGo)(ComPolyline)))(_simple)
				(_target(59))
				(_sensitivity(43)(44))
			)))
			(#INTERNAL#254_4 (_internal 4 0 254 (_process (_alias ((\7 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(60))
				(_sensitivity(43)(42))
			)))
			(#ASSIGN#102_5 (_architecture 5 0 102 (_process (_alias ((ComFrame)(ACX_Vsync)))(_simple)
				(_target(41))
				(_sensitivity(32))
			)))
			(#ASSIGN#127_6 (_architecture 6 0 127 (_process (_simple)
				(_target(14(0)))
			)))
			(#ASSIGN#127_7 (_architecture 7 0 127 (_process (_alias ((ComD(0))(ioGPIO0(1))))(_simple)
				(_target(37(0)))
				(_sensitivity(14(1)))
			)))
			(#ASSIGN#127_8 (_architecture 8 0 127 (_process (_simple)
				(_target(14(2)))
			)))
			(#ASSIGN#127_9 (_architecture 9 0 127 (_process (_alias ((ComD(1))(ioGPIO0(3))))(_simple)
				(_target(37(1)))
				(_sensitivity(14(3)))
			)))
			(#ASSIGN#127_10 (_architecture 10 0 127 (_process (_simple)
				(_target(14(4)))
			)))
			(#ASSIGN#127_11 (_architecture 11 0 127 (_process (_alias ((ComD(2))(ioGPIO0(5))))(_simple)
				(_target(37(2)))
				(_sensitivity(14(5)))
			)))
			(#ASSIGN#127_12 (_architecture 12 0 127 (_process (_simple)
				(_target(14(6)))
			)))
			(#ASSIGN#127_13 (_architecture 13 0 127 (_process (_alias ((ComD(3))(ioGPIO0(7))))(_simple)
				(_target(37(3)))
				(_sensitivity(14(7)))
			)))
			(#ASSIGN#127_14 (_architecture 14 0 127 (_process (_simple)
				(_target(14(8)))
			)))
			(#ASSIGN#127_15 (_architecture 15 0 127 (_process (_alias ((ComD(4))(ioGPIO0(9))))(_simple)
				(_target(37(4)))
				(_sensitivity(14(9)))
			)))
			(#ASSIGN#127_16 (_architecture 16 0 127 (_process (_simple)
				(_target(14(10)))
			)))
			(#ASSIGN#127_17 (_architecture 17 0 127 (_process (_alias ((ComD(5))(ioGPIO0(11))))(_simple)
				(_target(37(5)))
				(_sensitivity(14(11)))
			)))
			(#ASSIGN#127_18 (_architecture 18 0 127 (_process (_simple)
				(_target(14(12)))
			)))
			(#ASSIGN#127_19 (_architecture 19 0 127 (_process (_alias ((ComD(6))(ioGPIO0(13))))(_simple)
				(_target(37(6)))
				(_sensitivity(14(13)))
			)))
			(#ASSIGN#127_20 (_architecture 20 0 127 (_process (_simple)
				(_target(14(14)))
			)))
			(#ASSIGN#127_21 (_architecture 21 0 127 (_process (_alias ((ComD(7))(ioGPIO0(15))))(_simple)
				(_target(37(7)))
				(_sensitivity(14(15)))
			)))
			(#ASSIGN#127_22 (_architecture 22 0 127 (_process (_simple)
				(_target(14(16)))
			)))
			(#ASSIGN#127_23 (_architecture 23 0 127 (_process (_alias ((ComD(8))(ioGPIO0(17))))(_simple)
				(_target(37(8)))
				(_sensitivity(14(17)))
			)))
			(#ASSIGN#127_24 (_architecture 24 0 127 (_process (_simple)
				(_target(14(18)))
			)))
			(#ASSIGN#127_25 (_architecture 25 0 127 (_process (_alias ((ComGo)(ioGPIO0(19))))(_simple)
				(_target(39))
				(_sensitivity(14(19)))
			)))
			(#ASSIGN#127_26 (_architecture 26 0 127 (_process (_simple)
				(_target(14(20)))
			)))
			(#ASSIGN#127_27 (_architecture 27 0 127 (_process (_alias ((ComCmd)(ioGPIO0(21))))(_simple)
				(_target(40))
				(_sensitivity(14(21)))
			)))
			(#ASSIGN#127_28 (_architecture 28 0 127 (_process (_simple)
				(_target(14(22)))
			)))
			(#ASSIGN#127_29 (_architecture 29 0 127 (_process (_alias ((ioGPIO0(23))(ComFrame)))(_simple)
				(_target(14(23)))
				(_sensitivity(41))
			)))
			(#ASSIGN#186_30 (_architecture 30 0 186 (_process (_simple)
				(_target(15(0)))
			)))
			(#ASSIGN#186_31 (_architecture 31 0 186 (_process (_alias ((ioGPIO1(1))(ACX_RGB(8))))(_simple)
				(_target(15(1)))
				(_sensitivity(31(8)))
			)))
			(#ASSIGN#186_32 (_architecture 32 0 186 (_process (_simple)
				(_target(15(2)))
			)))
			(#ASSIGN#186_33 (_architecture 33 0 186 (_process (_alias ((ioGPIO1(3))(ACX_RGB(7))))(_simple)
				(_target(15(3)))
				(_sensitivity(31(7)))
			)))
			(#ASSIGN#186_34 (_architecture 34 0 186 (_process (_simple)
				(_target(15(4)))
			)))
			(#ASSIGN#186_35 (_architecture 35 0 186 (_process (_alias ((ioGPIO1(5))(ACX_RGB(6))))(_simple)
				(_target(15(5)))
				(_sensitivity(31(6)))
			)))
			(#ASSIGN#186_36 (_architecture 36 0 186 (_process (_simple)
				(_target(15(6)))
			)))
			(#ASSIGN#186_37 (_architecture 37 0 186 (_process (_alias ((ioGPIO1(7))(ACX_RGB(5))))(_simple)
				(_target(15(7)))
				(_sensitivity(31(5)))
			)))
			(#ASSIGN#186_38 (_architecture 38 0 186 (_process (_simple)
				(_target(15(8)))
			)))
			(#ASSIGN#186_39 (_architecture 39 0 186 (_process (_alias ((ioGPIO1(9))(ACX_RGB(4))))(_simple)
				(_target(15(9)))
				(_sensitivity(31(4)))
			)))
			(#ASSIGN#186_40 (_architecture 40 0 186 (_process (_simple)
				(_target(15(10)))
			)))
			(#ASSIGN#186_41 (_architecture 41 0 186 (_process (_alias ((ioGPIO1(11))(ACX_RGB(3))))(_simple)
				(_target(15(11)))
				(_sensitivity(31(3)))
			)))
			(#ASSIGN#186_42 (_architecture 42 0 186 (_process (_simple)
				(_target(15(12)))
			)))
			(#ASSIGN#186_43 (_architecture 43 0 186 (_process (_alias ((ioGPIO1(13))(ACX_RGB(2))))(_simple)
				(_target(15(13)))
				(_sensitivity(31(2)))
			)))
			(#ASSIGN#186_44 (_architecture 44 0 186 (_process (_simple)
				(_target(15(14)))
			)))
			(#ASSIGN#186_45 (_architecture 45 0 186 (_process (_alias ((ioGPIO1(15))(ACX_RGB(1))))(_simple)
				(_target(15(15)))
				(_sensitivity(31(1)))
			)))
			(#ASSIGN#186_46 (_architecture 46 0 186 (_process (_simple)
				(_target(15(16)))
			)))
			(#ASSIGN#186_47 (_architecture 47 0 186 (_process (_alias ((ioGPIO1(17))(ACX_RGB(0))))(_simple)
				(_target(15(17)))
				(_sensitivity(31(0)))
			)))
			(#ASSIGN#186_48 (_architecture 48 0 186 (_process (_simple)
				(_target(15(18)))
			)))
			(#ASSIGN#186_49 (_architecture 49 0 186 (_process (_alias ((ioGPIO1(19))(ACX_Hsync)))(_simple)
				(_target(15(19)))
				(_sensitivity(33))
			)))
			(#ASSIGN#186_50 (_architecture 50 0 186 (_process (_simple)
				(_target(15(20)))
			)))
			(#ASSIGN#186_51 (_architecture 51 0 186 (_process (_alias ((ioGPIO1(21))(ACX_Vsync)))(_simple)
				(_target(15(21)))
				(_sensitivity(32))
			)))
			(#ASSIGN#186_52 (_architecture 52 0 186 (_process (_simple)
				(_target(15(22)))
			)))
			(#ASSIGN#186_53 (_architecture 53 0 186 (_process (_alias ((ioGPIO1(23))(ACX_SD)))(_simple)
				(_target(15(23)))
				(_sensitivity(34))
			)))
			(#ASSIGN#186_54 (_architecture 54 0 186 (_process (_simple)
				(_target(15(24)))
			)))
			(#ASSIGN#186_55 (_architecture 55 0 186 (_process (_alias ((ioGPIO1(25))(ACX_MCK)))(_simple)
				(_target(15(25)))
				(_sensitivity(35))
			)))
			(#ASSIGN#270_56 (_architecture 56 0 270 (_process (_simple)
				(_target(6)(7)(8)(9)(10)(11)(12)(13))
				(_sensitivity(53))
			)))
			(#INTERNAL#0_57 (_internal 57 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation PLL_Sys0 0 93 (_entity .  PLL_Sys)
		(_port
			((inclk0) (iClk50))
			((c0) (Clk16))
			((c1) (Clk100))
		)
	)
	(_instantiation ComCtrl0 0 129 (_entity .  ComCtrl)
		(_port
			((iClk) (Clk100))
			((iD) (ComD))
			((iGo) (ComGo))
			((iCmd) (ComCmd))
			((oGo) (ComDrawGo))
			((iDone) (\1 \))
			((oColor) (ComColor))
			((oX0) (ComX0))
			((oY0) (ComY0))
			((oX1) (ComX1))
			((oY1) (ComY1))
			((oX2) (ComX2))
			((oY2) (ComY2))
			((oFlip) (ComFlip))
			((oPolyline) (ComPolyline))
			((oTriangle) (ComTriangle))
			((oDbgFull) (oLEDR(0)))
			((oDbgFullPersistent) (oLEDR(1)))
			((oDbgUsed) (SSHLEDMDCtrlD))
		)
	)
	(_instantiation ACX705AKM_Ctrl0 0 188 (_entity .  ACX705AKM_Ctrl)
		(_port
			((iClk16) (Clk16))
			((oVsync) (ACX_Vsync))
			((oHsync) (ACX_Hsync))
			((oSD) (ACX_SD))
			((oMCK) (ACX_MCK))
			((oAdr) (ACX_Adr))
		)
	)
	(_instantiation FrameCtrl0 0 200 (_entity .  FrameCtrl)
		(_port
			((iClk) (Clk100))
			((iFlip) (ComFlip))
			((iClk0) (ACX_MCK))
			((iAdr0) (ACX_Adr))
			((iD0) (\2 \))
			((oQ0) (ACX_RGB))
			((iWrEn0) (\3 \))
			((iClk1) (Clk100))
			((iAdr1) (\4 \))
			((iD1) (ComColor))
			((oQ1) (_open))
			((iWrEn1) (\5 \))
			((oSRAM_A) (oSRAM_A))
			((ioSRAM_IO) (ioSRAM_IO))
			((oSRAM_CE_) (oSRAM_CE_))
			((oSRAM_WE_) (oSRAM_WE_))
			((oSRAM_LB_) (oSRAM_LB_))
			((oSRAM_UB_) (oSRAM_UB_))
			((oSRAM_OE_) (oSRAM_OE_))
		)
	)
	(_instantiation Line0 0 231 (_entity .  Line)
		(_port
			((iClk) (Clk100))
			((iGo) (\6 \))
			((oDone) (LineDone))
			((iX0) (ComX0))
			((iY0) (ComY0))
			((iX1) (ComX1))
			((iY1) (ComY1))
			((oAdr) (LineAdr))
			((oWrEn) (LineWrEn))
		)
	)
	(_instantiation Flip0 0 250 (_entity .  Flip)
		(_port
			((iClk) (Clk100))
			((iGo) (\7 \))
			((oDone) (FlipDone))
			((oAdr) (FlipAdr))
			((oWrEn) (FlipWrEn))
		)
	)
	(_model . swankmania_HDL 66 -1)

)
I 000048 55 10448         1194501315184 PLL_Sys
(_unit VERILOG 6.743.6.418 (PLL_Sys 0 39 (PLL_Sys 0 39 ))
	(_version v38)
	(_time 1194501314656 2007.11.07 21:55:14)
	(_source (\./../../lib/pll_sys.v\ VERILOG (\./../../lib/pll_sys.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1194501314656)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal inclk0 ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c0 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal c1 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 48 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal sub_wire0 ~[5:0]wire~ 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 49 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire5 ~[0:0]wire~ 0 49 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 50 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire2 ~[1:1]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~[0:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 55 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal sub_wire4 ~[1:0]wire~ 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 0 (_array ~reg ((_downto (i 5) (i 0))))))
		(_signal (_internal \2 \ ~[5:0]reg~ -1 0 (_internal (_uni (_constant \6'h3f\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 0 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal \5 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \17 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#49_0 (_architecture 0 0 49 (_process (_simple)
				(_target(4))
			)))
			(#ASSIGN#50_1 (_architecture 1 0 50 (_process (_alias ((sub_wire2)(sub_wire0(t_1_1))))(_simple)
				(_target(5))
				(_sensitivity(3(d_1_1)))
			)))
			(#ASSIGN#51_2 (_architecture 2 0 51 (_process (_alias ((sub_wire1)(sub_wire0(t_0_0))))(_simple)
				(_target(6))
				(_sensitivity(3(d_0_0)))
			)))
			(#ASSIGN#52_3 (_architecture 3 0 52 (_process (_alias ((c0)(sub_wire1)))(_simple)
				(_target(1))
				(_sensitivity(6))
			)))
			(#ASSIGN#53_4 (_architecture 4 0 53 (_process (_alias ((c1)(sub_wire2)))(_simple)
				(_target(2))
				(_sensitivity(5))
			)))
			(#ASSIGN#54_5 (_architecture 5 0 54 (_process (_alias ((sub_wire3)(inclk0)))(_simple)
				(_target(7))
				(_sensitivity(0))
			)))
			(#ASSIGN#55_6 (_architecture 6 0 55 (_process (_alias ((sub_wire4)(sub_wire5)(sub_wire3)))(_simple)
				(_target(8))
				(_sensitivity(4)(7))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altpll_component.clk0_divide_by (_constant \25\))
		(_toward 0 altpll_component.clk0_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk0_multiply_by (_constant \8\))
		(_toward 0 altpll_component.clk0_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.clk1_divide_by (_constant \1\))
		(_toward 0 altpll_component.clk1_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk1_multiply_by (_constant \2\))
		(_toward 0 altpll_component.clk1_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.compensate_clock (_string \V"CLK0"\))
		(_toward 0 altpll_component.inclk0_input_frequency (_constant \20000\))
		(_toward 0 altpll_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altpll_component.lpm_hint (_string \V"CBX_MODULE_PREFIX=PLL_Sys"\))
		(_toward 0 altpll_component.lpm_type (_string \V"altpll"\))
		(_toward 0 altpll_component.operation_mode (_string \V"NORMAL"\))
		(_toward 0 altpll_component.port_activeclock (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_areset (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkloss (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkswitch (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_configupdate (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_fbin (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_inclk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_inclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_locked (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pfdena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasecounterselect (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasedone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasestep (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phaseupdown (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pllena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanaclr (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclk (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclkena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandata (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandataout (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanread (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanwrite (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk1 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk3 (_string \V"PORT_UNUSED"\))
	)
	(_scope
	)
	(_instantiation altpll_component 0 57 (_entity ovi_lpm  altpll)
		(_port
			((inclk) (sub_wire4))
			((clk) (sub_wire0))
			((activeclock) (_open))
			((areset) (\1 \))
			((clkbad) (_open))
			((clkena) (\2 \))
			((clkloss) (_open))
			((clkswitch) (\3 \))
			((configupdate) (\4 \))
			((enable0) (_open))
			((enable1) (_open))
			((extclk) (_open))
			((extclkena) (\5 \))
			((fbin) (\6 \))
			((fbout) (_open))
			((locked) (_open))
			((pfdena) (\7 \))
			((phasecounterselect) (\8 \))
			((phasedone) (_open))
			((phasestep) (\9 \))
			((phaseupdown) (\10 \))
			((pllena) (\11 \))
			((scanaclr) (\12 \))
			((scanclk) (\13 \))
			((scanclkena) (\14 \))
			((scandata) (\15 \))
			((scandataout) (_open))
			((scandone) (_open))
			((scanread) (\16 \))
			((scanwrite) (\17 \))
			((sclkout0) (_open))
			((sclkout1) (_open))
			((vcooverrange) (_open))
			((vcounderrange) (_open))
		)
	)
	(_model . PLL_Sys 8 -1)

)
I 000045 55 3483          1194501315188 Flip
(_unit VERILOG 6.743.6.418 (Flip 0 12 (Flip 0 12 ))
	(_version v38)
	(_time 1194501314656 2007.11.07 21:55:14)
	(_source (\./../../source/flip.v\ VERILOG (\./../../source/flip.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1194501314656)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]reg~ 0 22 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal _Adr ~[15:0]reg~ 0 22 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Done ~reg 0 24 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 26 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#23_0 (_architecture 0 0 23 (_process 
				(_target(5))
			)))
			(#INITIAL#25_1 (_architecture 1 0 25 (_process 
				(_target(6))
			)))
			(#INITIAL#27_2 (_architecture 2 0 27 (_process 
				(_target(7))
			)))
			(#ASSIGN#29_3 (_architecture 3 0 29 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(6))
			)))
			(#ASSIGN#30_4 (_architecture 4 0 30 (_process (_alias ((oAdr)(_Adr)))(_simple)
				(_target(3))
				(_sensitivity(5))
			)))
			(#ASSIGN#31_5 (_architecture 5 0 31 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#33_6 (_architecture 6 0 33 (_process 
				(_target(6)(7)(5))
				(_read(0)(1)(5))
				(_need_init)
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Flip 9 -1)

)
I 000046 55 2572          1194501315192 tbClk
(_unit VERILOG 6.743.6.418 (tbClk 0 13 (tbClk 0 13 ))
	(_version v38)
	(_time 1194501314656 2007.11.07 21:55:14)
	(_source (\./../../source/tbclk.v\ VERILOG (\./../../source/tbclk.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1194501314656)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Timescale_kHz ~vector~0 0 15 \1000000000\ (_entity -1 (_code  3))))
		(_type (_internal ~vector~1 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Frequency_kHz ~vector~1 0 17 \0\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Ticks ~vector~2 0 27 \$unsigned(Timescale_kHz/2*Frequency_kHz)\ (_entity -1 (_code  5)))(_constant))
		(_port (_internal _oClk ~reg 0 19 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#22_0 (_architecture 0 0 22 (_process 
				(_target(0))
			)))
			(#ALWAYS#29_1 (_architecture 1 0 29 (_process 
				(_target(0))
				(_read(0))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . tbClk 6 -1)

)
I 000057 55 2946          1194501315196 tbswankmania_HDL
(_unit VERILOG 6.743.6.418 (tbswankmania_HDL 0 11 (tbswankmania_HDL 0 11 ))
	(_version v38)
	(_time 1194501314656 2007.11.07 21:55:14)
	(_source (\./../../source/tbswankmania_hdl.v\ VERILOG (\./../../source/tbswankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1194501314656)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_signal (_internal iClk27 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal iClk50 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#75_0 (_architecture 0 0 75 (_process 
				(_monitor)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbClk0 0 17 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \50000\))
		)
		(_port
			((_oClk) (iClk50))
		)
	)
	(_instantiation tbClk1 0 26 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \27000\))
		)
		(_port
			((_oClk) (iClk27))
		)
	)
	(_instantiation swankmania_HDL0 0 35 (_entity .  swankmania_HDL)
		(_port
			((iClk27) (iClk27))
			((iClk50) (iClk50))
			((iSwitch) (_open))
			((iButton_) (_open))
			((oLEDR) (_open))
			((oLEDG) (_open))
			((oHex7) (_open))
			((oHex6) (_open))
			((oHex5) (_open))
			((oHex4) (_open))
			((oHex3) (_open))
			((oHex2) (_open))
			((oHex1) (_open))
			((oHex0) (_open))
			((ioGPIO0) (_open))
			((ioGPIO1) (_open))
			((oSRAM_A) (_open))
			((ioSRAM_IO) (_open))
			((oSRAM_CE_) (_open))
			((oSRAM_WE_) (_open))
			((oSRAM_LB_) (_open))
			((oSRAM_UB_) (_open))
			((oSRAM_OE_) (_open))
		)
	)
	(_model . tbswankmania_HDL 2 -1)

)
I 000046 55 1729          1194501383704 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1194501383328 2007.11.07 21:56:23)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1194501383328)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbswankmania_HDL 0 0 (_entity .  tbswankmania_HDL)
	)
	(_model . $root 1 -1)

)
I 000055 55 5843          1194501383708 ACX705AKM_Ctrl
(_unit VERILOG 6.743.6.418 (ACX705AKM_Ctrl 0 12 (ACX705AKM_Ctrl 0 12 ))
	(_version v38)
	(_time 1194501383328 2007.11.07 21:56:23)
	(_source (\./../../source/acx705akm_ctrl.v\ VERILOG (\./../../source/acx705akm_ctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_entity
		(_time 1194501383328)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal MCK_Hz ~vector~0 0 25 \4000000\ (_entity -1 (_code  14)))(_constant))
		(_type (_internal ~vector~1 0 26 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Hsync_Frame ~vector~1 0 26 \200\ (_entity -1 (_code  15)))(_constant))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Vsync_Hz ~vector~2 0 27 \74\ (_entity -1 (_code  16)))(_constant))
		(_type (_internal ~vector~3 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Dots_Frame ~vector~3 0 28 \272\ (_entity -1 (_code  17)))(_constant))
		(_type (_internal ~vector~4 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~4 0 29 \240\ (_entity -1 (_code  18)))(_constant))
		(_type (_internal ~vector~5 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Lines_Frame ~vector~5 0 30 \160\ (_entity -1 (_code  19)))(_constant))
		(_type (_internal ~vector~6 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Frame ~vector~6 0 31 \Pixels_Line*Lines_Frame\ (_entity -1 (_code  20)))(_constant))
		(_port (_internal iClk16 ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal oVsync ~wire 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHsync ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSD ~wire 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oMCK ~wire 0 17 (_architecture (_out ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _MCK8 ~reg 0 36 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal _MCK ~reg 0 36 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 57 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _DotCnt ~[8:0]reg~ 0 57 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 58 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _HsyncCnt ~[7:0]reg~ 0 58 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Hsync ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Vsync ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(3))
			)))
			(#INITIAL#37_1 (_architecture 1 0 37 (_process 
				(_target(6)(7))
			)))
			(#ASSIGN#42_2 (_architecture 2 0 42 (_process (_alias ((oMCK)(_MCK)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#45_3 (_architecture 3 0 45 (_process 
				(_target(6))
				(_read(0)(6))
				(_need_init)
			)))
			(#ALWAYS#51_4 (_architecture 4 0 51 (_process 
				(_target(7))
				(_read(6)(7))
				(_need_init)
			)))
			(#INITIAL#59_5 (_architecture 5 0 59 (_process 
				(_target(8)(9))
			)))
			(#ASSIGN#64_6 (_architecture 6 0 64 (_process (_simple)
				(_target(5))
				(_sensitivity(8)(9))
			)))
			(#ALWAYS#67_7 (_architecture 7 0 67 (_process 
				(_target(8))
				(_read(4)(8))
				(_need_init)
			)))
			(#ALWAYS#76_8 (_architecture 8 0 76 (_process 
				(_target(9))
				(_read(4)(8)(9))
				(_need_init)
			)))
			(#INITIAL#91_9 (_architecture 9 0 91 (_process 
				(_target(10)(11))
			)))
			(#ALWAYS#96_10 (_architecture 10 0 96 (_process 
				(_target(10)(11))
				(_read(4)(8)(9))
				(_need_init)
			)))
			(#ASSIGN#104_11 (_architecture 11 0 104 (_process (_alias ((oHsync)(_Hsync)))(_simple)
				(_target(2))
				(_sensitivity(10))
			)))
			(#ASSIGN#104_12 (_architecture 12 0 104 (_process (_alias ((oVsync)(_Vsync)))(_simple)
				(_target(1))
				(_sensitivity(11))
			)))
			(#INTERNAL#0_13 (_internal 13 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ACX705AKM_Ctrl 24 -1)

)
I 000048 55 9368          1194501383712 ComCtrl
(_unit VERILOG 6.743.6.418 (ComCtrl 0 12 (ComCtrl 0 12 ))
	(_version v38)
	(_time 1194501383328 2007.11.07 21:56:23)
	(_source (\./../../source/comctrl.v\ VERILOG (\./../../source/comctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 22))
	(_entity
		(_time 1194501383328)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[8:0]wire~ 0 16 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD ~[8:0]wire~ 0 16 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iGo ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iCmd ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oGo ~wire 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iDone ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oColor ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 24 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal oX0 ~[7:0]wire~ 0 24 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY0 ~[7:0]wire~ 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX1 ~[7:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY1 ~[7:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX2 ~[7:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY2 ~[7:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oFlip ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oPolyline ~wire 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oTriangle ~wire 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDbgFull ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oDbgFullPersistent ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 37 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal oDbgUsed ~[9:0]wire~ 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _FullPersistent ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 44 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _Color ~[8:0]reg~ 0 44 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _SetColor ~reg 0 45 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DebounceGo ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Empty ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _FIFO_Pop ~reg 0 55 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FIFO_Q ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Cmd ~wire 0 59 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FIFO_Used ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderFlip ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderPolyline ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[47:0]reg~ 0 66 (_array ~reg ((_range  22)))))
		(_signal (_internal _VertexBuf ~[47:0]reg~ 0 66 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 70 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _Cnt ~[7:0]reg~ 0 70 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Flip ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Go ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Polyline ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Y ~reg 0 159 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_virtual \1 \ 0 108 (_uni ((3)(1)))))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#INITIAL#46_1 (_architecture 1 0 46 (_process 
				(_target(20)(21))
			)))
			(#INITIAL#56_2 (_architecture 2 0 56 (_process 
				(_target(24))
			)))
			(#INITIAL#67_3 (_architecture 3 0 67 (_process 
				(_target(30))
			)))
			(#INITIAL#75_4 (_architecture 4 0 75 (_process 
				(_target(31)(32)(33)(34))
			)))
			(#ASSIGN#84_5 (_architecture 5 0 84 (_process (_alias ((oDbgFullPersistent)(_FullPersistent)))(_simple)
				(_target(17))
				(_sensitivity(19))
			)))
			(#ALWAYS#85_6 (_architecture 6 0 85 (_process 
				(_target(19))
				(_read(0)(16))
				(_need_init)
			)))
			(#ASSIGN#90_7 (_architecture 7 0 90 (_process (_alias ((oColor)(_Color)))(_simple)
				(_target(6))
				(_sensitivity(20))
			)))
			(#ASSIGN#102_8 (_architecture 8 0 102 (_process (_alias ((FIFO_Cmd)(FIFO_Q(9))))(_simple)
				(_target(26))
				(_sensitivity(25(9)))
			)))
			(#ASSIGN#103_9 (_architecture 9 0 103 (_process (_alias ((oDbgUsed)(FIFO_Used)))(_simple)
				(_target(18))
				(_sensitivity(27))
			)))
			(#ASSIGN#152_10 (_architecture 10 0 152 (_process (_alias ((oX0)(_VertexBuf(d_47_40))))(_simple)
				(_target(7))
				(_sensitivity(30(d_47_40)))
			)))
			(#ASSIGN#152_11 (_architecture 11 0 152 (_process (_alias ((oY0)(_VertexBuf(d_39_32))))(_simple)
				(_target(8))
				(_sensitivity(30(d_39_32)))
			)))
			(#ASSIGN#152_12 (_architecture 12 0 152 (_process (_alias ((oX1)(_VertexBuf(d_31_24))))(_simple)
				(_target(9))
				(_sensitivity(30(d_31_24)))
			)))
			(#ASSIGN#152_13 (_architecture 13 0 152 (_process (_alias ((oY1)(_VertexBuf(d_23_16))))(_simple)
				(_target(10))
				(_sensitivity(30(d_23_16)))
			)))
			(#ASSIGN#152_14 (_architecture 14 0 152 (_process (_alias ((oX2)(_VertexBuf(d_15_8))))(_simple)
				(_target(11))
				(_sensitivity(30(d_15_8)))
			)))
			(#ASSIGN#152_15 (_architecture 15 0 152 (_process (_alias ((oY2)(_VertexBuf(d_7_0))))(_simple)
				(_target(12))
				(_sensitivity(30(d_7_0)))
			)))
			(#ASSIGN#157_16 (_architecture 16 0 157 (_process (_alias ((oFlip)(_Flip)))(_simple)
				(_target(13))
				(_sensitivity(32))
			)))
			(#ASSIGN#157_17 (_architecture 17 0 157 (_process (_alias ((oGo)(_Go)))(_simple)
				(_target(4))
				(_sensitivity(33))
			)))
			(#ASSIGN#157_18 (_architecture 18 0 157 (_process (_alias ((oPolyline)(_Polyline)))(_simple)
				(_target(14))
				(_sensitivity(34))
			)))
			(#INITIAL#160_19 (_architecture 19 0 160 (_process 
				(_target(35))
			)))
			(#ALWAYS#162_20 (_architecture 20 0 162 (_process 
				(_target(24)(33)(35)(32)(31)(20)(34)(21)(30))
				(_read(0)(23)(5)(33)(24)(25(9))(28)(29)(21)(25(d_8_0))(34)(25(d_7_0))(30(d_47_8))(35)(31))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 93 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (iGo))
			((oQ) (DebounceGo))
		)
	)
	(_instantiation ComFIFO0 0 104 (_entity .  ComFIFO)
		(_port
			((clock) (iClk))
			((data) (\1 \))
			((rdreq) (_FIFO_Pop))
			((wrreq) (DebounceGo))
			((q) (FIFO_Q))
			((usedw) (FIFO_Used))
			((empty) (FIFO_Empty))
			((full) (oDbgFull))
		)
	)
	(_instantiation CmdDecoder0 0 124 (_entity .  CmdDecoder)
		(_port
			((data) (FIFO_Q(d_3_0)))
			((eq00) (DecoderFlip))
			((eq01) (DecoderPolyline))
			((eq02) (_open))
			((eq03) (_open))
			((eq04) (_open))
			((eq05) (_open))
			((eq06) (_open))
			((eq07) (_open))
			((eq08) (_open))
			((eq09) (_open))
			((eq0a) (_open))
			((eq0b) (_open))
			((eq0c) (_open))
			((eq0d) (_open))
			((eq0e) (_open))
			((eq0f) (_open))
		)
	)
	(_model . ComCtrl 23 -1)

)
I 000049 55 2647          1194501383716 Debounce
(_unit VERILOG 6.743.6.418 (Debounce 0 12 (Debounce 0 12 ))
	(_version v38)
	(_time 1194501383328 2007.11.07 21:56:23)
	(_source (\./../../source/debounce.v\ VERILOG (\./../../source/debounce.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1194501383328)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iD ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oQ ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Q ~reg 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Bounce ~reg 0 21 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#19_0 (_architecture 0 0 19 (_process 
				(_target(3))
			)))
			(#INITIAL#22_1 (_architecture 1 0 22 (_process 
				(_target(4))
			)))
			(#ASSIGN#24_2 (_architecture 2 0 24 (_process (_alias ((oQ)(_Q)))(_simple)
				(_target(2))
				(_sensitivity(3))
			)))
			(#ALWAYS#27_3 (_architecture 3 0 27 (_process 
				(_target(4)(3))
				(_read(0)(1)(4))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Debounce 5 -1)

)
I 000048 55 4542          1194501383720 ComFIFO
(_unit VERILOG 6.743.6.418 (ComFIFO 0 39 (ComFIFO 0 39 ))
	(_version v38)
	(_time 1194501383328 2007.11.07 21:56:23)
	(_source (\./../../lib/comfifo.v\ VERILOG (\./../../lib/comfifo.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1194501383328)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal clock ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 41 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal data ~[9:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal rdreq ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wrreq ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal empty ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal full ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~[9:0]wire~ 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal usedw ~[9:0]wire~ 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire2 ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 61 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#62_0 (_architecture 0 0 62 (_process (_alias ((usedw)(sub_wire0)))(_simple)
				(_target(7))
				(_sensitivity(8))
			)))
			(#ASSIGN#63_1 (_architecture 1 0 63 (_process (_alias ((empty)(sub_wire1)))(_simple)
				(_target(4))
				(_sensitivity(9))
			)))
			(#ASSIGN#64_2 (_architecture 2 0 64 (_process (_alias ((q)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(10))
			)))
			(#ASSIGN#65_3 (_architecture 3 0 65 (_process (_alias ((full)(sub_wire3)))(_simple)
				(_target(5))
				(_sensitivity(11))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 scfifo_component.add_ram_output_register (_string \V"ON"\))
		(_toward 0 scfifo_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 scfifo_component.lpm_numwords (_constant \1024\))
		(_toward 0 scfifo_component.lpm_showahead (_string \V"ON"\))
		(_toward 0 scfifo_component.lpm_type (_string \V"scfifo"\))
		(_toward 0 scfifo_component.lpm_width (_constant \10\))
		(_toward 0 scfifo_component.lpm_widthu (_constant \10\))
		(_toward 0 scfifo_component.overflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.underflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.use_eab (_string \V"ON"\))
	)
	(_scope
	)
	(_instantiation scfifo_component 0 67 (_entity ovi_lpm  scfifo)
		(_port
			((rdreq) (rdreq))
			((clock) (clock))
			((wrreq) (wrreq))
			((data) (data))
			((usedw) (sub_wire0))
			((empty) (sub_wire1))
			((q) (sub_wire2))
			((full) (sub_wire3))
			((aclr) (_open))
			((almost_empty) (_open))
			((almost_full) (_open))
			((sclr) (_open))
		)
	)
	(_model . ComFIFO 5 -1)

)
I 000051 55 11634         1194501383724 CmdDecoder
(_unit VERILOG 6.743.6.418 (CmdDecoder 0 39 (CmdDecoder 0 39 ))
	(_version v38)
	(_time 1194501383328 2007.11.07 21:56:23)
	(_source (\./../../lib/cmddecoder.v\ VERILOG (\./../../lib/cmddecoder.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 33))
	(_entity
		(_time 1194501383328)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 40 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal data ~[3:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal eq00 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq01 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq02 ~wire 0 43 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq03 ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq04 ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq05 ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq06 ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq07 ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq08 ~wire 0 49 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq09 ~wire 0 50 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0a ~wire 0 51 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0b ~wire 0 52 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0c ~wire 0 53 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0d ~wire 0 54 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0e ~wire 0 55 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0f ~wire 0 56 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 76 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal sub_wire0 ~[15:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[4:4]wire~ 0 77 (_array ~wire ((_to (i 4) (i 4))))))
		(_signal (_internal sub_wire16 ~[4:4]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[14:14]wire~ 0 78 (_array ~wire ((_to (i 14) (i 14))))))
		(_signal (_internal sub_wire15 ~[14:14]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:3]wire~ 0 79 (_array ~wire ((_to (i 3) (i 3))))))
		(_signal (_internal sub_wire14 ~[3:3]wire~ 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[13:13]wire~ 0 80 (_array ~wire ((_to (i 13) (i 13))))))
		(_signal (_internal sub_wire13 ~[13:13]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:2]wire~ 0 81 (_array ~wire ((_to (i 2) (i 2))))))
		(_signal (_internal sub_wire12 ~[2:2]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[12:12]wire~ 0 82 (_array ~wire ((_to (i 12) (i 12))))))
		(_signal (_internal sub_wire11 ~[12:12]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 83 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire10 ~[1:1]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:11]wire~ 0 84 (_array ~wire ((_to (i 11) (i 11))))))
		(_signal (_internal sub_wire9 ~[11:11]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 85 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire8 ~[0:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[10:10]wire~ 0 86 (_array ~wire ((_to (i 10) (i 10))))))
		(_signal (_internal sub_wire7 ~[10:10]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:9]wire~ 0 87 (_array ~wire ((_to (i 9) (i 9))))))
		(_signal (_internal sub_wire6 ~[9:9]wire~ 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:8]wire~ 0 88 (_array ~wire ((_to (i 8) (i 8))))))
		(_signal (_internal sub_wire5 ~[8:8]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:7]wire~ 0 89 (_array ~wire ((_to (i 7) (i 7))))))
		(_signal (_internal sub_wire4 ~[7:7]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:6]wire~ 0 90 (_array ~wire ((_to (i 6) (i 6))))))
		(_signal (_internal sub_wire3 ~[6:6]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:5]wire~ 0 91 (_array ~wire ((_to (i 5) (i 5))))))
		(_signal (_internal sub_wire2 ~[5:5]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[15:15]wire~ 0 92 (_array ~wire ((_to (i 15) (i 15))))))
		(_signal (_internal sub_wire1 ~[15:15]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#77_0 (_architecture 0 0 77 (_process (_alias ((sub_wire16)(sub_wire0(t_4_4))))(_simple)
				(_target(18))
				(_sensitivity(17(d_4_4)))
			)))
			(#ASSIGN#78_1 (_architecture 1 0 78 (_process (_alias ((sub_wire15)(sub_wire0(t_14_14))))(_simple)
				(_target(19))
				(_sensitivity(17(d_14_14)))
			)))
			(#ASSIGN#79_2 (_architecture 2 0 79 (_process (_alias ((sub_wire14)(sub_wire0(t_3_3))))(_simple)
				(_target(20))
				(_sensitivity(17(d_3_3)))
			)))
			(#ASSIGN#80_3 (_architecture 3 0 80 (_process (_alias ((sub_wire13)(sub_wire0(t_13_13))))(_simple)
				(_target(21))
				(_sensitivity(17(d_13_13)))
			)))
			(#ASSIGN#81_4 (_architecture 4 0 81 (_process (_alias ((sub_wire12)(sub_wire0(t_2_2))))(_simple)
				(_target(22))
				(_sensitivity(17(d_2_2)))
			)))
			(#ASSIGN#82_5 (_architecture 5 0 82 (_process (_alias ((sub_wire11)(sub_wire0(t_12_12))))(_simple)
				(_target(23))
				(_sensitivity(17(d_12_12)))
			)))
			(#ASSIGN#83_6 (_architecture 6 0 83 (_process (_alias ((sub_wire10)(sub_wire0(t_1_1))))(_simple)
				(_target(24))
				(_sensitivity(17(d_1_1)))
			)))
			(#ASSIGN#84_7 (_architecture 7 0 84 (_process (_alias ((sub_wire9)(sub_wire0(t_11_11))))(_simple)
				(_target(25))
				(_sensitivity(17(d_11_11)))
			)))
			(#ASSIGN#85_8 (_architecture 8 0 85 (_process (_alias ((sub_wire8)(sub_wire0(t_0_0))))(_simple)
				(_target(26))
				(_sensitivity(17(d_0_0)))
			)))
			(#ASSIGN#86_9 (_architecture 9 0 86 (_process (_alias ((sub_wire7)(sub_wire0(t_10_10))))(_simple)
				(_target(27))
				(_sensitivity(17(d_10_10)))
			)))
			(#ASSIGN#87_10 (_architecture 10 0 87 (_process (_alias ((sub_wire6)(sub_wire0(t_9_9))))(_simple)
				(_target(28))
				(_sensitivity(17(d_9_9)))
			)))
			(#ASSIGN#88_11 (_architecture 11 0 88 (_process (_alias ((sub_wire5)(sub_wire0(t_8_8))))(_simple)
				(_target(29))
				(_sensitivity(17(d_8_8)))
			)))
			(#ASSIGN#89_12 (_architecture 12 0 89 (_process (_alias ((sub_wire4)(sub_wire0(t_7_7))))(_simple)
				(_target(30))
				(_sensitivity(17(d_7_7)))
			)))
			(#ASSIGN#90_13 (_architecture 13 0 90 (_process (_alias ((sub_wire3)(sub_wire0(t_6_6))))(_simple)
				(_target(31))
				(_sensitivity(17(d_6_6)))
			)))
			(#ASSIGN#91_14 (_architecture 14 0 91 (_process (_alias ((sub_wire2)(sub_wire0(t_5_5))))(_simple)
				(_target(32))
				(_sensitivity(17(d_5_5)))
			)))
			(#ASSIGN#92_15 (_architecture 15 0 92 (_process (_alias ((sub_wire1)(sub_wire0(t_15_15))))(_simple)
				(_target(33))
				(_sensitivity(17(d_15_15)))
			)))
			(#ASSIGN#93_16 (_architecture 16 0 93 (_process (_alias ((eq0f)(sub_wire1)))(_simple)
				(_target(16))
				(_sensitivity(33))
			)))
			(#ASSIGN#94_17 (_architecture 17 0 94 (_process (_alias ((eq05)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(32))
			)))
			(#ASSIGN#95_18 (_architecture 18 0 95 (_process (_alias ((eq06)(sub_wire3)))(_simple)
				(_target(7))
				(_sensitivity(31))
			)))
			(#ASSIGN#96_19 (_architecture 19 0 96 (_process (_alias ((eq07)(sub_wire4)))(_simple)
				(_target(8))
				(_sensitivity(30))
			)))
			(#ASSIGN#97_20 (_architecture 20 0 97 (_process (_alias ((eq08)(sub_wire5)))(_simple)
				(_target(9))
				(_sensitivity(29))
			)))
			(#ASSIGN#98_21 (_architecture 21 0 98 (_process (_alias ((eq09)(sub_wire6)))(_simple)
				(_target(10))
				(_sensitivity(28))
			)))
			(#ASSIGN#99_22 (_architecture 22 0 99 (_process (_alias ((eq0a)(sub_wire7)))(_simple)
				(_target(11))
				(_sensitivity(27))
			)))
			(#ASSIGN#100_23 (_architecture 23 0 100 (_process (_alias ((eq00)(sub_wire8)))(_simple)
				(_target(1))
				(_sensitivity(26))
			)))
			(#ASSIGN#101_24 (_architecture 24 0 101 (_process (_alias ((eq0b)(sub_wire9)))(_simple)
				(_target(12))
				(_sensitivity(25))
			)))
			(#ASSIGN#102_25 (_architecture 25 0 102 (_process (_alias ((eq01)(sub_wire10)))(_simple)
				(_target(2))
				(_sensitivity(24))
			)))
			(#ASSIGN#103_26 (_architecture 26 0 103 (_process (_alias ((eq0c)(sub_wire11)))(_simple)
				(_target(13))
				(_sensitivity(23))
			)))
			(#ASSIGN#104_27 (_architecture 27 0 104 (_process (_alias ((eq02)(sub_wire12)))(_simple)
				(_target(3))
				(_sensitivity(22))
			)))
			(#ASSIGN#105_28 (_architecture 28 0 105 (_process (_alias ((eq0d)(sub_wire13)))(_simple)
				(_target(14))
				(_sensitivity(21))
			)))
			(#ASSIGN#106_29 (_architecture 29 0 106 (_process (_alias ((eq03)(sub_wire14)))(_simple)
				(_target(4))
				(_sensitivity(20))
			)))
			(#ASSIGN#107_30 (_architecture 30 0 107 (_process (_alias ((eq0e)(sub_wire15)))(_simple)
				(_target(15))
				(_sensitivity(19))
			)))
			(#ASSIGN#108_31 (_architecture 31 0 108 (_process (_alias ((eq04)(sub_wire16)))(_simple)
				(_target(5))
				(_sensitivity(18))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 lpm_decode_component.lpm_decodes (_constant \16\))
		(_toward 0 lpm_decode_component.lpm_type (_string \V"LPM_DECODE"\))
		(_toward 0 lpm_decode_component.lpm_width (_constant \4\))
	)
	(_scope
	)
	(_instantiation lpm_decode_component 0 110 (_entity ovi_lpm  lpm_decode)
		(_port
			((data) (data))
			((eq) (sub_wire0))
			((aclr) (_open))
			((clken) (_open))
			((clock) (_open))
			((enable) (_open))
		)
	)
	(_model . CmdDecoder 33 -1)

)
I 000050 55 6496          1194501383728 FrameCtrl
(_unit VERILOG 6.743.6.418 (FrameCtrl 0 12 (FrameCtrl 0 12 ))
	(_version v38)
	(_time 1194501383328 2007.11.07 21:56:23)
	(_source (\./../../source/framectrl.v\ VERILOG (\./../../source/framectrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1194501383328)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iFlip ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk0 ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal iAdr0 ~[15:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 19 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD0 ~[8:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ0 ~[8:0]wire~ 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn0 ~wire 0 21 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iClk1 ~wire 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iAdr1 ~[15:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iD1 ~[8:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ1 ~[8:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn1 ~wire 0 28 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 31 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 32 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 34 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Face0 ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FrameA_Adr ~[15:0]wire~ 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Clk ~wire 0 47 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_WrEn ~wire 0 47 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_D ~[8:0]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Q ~[8:0]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#ALWAYS#53_1 (_architecture 1 0 53 (_process 
				(_target(19))
				(_read(0)(1)(19))
				(_need_init)
			)))
			(#ASSIGN#73_2 (_architecture 2 0 73 (_process (_simple)
				(_target(14))
			)))
			(#ASSIGN#73_3 (_architecture 3 0 73 (_process (_simple)
				(_target(18))
			)))
			(#ASSIGN#73_4 (_architecture 4 0 73 (_process (_simple)
				(_target(16))
			)))
			(#ASSIGN#73_5 (_architecture 5 0 73 (_process (_simple)
				(_target(17))
			)))
			(#ASSIGN#76_6 (_architecture 6 0 76 (_process (_simple)
				(_target(5))
				(_sensitivity(19)(24)(13))
			)))
			(#ASSIGN#77_7 (_architecture 7 0 77 (_process (_simple)
				(_target(10))
				(_sensitivity(19)(13)(24))
			)))
			(#ASSIGN#80_8 (_architecture 8 0 80 (_process (_alias ((FrameA_Clk)(_Face0)(iClk0)(iClk1)))(_simple)
				(_target(21))
				(_sensitivity(19)(2)(7))
			)))
			(#ASSIGN#81_9 (_architecture 9 0 81 (_process (_alias ((FrameA_Adr)(_Face0)(iAdr0)(iAdr1)))(_simple)
				(_target(20))
				(_sensitivity(19)(3)(8))
			)))
			(#ASSIGN#82_10 (_architecture 10 0 82 (_process (_alias ((FrameA_D)(_Face0)(iD0)(iD1)))(_simple)
				(_target(23))
				(_sensitivity(19)(4)(9))
			)))
			(#ASSIGN#83_11 (_architecture 11 0 83 (_process (_alias ((FrameA_WrEn)(_Face0)(iWrEn0)(iWrEn1)))(_simple)
				(_target(22))
				(_sensitivity(19)(6)(11))
			)))
			(#ASSIGN#86_12 (_architecture 12 0 86 (_process (_simple)
				(_target(12))
				(_sensitivity(19)(8)(3))
			)))
			(#ASSIGN#89_13 (_architecture 13 0 89 (_process (_simple)
				(_target(13))
				(_sensitivity(15)(19)(9)(4))
			)))
			(#ASSIGN#90_14 (_architecture 14 0 90 (_process (_alias ((oSRAM_WE_)(_Face0)(iWrEn1)(iWrEn0)))(_simple)
				(_target(15))
				(_sensitivity(19)(11)(6))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FrameA0 0 58 (_entity .  FrameA)
		(_port
			((clock) (FrameA_Clk))
			((address) (FrameA_Adr))
			((data) (FrameA_D))
			((q) (FrameA_Q))
			((wren) (FrameA_WrEn))
		)
	)
	(_model . FrameCtrl 16 -1)

)
I 000047 55 5796          1194501383732 FrameA
(_unit VERILOG 6.743.6.418 (FrameA 0 39 (FrameA 0 39 ))
	(_version v38)
	(_time 1194501383328 2007.11.07 21:56:23)
	(_source (\./../../lib/framea.v\ VERILOG (\./../../lib/framea.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1194501383328)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[15:0]wire~ 0 40 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal address ~[15:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal clock ~wire 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 42 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal data ~[8:0]wire~ 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wren ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal q ~[8:0]wire~ 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[8:0]wire~ 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#53_0 (_architecture 0 0 53 (_process (_alias ((q)(sub_wire0)))(_simple)
				(_target(4))
				(_sensitivity(5))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altsyncram_component.clock_enable_input_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.clock_enable_output_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.init_file (_string \V"../startup.hex"\))
		(_toward 0 altsyncram_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altsyncram_component.lpm_hint (_string \V"ENABLE_RUNTIME_MOD=NO"\))
		(_toward 0 altsyncram_component.lpm_type (_string \V"altsyncram"\))
		(_toward 0 altsyncram_component.numwords_a (_constant \38400\))
		(_toward 0 altsyncram_component.operation_mode (_string \V"SINGLE_PORT"\))
		(_toward 0 altsyncram_component.outdata_aclr_a (_string \V"NONE"\))
		(_toward 0 altsyncram_component.outdata_reg_a (_string \V"CLOCK0"\))
		(_toward 0 altsyncram_component.power_up_uninitialized (_string \V"FALSE"\))
		(_toward 0 altsyncram_component.widthad_a (_constant \16\))
		(_toward 0 altsyncram_component.width_a (_constant \9\))
		(_toward 0 altsyncram_component.width_byteena_a (_constant \1\))
	)
	(_scope
	)
	(_instantiation altsyncram_component 0 55 (_entity ovi_lpm  altsyncram)
		(_port
			((wren_a) (wren))
			((clock0) (clock))
			((address_a) (address))
			((data_a) (data))
			((q_a) (sub_wire0))
			((aclr0) (\1 \))
			((aclr1) (\2 \))
			((address_b) (\3 \))
			((addressstall_a) (\4 \))
			((addressstall_b) (\5 \))
			((byteena_a) (\6 \))
			((byteena_b) (\7 \))
			((clock1) (\8 \))
			((clocken0) (\9 \))
			((clocken1) (\10 \))
			((clocken2) (\11 \))
			((clocken3) (\12 \))
			((data_b) (\13 \))
			((eccstatus) (_open))
			((q_b) (_open))
			((rden_a) (\14 \))
			((rden_b) (\15 \))
			((wren_b) (\16 \))
		)
	)
	(_model . FrameA 2 -1)

)
I 000045 55 6740          1194501383736 Line
(_unit VERILOG 6.743.6.418 (Line 0 14 (Line 0 14 ))
	(_version v38)
	(_time 1194501383328 2007.11.07 21:56:23)
	(_source (\./../../source/line.v\ VERILOG (\./../../source/line.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1194501383328)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~0 0 16 \240\ (_entity -1 (_code  16))))
		(_port (_internal iClk ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 23 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal iX0 ~[7:0]wire~ 0 23 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iY0 ~[7:0]wire~ 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iX1 ~[7:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iY1 ~[7:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 29 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Done ~reg 0 34 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]wire~S 0 44 (_array ~wire ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal X0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 51 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal dxAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dyAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Steep ~wire 0 60 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 64 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _AddrX ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _AddrY ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~S 0 78 (_array ~reg ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal _X ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Y ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dx ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dy ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Err ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _LastStep ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _NegativeYStep ~reg 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#35_0 (_architecture 0 0 35 (_process 
				(_target(9))
			)))
			(#ASSIGN#37_1 (_architecture 1 0 37 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(9))
			)))
			(#ASSIGN#44_2 (_architecture 2 0 44 (_process (_simple)
				(_target(10))
				(_sensitivity(3))
			)))
			(#ASSIGN#44_3 (_architecture 3 0 44 (_process (_simple)
				(_target(11))
				(_sensitivity(4))
			)))
			(#ASSIGN#44_4 (_architecture 4 0 44 (_process (_simple)
				(_target(12))
			)))
			(#ASSIGN#44_5 (_architecture 5 0 44 (_process (_simple)
				(_target(13))
			)))
			(#INITIAL#52_6 (_architecture 6 0 52 (_process 
				(_target(14))
			)))
			(#ASSIGN#54_7 (_architecture 7 0 54 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(8))
				(_sensitivity(14))
			)))
			(#ASSIGN#58_8 (_architecture 8 0 58 (_process (_alias ((dxAbs)(X1)(X0)(X1)(X0)(X0)(X1)))(_simple)
				(_target(15))
				(_sensitivity(12)(10))
			)))
			(#ASSIGN#58_9 (_architecture 9 0 58 (_process (_alias ((dyAbs)(Y1)(Y0)(Y1)(Y0)(Y0)(Y1)))(_simple)
				(_target(16))
				(_sensitivity(13)(11))
			)))
			(#ASSIGN#60_10 (_architecture 10 0 60 (_process (_alias ((Steep)(dyAbs)(dxAbs)))(_simple)
				(_target(17))
				(_sensitivity(16)(15))
			)))
			(#INITIAL#65_11 (_architecture 11 0 65 (_process 
				(_target(18)(19))
			)))
			(#ASSIGN#70_12 (_architecture 12 0 70 (_process (_simple)
				(_target(7))
				(_sensitivity(18)(19))
			)))
			(#INITIAL#80_13 (_architecture 13 0 80 (_process 
				(_target(20)(21)(22)(23)(25)(26))
			)))
			(#ALWAYS#90_14 (_architecture 14 0 90 (_process 
				(_target(14)(9)(22)(23)(24)(21)(20)(25)(18)(19)(26))
				(_read(0)(1)(12)(10)(16)(11)(13)(17)(15)(2)(20)(25)(21)(24)(23)(22)(26))
				(_need_init)
			)))
			(#INTERNAL#0_15 (_internal 15 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Line 17 -1)

)
I 000053 55 2649          1194501383740 SSHLEDMDCtrl
(_unit VERILOG 6.743.6.418 (SSHLEDMDCtrl 0 14 (SSHLEDMDCtrl 0 14 ))
	(_version v38)
	(_time 1194501383328 2007.11.07 21:56:23)
	(_source (\./../../source/sshledmdctrl.v\ VERILOG (\./../../source/sshledmdctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1194501383328)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 15 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iBCD ~[3:0]wire~ 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 16 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oMatrix ~[6:0]wire~ 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]reg~ 0 19 (_array ~reg ((_downto (i 6) (i 0))))))
		(_signal (_internal _oMatrix ~[6:0]reg~ 0 19 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#20_0 (_architecture 0 0 20 (_process 
				(_target(2))
			)))
			(#ASSIGN#22_1 (_architecture 1 0 22 (_process (_alias ((oMatrix)(_oMatrix)))(_simple)
				(_target(1))
				(_sensitivity(2))
			)))
			(#ALWAYS#26_2 (_architecture 2 0 26 (_process 
				(_target(2))
				(_read)
				(_sensitivity(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . SSHLEDMDCtrl 4 -1)

)
I 000055 55 18150         1194501383744 swankmania_HDL
(_unit VERILOG 6.743.6.418 (swankmania_HDL 0 12 (swankmania_HDL 0 12 ))
	(_version v38)
	(_time 1194501383328 2007.11.07 21:56:23)
	(_source (\./../../source/swankmania_hdl.v\ VERILOG (\./../../source/swankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 59))
	(_entity
		(_time 1194501383328)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate gSSHLEDMDCtrl 0 273 (_verilogfor  (_code  59) (_code  60) (_code  61))
	  (_object
	  	(_type (_internal ~vector~0 0 272 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal gCnt ~vector~0 0 272  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_58 (_internal 58 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation Digit 0 275 (_entity .  SSHLEDMDCtrl)
	  	(_port
	  		((iBCD) (SSHLEDMDCtrlD(_range  62)))
	  		((oMatrix) (SSHLEDMDCtrlQ(_range  63)))
	  	)
	  )
	)
	(_object
		(_port (_internal iClk27 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk50 ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 18 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal iSwitch ~[17:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 19 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iButton_ ~[3:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oLEDR ~[17:0]wire~ 0 22 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 23 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal oLEDG ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 26 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oHex7 ~[6:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex6 ~[6:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex5 ~[6:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex4 ~[6:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex3 ~[6:0]wire~ 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex2 ~[6:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex1 ~[6:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex0 ~[6:0]wire~ 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[23:0]wire~ 0 36 (_array ~wire ((_downto (i 23) (i 0))))))
		(_port (_internal ioGPIO0 ~[23:0]wire~ 0 36 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[25:0]wire~ 0 39 (_array ~wire ((_downto (i 25) (i 0))))))
		(_port (_internal ioGPIO1 ~[25:0]wire~ 0 39 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 43 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 43 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Clk16 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Clk100 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineWrEn ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineDone ~wire 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineAdr ~[15:0]wire~ 0 56 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipWrEn ~wire 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipDone ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipAdr ~[15:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_RGB ~[8:0]wire~ 0 62 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Vsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Hsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_SD ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_MCK ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Adr ~[15:0]wire~ 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComD ~[8:0]wire~ 0 70 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComColor ~[8:0]wire~ 0 71 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComCmd ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFrame ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFlip ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComDrawGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComPolyline ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComTriangle ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 86 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal ComX0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[31:0]wire~ 0 88 (_array ~wire ((_range  64)))))
		(_signal (_internal SSHLEDMDCtrlD ~[31:0]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[55:0]wire~ 0 89 (_array ~wire ((_range  65)))))
		(_signal (_internal SSHLEDMDCtrlQ ~[55:0]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~wire -1 141 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 0 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal \2 \ ~[8:0]reg~ -1 0 (_internal (_uni (_constant \9'h0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~[15:0]wire~ -1 215 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~wire -1 218 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~wire -1 235 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~wire -1 254 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#141_0 (_internal 0 0 141 (_process (_alias ((\1 \)(ComPolyline)(LineDone)(ComFlip)(FlipDone)(ComPolyline)(ComFlip)))(_simple)
				(_target(54))
				(_sensitivity(44)(26)(42)(29))
			)))
			(#INTERNAL#215_1 (_internal 1 0 215 (_process (_alias ((\4 \)(ComPolyline)(LineAdr)(FlipAdr)))(_simple)
				(_target(57))
				(_sensitivity(44)(27)(30))
			)))
			(#INTERNAL#218_2 (_internal 2 0 218 (_process (_alias ((\5 \)(ComPolyline)(LineWrEn)(ComFlip)(FlipWrEn)))(_simple)
				(_target(58))
				(_sensitivity(44)(25)(42)(28))
			)))
			(#INTERNAL#235_3 (_internal 3 0 235 (_process (_alias ((\6 \)(ComDrawGo)(ComPolyline)))(_simple)
				(_target(59))
				(_sensitivity(43)(44))
			)))
			(#INTERNAL#254_4 (_internal 4 0 254 (_process (_alias ((\7 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(60))
				(_sensitivity(43)(42))
			)))
			(#ASSIGN#102_5 (_architecture 5 0 102 (_process (_alias ((ComFrame)(ACX_Vsync)))(_simple)
				(_target(41))
				(_sensitivity(32))
			)))
			(#ASSIGN#127_6 (_architecture 6 0 127 (_process (_simple)
				(_target(14(0)))
			)))
			(#ASSIGN#127_7 (_architecture 7 0 127 (_process (_alias ((ComD(0))(ioGPIO0(1))))(_simple)
				(_target(37(0)))
				(_sensitivity(14(1)))
			)))
			(#ASSIGN#127_8 (_architecture 8 0 127 (_process (_simple)
				(_target(14(2)))
			)))
			(#ASSIGN#127_9 (_architecture 9 0 127 (_process (_alias ((ComD(1))(ioGPIO0(3))))(_simple)
				(_target(37(1)))
				(_sensitivity(14(3)))
			)))
			(#ASSIGN#127_10 (_architecture 10 0 127 (_process (_simple)
				(_target(14(4)))
			)))
			(#ASSIGN#127_11 (_architecture 11 0 127 (_process (_alias ((ComD(2))(ioGPIO0(5))))(_simple)
				(_target(37(2)))
				(_sensitivity(14(5)))
			)))
			(#ASSIGN#127_12 (_architecture 12 0 127 (_process (_simple)
				(_target(14(6)))
			)))
			(#ASSIGN#127_13 (_architecture 13 0 127 (_process (_alias ((ComD(3))(ioGPIO0(7))))(_simple)
				(_target(37(3)))
				(_sensitivity(14(7)))
			)))
			(#ASSIGN#127_14 (_architecture 14 0 127 (_process (_simple)
				(_target(14(8)))
			)))
			(#ASSIGN#127_15 (_architecture 15 0 127 (_process (_alias ((ComD(4))(ioGPIO0(9))))(_simple)
				(_target(37(4)))
				(_sensitivity(14(9)))
			)))
			(#ASSIGN#127_16 (_architecture 16 0 127 (_process (_simple)
				(_target(14(10)))
			)))
			(#ASSIGN#127_17 (_architecture 17 0 127 (_process (_alias ((ComD(5))(ioGPIO0(11))))(_simple)
				(_target(37(5)))
				(_sensitivity(14(11)))
			)))
			(#ASSIGN#127_18 (_architecture 18 0 127 (_process (_simple)
				(_target(14(12)))
			)))
			(#ASSIGN#127_19 (_architecture 19 0 127 (_process (_alias ((ComD(6))(ioGPIO0(13))))(_simple)
				(_target(37(6)))
				(_sensitivity(14(13)))
			)))
			(#ASSIGN#127_20 (_architecture 20 0 127 (_process (_simple)
				(_target(14(14)))
			)))
			(#ASSIGN#127_21 (_architecture 21 0 127 (_process (_alias ((ComD(7))(ioGPIO0(15))))(_simple)
				(_target(37(7)))
				(_sensitivity(14(15)))
			)))
			(#ASSIGN#127_22 (_architecture 22 0 127 (_process (_simple)
				(_target(14(16)))
			)))
			(#ASSIGN#127_23 (_architecture 23 0 127 (_process (_alias ((ComD(8))(ioGPIO0(17))))(_simple)
				(_target(37(8)))
				(_sensitivity(14(17)))
			)))
			(#ASSIGN#127_24 (_architecture 24 0 127 (_process (_simple)
				(_target(14(18)))
			)))
			(#ASSIGN#127_25 (_architecture 25 0 127 (_process (_alias ((ComGo)(ioGPIO0(19))))(_simple)
				(_target(39))
				(_sensitivity(14(19)))
			)))
			(#ASSIGN#127_26 (_architecture 26 0 127 (_process (_simple)
				(_target(14(20)))
			)))
			(#ASSIGN#127_27 (_architecture 27 0 127 (_process (_alias ((ComCmd)(ioGPIO0(21))))(_simple)
				(_target(40))
				(_sensitivity(14(21)))
			)))
			(#ASSIGN#127_28 (_architecture 28 0 127 (_process (_simple)
				(_target(14(22)))
			)))
			(#ASSIGN#127_29 (_architecture 29 0 127 (_process (_alias ((ioGPIO0(23))(ComFrame)))(_simple)
				(_target(14(23)))
				(_sensitivity(41))
			)))
			(#ASSIGN#186_30 (_architecture 30 0 186 (_process (_simple)
				(_target(15(0)))
			)))
			(#ASSIGN#186_31 (_architecture 31 0 186 (_process (_alias ((ioGPIO1(1))(ACX_RGB(8))))(_simple)
				(_target(15(1)))
				(_sensitivity(31(8)))
			)))
			(#ASSIGN#186_32 (_architecture 32 0 186 (_process (_simple)
				(_target(15(2)))
			)))
			(#ASSIGN#186_33 (_architecture 33 0 186 (_process (_alias ((ioGPIO1(3))(ACX_RGB(7))))(_simple)
				(_target(15(3)))
				(_sensitivity(31(7)))
			)))
			(#ASSIGN#186_34 (_architecture 34 0 186 (_process (_simple)
				(_target(15(4)))
			)))
			(#ASSIGN#186_35 (_architecture 35 0 186 (_process (_alias ((ioGPIO1(5))(ACX_RGB(6))))(_simple)
				(_target(15(5)))
				(_sensitivity(31(6)))
			)))
			(#ASSIGN#186_36 (_architecture 36 0 186 (_process (_simple)
				(_target(15(6)))
			)))
			(#ASSIGN#186_37 (_architecture 37 0 186 (_process (_alias ((ioGPIO1(7))(ACX_RGB(5))))(_simple)
				(_target(15(7)))
				(_sensitivity(31(5)))
			)))
			(#ASSIGN#186_38 (_architecture 38 0 186 (_process (_simple)
				(_target(15(8)))
			)))
			(#ASSIGN#186_39 (_architecture 39 0 186 (_process (_alias ((ioGPIO1(9))(ACX_RGB(4))))(_simple)
				(_target(15(9)))
				(_sensitivity(31(4)))
			)))
			(#ASSIGN#186_40 (_architecture 40 0 186 (_process (_simple)
				(_target(15(10)))
			)))
			(#ASSIGN#186_41 (_architecture 41 0 186 (_process (_alias ((ioGPIO1(11))(ACX_RGB(3))))(_simple)
				(_target(15(11)))
				(_sensitivity(31(3)))
			)))
			(#ASSIGN#186_42 (_architecture 42 0 186 (_process (_simple)
				(_target(15(12)))
			)))
			(#ASSIGN#186_43 (_architecture 43 0 186 (_process (_alias ((ioGPIO1(13))(ACX_RGB(2))))(_simple)
				(_target(15(13)))
				(_sensitivity(31(2)))
			)))
			(#ASSIGN#186_44 (_architecture 44 0 186 (_process (_simple)
				(_target(15(14)))
			)))
			(#ASSIGN#186_45 (_architecture 45 0 186 (_process (_alias ((ioGPIO1(15))(ACX_RGB(1))))(_simple)
				(_target(15(15)))
				(_sensitivity(31(1)))
			)))
			(#ASSIGN#186_46 (_architecture 46 0 186 (_process (_simple)
				(_target(15(16)))
			)))
			(#ASSIGN#186_47 (_architecture 47 0 186 (_process (_alias ((ioGPIO1(17))(ACX_RGB(0))))(_simple)
				(_target(15(17)))
				(_sensitivity(31(0)))
			)))
			(#ASSIGN#186_48 (_architecture 48 0 186 (_process (_simple)
				(_target(15(18)))
			)))
			(#ASSIGN#186_49 (_architecture 49 0 186 (_process (_alias ((ioGPIO1(19))(ACX_Hsync)))(_simple)
				(_target(15(19)))
				(_sensitivity(33))
			)))
			(#ASSIGN#186_50 (_architecture 50 0 186 (_process (_simple)
				(_target(15(20)))
			)))
			(#ASSIGN#186_51 (_architecture 51 0 186 (_process (_alias ((ioGPIO1(21))(ACX_Vsync)))(_simple)
				(_target(15(21)))
				(_sensitivity(32))
			)))
			(#ASSIGN#186_52 (_architecture 52 0 186 (_process (_simple)
				(_target(15(22)))
			)))
			(#ASSIGN#186_53 (_architecture 53 0 186 (_process (_alias ((ioGPIO1(23))(ACX_SD)))(_simple)
				(_target(15(23)))
				(_sensitivity(34))
			)))
			(#ASSIGN#186_54 (_architecture 54 0 186 (_process (_simple)
				(_target(15(24)))
			)))
			(#ASSIGN#186_55 (_architecture 55 0 186 (_process (_alias ((ioGPIO1(25))(ACX_MCK)))(_simple)
				(_target(15(25)))
				(_sensitivity(35))
			)))
			(#ASSIGN#270_56 (_architecture 56 0 270 (_process (_simple)
				(_target(6)(7)(8)(9)(10)(11)(12)(13))
				(_sensitivity(53))
			)))
			(#INTERNAL#0_57 (_internal 57 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation PLL_Sys0 0 93 (_entity .  PLL_Sys)
		(_port
			((inclk0) (iClk50))
			((c0) (Clk16))
			((c1) (Clk100))
		)
	)
	(_instantiation ComCtrl0 0 129 (_entity .  ComCtrl)
		(_port
			((iClk) (Clk100))
			((iD) (ComD))
			((iGo) (ComGo))
			((iCmd) (ComCmd))
			((oGo) (ComDrawGo))
			((iDone) (\1 \))
			((oColor) (ComColor))
			((oX0) (ComX0))
			((oY0) (ComY0))
			((oX1) (ComX1))
			((oY1) (ComY1))
			((oX2) (ComX2))
			((oY2) (ComY2))
			((oFlip) (ComFlip))
			((oPolyline) (ComPolyline))
			((oTriangle) (ComTriangle))
			((oDbgFull) (oLEDR(0)))
			((oDbgFullPersistent) (oLEDR(1)))
			((oDbgUsed) (SSHLEDMDCtrlD))
		)
	)
	(_instantiation ACX705AKM_Ctrl0 0 188 (_entity .  ACX705AKM_Ctrl)
		(_port
			((iClk16) (Clk16))
			((oVsync) (ACX_Vsync))
			((oHsync) (ACX_Hsync))
			((oSD) (ACX_SD))
			((oMCK) (ACX_MCK))
			((oAdr) (ACX_Adr))
		)
	)
	(_instantiation FrameCtrl0 0 200 (_entity .  FrameCtrl)
		(_port
			((iClk) (Clk100))
			((iFlip) (ComFlip))
			((iClk0) (ACX_MCK))
			((iAdr0) (ACX_Adr))
			((iD0) (\2 \))
			((oQ0) (ACX_RGB))
			((iWrEn0) (\3 \))
			((iClk1) (Clk100))
			((iAdr1) (\4 \))
			((iD1) (ComColor))
			((oQ1) (_open))
			((iWrEn1) (\5 \))
			((oSRAM_A) (oSRAM_A))
			((ioSRAM_IO) (ioSRAM_IO))
			((oSRAM_CE_) (oSRAM_CE_))
			((oSRAM_WE_) (oSRAM_WE_))
			((oSRAM_LB_) (oSRAM_LB_))
			((oSRAM_UB_) (oSRAM_UB_))
			((oSRAM_OE_) (oSRAM_OE_))
		)
	)
	(_instantiation Line0 0 231 (_entity .  Line)
		(_port
			((iClk) (Clk100))
			((iGo) (\6 \))
			((oDone) (LineDone))
			((iX0) (ComX0))
			((iY0) (ComY0))
			((iX1) (ComX1))
			((iY1) (ComY1))
			((oAdr) (LineAdr))
			((oWrEn) (LineWrEn))
		)
	)
	(_instantiation Flip0 0 250 (_entity .  Flip)
		(_port
			((iClk) (Clk100))
			((iGo) (\7 \))
			((oDone) (FlipDone))
			((oAdr) (FlipAdr))
			((oWrEn) (FlipWrEn))
		)
	)
	(_model . swankmania_HDL 66 -1)

)
I 000048 55 10448         1194501383748 PLL_Sys
(_unit VERILOG 6.743.6.418 (PLL_Sys 0 39 (PLL_Sys 0 39 ))
	(_version v38)
	(_time 1194501383328 2007.11.07 21:56:23)
	(_source (\./../../lib/pll_sys.v\ VERILOG (\./../../lib/pll_sys.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1194501383328)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal inclk0 ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c0 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal c1 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 48 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal sub_wire0 ~[5:0]wire~ 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 49 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire5 ~[0:0]wire~ 0 49 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 50 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire2 ~[1:1]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~[0:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 55 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal sub_wire4 ~[1:0]wire~ 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 0 (_array ~reg ((_downto (i 5) (i 0))))))
		(_signal (_internal \2 \ ~[5:0]reg~ -1 0 (_internal (_uni (_constant \6'h3f\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 0 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal \5 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \17 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#49_0 (_architecture 0 0 49 (_process (_simple)
				(_target(4))
			)))
			(#ASSIGN#50_1 (_architecture 1 0 50 (_process (_alias ((sub_wire2)(sub_wire0(t_1_1))))(_simple)
				(_target(5))
				(_sensitivity(3(d_1_1)))
			)))
			(#ASSIGN#51_2 (_architecture 2 0 51 (_process (_alias ((sub_wire1)(sub_wire0(t_0_0))))(_simple)
				(_target(6))
				(_sensitivity(3(d_0_0)))
			)))
			(#ASSIGN#52_3 (_architecture 3 0 52 (_process (_alias ((c0)(sub_wire1)))(_simple)
				(_target(1))
				(_sensitivity(6))
			)))
			(#ASSIGN#53_4 (_architecture 4 0 53 (_process (_alias ((c1)(sub_wire2)))(_simple)
				(_target(2))
				(_sensitivity(5))
			)))
			(#ASSIGN#54_5 (_architecture 5 0 54 (_process (_alias ((sub_wire3)(inclk0)))(_simple)
				(_target(7))
				(_sensitivity(0))
			)))
			(#ASSIGN#55_6 (_architecture 6 0 55 (_process (_alias ((sub_wire4)(sub_wire5)(sub_wire3)))(_simple)
				(_target(8))
				(_sensitivity(4)(7))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altpll_component.clk0_divide_by (_constant \25\))
		(_toward 0 altpll_component.clk0_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk0_multiply_by (_constant \8\))
		(_toward 0 altpll_component.clk0_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.clk1_divide_by (_constant \1\))
		(_toward 0 altpll_component.clk1_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk1_multiply_by (_constant \2\))
		(_toward 0 altpll_component.clk1_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.compensate_clock (_string \V"CLK0"\))
		(_toward 0 altpll_component.inclk0_input_frequency (_constant \20000\))
		(_toward 0 altpll_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altpll_component.lpm_hint (_string \V"CBX_MODULE_PREFIX=PLL_Sys"\))
		(_toward 0 altpll_component.lpm_type (_string \V"altpll"\))
		(_toward 0 altpll_component.operation_mode (_string \V"NORMAL"\))
		(_toward 0 altpll_component.port_activeclock (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_areset (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkloss (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkswitch (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_configupdate (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_fbin (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_inclk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_inclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_locked (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pfdena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasecounterselect (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasedone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasestep (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phaseupdown (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pllena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanaclr (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclk (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclkena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandata (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandataout (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanread (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanwrite (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk1 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk3 (_string \V"PORT_UNUSED"\))
	)
	(_scope
	)
	(_instantiation altpll_component 0 57 (_entity ovi_lpm  altpll)
		(_port
			((inclk) (sub_wire4))
			((clk) (sub_wire0))
			((activeclock) (_open))
			((areset) (\1 \))
			((clkbad) (_open))
			((clkena) (\2 \))
			((clkloss) (_open))
			((clkswitch) (\3 \))
			((configupdate) (\4 \))
			((enable0) (_open))
			((enable1) (_open))
			((extclk) (_open))
			((extclkena) (\5 \))
			((fbin) (\6 \))
			((fbout) (_open))
			((locked) (_open))
			((pfdena) (\7 \))
			((phasecounterselect) (\8 \))
			((phasedone) (_open))
			((phasestep) (\9 \))
			((phaseupdown) (\10 \))
			((pllena) (\11 \))
			((scanaclr) (\12 \))
			((scanclk) (\13 \))
			((scanclkena) (\14 \))
			((scandata) (\15 \))
			((scandataout) (_open))
			((scandone) (_open))
			((scanread) (\16 \))
			((scanwrite) (\17 \))
			((sclkout0) (_open))
			((sclkout1) (_open))
			((vcooverrange) (_open))
			((vcounderrange) (_open))
		)
	)
	(_model . PLL_Sys 8 -1)

)
I 000045 55 3483          1194501383752 Flip
(_unit VERILOG 6.743.6.418 (Flip 0 12 (Flip 0 12 ))
	(_version v38)
	(_time 1194501383328 2007.11.07 21:56:23)
	(_source (\./../../source/flip.v\ VERILOG (\./../../source/flip.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1194501383328)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]reg~ 0 22 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal _Adr ~[15:0]reg~ 0 22 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Done ~reg 0 24 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 26 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#23_0 (_architecture 0 0 23 (_process 
				(_target(5))
			)))
			(#INITIAL#25_1 (_architecture 1 0 25 (_process 
				(_target(6))
			)))
			(#INITIAL#27_2 (_architecture 2 0 27 (_process 
				(_target(7))
			)))
			(#ASSIGN#29_3 (_architecture 3 0 29 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(6))
			)))
			(#ASSIGN#30_4 (_architecture 4 0 30 (_process (_alias ((oAdr)(_Adr)))(_simple)
				(_target(3))
				(_sensitivity(5))
			)))
			(#ASSIGN#31_5 (_architecture 5 0 31 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#33_6 (_architecture 6 0 33 (_process 
				(_target(6)(7)(5))
				(_read(0)(1)(5))
				(_need_init)
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Flip 9 -1)

)
I 000046 55 2572          1194501383756 tbClk
(_unit VERILOG 6.743.6.418 (tbClk 0 13 (tbClk 0 13 ))
	(_version v38)
	(_time 1194501383328 2007.11.07 21:56:23)
	(_source (\./../../source/tbclk.v\ VERILOG (\./../../source/tbclk.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1194501383328)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Timescale_kHz ~vector~0 0 15 \1000000000\ (_entity -1 (_code  3))))
		(_type (_internal ~vector~1 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Frequency_kHz ~vector~1 0 17 \0\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Ticks ~vector~2 0 27 \$unsigned(Timescale_kHz/2*Frequency_kHz)\ (_entity -1 (_code  5)))(_constant))
		(_port (_internal _oClk ~reg 0 19 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#22_0 (_architecture 0 0 22 (_process 
				(_target(0))
			)))
			(#ALWAYS#29_1 (_architecture 1 0 29 (_process 
				(_target(0))
				(_read(0))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . tbClk 6 -1)

)
I 000057 55 2946          1194501383760 tbswankmania_HDL
(_unit VERILOG 6.743.6.418 (tbswankmania_HDL 0 11 (tbswankmania_HDL 0 11 ))
	(_version v38)
	(_time 1194501383328 2007.11.07 21:56:23)
	(_source (\./../../source/tbswankmania_hdl.v\ VERILOG (\./../../source/tbswankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1194501383328)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_signal (_internal iClk27 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal iClk50 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#75_0 (_architecture 0 0 75 (_process 
				(_monitor)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbClk0 0 17 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \50000\))
		)
		(_port
			((_oClk) (iClk50))
		)
	)
	(_instantiation tbClk1 0 26 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \27000\))
		)
		(_port
			((_oClk) (iClk27))
		)
	)
	(_instantiation swankmania_HDL0 0 35 (_entity .  swankmania_HDL)
		(_port
			((iClk27) (iClk27))
			((iClk50) (iClk50))
			((iSwitch) (_open))
			((iButton_) (_open))
			((oLEDR) (_open))
			((oLEDG) (_open))
			((oHex7) (_open))
			((oHex6) (_open))
			((oHex5) (_open))
			((oHex4) (_open))
			((oHex3) (_open))
			((oHex2) (_open))
			((oHex1) (_open))
			((oHex0) (_open))
			((ioGPIO0) (_open))
			((ioGPIO1) (_open))
			((oSRAM_A) (_open))
			((ioSRAM_IO) (_open))
			((oSRAM_CE_) (_open))
			((oSRAM_WE_) (_open))
			((oSRAM_LB_) (_open))
			((oSRAM_UB_) (_open))
			((oSRAM_OE_) (_open))
		)
	)
	(_model . tbswankmania_HDL 2 -1)

)
I 000046 55 1729          1194501422500 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1194501422000 2007.11.07 21:57:02)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1194501422000)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbswankmania_HDL 0 0 (_entity .  tbswankmania_HDL)
	)
	(_model . $root 1 -1)

)
I 000055 55 5843          1194501422504 ACX705AKM_Ctrl
(_unit VERILOG 6.743.6.418 (ACX705AKM_Ctrl 0 12 (ACX705AKM_Ctrl 0 12 ))
	(_version v38)
	(_time 1194501422000 2007.11.07 21:57:02)
	(_source (\./../../source/acx705akm_ctrl.v\ VERILOG (\./../../source/acx705akm_ctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_entity
		(_time 1194501422000)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal MCK_Hz ~vector~0 0 25 \4000000\ (_entity -1 (_code  14)))(_constant))
		(_type (_internal ~vector~1 0 26 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Hsync_Frame ~vector~1 0 26 \200\ (_entity -1 (_code  15)))(_constant))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Vsync_Hz ~vector~2 0 27 \74\ (_entity -1 (_code  16)))(_constant))
		(_type (_internal ~vector~3 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Dots_Frame ~vector~3 0 28 \272\ (_entity -1 (_code  17)))(_constant))
		(_type (_internal ~vector~4 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~4 0 29 \240\ (_entity -1 (_code  18)))(_constant))
		(_type (_internal ~vector~5 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Lines_Frame ~vector~5 0 30 \160\ (_entity -1 (_code  19)))(_constant))
		(_type (_internal ~vector~6 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Frame ~vector~6 0 31 \Pixels_Line*Lines_Frame\ (_entity -1 (_code  20)))(_constant))
		(_port (_internal iClk16 ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal oVsync ~wire 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHsync ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSD ~wire 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oMCK ~wire 0 17 (_architecture (_out ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _MCK8 ~reg 0 36 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal _MCK ~reg 0 36 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 57 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _DotCnt ~[8:0]reg~ 0 57 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 58 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _HsyncCnt ~[7:0]reg~ 0 58 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Hsync ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Vsync ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(3))
			)))
			(#INITIAL#37_1 (_architecture 1 0 37 (_process 
				(_target(6)(7))
			)))
			(#ASSIGN#42_2 (_architecture 2 0 42 (_process (_alias ((oMCK)(_MCK)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#45_3 (_architecture 3 0 45 (_process 
				(_target(6))
				(_read(0)(6))
				(_need_init)
			)))
			(#ALWAYS#51_4 (_architecture 4 0 51 (_process 
				(_target(7))
				(_read(6)(7))
				(_need_init)
			)))
			(#INITIAL#59_5 (_architecture 5 0 59 (_process 
				(_target(8)(9))
			)))
			(#ASSIGN#64_6 (_architecture 6 0 64 (_process (_simple)
				(_target(5))
				(_sensitivity(8)(9))
			)))
			(#ALWAYS#67_7 (_architecture 7 0 67 (_process 
				(_target(8))
				(_read(4)(8))
				(_need_init)
			)))
			(#ALWAYS#76_8 (_architecture 8 0 76 (_process 
				(_target(9))
				(_read(4)(8)(9))
				(_need_init)
			)))
			(#INITIAL#91_9 (_architecture 9 0 91 (_process 
				(_target(10)(11))
			)))
			(#ALWAYS#96_10 (_architecture 10 0 96 (_process 
				(_target(10)(11))
				(_read(4)(8)(9))
				(_need_init)
			)))
			(#ASSIGN#104_11 (_architecture 11 0 104 (_process (_alias ((oHsync)(_Hsync)))(_simple)
				(_target(2))
				(_sensitivity(10))
			)))
			(#ASSIGN#104_12 (_architecture 12 0 104 (_process (_alias ((oVsync)(_Vsync)))(_simple)
				(_target(1))
				(_sensitivity(11))
			)))
			(#INTERNAL#0_13 (_internal 13 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ACX705AKM_Ctrl 24 -1)

)
I 000048 55 9368          1194501422508 ComCtrl
(_unit VERILOG 6.743.6.418 (ComCtrl 0 12 (ComCtrl 0 12 ))
	(_version v38)
	(_time 1194501422000 2007.11.07 21:57:02)
	(_source (\./../../source/comctrl.v\ VERILOG (\./../../source/comctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 22))
	(_entity
		(_time 1194501422000)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[8:0]wire~ 0 16 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD ~[8:0]wire~ 0 16 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iGo ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iCmd ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oGo ~wire 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iDone ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oColor ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 24 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal oX0 ~[7:0]wire~ 0 24 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY0 ~[7:0]wire~ 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX1 ~[7:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY1 ~[7:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX2 ~[7:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY2 ~[7:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oFlip ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oPolyline ~wire 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oTriangle ~wire 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDbgFull ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oDbgFullPersistent ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 37 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal oDbgUsed ~[9:0]wire~ 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _FullPersistent ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 44 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _Color ~[8:0]reg~ 0 44 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _SetColor ~reg 0 45 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DebounceGo ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Empty ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _FIFO_Pop ~reg 0 55 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FIFO_Q ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Cmd ~wire 0 59 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FIFO_Used ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderFlip ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderPolyline ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[47:0]reg~ 0 66 (_array ~reg ((_range  22)))))
		(_signal (_internal _VertexBuf ~[47:0]reg~ 0 66 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 70 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _Cnt ~[7:0]reg~ 0 70 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Flip ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Go ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Polyline ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Y ~reg 0 159 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_virtual \1 \ 0 108 (_uni ((3)(1)))))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#INITIAL#46_1 (_architecture 1 0 46 (_process 
				(_target(20)(21))
			)))
			(#INITIAL#56_2 (_architecture 2 0 56 (_process 
				(_target(24))
			)))
			(#INITIAL#67_3 (_architecture 3 0 67 (_process 
				(_target(30))
			)))
			(#INITIAL#75_4 (_architecture 4 0 75 (_process 
				(_target(31)(32)(33)(34))
			)))
			(#ASSIGN#84_5 (_architecture 5 0 84 (_process (_alias ((oDbgFullPersistent)(_FullPersistent)))(_simple)
				(_target(17))
				(_sensitivity(19))
			)))
			(#ALWAYS#85_6 (_architecture 6 0 85 (_process 
				(_target(19))
				(_read(0)(16))
				(_need_init)
			)))
			(#ASSIGN#90_7 (_architecture 7 0 90 (_process (_alias ((oColor)(_Color)))(_simple)
				(_target(6))
				(_sensitivity(20))
			)))
			(#ASSIGN#102_8 (_architecture 8 0 102 (_process (_alias ((FIFO_Cmd)(FIFO_Q(9))))(_simple)
				(_target(26))
				(_sensitivity(25(9)))
			)))
			(#ASSIGN#103_9 (_architecture 9 0 103 (_process (_alias ((oDbgUsed)(FIFO_Used)))(_simple)
				(_target(18))
				(_sensitivity(27))
			)))
			(#ASSIGN#152_10 (_architecture 10 0 152 (_process (_alias ((oX0)(_VertexBuf(d_47_40))))(_simple)
				(_target(7))
				(_sensitivity(30(d_47_40)))
			)))
			(#ASSIGN#152_11 (_architecture 11 0 152 (_process (_alias ((oY0)(_VertexBuf(d_39_32))))(_simple)
				(_target(8))
				(_sensitivity(30(d_39_32)))
			)))
			(#ASSIGN#152_12 (_architecture 12 0 152 (_process (_alias ((oX1)(_VertexBuf(d_31_24))))(_simple)
				(_target(9))
				(_sensitivity(30(d_31_24)))
			)))
			(#ASSIGN#152_13 (_architecture 13 0 152 (_process (_alias ((oY1)(_VertexBuf(d_23_16))))(_simple)
				(_target(10))
				(_sensitivity(30(d_23_16)))
			)))
			(#ASSIGN#152_14 (_architecture 14 0 152 (_process (_alias ((oX2)(_VertexBuf(d_15_8))))(_simple)
				(_target(11))
				(_sensitivity(30(d_15_8)))
			)))
			(#ASSIGN#152_15 (_architecture 15 0 152 (_process (_alias ((oY2)(_VertexBuf(d_7_0))))(_simple)
				(_target(12))
				(_sensitivity(30(d_7_0)))
			)))
			(#ASSIGN#157_16 (_architecture 16 0 157 (_process (_alias ((oFlip)(_Flip)))(_simple)
				(_target(13))
				(_sensitivity(32))
			)))
			(#ASSIGN#157_17 (_architecture 17 0 157 (_process (_alias ((oGo)(_Go)))(_simple)
				(_target(4))
				(_sensitivity(33))
			)))
			(#ASSIGN#157_18 (_architecture 18 0 157 (_process (_alias ((oPolyline)(_Polyline)))(_simple)
				(_target(14))
				(_sensitivity(34))
			)))
			(#INITIAL#160_19 (_architecture 19 0 160 (_process 
				(_target(35))
			)))
			(#ALWAYS#162_20 (_architecture 20 0 162 (_process 
				(_target(24)(33)(35)(32)(31)(20)(34)(21)(30))
				(_read(0)(23)(5)(33)(24)(25(9))(28)(29)(21)(25(d_8_0))(34)(25(d_7_0))(30(d_47_8))(35)(31))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 93 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (iGo))
			((oQ) (DebounceGo))
		)
	)
	(_instantiation ComFIFO0 0 104 (_entity .  ComFIFO)
		(_port
			((clock) (iClk))
			((data) (\1 \))
			((rdreq) (_FIFO_Pop))
			((wrreq) (DebounceGo))
			((q) (FIFO_Q))
			((usedw) (FIFO_Used))
			((empty) (FIFO_Empty))
			((full) (oDbgFull))
		)
	)
	(_instantiation CmdDecoder0 0 124 (_entity .  CmdDecoder)
		(_port
			((data) (FIFO_Q(d_3_0)))
			((eq00) (DecoderFlip))
			((eq01) (DecoderPolyline))
			((eq02) (_open))
			((eq03) (_open))
			((eq04) (_open))
			((eq05) (_open))
			((eq06) (_open))
			((eq07) (_open))
			((eq08) (_open))
			((eq09) (_open))
			((eq0a) (_open))
			((eq0b) (_open))
			((eq0c) (_open))
			((eq0d) (_open))
			((eq0e) (_open))
			((eq0f) (_open))
		)
	)
	(_model . ComCtrl 23 -1)

)
I 000049 55 2647          1194501422512 Debounce
(_unit VERILOG 6.743.6.418 (Debounce 0 12 (Debounce 0 12 ))
	(_version v38)
	(_time 1194501422000 2007.11.07 21:57:02)
	(_source (\./../../source/debounce.v\ VERILOG (\./../../source/debounce.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1194501422000)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iD ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oQ ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Q ~reg 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Bounce ~reg 0 21 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#19_0 (_architecture 0 0 19 (_process 
				(_target(3))
			)))
			(#INITIAL#22_1 (_architecture 1 0 22 (_process 
				(_target(4))
			)))
			(#ASSIGN#24_2 (_architecture 2 0 24 (_process (_alias ((oQ)(_Q)))(_simple)
				(_target(2))
				(_sensitivity(3))
			)))
			(#ALWAYS#27_3 (_architecture 3 0 27 (_process 
				(_target(4)(3))
				(_read(0)(1)(4))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Debounce 5 -1)

)
I 000048 55 4542          1194501422516 ComFIFO
(_unit VERILOG 6.743.6.418 (ComFIFO 0 39 (ComFIFO 0 39 ))
	(_version v38)
	(_time 1194501422000 2007.11.07 21:57:02)
	(_source (\./../../lib/comfifo.v\ VERILOG (\./../../lib/comfifo.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1194501422000)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal clock ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 41 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal data ~[9:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal rdreq ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wrreq ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal empty ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal full ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~[9:0]wire~ 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal usedw ~[9:0]wire~ 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire2 ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 61 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#62_0 (_architecture 0 0 62 (_process (_alias ((usedw)(sub_wire0)))(_simple)
				(_target(7))
				(_sensitivity(8))
			)))
			(#ASSIGN#63_1 (_architecture 1 0 63 (_process (_alias ((empty)(sub_wire1)))(_simple)
				(_target(4))
				(_sensitivity(9))
			)))
			(#ASSIGN#64_2 (_architecture 2 0 64 (_process (_alias ((q)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(10))
			)))
			(#ASSIGN#65_3 (_architecture 3 0 65 (_process (_alias ((full)(sub_wire3)))(_simple)
				(_target(5))
				(_sensitivity(11))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 scfifo_component.add_ram_output_register (_string \V"ON"\))
		(_toward 0 scfifo_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 scfifo_component.lpm_numwords (_constant \1024\))
		(_toward 0 scfifo_component.lpm_showahead (_string \V"ON"\))
		(_toward 0 scfifo_component.lpm_type (_string \V"scfifo"\))
		(_toward 0 scfifo_component.lpm_width (_constant \10\))
		(_toward 0 scfifo_component.lpm_widthu (_constant \10\))
		(_toward 0 scfifo_component.overflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.underflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.use_eab (_string \V"ON"\))
	)
	(_scope
	)
	(_instantiation scfifo_component 0 67 (_entity ovi_lpm  scfifo)
		(_port
			((rdreq) (rdreq))
			((clock) (clock))
			((wrreq) (wrreq))
			((data) (data))
			((usedw) (sub_wire0))
			((empty) (sub_wire1))
			((q) (sub_wire2))
			((full) (sub_wire3))
			((aclr) (_open))
			((almost_empty) (_open))
			((almost_full) (_open))
			((sclr) (_open))
		)
	)
	(_model . ComFIFO 5 -1)

)
I 000051 55 11634         1194501422520 CmdDecoder
(_unit VERILOG 6.743.6.418 (CmdDecoder 0 39 (CmdDecoder 0 39 ))
	(_version v38)
	(_time 1194501422000 2007.11.07 21:57:02)
	(_source (\./../../lib/cmddecoder.v\ VERILOG (\./../../lib/cmddecoder.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 33))
	(_entity
		(_time 1194501422000)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 40 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal data ~[3:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal eq00 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq01 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq02 ~wire 0 43 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq03 ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq04 ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq05 ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq06 ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq07 ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq08 ~wire 0 49 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq09 ~wire 0 50 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0a ~wire 0 51 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0b ~wire 0 52 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0c ~wire 0 53 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0d ~wire 0 54 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0e ~wire 0 55 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0f ~wire 0 56 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 76 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal sub_wire0 ~[15:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[4:4]wire~ 0 77 (_array ~wire ((_to (i 4) (i 4))))))
		(_signal (_internal sub_wire16 ~[4:4]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[14:14]wire~ 0 78 (_array ~wire ((_to (i 14) (i 14))))))
		(_signal (_internal sub_wire15 ~[14:14]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:3]wire~ 0 79 (_array ~wire ((_to (i 3) (i 3))))))
		(_signal (_internal sub_wire14 ~[3:3]wire~ 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[13:13]wire~ 0 80 (_array ~wire ((_to (i 13) (i 13))))))
		(_signal (_internal sub_wire13 ~[13:13]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:2]wire~ 0 81 (_array ~wire ((_to (i 2) (i 2))))))
		(_signal (_internal sub_wire12 ~[2:2]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[12:12]wire~ 0 82 (_array ~wire ((_to (i 12) (i 12))))))
		(_signal (_internal sub_wire11 ~[12:12]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 83 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire10 ~[1:1]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:11]wire~ 0 84 (_array ~wire ((_to (i 11) (i 11))))))
		(_signal (_internal sub_wire9 ~[11:11]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 85 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire8 ~[0:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[10:10]wire~ 0 86 (_array ~wire ((_to (i 10) (i 10))))))
		(_signal (_internal sub_wire7 ~[10:10]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:9]wire~ 0 87 (_array ~wire ((_to (i 9) (i 9))))))
		(_signal (_internal sub_wire6 ~[9:9]wire~ 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:8]wire~ 0 88 (_array ~wire ((_to (i 8) (i 8))))))
		(_signal (_internal sub_wire5 ~[8:8]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:7]wire~ 0 89 (_array ~wire ((_to (i 7) (i 7))))))
		(_signal (_internal sub_wire4 ~[7:7]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:6]wire~ 0 90 (_array ~wire ((_to (i 6) (i 6))))))
		(_signal (_internal sub_wire3 ~[6:6]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:5]wire~ 0 91 (_array ~wire ((_to (i 5) (i 5))))))
		(_signal (_internal sub_wire2 ~[5:5]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[15:15]wire~ 0 92 (_array ~wire ((_to (i 15) (i 15))))))
		(_signal (_internal sub_wire1 ~[15:15]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#77_0 (_architecture 0 0 77 (_process (_alias ((sub_wire16)(sub_wire0(t_4_4))))(_simple)
				(_target(18))
				(_sensitivity(17(d_4_4)))
			)))
			(#ASSIGN#78_1 (_architecture 1 0 78 (_process (_alias ((sub_wire15)(sub_wire0(t_14_14))))(_simple)
				(_target(19))
				(_sensitivity(17(d_14_14)))
			)))
			(#ASSIGN#79_2 (_architecture 2 0 79 (_process (_alias ((sub_wire14)(sub_wire0(t_3_3))))(_simple)
				(_target(20))
				(_sensitivity(17(d_3_3)))
			)))
			(#ASSIGN#80_3 (_architecture 3 0 80 (_process (_alias ((sub_wire13)(sub_wire0(t_13_13))))(_simple)
				(_target(21))
				(_sensitivity(17(d_13_13)))
			)))
			(#ASSIGN#81_4 (_architecture 4 0 81 (_process (_alias ((sub_wire12)(sub_wire0(t_2_2))))(_simple)
				(_target(22))
				(_sensitivity(17(d_2_2)))
			)))
			(#ASSIGN#82_5 (_architecture 5 0 82 (_process (_alias ((sub_wire11)(sub_wire0(t_12_12))))(_simple)
				(_target(23))
				(_sensitivity(17(d_12_12)))
			)))
			(#ASSIGN#83_6 (_architecture 6 0 83 (_process (_alias ((sub_wire10)(sub_wire0(t_1_1))))(_simple)
				(_target(24))
				(_sensitivity(17(d_1_1)))
			)))
			(#ASSIGN#84_7 (_architecture 7 0 84 (_process (_alias ((sub_wire9)(sub_wire0(t_11_11))))(_simple)
				(_target(25))
				(_sensitivity(17(d_11_11)))
			)))
			(#ASSIGN#85_8 (_architecture 8 0 85 (_process (_alias ((sub_wire8)(sub_wire0(t_0_0))))(_simple)
				(_target(26))
				(_sensitivity(17(d_0_0)))
			)))
			(#ASSIGN#86_9 (_architecture 9 0 86 (_process (_alias ((sub_wire7)(sub_wire0(t_10_10))))(_simple)
				(_target(27))
				(_sensitivity(17(d_10_10)))
			)))
			(#ASSIGN#87_10 (_architecture 10 0 87 (_process (_alias ((sub_wire6)(sub_wire0(t_9_9))))(_simple)
				(_target(28))
				(_sensitivity(17(d_9_9)))
			)))
			(#ASSIGN#88_11 (_architecture 11 0 88 (_process (_alias ((sub_wire5)(sub_wire0(t_8_8))))(_simple)
				(_target(29))
				(_sensitivity(17(d_8_8)))
			)))
			(#ASSIGN#89_12 (_architecture 12 0 89 (_process (_alias ((sub_wire4)(sub_wire0(t_7_7))))(_simple)
				(_target(30))
				(_sensitivity(17(d_7_7)))
			)))
			(#ASSIGN#90_13 (_architecture 13 0 90 (_process (_alias ((sub_wire3)(sub_wire0(t_6_6))))(_simple)
				(_target(31))
				(_sensitivity(17(d_6_6)))
			)))
			(#ASSIGN#91_14 (_architecture 14 0 91 (_process (_alias ((sub_wire2)(sub_wire0(t_5_5))))(_simple)
				(_target(32))
				(_sensitivity(17(d_5_5)))
			)))
			(#ASSIGN#92_15 (_architecture 15 0 92 (_process (_alias ((sub_wire1)(sub_wire0(t_15_15))))(_simple)
				(_target(33))
				(_sensitivity(17(d_15_15)))
			)))
			(#ASSIGN#93_16 (_architecture 16 0 93 (_process (_alias ((eq0f)(sub_wire1)))(_simple)
				(_target(16))
				(_sensitivity(33))
			)))
			(#ASSIGN#94_17 (_architecture 17 0 94 (_process (_alias ((eq05)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(32))
			)))
			(#ASSIGN#95_18 (_architecture 18 0 95 (_process (_alias ((eq06)(sub_wire3)))(_simple)
				(_target(7))
				(_sensitivity(31))
			)))
			(#ASSIGN#96_19 (_architecture 19 0 96 (_process (_alias ((eq07)(sub_wire4)))(_simple)
				(_target(8))
				(_sensitivity(30))
			)))
			(#ASSIGN#97_20 (_architecture 20 0 97 (_process (_alias ((eq08)(sub_wire5)))(_simple)
				(_target(9))
				(_sensitivity(29))
			)))
			(#ASSIGN#98_21 (_architecture 21 0 98 (_process (_alias ((eq09)(sub_wire6)))(_simple)
				(_target(10))
				(_sensitivity(28))
			)))
			(#ASSIGN#99_22 (_architecture 22 0 99 (_process (_alias ((eq0a)(sub_wire7)))(_simple)
				(_target(11))
				(_sensitivity(27))
			)))
			(#ASSIGN#100_23 (_architecture 23 0 100 (_process (_alias ((eq00)(sub_wire8)))(_simple)
				(_target(1))
				(_sensitivity(26))
			)))
			(#ASSIGN#101_24 (_architecture 24 0 101 (_process (_alias ((eq0b)(sub_wire9)))(_simple)
				(_target(12))
				(_sensitivity(25))
			)))
			(#ASSIGN#102_25 (_architecture 25 0 102 (_process (_alias ((eq01)(sub_wire10)))(_simple)
				(_target(2))
				(_sensitivity(24))
			)))
			(#ASSIGN#103_26 (_architecture 26 0 103 (_process (_alias ((eq0c)(sub_wire11)))(_simple)
				(_target(13))
				(_sensitivity(23))
			)))
			(#ASSIGN#104_27 (_architecture 27 0 104 (_process (_alias ((eq02)(sub_wire12)))(_simple)
				(_target(3))
				(_sensitivity(22))
			)))
			(#ASSIGN#105_28 (_architecture 28 0 105 (_process (_alias ((eq0d)(sub_wire13)))(_simple)
				(_target(14))
				(_sensitivity(21))
			)))
			(#ASSIGN#106_29 (_architecture 29 0 106 (_process (_alias ((eq03)(sub_wire14)))(_simple)
				(_target(4))
				(_sensitivity(20))
			)))
			(#ASSIGN#107_30 (_architecture 30 0 107 (_process (_alias ((eq0e)(sub_wire15)))(_simple)
				(_target(15))
				(_sensitivity(19))
			)))
			(#ASSIGN#108_31 (_architecture 31 0 108 (_process (_alias ((eq04)(sub_wire16)))(_simple)
				(_target(5))
				(_sensitivity(18))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 lpm_decode_component.lpm_decodes (_constant \16\))
		(_toward 0 lpm_decode_component.lpm_type (_string \V"LPM_DECODE"\))
		(_toward 0 lpm_decode_component.lpm_width (_constant \4\))
	)
	(_scope
	)
	(_instantiation lpm_decode_component 0 110 (_entity ovi_lpm  lpm_decode)
		(_port
			((data) (data))
			((eq) (sub_wire0))
			((aclr) (_open))
			((clken) (_open))
			((clock) (_open))
			((enable) (_open))
		)
	)
	(_model . CmdDecoder 33 -1)

)
I 000050 55 6496          1194501422524 FrameCtrl
(_unit VERILOG 6.743.6.418 (FrameCtrl 0 12 (FrameCtrl 0 12 ))
	(_version v38)
	(_time 1194501422000 2007.11.07 21:57:02)
	(_source (\./../../source/framectrl.v\ VERILOG (\./../../source/framectrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1194501422000)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iFlip ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk0 ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal iAdr0 ~[15:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 19 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD0 ~[8:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ0 ~[8:0]wire~ 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn0 ~wire 0 21 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iClk1 ~wire 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iAdr1 ~[15:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iD1 ~[8:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ1 ~[8:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn1 ~wire 0 28 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 31 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 32 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 34 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Face0 ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FrameA_Adr ~[15:0]wire~ 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Clk ~wire 0 47 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_WrEn ~wire 0 47 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_D ~[8:0]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Q ~[8:0]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#ALWAYS#53_1 (_architecture 1 0 53 (_process 
				(_target(19))
				(_read(0)(1)(19))
				(_need_init)
			)))
			(#ASSIGN#73_2 (_architecture 2 0 73 (_process (_simple)
				(_target(14))
			)))
			(#ASSIGN#73_3 (_architecture 3 0 73 (_process (_simple)
				(_target(18))
			)))
			(#ASSIGN#73_4 (_architecture 4 0 73 (_process (_simple)
				(_target(16))
			)))
			(#ASSIGN#73_5 (_architecture 5 0 73 (_process (_simple)
				(_target(17))
			)))
			(#ASSIGN#76_6 (_architecture 6 0 76 (_process (_simple)
				(_target(5))
				(_sensitivity(19)(24)(13))
			)))
			(#ASSIGN#77_7 (_architecture 7 0 77 (_process (_simple)
				(_target(10))
				(_sensitivity(19)(13)(24))
			)))
			(#ASSIGN#80_8 (_architecture 8 0 80 (_process (_alias ((FrameA_Clk)(_Face0)(iClk0)(iClk1)))(_simple)
				(_target(21))
				(_sensitivity(19)(2)(7))
			)))
			(#ASSIGN#81_9 (_architecture 9 0 81 (_process (_alias ((FrameA_Adr)(_Face0)(iAdr0)(iAdr1)))(_simple)
				(_target(20))
				(_sensitivity(19)(3)(8))
			)))
			(#ASSIGN#82_10 (_architecture 10 0 82 (_process (_alias ((FrameA_D)(_Face0)(iD0)(iD1)))(_simple)
				(_target(23))
				(_sensitivity(19)(4)(9))
			)))
			(#ASSIGN#83_11 (_architecture 11 0 83 (_process (_alias ((FrameA_WrEn)(_Face0)(iWrEn0)(iWrEn1)))(_simple)
				(_target(22))
				(_sensitivity(19)(6)(11))
			)))
			(#ASSIGN#86_12 (_architecture 12 0 86 (_process (_simple)
				(_target(12))
				(_sensitivity(19)(8)(3))
			)))
			(#ASSIGN#89_13 (_architecture 13 0 89 (_process (_simple)
				(_target(13))
				(_sensitivity(15)(19)(9)(4))
			)))
			(#ASSIGN#90_14 (_architecture 14 0 90 (_process (_alias ((oSRAM_WE_)(_Face0)(iWrEn1)(iWrEn0)))(_simple)
				(_target(15))
				(_sensitivity(19)(11)(6))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FrameA0 0 58 (_entity .  FrameA)
		(_port
			((clock) (FrameA_Clk))
			((address) (FrameA_Adr))
			((data) (FrameA_D))
			((q) (FrameA_Q))
			((wren) (FrameA_WrEn))
		)
	)
	(_model . FrameCtrl 16 -1)

)
I 000047 55 5796          1194501422528 FrameA
(_unit VERILOG 6.743.6.418 (FrameA 0 39 (FrameA 0 39 ))
	(_version v38)
	(_time 1194501422000 2007.11.07 21:57:02)
	(_source (\./../../lib/framea.v\ VERILOG (\./../../lib/framea.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1194501422000)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[15:0]wire~ 0 40 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal address ~[15:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal clock ~wire 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 42 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal data ~[8:0]wire~ 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wren ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal q ~[8:0]wire~ 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[8:0]wire~ 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#53_0 (_architecture 0 0 53 (_process (_alias ((q)(sub_wire0)))(_simple)
				(_target(4))
				(_sensitivity(5))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altsyncram_component.clock_enable_input_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.clock_enable_output_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.init_file (_string \V"../startup.hex"\))
		(_toward 0 altsyncram_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altsyncram_component.lpm_hint (_string \V"ENABLE_RUNTIME_MOD=NO"\))
		(_toward 0 altsyncram_component.lpm_type (_string \V"altsyncram"\))
		(_toward 0 altsyncram_component.numwords_a (_constant \38400\))
		(_toward 0 altsyncram_component.operation_mode (_string \V"SINGLE_PORT"\))
		(_toward 0 altsyncram_component.outdata_aclr_a (_string \V"NONE"\))
		(_toward 0 altsyncram_component.outdata_reg_a (_string \V"CLOCK0"\))
		(_toward 0 altsyncram_component.power_up_uninitialized (_string \V"FALSE"\))
		(_toward 0 altsyncram_component.widthad_a (_constant \16\))
		(_toward 0 altsyncram_component.width_a (_constant \9\))
		(_toward 0 altsyncram_component.width_byteena_a (_constant \1\))
	)
	(_scope
	)
	(_instantiation altsyncram_component 0 55 (_entity ovi_lpm  altsyncram)
		(_port
			((wren_a) (wren))
			((clock0) (clock))
			((address_a) (address))
			((data_a) (data))
			((q_a) (sub_wire0))
			((aclr0) (\1 \))
			((aclr1) (\2 \))
			((address_b) (\3 \))
			((addressstall_a) (\4 \))
			((addressstall_b) (\5 \))
			((byteena_a) (\6 \))
			((byteena_b) (\7 \))
			((clock1) (\8 \))
			((clocken0) (\9 \))
			((clocken1) (\10 \))
			((clocken2) (\11 \))
			((clocken3) (\12 \))
			((data_b) (\13 \))
			((eccstatus) (_open))
			((q_b) (_open))
			((rden_a) (\14 \))
			((rden_b) (\15 \))
			((wren_b) (\16 \))
		)
	)
	(_model . FrameA 2 -1)

)
I 000045 55 6740          1194501422532 Line
(_unit VERILOG 6.743.6.418 (Line 0 14 (Line 0 14 ))
	(_version v38)
	(_time 1194501422000 2007.11.07 21:57:02)
	(_source (\./../../source/line.v\ VERILOG (\./../../source/line.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1194501422000)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~0 0 16 \240\ (_entity -1 (_code  16))))
		(_port (_internal iClk ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 23 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal iX0 ~[7:0]wire~ 0 23 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iY0 ~[7:0]wire~ 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iX1 ~[7:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iY1 ~[7:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 29 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Done ~reg 0 34 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]wire~S 0 44 (_array ~wire ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal X0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 51 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal dxAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dyAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Steep ~wire 0 60 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 64 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _AddrX ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _AddrY ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~S 0 78 (_array ~reg ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal _X ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Y ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dx ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dy ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Err ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _LastStep ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _NegativeYStep ~reg 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#35_0 (_architecture 0 0 35 (_process 
				(_target(9))
			)))
			(#ASSIGN#37_1 (_architecture 1 0 37 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(9))
			)))
			(#ASSIGN#44_2 (_architecture 2 0 44 (_process (_simple)
				(_target(10))
				(_sensitivity(3))
			)))
			(#ASSIGN#44_3 (_architecture 3 0 44 (_process (_simple)
				(_target(11))
				(_sensitivity(4))
			)))
			(#ASSIGN#44_4 (_architecture 4 0 44 (_process (_simple)
				(_target(12))
			)))
			(#ASSIGN#44_5 (_architecture 5 0 44 (_process (_simple)
				(_target(13))
			)))
			(#INITIAL#52_6 (_architecture 6 0 52 (_process 
				(_target(14))
			)))
			(#ASSIGN#54_7 (_architecture 7 0 54 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(8))
				(_sensitivity(14))
			)))
			(#ASSIGN#58_8 (_architecture 8 0 58 (_process (_alias ((dxAbs)(X1)(X0)(X1)(X0)(X0)(X1)))(_simple)
				(_target(15))
				(_sensitivity(12)(10))
			)))
			(#ASSIGN#58_9 (_architecture 9 0 58 (_process (_alias ((dyAbs)(Y1)(Y0)(Y1)(Y0)(Y0)(Y1)))(_simple)
				(_target(16))
				(_sensitivity(13)(11))
			)))
			(#ASSIGN#60_10 (_architecture 10 0 60 (_process (_alias ((Steep)(dyAbs)(dxAbs)))(_simple)
				(_target(17))
				(_sensitivity(16)(15))
			)))
			(#INITIAL#65_11 (_architecture 11 0 65 (_process 
				(_target(18)(19))
			)))
			(#ASSIGN#70_12 (_architecture 12 0 70 (_process (_simple)
				(_target(7))
				(_sensitivity(18)(19))
			)))
			(#INITIAL#80_13 (_architecture 13 0 80 (_process 
				(_target(20)(21)(22)(23)(25)(26))
			)))
			(#ALWAYS#90_14 (_architecture 14 0 90 (_process 
				(_target(14)(9)(22)(23)(24)(21)(20)(25)(18)(19)(26))
				(_read(0)(1)(12)(10)(16)(11)(13)(17)(15)(2)(20)(25)(21)(24)(23)(22)(26))
				(_need_init)
			)))
			(#INTERNAL#0_15 (_internal 15 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Line 17 -1)

)
I 000053 55 2649          1194501422536 SSHLEDMDCtrl
(_unit VERILOG 6.743.6.418 (SSHLEDMDCtrl 0 14 (SSHLEDMDCtrl 0 14 ))
	(_version v38)
	(_time 1194501422000 2007.11.07 21:57:02)
	(_source (\./../../source/sshledmdctrl.v\ VERILOG (\./../../source/sshledmdctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1194501422000)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 15 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iBCD ~[3:0]wire~ 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 16 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oMatrix ~[6:0]wire~ 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]reg~ 0 19 (_array ~reg ((_downto (i 6) (i 0))))))
		(_signal (_internal _oMatrix ~[6:0]reg~ 0 19 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#20_0 (_architecture 0 0 20 (_process 
				(_target(2))
			)))
			(#ASSIGN#22_1 (_architecture 1 0 22 (_process (_alias ((oMatrix)(_oMatrix)))(_simple)
				(_target(1))
				(_sensitivity(2))
			)))
			(#ALWAYS#26_2 (_architecture 2 0 26 (_process 
				(_target(2))
				(_read)
				(_sensitivity(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . SSHLEDMDCtrl 4 -1)

)
I 000055 55 18150         1194501422540 swankmania_HDL
(_unit VERILOG 6.743.6.418 (swankmania_HDL 0 12 (swankmania_HDL 0 12 ))
	(_version v38)
	(_time 1194501422000 2007.11.07 21:57:02)
	(_source (\./../../source/swankmania_hdl.v\ VERILOG (\./../../source/swankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 59))
	(_entity
		(_time 1194501422000)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate gSSHLEDMDCtrl 0 273 (_verilogfor  (_code  59) (_code  60) (_code  61))
	  (_object
	  	(_type (_internal ~vector~0 0 272 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal gCnt ~vector~0 0 272  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_58 (_internal 58 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation Digit 0 275 (_entity .  SSHLEDMDCtrl)
	  	(_port
	  		((iBCD) (SSHLEDMDCtrlD(_range  62)))
	  		((oMatrix) (SSHLEDMDCtrlQ(_range  63)))
	  	)
	  )
	)
	(_object
		(_port (_internal iClk27 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk50 ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 18 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal iSwitch ~[17:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 19 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iButton_ ~[3:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oLEDR ~[17:0]wire~ 0 22 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 23 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal oLEDG ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 26 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oHex7 ~[6:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex6 ~[6:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex5 ~[6:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex4 ~[6:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex3 ~[6:0]wire~ 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex2 ~[6:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex1 ~[6:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex0 ~[6:0]wire~ 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[23:0]wire~ 0 36 (_array ~wire ((_downto (i 23) (i 0))))))
		(_port (_internal ioGPIO0 ~[23:0]wire~ 0 36 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[25:0]wire~ 0 39 (_array ~wire ((_downto (i 25) (i 0))))))
		(_port (_internal ioGPIO1 ~[25:0]wire~ 0 39 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 43 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 43 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Clk16 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Clk100 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineWrEn ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineDone ~wire 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineAdr ~[15:0]wire~ 0 56 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipWrEn ~wire 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipDone ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipAdr ~[15:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_RGB ~[8:0]wire~ 0 62 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Vsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Hsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_SD ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_MCK ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Adr ~[15:0]wire~ 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComD ~[8:0]wire~ 0 70 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComColor ~[8:0]wire~ 0 71 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComCmd ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFrame ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFlip ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComDrawGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComPolyline ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComTriangle ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 86 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal ComX0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[31:0]wire~ 0 88 (_array ~wire ((_range  64)))))
		(_signal (_internal SSHLEDMDCtrlD ~[31:0]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[55:0]wire~ 0 89 (_array ~wire ((_range  65)))))
		(_signal (_internal SSHLEDMDCtrlQ ~[55:0]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~wire -1 141 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 0 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal \2 \ ~[8:0]reg~ -1 0 (_internal (_uni (_constant \9'h0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~[15:0]wire~ -1 215 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~wire -1 218 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~wire -1 235 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~wire -1 254 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#141_0 (_internal 0 0 141 (_process (_alias ((\1 \)(ComPolyline)(LineDone)(ComFlip)(FlipDone)(ComPolyline)(ComFlip)))(_simple)
				(_target(54))
				(_sensitivity(44)(26)(42)(29))
			)))
			(#INTERNAL#215_1 (_internal 1 0 215 (_process (_alias ((\4 \)(ComPolyline)(LineAdr)(FlipAdr)))(_simple)
				(_target(57))
				(_sensitivity(44)(27)(30))
			)))
			(#INTERNAL#218_2 (_internal 2 0 218 (_process (_alias ((\5 \)(ComPolyline)(LineWrEn)(ComFlip)(FlipWrEn)))(_simple)
				(_target(58))
				(_sensitivity(44)(25)(42)(28))
			)))
			(#INTERNAL#235_3 (_internal 3 0 235 (_process (_alias ((\6 \)(ComDrawGo)(ComPolyline)))(_simple)
				(_target(59))
				(_sensitivity(43)(44))
			)))
			(#INTERNAL#254_4 (_internal 4 0 254 (_process (_alias ((\7 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(60))
				(_sensitivity(43)(42))
			)))
			(#ASSIGN#102_5 (_architecture 5 0 102 (_process (_alias ((ComFrame)(ACX_Vsync)))(_simple)
				(_target(41))
				(_sensitivity(32))
			)))
			(#ASSIGN#127_6 (_architecture 6 0 127 (_process (_simple)
				(_target(14(0)))
			)))
			(#ASSIGN#127_7 (_architecture 7 0 127 (_process (_alias ((ComD(0))(ioGPIO0(1))))(_simple)
				(_target(37(0)))
				(_sensitivity(14(1)))
			)))
			(#ASSIGN#127_8 (_architecture 8 0 127 (_process (_simple)
				(_target(14(2)))
			)))
			(#ASSIGN#127_9 (_architecture 9 0 127 (_process (_alias ((ComD(1))(ioGPIO0(3))))(_simple)
				(_target(37(1)))
				(_sensitivity(14(3)))
			)))
			(#ASSIGN#127_10 (_architecture 10 0 127 (_process (_simple)
				(_target(14(4)))
			)))
			(#ASSIGN#127_11 (_architecture 11 0 127 (_process (_alias ((ComD(2))(ioGPIO0(5))))(_simple)
				(_target(37(2)))
				(_sensitivity(14(5)))
			)))
			(#ASSIGN#127_12 (_architecture 12 0 127 (_process (_simple)
				(_target(14(6)))
			)))
			(#ASSIGN#127_13 (_architecture 13 0 127 (_process (_alias ((ComD(3))(ioGPIO0(7))))(_simple)
				(_target(37(3)))
				(_sensitivity(14(7)))
			)))
			(#ASSIGN#127_14 (_architecture 14 0 127 (_process (_simple)
				(_target(14(8)))
			)))
			(#ASSIGN#127_15 (_architecture 15 0 127 (_process (_alias ((ComD(4))(ioGPIO0(9))))(_simple)
				(_target(37(4)))
				(_sensitivity(14(9)))
			)))
			(#ASSIGN#127_16 (_architecture 16 0 127 (_process (_simple)
				(_target(14(10)))
			)))
			(#ASSIGN#127_17 (_architecture 17 0 127 (_process (_alias ((ComD(5))(ioGPIO0(11))))(_simple)
				(_target(37(5)))
				(_sensitivity(14(11)))
			)))
			(#ASSIGN#127_18 (_architecture 18 0 127 (_process (_simple)
				(_target(14(12)))
			)))
			(#ASSIGN#127_19 (_architecture 19 0 127 (_process (_alias ((ComD(6))(ioGPIO0(13))))(_simple)
				(_target(37(6)))
				(_sensitivity(14(13)))
			)))
			(#ASSIGN#127_20 (_architecture 20 0 127 (_process (_simple)
				(_target(14(14)))
			)))
			(#ASSIGN#127_21 (_architecture 21 0 127 (_process (_alias ((ComD(7))(ioGPIO0(15))))(_simple)
				(_target(37(7)))
				(_sensitivity(14(15)))
			)))
			(#ASSIGN#127_22 (_architecture 22 0 127 (_process (_simple)
				(_target(14(16)))
			)))
			(#ASSIGN#127_23 (_architecture 23 0 127 (_process (_alias ((ComD(8))(ioGPIO0(17))))(_simple)
				(_target(37(8)))
				(_sensitivity(14(17)))
			)))
			(#ASSIGN#127_24 (_architecture 24 0 127 (_process (_simple)
				(_target(14(18)))
			)))
			(#ASSIGN#127_25 (_architecture 25 0 127 (_process (_alias ((ComGo)(ioGPIO0(19))))(_simple)
				(_target(39))
				(_sensitivity(14(19)))
			)))
			(#ASSIGN#127_26 (_architecture 26 0 127 (_process (_simple)
				(_target(14(20)))
			)))
			(#ASSIGN#127_27 (_architecture 27 0 127 (_process (_alias ((ComCmd)(ioGPIO0(21))))(_simple)
				(_target(40))
				(_sensitivity(14(21)))
			)))
			(#ASSIGN#127_28 (_architecture 28 0 127 (_process (_simple)
				(_target(14(22)))
			)))
			(#ASSIGN#127_29 (_architecture 29 0 127 (_process (_alias ((ioGPIO0(23))(ComFrame)))(_simple)
				(_target(14(23)))
				(_sensitivity(41))
			)))
			(#ASSIGN#186_30 (_architecture 30 0 186 (_process (_simple)
				(_target(15(0)))
			)))
			(#ASSIGN#186_31 (_architecture 31 0 186 (_process (_alias ((ioGPIO1(1))(ACX_RGB(8))))(_simple)
				(_target(15(1)))
				(_sensitivity(31(8)))
			)))
			(#ASSIGN#186_32 (_architecture 32 0 186 (_process (_simple)
				(_target(15(2)))
			)))
			(#ASSIGN#186_33 (_architecture 33 0 186 (_process (_alias ((ioGPIO1(3))(ACX_RGB(7))))(_simple)
				(_target(15(3)))
				(_sensitivity(31(7)))
			)))
			(#ASSIGN#186_34 (_architecture 34 0 186 (_process (_simple)
				(_target(15(4)))
			)))
			(#ASSIGN#186_35 (_architecture 35 0 186 (_process (_alias ((ioGPIO1(5))(ACX_RGB(6))))(_simple)
				(_target(15(5)))
				(_sensitivity(31(6)))
			)))
			(#ASSIGN#186_36 (_architecture 36 0 186 (_process (_simple)
				(_target(15(6)))
			)))
			(#ASSIGN#186_37 (_architecture 37 0 186 (_process (_alias ((ioGPIO1(7))(ACX_RGB(5))))(_simple)
				(_target(15(7)))
				(_sensitivity(31(5)))
			)))
			(#ASSIGN#186_38 (_architecture 38 0 186 (_process (_simple)
				(_target(15(8)))
			)))
			(#ASSIGN#186_39 (_architecture 39 0 186 (_process (_alias ((ioGPIO1(9))(ACX_RGB(4))))(_simple)
				(_target(15(9)))
				(_sensitivity(31(4)))
			)))
			(#ASSIGN#186_40 (_architecture 40 0 186 (_process (_simple)
				(_target(15(10)))
			)))
			(#ASSIGN#186_41 (_architecture 41 0 186 (_process (_alias ((ioGPIO1(11))(ACX_RGB(3))))(_simple)
				(_target(15(11)))
				(_sensitivity(31(3)))
			)))
			(#ASSIGN#186_42 (_architecture 42 0 186 (_process (_simple)
				(_target(15(12)))
			)))
			(#ASSIGN#186_43 (_architecture 43 0 186 (_process (_alias ((ioGPIO1(13))(ACX_RGB(2))))(_simple)
				(_target(15(13)))
				(_sensitivity(31(2)))
			)))
			(#ASSIGN#186_44 (_architecture 44 0 186 (_process (_simple)
				(_target(15(14)))
			)))
			(#ASSIGN#186_45 (_architecture 45 0 186 (_process (_alias ((ioGPIO1(15))(ACX_RGB(1))))(_simple)
				(_target(15(15)))
				(_sensitivity(31(1)))
			)))
			(#ASSIGN#186_46 (_architecture 46 0 186 (_process (_simple)
				(_target(15(16)))
			)))
			(#ASSIGN#186_47 (_architecture 47 0 186 (_process (_alias ((ioGPIO1(17))(ACX_RGB(0))))(_simple)
				(_target(15(17)))
				(_sensitivity(31(0)))
			)))
			(#ASSIGN#186_48 (_architecture 48 0 186 (_process (_simple)
				(_target(15(18)))
			)))
			(#ASSIGN#186_49 (_architecture 49 0 186 (_process (_alias ((ioGPIO1(19))(ACX_Hsync)))(_simple)
				(_target(15(19)))
				(_sensitivity(33))
			)))
			(#ASSIGN#186_50 (_architecture 50 0 186 (_process (_simple)
				(_target(15(20)))
			)))
			(#ASSIGN#186_51 (_architecture 51 0 186 (_process (_alias ((ioGPIO1(21))(ACX_Vsync)))(_simple)
				(_target(15(21)))
				(_sensitivity(32))
			)))
			(#ASSIGN#186_52 (_architecture 52 0 186 (_process (_simple)
				(_target(15(22)))
			)))
			(#ASSIGN#186_53 (_architecture 53 0 186 (_process (_alias ((ioGPIO1(23))(ACX_SD)))(_simple)
				(_target(15(23)))
				(_sensitivity(34))
			)))
			(#ASSIGN#186_54 (_architecture 54 0 186 (_process (_simple)
				(_target(15(24)))
			)))
			(#ASSIGN#186_55 (_architecture 55 0 186 (_process (_alias ((ioGPIO1(25))(ACX_MCK)))(_simple)
				(_target(15(25)))
				(_sensitivity(35))
			)))
			(#ASSIGN#270_56 (_architecture 56 0 270 (_process (_simple)
				(_target(6)(7)(8)(9)(10)(11)(12)(13))
				(_sensitivity(53))
			)))
			(#INTERNAL#0_57 (_internal 57 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation PLL_Sys0 0 93 (_entity .  PLL_Sys)
		(_port
			((inclk0) (iClk50))
			((c0) (Clk16))
			((c1) (Clk100))
		)
	)
	(_instantiation ComCtrl0 0 129 (_entity .  ComCtrl)
		(_port
			((iClk) (Clk100))
			((iD) (ComD))
			((iGo) (ComGo))
			((iCmd) (ComCmd))
			((oGo) (ComDrawGo))
			((iDone) (\1 \))
			((oColor) (ComColor))
			((oX0) (ComX0))
			((oY0) (ComY0))
			((oX1) (ComX1))
			((oY1) (ComY1))
			((oX2) (ComX2))
			((oY2) (ComY2))
			((oFlip) (ComFlip))
			((oPolyline) (ComPolyline))
			((oTriangle) (ComTriangle))
			((oDbgFull) (oLEDR(0)))
			((oDbgFullPersistent) (oLEDR(1)))
			((oDbgUsed) (SSHLEDMDCtrlD))
		)
	)
	(_instantiation ACX705AKM_Ctrl0 0 188 (_entity .  ACX705AKM_Ctrl)
		(_port
			((iClk16) (Clk16))
			((oVsync) (ACX_Vsync))
			((oHsync) (ACX_Hsync))
			((oSD) (ACX_SD))
			((oMCK) (ACX_MCK))
			((oAdr) (ACX_Adr))
		)
	)
	(_instantiation FrameCtrl0 0 200 (_entity .  FrameCtrl)
		(_port
			((iClk) (Clk100))
			((iFlip) (ComFlip))
			((iClk0) (ACX_MCK))
			((iAdr0) (ACX_Adr))
			((iD0) (\2 \))
			((oQ0) (ACX_RGB))
			((iWrEn0) (\3 \))
			((iClk1) (Clk100))
			((iAdr1) (\4 \))
			((iD1) (ComColor))
			((oQ1) (_open))
			((iWrEn1) (\5 \))
			((oSRAM_A) (oSRAM_A))
			((ioSRAM_IO) (ioSRAM_IO))
			((oSRAM_CE_) (oSRAM_CE_))
			((oSRAM_WE_) (oSRAM_WE_))
			((oSRAM_LB_) (oSRAM_LB_))
			((oSRAM_UB_) (oSRAM_UB_))
			((oSRAM_OE_) (oSRAM_OE_))
		)
	)
	(_instantiation Line0 0 231 (_entity .  Line)
		(_port
			((iClk) (Clk100))
			((iGo) (\6 \))
			((oDone) (LineDone))
			((iX0) (ComX0))
			((iY0) (ComY0))
			((iX1) (ComX1))
			((iY1) (ComY1))
			((oAdr) (LineAdr))
			((oWrEn) (LineWrEn))
		)
	)
	(_instantiation Flip0 0 250 (_entity .  Flip)
		(_port
			((iClk) (Clk100))
			((iGo) (\7 \))
			((oDone) (FlipDone))
			((oAdr) (FlipAdr))
			((oWrEn) (FlipWrEn))
		)
	)
	(_model . swankmania_HDL 66 -1)

)
I 000048 55 10448         1194501422544 PLL_Sys
(_unit VERILOG 6.743.6.418 (PLL_Sys 0 39 (PLL_Sys 0 39 ))
	(_version v38)
	(_time 1194501422000 2007.11.07 21:57:02)
	(_source (\./../../lib/pll_sys.v\ VERILOG (\./../../lib/pll_sys.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1194501422000)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal inclk0 ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c0 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal c1 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 48 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal sub_wire0 ~[5:0]wire~ 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 49 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire5 ~[0:0]wire~ 0 49 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 50 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire2 ~[1:1]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~[0:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 55 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal sub_wire4 ~[1:0]wire~ 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 0 (_array ~reg ((_downto (i 5) (i 0))))))
		(_signal (_internal \2 \ ~[5:0]reg~ -1 0 (_internal (_uni (_constant \6'h3f\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 0 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal \5 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \17 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#49_0 (_architecture 0 0 49 (_process (_simple)
				(_target(4))
			)))
			(#ASSIGN#50_1 (_architecture 1 0 50 (_process (_alias ((sub_wire2)(sub_wire0(t_1_1))))(_simple)
				(_target(5))
				(_sensitivity(3(d_1_1)))
			)))
			(#ASSIGN#51_2 (_architecture 2 0 51 (_process (_alias ((sub_wire1)(sub_wire0(t_0_0))))(_simple)
				(_target(6))
				(_sensitivity(3(d_0_0)))
			)))
			(#ASSIGN#52_3 (_architecture 3 0 52 (_process (_alias ((c0)(sub_wire1)))(_simple)
				(_target(1))
				(_sensitivity(6))
			)))
			(#ASSIGN#53_4 (_architecture 4 0 53 (_process (_alias ((c1)(sub_wire2)))(_simple)
				(_target(2))
				(_sensitivity(5))
			)))
			(#ASSIGN#54_5 (_architecture 5 0 54 (_process (_alias ((sub_wire3)(inclk0)))(_simple)
				(_target(7))
				(_sensitivity(0))
			)))
			(#ASSIGN#55_6 (_architecture 6 0 55 (_process (_alias ((sub_wire4)(sub_wire5)(sub_wire3)))(_simple)
				(_target(8))
				(_sensitivity(4)(7))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altpll_component.clk0_divide_by (_constant \25\))
		(_toward 0 altpll_component.clk0_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk0_multiply_by (_constant \8\))
		(_toward 0 altpll_component.clk0_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.clk1_divide_by (_constant \1\))
		(_toward 0 altpll_component.clk1_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk1_multiply_by (_constant \2\))
		(_toward 0 altpll_component.clk1_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.compensate_clock (_string \V"CLK0"\))
		(_toward 0 altpll_component.inclk0_input_frequency (_constant \20000\))
		(_toward 0 altpll_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altpll_component.lpm_hint (_string \V"CBX_MODULE_PREFIX=PLL_Sys"\))
		(_toward 0 altpll_component.lpm_type (_string \V"altpll"\))
		(_toward 0 altpll_component.operation_mode (_string \V"NORMAL"\))
		(_toward 0 altpll_component.port_activeclock (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_areset (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkloss (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkswitch (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_configupdate (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_fbin (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_inclk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_inclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_locked (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pfdena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasecounterselect (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasedone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasestep (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phaseupdown (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pllena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanaclr (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclk (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclkena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandata (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandataout (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanread (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanwrite (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk1 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk3 (_string \V"PORT_UNUSED"\))
	)
	(_scope
	)
	(_instantiation altpll_component 0 57 (_entity ovi_lpm  altpll)
		(_port
			((inclk) (sub_wire4))
			((clk) (sub_wire0))
			((activeclock) (_open))
			((areset) (\1 \))
			((clkbad) (_open))
			((clkena) (\2 \))
			((clkloss) (_open))
			((clkswitch) (\3 \))
			((configupdate) (\4 \))
			((enable0) (_open))
			((enable1) (_open))
			((extclk) (_open))
			((extclkena) (\5 \))
			((fbin) (\6 \))
			((fbout) (_open))
			((locked) (_open))
			((pfdena) (\7 \))
			((phasecounterselect) (\8 \))
			((phasedone) (_open))
			((phasestep) (\9 \))
			((phaseupdown) (\10 \))
			((pllena) (\11 \))
			((scanaclr) (\12 \))
			((scanclk) (\13 \))
			((scanclkena) (\14 \))
			((scandata) (\15 \))
			((scandataout) (_open))
			((scandone) (_open))
			((scanread) (\16 \))
			((scanwrite) (\17 \))
			((sclkout0) (_open))
			((sclkout1) (_open))
			((vcooverrange) (_open))
			((vcounderrange) (_open))
		)
	)
	(_model . PLL_Sys 8 -1)

)
I 000045 55 3483          1194501422548 Flip
(_unit VERILOG 6.743.6.418 (Flip 0 12 (Flip 0 12 ))
	(_version v38)
	(_time 1194501422000 2007.11.07 21:57:02)
	(_source (\./../../source/flip.v\ VERILOG (\./../../source/flip.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1194501422000)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]reg~ 0 22 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal _Adr ~[15:0]reg~ 0 22 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Done ~reg 0 24 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 26 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#23_0 (_architecture 0 0 23 (_process 
				(_target(5))
			)))
			(#INITIAL#25_1 (_architecture 1 0 25 (_process 
				(_target(6))
			)))
			(#INITIAL#27_2 (_architecture 2 0 27 (_process 
				(_target(7))
			)))
			(#ASSIGN#29_3 (_architecture 3 0 29 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(6))
			)))
			(#ASSIGN#30_4 (_architecture 4 0 30 (_process (_alias ((oAdr)(_Adr)))(_simple)
				(_target(3))
				(_sensitivity(5))
			)))
			(#ASSIGN#31_5 (_architecture 5 0 31 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#33_6 (_architecture 6 0 33 (_process 
				(_target(6)(7)(5))
				(_read(0)(1)(5))
				(_need_init)
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Flip 9 -1)

)
I 000046 55 2572          1194501422552 tbClk
(_unit VERILOG 6.743.6.418 (tbClk 0 13 (tbClk 0 13 ))
	(_version v38)
	(_time 1194501422000 2007.11.07 21:57:02)
	(_source (\./../../source/tbclk.v\ VERILOG (\./../../source/tbclk.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1194501422000)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Timescale_kHz ~vector~0 0 15 \1000000000\ (_entity -1 (_code  3))))
		(_type (_internal ~vector~1 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Frequency_kHz ~vector~1 0 17 \0\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Ticks ~vector~2 0 27 \$unsigned(Timescale_kHz/2*Frequency_kHz)\ (_entity -1 (_code  5)))(_constant))
		(_port (_internal _oClk ~reg 0 19 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#22_0 (_architecture 0 0 22 (_process 
				(_target(0))
			)))
			(#ALWAYS#29_1 (_architecture 1 0 29 (_process 
				(_target(0))
				(_read(0))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . tbClk 6 -1)

)
I 000057 55 2946          1194501422556 tbswankmania_HDL
(_unit VERILOG 6.743.6.418 (tbswankmania_HDL 0 11 (tbswankmania_HDL 0 11 ))
	(_version v38)
	(_time 1194501422000 2007.11.07 21:57:02)
	(_source (\./../../source/tbswankmania_hdl.v\ VERILOG (\./../../source/tbswankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1194501422000)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_signal (_internal iClk27 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal iClk50 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#75_0 (_architecture 0 0 75 (_process 
				(_monitor)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbClk0 0 17 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \50000\))
		)
		(_port
			((_oClk) (iClk50))
		)
	)
	(_instantiation tbClk1 0 26 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \27000\))
		)
		(_port
			((_oClk) (iClk27))
		)
	)
	(_instantiation swankmania_HDL0 0 35 (_entity .  swankmania_HDL)
		(_port
			((iClk27) (iClk27))
			((iClk50) (iClk50))
			((iSwitch) (_open))
			((iButton_) (_open))
			((oLEDR) (_open))
			((oLEDG) (_open))
			((oHex7) (_open))
			((oHex6) (_open))
			((oHex5) (_open))
			((oHex4) (_open))
			((oHex3) (_open))
			((oHex2) (_open))
			((oHex1) (_open))
			((oHex0) (_open))
			((ioGPIO0) (_open))
			((ioGPIO1) (_open))
			((oSRAM_A) (_open))
			((ioSRAM_IO) (_open))
			((oSRAM_CE_) (_open))
			((oSRAM_WE_) (_open))
			((oSRAM_LB_) (_open))
			((oSRAM_UB_) (_open))
			((oSRAM_OE_) (_open))
		)
	)
	(_model . tbswankmania_HDL 2 -1)

)
I 000046 55 1729          1194501820968 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1194501820484 2007.11.07 22:03:40)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1194501820484)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbswankmania_HDL 0 0 (_entity .  tbswankmania_HDL)
	)
	(_model . $root 1 -1)

)
I 000055 55 5843          1194501820972 ACX705AKM_Ctrl
(_unit VERILOG 6.743.6.418 (ACX705AKM_Ctrl 0 12 (ACX705AKM_Ctrl 0 12 ))
	(_version v38)
	(_time 1194501820484 2007.11.07 22:03:40)
	(_source (\./../../source/acx705akm_ctrl.v\ VERILOG (\./../../source/acx705akm_ctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_entity
		(_time 1194501820484)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal MCK_Hz ~vector~0 0 25 \4000000\ (_entity -1 (_code  14)))(_constant))
		(_type (_internal ~vector~1 0 26 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Hsync_Frame ~vector~1 0 26 \200\ (_entity -1 (_code  15)))(_constant))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Vsync_Hz ~vector~2 0 27 \74\ (_entity -1 (_code  16)))(_constant))
		(_type (_internal ~vector~3 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Dots_Frame ~vector~3 0 28 \272\ (_entity -1 (_code  17)))(_constant))
		(_type (_internal ~vector~4 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~4 0 29 \240\ (_entity -1 (_code  18)))(_constant))
		(_type (_internal ~vector~5 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Lines_Frame ~vector~5 0 30 \160\ (_entity -1 (_code  19)))(_constant))
		(_type (_internal ~vector~6 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Frame ~vector~6 0 31 \Pixels_Line*Lines_Frame\ (_entity -1 (_code  20)))(_constant))
		(_port (_internal iClk16 ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal oVsync ~wire 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHsync ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSD ~wire 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oMCK ~wire 0 17 (_architecture (_out ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _MCK8 ~reg 0 36 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal _MCK ~reg 0 36 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 57 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _DotCnt ~[8:0]reg~ 0 57 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 58 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _HsyncCnt ~[7:0]reg~ 0 58 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Hsync ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Vsync ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(3))
			)))
			(#INITIAL#37_1 (_architecture 1 0 37 (_process 
				(_target(6)(7))
			)))
			(#ASSIGN#42_2 (_architecture 2 0 42 (_process (_alias ((oMCK)(_MCK)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#45_3 (_architecture 3 0 45 (_process 
				(_target(6))
				(_read(0)(6))
				(_need_init)
			)))
			(#ALWAYS#51_4 (_architecture 4 0 51 (_process 
				(_target(7))
				(_read(6)(7))
				(_need_init)
			)))
			(#INITIAL#59_5 (_architecture 5 0 59 (_process 
				(_target(8)(9))
			)))
			(#ASSIGN#64_6 (_architecture 6 0 64 (_process (_simple)
				(_target(5))
				(_sensitivity(8)(9))
			)))
			(#ALWAYS#67_7 (_architecture 7 0 67 (_process 
				(_target(8))
				(_read(4)(8))
				(_need_init)
			)))
			(#ALWAYS#76_8 (_architecture 8 0 76 (_process 
				(_target(9))
				(_read(4)(8)(9))
				(_need_init)
			)))
			(#INITIAL#91_9 (_architecture 9 0 91 (_process 
				(_target(10)(11))
			)))
			(#ALWAYS#96_10 (_architecture 10 0 96 (_process 
				(_target(10)(11))
				(_read(4)(8)(9))
				(_need_init)
			)))
			(#ASSIGN#104_11 (_architecture 11 0 104 (_process (_alias ((oHsync)(_Hsync)))(_simple)
				(_target(2))
				(_sensitivity(10))
			)))
			(#ASSIGN#104_12 (_architecture 12 0 104 (_process (_alias ((oVsync)(_Vsync)))(_simple)
				(_target(1))
				(_sensitivity(11))
			)))
			(#INTERNAL#0_13 (_internal 13 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ACX705AKM_Ctrl 24 -1)

)
I 000048 55 9368          1194501820976 ComCtrl
(_unit VERILOG 6.743.6.418 (ComCtrl 0 12 (ComCtrl 0 12 ))
	(_version v38)
	(_time 1194501820484 2007.11.07 22:03:40)
	(_source (\./../../source/comctrl.v\ VERILOG (\./../../source/comctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 22))
	(_entity
		(_time 1194501820484)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[8:0]wire~ 0 16 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD ~[8:0]wire~ 0 16 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iGo ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iCmd ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oGo ~wire 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iDone ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oColor ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 24 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal oX0 ~[7:0]wire~ 0 24 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY0 ~[7:0]wire~ 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX1 ~[7:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY1 ~[7:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX2 ~[7:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY2 ~[7:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oFlip ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oPolyline ~wire 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oTriangle ~wire 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDbgFull ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oDbgFullPersistent ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 37 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal oDbgUsed ~[9:0]wire~ 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _FullPersistent ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 44 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _Color ~[8:0]reg~ 0 44 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _SetColor ~reg 0 45 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DebounceGo ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Empty ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _FIFO_Pop ~reg 0 55 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FIFO_Q ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Cmd ~wire 0 59 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FIFO_Used ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderFlip ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderPolyline ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[47:0]reg~ 0 66 (_array ~reg ((_range  22)))))
		(_signal (_internal _VertexBuf ~[47:0]reg~ 0 66 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 70 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _Cnt ~[7:0]reg~ 0 70 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Flip ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Go ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Polyline ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Y ~reg 0 159 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_virtual \1 \ 0 108 (_uni ((3)(1)))))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#INITIAL#46_1 (_architecture 1 0 46 (_process 
				(_target(20)(21))
			)))
			(#INITIAL#56_2 (_architecture 2 0 56 (_process 
				(_target(24))
			)))
			(#INITIAL#67_3 (_architecture 3 0 67 (_process 
				(_target(30))
			)))
			(#INITIAL#75_4 (_architecture 4 0 75 (_process 
				(_target(31)(32)(33)(34))
			)))
			(#ASSIGN#84_5 (_architecture 5 0 84 (_process (_alias ((oDbgFullPersistent)(_FullPersistent)))(_simple)
				(_target(17))
				(_sensitivity(19))
			)))
			(#ALWAYS#85_6 (_architecture 6 0 85 (_process 
				(_target(19))
				(_read(0)(16))
				(_need_init)
			)))
			(#ASSIGN#90_7 (_architecture 7 0 90 (_process (_alias ((oColor)(_Color)))(_simple)
				(_target(6))
				(_sensitivity(20))
			)))
			(#ASSIGN#102_8 (_architecture 8 0 102 (_process (_alias ((FIFO_Cmd)(FIFO_Q(9))))(_simple)
				(_target(26))
				(_sensitivity(25(9)))
			)))
			(#ASSIGN#103_9 (_architecture 9 0 103 (_process (_alias ((oDbgUsed)(FIFO_Used)))(_simple)
				(_target(18))
				(_sensitivity(27))
			)))
			(#ASSIGN#152_10 (_architecture 10 0 152 (_process (_alias ((oX0)(_VertexBuf(d_47_40))))(_simple)
				(_target(7))
				(_sensitivity(30(d_47_40)))
			)))
			(#ASSIGN#152_11 (_architecture 11 0 152 (_process (_alias ((oY0)(_VertexBuf(d_39_32))))(_simple)
				(_target(8))
				(_sensitivity(30(d_39_32)))
			)))
			(#ASSIGN#152_12 (_architecture 12 0 152 (_process (_alias ((oX1)(_VertexBuf(d_31_24))))(_simple)
				(_target(9))
				(_sensitivity(30(d_31_24)))
			)))
			(#ASSIGN#152_13 (_architecture 13 0 152 (_process (_alias ((oY1)(_VertexBuf(d_23_16))))(_simple)
				(_target(10))
				(_sensitivity(30(d_23_16)))
			)))
			(#ASSIGN#152_14 (_architecture 14 0 152 (_process (_alias ((oX2)(_VertexBuf(d_15_8))))(_simple)
				(_target(11))
				(_sensitivity(30(d_15_8)))
			)))
			(#ASSIGN#152_15 (_architecture 15 0 152 (_process (_alias ((oY2)(_VertexBuf(d_7_0))))(_simple)
				(_target(12))
				(_sensitivity(30(d_7_0)))
			)))
			(#ASSIGN#157_16 (_architecture 16 0 157 (_process (_alias ((oFlip)(_Flip)))(_simple)
				(_target(13))
				(_sensitivity(32))
			)))
			(#ASSIGN#157_17 (_architecture 17 0 157 (_process (_alias ((oGo)(_Go)))(_simple)
				(_target(4))
				(_sensitivity(33))
			)))
			(#ASSIGN#157_18 (_architecture 18 0 157 (_process (_alias ((oPolyline)(_Polyline)))(_simple)
				(_target(14))
				(_sensitivity(34))
			)))
			(#INITIAL#160_19 (_architecture 19 0 160 (_process 
				(_target(35))
			)))
			(#ALWAYS#162_20 (_architecture 20 0 162 (_process 
				(_target(24)(33)(35)(32)(31)(20)(34)(21)(30))
				(_read(0)(23)(5)(33)(24)(25(9))(28)(29)(21)(25(d_8_0))(34)(25(d_7_0))(30(d_47_8))(35)(31))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 93 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (iGo))
			((oQ) (DebounceGo))
		)
	)
	(_instantiation ComFIFO0 0 104 (_entity .  ComFIFO)
		(_port
			((clock) (iClk))
			((data) (\1 \))
			((rdreq) (_FIFO_Pop))
			((wrreq) (DebounceGo))
			((q) (FIFO_Q))
			((usedw) (FIFO_Used))
			((empty) (FIFO_Empty))
			((full) (oDbgFull))
		)
	)
	(_instantiation CmdDecoder0 0 124 (_entity .  CmdDecoder)
		(_port
			((data) (FIFO_Q(d_3_0)))
			((eq00) (DecoderFlip))
			((eq01) (DecoderPolyline))
			((eq02) (_open))
			((eq03) (_open))
			((eq04) (_open))
			((eq05) (_open))
			((eq06) (_open))
			((eq07) (_open))
			((eq08) (_open))
			((eq09) (_open))
			((eq0a) (_open))
			((eq0b) (_open))
			((eq0c) (_open))
			((eq0d) (_open))
			((eq0e) (_open))
			((eq0f) (_open))
		)
	)
	(_model . ComCtrl 23 -1)

)
I 000049 55 2647          1194501820980 Debounce
(_unit VERILOG 6.743.6.418 (Debounce 0 12 (Debounce 0 12 ))
	(_version v38)
	(_time 1194501820484 2007.11.07 22:03:40)
	(_source (\./../../source/debounce.v\ VERILOG (\./../../source/debounce.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1194501820484)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iD ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oQ ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Q ~reg 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Bounce ~reg 0 21 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#19_0 (_architecture 0 0 19 (_process 
				(_target(3))
			)))
			(#INITIAL#22_1 (_architecture 1 0 22 (_process 
				(_target(4))
			)))
			(#ASSIGN#24_2 (_architecture 2 0 24 (_process (_alias ((oQ)(_Q)))(_simple)
				(_target(2))
				(_sensitivity(3))
			)))
			(#ALWAYS#27_3 (_architecture 3 0 27 (_process 
				(_target(4)(3))
				(_read(0)(1)(4))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Debounce 5 -1)

)
I 000048 55 4542          1194501820984 ComFIFO
(_unit VERILOG 6.743.6.418 (ComFIFO 0 39 (ComFIFO 0 39 ))
	(_version v38)
	(_time 1194501820484 2007.11.07 22:03:40)
	(_source (\./../../lib/comfifo.v\ VERILOG (\./../../lib/comfifo.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1194501820484)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal clock ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 41 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal data ~[9:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal rdreq ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wrreq ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal empty ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal full ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~[9:0]wire~ 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal usedw ~[9:0]wire~ 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire2 ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 61 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#62_0 (_architecture 0 0 62 (_process (_alias ((usedw)(sub_wire0)))(_simple)
				(_target(7))
				(_sensitivity(8))
			)))
			(#ASSIGN#63_1 (_architecture 1 0 63 (_process (_alias ((empty)(sub_wire1)))(_simple)
				(_target(4))
				(_sensitivity(9))
			)))
			(#ASSIGN#64_2 (_architecture 2 0 64 (_process (_alias ((q)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(10))
			)))
			(#ASSIGN#65_3 (_architecture 3 0 65 (_process (_alias ((full)(sub_wire3)))(_simple)
				(_target(5))
				(_sensitivity(11))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 scfifo_component.add_ram_output_register (_string \V"ON"\))
		(_toward 0 scfifo_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 scfifo_component.lpm_numwords (_constant \1024\))
		(_toward 0 scfifo_component.lpm_showahead (_string \V"ON"\))
		(_toward 0 scfifo_component.lpm_type (_string \V"scfifo"\))
		(_toward 0 scfifo_component.lpm_width (_constant \10\))
		(_toward 0 scfifo_component.lpm_widthu (_constant \10\))
		(_toward 0 scfifo_component.overflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.underflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.use_eab (_string \V"ON"\))
	)
	(_scope
	)
	(_instantiation scfifo_component 0 67 (_entity ovi_lpm  scfifo)
		(_port
			((rdreq) (rdreq))
			((clock) (clock))
			((wrreq) (wrreq))
			((data) (data))
			((usedw) (sub_wire0))
			((empty) (sub_wire1))
			((q) (sub_wire2))
			((full) (sub_wire3))
			((aclr) (_open))
			((almost_empty) (_open))
			((almost_full) (_open))
			((sclr) (_open))
		)
	)
	(_model . ComFIFO 5 -1)

)
I 000051 55 11634         1194501820988 CmdDecoder
(_unit VERILOG 6.743.6.418 (CmdDecoder 0 39 (CmdDecoder 0 39 ))
	(_version v38)
	(_time 1194501820484 2007.11.07 22:03:40)
	(_source (\./../../lib/cmddecoder.v\ VERILOG (\./../../lib/cmddecoder.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 33))
	(_entity
		(_time 1194501820484)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 40 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal data ~[3:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal eq00 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq01 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq02 ~wire 0 43 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq03 ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq04 ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq05 ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq06 ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq07 ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq08 ~wire 0 49 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq09 ~wire 0 50 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0a ~wire 0 51 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0b ~wire 0 52 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0c ~wire 0 53 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0d ~wire 0 54 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0e ~wire 0 55 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0f ~wire 0 56 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 76 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal sub_wire0 ~[15:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[4:4]wire~ 0 77 (_array ~wire ((_to (i 4) (i 4))))))
		(_signal (_internal sub_wire16 ~[4:4]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[14:14]wire~ 0 78 (_array ~wire ((_to (i 14) (i 14))))))
		(_signal (_internal sub_wire15 ~[14:14]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:3]wire~ 0 79 (_array ~wire ((_to (i 3) (i 3))))))
		(_signal (_internal sub_wire14 ~[3:3]wire~ 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[13:13]wire~ 0 80 (_array ~wire ((_to (i 13) (i 13))))))
		(_signal (_internal sub_wire13 ~[13:13]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:2]wire~ 0 81 (_array ~wire ((_to (i 2) (i 2))))))
		(_signal (_internal sub_wire12 ~[2:2]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[12:12]wire~ 0 82 (_array ~wire ((_to (i 12) (i 12))))))
		(_signal (_internal sub_wire11 ~[12:12]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 83 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire10 ~[1:1]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:11]wire~ 0 84 (_array ~wire ((_to (i 11) (i 11))))))
		(_signal (_internal sub_wire9 ~[11:11]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 85 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire8 ~[0:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[10:10]wire~ 0 86 (_array ~wire ((_to (i 10) (i 10))))))
		(_signal (_internal sub_wire7 ~[10:10]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:9]wire~ 0 87 (_array ~wire ((_to (i 9) (i 9))))))
		(_signal (_internal sub_wire6 ~[9:9]wire~ 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:8]wire~ 0 88 (_array ~wire ((_to (i 8) (i 8))))))
		(_signal (_internal sub_wire5 ~[8:8]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:7]wire~ 0 89 (_array ~wire ((_to (i 7) (i 7))))))
		(_signal (_internal sub_wire4 ~[7:7]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:6]wire~ 0 90 (_array ~wire ((_to (i 6) (i 6))))))
		(_signal (_internal sub_wire3 ~[6:6]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:5]wire~ 0 91 (_array ~wire ((_to (i 5) (i 5))))))
		(_signal (_internal sub_wire2 ~[5:5]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[15:15]wire~ 0 92 (_array ~wire ((_to (i 15) (i 15))))))
		(_signal (_internal sub_wire1 ~[15:15]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#77_0 (_architecture 0 0 77 (_process (_alias ((sub_wire16)(sub_wire0(t_4_4))))(_simple)
				(_target(18))
				(_sensitivity(17(d_4_4)))
			)))
			(#ASSIGN#78_1 (_architecture 1 0 78 (_process (_alias ((sub_wire15)(sub_wire0(t_14_14))))(_simple)
				(_target(19))
				(_sensitivity(17(d_14_14)))
			)))
			(#ASSIGN#79_2 (_architecture 2 0 79 (_process (_alias ((sub_wire14)(sub_wire0(t_3_3))))(_simple)
				(_target(20))
				(_sensitivity(17(d_3_3)))
			)))
			(#ASSIGN#80_3 (_architecture 3 0 80 (_process (_alias ((sub_wire13)(sub_wire0(t_13_13))))(_simple)
				(_target(21))
				(_sensitivity(17(d_13_13)))
			)))
			(#ASSIGN#81_4 (_architecture 4 0 81 (_process (_alias ((sub_wire12)(sub_wire0(t_2_2))))(_simple)
				(_target(22))
				(_sensitivity(17(d_2_2)))
			)))
			(#ASSIGN#82_5 (_architecture 5 0 82 (_process (_alias ((sub_wire11)(sub_wire0(t_12_12))))(_simple)
				(_target(23))
				(_sensitivity(17(d_12_12)))
			)))
			(#ASSIGN#83_6 (_architecture 6 0 83 (_process (_alias ((sub_wire10)(sub_wire0(t_1_1))))(_simple)
				(_target(24))
				(_sensitivity(17(d_1_1)))
			)))
			(#ASSIGN#84_7 (_architecture 7 0 84 (_process (_alias ((sub_wire9)(sub_wire0(t_11_11))))(_simple)
				(_target(25))
				(_sensitivity(17(d_11_11)))
			)))
			(#ASSIGN#85_8 (_architecture 8 0 85 (_process (_alias ((sub_wire8)(sub_wire0(t_0_0))))(_simple)
				(_target(26))
				(_sensitivity(17(d_0_0)))
			)))
			(#ASSIGN#86_9 (_architecture 9 0 86 (_process (_alias ((sub_wire7)(sub_wire0(t_10_10))))(_simple)
				(_target(27))
				(_sensitivity(17(d_10_10)))
			)))
			(#ASSIGN#87_10 (_architecture 10 0 87 (_process (_alias ((sub_wire6)(sub_wire0(t_9_9))))(_simple)
				(_target(28))
				(_sensitivity(17(d_9_9)))
			)))
			(#ASSIGN#88_11 (_architecture 11 0 88 (_process (_alias ((sub_wire5)(sub_wire0(t_8_8))))(_simple)
				(_target(29))
				(_sensitivity(17(d_8_8)))
			)))
			(#ASSIGN#89_12 (_architecture 12 0 89 (_process (_alias ((sub_wire4)(sub_wire0(t_7_7))))(_simple)
				(_target(30))
				(_sensitivity(17(d_7_7)))
			)))
			(#ASSIGN#90_13 (_architecture 13 0 90 (_process (_alias ((sub_wire3)(sub_wire0(t_6_6))))(_simple)
				(_target(31))
				(_sensitivity(17(d_6_6)))
			)))
			(#ASSIGN#91_14 (_architecture 14 0 91 (_process (_alias ((sub_wire2)(sub_wire0(t_5_5))))(_simple)
				(_target(32))
				(_sensitivity(17(d_5_5)))
			)))
			(#ASSIGN#92_15 (_architecture 15 0 92 (_process (_alias ((sub_wire1)(sub_wire0(t_15_15))))(_simple)
				(_target(33))
				(_sensitivity(17(d_15_15)))
			)))
			(#ASSIGN#93_16 (_architecture 16 0 93 (_process (_alias ((eq0f)(sub_wire1)))(_simple)
				(_target(16))
				(_sensitivity(33))
			)))
			(#ASSIGN#94_17 (_architecture 17 0 94 (_process (_alias ((eq05)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(32))
			)))
			(#ASSIGN#95_18 (_architecture 18 0 95 (_process (_alias ((eq06)(sub_wire3)))(_simple)
				(_target(7))
				(_sensitivity(31))
			)))
			(#ASSIGN#96_19 (_architecture 19 0 96 (_process (_alias ((eq07)(sub_wire4)))(_simple)
				(_target(8))
				(_sensitivity(30))
			)))
			(#ASSIGN#97_20 (_architecture 20 0 97 (_process (_alias ((eq08)(sub_wire5)))(_simple)
				(_target(9))
				(_sensitivity(29))
			)))
			(#ASSIGN#98_21 (_architecture 21 0 98 (_process (_alias ((eq09)(sub_wire6)))(_simple)
				(_target(10))
				(_sensitivity(28))
			)))
			(#ASSIGN#99_22 (_architecture 22 0 99 (_process (_alias ((eq0a)(sub_wire7)))(_simple)
				(_target(11))
				(_sensitivity(27))
			)))
			(#ASSIGN#100_23 (_architecture 23 0 100 (_process (_alias ((eq00)(sub_wire8)))(_simple)
				(_target(1))
				(_sensitivity(26))
			)))
			(#ASSIGN#101_24 (_architecture 24 0 101 (_process (_alias ((eq0b)(sub_wire9)))(_simple)
				(_target(12))
				(_sensitivity(25))
			)))
			(#ASSIGN#102_25 (_architecture 25 0 102 (_process (_alias ((eq01)(sub_wire10)))(_simple)
				(_target(2))
				(_sensitivity(24))
			)))
			(#ASSIGN#103_26 (_architecture 26 0 103 (_process (_alias ((eq0c)(sub_wire11)))(_simple)
				(_target(13))
				(_sensitivity(23))
			)))
			(#ASSIGN#104_27 (_architecture 27 0 104 (_process (_alias ((eq02)(sub_wire12)))(_simple)
				(_target(3))
				(_sensitivity(22))
			)))
			(#ASSIGN#105_28 (_architecture 28 0 105 (_process (_alias ((eq0d)(sub_wire13)))(_simple)
				(_target(14))
				(_sensitivity(21))
			)))
			(#ASSIGN#106_29 (_architecture 29 0 106 (_process (_alias ((eq03)(sub_wire14)))(_simple)
				(_target(4))
				(_sensitivity(20))
			)))
			(#ASSIGN#107_30 (_architecture 30 0 107 (_process (_alias ((eq0e)(sub_wire15)))(_simple)
				(_target(15))
				(_sensitivity(19))
			)))
			(#ASSIGN#108_31 (_architecture 31 0 108 (_process (_alias ((eq04)(sub_wire16)))(_simple)
				(_target(5))
				(_sensitivity(18))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 lpm_decode_component.lpm_decodes (_constant \16\))
		(_toward 0 lpm_decode_component.lpm_type (_string \V"LPM_DECODE"\))
		(_toward 0 lpm_decode_component.lpm_width (_constant \4\))
	)
	(_scope
	)
	(_instantiation lpm_decode_component 0 110 (_entity ovi_lpm  lpm_decode)
		(_port
			((data) (data))
			((eq) (sub_wire0))
			((aclr) (_open))
			((clken) (_open))
			((clock) (_open))
			((enable) (_open))
		)
	)
	(_model . CmdDecoder 33 -1)

)
I 000050 55 6816          1194501820992 FrameCtrl
(_unit VERILOG 6.743.6.418 (FrameCtrl 0 12 (FrameCtrl 0 12 ))
	(_version v38)
	(_time 1194501820484 2007.11.07 22:03:40)
	(_source (\./../../source/framectrl.v\ VERILOG (\./../../source/framectrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1194501820484)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iFlip ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk0 ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal iAdr0 ~[15:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 19 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD0 ~[8:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ0 ~[8:0]wire~ 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn0 ~wire 0 21 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iClk1 ~wire 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iAdr1 ~[15:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iD1 ~[8:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ1 ~[8:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn1 ~wire 0 28 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 31 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 32 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 34 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Face0 ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FrameA_Adr ~[15:0]wire~ 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Clk ~wire 0 47 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_WrEn ~wire 0 47 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_D ~[8:0]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Q ~[8:0]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DebounceFlip ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Flip ~wire 0 58 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#ALWAYS#63_1 (_architecture 1 0 63 (_process 
				(_target(19))
				(_read(0)(25)(19))
				(_need_init)
			)))
			(#ASSIGN#83_2 (_architecture 2 0 83 (_process (_simple)
				(_target(14))
			)))
			(#ASSIGN#83_3 (_architecture 3 0 83 (_process (_simple)
				(_target(18))
			)))
			(#ASSIGN#83_4 (_architecture 4 0 83 (_process (_simple)
				(_target(16))
			)))
			(#ASSIGN#83_5 (_architecture 5 0 83 (_process (_simple)
				(_target(17))
			)))
			(#ASSIGN#86_6 (_architecture 6 0 86 (_process (_simple)
				(_target(5))
				(_sensitivity(19)(24)(13))
			)))
			(#ASSIGN#87_7 (_architecture 7 0 87 (_process (_simple)
				(_target(10))
				(_sensitivity(19)(13)(24))
			)))
			(#ASSIGN#90_8 (_architecture 8 0 90 (_process (_alias ((FrameA_Clk)(_Face0)(iClk0)(iClk1)))(_simple)
				(_target(21))
				(_sensitivity(19)(2)(7))
			)))
			(#ASSIGN#91_9 (_architecture 9 0 91 (_process (_alias ((FrameA_Adr)(_Face0)(iAdr0)(iAdr1)))(_simple)
				(_target(20))
				(_sensitivity(19)(3)(8))
			)))
			(#ASSIGN#92_10 (_architecture 10 0 92 (_process (_alias ((FrameA_D)(_Face0)(iD0)(iD1)))(_simple)
				(_target(23))
				(_sensitivity(19)(4)(9))
			)))
			(#ASSIGN#93_11 (_architecture 11 0 93 (_process (_alias ((FrameA_WrEn)(_Face0)(iWrEn0)(iWrEn1)))(_simple)
				(_target(22))
				(_sensitivity(19)(6)(11))
			)))
			(#ASSIGN#96_12 (_architecture 12 0 96 (_process (_simple)
				(_target(12))
				(_sensitivity(19)(8)(3))
			)))
			(#ASSIGN#99_13 (_architecture 13 0 99 (_process (_simple)
				(_target(13))
				(_sensitivity(15)(19)(9)(4))
			)))
			(#ASSIGN#100_14 (_architecture 14 0 100 (_process (_alias ((oSRAM_WE_)(_Face0)(iWrEn1)(iWrEn0)))(_simple)
				(_target(15))
				(_sensitivity(19)(11)(6))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 54 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (Flip))
			((oQ) (DebounceFlip))
		)
	)
	(_instantiation FrameA0 0 68 (_entity .  FrameA)
		(_port
			((clock) (FrameA_Clk))
			((address) (FrameA_Adr))
			((data) (FrameA_D))
			((q) (FrameA_Q))
			((wren) (FrameA_WrEn))
		)
	)
	(_model . FrameCtrl 16 -1)

)
I 000047 55 5796          1194501820996 FrameA
(_unit VERILOG 6.743.6.418 (FrameA 0 39 (FrameA 0 39 ))
	(_version v38)
	(_time 1194501820484 2007.11.07 22:03:40)
	(_source (\./../../lib/framea.v\ VERILOG (\./../../lib/framea.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1194501820484)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[15:0]wire~ 0 40 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal address ~[15:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal clock ~wire 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 42 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal data ~[8:0]wire~ 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wren ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal q ~[8:0]wire~ 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[8:0]wire~ 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#53_0 (_architecture 0 0 53 (_process (_alias ((q)(sub_wire0)))(_simple)
				(_target(4))
				(_sensitivity(5))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altsyncram_component.clock_enable_input_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.clock_enable_output_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.init_file (_string \V"../startup.hex"\))
		(_toward 0 altsyncram_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altsyncram_component.lpm_hint (_string \V"ENABLE_RUNTIME_MOD=NO"\))
		(_toward 0 altsyncram_component.lpm_type (_string \V"altsyncram"\))
		(_toward 0 altsyncram_component.numwords_a (_constant \38400\))
		(_toward 0 altsyncram_component.operation_mode (_string \V"SINGLE_PORT"\))
		(_toward 0 altsyncram_component.outdata_aclr_a (_string \V"NONE"\))
		(_toward 0 altsyncram_component.outdata_reg_a (_string \V"CLOCK0"\))
		(_toward 0 altsyncram_component.power_up_uninitialized (_string \V"FALSE"\))
		(_toward 0 altsyncram_component.widthad_a (_constant \16\))
		(_toward 0 altsyncram_component.width_a (_constant \9\))
		(_toward 0 altsyncram_component.width_byteena_a (_constant \1\))
	)
	(_scope
	)
	(_instantiation altsyncram_component 0 55 (_entity ovi_lpm  altsyncram)
		(_port
			((wren_a) (wren))
			((clock0) (clock))
			((address_a) (address))
			((data_a) (data))
			((q_a) (sub_wire0))
			((aclr0) (\1 \))
			((aclr1) (\2 \))
			((address_b) (\3 \))
			((addressstall_a) (\4 \))
			((addressstall_b) (\5 \))
			((byteena_a) (\6 \))
			((byteena_b) (\7 \))
			((clock1) (\8 \))
			((clocken0) (\9 \))
			((clocken1) (\10 \))
			((clocken2) (\11 \))
			((clocken3) (\12 \))
			((data_b) (\13 \))
			((eccstatus) (_open))
			((q_b) (_open))
			((rden_a) (\14 \))
			((rden_b) (\15 \))
			((wren_b) (\16 \))
		)
	)
	(_model . FrameA 2 -1)

)
I 000045 55 6740          1194501821000 Line
(_unit VERILOG 6.743.6.418 (Line 0 14 (Line 0 14 ))
	(_version v38)
	(_time 1194501820484 2007.11.07 22:03:40)
	(_source (\./../../source/line.v\ VERILOG (\./../../source/line.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1194501820484)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~0 0 16 \240\ (_entity -1 (_code  16))))
		(_port (_internal iClk ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 23 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal iX0 ~[7:0]wire~ 0 23 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iY0 ~[7:0]wire~ 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iX1 ~[7:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iY1 ~[7:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 29 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Done ~reg 0 34 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]wire~S 0 44 (_array ~wire ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal X0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 51 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal dxAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dyAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Steep ~wire 0 60 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 64 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _AddrX ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _AddrY ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~S 0 78 (_array ~reg ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal _X ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Y ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dx ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dy ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Err ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _LastStep ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _NegativeYStep ~reg 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#35_0 (_architecture 0 0 35 (_process 
				(_target(9))
			)))
			(#ASSIGN#37_1 (_architecture 1 0 37 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(9))
			)))
			(#ASSIGN#44_2 (_architecture 2 0 44 (_process (_simple)
				(_target(10))
				(_sensitivity(3))
			)))
			(#ASSIGN#44_3 (_architecture 3 0 44 (_process (_simple)
				(_target(11))
				(_sensitivity(4))
			)))
			(#ASSIGN#44_4 (_architecture 4 0 44 (_process (_simple)
				(_target(12))
			)))
			(#ASSIGN#44_5 (_architecture 5 0 44 (_process (_simple)
				(_target(13))
			)))
			(#INITIAL#52_6 (_architecture 6 0 52 (_process 
				(_target(14))
			)))
			(#ASSIGN#54_7 (_architecture 7 0 54 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(8))
				(_sensitivity(14))
			)))
			(#ASSIGN#58_8 (_architecture 8 0 58 (_process (_alias ((dxAbs)(X1)(X0)(X1)(X0)(X0)(X1)))(_simple)
				(_target(15))
				(_sensitivity(12)(10))
			)))
			(#ASSIGN#58_9 (_architecture 9 0 58 (_process (_alias ((dyAbs)(Y1)(Y0)(Y1)(Y0)(Y0)(Y1)))(_simple)
				(_target(16))
				(_sensitivity(13)(11))
			)))
			(#ASSIGN#60_10 (_architecture 10 0 60 (_process (_alias ((Steep)(dyAbs)(dxAbs)))(_simple)
				(_target(17))
				(_sensitivity(16)(15))
			)))
			(#INITIAL#65_11 (_architecture 11 0 65 (_process 
				(_target(18)(19))
			)))
			(#ASSIGN#70_12 (_architecture 12 0 70 (_process (_simple)
				(_target(7))
				(_sensitivity(18)(19))
			)))
			(#INITIAL#80_13 (_architecture 13 0 80 (_process 
				(_target(20)(21)(22)(23)(25)(26))
			)))
			(#ALWAYS#90_14 (_architecture 14 0 90 (_process 
				(_target(14)(9)(22)(23)(24)(21)(20)(25)(18)(19)(26))
				(_read(0)(1)(12)(10)(16)(11)(13)(17)(15)(2)(20)(25)(21)(24)(23)(22)(26))
				(_need_init)
			)))
			(#INTERNAL#0_15 (_internal 15 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Line 17 -1)

)
I 000053 55 2649          1194501821004 SSHLEDMDCtrl
(_unit VERILOG 6.743.6.418 (SSHLEDMDCtrl 0 14 (SSHLEDMDCtrl 0 14 ))
	(_version v38)
	(_time 1194501820484 2007.11.07 22:03:40)
	(_source (\./../../source/sshledmdctrl.v\ VERILOG (\./../../source/sshledmdctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1194501820484)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 15 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iBCD ~[3:0]wire~ 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 16 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oMatrix ~[6:0]wire~ 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]reg~ 0 19 (_array ~reg ((_downto (i 6) (i 0))))))
		(_signal (_internal _oMatrix ~[6:0]reg~ 0 19 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#20_0 (_architecture 0 0 20 (_process 
				(_target(2))
			)))
			(#ASSIGN#22_1 (_architecture 1 0 22 (_process (_alias ((oMatrix)(_oMatrix)))(_simple)
				(_target(1))
				(_sensitivity(2))
			)))
			(#ALWAYS#26_2 (_architecture 2 0 26 (_process 
				(_target(2))
				(_read)
				(_sensitivity(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . SSHLEDMDCtrl 4 -1)

)
I 000055 55 18150         1194501821008 swankmania_HDL
(_unit VERILOG 6.743.6.418 (swankmania_HDL 0 12 (swankmania_HDL 0 12 ))
	(_version v38)
	(_time 1194501820484 2007.11.07 22:03:40)
	(_source (\./../../source/swankmania_hdl.v\ VERILOG (\./../../source/swankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 59))
	(_entity
		(_time 1194501820484)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate gSSHLEDMDCtrl 0 273 (_verilogfor  (_code  59) (_code  60) (_code  61))
	  (_object
	  	(_type (_internal ~vector~0 0 272 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal gCnt ~vector~0 0 272  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_58 (_internal 58 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation Digit 0 275 (_entity .  SSHLEDMDCtrl)
	  	(_port
	  		((iBCD) (SSHLEDMDCtrlD(_range  62)))
	  		((oMatrix) (SSHLEDMDCtrlQ(_range  63)))
	  	)
	  )
	)
	(_object
		(_port (_internal iClk27 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk50 ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 18 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal iSwitch ~[17:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 19 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iButton_ ~[3:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oLEDR ~[17:0]wire~ 0 22 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 23 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal oLEDG ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 26 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oHex7 ~[6:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex6 ~[6:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex5 ~[6:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex4 ~[6:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex3 ~[6:0]wire~ 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex2 ~[6:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex1 ~[6:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex0 ~[6:0]wire~ 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[23:0]wire~ 0 36 (_array ~wire ((_downto (i 23) (i 0))))))
		(_port (_internal ioGPIO0 ~[23:0]wire~ 0 36 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[25:0]wire~ 0 39 (_array ~wire ((_downto (i 25) (i 0))))))
		(_port (_internal ioGPIO1 ~[25:0]wire~ 0 39 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 43 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 43 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Clk16 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Clk100 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineWrEn ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineDone ~wire 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineAdr ~[15:0]wire~ 0 56 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipWrEn ~wire 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipDone ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipAdr ~[15:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_RGB ~[8:0]wire~ 0 62 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Vsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Hsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_SD ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_MCK ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Adr ~[15:0]wire~ 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComD ~[8:0]wire~ 0 70 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComColor ~[8:0]wire~ 0 71 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComCmd ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFrame ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFlip ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComDrawGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComPolyline ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComTriangle ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 86 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal ComX0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[31:0]wire~ 0 88 (_array ~wire ((_range  64)))))
		(_signal (_internal SSHLEDMDCtrlD ~[31:0]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[55:0]wire~ 0 89 (_array ~wire ((_range  65)))))
		(_signal (_internal SSHLEDMDCtrlQ ~[55:0]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~wire -1 141 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 0 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal \2 \ ~[8:0]reg~ -1 0 (_internal (_uni (_constant \9'h0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~[15:0]wire~ -1 215 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~wire -1 218 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~wire -1 235 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~wire -1 254 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#141_0 (_internal 0 0 141 (_process (_alias ((\1 \)(ComPolyline)(LineDone)(ComFlip)(FlipDone)(ComPolyline)(ComFlip)))(_simple)
				(_target(54))
				(_sensitivity(44)(26)(42)(29))
			)))
			(#INTERNAL#215_1 (_internal 1 0 215 (_process (_alias ((\4 \)(ComPolyline)(LineAdr)(FlipAdr)))(_simple)
				(_target(57))
				(_sensitivity(44)(27)(30))
			)))
			(#INTERNAL#218_2 (_internal 2 0 218 (_process (_alias ((\5 \)(ComPolyline)(LineWrEn)(ComFlip)(FlipWrEn)))(_simple)
				(_target(58))
				(_sensitivity(44)(25)(42)(28))
			)))
			(#INTERNAL#235_3 (_internal 3 0 235 (_process (_alias ((\6 \)(ComDrawGo)(ComPolyline)))(_simple)
				(_target(59))
				(_sensitivity(43)(44))
			)))
			(#INTERNAL#254_4 (_internal 4 0 254 (_process (_alias ((\7 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(60))
				(_sensitivity(43)(42))
			)))
			(#ASSIGN#102_5 (_architecture 5 0 102 (_process (_alias ((ComFrame)(ACX_Vsync)))(_simple)
				(_target(41))
				(_sensitivity(32))
			)))
			(#ASSIGN#127_6 (_architecture 6 0 127 (_process (_simple)
				(_target(14(0)))
			)))
			(#ASSIGN#127_7 (_architecture 7 0 127 (_process (_alias ((ComD(0))(ioGPIO0(1))))(_simple)
				(_target(37(0)))
				(_sensitivity(14(1)))
			)))
			(#ASSIGN#127_8 (_architecture 8 0 127 (_process (_simple)
				(_target(14(2)))
			)))
			(#ASSIGN#127_9 (_architecture 9 0 127 (_process (_alias ((ComD(1))(ioGPIO0(3))))(_simple)
				(_target(37(1)))
				(_sensitivity(14(3)))
			)))
			(#ASSIGN#127_10 (_architecture 10 0 127 (_process (_simple)
				(_target(14(4)))
			)))
			(#ASSIGN#127_11 (_architecture 11 0 127 (_process (_alias ((ComD(2))(ioGPIO0(5))))(_simple)
				(_target(37(2)))
				(_sensitivity(14(5)))
			)))
			(#ASSIGN#127_12 (_architecture 12 0 127 (_process (_simple)
				(_target(14(6)))
			)))
			(#ASSIGN#127_13 (_architecture 13 0 127 (_process (_alias ((ComD(3))(ioGPIO0(7))))(_simple)
				(_target(37(3)))
				(_sensitivity(14(7)))
			)))
			(#ASSIGN#127_14 (_architecture 14 0 127 (_process (_simple)
				(_target(14(8)))
			)))
			(#ASSIGN#127_15 (_architecture 15 0 127 (_process (_alias ((ComD(4))(ioGPIO0(9))))(_simple)
				(_target(37(4)))
				(_sensitivity(14(9)))
			)))
			(#ASSIGN#127_16 (_architecture 16 0 127 (_process (_simple)
				(_target(14(10)))
			)))
			(#ASSIGN#127_17 (_architecture 17 0 127 (_process (_alias ((ComD(5))(ioGPIO0(11))))(_simple)
				(_target(37(5)))
				(_sensitivity(14(11)))
			)))
			(#ASSIGN#127_18 (_architecture 18 0 127 (_process (_simple)
				(_target(14(12)))
			)))
			(#ASSIGN#127_19 (_architecture 19 0 127 (_process (_alias ((ComD(6))(ioGPIO0(13))))(_simple)
				(_target(37(6)))
				(_sensitivity(14(13)))
			)))
			(#ASSIGN#127_20 (_architecture 20 0 127 (_process (_simple)
				(_target(14(14)))
			)))
			(#ASSIGN#127_21 (_architecture 21 0 127 (_process (_alias ((ComD(7))(ioGPIO0(15))))(_simple)
				(_target(37(7)))
				(_sensitivity(14(15)))
			)))
			(#ASSIGN#127_22 (_architecture 22 0 127 (_process (_simple)
				(_target(14(16)))
			)))
			(#ASSIGN#127_23 (_architecture 23 0 127 (_process (_alias ((ComD(8))(ioGPIO0(17))))(_simple)
				(_target(37(8)))
				(_sensitivity(14(17)))
			)))
			(#ASSIGN#127_24 (_architecture 24 0 127 (_process (_simple)
				(_target(14(18)))
			)))
			(#ASSIGN#127_25 (_architecture 25 0 127 (_process (_alias ((ComGo)(ioGPIO0(19))))(_simple)
				(_target(39))
				(_sensitivity(14(19)))
			)))
			(#ASSIGN#127_26 (_architecture 26 0 127 (_process (_simple)
				(_target(14(20)))
			)))
			(#ASSIGN#127_27 (_architecture 27 0 127 (_process (_alias ((ComCmd)(ioGPIO0(21))))(_simple)
				(_target(40))
				(_sensitivity(14(21)))
			)))
			(#ASSIGN#127_28 (_architecture 28 0 127 (_process (_simple)
				(_target(14(22)))
			)))
			(#ASSIGN#127_29 (_architecture 29 0 127 (_process (_alias ((ioGPIO0(23))(ComFrame)))(_simple)
				(_target(14(23)))
				(_sensitivity(41))
			)))
			(#ASSIGN#186_30 (_architecture 30 0 186 (_process (_simple)
				(_target(15(0)))
			)))
			(#ASSIGN#186_31 (_architecture 31 0 186 (_process (_alias ((ioGPIO1(1))(ACX_RGB(8))))(_simple)
				(_target(15(1)))
				(_sensitivity(31(8)))
			)))
			(#ASSIGN#186_32 (_architecture 32 0 186 (_process (_simple)
				(_target(15(2)))
			)))
			(#ASSIGN#186_33 (_architecture 33 0 186 (_process (_alias ((ioGPIO1(3))(ACX_RGB(7))))(_simple)
				(_target(15(3)))
				(_sensitivity(31(7)))
			)))
			(#ASSIGN#186_34 (_architecture 34 0 186 (_process (_simple)
				(_target(15(4)))
			)))
			(#ASSIGN#186_35 (_architecture 35 0 186 (_process (_alias ((ioGPIO1(5))(ACX_RGB(6))))(_simple)
				(_target(15(5)))
				(_sensitivity(31(6)))
			)))
			(#ASSIGN#186_36 (_architecture 36 0 186 (_process (_simple)
				(_target(15(6)))
			)))
			(#ASSIGN#186_37 (_architecture 37 0 186 (_process (_alias ((ioGPIO1(7))(ACX_RGB(5))))(_simple)
				(_target(15(7)))
				(_sensitivity(31(5)))
			)))
			(#ASSIGN#186_38 (_architecture 38 0 186 (_process (_simple)
				(_target(15(8)))
			)))
			(#ASSIGN#186_39 (_architecture 39 0 186 (_process (_alias ((ioGPIO1(9))(ACX_RGB(4))))(_simple)
				(_target(15(9)))
				(_sensitivity(31(4)))
			)))
			(#ASSIGN#186_40 (_architecture 40 0 186 (_process (_simple)
				(_target(15(10)))
			)))
			(#ASSIGN#186_41 (_architecture 41 0 186 (_process (_alias ((ioGPIO1(11))(ACX_RGB(3))))(_simple)
				(_target(15(11)))
				(_sensitivity(31(3)))
			)))
			(#ASSIGN#186_42 (_architecture 42 0 186 (_process (_simple)
				(_target(15(12)))
			)))
			(#ASSIGN#186_43 (_architecture 43 0 186 (_process (_alias ((ioGPIO1(13))(ACX_RGB(2))))(_simple)
				(_target(15(13)))
				(_sensitivity(31(2)))
			)))
			(#ASSIGN#186_44 (_architecture 44 0 186 (_process (_simple)
				(_target(15(14)))
			)))
			(#ASSIGN#186_45 (_architecture 45 0 186 (_process (_alias ((ioGPIO1(15))(ACX_RGB(1))))(_simple)
				(_target(15(15)))
				(_sensitivity(31(1)))
			)))
			(#ASSIGN#186_46 (_architecture 46 0 186 (_process (_simple)
				(_target(15(16)))
			)))
			(#ASSIGN#186_47 (_architecture 47 0 186 (_process (_alias ((ioGPIO1(17))(ACX_RGB(0))))(_simple)
				(_target(15(17)))
				(_sensitivity(31(0)))
			)))
			(#ASSIGN#186_48 (_architecture 48 0 186 (_process (_simple)
				(_target(15(18)))
			)))
			(#ASSIGN#186_49 (_architecture 49 0 186 (_process (_alias ((ioGPIO1(19))(ACX_Hsync)))(_simple)
				(_target(15(19)))
				(_sensitivity(33))
			)))
			(#ASSIGN#186_50 (_architecture 50 0 186 (_process (_simple)
				(_target(15(20)))
			)))
			(#ASSIGN#186_51 (_architecture 51 0 186 (_process (_alias ((ioGPIO1(21))(ACX_Vsync)))(_simple)
				(_target(15(21)))
				(_sensitivity(32))
			)))
			(#ASSIGN#186_52 (_architecture 52 0 186 (_process (_simple)
				(_target(15(22)))
			)))
			(#ASSIGN#186_53 (_architecture 53 0 186 (_process (_alias ((ioGPIO1(23))(ACX_SD)))(_simple)
				(_target(15(23)))
				(_sensitivity(34))
			)))
			(#ASSIGN#186_54 (_architecture 54 0 186 (_process (_simple)
				(_target(15(24)))
			)))
			(#ASSIGN#186_55 (_architecture 55 0 186 (_process (_alias ((ioGPIO1(25))(ACX_MCK)))(_simple)
				(_target(15(25)))
				(_sensitivity(35))
			)))
			(#ASSIGN#270_56 (_architecture 56 0 270 (_process (_simple)
				(_target(6)(7)(8)(9)(10)(11)(12)(13))
				(_sensitivity(53))
			)))
			(#INTERNAL#0_57 (_internal 57 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation PLL_Sys0 0 93 (_entity .  PLL_Sys)
		(_port
			((inclk0) (iClk50))
			((c0) (Clk16))
			((c1) (Clk100))
		)
	)
	(_instantiation ComCtrl0 0 129 (_entity .  ComCtrl)
		(_port
			((iClk) (Clk100))
			((iD) (ComD))
			((iGo) (ComGo))
			((iCmd) (ComCmd))
			((oGo) (ComDrawGo))
			((iDone) (\1 \))
			((oColor) (ComColor))
			((oX0) (ComX0))
			((oY0) (ComY0))
			((oX1) (ComX1))
			((oY1) (ComY1))
			((oX2) (ComX2))
			((oY2) (ComY2))
			((oFlip) (ComFlip))
			((oPolyline) (ComPolyline))
			((oTriangle) (ComTriangle))
			((oDbgFull) (oLEDR(0)))
			((oDbgFullPersistent) (oLEDR(1)))
			((oDbgUsed) (SSHLEDMDCtrlD))
		)
	)
	(_instantiation ACX705AKM_Ctrl0 0 188 (_entity .  ACX705AKM_Ctrl)
		(_port
			((iClk16) (Clk16))
			((oVsync) (ACX_Vsync))
			((oHsync) (ACX_Hsync))
			((oSD) (ACX_SD))
			((oMCK) (ACX_MCK))
			((oAdr) (ACX_Adr))
		)
	)
	(_instantiation FrameCtrl0 0 200 (_entity .  FrameCtrl)
		(_port
			((iClk) (Clk100))
			((iFlip) (ComFlip))
			((iClk0) (ACX_MCK))
			((iAdr0) (ACX_Adr))
			((iD0) (\2 \))
			((oQ0) (ACX_RGB))
			((iWrEn0) (\3 \))
			((iClk1) (Clk100))
			((iAdr1) (\4 \))
			((iD1) (ComColor))
			((oQ1) (_open))
			((iWrEn1) (\5 \))
			((oSRAM_A) (oSRAM_A))
			((ioSRAM_IO) (ioSRAM_IO))
			((oSRAM_CE_) (oSRAM_CE_))
			((oSRAM_WE_) (oSRAM_WE_))
			((oSRAM_LB_) (oSRAM_LB_))
			((oSRAM_UB_) (oSRAM_UB_))
			((oSRAM_OE_) (oSRAM_OE_))
		)
	)
	(_instantiation Line0 0 231 (_entity .  Line)
		(_port
			((iClk) (Clk100))
			((iGo) (\6 \))
			((oDone) (LineDone))
			((iX0) (ComX0))
			((iY0) (ComY0))
			((iX1) (ComX1))
			((iY1) (ComY1))
			((oAdr) (LineAdr))
			((oWrEn) (LineWrEn))
		)
	)
	(_instantiation Flip0 0 250 (_entity .  Flip)
		(_port
			((iClk) (Clk100))
			((iGo) (\7 \))
			((oDone) (FlipDone))
			((oAdr) (FlipAdr))
			((oWrEn) (FlipWrEn))
		)
	)
	(_model . swankmania_HDL 66 -1)

)
I 000048 55 10448         1194501821012 PLL_Sys
(_unit VERILOG 6.743.6.418 (PLL_Sys 0 39 (PLL_Sys 0 39 ))
	(_version v38)
	(_time 1194501820484 2007.11.07 22:03:40)
	(_source (\./../../lib/pll_sys.v\ VERILOG (\./../../lib/pll_sys.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1194501820484)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal inclk0 ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c0 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal c1 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 48 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal sub_wire0 ~[5:0]wire~ 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 49 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire5 ~[0:0]wire~ 0 49 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 50 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire2 ~[1:1]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~[0:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 55 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal sub_wire4 ~[1:0]wire~ 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 0 (_array ~reg ((_downto (i 5) (i 0))))))
		(_signal (_internal \2 \ ~[5:0]reg~ -1 0 (_internal (_uni (_constant \6'h3f\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 0 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal \5 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \17 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#49_0 (_architecture 0 0 49 (_process (_simple)
				(_target(4))
			)))
			(#ASSIGN#50_1 (_architecture 1 0 50 (_process (_alias ((sub_wire2)(sub_wire0(t_1_1))))(_simple)
				(_target(5))
				(_sensitivity(3(d_1_1)))
			)))
			(#ASSIGN#51_2 (_architecture 2 0 51 (_process (_alias ((sub_wire1)(sub_wire0(t_0_0))))(_simple)
				(_target(6))
				(_sensitivity(3(d_0_0)))
			)))
			(#ASSIGN#52_3 (_architecture 3 0 52 (_process (_alias ((c0)(sub_wire1)))(_simple)
				(_target(1))
				(_sensitivity(6))
			)))
			(#ASSIGN#53_4 (_architecture 4 0 53 (_process (_alias ((c1)(sub_wire2)))(_simple)
				(_target(2))
				(_sensitivity(5))
			)))
			(#ASSIGN#54_5 (_architecture 5 0 54 (_process (_alias ((sub_wire3)(inclk0)))(_simple)
				(_target(7))
				(_sensitivity(0))
			)))
			(#ASSIGN#55_6 (_architecture 6 0 55 (_process (_alias ((sub_wire4)(sub_wire5)(sub_wire3)))(_simple)
				(_target(8))
				(_sensitivity(4)(7))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altpll_component.clk0_divide_by (_constant \25\))
		(_toward 0 altpll_component.clk0_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk0_multiply_by (_constant \8\))
		(_toward 0 altpll_component.clk0_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.clk1_divide_by (_constant \1\))
		(_toward 0 altpll_component.clk1_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk1_multiply_by (_constant \2\))
		(_toward 0 altpll_component.clk1_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.compensate_clock (_string \V"CLK0"\))
		(_toward 0 altpll_component.inclk0_input_frequency (_constant \20000\))
		(_toward 0 altpll_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altpll_component.lpm_hint (_string \V"CBX_MODULE_PREFIX=PLL_Sys"\))
		(_toward 0 altpll_component.lpm_type (_string \V"altpll"\))
		(_toward 0 altpll_component.operation_mode (_string \V"NORMAL"\))
		(_toward 0 altpll_component.port_activeclock (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_areset (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkloss (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkswitch (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_configupdate (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_fbin (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_inclk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_inclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_locked (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pfdena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasecounterselect (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasedone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasestep (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phaseupdown (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pllena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanaclr (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclk (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclkena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandata (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandataout (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanread (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanwrite (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk1 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk3 (_string \V"PORT_UNUSED"\))
	)
	(_scope
	)
	(_instantiation altpll_component 0 57 (_entity ovi_lpm  altpll)
		(_port
			((inclk) (sub_wire4))
			((clk) (sub_wire0))
			((activeclock) (_open))
			((areset) (\1 \))
			((clkbad) (_open))
			((clkena) (\2 \))
			((clkloss) (_open))
			((clkswitch) (\3 \))
			((configupdate) (\4 \))
			((enable0) (_open))
			((enable1) (_open))
			((extclk) (_open))
			((extclkena) (\5 \))
			((fbin) (\6 \))
			((fbout) (_open))
			((locked) (_open))
			((pfdena) (\7 \))
			((phasecounterselect) (\8 \))
			((phasedone) (_open))
			((phasestep) (\9 \))
			((phaseupdown) (\10 \))
			((pllena) (\11 \))
			((scanaclr) (\12 \))
			((scanclk) (\13 \))
			((scanclkena) (\14 \))
			((scandata) (\15 \))
			((scandataout) (_open))
			((scandone) (_open))
			((scanread) (\16 \))
			((scanwrite) (\17 \))
			((sclkout0) (_open))
			((sclkout1) (_open))
			((vcooverrange) (_open))
			((vcounderrange) (_open))
		)
	)
	(_model . PLL_Sys 8 -1)

)
I 000045 55 3483          1194501821016 Flip
(_unit VERILOG 6.743.6.418 (Flip 0 12 (Flip 0 12 ))
	(_version v38)
	(_time 1194501820484 2007.11.07 22:03:40)
	(_source (\./../../source/flip.v\ VERILOG (\./../../source/flip.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1194501820484)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]reg~ 0 22 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal _Adr ~[15:0]reg~ 0 22 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Done ~reg 0 24 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 26 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#23_0 (_architecture 0 0 23 (_process 
				(_target(5))
			)))
			(#INITIAL#25_1 (_architecture 1 0 25 (_process 
				(_target(6))
			)))
			(#INITIAL#27_2 (_architecture 2 0 27 (_process 
				(_target(7))
			)))
			(#ASSIGN#29_3 (_architecture 3 0 29 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(6))
			)))
			(#ASSIGN#30_4 (_architecture 4 0 30 (_process (_alias ((oAdr)(_Adr)))(_simple)
				(_target(3))
				(_sensitivity(5))
			)))
			(#ASSIGN#31_5 (_architecture 5 0 31 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#33_6 (_architecture 6 0 33 (_process 
				(_target(6)(7)(5))
				(_read(0)(1)(5))
				(_need_init)
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Flip 9 -1)

)
I 000046 55 2572          1194501821020 tbClk
(_unit VERILOG 6.743.6.418 (tbClk 0 13 (tbClk 0 13 ))
	(_version v38)
	(_time 1194501820484 2007.11.07 22:03:40)
	(_source (\./../../source/tbclk.v\ VERILOG (\./../../source/tbclk.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1194501820484)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Timescale_kHz ~vector~0 0 15 \1000000000\ (_entity -1 (_code  3))))
		(_type (_internal ~vector~1 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Frequency_kHz ~vector~1 0 17 \0\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Ticks ~vector~2 0 27 \$unsigned(Timescale_kHz/2*Frequency_kHz)\ (_entity -1 (_code  5)))(_constant))
		(_port (_internal _oClk ~reg 0 19 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#22_0 (_architecture 0 0 22 (_process 
				(_target(0))
			)))
			(#ALWAYS#29_1 (_architecture 1 0 29 (_process 
				(_target(0))
				(_read(0))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . tbClk 6 -1)

)
I 000057 55 2946          1194501821024 tbswankmania_HDL
(_unit VERILOG 6.743.6.418 (tbswankmania_HDL 0 11 (tbswankmania_HDL 0 11 ))
	(_version v38)
	(_time 1194501820484 2007.11.07 22:03:40)
	(_source (\./../../source/tbswankmania_hdl.v\ VERILOG (\./../../source/tbswankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1194501820484)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_signal (_internal iClk27 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal iClk50 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#75_0 (_architecture 0 0 75 (_process 
				(_monitor)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbClk0 0 17 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \50000\))
		)
		(_port
			((_oClk) (iClk50))
		)
	)
	(_instantiation tbClk1 0 26 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \27000\))
		)
		(_port
			((_oClk) (iClk27))
		)
	)
	(_instantiation swankmania_HDL0 0 35 (_entity .  swankmania_HDL)
		(_port
			((iClk27) (iClk27))
			((iClk50) (iClk50))
			((iSwitch) (_open))
			((iButton_) (_open))
			((oLEDR) (_open))
			((oLEDG) (_open))
			((oHex7) (_open))
			((oHex6) (_open))
			((oHex5) (_open))
			((oHex4) (_open))
			((oHex3) (_open))
			((oHex2) (_open))
			((oHex1) (_open))
			((oHex0) (_open))
			((ioGPIO0) (_open))
			((ioGPIO1) (_open))
			((oSRAM_A) (_open))
			((ioSRAM_IO) (_open))
			((oSRAM_CE_) (_open))
			((oSRAM_WE_) (_open))
			((oSRAM_LB_) (_open))
			((oSRAM_UB_) (_open))
			((oSRAM_OE_) (_open))
		)
	)
	(_model . tbswankmania_HDL 2 -1)

)
I 000046 55 1729          1194501850391 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1194501850000 2007.11.07 22:04:10)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1194501850000)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbswankmania_HDL 0 0 (_entity .  tbswankmania_HDL)
	)
	(_model . $root 1 -1)

)
I 000055 55 5843          1194501850395 ACX705AKM_Ctrl
(_unit VERILOG 6.743.6.418 (ACX705AKM_Ctrl 0 12 (ACX705AKM_Ctrl 0 12 ))
	(_version v38)
	(_time 1194501850000 2007.11.07 22:04:10)
	(_source (\./../../source/acx705akm_ctrl.v\ VERILOG (\./../../source/acx705akm_ctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_entity
		(_time 1194501850000)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal MCK_Hz ~vector~0 0 25 \4000000\ (_entity -1 (_code  14)))(_constant))
		(_type (_internal ~vector~1 0 26 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Hsync_Frame ~vector~1 0 26 \200\ (_entity -1 (_code  15)))(_constant))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Vsync_Hz ~vector~2 0 27 \74\ (_entity -1 (_code  16)))(_constant))
		(_type (_internal ~vector~3 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Dots_Frame ~vector~3 0 28 \272\ (_entity -1 (_code  17)))(_constant))
		(_type (_internal ~vector~4 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~4 0 29 \240\ (_entity -1 (_code  18)))(_constant))
		(_type (_internal ~vector~5 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Lines_Frame ~vector~5 0 30 \160\ (_entity -1 (_code  19)))(_constant))
		(_type (_internal ~vector~6 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Frame ~vector~6 0 31 \Pixels_Line*Lines_Frame\ (_entity -1 (_code  20)))(_constant))
		(_port (_internal iClk16 ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal oVsync ~wire 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHsync ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSD ~wire 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oMCK ~wire 0 17 (_architecture (_out ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _MCK8 ~reg 0 36 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal _MCK ~reg 0 36 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 57 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _DotCnt ~[8:0]reg~ 0 57 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 58 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _HsyncCnt ~[7:0]reg~ 0 58 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Hsync ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Vsync ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(3))
			)))
			(#INITIAL#37_1 (_architecture 1 0 37 (_process 
				(_target(6)(7))
			)))
			(#ASSIGN#42_2 (_architecture 2 0 42 (_process (_alias ((oMCK)(_MCK)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#45_3 (_architecture 3 0 45 (_process 
				(_target(6))
				(_read(0)(6))
				(_need_init)
			)))
			(#ALWAYS#51_4 (_architecture 4 0 51 (_process 
				(_target(7))
				(_read(6)(7))
				(_need_init)
			)))
			(#INITIAL#59_5 (_architecture 5 0 59 (_process 
				(_target(8)(9))
			)))
			(#ASSIGN#64_6 (_architecture 6 0 64 (_process (_simple)
				(_target(5))
				(_sensitivity(8)(9))
			)))
			(#ALWAYS#67_7 (_architecture 7 0 67 (_process 
				(_target(8))
				(_read(4)(8))
				(_need_init)
			)))
			(#ALWAYS#76_8 (_architecture 8 0 76 (_process 
				(_target(9))
				(_read(4)(8)(9))
				(_need_init)
			)))
			(#INITIAL#91_9 (_architecture 9 0 91 (_process 
				(_target(10)(11))
			)))
			(#ALWAYS#96_10 (_architecture 10 0 96 (_process 
				(_target(10)(11))
				(_read(4)(8)(9))
				(_need_init)
			)))
			(#ASSIGN#104_11 (_architecture 11 0 104 (_process (_alias ((oHsync)(_Hsync)))(_simple)
				(_target(2))
				(_sensitivity(10))
			)))
			(#ASSIGN#104_12 (_architecture 12 0 104 (_process (_alias ((oVsync)(_Vsync)))(_simple)
				(_target(1))
				(_sensitivity(11))
			)))
			(#INTERNAL#0_13 (_internal 13 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ACX705AKM_Ctrl 24 -1)

)
I 000048 55 9368          1194501850399 ComCtrl
(_unit VERILOG 6.743.6.418 (ComCtrl 0 12 (ComCtrl 0 12 ))
	(_version v38)
	(_time 1194501850000 2007.11.07 22:04:10)
	(_source (\./../../source/comctrl.v\ VERILOG (\./../../source/comctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 22))
	(_entity
		(_time 1194501850000)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[8:0]wire~ 0 16 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD ~[8:0]wire~ 0 16 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iGo ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iCmd ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oGo ~wire 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iDone ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oColor ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 24 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal oX0 ~[7:0]wire~ 0 24 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY0 ~[7:0]wire~ 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX1 ~[7:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY1 ~[7:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX2 ~[7:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY2 ~[7:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oFlip ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oPolyline ~wire 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oTriangle ~wire 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDbgFull ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oDbgFullPersistent ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 37 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal oDbgUsed ~[9:0]wire~ 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _FullPersistent ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 44 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _Color ~[8:0]reg~ 0 44 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _SetColor ~reg 0 45 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DebounceGo ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Empty ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _FIFO_Pop ~reg 0 55 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FIFO_Q ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Cmd ~wire 0 59 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FIFO_Used ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderFlip ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderPolyline ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[47:0]reg~ 0 66 (_array ~reg ((_range  22)))))
		(_signal (_internal _VertexBuf ~[47:0]reg~ 0 66 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 70 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _Cnt ~[7:0]reg~ 0 70 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Flip ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Go ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Polyline ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Y ~reg 0 159 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_virtual \1 \ 0 108 (_uni ((3)(1)))))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#INITIAL#46_1 (_architecture 1 0 46 (_process 
				(_target(20)(21))
			)))
			(#INITIAL#56_2 (_architecture 2 0 56 (_process 
				(_target(24))
			)))
			(#INITIAL#67_3 (_architecture 3 0 67 (_process 
				(_target(30))
			)))
			(#INITIAL#75_4 (_architecture 4 0 75 (_process 
				(_target(31)(32)(33)(34))
			)))
			(#ASSIGN#84_5 (_architecture 5 0 84 (_process (_alias ((oDbgFullPersistent)(_FullPersistent)))(_simple)
				(_target(17))
				(_sensitivity(19))
			)))
			(#ALWAYS#85_6 (_architecture 6 0 85 (_process 
				(_target(19))
				(_read(0)(16))
				(_need_init)
			)))
			(#ASSIGN#90_7 (_architecture 7 0 90 (_process (_alias ((oColor)(_Color)))(_simple)
				(_target(6))
				(_sensitivity(20))
			)))
			(#ASSIGN#102_8 (_architecture 8 0 102 (_process (_alias ((FIFO_Cmd)(FIFO_Q(9))))(_simple)
				(_target(26))
				(_sensitivity(25(9)))
			)))
			(#ASSIGN#103_9 (_architecture 9 0 103 (_process (_alias ((oDbgUsed)(FIFO_Used)))(_simple)
				(_target(18))
				(_sensitivity(27))
			)))
			(#ASSIGN#152_10 (_architecture 10 0 152 (_process (_alias ((oX0)(_VertexBuf(d_47_40))))(_simple)
				(_target(7))
				(_sensitivity(30(d_47_40)))
			)))
			(#ASSIGN#152_11 (_architecture 11 0 152 (_process (_alias ((oY0)(_VertexBuf(d_39_32))))(_simple)
				(_target(8))
				(_sensitivity(30(d_39_32)))
			)))
			(#ASSIGN#152_12 (_architecture 12 0 152 (_process (_alias ((oX1)(_VertexBuf(d_31_24))))(_simple)
				(_target(9))
				(_sensitivity(30(d_31_24)))
			)))
			(#ASSIGN#152_13 (_architecture 13 0 152 (_process (_alias ((oY1)(_VertexBuf(d_23_16))))(_simple)
				(_target(10))
				(_sensitivity(30(d_23_16)))
			)))
			(#ASSIGN#152_14 (_architecture 14 0 152 (_process (_alias ((oX2)(_VertexBuf(d_15_8))))(_simple)
				(_target(11))
				(_sensitivity(30(d_15_8)))
			)))
			(#ASSIGN#152_15 (_architecture 15 0 152 (_process (_alias ((oY2)(_VertexBuf(d_7_0))))(_simple)
				(_target(12))
				(_sensitivity(30(d_7_0)))
			)))
			(#ASSIGN#157_16 (_architecture 16 0 157 (_process (_alias ((oFlip)(_Flip)))(_simple)
				(_target(13))
				(_sensitivity(32))
			)))
			(#ASSIGN#157_17 (_architecture 17 0 157 (_process (_alias ((oGo)(_Go)))(_simple)
				(_target(4))
				(_sensitivity(33))
			)))
			(#ASSIGN#157_18 (_architecture 18 0 157 (_process (_alias ((oPolyline)(_Polyline)))(_simple)
				(_target(14))
				(_sensitivity(34))
			)))
			(#INITIAL#160_19 (_architecture 19 0 160 (_process 
				(_target(35))
			)))
			(#ALWAYS#162_20 (_architecture 20 0 162 (_process 
				(_target(24)(33)(35)(32)(31)(20)(34)(21)(30))
				(_read(0)(23)(5)(33)(24)(25(9))(28)(29)(21)(25(d_8_0))(34)(25(d_7_0))(30(d_47_8))(35)(31))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 93 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (iGo))
			((oQ) (DebounceGo))
		)
	)
	(_instantiation ComFIFO0 0 104 (_entity .  ComFIFO)
		(_port
			((clock) (iClk))
			((data) (\1 \))
			((rdreq) (_FIFO_Pop))
			((wrreq) (DebounceGo))
			((q) (FIFO_Q))
			((usedw) (FIFO_Used))
			((empty) (FIFO_Empty))
			((full) (oDbgFull))
		)
	)
	(_instantiation CmdDecoder0 0 124 (_entity .  CmdDecoder)
		(_port
			((data) (FIFO_Q(d_3_0)))
			((eq00) (DecoderFlip))
			((eq01) (DecoderPolyline))
			((eq02) (_open))
			((eq03) (_open))
			((eq04) (_open))
			((eq05) (_open))
			((eq06) (_open))
			((eq07) (_open))
			((eq08) (_open))
			((eq09) (_open))
			((eq0a) (_open))
			((eq0b) (_open))
			((eq0c) (_open))
			((eq0d) (_open))
			((eq0e) (_open))
			((eq0f) (_open))
		)
	)
	(_model . ComCtrl 23 -1)

)
I 000049 55 2647          1194501850403 Debounce
(_unit VERILOG 6.743.6.418 (Debounce 0 12 (Debounce 0 12 ))
	(_version v38)
	(_time 1194501850000 2007.11.07 22:04:10)
	(_source (\./../../source/debounce.v\ VERILOG (\./../../source/debounce.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1194501850000)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iD ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oQ ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Q ~reg 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Bounce ~reg 0 21 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#19_0 (_architecture 0 0 19 (_process 
				(_target(3))
			)))
			(#INITIAL#22_1 (_architecture 1 0 22 (_process 
				(_target(4))
			)))
			(#ASSIGN#24_2 (_architecture 2 0 24 (_process (_alias ((oQ)(_Q)))(_simple)
				(_target(2))
				(_sensitivity(3))
			)))
			(#ALWAYS#27_3 (_architecture 3 0 27 (_process 
				(_target(4)(3))
				(_read(0)(1)(4))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Debounce 5 -1)

)
I 000048 55 4542          1194501850407 ComFIFO
(_unit VERILOG 6.743.6.418 (ComFIFO 0 39 (ComFIFO 0 39 ))
	(_version v38)
	(_time 1194501850000 2007.11.07 22:04:10)
	(_source (\./../../lib/comfifo.v\ VERILOG (\./../../lib/comfifo.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1194501850000)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal clock ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 41 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal data ~[9:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal rdreq ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wrreq ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal empty ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal full ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~[9:0]wire~ 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal usedw ~[9:0]wire~ 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire2 ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 61 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#62_0 (_architecture 0 0 62 (_process (_alias ((usedw)(sub_wire0)))(_simple)
				(_target(7))
				(_sensitivity(8))
			)))
			(#ASSIGN#63_1 (_architecture 1 0 63 (_process (_alias ((empty)(sub_wire1)))(_simple)
				(_target(4))
				(_sensitivity(9))
			)))
			(#ASSIGN#64_2 (_architecture 2 0 64 (_process (_alias ((q)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(10))
			)))
			(#ASSIGN#65_3 (_architecture 3 0 65 (_process (_alias ((full)(sub_wire3)))(_simple)
				(_target(5))
				(_sensitivity(11))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 scfifo_component.add_ram_output_register (_string \V"ON"\))
		(_toward 0 scfifo_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 scfifo_component.lpm_numwords (_constant \1024\))
		(_toward 0 scfifo_component.lpm_showahead (_string \V"ON"\))
		(_toward 0 scfifo_component.lpm_type (_string \V"scfifo"\))
		(_toward 0 scfifo_component.lpm_width (_constant \10\))
		(_toward 0 scfifo_component.lpm_widthu (_constant \10\))
		(_toward 0 scfifo_component.overflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.underflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.use_eab (_string \V"ON"\))
	)
	(_scope
	)
	(_instantiation scfifo_component 0 67 (_entity ovi_lpm  scfifo)
		(_port
			((rdreq) (rdreq))
			((clock) (clock))
			((wrreq) (wrreq))
			((data) (data))
			((usedw) (sub_wire0))
			((empty) (sub_wire1))
			((q) (sub_wire2))
			((full) (sub_wire3))
			((aclr) (_open))
			((almost_empty) (_open))
			((almost_full) (_open))
			((sclr) (_open))
		)
	)
	(_model . ComFIFO 5 -1)

)
I 000051 55 11634         1194501850411 CmdDecoder
(_unit VERILOG 6.743.6.418 (CmdDecoder 0 39 (CmdDecoder 0 39 ))
	(_version v38)
	(_time 1194501850000 2007.11.07 22:04:10)
	(_source (\./../../lib/cmddecoder.v\ VERILOG (\./../../lib/cmddecoder.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 33))
	(_entity
		(_time 1194501850000)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 40 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal data ~[3:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal eq00 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq01 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq02 ~wire 0 43 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq03 ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq04 ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq05 ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq06 ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq07 ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq08 ~wire 0 49 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq09 ~wire 0 50 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0a ~wire 0 51 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0b ~wire 0 52 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0c ~wire 0 53 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0d ~wire 0 54 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0e ~wire 0 55 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0f ~wire 0 56 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 76 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal sub_wire0 ~[15:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[4:4]wire~ 0 77 (_array ~wire ((_to (i 4) (i 4))))))
		(_signal (_internal sub_wire16 ~[4:4]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[14:14]wire~ 0 78 (_array ~wire ((_to (i 14) (i 14))))))
		(_signal (_internal sub_wire15 ~[14:14]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:3]wire~ 0 79 (_array ~wire ((_to (i 3) (i 3))))))
		(_signal (_internal sub_wire14 ~[3:3]wire~ 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[13:13]wire~ 0 80 (_array ~wire ((_to (i 13) (i 13))))))
		(_signal (_internal sub_wire13 ~[13:13]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:2]wire~ 0 81 (_array ~wire ((_to (i 2) (i 2))))))
		(_signal (_internal sub_wire12 ~[2:2]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[12:12]wire~ 0 82 (_array ~wire ((_to (i 12) (i 12))))))
		(_signal (_internal sub_wire11 ~[12:12]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 83 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire10 ~[1:1]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:11]wire~ 0 84 (_array ~wire ((_to (i 11) (i 11))))))
		(_signal (_internal sub_wire9 ~[11:11]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 85 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire8 ~[0:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[10:10]wire~ 0 86 (_array ~wire ((_to (i 10) (i 10))))))
		(_signal (_internal sub_wire7 ~[10:10]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:9]wire~ 0 87 (_array ~wire ((_to (i 9) (i 9))))))
		(_signal (_internal sub_wire6 ~[9:9]wire~ 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:8]wire~ 0 88 (_array ~wire ((_to (i 8) (i 8))))))
		(_signal (_internal sub_wire5 ~[8:8]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:7]wire~ 0 89 (_array ~wire ((_to (i 7) (i 7))))))
		(_signal (_internal sub_wire4 ~[7:7]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:6]wire~ 0 90 (_array ~wire ((_to (i 6) (i 6))))))
		(_signal (_internal sub_wire3 ~[6:6]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:5]wire~ 0 91 (_array ~wire ((_to (i 5) (i 5))))))
		(_signal (_internal sub_wire2 ~[5:5]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[15:15]wire~ 0 92 (_array ~wire ((_to (i 15) (i 15))))))
		(_signal (_internal sub_wire1 ~[15:15]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#77_0 (_architecture 0 0 77 (_process (_alias ((sub_wire16)(sub_wire0(t_4_4))))(_simple)
				(_target(18))
				(_sensitivity(17(d_4_4)))
			)))
			(#ASSIGN#78_1 (_architecture 1 0 78 (_process (_alias ((sub_wire15)(sub_wire0(t_14_14))))(_simple)
				(_target(19))
				(_sensitivity(17(d_14_14)))
			)))
			(#ASSIGN#79_2 (_architecture 2 0 79 (_process (_alias ((sub_wire14)(sub_wire0(t_3_3))))(_simple)
				(_target(20))
				(_sensitivity(17(d_3_3)))
			)))
			(#ASSIGN#80_3 (_architecture 3 0 80 (_process (_alias ((sub_wire13)(sub_wire0(t_13_13))))(_simple)
				(_target(21))
				(_sensitivity(17(d_13_13)))
			)))
			(#ASSIGN#81_4 (_architecture 4 0 81 (_process (_alias ((sub_wire12)(sub_wire0(t_2_2))))(_simple)
				(_target(22))
				(_sensitivity(17(d_2_2)))
			)))
			(#ASSIGN#82_5 (_architecture 5 0 82 (_process (_alias ((sub_wire11)(sub_wire0(t_12_12))))(_simple)
				(_target(23))
				(_sensitivity(17(d_12_12)))
			)))
			(#ASSIGN#83_6 (_architecture 6 0 83 (_process (_alias ((sub_wire10)(sub_wire0(t_1_1))))(_simple)
				(_target(24))
				(_sensitivity(17(d_1_1)))
			)))
			(#ASSIGN#84_7 (_architecture 7 0 84 (_process (_alias ((sub_wire9)(sub_wire0(t_11_11))))(_simple)
				(_target(25))
				(_sensitivity(17(d_11_11)))
			)))
			(#ASSIGN#85_8 (_architecture 8 0 85 (_process (_alias ((sub_wire8)(sub_wire0(t_0_0))))(_simple)
				(_target(26))
				(_sensitivity(17(d_0_0)))
			)))
			(#ASSIGN#86_9 (_architecture 9 0 86 (_process (_alias ((sub_wire7)(sub_wire0(t_10_10))))(_simple)
				(_target(27))
				(_sensitivity(17(d_10_10)))
			)))
			(#ASSIGN#87_10 (_architecture 10 0 87 (_process (_alias ((sub_wire6)(sub_wire0(t_9_9))))(_simple)
				(_target(28))
				(_sensitivity(17(d_9_9)))
			)))
			(#ASSIGN#88_11 (_architecture 11 0 88 (_process (_alias ((sub_wire5)(sub_wire0(t_8_8))))(_simple)
				(_target(29))
				(_sensitivity(17(d_8_8)))
			)))
			(#ASSIGN#89_12 (_architecture 12 0 89 (_process (_alias ((sub_wire4)(sub_wire0(t_7_7))))(_simple)
				(_target(30))
				(_sensitivity(17(d_7_7)))
			)))
			(#ASSIGN#90_13 (_architecture 13 0 90 (_process (_alias ((sub_wire3)(sub_wire0(t_6_6))))(_simple)
				(_target(31))
				(_sensitivity(17(d_6_6)))
			)))
			(#ASSIGN#91_14 (_architecture 14 0 91 (_process (_alias ((sub_wire2)(sub_wire0(t_5_5))))(_simple)
				(_target(32))
				(_sensitivity(17(d_5_5)))
			)))
			(#ASSIGN#92_15 (_architecture 15 0 92 (_process (_alias ((sub_wire1)(sub_wire0(t_15_15))))(_simple)
				(_target(33))
				(_sensitivity(17(d_15_15)))
			)))
			(#ASSIGN#93_16 (_architecture 16 0 93 (_process (_alias ((eq0f)(sub_wire1)))(_simple)
				(_target(16))
				(_sensitivity(33))
			)))
			(#ASSIGN#94_17 (_architecture 17 0 94 (_process (_alias ((eq05)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(32))
			)))
			(#ASSIGN#95_18 (_architecture 18 0 95 (_process (_alias ((eq06)(sub_wire3)))(_simple)
				(_target(7))
				(_sensitivity(31))
			)))
			(#ASSIGN#96_19 (_architecture 19 0 96 (_process (_alias ((eq07)(sub_wire4)))(_simple)
				(_target(8))
				(_sensitivity(30))
			)))
			(#ASSIGN#97_20 (_architecture 20 0 97 (_process (_alias ((eq08)(sub_wire5)))(_simple)
				(_target(9))
				(_sensitivity(29))
			)))
			(#ASSIGN#98_21 (_architecture 21 0 98 (_process (_alias ((eq09)(sub_wire6)))(_simple)
				(_target(10))
				(_sensitivity(28))
			)))
			(#ASSIGN#99_22 (_architecture 22 0 99 (_process (_alias ((eq0a)(sub_wire7)))(_simple)
				(_target(11))
				(_sensitivity(27))
			)))
			(#ASSIGN#100_23 (_architecture 23 0 100 (_process (_alias ((eq00)(sub_wire8)))(_simple)
				(_target(1))
				(_sensitivity(26))
			)))
			(#ASSIGN#101_24 (_architecture 24 0 101 (_process (_alias ((eq0b)(sub_wire9)))(_simple)
				(_target(12))
				(_sensitivity(25))
			)))
			(#ASSIGN#102_25 (_architecture 25 0 102 (_process (_alias ((eq01)(sub_wire10)))(_simple)
				(_target(2))
				(_sensitivity(24))
			)))
			(#ASSIGN#103_26 (_architecture 26 0 103 (_process (_alias ((eq0c)(sub_wire11)))(_simple)
				(_target(13))
				(_sensitivity(23))
			)))
			(#ASSIGN#104_27 (_architecture 27 0 104 (_process (_alias ((eq02)(sub_wire12)))(_simple)
				(_target(3))
				(_sensitivity(22))
			)))
			(#ASSIGN#105_28 (_architecture 28 0 105 (_process (_alias ((eq0d)(sub_wire13)))(_simple)
				(_target(14))
				(_sensitivity(21))
			)))
			(#ASSIGN#106_29 (_architecture 29 0 106 (_process (_alias ((eq03)(sub_wire14)))(_simple)
				(_target(4))
				(_sensitivity(20))
			)))
			(#ASSIGN#107_30 (_architecture 30 0 107 (_process (_alias ((eq0e)(sub_wire15)))(_simple)
				(_target(15))
				(_sensitivity(19))
			)))
			(#ASSIGN#108_31 (_architecture 31 0 108 (_process (_alias ((eq04)(sub_wire16)))(_simple)
				(_target(5))
				(_sensitivity(18))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 lpm_decode_component.lpm_decodes (_constant \16\))
		(_toward 0 lpm_decode_component.lpm_type (_string \V"LPM_DECODE"\))
		(_toward 0 lpm_decode_component.lpm_width (_constant \4\))
	)
	(_scope
	)
	(_instantiation lpm_decode_component 0 110 (_entity ovi_lpm  lpm_decode)
		(_port
			((data) (data))
			((eq) (sub_wire0))
			((aclr) (_open))
			((clken) (_open))
			((clock) (_open))
			((enable) (_open))
		)
	)
	(_model . CmdDecoder 33 -1)

)
I 000050 55 6712          1194501850415 FrameCtrl
(_unit VERILOG 6.743.6.418 (FrameCtrl 0 12 (FrameCtrl 0 12 ))
	(_version v38)
	(_time 1194501850000 2007.11.07 22:04:10)
	(_source (\./../../source/framectrl.v\ VERILOG (\./../../source/framectrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1194501850000)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iFlip ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iClk0 ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal iAdr0 ~[15:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 19 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD0 ~[8:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ0 ~[8:0]wire~ 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn0 ~wire 0 21 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iClk1 ~wire 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iAdr1 ~[15:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iD1 ~[8:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ1 ~[8:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn1 ~wire 0 28 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 31 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 32 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 34 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Face0 ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FrameA_Adr ~[15:0]wire~ 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Clk ~wire 0 47 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_WrEn ~wire 0 47 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_D ~[8:0]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Q ~[8:0]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DebounceFlip ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#ALWAYS#63_1 (_architecture 1 0 63 (_process 
				(_target(19))
				(_read(0)(25)(19))
				(_need_init)
			)))
			(#ASSIGN#83_2 (_architecture 2 0 83 (_process (_simple)
				(_target(14))
			)))
			(#ASSIGN#83_3 (_architecture 3 0 83 (_process (_simple)
				(_target(18))
			)))
			(#ASSIGN#83_4 (_architecture 4 0 83 (_process (_simple)
				(_target(16))
			)))
			(#ASSIGN#83_5 (_architecture 5 0 83 (_process (_simple)
				(_target(17))
			)))
			(#ASSIGN#86_6 (_architecture 6 0 86 (_process (_simple)
				(_target(5))
				(_sensitivity(19)(24)(13))
			)))
			(#ASSIGN#87_7 (_architecture 7 0 87 (_process (_simple)
				(_target(10))
				(_sensitivity(19)(13)(24))
			)))
			(#ASSIGN#90_8 (_architecture 8 0 90 (_process (_alias ((FrameA_Clk)(_Face0)(iClk0)(iClk1)))(_simple)
				(_target(21))
				(_sensitivity(19)(2)(7))
			)))
			(#ASSIGN#91_9 (_architecture 9 0 91 (_process (_alias ((FrameA_Adr)(_Face0)(iAdr0)(iAdr1)))(_simple)
				(_target(20))
				(_sensitivity(19)(3)(8))
			)))
			(#ASSIGN#92_10 (_architecture 10 0 92 (_process (_alias ((FrameA_D)(_Face0)(iD0)(iD1)))(_simple)
				(_target(23))
				(_sensitivity(19)(4)(9))
			)))
			(#ASSIGN#93_11 (_architecture 11 0 93 (_process (_alias ((FrameA_WrEn)(_Face0)(iWrEn0)(iWrEn1)))(_simple)
				(_target(22))
				(_sensitivity(19)(6)(11))
			)))
			(#ASSIGN#96_12 (_architecture 12 0 96 (_process (_simple)
				(_target(12))
				(_sensitivity(19)(8)(3))
			)))
			(#ASSIGN#99_13 (_architecture 13 0 99 (_process (_simple)
				(_target(13))
				(_sensitivity(15)(19)(9)(4))
			)))
			(#ASSIGN#100_14 (_architecture 14 0 100 (_process (_alias ((oSRAM_WE_)(_Face0)(iWrEn1)(iWrEn0)))(_simple)
				(_target(15))
				(_sensitivity(19)(11)(6))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 54 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (iFlip))
			((oQ) (DebounceFlip))
		)
	)
	(_instantiation FrameA0 0 68 (_entity .  FrameA)
		(_port
			((clock) (FrameA_Clk))
			((address) (FrameA_Adr))
			((data) (FrameA_D))
			((q) (FrameA_Q))
			((wren) (FrameA_WrEn))
		)
	)
	(_model . FrameCtrl 16 -1)

)
I 000047 55 5796          1194501850419 FrameA
(_unit VERILOG 6.743.6.418 (FrameA 0 39 (FrameA 0 39 ))
	(_version v38)
	(_time 1194501850000 2007.11.07 22:04:10)
	(_source (\./../../lib/framea.v\ VERILOG (\./../../lib/framea.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1194501850000)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[15:0]wire~ 0 40 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal address ~[15:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal clock ~wire 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 42 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal data ~[8:0]wire~ 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wren ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal q ~[8:0]wire~ 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[8:0]wire~ 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#53_0 (_architecture 0 0 53 (_process (_alias ((q)(sub_wire0)))(_simple)
				(_target(4))
				(_sensitivity(5))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altsyncram_component.clock_enable_input_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.clock_enable_output_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.init_file (_string \V"../startup.hex"\))
		(_toward 0 altsyncram_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altsyncram_component.lpm_hint (_string \V"ENABLE_RUNTIME_MOD=NO"\))
		(_toward 0 altsyncram_component.lpm_type (_string \V"altsyncram"\))
		(_toward 0 altsyncram_component.numwords_a (_constant \38400\))
		(_toward 0 altsyncram_component.operation_mode (_string \V"SINGLE_PORT"\))
		(_toward 0 altsyncram_component.outdata_aclr_a (_string \V"NONE"\))
		(_toward 0 altsyncram_component.outdata_reg_a (_string \V"CLOCK0"\))
		(_toward 0 altsyncram_component.power_up_uninitialized (_string \V"FALSE"\))
		(_toward 0 altsyncram_component.widthad_a (_constant \16\))
		(_toward 0 altsyncram_component.width_a (_constant \9\))
		(_toward 0 altsyncram_component.width_byteena_a (_constant \1\))
	)
	(_scope
	)
	(_instantiation altsyncram_component 0 55 (_entity ovi_lpm  altsyncram)
		(_port
			((wren_a) (wren))
			((clock0) (clock))
			((address_a) (address))
			((data_a) (data))
			((q_a) (sub_wire0))
			((aclr0) (\1 \))
			((aclr1) (\2 \))
			((address_b) (\3 \))
			((addressstall_a) (\4 \))
			((addressstall_b) (\5 \))
			((byteena_a) (\6 \))
			((byteena_b) (\7 \))
			((clock1) (\8 \))
			((clocken0) (\9 \))
			((clocken1) (\10 \))
			((clocken2) (\11 \))
			((clocken3) (\12 \))
			((data_b) (\13 \))
			((eccstatus) (_open))
			((q_b) (_open))
			((rden_a) (\14 \))
			((rden_b) (\15 \))
			((wren_b) (\16 \))
		)
	)
	(_model . FrameA 2 -1)

)
I 000045 55 6740          1194501850423 Line
(_unit VERILOG 6.743.6.418 (Line 0 14 (Line 0 14 ))
	(_version v38)
	(_time 1194501850000 2007.11.07 22:04:10)
	(_source (\./../../source/line.v\ VERILOG (\./../../source/line.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1194501850000)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~0 0 16 \240\ (_entity -1 (_code  16))))
		(_port (_internal iClk ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 23 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal iX0 ~[7:0]wire~ 0 23 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iY0 ~[7:0]wire~ 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iX1 ~[7:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iY1 ~[7:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 29 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Done ~reg 0 34 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]wire~S 0 44 (_array ~wire ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal X0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 51 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal dxAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dyAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Steep ~wire 0 60 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 64 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _AddrX ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _AddrY ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~S 0 78 (_array ~reg ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal _X ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Y ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dx ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dy ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Err ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _LastStep ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _NegativeYStep ~reg 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#35_0 (_architecture 0 0 35 (_process 
				(_target(9))
			)))
			(#ASSIGN#37_1 (_architecture 1 0 37 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(9))
			)))
			(#ASSIGN#44_2 (_architecture 2 0 44 (_process (_simple)
				(_target(10))
				(_sensitivity(3))
			)))
			(#ASSIGN#44_3 (_architecture 3 0 44 (_process (_simple)
				(_target(11))
				(_sensitivity(4))
			)))
			(#ASSIGN#44_4 (_architecture 4 0 44 (_process (_simple)
				(_target(12))
			)))
			(#ASSIGN#44_5 (_architecture 5 0 44 (_process (_simple)
				(_target(13))
			)))
			(#INITIAL#52_6 (_architecture 6 0 52 (_process 
				(_target(14))
			)))
			(#ASSIGN#54_7 (_architecture 7 0 54 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(8))
				(_sensitivity(14))
			)))
			(#ASSIGN#58_8 (_architecture 8 0 58 (_process (_alias ((dxAbs)(X1)(X0)(X1)(X0)(X0)(X1)))(_simple)
				(_target(15))
				(_sensitivity(12)(10))
			)))
			(#ASSIGN#58_9 (_architecture 9 0 58 (_process (_alias ((dyAbs)(Y1)(Y0)(Y1)(Y0)(Y0)(Y1)))(_simple)
				(_target(16))
				(_sensitivity(13)(11))
			)))
			(#ASSIGN#60_10 (_architecture 10 0 60 (_process (_alias ((Steep)(dyAbs)(dxAbs)))(_simple)
				(_target(17))
				(_sensitivity(16)(15))
			)))
			(#INITIAL#65_11 (_architecture 11 0 65 (_process 
				(_target(18)(19))
			)))
			(#ASSIGN#70_12 (_architecture 12 0 70 (_process (_simple)
				(_target(7))
				(_sensitivity(18)(19))
			)))
			(#INITIAL#80_13 (_architecture 13 0 80 (_process 
				(_target(20)(21)(22)(23)(25)(26))
			)))
			(#ALWAYS#90_14 (_architecture 14 0 90 (_process 
				(_target(14)(9)(22)(23)(24)(21)(20)(25)(18)(19)(26))
				(_read(0)(1)(12)(10)(16)(11)(13)(17)(15)(2)(20)(25)(21)(24)(23)(22)(26))
				(_need_init)
			)))
			(#INTERNAL#0_15 (_internal 15 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Line 17 -1)

)
I 000053 55 2649          1194501850427 SSHLEDMDCtrl
(_unit VERILOG 6.743.6.418 (SSHLEDMDCtrl 0 14 (SSHLEDMDCtrl 0 14 ))
	(_version v38)
	(_time 1194501850000 2007.11.07 22:04:10)
	(_source (\./../../source/sshledmdctrl.v\ VERILOG (\./../../source/sshledmdctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1194501850000)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 15 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iBCD ~[3:0]wire~ 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 16 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oMatrix ~[6:0]wire~ 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]reg~ 0 19 (_array ~reg ((_downto (i 6) (i 0))))))
		(_signal (_internal _oMatrix ~[6:0]reg~ 0 19 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#20_0 (_architecture 0 0 20 (_process 
				(_target(2))
			)))
			(#ASSIGN#22_1 (_architecture 1 0 22 (_process (_alias ((oMatrix)(_oMatrix)))(_simple)
				(_target(1))
				(_sensitivity(2))
			)))
			(#ALWAYS#26_2 (_architecture 2 0 26 (_process 
				(_target(2))
				(_read)
				(_sensitivity(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . SSHLEDMDCtrl 4 -1)

)
I 000055 55 18150         1194501850431 swankmania_HDL
(_unit VERILOG 6.743.6.418 (swankmania_HDL 0 12 (swankmania_HDL 0 12 ))
	(_version v38)
	(_time 1194501850000 2007.11.07 22:04:10)
	(_source (\./../../source/swankmania_hdl.v\ VERILOG (\./../../source/swankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 59))
	(_entity
		(_time 1194501850000)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate gSSHLEDMDCtrl 0 273 (_verilogfor  (_code  59) (_code  60) (_code  61))
	  (_object
	  	(_type (_internal ~vector~0 0 272 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal gCnt ~vector~0 0 272  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_58 (_internal 58 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation Digit 0 275 (_entity .  SSHLEDMDCtrl)
	  	(_port
	  		((iBCD) (SSHLEDMDCtrlD(_range  62)))
	  		((oMatrix) (SSHLEDMDCtrlQ(_range  63)))
	  	)
	  )
	)
	(_object
		(_port (_internal iClk27 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk50 ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 18 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal iSwitch ~[17:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 19 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iButton_ ~[3:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oLEDR ~[17:0]wire~ 0 22 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 23 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal oLEDG ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 26 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oHex7 ~[6:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex6 ~[6:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex5 ~[6:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex4 ~[6:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex3 ~[6:0]wire~ 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex2 ~[6:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex1 ~[6:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex0 ~[6:0]wire~ 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[23:0]wire~ 0 36 (_array ~wire ((_downto (i 23) (i 0))))))
		(_port (_internal ioGPIO0 ~[23:0]wire~ 0 36 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[25:0]wire~ 0 39 (_array ~wire ((_downto (i 25) (i 0))))))
		(_port (_internal ioGPIO1 ~[25:0]wire~ 0 39 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 43 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 43 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Clk16 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Clk100 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineWrEn ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineDone ~wire 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineAdr ~[15:0]wire~ 0 56 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipWrEn ~wire 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipDone ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipAdr ~[15:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_RGB ~[8:0]wire~ 0 62 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Vsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Hsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_SD ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_MCK ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Adr ~[15:0]wire~ 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComD ~[8:0]wire~ 0 70 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComColor ~[8:0]wire~ 0 71 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComCmd ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFrame ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFlip ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComDrawGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComPolyline ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComTriangle ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 86 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal ComX0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[31:0]wire~ 0 88 (_array ~wire ((_range  64)))))
		(_signal (_internal SSHLEDMDCtrlD ~[31:0]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[55:0]wire~ 0 89 (_array ~wire ((_range  65)))))
		(_signal (_internal SSHLEDMDCtrlQ ~[55:0]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~wire -1 141 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 0 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal \2 \ ~[8:0]reg~ -1 0 (_internal (_uni (_constant \9'h0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~[15:0]wire~ -1 215 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~wire -1 218 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~wire -1 235 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~wire -1 254 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#141_0 (_internal 0 0 141 (_process (_alias ((\1 \)(ComPolyline)(LineDone)(ComFlip)(FlipDone)(ComPolyline)(ComFlip)))(_simple)
				(_target(54))
				(_sensitivity(44)(26)(42)(29))
			)))
			(#INTERNAL#215_1 (_internal 1 0 215 (_process (_alias ((\4 \)(ComPolyline)(LineAdr)(FlipAdr)))(_simple)
				(_target(57))
				(_sensitivity(44)(27)(30))
			)))
			(#INTERNAL#218_2 (_internal 2 0 218 (_process (_alias ((\5 \)(ComPolyline)(LineWrEn)(ComFlip)(FlipWrEn)))(_simple)
				(_target(58))
				(_sensitivity(44)(25)(42)(28))
			)))
			(#INTERNAL#235_3 (_internal 3 0 235 (_process (_alias ((\6 \)(ComDrawGo)(ComPolyline)))(_simple)
				(_target(59))
				(_sensitivity(43)(44))
			)))
			(#INTERNAL#254_4 (_internal 4 0 254 (_process (_alias ((\7 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(60))
				(_sensitivity(43)(42))
			)))
			(#ASSIGN#102_5 (_architecture 5 0 102 (_process (_alias ((ComFrame)(ACX_Vsync)))(_simple)
				(_target(41))
				(_sensitivity(32))
			)))
			(#ASSIGN#127_6 (_architecture 6 0 127 (_process (_simple)
				(_target(14(0)))
			)))
			(#ASSIGN#127_7 (_architecture 7 0 127 (_process (_alias ((ComD(0))(ioGPIO0(1))))(_simple)
				(_target(37(0)))
				(_sensitivity(14(1)))
			)))
			(#ASSIGN#127_8 (_architecture 8 0 127 (_process (_simple)
				(_target(14(2)))
			)))
			(#ASSIGN#127_9 (_architecture 9 0 127 (_process (_alias ((ComD(1))(ioGPIO0(3))))(_simple)
				(_target(37(1)))
				(_sensitivity(14(3)))
			)))
			(#ASSIGN#127_10 (_architecture 10 0 127 (_process (_simple)
				(_target(14(4)))
			)))
			(#ASSIGN#127_11 (_architecture 11 0 127 (_process (_alias ((ComD(2))(ioGPIO0(5))))(_simple)
				(_target(37(2)))
				(_sensitivity(14(5)))
			)))
			(#ASSIGN#127_12 (_architecture 12 0 127 (_process (_simple)
				(_target(14(6)))
			)))
			(#ASSIGN#127_13 (_architecture 13 0 127 (_process (_alias ((ComD(3))(ioGPIO0(7))))(_simple)
				(_target(37(3)))
				(_sensitivity(14(7)))
			)))
			(#ASSIGN#127_14 (_architecture 14 0 127 (_process (_simple)
				(_target(14(8)))
			)))
			(#ASSIGN#127_15 (_architecture 15 0 127 (_process (_alias ((ComD(4))(ioGPIO0(9))))(_simple)
				(_target(37(4)))
				(_sensitivity(14(9)))
			)))
			(#ASSIGN#127_16 (_architecture 16 0 127 (_process (_simple)
				(_target(14(10)))
			)))
			(#ASSIGN#127_17 (_architecture 17 0 127 (_process (_alias ((ComD(5))(ioGPIO0(11))))(_simple)
				(_target(37(5)))
				(_sensitivity(14(11)))
			)))
			(#ASSIGN#127_18 (_architecture 18 0 127 (_process (_simple)
				(_target(14(12)))
			)))
			(#ASSIGN#127_19 (_architecture 19 0 127 (_process (_alias ((ComD(6))(ioGPIO0(13))))(_simple)
				(_target(37(6)))
				(_sensitivity(14(13)))
			)))
			(#ASSIGN#127_20 (_architecture 20 0 127 (_process (_simple)
				(_target(14(14)))
			)))
			(#ASSIGN#127_21 (_architecture 21 0 127 (_process (_alias ((ComD(7))(ioGPIO0(15))))(_simple)
				(_target(37(7)))
				(_sensitivity(14(15)))
			)))
			(#ASSIGN#127_22 (_architecture 22 0 127 (_process (_simple)
				(_target(14(16)))
			)))
			(#ASSIGN#127_23 (_architecture 23 0 127 (_process (_alias ((ComD(8))(ioGPIO0(17))))(_simple)
				(_target(37(8)))
				(_sensitivity(14(17)))
			)))
			(#ASSIGN#127_24 (_architecture 24 0 127 (_process (_simple)
				(_target(14(18)))
			)))
			(#ASSIGN#127_25 (_architecture 25 0 127 (_process (_alias ((ComGo)(ioGPIO0(19))))(_simple)
				(_target(39))
				(_sensitivity(14(19)))
			)))
			(#ASSIGN#127_26 (_architecture 26 0 127 (_process (_simple)
				(_target(14(20)))
			)))
			(#ASSIGN#127_27 (_architecture 27 0 127 (_process (_alias ((ComCmd)(ioGPIO0(21))))(_simple)
				(_target(40))
				(_sensitivity(14(21)))
			)))
			(#ASSIGN#127_28 (_architecture 28 0 127 (_process (_simple)
				(_target(14(22)))
			)))
			(#ASSIGN#127_29 (_architecture 29 0 127 (_process (_alias ((ioGPIO0(23))(ComFrame)))(_simple)
				(_target(14(23)))
				(_sensitivity(41))
			)))
			(#ASSIGN#186_30 (_architecture 30 0 186 (_process (_simple)
				(_target(15(0)))
			)))
			(#ASSIGN#186_31 (_architecture 31 0 186 (_process (_alias ((ioGPIO1(1))(ACX_RGB(8))))(_simple)
				(_target(15(1)))
				(_sensitivity(31(8)))
			)))
			(#ASSIGN#186_32 (_architecture 32 0 186 (_process (_simple)
				(_target(15(2)))
			)))
			(#ASSIGN#186_33 (_architecture 33 0 186 (_process (_alias ((ioGPIO1(3))(ACX_RGB(7))))(_simple)
				(_target(15(3)))
				(_sensitivity(31(7)))
			)))
			(#ASSIGN#186_34 (_architecture 34 0 186 (_process (_simple)
				(_target(15(4)))
			)))
			(#ASSIGN#186_35 (_architecture 35 0 186 (_process (_alias ((ioGPIO1(5))(ACX_RGB(6))))(_simple)
				(_target(15(5)))
				(_sensitivity(31(6)))
			)))
			(#ASSIGN#186_36 (_architecture 36 0 186 (_process (_simple)
				(_target(15(6)))
			)))
			(#ASSIGN#186_37 (_architecture 37 0 186 (_process (_alias ((ioGPIO1(7))(ACX_RGB(5))))(_simple)
				(_target(15(7)))
				(_sensitivity(31(5)))
			)))
			(#ASSIGN#186_38 (_architecture 38 0 186 (_process (_simple)
				(_target(15(8)))
			)))
			(#ASSIGN#186_39 (_architecture 39 0 186 (_process (_alias ((ioGPIO1(9))(ACX_RGB(4))))(_simple)
				(_target(15(9)))
				(_sensitivity(31(4)))
			)))
			(#ASSIGN#186_40 (_architecture 40 0 186 (_process (_simple)
				(_target(15(10)))
			)))
			(#ASSIGN#186_41 (_architecture 41 0 186 (_process (_alias ((ioGPIO1(11))(ACX_RGB(3))))(_simple)
				(_target(15(11)))
				(_sensitivity(31(3)))
			)))
			(#ASSIGN#186_42 (_architecture 42 0 186 (_process (_simple)
				(_target(15(12)))
			)))
			(#ASSIGN#186_43 (_architecture 43 0 186 (_process (_alias ((ioGPIO1(13))(ACX_RGB(2))))(_simple)
				(_target(15(13)))
				(_sensitivity(31(2)))
			)))
			(#ASSIGN#186_44 (_architecture 44 0 186 (_process (_simple)
				(_target(15(14)))
			)))
			(#ASSIGN#186_45 (_architecture 45 0 186 (_process (_alias ((ioGPIO1(15))(ACX_RGB(1))))(_simple)
				(_target(15(15)))
				(_sensitivity(31(1)))
			)))
			(#ASSIGN#186_46 (_architecture 46 0 186 (_process (_simple)
				(_target(15(16)))
			)))
			(#ASSIGN#186_47 (_architecture 47 0 186 (_process (_alias ((ioGPIO1(17))(ACX_RGB(0))))(_simple)
				(_target(15(17)))
				(_sensitivity(31(0)))
			)))
			(#ASSIGN#186_48 (_architecture 48 0 186 (_process (_simple)
				(_target(15(18)))
			)))
			(#ASSIGN#186_49 (_architecture 49 0 186 (_process (_alias ((ioGPIO1(19))(ACX_Hsync)))(_simple)
				(_target(15(19)))
				(_sensitivity(33))
			)))
			(#ASSIGN#186_50 (_architecture 50 0 186 (_process (_simple)
				(_target(15(20)))
			)))
			(#ASSIGN#186_51 (_architecture 51 0 186 (_process (_alias ((ioGPIO1(21))(ACX_Vsync)))(_simple)
				(_target(15(21)))
				(_sensitivity(32))
			)))
			(#ASSIGN#186_52 (_architecture 52 0 186 (_process (_simple)
				(_target(15(22)))
			)))
			(#ASSIGN#186_53 (_architecture 53 0 186 (_process (_alias ((ioGPIO1(23))(ACX_SD)))(_simple)
				(_target(15(23)))
				(_sensitivity(34))
			)))
			(#ASSIGN#186_54 (_architecture 54 0 186 (_process (_simple)
				(_target(15(24)))
			)))
			(#ASSIGN#186_55 (_architecture 55 0 186 (_process (_alias ((ioGPIO1(25))(ACX_MCK)))(_simple)
				(_target(15(25)))
				(_sensitivity(35))
			)))
			(#ASSIGN#270_56 (_architecture 56 0 270 (_process (_simple)
				(_target(6)(7)(8)(9)(10)(11)(12)(13))
				(_sensitivity(53))
			)))
			(#INTERNAL#0_57 (_internal 57 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation PLL_Sys0 0 93 (_entity .  PLL_Sys)
		(_port
			((inclk0) (iClk50))
			((c0) (Clk16))
			((c1) (Clk100))
		)
	)
	(_instantiation ComCtrl0 0 129 (_entity .  ComCtrl)
		(_port
			((iClk) (Clk100))
			((iD) (ComD))
			((iGo) (ComGo))
			((iCmd) (ComCmd))
			((oGo) (ComDrawGo))
			((iDone) (\1 \))
			((oColor) (ComColor))
			((oX0) (ComX0))
			((oY0) (ComY0))
			((oX1) (ComX1))
			((oY1) (ComY1))
			((oX2) (ComX2))
			((oY2) (ComY2))
			((oFlip) (ComFlip))
			((oPolyline) (ComPolyline))
			((oTriangle) (ComTriangle))
			((oDbgFull) (oLEDR(0)))
			((oDbgFullPersistent) (oLEDR(1)))
			((oDbgUsed) (SSHLEDMDCtrlD))
		)
	)
	(_instantiation ACX705AKM_Ctrl0 0 188 (_entity .  ACX705AKM_Ctrl)
		(_port
			((iClk16) (Clk16))
			((oVsync) (ACX_Vsync))
			((oHsync) (ACX_Hsync))
			((oSD) (ACX_SD))
			((oMCK) (ACX_MCK))
			((oAdr) (ACX_Adr))
		)
	)
	(_instantiation FrameCtrl0 0 200 (_entity .  FrameCtrl)
		(_port
			((iClk) (Clk100))
			((iFlip) (ComFlip))
			((iClk0) (ACX_MCK))
			((iAdr0) (ACX_Adr))
			((iD0) (\2 \))
			((oQ0) (ACX_RGB))
			((iWrEn0) (\3 \))
			((iClk1) (Clk100))
			((iAdr1) (\4 \))
			((iD1) (ComColor))
			((oQ1) (_open))
			((iWrEn1) (\5 \))
			((oSRAM_A) (oSRAM_A))
			((ioSRAM_IO) (ioSRAM_IO))
			((oSRAM_CE_) (oSRAM_CE_))
			((oSRAM_WE_) (oSRAM_WE_))
			((oSRAM_LB_) (oSRAM_LB_))
			((oSRAM_UB_) (oSRAM_UB_))
			((oSRAM_OE_) (oSRAM_OE_))
		)
	)
	(_instantiation Line0 0 231 (_entity .  Line)
		(_port
			((iClk) (Clk100))
			((iGo) (\6 \))
			((oDone) (LineDone))
			((iX0) (ComX0))
			((iY0) (ComY0))
			((iX1) (ComX1))
			((iY1) (ComY1))
			((oAdr) (LineAdr))
			((oWrEn) (LineWrEn))
		)
	)
	(_instantiation Flip0 0 250 (_entity .  Flip)
		(_port
			((iClk) (Clk100))
			((iGo) (\7 \))
			((oDone) (FlipDone))
			((oAdr) (FlipAdr))
			((oWrEn) (FlipWrEn))
		)
	)
	(_model . swankmania_HDL 66 -1)

)
I 000048 55 10448         1194501850435 PLL_Sys
(_unit VERILOG 6.743.6.418 (PLL_Sys 0 39 (PLL_Sys 0 39 ))
	(_version v38)
	(_time 1194501850000 2007.11.07 22:04:10)
	(_source (\./../../lib/pll_sys.v\ VERILOG (\./../../lib/pll_sys.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1194501850000)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal inclk0 ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c0 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal c1 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 48 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal sub_wire0 ~[5:0]wire~ 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 49 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire5 ~[0:0]wire~ 0 49 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 50 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire2 ~[1:1]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~[0:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 55 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal sub_wire4 ~[1:0]wire~ 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 0 (_array ~reg ((_downto (i 5) (i 0))))))
		(_signal (_internal \2 \ ~[5:0]reg~ -1 0 (_internal (_uni (_constant \6'h3f\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 0 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal \5 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \17 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#49_0 (_architecture 0 0 49 (_process (_simple)
				(_target(4))
			)))
			(#ASSIGN#50_1 (_architecture 1 0 50 (_process (_alias ((sub_wire2)(sub_wire0(t_1_1))))(_simple)
				(_target(5))
				(_sensitivity(3(d_1_1)))
			)))
			(#ASSIGN#51_2 (_architecture 2 0 51 (_process (_alias ((sub_wire1)(sub_wire0(t_0_0))))(_simple)
				(_target(6))
				(_sensitivity(3(d_0_0)))
			)))
			(#ASSIGN#52_3 (_architecture 3 0 52 (_process (_alias ((c0)(sub_wire1)))(_simple)
				(_target(1))
				(_sensitivity(6))
			)))
			(#ASSIGN#53_4 (_architecture 4 0 53 (_process (_alias ((c1)(sub_wire2)))(_simple)
				(_target(2))
				(_sensitivity(5))
			)))
			(#ASSIGN#54_5 (_architecture 5 0 54 (_process (_alias ((sub_wire3)(inclk0)))(_simple)
				(_target(7))
				(_sensitivity(0))
			)))
			(#ASSIGN#55_6 (_architecture 6 0 55 (_process (_alias ((sub_wire4)(sub_wire5)(sub_wire3)))(_simple)
				(_target(8))
				(_sensitivity(4)(7))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altpll_component.clk0_divide_by (_constant \25\))
		(_toward 0 altpll_component.clk0_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk0_multiply_by (_constant \8\))
		(_toward 0 altpll_component.clk0_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.clk1_divide_by (_constant \1\))
		(_toward 0 altpll_component.clk1_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk1_multiply_by (_constant \2\))
		(_toward 0 altpll_component.clk1_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.compensate_clock (_string \V"CLK0"\))
		(_toward 0 altpll_component.inclk0_input_frequency (_constant \20000\))
		(_toward 0 altpll_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altpll_component.lpm_hint (_string \V"CBX_MODULE_PREFIX=PLL_Sys"\))
		(_toward 0 altpll_component.lpm_type (_string \V"altpll"\))
		(_toward 0 altpll_component.operation_mode (_string \V"NORMAL"\))
		(_toward 0 altpll_component.port_activeclock (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_areset (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkloss (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkswitch (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_configupdate (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_fbin (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_inclk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_inclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_locked (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pfdena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasecounterselect (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasedone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasestep (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phaseupdown (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pllena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanaclr (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclk (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclkena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandata (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandataout (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanread (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanwrite (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk1 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk3 (_string \V"PORT_UNUSED"\))
	)
	(_scope
	)
	(_instantiation altpll_component 0 57 (_entity ovi_lpm  altpll)
		(_port
			((inclk) (sub_wire4))
			((clk) (sub_wire0))
			((activeclock) (_open))
			((areset) (\1 \))
			((clkbad) (_open))
			((clkena) (\2 \))
			((clkloss) (_open))
			((clkswitch) (\3 \))
			((configupdate) (\4 \))
			((enable0) (_open))
			((enable1) (_open))
			((extclk) (_open))
			((extclkena) (\5 \))
			((fbin) (\6 \))
			((fbout) (_open))
			((locked) (_open))
			((pfdena) (\7 \))
			((phasecounterselect) (\8 \))
			((phasedone) (_open))
			((phasestep) (\9 \))
			((phaseupdown) (\10 \))
			((pllena) (\11 \))
			((scanaclr) (\12 \))
			((scanclk) (\13 \))
			((scanclkena) (\14 \))
			((scandata) (\15 \))
			((scandataout) (_open))
			((scandone) (_open))
			((scanread) (\16 \))
			((scanwrite) (\17 \))
			((sclkout0) (_open))
			((sclkout1) (_open))
			((vcooverrange) (_open))
			((vcounderrange) (_open))
		)
	)
	(_model . PLL_Sys 8 -1)

)
I 000045 55 3483          1194501850439 Flip
(_unit VERILOG 6.743.6.418 (Flip 0 12 (Flip 0 12 ))
	(_version v38)
	(_time 1194501850000 2007.11.07 22:04:10)
	(_source (\./../../source/flip.v\ VERILOG (\./../../source/flip.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1194501850000)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]reg~ 0 22 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal _Adr ~[15:0]reg~ 0 22 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Done ~reg 0 24 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 26 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#23_0 (_architecture 0 0 23 (_process 
				(_target(5))
			)))
			(#INITIAL#25_1 (_architecture 1 0 25 (_process 
				(_target(6))
			)))
			(#INITIAL#27_2 (_architecture 2 0 27 (_process 
				(_target(7))
			)))
			(#ASSIGN#29_3 (_architecture 3 0 29 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(6))
			)))
			(#ASSIGN#30_4 (_architecture 4 0 30 (_process (_alias ((oAdr)(_Adr)))(_simple)
				(_target(3))
				(_sensitivity(5))
			)))
			(#ASSIGN#31_5 (_architecture 5 0 31 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#33_6 (_architecture 6 0 33 (_process 
				(_target(6)(7)(5))
				(_read(0)(1)(5))
				(_need_init)
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Flip 9 -1)

)
I 000046 55 2572          1194501850443 tbClk
(_unit VERILOG 6.743.6.418 (tbClk 0 13 (tbClk 0 13 ))
	(_version v38)
	(_time 1194501850000 2007.11.07 22:04:10)
	(_source (\./../../source/tbclk.v\ VERILOG (\./../../source/tbclk.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1194501850000)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Timescale_kHz ~vector~0 0 15 \1000000000\ (_entity -1 (_code  3))))
		(_type (_internal ~vector~1 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Frequency_kHz ~vector~1 0 17 \0\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Ticks ~vector~2 0 27 \$unsigned(Timescale_kHz/2*Frequency_kHz)\ (_entity -1 (_code  5)))(_constant))
		(_port (_internal _oClk ~reg 0 19 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#22_0 (_architecture 0 0 22 (_process 
				(_target(0))
			)))
			(#ALWAYS#29_1 (_architecture 1 0 29 (_process 
				(_target(0))
				(_read(0))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . tbClk 6 -1)

)
I 000057 55 2946          1194501850447 tbswankmania_HDL
(_unit VERILOG 6.743.6.418 (tbswankmania_HDL 0 11 (tbswankmania_HDL 0 11 ))
	(_version v38)
	(_time 1194501850000 2007.11.07 22:04:10)
	(_source (\./../../source/tbswankmania_hdl.v\ VERILOG (\./../../source/tbswankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1194501850000)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_signal (_internal iClk27 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal iClk50 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#75_0 (_architecture 0 0 75 (_process 
				(_monitor)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbClk0 0 17 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \50000\))
		)
		(_port
			((_oClk) (iClk50))
		)
	)
	(_instantiation tbClk1 0 26 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \27000\))
		)
		(_port
			((_oClk) (iClk27))
		)
	)
	(_instantiation swankmania_HDL0 0 35 (_entity .  swankmania_HDL)
		(_port
			((iClk27) (iClk27))
			((iClk50) (iClk50))
			((iSwitch) (_open))
			((iButton_) (_open))
			((oLEDR) (_open))
			((oLEDG) (_open))
			((oHex7) (_open))
			((oHex6) (_open))
			((oHex5) (_open))
			((oHex4) (_open))
			((oHex3) (_open))
			((oHex2) (_open))
			((oHex1) (_open))
			((oHex0) (_open))
			((ioGPIO0) (_open))
			((ioGPIO1) (_open))
			((oSRAM_A) (_open))
			((ioSRAM_IO) (_open))
			((oSRAM_CE_) (_open))
			((oSRAM_WE_) (_open))
			((oSRAM_LB_) (_open))
			((oSRAM_UB_) (_open))
			((oSRAM_OE_) (_open))
		)
	)
	(_model . tbswankmania_HDL 2 -1)

)
I 000046 55 1776          1195183595828 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1195183595218 2007.11.15 19:26:35)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1195183595218)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbswankmania_HDL 0 0 (_entity .  tbswankmania_HDL)
	)
	(_instantiation Flip 0 0 (_entity .  Flip)
	)
	(_model . $root 1 -1)

)
I 000045 55 3483          1195183595832 Flip
(_unit VERILOG 6.743.6.418 (Flip 0 12 (Flip 0 12 ))
	(_version v38)
	(_time 1195183595218 2007.11.15 19:26:35)
	(_source (\./../../source/flip.v\ VERILOG (\./../../source/flip.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195183595218)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]reg~ 0 22 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal _Adr ~[15:0]reg~ 0 22 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Done ~reg 0 24 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 26 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#23_0 (_architecture 0 0 23 (_process 
				(_target(5))
			)))
			(#INITIAL#25_1 (_architecture 1 0 25 (_process 
				(_target(6))
			)))
			(#INITIAL#27_2 (_architecture 2 0 27 (_process 
				(_target(7))
			)))
			(#ASSIGN#29_3 (_architecture 3 0 29 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(6))
			)))
			(#ASSIGN#30_4 (_architecture 4 0 30 (_process (_alias ((oAdr)(_Adr)))(_simple)
				(_target(3))
				(_sensitivity(5))
			)))
			(#ASSIGN#31_5 (_architecture 5 0 31 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#33_6 (_architecture 6 0 33 (_process 
				(_target(6)(7)(5))
				(_read(0)(1)(5))
				(_need_init)
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Flip 9 -1)

)
I 000046 55 1729          1195183622813 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1195183622343 2007.11.15 19:27:02)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1195183622343)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbswankmania_HDL 0 0 (_entity .  tbswankmania_HDL)
	)
	(_model . $root 1 -1)

)
I 000055 55 5843          1195183622817 ACX705AKM_Ctrl
(_unit VERILOG 6.743.6.418 (ACX705AKM_Ctrl 0 12 (ACX705AKM_Ctrl 0 12 ))
	(_version v38)
	(_time 1195183622343 2007.11.15 19:27:02)
	(_source (\./../../source/acx705akm_ctrl.v\ VERILOG (\./../../source/acx705akm_ctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_entity
		(_time 1195183622343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal MCK_Hz ~vector~0 0 25 \4000000\ (_entity -1 (_code  14)))(_constant))
		(_type (_internal ~vector~1 0 26 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Hsync_Frame ~vector~1 0 26 \200\ (_entity -1 (_code  15)))(_constant))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Vsync_Hz ~vector~2 0 27 \74\ (_entity -1 (_code  16)))(_constant))
		(_type (_internal ~vector~3 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Dots_Frame ~vector~3 0 28 \272\ (_entity -1 (_code  17)))(_constant))
		(_type (_internal ~vector~4 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~4 0 29 \240\ (_entity -1 (_code  18)))(_constant))
		(_type (_internal ~vector~5 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Lines_Frame ~vector~5 0 30 \160\ (_entity -1 (_code  19)))(_constant))
		(_type (_internal ~vector~6 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Frame ~vector~6 0 31 \Pixels_Line*Lines_Frame\ (_entity -1 (_code  20)))(_constant))
		(_port (_internal iClk16 ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal oVsync ~wire 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHsync ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSD ~wire 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oMCK ~wire 0 17 (_architecture (_out ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _MCK8 ~reg 0 36 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal _MCK ~reg 0 36 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 57 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _DotCnt ~[8:0]reg~ 0 57 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 58 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _HsyncCnt ~[7:0]reg~ 0 58 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Hsync ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Vsync ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(3))
			)))
			(#INITIAL#37_1 (_architecture 1 0 37 (_process 
				(_target(6)(7))
			)))
			(#ASSIGN#42_2 (_architecture 2 0 42 (_process (_alias ((oMCK)(_MCK)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#45_3 (_architecture 3 0 45 (_process 
				(_target(6))
				(_read(0)(6))
				(_need_init)
			)))
			(#ALWAYS#51_4 (_architecture 4 0 51 (_process 
				(_target(7))
				(_read(6)(7))
				(_need_init)
			)))
			(#INITIAL#59_5 (_architecture 5 0 59 (_process 
				(_target(8)(9))
			)))
			(#ASSIGN#64_6 (_architecture 6 0 64 (_process (_simple)
				(_target(5))
				(_sensitivity(8)(9))
			)))
			(#ALWAYS#67_7 (_architecture 7 0 67 (_process 
				(_target(8))
				(_read(4)(8))
				(_need_init)
			)))
			(#ALWAYS#76_8 (_architecture 8 0 76 (_process 
				(_target(9))
				(_read(4)(8)(9))
				(_need_init)
			)))
			(#INITIAL#91_9 (_architecture 9 0 91 (_process 
				(_target(10)(11))
			)))
			(#ALWAYS#96_10 (_architecture 10 0 96 (_process 
				(_target(10)(11))
				(_read(4)(8)(9))
				(_need_init)
			)))
			(#ASSIGN#104_11 (_architecture 11 0 104 (_process (_alias ((oHsync)(_Hsync)))(_simple)
				(_target(2))
				(_sensitivity(10))
			)))
			(#ASSIGN#104_12 (_architecture 12 0 104 (_process (_alias ((oVsync)(_Vsync)))(_simple)
				(_target(1))
				(_sensitivity(11))
			)))
			(#INTERNAL#0_13 (_internal 13 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ACX705AKM_Ctrl 24 -1)

)
I 000048 55 9368          1195183622821 ComCtrl
(_unit VERILOG 6.743.6.418 (ComCtrl 0 12 (ComCtrl 0 12 ))
	(_version v38)
	(_time 1195183622343 2007.11.15 19:27:02)
	(_source (\./../../source/comctrl.v\ VERILOG (\./../../source/comctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 22))
	(_entity
		(_time 1195183622343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[8:0]wire~ 0 16 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD ~[8:0]wire~ 0 16 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iGo ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iCmd ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oGo ~wire 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iDone ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oColor ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 24 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal oX0 ~[7:0]wire~ 0 24 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY0 ~[7:0]wire~ 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX1 ~[7:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY1 ~[7:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX2 ~[7:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY2 ~[7:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oFlip ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oPolyline ~wire 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oTriangle ~wire 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDbgFull ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oDbgFullPersistent ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 37 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal oDbgUsed ~[9:0]wire~ 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _FullPersistent ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 44 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _Color ~[8:0]reg~ 0 44 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _SetColor ~reg 0 45 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DebounceGo ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Empty ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _FIFO_Pop ~reg 0 55 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FIFO_Q ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Cmd ~wire 0 59 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FIFO_Used ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderFlip ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderPolyline ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[47:0]reg~ 0 66 (_array ~reg ((_range  22)))))
		(_signal (_internal _VertexBuf ~[47:0]reg~ 0 66 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 70 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _Cnt ~[7:0]reg~ 0 70 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Flip ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Go ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Polyline ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Y ~reg 0 159 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_virtual \1 \ 0 108 (_uni ((3)(1)))))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#INITIAL#46_1 (_architecture 1 0 46 (_process 
				(_target(20)(21))
			)))
			(#INITIAL#56_2 (_architecture 2 0 56 (_process 
				(_target(24))
			)))
			(#INITIAL#67_3 (_architecture 3 0 67 (_process 
				(_target(30))
			)))
			(#INITIAL#75_4 (_architecture 4 0 75 (_process 
				(_target(31)(32)(33)(34))
			)))
			(#ASSIGN#84_5 (_architecture 5 0 84 (_process (_alias ((oDbgFullPersistent)(_FullPersistent)))(_simple)
				(_target(17))
				(_sensitivity(19))
			)))
			(#ALWAYS#85_6 (_architecture 6 0 85 (_process 
				(_target(19))
				(_read(0)(16))
				(_need_init)
			)))
			(#ASSIGN#90_7 (_architecture 7 0 90 (_process (_alias ((oColor)(_Color)))(_simple)
				(_target(6))
				(_sensitivity(20))
			)))
			(#ASSIGN#102_8 (_architecture 8 0 102 (_process (_alias ((FIFO_Cmd)(FIFO_Q(9))))(_simple)
				(_target(26))
				(_sensitivity(25(9)))
			)))
			(#ASSIGN#103_9 (_architecture 9 0 103 (_process (_alias ((oDbgUsed)(FIFO_Used)))(_simple)
				(_target(18))
				(_sensitivity(27))
			)))
			(#ASSIGN#152_10 (_architecture 10 0 152 (_process (_alias ((oX0)(_VertexBuf(d_47_40))))(_simple)
				(_target(7))
				(_sensitivity(30(d_47_40)))
			)))
			(#ASSIGN#152_11 (_architecture 11 0 152 (_process (_alias ((oY0)(_VertexBuf(d_39_32))))(_simple)
				(_target(8))
				(_sensitivity(30(d_39_32)))
			)))
			(#ASSIGN#152_12 (_architecture 12 0 152 (_process (_alias ((oX1)(_VertexBuf(d_31_24))))(_simple)
				(_target(9))
				(_sensitivity(30(d_31_24)))
			)))
			(#ASSIGN#152_13 (_architecture 13 0 152 (_process (_alias ((oY1)(_VertexBuf(d_23_16))))(_simple)
				(_target(10))
				(_sensitivity(30(d_23_16)))
			)))
			(#ASSIGN#152_14 (_architecture 14 0 152 (_process (_alias ((oX2)(_VertexBuf(d_15_8))))(_simple)
				(_target(11))
				(_sensitivity(30(d_15_8)))
			)))
			(#ASSIGN#152_15 (_architecture 15 0 152 (_process (_alias ((oY2)(_VertexBuf(d_7_0))))(_simple)
				(_target(12))
				(_sensitivity(30(d_7_0)))
			)))
			(#ASSIGN#157_16 (_architecture 16 0 157 (_process (_alias ((oFlip)(_Flip)))(_simple)
				(_target(13))
				(_sensitivity(32))
			)))
			(#ASSIGN#157_17 (_architecture 17 0 157 (_process (_alias ((oGo)(_Go)))(_simple)
				(_target(4))
				(_sensitivity(33))
			)))
			(#ASSIGN#157_18 (_architecture 18 0 157 (_process (_alias ((oPolyline)(_Polyline)))(_simple)
				(_target(14))
				(_sensitivity(34))
			)))
			(#INITIAL#160_19 (_architecture 19 0 160 (_process 
				(_target(35))
			)))
			(#ALWAYS#162_20 (_architecture 20 0 162 (_process 
				(_target(24)(33)(35)(32)(31)(20)(34)(21)(30))
				(_read(0)(23)(5)(33)(24)(25(9))(28)(29)(21)(25(d_8_0))(34)(25(d_7_0))(30(d_47_8))(35)(31))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 93 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (iGo))
			((oQ) (DebounceGo))
		)
	)
	(_instantiation ComFIFO0 0 104 (_entity .  ComFIFO)
		(_port
			((clock) (iClk))
			((data) (\1 \))
			((rdreq) (_FIFO_Pop))
			((wrreq) (DebounceGo))
			((q) (FIFO_Q))
			((usedw) (FIFO_Used))
			((empty) (FIFO_Empty))
			((full) (oDbgFull))
		)
	)
	(_instantiation CmdDecoder0 0 124 (_entity .  CmdDecoder)
		(_port
			((data) (FIFO_Q(d_3_0)))
			((eq00) (DecoderFlip))
			((eq01) (DecoderPolyline))
			((eq02) (_open))
			((eq03) (_open))
			((eq04) (_open))
			((eq05) (_open))
			((eq06) (_open))
			((eq07) (_open))
			((eq08) (_open))
			((eq09) (_open))
			((eq0a) (_open))
			((eq0b) (_open))
			((eq0c) (_open))
			((eq0d) (_open))
			((eq0e) (_open))
			((eq0f) (_open))
		)
	)
	(_model . ComCtrl 23 -1)

)
I 000049 55 2647          1195183622825 Debounce
(_unit VERILOG 6.743.6.418 (Debounce 0 12 (Debounce 0 12 ))
	(_version v38)
	(_time 1195183622343 2007.11.15 19:27:02)
	(_source (\./../../source/debounce.v\ VERILOG (\./../../source/debounce.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195183622343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iD ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oQ ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Q ~reg 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Bounce ~reg 0 21 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#19_0 (_architecture 0 0 19 (_process 
				(_target(3))
			)))
			(#INITIAL#22_1 (_architecture 1 0 22 (_process 
				(_target(4))
			)))
			(#ASSIGN#24_2 (_architecture 2 0 24 (_process (_alias ((oQ)(_Q)))(_simple)
				(_target(2))
				(_sensitivity(3))
			)))
			(#ALWAYS#27_3 (_architecture 3 0 27 (_process 
				(_target(4)(3))
				(_read(0)(1)(4))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Debounce 5 -1)

)
I 000048 55 4542          1195183622829 ComFIFO
(_unit VERILOG 6.743.6.418 (ComFIFO 0 39 (ComFIFO 0 39 ))
	(_version v38)
	(_time 1195183622343 2007.11.15 19:27:02)
	(_source (\./../../lib/comfifo.v\ VERILOG (\./../../lib/comfifo.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195183622343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal clock ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 41 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal data ~[9:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal rdreq ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wrreq ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal empty ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal full ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~[9:0]wire~ 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal usedw ~[9:0]wire~ 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire2 ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 61 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#62_0 (_architecture 0 0 62 (_process (_alias ((usedw)(sub_wire0)))(_simple)
				(_target(7))
				(_sensitivity(8))
			)))
			(#ASSIGN#63_1 (_architecture 1 0 63 (_process (_alias ((empty)(sub_wire1)))(_simple)
				(_target(4))
				(_sensitivity(9))
			)))
			(#ASSIGN#64_2 (_architecture 2 0 64 (_process (_alias ((q)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(10))
			)))
			(#ASSIGN#65_3 (_architecture 3 0 65 (_process (_alias ((full)(sub_wire3)))(_simple)
				(_target(5))
				(_sensitivity(11))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 scfifo_component.add_ram_output_register (_string \V"ON"\))
		(_toward 0 scfifo_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 scfifo_component.lpm_numwords (_constant \1024\))
		(_toward 0 scfifo_component.lpm_showahead (_string \V"ON"\))
		(_toward 0 scfifo_component.lpm_type (_string \V"scfifo"\))
		(_toward 0 scfifo_component.lpm_width (_constant \10\))
		(_toward 0 scfifo_component.lpm_widthu (_constant \10\))
		(_toward 0 scfifo_component.overflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.underflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.use_eab (_string \V"ON"\))
	)
	(_scope
	)
	(_instantiation scfifo_component 0 67 (_entity ovi_lpm  scfifo)
		(_port
			((rdreq) (rdreq))
			((clock) (clock))
			((wrreq) (wrreq))
			((data) (data))
			((usedw) (sub_wire0))
			((empty) (sub_wire1))
			((q) (sub_wire2))
			((full) (sub_wire3))
			((aclr) (_open))
			((almost_empty) (_open))
			((almost_full) (_open))
			((sclr) (_open))
		)
	)
	(_model . ComFIFO 5 -1)

)
I 000051 55 11634         1195183622833 CmdDecoder
(_unit VERILOG 6.743.6.418 (CmdDecoder 0 39 (CmdDecoder 0 39 ))
	(_version v38)
	(_time 1195183622343 2007.11.15 19:27:02)
	(_source (\./../../lib/cmddecoder.v\ VERILOG (\./../../lib/cmddecoder.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 33))
	(_entity
		(_time 1195183622343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 40 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal data ~[3:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal eq00 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq01 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq02 ~wire 0 43 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq03 ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq04 ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq05 ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq06 ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq07 ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq08 ~wire 0 49 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq09 ~wire 0 50 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0a ~wire 0 51 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0b ~wire 0 52 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0c ~wire 0 53 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0d ~wire 0 54 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0e ~wire 0 55 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0f ~wire 0 56 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 76 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal sub_wire0 ~[15:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[4:4]wire~ 0 77 (_array ~wire ((_to (i 4) (i 4))))))
		(_signal (_internal sub_wire16 ~[4:4]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[14:14]wire~ 0 78 (_array ~wire ((_to (i 14) (i 14))))))
		(_signal (_internal sub_wire15 ~[14:14]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:3]wire~ 0 79 (_array ~wire ((_to (i 3) (i 3))))))
		(_signal (_internal sub_wire14 ~[3:3]wire~ 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[13:13]wire~ 0 80 (_array ~wire ((_to (i 13) (i 13))))))
		(_signal (_internal sub_wire13 ~[13:13]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:2]wire~ 0 81 (_array ~wire ((_to (i 2) (i 2))))))
		(_signal (_internal sub_wire12 ~[2:2]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[12:12]wire~ 0 82 (_array ~wire ((_to (i 12) (i 12))))))
		(_signal (_internal sub_wire11 ~[12:12]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 83 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire10 ~[1:1]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:11]wire~ 0 84 (_array ~wire ((_to (i 11) (i 11))))))
		(_signal (_internal sub_wire9 ~[11:11]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 85 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire8 ~[0:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[10:10]wire~ 0 86 (_array ~wire ((_to (i 10) (i 10))))))
		(_signal (_internal sub_wire7 ~[10:10]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:9]wire~ 0 87 (_array ~wire ((_to (i 9) (i 9))))))
		(_signal (_internal sub_wire6 ~[9:9]wire~ 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:8]wire~ 0 88 (_array ~wire ((_to (i 8) (i 8))))))
		(_signal (_internal sub_wire5 ~[8:8]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:7]wire~ 0 89 (_array ~wire ((_to (i 7) (i 7))))))
		(_signal (_internal sub_wire4 ~[7:7]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:6]wire~ 0 90 (_array ~wire ((_to (i 6) (i 6))))))
		(_signal (_internal sub_wire3 ~[6:6]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:5]wire~ 0 91 (_array ~wire ((_to (i 5) (i 5))))))
		(_signal (_internal sub_wire2 ~[5:5]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[15:15]wire~ 0 92 (_array ~wire ((_to (i 15) (i 15))))))
		(_signal (_internal sub_wire1 ~[15:15]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#77_0 (_architecture 0 0 77 (_process (_alias ((sub_wire16)(sub_wire0(t_4_4))))(_simple)
				(_target(18))
				(_sensitivity(17(d_4_4)))
			)))
			(#ASSIGN#78_1 (_architecture 1 0 78 (_process (_alias ((sub_wire15)(sub_wire0(t_14_14))))(_simple)
				(_target(19))
				(_sensitivity(17(d_14_14)))
			)))
			(#ASSIGN#79_2 (_architecture 2 0 79 (_process (_alias ((sub_wire14)(sub_wire0(t_3_3))))(_simple)
				(_target(20))
				(_sensitivity(17(d_3_3)))
			)))
			(#ASSIGN#80_3 (_architecture 3 0 80 (_process (_alias ((sub_wire13)(sub_wire0(t_13_13))))(_simple)
				(_target(21))
				(_sensitivity(17(d_13_13)))
			)))
			(#ASSIGN#81_4 (_architecture 4 0 81 (_process (_alias ((sub_wire12)(sub_wire0(t_2_2))))(_simple)
				(_target(22))
				(_sensitivity(17(d_2_2)))
			)))
			(#ASSIGN#82_5 (_architecture 5 0 82 (_process (_alias ((sub_wire11)(sub_wire0(t_12_12))))(_simple)
				(_target(23))
				(_sensitivity(17(d_12_12)))
			)))
			(#ASSIGN#83_6 (_architecture 6 0 83 (_process (_alias ((sub_wire10)(sub_wire0(t_1_1))))(_simple)
				(_target(24))
				(_sensitivity(17(d_1_1)))
			)))
			(#ASSIGN#84_7 (_architecture 7 0 84 (_process (_alias ((sub_wire9)(sub_wire0(t_11_11))))(_simple)
				(_target(25))
				(_sensitivity(17(d_11_11)))
			)))
			(#ASSIGN#85_8 (_architecture 8 0 85 (_process (_alias ((sub_wire8)(sub_wire0(t_0_0))))(_simple)
				(_target(26))
				(_sensitivity(17(d_0_0)))
			)))
			(#ASSIGN#86_9 (_architecture 9 0 86 (_process (_alias ((sub_wire7)(sub_wire0(t_10_10))))(_simple)
				(_target(27))
				(_sensitivity(17(d_10_10)))
			)))
			(#ASSIGN#87_10 (_architecture 10 0 87 (_process (_alias ((sub_wire6)(sub_wire0(t_9_9))))(_simple)
				(_target(28))
				(_sensitivity(17(d_9_9)))
			)))
			(#ASSIGN#88_11 (_architecture 11 0 88 (_process (_alias ((sub_wire5)(sub_wire0(t_8_8))))(_simple)
				(_target(29))
				(_sensitivity(17(d_8_8)))
			)))
			(#ASSIGN#89_12 (_architecture 12 0 89 (_process (_alias ((sub_wire4)(sub_wire0(t_7_7))))(_simple)
				(_target(30))
				(_sensitivity(17(d_7_7)))
			)))
			(#ASSIGN#90_13 (_architecture 13 0 90 (_process (_alias ((sub_wire3)(sub_wire0(t_6_6))))(_simple)
				(_target(31))
				(_sensitivity(17(d_6_6)))
			)))
			(#ASSIGN#91_14 (_architecture 14 0 91 (_process (_alias ((sub_wire2)(sub_wire0(t_5_5))))(_simple)
				(_target(32))
				(_sensitivity(17(d_5_5)))
			)))
			(#ASSIGN#92_15 (_architecture 15 0 92 (_process (_alias ((sub_wire1)(sub_wire0(t_15_15))))(_simple)
				(_target(33))
				(_sensitivity(17(d_15_15)))
			)))
			(#ASSIGN#93_16 (_architecture 16 0 93 (_process (_alias ((eq0f)(sub_wire1)))(_simple)
				(_target(16))
				(_sensitivity(33))
			)))
			(#ASSIGN#94_17 (_architecture 17 0 94 (_process (_alias ((eq05)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(32))
			)))
			(#ASSIGN#95_18 (_architecture 18 0 95 (_process (_alias ((eq06)(sub_wire3)))(_simple)
				(_target(7))
				(_sensitivity(31))
			)))
			(#ASSIGN#96_19 (_architecture 19 0 96 (_process (_alias ((eq07)(sub_wire4)))(_simple)
				(_target(8))
				(_sensitivity(30))
			)))
			(#ASSIGN#97_20 (_architecture 20 0 97 (_process (_alias ((eq08)(sub_wire5)))(_simple)
				(_target(9))
				(_sensitivity(29))
			)))
			(#ASSIGN#98_21 (_architecture 21 0 98 (_process (_alias ((eq09)(sub_wire6)))(_simple)
				(_target(10))
				(_sensitivity(28))
			)))
			(#ASSIGN#99_22 (_architecture 22 0 99 (_process (_alias ((eq0a)(sub_wire7)))(_simple)
				(_target(11))
				(_sensitivity(27))
			)))
			(#ASSIGN#100_23 (_architecture 23 0 100 (_process (_alias ((eq00)(sub_wire8)))(_simple)
				(_target(1))
				(_sensitivity(26))
			)))
			(#ASSIGN#101_24 (_architecture 24 0 101 (_process (_alias ((eq0b)(sub_wire9)))(_simple)
				(_target(12))
				(_sensitivity(25))
			)))
			(#ASSIGN#102_25 (_architecture 25 0 102 (_process (_alias ((eq01)(sub_wire10)))(_simple)
				(_target(2))
				(_sensitivity(24))
			)))
			(#ASSIGN#103_26 (_architecture 26 0 103 (_process (_alias ((eq0c)(sub_wire11)))(_simple)
				(_target(13))
				(_sensitivity(23))
			)))
			(#ASSIGN#104_27 (_architecture 27 0 104 (_process (_alias ((eq02)(sub_wire12)))(_simple)
				(_target(3))
				(_sensitivity(22))
			)))
			(#ASSIGN#105_28 (_architecture 28 0 105 (_process (_alias ((eq0d)(sub_wire13)))(_simple)
				(_target(14))
				(_sensitivity(21))
			)))
			(#ASSIGN#106_29 (_architecture 29 0 106 (_process (_alias ((eq03)(sub_wire14)))(_simple)
				(_target(4))
				(_sensitivity(20))
			)))
			(#ASSIGN#107_30 (_architecture 30 0 107 (_process (_alias ((eq0e)(sub_wire15)))(_simple)
				(_target(15))
				(_sensitivity(19))
			)))
			(#ASSIGN#108_31 (_architecture 31 0 108 (_process (_alias ((eq04)(sub_wire16)))(_simple)
				(_target(5))
				(_sensitivity(18))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 lpm_decode_component.lpm_decodes (_constant \16\))
		(_toward 0 lpm_decode_component.lpm_type (_string \V"LPM_DECODE"\))
		(_toward 0 lpm_decode_component.lpm_width (_constant \4\))
	)
	(_scope
	)
	(_instantiation lpm_decode_component 0 110 (_entity ovi_lpm  lpm_decode)
		(_port
			((data) (data))
			((eq) (sub_wire0))
			((aclr) (_open))
			((clken) (_open))
			((clock) (_open))
			((enable) (_open))
		)
	)
	(_model . CmdDecoder 33 -1)

)
I 000050 55 6745          1195183622837 FrameCtrl
(_unit VERILOG 6.743.6.418 (FrameCtrl 0 12 (FrameCtrl 0 12 ))
	(_version v38)
	(_time 1195183622343 2007.11.15 19:27:02)
	(_source (\./../../source/framectrl.v\ VERILOG (\./../../source/framectrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1195183622343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iFlip ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iClk0 ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal iAdr0 ~[15:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 19 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD0 ~[8:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ0 ~[8:0]wire~ 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn0 ~wire 0 21 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iClk1 ~wire 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iAdr1 ~[15:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iD1 ~[8:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ1 ~[8:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn1 ~wire 0 28 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 31 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 32 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 34 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Face0 ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FrameA_Adr ~[15:0]wire~ 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Clk ~wire 0 47 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FrameA_WrEn ~wire 0 47 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_D ~[8:0]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Q ~[8:0]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DebounceFlip ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#ALWAYS#63_1 (_architecture 1 0 63 (_process 
				(_target(19))
				(_read(0)(25)(19))
				(_need_init)
			)))
			(#ASSIGN#84_2 (_architecture 2 0 84 (_process (_simple)
				(_target(14))
			)))
			(#ASSIGN#84_3 (_architecture 3 0 84 (_process (_simple)
				(_target(18))
			)))
			(#ASSIGN#84_4 (_architecture 4 0 84 (_process (_simple)
				(_target(16))
			)))
			(#ASSIGN#84_5 (_architecture 5 0 84 (_process (_simple)
				(_target(17))
			)))
			(#ASSIGN#87_6 (_architecture 6 0 87 (_process (_simple)
				(_target(5))
				(_sensitivity(19)(24)(13))
			)))
			(#ASSIGN#88_7 (_architecture 7 0 88 (_process (_simple)
				(_target(10))
				(_sensitivity(19)(13)(24))
			)))
			(#ASSIGN#91_8 (_architecture 8 0 91 (_process (_alias ((FrameA_Clk)(_Face0)(iClk0)(iClk1)))(_simple)
				(_target(21))
				(_sensitivity(19)(2)(7))
			)))
			(#ASSIGN#92_9 (_architecture 9 0 92 (_process (_alias ((FrameA_Adr)(_Face0)(iAdr0)(iAdr1)))(_simple)
				(_target(20))
				(_sensitivity(19)(3)(8))
			)))
			(#ASSIGN#93_10 (_architecture 10 0 93 (_process (_alias ((FrameA_D)(_Face0)(iD0)(iD1)))(_simple)
				(_target(23))
				(_sensitivity(19)(4)(9))
			)))
			(#ASSIGN#94_11 (_architecture 11 0 94 (_process (_alias ((FrameA_WrEn)(_Face0)(iWrEn0)(iWrEn1)))(_simple)
				(_target(22))
				(_sensitivity(19)(6)(11))
			)))
			(#ASSIGN#97_12 (_architecture 12 0 97 (_process (_simple)
				(_target(12))
				(_sensitivity(19)(8)(3))
			)))
			(#ASSIGN#100_13 (_architecture 13 0 100 (_process (_simple)
				(_target(13))
				(_sensitivity(15)(19)(9)(4))
			)))
			(#ASSIGN#101_14 (_architecture 14 0 101 (_process (_alias ((oSRAM_WE_)(_Face0)(iWrEn1)(iWrEn0)))(_simple)
				(_target(15))
				(_sensitivity(19)(11)(6))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 54 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (iFlip))
			((oQ) (DebounceFlip))
		)
	)
	(_instantiation FrameA0 0 68 (_entity .  FrameA)
		(_port
			((inclock) (iClk1))
			((outclock) (iClk0))
			((address) (FrameA_Adr))
			((data) (FrameA_D))
			((q) (FrameA_Q))
			((wren) (FrameA_WrEn))
		)
	)
	(_model . FrameCtrl 16 -1)

)
I 000047 55 5722          1195183622841 FrameA
(_unit VERILOG 6.743.6.418 (FrameA 0 39 (FrameA 0 39 ))
	(_version v38)
	(_time 1195183622343 2007.11.15 19:27:02)
	(_source (\./../../lib/framea.v\ VERILOG (\./../../lib/framea.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195183622343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[15:0]wire~ 0 40 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal address ~[15:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 41 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal data ~[8:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal inclock ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wren ~wire 0 44 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal q ~[8:0]wire~ 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[8:0]wire~ 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#55_0 (_architecture 0 0 55 (_process (_alias ((q)(sub_wire0)))(_simple)
				(_target(5))
				(_sensitivity(6))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altsyncram_component.clock_enable_input_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.clock_enable_output_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.init_file (_string \V"../startup.hex"\))
		(_toward 0 altsyncram_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altsyncram_component.lpm_type (_string \V"altsyncram"\))
		(_toward 0 altsyncram_component.numwords_a (_constant \38400\))
		(_toward 0 altsyncram_component.operation_mode (_string \V"SINGLE_PORT"\))
		(_toward 0 altsyncram_component.outdata_aclr_a (_string \V"NONE"\))
		(_toward 0 altsyncram_component.outdata_reg_a (_string \V"CLOCK1"\))
		(_toward 0 altsyncram_component.power_up_uninitialized (_string \V"FALSE"\))
		(_toward 0 altsyncram_component.widthad_a (_constant \16\))
		(_toward 0 altsyncram_component.width_a (_constant \9\))
		(_toward 0 altsyncram_component.width_byteena_a (_constant \1\))
	)
	(_scope
	)
	(_instantiation altsyncram_component 0 57 (_entity ovi_lpm  altsyncram)
		(_port
			((wren_a) (wren))
			((clock0) (inclock))
			((clock1) (outclock))
			((address_a) (address))
			((data_a) (data))
			((q_a) (sub_wire0))
			((aclr0) (\1 \))
			((aclr1) (\2 \))
			((address_b) (\3 \))
			((addressstall_a) (\4 \))
			((addressstall_b) (\5 \))
			((byteena_a) (\6 \))
			((byteena_b) (\7 \))
			((clocken0) (\8 \))
			((clocken1) (\9 \))
			((clocken2) (\10 \))
			((clocken3) (\11 \))
			((data_b) (\12 \))
			((eccstatus) (_open))
			((q_b) (_open))
			((rden_a) (\13 \))
			((rden_b) (\14 \))
			((wren_b) (\15 \))
		)
	)
	(_model . FrameA 2 -1)

)
I 000045 55 6740          1195183622845 Line
(_unit VERILOG 6.743.6.418 (Line 0 14 (Line 0 14 ))
	(_version v38)
	(_time 1195183622343 2007.11.15 19:27:02)
	(_source (\./../../source/line.v\ VERILOG (\./../../source/line.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1195183622343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~0 0 16 \240\ (_entity -1 (_code  16))))
		(_port (_internal iClk ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 23 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal iX0 ~[7:0]wire~ 0 23 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iY0 ~[7:0]wire~ 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iX1 ~[7:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iY1 ~[7:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 29 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Done ~reg 0 34 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]wire~S 0 44 (_array ~wire ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal X0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 51 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal dxAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dyAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Steep ~wire 0 60 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 64 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _AddrX ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _AddrY ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~S 0 78 (_array ~reg ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal _X ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Y ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dx ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dy ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Err ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _LastStep ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _NegativeYStep ~reg 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#35_0 (_architecture 0 0 35 (_process 
				(_target(9))
			)))
			(#ASSIGN#37_1 (_architecture 1 0 37 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(9))
			)))
			(#ASSIGN#44_2 (_architecture 2 0 44 (_process (_simple)
				(_target(10))
				(_sensitivity(3))
			)))
			(#ASSIGN#44_3 (_architecture 3 0 44 (_process (_simple)
				(_target(11))
				(_sensitivity(4))
			)))
			(#ASSIGN#44_4 (_architecture 4 0 44 (_process (_simple)
				(_target(12))
			)))
			(#ASSIGN#44_5 (_architecture 5 0 44 (_process (_simple)
				(_target(13))
			)))
			(#INITIAL#52_6 (_architecture 6 0 52 (_process 
				(_target(14))
			)))
			(#ASSIGN#54_7 (_architecture 7 0 54 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(8))
				(_sensitivity(14))
			)))
			(#ASSIGN#58_8 (_architecture 8 0 58 (_process (_alias ((dxAbs)(X1)(X0)(X1)(X0)(X0)(X1)))(_simple)
				(_target(15))
				(_sensitivity(12)(10))
			)))
			(#ASSIGN#58_9 (_architecture 9 0 58 (_process (_alias ((dyAbs)(Y1)(Y0)(Y1)(Y0)(Y0)(Y1)))(_simple)
				(_target(16))
				(_sensitivity(13)(11))
			)))
			(#ASSIGN#60_10 (_architecture 10 0 60 (_process (_alias ((Steep)(dyAbs)(dxAbs)))(_simple)
				(_target(17))
				(_sensitivity(16)(15))
			)))
			(#INITIAL#65_11 (_architecture 11 0 65 (_process 
				(_target(18)(19))
			)))
			(#ASSIGN#70_12 (_architecture 12 0 70 (_process (_simple)
				(_target(7))
				(_sensitivity(18)(19))
			)))
			(#INITIAL#80_13 (_architecture 13 0 80 (_process 
				(_target(20)(21)(22)(23)(25)(26))
			)))
			(#ALWAYS#90_14 (_architecture 14 0 90 (_process 
				(_target(14)(9)(22)(23)(24)(21)(20)(25)(18)(19)(26))
				(_read(0)(1)(12)(10)(16)(11)(13)(17)(15)(2)(20)(25)(21)(24)(23)(22)(26))
				(_need_init)
			)))
			(#INTERNAL#0_15 (_internal 15 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Line 17 -1)

)
I 000053 55 2649          1195183622849 SSHLEDMDCtrl
(_unit VERILOG 6.743.6.418 (SSHLEDMDCtrl 0 14 (SSHLEDMDCtrl 0 14 ))
	(_version v38)
	(_time 1195183622343 2007.11.15 19:27:02)
	(_source (\./../../source/sshledmdctrl.v\ VERILOG (\./../../source/sshledmdctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1195183622343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 15 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iBCD ~[3:0]wire~ 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 16 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oMatrix ~[6:0]wire~ 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]reg~ 0 19 (_array ~reg ((_downto (i 6) (i 0))))))
		(_signal (_internal _oMatrix ~[6:0]reg~ 0 19 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#20_0 (_architecture 0 0 20 (_process 
				(_target(2))
			)))
			(#ASSIGN#22_1 (_architecture 1 0 22 (_process (_alias ((oMatrix)(_oMatrix)))(_simple)
				(_target(1))
				(_sensitivity(2))
			)))
			(#ALWAYS#26_2 (_architecture 2 0 26 (_process 
				(_target(2))
				(_read)
				(_sensitivity(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . SSHLEDMDCtrl 4 -1)

)
I 000055 55 18150         1195183622853 swankmania_HDL
(_unit VERILOG 6.743.6.418 (swankmania_HDL 0 12 (swankmania_HDL 0 12 ))
	(_version v38)
	(_time 1195183622343 2007.11.15 19:27:02)
	(_source (\./../../source/swankmania_hdl.v\ VERILOG (\./../../source/swankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 59))
	(_entity
		(_time 1195183622343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate gSSHLEDMDCtrl 0 273 (_verilogfor  (_code  59) (_code  60) (_code  61))
	  (_object
	  	(_type (_internal ~vector~0 0 272 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal gCnt ~vector~0 0 272  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_58 (_internal 58 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation Digit 0 275 (_entity .  SSHLEDMDCtrl)
	  	(_port
	  		((iBCD) (SSHLEDMDCtrlD(_range  62)))
	  		((oMatrix) (SSHLEDMDCtrlQ(_range  63)))
	  	)
	  )
	)
	(_object
		(_port (_internal iClk27 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk50 ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 18 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal iSwitch ~[17:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 19 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iButton_ ~[3:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oLEDR ~[17:0]wire~ 0 22 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 23 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal oLEDG ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 26 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oHex7 ~[6:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex6 ~[6:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex5 ~[6:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex4 ~[6:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex3 ~[6:0]wire~ 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex2 ~[6:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex1 ~[6:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex0 ~[6:0]wire~ 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[23:0]wire~ 0 36 (_array ~wire ((_downto (i 23) (i 0))))))
		(_port (_internal ioGPIO0 ~[23:0]wire~ 0 36 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[25:0]wire~ 0 39 (_array ~wire ((_downto (i 25) (i 0))))))
		(_port (_internal ioGPIO1 ~[25:0]wire~ 0 39 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 43 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 43 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Clk16 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Clk100 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineWrEn ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineDone ~wire 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineAdr ~[15:0]wire~ 0 56 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipWrEn ~wire 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipDone ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipAdr ~[15:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_RGB ~[8:0]wire~ 0 62 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Vsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Hsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_SD ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_MCK ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Adr ~[15:0]wire~ 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComD ~[8:0]wire~ 0 70 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComColor ~[8:0]wire~ 0 71 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComCmd ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFrame ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFlip ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComDrawGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComPolyline ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComTriangle ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 86 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal ComX0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[31:0]wire~ 0 88 (_array ~wire ((_range  64)))))
		(_signal (_internal SSHLEDMDCtrlD ~[31:0]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[55:0]wire~ 0 89 (_array ~wire ((_range  65)))))
		(_signal (_internal SSHLEDMDCtrlQ ~[55:0]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~wire -1 141 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 0 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal \2 \ ~[8:0]reg~ -1 0 (_internal (_uni (_constant \9'h0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~[15:0]wire~ -1 215 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~wire -1 218 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~wire -1 235 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~wire -1 254 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#141_0 (_internal 0 0 141 (_process (_alias ((\1 \)(ComPolyline)(LineDone)(ComFlip)(FlipDone)(ComPolyline)(ComFlip)))(_simple)
				(_target(54))
				(_sensitivity(44)(26)(42)(29))
			)))
			(#INTERNAL#215_1 (_internal 1 0 215 (_process (_alias ((\4 \)(ComPolyline)(LineAdr)(FlipAdr)))(_simple)
				(_target(57))
				(_sensitivity(44)(27)(30))
			)))
			(#INTERNAL#218_2 (_internal 2 0 218 (_process (_alias ((\5 \)(ComPolyline)(LineWrEn)(ComFlip)(FlipWrEn)))(_simple)
				(_target(58))
				(_sensitivity(44)(25)(42)(28))
			)))
			(#INTERNAL#235_3 (_internal 3 0 235 (_process (_alias ((\6 \)(ComDrawGo)(ComPolyline)))(_simple)
				(_target(59))
				(_sensitivity(43)(44))
			)))
			(#INTERNAL#254_4 (_internal 4 0 254 (_process (_alias ((\7 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(60))
				(_sensitivity(43)(42))
			)))
			(#ASSIGN#102_5 (_architecture 5 0 102 (_process (_alias ((ComFrame)(ACX_Vsync)))(_simple)
				(_target(41))
				(_sensitivity(32))
			)))
			(#ASSIGN#127_6 (_architecture 6 0 127 (_process (_simple)
				(_target(14(0)))
			)))
			(#ASSIGN#127_7 (_architecture 7 0 127 (_process (_alias ((ComD(0))(ioGPIO0(1))))(_simple)
				(_target(37(0)))
				(_sensitivity(14(1)))
			)))
			(#ASSIGN#127_8 (_architecture 8 0 127 (_process (_simple)
				(_target(14(2)))
			)))
			(#ASSIGN#127_9 (_architecture 9 0 127 (_process (_alias ((ComD(1))(ioGPIO0(3))))(_simple)
				(_target(37(1)))
				(_sensitivity(14(3)))
			)))
			(#ASSIGN#127_10 (_architecture 10 0 127 (_process (_simple)
				(_target(14(4)))
			)))
			(#ASSIGN#127_11 (_architecture 11 0 127 (_process (_alias ((ComD(2))(ioGPIO0(5))))(_simple)
				(_target(37(2)))
				(_sensitivity(14(5)))
			)))
			(#ASSIGN#127_12 (_architecture 12 0 127 (_process (_simple)
				(_target(14(6)))
			)))
			(#ASSIGN#127_13 (_architecture 13 0 127 (_process (_alias ((ComD(3))(ioGPIO0(7))))(_simple)
				(_target(37(3)))
				(_sensitivity(14(7)))
			)))
			(#ASSIGN#127_14 (_architecture 14 0 127 (_process (_simple)
				(_target(14(8)))
			)))
			(#ASSIGN#127_15 (_architecture 15 0 127 (_process (_alias ((ComD(4))(ioGPIO0(9))))(_simple)
				(_target(37(4)))
				(_sensitivity(14(9)))
			)))
			(#ASSIGN#127_16 (_architecture 16 0 127 (_process (_simple)
				(_target(14(10)))
			)))
			(#ASSIGN#127_17 (_architecture 17 0 127 (_process (_alias ((ComD(5))(ioGPIO0(11))))(_simple)
				(_target(37(5)))
				(_sensitivity(14(11)))
			)))
			(#ASSIGN#127_18 (_architecture 18 0 127 (_process (_simple)
				(_target(14(12)))
			)))
			(#ASSIGN#127_19 (_architecture 19 0 127 (_process (_alias ((ComD(6))(ioGPIO0(13))))(_simple)
				(_target(37(6)))
				(_sensitivity(14(13)))
			)))
			(#ASSIGN#127_20 (_architecture 20 0 127 (_process (_simple)
				(_target(14(14)))
			)))
			(#ASSIGN#127_21 (_architecture 21 0 127 (_process (_alias ((ComD(7))(ioGPIO0(15))))(_simple)
				(_target(37(7)))
				(_sensitivity(14(15)))
			)))
			(#ASSIGN#127_22 (_architecture 22 0 127 (_process (_simple)
				(_target(14(16)))
			)))
			(#ASSIGN#127_23 (_architecture 23 0 127 (_process (_alias ((ComD(8))(ioGPIO0(17))))(_simple)
				(_target(37(8)))
				(_sensitivity(14(17)))
			)))
			(#ASSIGN#127_24 (_architecture 24 0 127 (_process (_simple)
				(_target(14(18)))
			)))
			(#ASSIGN#127_25 (_architecture 25 0 127 (_process (_alias ((ComGo)(ioGPIO0(19))))(_simple)
				(_target(39))
				(_sensitivity(14(19)))
			)))
			(#ASSIGN#127_26 (_architecture 26 0 127 (_process (_simple)
				(_target(14(20)))
			)))
			(#ASSIGN#127_27 (_architecture 27 0 127 (_process (_alias ((ComCmd)(ioGPIO0(21))))(_simple)
				(_target(40))
				(_sensitivity(14(21)))
			)))
			(#ASSIGN#127_28 (_architecture 28 0 127 (_process (_simple)
				(_target(14(22)))
			)))
			(#ASSIGN#127_29 (_architecture 29 0 127 (_process (_alias ((ioGPIO0(23))(ComFrame)))(_simple)
				(_target(14(23)))
				(_sensitivity(41))
			)))
			(#ASSIGN#186_30 (_architecture 30 0 186 (_process (_simple)
				(_target(15(0)))
			)))
			(#ASSIGN#186_31 (_architecture 31 0 186 (_process (_alias ((ioGPIO1(1))(ACX_RGB(8))))(_simple)
				(_target(15(1)))
				(_sensitivity(31(8)))
			)))
			(#ASSIGN#186_32 (_architecture 32 0 186 (_process (_simple)
				(_target(15(2)))
			)))
			(#ASSIGN#186_33 (_architecture 33 0 186 (_process (_alias ((ioGPIO1(3))(ACX_RGB(7))))(_simple)
				(_target(15(3)))
				(_sensitivity(31(7)))
			)))
			(#ASSIGN#186_34 (_architecture 34 0 186 (_process (_simple)
				(_target(15(4)))
			)))
			(#ASSIGN#186_35 (_architecture 35 0 186 (_process (_alias ((ioGPIO1(5))(ACX_RGB(6))))(_simple)
				(_target(15(5)))
				(_sensitivity(31(6)))
			)))
			(#ASSIGN#186_36 (_architecture 36 0 186 (_process (_simple)
				(_target(15(6)))
			)))
			(#ASSIGN#186_37 (_architecture 37 0 186 (_process (_alias ((ioGPIO1(7))(ACX_RGB(5))))(_simple)
				(_target(15(7)))
				(_sensitivity(31(5)))
			)))
			(#ASSIGN#186_38 (_architecture 38 0 186 (_process (_simple)
				(_target(15(8)))
			)))
			(#ASSIGN#186_39 (_architecture 39 0 186 (_process (_alias ((ioGPIO1(9))(ACX_RGB(4))))(_simple)
				(_target(15(9)))
				(_sensitivity(31(4)))
			)))
			(#ASSIGN#186_40 (_architecture 40 0 186 (_process (_simple)
				(_target(15(10)))
			)))
			(#ASSIGN#186_41 (_architecture 41 0 186 (_process (_alias ((ioGPIO1(11))(ACX_RGB(3))))(_simple)
				(_target(15(11)))
				(_sensitivity(31(3)))
			)))
			(#ASSIGN#186_42 (_architecture 42 0 186 (_process (_simple)
				(_target(15(12)))
			)))
			(#ASSIGN#186_43 (_architecture 43 0 186 (_process (_alias ((ioGPIO1(13))(ACX_RGB(2))))(_simple)
				(_target(15(13)))
				(_sensitivity(31(2)))
			)))
			(#ASSIGN#186_44 (_architecture 44 0 186 (_process (_simple)
				(_target(15(14)))
			)))
			(#ASSIGN#186_45 (_architecture 45 0 186 (_process (_alias ((ioGPIO1(15))(ACX_RGB(1))))(_simple)
				(_target(15(15)))
				(_sensitivity(31(1)))
			)))
			(#ASSIGN#186_46 (_architecture 46 0 186 (_process (_simple)
				(_target(15(16)))
			)))
			(#ASSIGN#186_47 (_architecture 47 0 186 (_process (_alias ((ioGPIO1(17))(ACX_RGB(0))))(_simple)
				(_target(15(17)))
				(_sensitivity(31(0)))
			)))
			(#ASSIGN#186_48 (_architecture 48 0 186 (_process (_simple)
				(_target(15(18)))
			)))
			(#ASSIGN#186_49 (_architecture 49 0 186 (_process (_alias ((ioGPIO1(19))(ACX_Hsync)))(_simple)
				(_target(15(19)))
				(_sensitivity(33))
			)))
			(#ASSIGN#186_50 (_architecture 50 0 186 (_process (_simple)
				(_target(15(20)))
			)))
			(#ASSIGN#186_51 (_architecture 51 0 186 (_process (_alias ((ioGPIO1(21))(ACX_Vsync)))(_simple)
				(_target(15(21)))
				(_sensitivity(32))
			)))
			(#ASSIGN#186_52 (_architecture 52 0 186 (_process (_simple)
				(_target(15(22)))
			)))
			(#ASSIGN#186_53 (_architecture 53 0 186 (_process (_alias ((ioGPIO1(23))(ACX_SD)))(_simple)
				(_target(15(23)))
				(_sensitivity(34))
			)))
			(#ASSIGN#186_54 (_architecture 54 0 186 (_process (_simple)
				(_target(15(24)))
			)))
			(#ASSIGN#186_55 (_architecture 55 0 186 (_process (_alias ((ioGPIO1(25))(ACX_MCK)))(_simple)
				(_target(15(25)))
				(_sensitivity(35))
			)))
			(#ASSIGN#270_56 (_architecture 56 0 270 (_process (_simple)
				(_target(6)(7)(8)(9)(10)(11)(12)(13))
				(_sensitivity(53))
			)))
			(#INTERNAL#0_57 (_internal 57 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation PLL_Sys0 0 93 (_entity .  PLL_Sys)
		(_port
			((inclk0) (iClk50))
			((c0) (Clk16))
			((c1) (Clk100))
		)
	)
	(_instantiation ComCtrl0 0 129 (_entity .  ComCtrl)
		(_port
			((iClk) (Clk100))
			((iD) (ComD))
			((iGo) (ComGo))
			((iCmd) (ComCmd))
			((oGo) (ComDrawGo))
			((iDone) (\1 \))
			((oColor) (ComColor))
			((oX0) (ComX0))
			((oY0) (ComY0))
			((oX1) (ComX1))
			((oY1) (ComY1))
			((oX2) (ComX2))
			((oY2) (ComY2))
			((oFlip) (ComFlip))
			((oPolyline) (ComPolyline))
			((oTriangle) (ComTriangle))
			((oDbgFull) (oLEDR(0)))
			((oDbgFullPersistent) (oLEDR(1)))
			((oDbgUsed) (SSHLEDMDCtrlD))
		)
	)
	(_instantiation ACX705AKM_Ctrl0 0 188 (_entity .  ACX705AKM_Ctrl)
		(_port
			((iClk16) (Clk16))
			((oVsync) (ACX_Vsync))
			((oHsync) (ACX_Hsync))
			((oSD) (ACX_SD))
			((oMCK) (ACX_MCK))
			((oAdr) (ACX_Adr))
		)
	)
	(_instantiation FrameCtrl0 0 200 (_entity .  FrameCtrl)
		(_port
			((iClk) (Clk100))
			((iFlip) (ComFlip))
			((iClk0) (ACX_MCK))
			((iAdr0) (ACX_Adr))
			((iD0) (\2 \))
			((oQ0) (ACX_RGB))
			((iWrEn0) (\3 \))
			((iClk1) (Clk100))
			((iAdr1) (\4 \))
			((iD1) (ComColor))
			((oQ1) (_open))
			((iWrEn1) (\5 \))
			((oSRAM_A) (oSRAM_A))
			((ioSRAM_IO) (ioSRAM_IO))
			((oSRAM_CE_) (oSRAM_CE_))
			((oSRAM_WE_) (oSRAM_WE_))
			((oSRAM_LB_) (oSRAM_LB_))
			((oSRAM_UB_) (oSRAM_UB_))
			((oSRAM_OE_) (oSRAM_OE_))
		)
	)
	(_instantiation Line0 0 231 (_entity .  Line)
		(_port
			((iClk) (Clk100))
			((iGo) (\6 \))
			((oDone) (LineDone))
			((iX0) (ComX0))
			((iY0) (ComY0))
			((iX1) (ComX1))
			((iY1) (ComY1))
			((oAdr) (LineAdr))
			((oWrEn) (LineWrEn))
		)
	)
	(_instantiation Flip0 0 250 (_entity .  Flip)
		(_port
			((iClk) (Clk100))
			((iGo) (\7 \))
			((oDone) (FlipDone))
			((oAdr) (FlipAdr))
			((oWrEn) (FlipWrEn))
		)
	)
	(_model . swankmania_HDL 66 -1)

)
I 000048 55 10448         1195183622857 PLL_Sys
(_unit VERILOG 6.743.6.418 (PLL_Sys 0 39 (PLL_Sys 0 39 ))
	(_version v38)
	(_time 1195183622343 2007.11.15 19:27:02)
	(_source (\./../../lib/pll_sys.v\ VERILOG (\./../../lib/pll_sys.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195183622343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal inclk0 ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c0 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal c1 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 48 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal sub_wire0 ~[5:0]wire~ 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 49 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire5 ~[0:0]wire~ 0 49 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 50 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire2 ~[1:1]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~[0:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 55 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal sub_wire4 ~[1:0]wire~ 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 0 (_array ~reg ((_downto (i 5) (i 0))))))
		(_signal (_internal \2 \ ~[5:0]reg~ -1 0 (_internal (_uni (_constant \6'h3f\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 0 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal \5 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \17 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#49_0 (_architecture 0 0 49 (_process (_simple)
				(_target(4))
			)))
			(#ASSIGN#50_1 (_architecture 1 0 50 (_process (_alias ((sub_wire2)(sub_wire0(t_1_1))))(_simple)
				(_target(5))
				(_sensitivity(3(d_1_1)))
			)))
			(#ASSIGN#51_2 (_architecture 2 0 51 (_process (_alias ((sub_wire1)(sub_wire0(t_0_0))))(_simple)
				(_target(6))
				(_sensitivity(3(d_0_0)))
			)))
			(#ASSIGN#52_3 (_architecture 3 0 52 (_process (_alias ((c0)(sub_wire1)))(_simple)
				(_target(1))
				(_sensitivity(6))
			)))
			(#ASSIGN#53_4 (_architecture 4 0 53 (_process (_alias ((c1)(sub_wire2)))(_simple)
				(_target(2))
				(_sensitivity(5))
			)))
			(#ASSIGN#54_5 (_architecture 5 0 54 (_process (_alias ((sub_wire3)(inclk0)))(_simple)
				(_target(7))
				(_sensitivity(0))
			)))
			(#ASSIGN#55_6 (_architecture 6 0 55 (_process (_alias ((sub_wire4)(sub_wire5)(sub_wire3)))(_simple)
				(_target(8))
				(_sensitivity(4)(7))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altpll_component.clk0_divide_by (_constant \25\))
		(_toward 0 altpll_component.clk0_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk0_multiply_by (_constant \8\))
		(_toward 0 altpll_component.clk0_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.clk1_divide_by (_constant \1\))
		(_toward 0 altpll_component.clk1_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk1_multiply_by (_constant \2\))
		(_toward 0 altpll_component.clk1_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.compensate_clock (_string \V"CLK0"\))
		(_toward 0 altpll_component.inclk0_input_frequency (_constant \20000\))
		(_toward 0 altpll_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altpll_component.lpm_hint (_string \V"CBX_MODULE_PREFIX=PLL_Sys"\))
		(_toward 0 altpll_component.lpm_type (_string \V"altpll"\))
		(_toward 0 altpll_component.operation_mode (_string \V"NORMAL"\))
		(_toward 0 altpll_component.port_activeclock (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_areset (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkloss (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkswitch (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_configupdate (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_fbin (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_inclk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_inclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_locked (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pfdena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasecounterselect (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasedone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasestep (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phaseupdown (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pllena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanaclr (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclk (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclkena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandata (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandataout (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanread (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanwrite (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk1 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk3 (_string \V"PORT_UNUSED"\))
	)
	(_scope
	)
	(_instantiation altpll_component 0 57 (_entity ovi_lpm  altpll)
		(_port
			((inclk) (sub_wire4))
			((clk) (sub_wire0))
			((activeclock) (_open))
			((areset) (\1 \))
			((clkbad) (_open))
			((clkena) (\2 \))
			((clkloss) (_open))
			((clkswitch) (\3 \))
			((configupdate) (\4 \))
			((enable0) (_open))
			((enable1) (_open))
			((extclk) (_open))
			((extclkena) (\5 \))
			((fbin) (\6 \))
			((fbout) (_open))
			((locked) (_open))
			((pfdena) (\7 \))
			((phasecounterselect) (\8 \))
			((phasedone) (_open))
			((phasestep) (\9 \))
			((phaseupdown) (\10 \))
			((pllena) (\11 \))
			((scanaclr) (\12 \))
			((scanclk) (\13 \))
			((scanclkena) (\14 \))
			((scandata) (\15 \))
			((scandataout) (_open))
			((scandone) (_open))
			((scanread) (\16 \))
			((scanwrite) (\17 \))
			((sclkout0) (_open))
			((sclkout1) (_open))
			((vcooverrange) (_open))
			((vcounderrange) (_open))
		)
	)
	(_model . PLL_Sys 8 -1)

)
I 000045 55 3483          1195183622861 Flip
(_unit VERILOG 6.743.6.418 (Flip 0 12 (Flip 0 12 ))
	(_version v38)
	(_time 1195183622343 2007.11.15 19:27:02)
	(_source (\./../../source/flip.v\ VERILOG (\./../../source/flip.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195183622343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]reg~ 0 22 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal _Adr ~[15:0]reg~ 0 22 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Done ~reg 0 24 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 26 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#23_0 (_architecture 0 0 23 (_process 
				(_target(5))
			)))
			(#INITIAL#25_1 (_architecture 1 0 25 (_process 
				(_target(6))
			)))
			(#INITIAL#27_2 (_architecture 2 0 27 (_process 
				(_target(7))
			)))
			(#ASSIGN#29_3 (_architecture 3 0 29 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(6))
			)))
			(#ASSIGN#30_4 (_architecture 4 0 30 (_process (_alias ((oAdr)(_Adr)))(_simple)
				(_target(3))
				(_sensitivity(5))
			)))
			(#ASSIGN#31_5 (_architecture 5 0 31 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#33_6 (_architecture 6 0 33 (_process 
				(_target(6)(7)(5))
				(_read(0)(1)(5))
				(_need_init)
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Flip 9 -1)

)
I 000046 55 2572          1195183622865 tbClk
(_unit VERILOG 6.743.6.418 (tbClk 0 13 (tbClk 0 13 ))
	(_version v38)
	(_time 1195183622343 2007.11.15 19:27:02)
	(_source (\./../../source/tbclk.v\ VERILOG (\./../../source/tbclk.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1195183622343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Timescale_kHz ~vector~0 0 15 \1000000000\ (_entity -1 (_code  3))))
		(_type (_internal ~vector~1 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Frequency_kHz ~vector~1 0 17 \0\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Ticks ~vector~2 0 27 \$unsigned(Timescale_kHz/2*Frequency_kHz)\ (_entity -1 (_code  5)))(_constant))
		(_port (_internal _oClk ~reg 0 19 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#22_0 (_architecture 0 0 22 (_process 
				(_target(0))
			)))
			(#ALWAYS#29_1 (_architecture 1 0 29 (_process 
				(_target(0))
				(_read(0))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . tbClk 6 -1)

)
I 000057 55 2946          1195183622869 tbswankmania_HDL
(_unit VERILOG 6.743.6.418 (tbswankmania_HDL 0 11 (tbswankmania_HDL 0 11 ))
	(_version v38)
	(_time 1195183622343 2007.11.15 19:27:02)
	(_source (\./../../source/tbswankmania_hdl.v\ VERILOG (\./../../source/tbswankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195183622343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_signal (_internal iClk27 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal iClk50 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#75_0 (_architecture 0 0 75 (_process 
				(_monitor)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbClk0 0 17 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \50000\))
		)
		(_port
			((_oClk) (iClk50))
		)
	)
	(_instantiation tbClk1 0 26 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \27000\))
		)
		(_port
			((_oClk) (iClk27))
		)
	)
	(_instantiation swankmania_HDL0 0 35 (_entity .  swankmania_HDL)
		(_port
			((iClk27) (iClk27))
			((iClk50) (iClk50))
			((iSwitch) (_open))
			((iButton_) (_open))
			((oLEDR) (_open))
			((oLEDG) (_open))
			((oHex7) (_open))
			((oHex6) (_open))
			((oHex5) (_open))
			((oHex4) (_open))
			((oHex3) (_open))
			((oHex2) (_open))
			((oHex1) (_open))
			((oHex0) (_open))
			((ioGPIO0) (_open))
			((ioGPIO1) (_open))
			((oSRAM_A) (_open))
			((ioSRAM_IO) (_open))
			((oSRAM_CE_) (_open))
			((oSRAM_WE_) (_open))
			((oSRAM_LB_) (_open))
			((oSRAM_UB_) (_open))
			((oSRAM_OE_) (_open))
		)
	)
	(_model . tbswankmania_HDL 2 -1)

)
I 000046 55 1776          1195184008250 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1195184007890 2007.11.15 19:33:27)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1195184007890)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbswankmania_HDL 0 0 (_entity .  tbswankmania_HDL)
	)
	(_instantiation Flip 0 0 (_entity .  Flip)
	)
	(_model . $root 1 -1)

)
I 000045 55 3483          1195184008254 Flip
(_unit VERILOG 6.743.6.418 (Flip 0 12 (Flip 0 12 ))
	(_version v38)
	(_time 1195184007890 2007.11.15 19:33:27)
	(_source (\./../../source/flip.v\ VERILOG (\./../../source/flip.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195184007890)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]reg~ 0 22 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal _Adr ~[15:0]reg~ 0 22 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Done ~reg 0 24 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 26 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#23_0 (_architecture 0 0 23 (_process 
				(_target(5))
			)))
			(#INITIAL#25_1 (_architecture 1 0 25 (_process 
				(_target(6))
			)))
			(#INITIAL#27_2 (_architecture 2 0 27 (_process 
				(_target(7))
			)))
			(#ASSIGN#29_3 (_architecture 3 0 29 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(6))
			)))
			(#ASSIGN#30_4 (_architecture 4 0 30 (_process (_alias ((oAdr)(_Adr)))(_simple)
				(_target(3))
				(_sensitivity(5))
			)))
			(#ASSIGN#31_5 (_architecture 5 0 31 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#33_6 (_architecture 6 0 33 (_process 
				(_target(6)(7)(5))
				(_read(0)(1)(5))
				(_need_init)
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Flip 9 -1)

)
I 000046 55 1729          1195185798453 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1195185797906 2007.11.15 20:03:17)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1195185797906)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbswankmania_HDL 0 0 (_entity .  tbswankmania_HDL)
	)
	(_model . $root 1 -1)

)
I 000055 55 5843          1195185798457 ACX705AKM_Ctrl
(_unit VERILOG 6.743.6.418 (ACX705AKM_Ctrl 0 12 (ACX705AKM_Ctrl 0 12 ))
	(_version v38)
	(_time 1195185797906 2007.11.15 20:03:17)
	(_source (\./../../source/acx705akm_ctrl.v\ VERILOG (\./../../source/acx705akm_ctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_entity
		(_time 1195185797906)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal MCK_Hz ~vector~0 0 25 \4000000\ (_entity -1 (_code  14)))(_constant))
		(_type (_internal ~vector~1 0 26 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Hsync_Frame ~vector~1 0 26 \200\ (_entity -1 (_code  15)))(_constant))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Vsync_Hz ~vector~2 0 27 \74\ (_entity -1 (_code  16)))(_constant))
		(_type (_internal ~vector~3 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Dots_Frame ~vector~3 0 28 \272\ (_entity -1 (_code  17)))(_constant))
		(_type (_internal ~vector~4 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~4 0 29 \240\ (_entity -1 (_code  18)))(_constant))
		(_type (_internal ~vector~5 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Lines_Frame ~vector~5 0 30 \160\ (_entity -1 (_code  19)))(_constant))
		(_type (_internal ~vector~6 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Frame ~vector~6 0 31 \Pixels_Line*Lines_Frame\ (_entity -1 (_code  20)))(_constant))
		(_port (_internal iClk16 ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal oVsync ~wire 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHsync ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSD ~wire 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oMCK ~wire 0 17 (_architecture (_out ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _MCK8 ~reg 0 36 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal _MCK ~reg 0 36 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 57 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _DotCnt ~[8:0]reg~ 0 57 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 58 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _HsyncCnt ~[7:0]reg~ 0 58 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Hsync ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Vsync ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(3))
			)))
			(#INITIAL#37_1 (_architecture 1 0 37 (_process 
				(_target(6)(7))
			)))
			(#ASSIGN#42_2 (_architecture 2 0 42 (_process (_alias ((oMCK)(_MCK)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#45_3 (_architecture 3 0 45 (_process 
				(_target(6))
				(_read(0)(6))
				(_need_init)
			)))
			(#ALWAYS#51_4 (_architecture 4 0 51 (_process 
				(_target(7))
				(_read(6)(7))
				(_need_init)
			)))
			(#INITIAL#59_5 (_architecture 5 0 59 (_process 
				(_target(8)(9))
			)))
			(#ASSIGN#64_6 (_architecture 6 0 64 (_process (_simple)
				(_target(5))
				(_sensitivity(8)(9))
			)))
			(#ALWAYS#67_7 (_architecture 7 0 67 (_process 
				(_target(8))
				(_read(4)(8))
				(_need_init)
			)))
			(#ALWAYS#76_8 (_architecture 8 0 76 (_process 
				(_target(9))
				(_read(4)(8)(9))
				(_need_init)
			)))
			(#INITIAL#91_9 (_architecture 9 0 91 (_process 
				(_target(10)(11))
			)))
			(#ALWAYS#96_10 (_architecture 10 0 96 (_process 
				(_target(10)(11))
				(_read(4)(8)(9))
				(_need_init)
			)))
			(#ASSIGN#104_11 (_architecture 11 0 104 (_process (_alias ((oHsync)(_Hsync)))(_simple)
				(_target(2))
				(_sensitivity(10))
			)))
			(#ASSIGN#104_12 (_architecture 12 0 104 (_process (_alias ((oVsync)(_Vsync)))(_simple)
				(_target(1))
				(_sensitivity(11))
			)))
			(#INTERNAL#0_13 (_internal 13 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ACX705AKM_Ctrl 24 -1)

)
I 000048 55 9368          1195185798461 ComCtrl
(_unit VERILOG 6.743.6.418 (ComCtrl 0 12 (ComCtrl 0 12 ))
	(_version v38)
	(_time 1195185797906 2007.11.15 20:03:17)
	(_source (\./../../source/comctrl.v\ VERILOG (\./../../source/comctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 22))
	(_entity
		(_time 1195185797906)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[8:0]wire~ 0 16 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD ~[8:0]wire~ 0 16 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iGo ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iCmd ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oGo ~wire 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iDone ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oColor ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 24 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal oX0 ~[7:0]wire~ 0 24 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY0 ~[7:0]wire~ 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX1 ~[7:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY1 ~[7:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX2 ~[7:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY2 ~[7:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oFlip ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oPolyline ~wire 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oTriangle ~wire 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDbgFull ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oDbgFullPersistent ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 37 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal oDbgUsed ~[9:0]wire~ 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _FullPersistent ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 44 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _Color ~[8:0]reg~ 0 44 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _SetColor ~reg 0 45 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DebounceGo ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Empty ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _FIFO_Pop ~reg 0 55 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FIFO_Q ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Cmd ~wire 0 59 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FIFO_Used ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderFlip ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderPolyline ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[47:0]reg~ 0 66 (_array ~reg ((_range  22)))))
		(_signal (_internal _VertexBuf ~[47:0]reg~ 0 66 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 70 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _Cnt ~[7:0]reg~ 0 70 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Flip ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Go ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Polyline ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Y ~reg 0 159 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_virtual \1 \ 0 108 (_uni ((3)(1)))))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#INITIAL#46_1 (_architecture 1 0 46 (_process 
				(_target(20)(21))
			)))
			(#INITIAL#56_2 (_architecture 2 0 56 (_process 
				(_target(24))
			)))
			(#INITIAL#67_3 (_architecture 3 0 67 (_process 
				(_target(30))
			)))
			(#INITIAL#75_4 (_architecture 4 0 75 (_process 
				(_target(31)(32)(33)(34))
			)))
			(#ASSIGN#84_5 (_architecture 5 0 84 (_process (_alias ((oDbgFullPersistent)(_FullPersistent)))(_simple)
				(_target(17))
				(_sensitivity(19))
			)))
			(#ALWAYS#85_6 (_architecture 6 0 85 (_process 
				(_target(19))
				(_read(0)(16))
				(_need_init)
			)))
			(#ASSIGN#90_7 (_architecture 7 0 90 (_process (_alias ((oColor)(_Color)))(_simple)
				(_target(6))
				(_sensitivity(20))
			)))
			(#ASSIGN#102_8 (_architecture 8 0 102 (_process (_alias ((FIFO_Cmd)(FIFO_Q(9))))(_simple)
				(_target(26))
				(_sensitivity(25(9)))
			)))
			(#ASSIGN#103_9 (_architecture 9 0 103 (_process (_alias ((oDbgUsed)(FIFO_Used)))(_simple)
				(_target(18))
				(_sensitivity(27))
			)))
			(#ASSIGN#152_10 (_architecture 10 0 152 (_process (_alias ((oX0)(_VertexBuf(d_47_40))))(_simple)
				(_target(7))
				(_sensitivity(30(d_47_40)))
			)))
			(#ASSIGN#152_11 (_architecture 11 0 152 (_process (_alias ((oY0)(_VertexBuf(d_39_32))))(_simple)
				(_target(8))
				(_sensitivity(30(d_39_32)))
			)))
			(#ASSIGN#152_12 (_architecture 12 0 152 (_process (_alias ((oX1)(_VertexBuf(d_31_24))))(_simple)
				(_target(9))
				(_sensitivity(30(d_31_24)))
			)))
			(#ASSIGN#152_13 (_architecture 13 0 152 (_process (_alias ((oY1)(_VertexBuf(d_23_16))))(_simple)
				(_target(10))
				(_sensitivity(30(d_23_16)))
			)))
			(#ASSIGN#152_14 (_architecture 14 0 152 (_process (_alias ((oX2)(_VertexBuf(d_15_8))))(_simple)
				(_target(11))
				(_sensitivity(30(d_15_8)))
			)))
			(#ASSIGN#152_15 (_architecture 15 0 152 (_process (_alias ((oY2)(_VertexBuf(d_7_0))))(_simple)
				(_target(12))
				(_sensitivity(30(d_7_0)))
			)))
			(#ASSIGN#157_16 (_architecture 16 0 157 (_process (_alias ((oFlip)(_Flip)))(_simple)
				(_target(13))
				(_sensitivity(32))
			)))
			(#ASSIGN#157_17 (_architecture 17 0 157 (_process (_alias ((oGo)(_Go)))(_simple)
				(_target(4))
				(_sensitivity(33))
			)))
			(#ASSIGN#157_18 (_architecture 18 0 157 (_process (_alias ((oPolyline)(_Polyline)))(_simple)
				(_target(14))
				(_sensitivity(34))
			)))
			(#INITIAL#160_19 (_architecture 19 0 160 (_process 
				(_target(35))
			)))
			(#ALWAYS#162_20 (_architecture 20 0 162 (_process 
				(_target(24)(33)(35)(32)(31)(20)(34)(21)(30))
				(_read(0)(23)(5)(33)(24)(25(9))(28)(29)(21)(25(d_8_0))(34)(25(d_7_0))(30(d_47_8))(35)(31))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 93 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (iGo))
			((oQ) (DebounceGo))
		)
	)
	(_instantiation ComFIFO0 0 104 (_entity .  ComFIFO)
		(_port
			((clock) (iClk))
			((data) (\1 \))
			((rdreq) (_FIFO_Pop))
			((wrreq) (DebounceGo))
			((q) (FIFO_Q))
			((usedw) (FIFO_Used))
			((empty) (FIFO_Empty))
			((full) (oDbgFull))
		)
	)
	(_instantiation CmdDecoder0 0 124 (_entity .  CmdDecoder)
		(_port
			((data) (FIFO_Q(d_3_0)))
			((eq00) (DecoderFlip))
			((eq01) (DecoderPolyline))
			((eq02) (_open))
			((eq03) (_open))
			((eq04) (_open))
			((eq05) (_open))
			((eq06) (_open))
			((eq07) (_open))
			((eq08) (_open))
			((eq09) (_open))
			((eq0a) (_open))
			((eq0b) (_open))
			((eq0c) (_open))
			((eq0d) (_open))
			((eq0e) (_open))
			((eq0f) (_open))
		)
	)
	(_model . ComCtrl 23 -1)

)
I 000049 55 2647          1195185798465 Debounce
(_unit VERILOG 6.743.6.418 (Debounce 0 12 (Debounce 0 12 ))
	(_version v38)
	(_time 1195185797906 2007.11.15 20:03:17)
	(_source (\./../../source/debounce.v\ VERILOG (\./../../source/debounce.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195185797906)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iD ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oQ ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Q ~reg 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Bounce ~reg 0 21 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#19_0 (_architecture 0 0 19 (_process 
				(_target(3))
			)))
			(#INITIAL#22_1 (_architecture 1 0 22 (_process 
				(_target(4))
			)))
			(#ASSIGN#24_2 (_architecture 2 0 24 (_process (_alias ((oQ)(_Q)))(_simple)
				(_target(2))
				(_sensitivity(3))
			)))
			(#ALWAYS#27_3 (_architecture 3 0 27 (_process 
				(_target(4)(3))
				(_read(0)(1)(4))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Debounce 5 -1)

)
I 000048 55 4542          1195185798469 ComFIFO
(_unit VERILOG 6.743.6.418 (ComFIFO 0 39 (ComFIFO 0 39 ))
	(_version v38)
	(_time 1195185797906 2007.11.15 20:03:17)
	(_source (\./../../lib/comfifo.v\ VERILOG (\./../../lib/comfifo.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195185797906)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal clock ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 41 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal data ~[9:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal rdreq ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wrreq ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal empty ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal full ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~[9:0]wire~ 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal usedw ~[9:0]wire~ 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire2 ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 61 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#62_0 (_architecture 0 0 62 (_process (_alias ((usedw)(sub_wire0)))(_simple)
				(_target(7))
				(_sensitivity(8))
			)))
			(#ASSIGN#63_1 (_architecture 1 0 63 (_process (_alias ((empty)(sub_wire1)))(_simple)
				(_target(4))
				(_sensitivity(9))
			)))
			(#ASSIGN#64_2 (_architecture 2 0 64 (_process (_alias ((q)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(10))
			)))
			(#ASSIGN#65_3 (_architecture 3 0 65 (_process (_alias ((full)(sub_wire3)))(_simple)
				(_target(5))
				(_sensitivity(11))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 scfifo_component.add_ram_output_register (_string \V"ON"\))
		(_toward 0 scfifo_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 scfifo_component.lpm_numwords (_constant \1024\))
		(_toward 0 scfifo_component.lpm_showahead (_string \V"ON"\))
		(_toward 0 scfifo_component.lpm_type (_string \V"scfifo"\))
		(_toward 0 scfifo_component.lpm_width (_constant \10\))
		(_toward 0 scfifo_component.lpm_widthu (_constant \10\))
		(_toward 0 scfifo_component.overflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.underflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.use_eab (_string \V"ON"\))
	)
	(_scope
	)
	(_instantiation scfifo_component 0 67 (_entity ovi_lpm  scfifo)
		(_port
			((rdreq) (rdreq))
			((clock) (clock))
			((wrreq) (wrreq))
			((data) (data))
			((usedw) (sub_wire0))
			((empty) (sub_wire1))
			((q) (sub_wire2))
			((full) (sub_wire3))
			((aclr) (_open))
			((almost_empty) (_open))
			((almost_full) (_open))
			((sclr) (_open))
		)
	)
	(_model . ComFIFO 5 -1)

)
I 000051 55 11634         1195185798473 CmdDecoder
(_unit VERILOG 6.743.6.418 (CmdDecoder 0 39 (CmdDecoder 0 39 ))
	(_version v38)
	(_time 1195185797906 2007.11.15 20:03:17)
	(_source (\./../../lib/cmddecoder.v\ VERILOG (\./../../lib/cmddecoder.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 33))
	(_entity
		(_time 1195185797906)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 40 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal data ~[3:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal eq00 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq01 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq02 ~wire 0 43 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq03 ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq04 ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq05 ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq06 ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq07 ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq08 ~wire 0 49 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq09 ~wire 0 50 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0a ~wire 0 51 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0b ~wire 0 52 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0c ~wire 0 53 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0d ~wire 0 54 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0e ~wire 0 55 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0f ~wire 0 56 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 76 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal sub_wire0 ~[15:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[4:4]wire~ 0 77 (_array ~wire ((_to (i 4) (i 4))))))
		(_signal (_internal sub_wire16 ~[4:4]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[14:14]wire~ 0 78 (_array ~wire ((_to (i 14) (i 14))))))
		(_signal (_internal sub_wire15 ~[14:14]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:3]wire~ 0 79 (_array ~wire ((_to (i 3) (i 3))))))
		(_signal (_internal sub_wire14 ~[3:3]wire~ 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[13:13]wire~ 0 80 (_array ~wire ((_to (i 13) (i 13))))))
		(_signal (_internal sub_wire13 ~[13:13]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:2]wire~ 0 81 (_array ~wire ((_to (i 2) (i 2))))))
		(_signal (_internal sub_wire12 ~[2:2]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[12:12]wire~ 0 82 (_array ~wire ((_to (i 12) (i 12))))))
		(_signal (_internal sub_wire11 ~[12:12]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 83 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire10 ~[1:1]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:11]wire~ 0 84 (_array ~wire ((_to (i 11) (i 11))))))
		(_signal (_internal sub_wire9 ~[11:11]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 85 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire8 ~[0:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[10:10]wire~ 0 86 (_array ~wire ((_to (i 10) (i 10))))))
		(_signal (_internal sub_wire7 ~[10:10]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:9]wire~ 0 87 (_array ~wire ((_to (i 9) (i 9))))))
		(_signal (_internal sub_wire6 ~[9:9]wire~ 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:8]wire~ 0 88 (_array ~wire ((_to (i 8) (i 8))))))
		(_signal (_internal sub_wire5 ~[8:8]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:7]wire~ 0 89 (_array ~wire ((_to (i 7) (i 7))))))
		(_signal (_internal sub_wire4 ~[7:7]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:6]wire~ 0 90 (_array ~wire ((_to (i 6) (i 6))))))
		(_signal (_internal sub_wire3 ~[6:6]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:5]wire~ 0 91 (_array ~wire ((_to (i 5) (i 5))))))
		(_signal (_internal sub_wire2 ~[5:5]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[15:15]wire~ 0 92 (_array ~wire ((_to (i 15) (i 15))))))
		(_signal (_internal sub_wire1 ~[15:15]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#77_0 (_architecture 0 0 77 (_process (_alias ((sub_wire16)(sub_wire0(t_4_4))))(_simple)
				(_target(18))
				(_sensitivity(17(d_4_4)))
			)))
			(#ASSIGN#78_1 (_architecture 1 0 78 (_process (_alias ((sub_wire15)(sub_wire0(t_14_14))))(_simple)
				(_target(19))
				(_sensitivity(17(d_14_14)))
			)))
			(#ASSIGN#79_2 (_architecture 2 0 79 (_process (_alias ((sub_wire14)(sub_wire0(t_3_3))))(_simple)
				(_target(20))
				(_sensitivity(17(d_3_3)))
			)))
			(#ASSIGN#80_3 (_architecture 3 0 80 (_process (_alias ((sub_wire13)(sub_wire0(t_13_13))))(_simple)
				(_target(21))
				(_sensitivity(17(d_13_13)))
			)))
			(#ASSIGN#81_4 (_architecture 4 0 81 (_process (_alias ((sub_wire12)(sub_wire0(t_2_2))))(_simple)
				(_target(22))
				(_sensitivity(17(d_2_2)))
			)))
			(#ASSIGN#82_5 (_architecture 5 0 82 (_process (_alias ((sub_wire11)(sub_wire0(t_12_12))))(_simple)
				(_target(23))
				(_sensitivity(17(d_12_12)))
			)))
			(#ASSIGN#83_6 (_architecture 6 0 83 (_process (_alias ((sub_wire10)(sub_wire0(t_1_1))))(_simple)
				(_target(24))
				(_sensitivity(17(d_1_1)))
			)))
			(#ASSIGN#84_7 (_architecture 7 0 84 (_process (_alias ((sub_wire9)(sub_wire0(t_11_11))))(_simple)
				(_target(25))
				(_sensitivity(17(d_11_11)))
			)))
			(#ASSIGN#85_8 (_architecture 8 0 85 (_process (_alias ((sub_wire8)(sub_wire0(t_0_0))))(_simple)
				(_target(26))
				(_sensitivity(17(d_0_0)))
			)))
			(#ASSIGN#86_9 (_architecture 9 0 86 (_process (_alias ((sub_wire7)(sub_wire0(t_10_10))))(_simple)
				(_target(27))
				(_sensitivity(17(d_10_10)))
			)))
			(#ASSIGN#87_10 (_architecture 10 0 87 (_process (_alias ((sub_wire6)(sub_wire0(t_9_9))))(_simple)
				(_target(28))
				(_sensitivity(17(d_9_9)))
			)))
			(#ASSIGN#88_11 (_architecture 11 0 88 (_process (_alias ((sub_wire5)(sub_wire0(t_8_8))))(_simple)
				(_target(29))
				(_sensitivity(17(d_8_8)))
			)))
			(#ASSIGN#89_12 (_architecture 12 0 89 (_process (_alias ((sub_wire4)(sub_wire0(t_7_7))))(_simple)
				(_target(30))
				(_sensitivity(17(d_7_7)))
			)))
			(#ASSIGN#90_13 (_architecture 13 0 90 (_process (_alias ((sub_wire3)(sub_wire0(t_6_6))))(_simple)
				(_target(31))
				(_sensitivity(17(d_6_6)))
			)))
			(#ASSIGN#91_14 (_architecture 14 0 91 (_process (_alias ((sub_wire2)(sub_wire0(t_5_5))))(_simple)
				(_target(32))
				(_sensitivity(17(d_5_5)))
			)))
			(#ASSIGN#92_15 (_architecture 15 0 92 (_process (_alias ((sub_wire1)(sub_wire0(t_15_15))))(_simple)
				(_target(33))
				(_sensitivity(17(d_15_15)))
			)))
			(#ASSIGN#93_16 (_architecture 16 0 93 (_process (_alias ((eq0f)(sub_wire1)))(_simple)
				(_target(16))
				(_sensitivity(33))
			)))
			(#ASSIGN#94_17 (_architecture 17 0 94 (_process (_alias ((eq05)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(32))
			)))
			(#ASSIGN#95_18 (_architecture 18 0 95 (_process (_alias ((eq06)(sub_wire3)))(_simple)
				(_target(7))
				(_sensitivity(31))
			)))
			(#ASSIGN#96_19 (_architecture 19 0 96 (_process (_alias ((eq07)(sub_wire4)))(_simple)
				(_target(8))
				(_sensitivity(30))
			)))
			(#ASSIGN#97_20 (_architecture 20 0 97 (_process (_alias ((eq08)(sub_wire5)))(_simple)
				(_target(9))
				(_sensitivity(29))
			)))
			(#ASSIGN#98_21 (_architecture 21 0 98 (_process (_alias ((eq09)(sub_wire6)))(_simple)
				(_target(10))
				(_sensitivity(28))
			)))
			(#ASSIGN#99_22 (_architecture 22 0 99 (_process (_alias ((eq0a)(sub_wire7)))(_simple)
				(_target(11))
				(_sensitivity(27))
			)))
			(#ASSIGN#100_23 (_architecture 23 0 100 (_process (_alias ((eq00)(sub_wire8)))(_simple)
				(_target(1))
				(_sensitivity(26))
			)))
			(#ASSIGN#101_24 (_architecture 24 0 101 (_process (_alias ((eq0b)(sub_wire9)))(_simple)
				(_target(12))
				(_sensitivity(25))
			)))
			(#ASSIGN#102_25 (_architecture 25 0 102 (_process (_alias ((eq01)(sub_wire10)))(_simple)
				(_target(2))
				(_sensitivity(24))
			)))
			(#ASSIGN#103_26 (_architecture 26 0 103 (_process (_alias ((eq0c)(sub_wire11)))(_simple)
				(_target(13))
				(_sensitivity(23))
			)))
			(#ASSIGN#104_27 (_architecture 27 0 104 (_process (_alias ((eq02)(sub_wire12)))(_simple)
				(_target(3))
				(_sensitivity(22))
			)))
			(#ASSIGN#105_28 (_architecture 28 0 105 (_process (_alias ((eq0d)(sub_wire13)))(_simple)
				(_target(14))
				(_sensitivity(21))
			)))
			(#ASSIGN#106_29 (_architecture 29 0 106 (_process (_alias ((eq03)(sub_wire14)))(_simple)
				(_target(4))
				(_sensitivity(20))
			)))
			(#ASSIGN#107_30 (_architecture 30 0 107 (_process (_alias ((eq0e)(sub_wire15)))(_simple)
				(_target(15))
				(_sensitivity(19))
			)))
			(#ASSIGN#108_31 (_architecture 31 0 108 (_process (_alias ((eq04)(sub_wire16)))(_simple)
				(_target(5))
				(_sensitivity(18))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 lpm_decode_component.lpm_decodes (_constant \16\))
		(_toward 0 lpm_decode_component.lpm_type (_string \V"LPM_DECODE"\))
		(_toward 0 lpm_decode_component.lpm_width (_constant \4\))
	)
	(_scope
	)
	(_instantiation lpm_decode_component 0 110 (_entity ovi_lpm  lpm_decode)
		(_port
			((data) (data))
			((eq) (sub_wire0))
			((aclr) (_open))
			((clken) (_open))
			((clock) (_open))
			((enable) (_open))
		)
	)
	(_model . CmdDecoder 33 -1)

)
I 000050 55 6585          1195185798477 FrameCtrl
(_unit VERILOG 6.743.6.418 (FrameCtrl 0 12 (FrameCtrl 0 12 ))
	(_version v38)
	(_time 1195185797906 2007.11.15 20:03:17)
	(_source (\./../../source/framectrl.v\ VERILOG (\./../../source/framectrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 15))
	(_entity
		(_time 1195185797906)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iFlip ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iClk0 ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal iAdr0 ~[15:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 19 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD0 ~[8:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ0 ~[8:0]wire~ 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn0 ~wire 0 21 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iClk1 ~wire 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iAdr1 ~[15:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iD1 ~[8:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ1 ~[8:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn1 ~wire 0 28 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 31 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 32 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 34 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Face0 ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FrameA_Adr ~[15:0]wire~ 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Clk ~wire 0 47 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FrameA_WrEn ~wire 0 47 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_D ~[8:0]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Q ~[8:0]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DebounceFlip ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#ALWAYS#63_1 (_architecture 1 0 63 (_process 
				(_target(19))
				(_read(0)(25)(19))
				(_need_init)
			)))
			(#ASSIGN#84_2 (_architecture 2 0 84 (_process (_simple)
				(_target(14))
			)))
			(#ASSIGN#84_3 (_architecture 3 0 84 (_process (_simple)
				(_target(18))
			)))
			(#ASSIGN#84_4 (_architecture 4 0 84 (_process (_simple)
				(_target(16))
			)))
			(#ASSIGN#84_5 (_architecture 5 0 84 (_process (_simple)
				(_target(17))
			)))
			(#ASSIGN#87_6 (_architecture 6 0 87 (_process (_simple)
				(_target(5))
				(_sensitivity(19)(24)(13))
			)))
			(#ASSIGN#88_7 (_architecture 7 0 88 (_process (_simple)
				(_target(10))
				(_sensitivity(19)(13)(24))
			)))
			(#ASSIGN#92_8 (_architecture 8 0 92 (_process (_alias ((FrameA_Adr)(_Face0)(iAdr0)(iAdr1)))(_simple)
				(_target(20))
				(_sensitivity(19)(3)(8))
			)))
			(#ASSIGN#93_9 (_architecture 9 0 93 (_process (_alias ((FrameA_D)(_Face0)(iD0)(iD1)))(_simple)
				(_target(23))
				(_sensitivity(19)(4)(9))
			)))
			(#ASSIGN#94_10 (_architecture 10 0 94 (_process (_alias ((FrameA_WrEn)(_Face0)(iWrEn0)(iWrEn1)))(_simple)
				(_target(22))
				(_sensitivity(19)(6)(11))
			)))
			(#ASSIGN#97_11 (_architecture 11 0 97 (_process (_simple)
				(_target(12))
				(_sensitivity(19)(8)(3))
			)))
			(#ASSIGN#100_12 (_architecture 12 0 100 (_process (_simple)
				(_target(13))
				(_sensitivity(15)(19)(9)(4))
			)))
			(#ASSIGN#101_13 (_architecture 13 0 101 (_process (_alias ((oSRAM_WE_)(_Face0)(iWrEn1)(iWrEn0)))(_simple)
				(_target(15))
				(_sensitivity(19)(11)(6))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 54 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (iFlip))
			((oQ) (DebounceFlip))
		)
	)
	(_instantiation FrameA0 0 68 (_entity .  FrameA)
		(_port
			((inclock) (iClk1))
			((outclock) (iClk0))
			((address) (FrameA_Adr))
			((data) (FrameA_D))
			((q) (FrameA_Q))
			((wren) (FrameA_WrEn))
		)
	)
	(_model . FrameCtrl 15 -1)

)
I 000047 55 5722          1195185798481 FrameA
(_unit VERILOG 6.743.6.418 (FrameA 0 39 (FrameA 0 39 ))
	(_version v38)
	(_time 1195185797906 2007.11.15 20:03:17)
	(_source (\./../../lib/framea.v\ VERILOG (\./../../lib/framea.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195185797906)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[15:0]wire~ 0 40 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal address ~[15:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 41 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal data ~[8:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal inclock ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wren ~wire 0 44 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal q ~[8:0]wire~ 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[8:0]wire~ 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#55_0 (_architecture 0 0 55 (_process (_alias ((q)(sub_wire0)))(_simple)
				(_target(5))
				(_sensitivity(6))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altsyncram_component.clock_enable_input_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.clock_enable_output_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.init_file (_string \V"../startup.hex"\))
		(_toward 0 altsyncram_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altsyncram_component.lpm_type (_string \V"altsyncram"\))
		(_toward 0 altsyncram_component.numwords_a (_constant \38400\))
		(_toward 0 altsyncram_component.operation_mode (_string \V"SINGLE_PORT"\))
		(_toward 0 altsyncram_component.outdata_aclr_a (_string \V"NONE"\))
		(_toward 0 altsyncram_component.outdata_reg_a (_string \V"CLOCK1"\))
		(_toward 0 altsyncram_component.power_up_uninitialized (_string \V"FALSE"\))
		(_toward 0 altsyncram_component.widthad_a (_constant \16\))
		(_toward 0 altsyncram_component.width_a (_constant \9\))
		(_toward 0 altsyncram_component.width_byteena_a (_constant \1\))
	)
	(_scope
	)
	(_instantiation altsyncram_component 0 57 (_entity ovi_lpm  altsyncram)
		(_port
			((wren_a) (wren))
			((clock0) (inclock))
			((clock1) (outclock))
			((address_a) (address))
			((data_a) (data))
			((q_a) (sub_wire0))
			((aclr0) (\1 \))
			((aclr1) (\2 \))
			((address_b) (\3 \))
			((addressstall_a) (\4 \))
			((addressstall_b) (\5 \))
			((byteena_a) (\6 \))
			((byteena_b) (\7 \))
			((clocken0) (\8 \))
			((clocken1) (\9 \))
			((clocken2) (\10 \))
			((clocken3) (\11 \))
			((data_b) (\12 \))
			((eccstatus) (_open))
			((q_b) (_open))
			((rden_a) (\13 \))
			((rden_b) (\14 \))
			((wren_b) (\15 \))
		)
	)
	(_model . FrameA 2 -1)

)
I 000045 55 6740          1195185798485 Line
(_unit VERILOG 6.743.6.418 (Line 0 14 (Line 0 14 ))
	(_version v38)
	(_time 1195185797906 2007.11.15 20:03:17)
	(_source (\./../../source/line.v\ VERILOG (\./../../source/line.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1195185797906)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~0 0 16 \240\ (_entity -1 (_code  16))))
		(_port (_internal iClk ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 23 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal iX0 ~[7:0]wire~ 0 23 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iY0 ~[7:0]wire~ 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iX1 ~[7:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iY1 ~[7:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 29 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Done ~reg 0 34 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]wire~S 0 44 (_array ~wire ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal X0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 51 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal dxAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dyAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Steep ~wire 0 60 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 64 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _AddrX ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _AddrY ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~S 0 78 (_array ~reg ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal _X ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Y ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dx ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dy ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Err ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _LastStep ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _NegativeYStep ~reg 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#35_0 (_architecture 0 0 35 (_process 
				(_target(9))
			)))
			(#ASSIGN#37_1 (_architecture 1 0 37 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(9))
			)))
			(#ASSIGN#44_2 (_architecture 2 0 44 (_process (_simple)
				(_target(10))
				(_sensitivity(3))
			)))
			(#ASSIGN#44_3 (_architecture 3 0 44 (_process (_simple)
				(_target(11))
				(_sensitivity(4))
			)))
			(#ASSIGN#44_4 (_architecture 4 0 44 (_process (_simple)
				(_target(12))
			)))
			(#ASSIGN#44_5 (_architecture 5 0 44 (_process (_simple)
				(_target(13))
			)))
			(#INITIAL#52_6 (_architecture 6 0 52 (_process 
				(_target(14))
			)))
			(#ASSIGN#54_7 (_architecture 7 0 54 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(8))
				(_sensitivity(14))
			)))
			(#ASSIGN#58_8 (_architecture 8 0 58 (_process (_alias ((dxAbs)(X1)(X0)(X1)(X0)(X0)(X1)))(_simple)
				(_target(15))
				(_sensitivity(12)(10))
			)))
			(#ASSIGN#58_9 (_architecture 9 0 58 (_process (_alias ((dyAbs)(Y1)(Y0)(Y1)(Y0)(Y0)(Y1)))(_simple)
				(_target(16))
				(_sensitivity(13)(11))
			)))
			(#ASSIGN#60_10 (_architecture 10 0 60 (_process (_alias ((Steep)(dyAbs)(dxAbs)))(_simple)
				(_target(17))
				(_sensitivity(16)(15))
			)))
			(#INITIAL#65_11 (_architecture 11 0 65 (_process 
				(_target(18)(19))
			)))
			(#ASSIGN#70_12 (_architecture 12 0 70 (_process (_simple)
				(_target(7))
				(_sensitivity(18)(19))
			)))
			(#INITIAL#80_13 (_architecture 13 0 80 (_process 
				(_target(20)(21)(22)(23)(25)(26))
			)))
			(#ALWAYS#90_14 (_architecture 14 0 90 (_process 
				(_target(14)(9)(22)(23)(24)(21)(20)(25)(18)(19)(26))
				(_read(0)(1)(12)(10)(16)(11)(13)(17)(15)(2)(20)(25)(21)(24)(23)(22)(26))
				(_need_init)
			)))
			(#INTERNAL#0_15 (_internal 15 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Line 17 -1)

)
I 000053 55 2649          1195185798489 SSHLEDMDCtrl
(_unit VERILOG 6.743.6.418 (SSHLEDMDCtrl 0 14 (SSHLEDMDCtrl 0 14 ))
	(_version v38)
	(_time 1195185797906 2007.11.15 20:03:17)
	(_source (\./../../source/sshledmdctrl.v\ VERILOG (\./../../source/sshledmdctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1195185797906)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 15 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iBCD ~[3:0]wire~ 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 16 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oMatrix ~[6:0]wire~ 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]reg~ 0 19 (_array ~reg ((_downto (i 6) (i 0))))))
		(_signal (_internal _oMatrix ~[6:0]reg~ 0 19 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#20_0 (_architecture 0 0 20 (_process 
				(_target(2))
			)))
			(#ASSIGN#22_1 (_architecture 1 0 22 (_process (_alias ((oMatrix)(_oMatrix)))(_simple)
				(_target(1))
				(_sensitivity(2))
			)))
			(#ALWAYS#26_2 (_architecture 2 0 26 (_process 
				(_target(2))
				(_read)
				(_sensitivity(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . SSHLEDMDCtrl 4 -1)

)
I 000055 55 18293         1195185798493 swankmania_HDL
(_unit VERILOG 6.743.6.418 (swankmania_HDL 0 12 (swankmania_HDL 0 12 ))
	(_version v38)
	(_time 1195185797906 2007.11.15 20:03:17)
	(_source (\./../../source/swankmania_hdl.v\ VERILOG (\./../../source/swankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 60))
	(_entity
		(_time 1195185797906)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate gSSHLEDMDCtrl 0 275 (_verilogfor  (_code  60) (_code  61) (_code  62))
	  (_object
	  	(_type (_internal ~vector~0 0 274 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal gCnt ~vector~0 0 274  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_59 (_internal 59 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation Digit 0 277 (_entity .  SSHLEDMDCtrl)
	  	(_port
	  		((iBCD) (SSHLEDMDCtrlD(_range  63)))
	  		((oMatrix) (SSHLEDMDCtrlQ(_range  64)))
	  	)
	  )
	)
	(_object
		(_port (_internal iClk27 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk50 ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 18 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal iSwitch ~[17:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 19 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iButton_ ~[3:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oLEDR ~[17:0]wire~ 0 22 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 23 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal oLEDG ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 26 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oHex7 ~[6:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex6 ~[6:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex5 ~[6:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex4 ~[6:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex3 ~[6:0]wire~ 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex2 ~[6:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex1 ~[6:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex0 ~[6:0]wire~ 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[23:0]wire~ 0 36 (_array ~wire ((_downto (i 23) (i 0))))))
		(_port (_internal ioGPIO0 ~[23:0]wire~ 0 36 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[25:0]wire~ 0 39 (_array ~wire ((_downto (i 25) (i 0))))))
		(_port (_internal ioGPIO1 ~[25:0]wire~ 0 39 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 43 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 43 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Clk16 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Clk100 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineWrEn ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineDone ~wire 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineAdr ~[15:0]wire~ 0 56 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipWrEn ~wire 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipDone ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipAdr ~[15:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_RGB ~[8:0]wire~ 0 62 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Vsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Hsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_SD ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_MCK ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Adr ~[15:0]wire~ 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComD ~[8:0]wire~ 0 70 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComColor ~[8:0]wire~ 0 71 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComCmd ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFrame ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFlip ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComDrawGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComPolyline ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComTriangle ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 86 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal ComX0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[31:0]wire~ 0 88 (_array ~wire ((_range  65)))))
		(_signal (_internal SSHLEDMDCtrlD ~[31:0]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[55:0]wire~ 0 89 (_array ~wire ((_range  66)))))
		(_signal (_internal SSHLEDMDCtrlQ ~[55:0]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~wire -1 141 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 0 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal \2 \ ~[8:0]reg~ -1 0 (_internal (_uni (_constant \9'h0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~[15:0]wire~ -1 215 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~wire -1 218 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~wire -1 237 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~wire -1 256 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#141_0 (_internal 0 0 141 (_process (_alias ((\1 \)(ComPolyline)(LineDone)(ComFlip)(FlipDone)(ComPolyline)(ComFlip)))(_simple)
				(_target(54))
				(_sensitivity(44)(26)(42)(29))
			)))
			(#INTERNAL#215_1 (_internal 1 0 215 (_process (_alias ((\4 \)(ComPolyline)(LineAdr)(FlipAdr)))(_simple)
				(_target(57))
				(_sensitivity(44)(27)(30))
			)))
			(#INTERNAL#218_2 (_internal 2 0 218 (_process (_alias ((\5 \)(ComPolyline)(LineWrEn)(ComFlip)(FlipWrEn)))(_simple)
				(_target(58))
				(_sensitivity(44)(25)(42)(28))
			)))
			(#INTERNAL#237_3 (_internal 3 0 237 (_process (_alias ((\6 \)(ComDrawGo)(ComPolyline)))(_simple)
				(_target(59))
				(_sensitivity(43)(44))
			)))
			(#INTERNAL#256_4 (_internal 4 0 256 (_process (_alias ((\7 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(60))
				(_sensitivity(43)(42))
			)))
			(#ASSIGN#102_5 (_architecture 5 0 102 (_process (_alias ((ComFrame)(ACX_Vsync)))(_simple)
				(_target(41))
				(_sensitivity(32))
			)))
			(#ASSIGN#127_6 (_architecture 6 0 127 (_process (_simple)
				(_target(14(0)))
			)))
			(#ASSIGN#127_7 (_architecture 7 0 127 (_process (_alias ((ComD(0))(ioGPIO0(1))))(_simple)
				(_target(37(0)))
				(_sensitivity(14(1)))
			)))
			(#ASSIGN#127_8 (_architecture 8 0 127 (_process (_simple)
				(_target(14(2)))
			)))
			(#ASSIGN#127_9 (_architecture 9 0 127 (_process (_alias ((ComD(1))(ioGPIO0(3))))(_simple)
				(_target(37(1)))
				(_sensitivity(14(3)))
			)))
			(#ASSIGN#127_10 (_architecture 10 0 127 (_process (_simple)
				(_target(14(4)))
			)))
			(#ASSIGN#127_11 (_architecture 11 0 127 (_process (_alias ((ComD(2))(ioGPIO0(5))))(_simple)
				(_target(37(2)))
				(_sensitivity(14(5)))
			)))
			(#ASSIGN#127_12 (_architecture 12 0 127 (_process (_simple)
				(_target(14(6)))
			)))
			(#ASSIGN#127_13 (_architecture 13 0 127 (_process (_alias ((ComD(3))(ioGPIO0(7))))(_simple)
				(_target(37(3)))
				(_sensitivity(14(7)))
			)))
			(#ASSIGN#127_14 (_architecture 14 0 127 (_process (_simple)
				(_target(14(8)))
			)))
			(#ASSIGN#127_15 (_architecture 15 0 127 (_process (_alias ((ComD(4))(ioGPIO0(9))))(_simple)
				(_target(37(4)))
				(_sensitivity(14(9)))
			)))
			(#ASSIGN#127_16 (_architecture 16 0 127 (_process (_simple)
				(_target(14(10)))
			)))
			(#ASSIGN#127_17 (_architecture 17 0 127 (_process (_alias ((ComD(5))(ioGPIO0(11))))(_simple)
				(_target(37(5)))
				(_sensitivity(14(11)))
			)))
			(#ASSIGN#127_18 (_architecture 18 0 127 (_process (_simple)
				(_target(14(12)))
			)))
			(#ASSIGN#127_19 (_architecture 19 0 127 (_process (_alias ((ComD(6))(ioGPIO0(13))))(_simple)
				(_target(37(6)))
				(_sensitivity(14(13)))
			)))
			(#ASSIGN#127_20 (_architecture 20 0 127 (_process (_simple)
				(_target(14(14)))
			)))
			(#ASSIGN#127_21 (_architecture 21 0 127 (_process (_alias ((ComD(7))(ioGPIO0(15))))(_simple)
				(_target(37(7)))
				(_sensitivity(14(15)))
			)))
			(#ASSIGN#127_22 (_architecture 22 0 127 (_process (_simple)
				(_target(14(16)))
			)))
			(#ASSIGN#127_23 (_architecture 23 0 127 (_process (_alias ((ComD(8))(ioGPIO0(17))))(_simple)
				(_target(37(8)))
				(_sensitivity(14(17)))
			)))
			(#ASSIGN#127_24 (_architecture 24 0 127 (_process (_simple)
				(_target(14(18)))
			)))
			(#ASSIGN#127_25 (_architecture 25 0 127 (_process (_alias ((ComGo)(ioGPIO0(19))))(_simple)
				(_target(39))
				(_sensitivity(14(19)))
			)))
			(#ASSIGN#127_26 (_architecture 26 0 127 (_process (_simple)
				(_target(14(20)))
			)))
			(#ASSIGN#127_27 (_architecture 27 0 127 (_process (_alias ((ComCmd)(ioGPIO0(21))))(_simple)
				(_target(40))
				(_sensitivity(14(21)))
			)))
			(#ASSIGN#127_28 (_architecture 28 0 127 (_process (_simple)
				(_target(14(22)))
			)))
			(#ASSIGN#127_29 (_architecture 29 0 127 (_process (_alias ((ioGPIO0(23))(ComFrame)))(_simple)
				(_target(14(23)))
				(_sensitivity(41))
			)))
			(#ASSIGN#186_30 (_architecture 30 0 186 (_process (_simple)
				(_target(15(0)))
			)))
			(#ASSIGN#186_31 (_architecture 31 0 186 (_process (_alias ((ioGPIO1(1))(ACX_RGB(8))))(_simple)
				(_target(15(1)))
				(_sensitivity(31(8)))
			)))
			(#ASSIGN#186_32 (_architecture 32 0 186 (_process (_simple)
				(_target(15(2)))
			)))
			(#ASSIGN#186_33 (_architecture 33 0 186 (_process (_alias ((ioGPIO1(3))(ACX_RGB(7))))(_simple)
				(_target(15(3)))
				(_sensitivity(31(7)))
			)))
			(#ASSIGN#186_34 (_architecture 34 0 186 (_process (_simple)
				(_target(15(4)))
			)))
			(#ASSIGN#186_35 (_architecture 35 0 186 (_process (_alias ((ioGPIO1(5))(ACX_RGB(6))))(_simple)
				(_target(15(5)))
				(_sensitivity(31(6)))
			)))
			(#ASSIGN#186_36 (_architecture 36 0 186 (_process (_simple)
				(_target(15(6)))
			)))
			(#ASSIGN#186_37 (_architecture 37 0 186 (_process (_alias ((ioGPIO1(7))(ACX_RGB(5))))(_simple)
				(_target(15(7)))
				(_sensitivity(31(5)))
			)))
			(#ASSIGN#186_38 (_architecture 38 0 186 (_process (_simple)
				(_target(15(8)))
			)))
			(#ASSIGN#186_39 (_architecture 39 0 186 (_process (_alias ((ioGPIO1(9))(ACX_RGB(4))))(_simple)
				(_target(15(9)))
				(_sensitivity(31(4)))
			)))
			(#ASSIGN#186_40 (_architecture 40 0 186 (_process (_simple)
				(_target(15(10)))
			)))
			(#ASSIGN#186_41 (_architecture 41 0 186 (_process (_alias ((ioGPIO1(11))(ACX_RGB(3))))(_simple)
				(_target(15(11)))
				(_sensitivity(31(3)))
			)))
			(#ASSIGN#186_42 (_architecture 42 0 186 (_process (_simple)
				(_target(15(12)))
			)))
			(#ASSIGN#186_43 (_architecture 43 0 186 (_process (_alias ((ioGPIO1(13))(ACX_RGB(2))))(_simple)
				(_target(15(13)))
				(_sensitivity(31(2)))
			)))
			(#ASSIGN#186_44 (_architecture 44 0 186 (_process (_simple)
				(_target(15(14)))
			)))
			(#ASSIGN#186_45 (_architecture 45 0 186 (_process (_alias ((ioGPIO1(15))(ACX_RGB(1))))(_simple)
				(_target(15(15)))
				(_sensitivity(31(1)))
			)))
			(#ASSIGN#186_46 (_architecture 46 0 186 (_process (_simple)
				(_target(15(16)))
			)))
			(#ASSIGN#186_47 (_architecture 47 0 186 (_process (_alias ((ioGPIO1(17))(ACX_RGB(0))))(_simple)
				(_target(15(17)))
				(_sensitivity(31(0)))
			)))
			(#ASSIGN#186_48 (_architecture 48 0 186 (_process (_simple)
				(_target(15(18)))
			)))
			(#ASSIGN#186_49 (_architecture 49 0 186 (_process (_alias ((ioGPIO1(19))(ACX_Hsync)))(_simple)
				(_target(15(19)))
				(_sensitivity(33))
			)))
			(#ASSIGN#186_50 (_architecture 50 0 186 (_process (_simple)
				(_target(15(20)))
			)))
			(#ASSIGN#186_51 (_architecture 51 0 186 (_process (_alias ((ioGPIO1(21))(ACX_Vsync)))(_simple)
				(_target(15(21)))
				(_sensitivity(32))
			)))
			(#ASSIGN#186_52 (_architecture 52 0 186 (_process (_simple)
				(_target(15(22)))
			)))
			(#ASSIGN#186_53 (_architecture 53 0 186 (_process (_alias ((ioGPIO1(23))(ACX_SD)))(_simple)
				(_target(15(23)))
				(_sensitivity(34))
			)))
			(#ASSIGN#186_54 (_architecture 54 0 186 (_process (_simple)
				(_target(15(24)))
			)))
			(#ASSIGN#186_55 (_architecture 55 0 186 (_process (_alias ((ioGPIO1(25))(ACX_MCK)))(_simple)
				(_target(15(25)))
				(_sensitivity(35))
			)))
			(#ASSIGN#230_56 (_architecture 56 0 230 (_process (_alias ((oLEDR(2))(ComFlip)))(_simple)
				(_target(4(2)))
				(_sensitivity(42))
			)))
			(#ASSIGN#272_57 (_architecture 57 0 272 (_process (_simple)
				(_target(6)(7)(8)(9)(10)(11)(12)(13))
				(_sensitivity(53))
			)))
			(#INTERNAL#0_58 (_internal 58 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation PLL_Sys0 0 93 (_entity .  PLL_Sys)
		(_port
			((inclk0) (iClk50))
			((c0) (Clk16))
			((c1) (Clk100))
		)
	)
	(_instantiation ComCtrl0 0 129 (_entity .  ComCtrl)
		(_port
			((iClk) (Clk100))
			((iD) (ComD))
			((iGo) (ComGo))
			((iCmd) (ComCmd))
			((oGo) (ComDrawGo))
			((iDone) (\1 \))
			((oColor) (ComColor))
			((oX0) (ComX0))
			((oY0) (ComY0))
			((oX1) (ComX1))
			((oY1) (ComY1))
			((oX2) (ComX2))
			((oY2) (ComY2))
			((oFlip) (ComFlip))
			((oPolyline) (ComPolyline))
			((oTriangle) (ComTriangle))
			((oDbgFull) (oLEDR(0)))
			((oDbgFullPersistent) (oLEDR(1)))
			((oDbgUsed) (SSHLEDMDCtrlD))
		)
	)
	(_instantiation ACX705AKM_Ctrl0 0 188 (_entity .  ACX705AKM_Ctrl)
		(_port
			((iClk16) (Clk16))
			((oVsync) (ACX_Vsync))
			((oHsync) (ACX_Hsync))
			((oSD) (ACX_SD))
			((oMCK) (ACX_MCK))
			((oAdr) (ACX_Adr))
		)
	)
	(_instantiation FrameCtrl0 0 200 (_entity .  FrameCtrl)
		(_port
			((iClk) (Clk100))
			((iFlip) (ComFlip))
			((iClk0) (ACX_MCK))
			((iAdr0) (ACX_Adr))
			((iD0) (\2 \))
			((oQ0) (ACX_RGB))
			((iWrEn0) (\3 \))
			((iClk1) (Clk100))
			((iAdr1) (\4 \))
			((iD1) (ComColor))
			((oQ1) (_open))
			((iWrEn1) (\5 \))
			((oSRAM_A) (oSRAM_A))
			((ioSRAM_IO) (ioSRAM_IO))
			((oSRAM_CE_) (oSRAM_CE_))
			((oSRAM_WE_) (oSRAM_WE_))
			((oSRAM_LB_) (oSRAM_LB_))
			((oSRAM_UB_) (oSRAM_UB_))
			((oSRAM_OE_) (oSRAM_OE_))
		)
	)
	(_instantiation Line0 0 233 (_entity .  Line)
		(_port
			((iClk) (Clk100))
			((iGo) (\6 \))
			((oDone) (LineDone))
			((iX0) (ComX0))
			((iY0) (ComY0))
			((iX1) (ComX1))
			((iY1) (ComY1))
			((oAdr) (LineAdr))
			((oWrEn) (LineWrEn))
		)
	)
	(_instantiation Flip0 0 252 (_entity .  Flip)
		(_port
			((iClk) (Clk100))
			((iGo) (\7 \))
			((oDone) (FlipDone))
			((oAdr) (FlipAdr))
			((oWrEn) (FlipWrEn))
		)
	)
	(_model . swankmania_HDL 67 -1)

)
I 000048 55 10448         1195185798497 PLL_Sys
(_unit VERILOG 6.743.6.418 (PLL_Sys 0 39 (PLL_Sys 0 39 ))
	(_version v38)
	(_time 1195185797906 2007.11.15 20:03:17)
	(_source (\./../../lib/pll_sys.v\ VERILOG (\./../../lib/pll_sys.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195185797906)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal inclk0 ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c0 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal c1 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 48 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal sub_wire0 ~[5:0]wire~ 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 49 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire5 ~[0:0]wire~ 0 49 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 50 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire2 ~[1:1]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~[0:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 55 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal sub_wire4 ~[1:0]wire~ 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 0 (_array ~reg ((_downto (i 5) (i 0))))))
		(_signal (_internal \2 \ ~[5:0]reg~ -1 0 (_internal (_uni (_constant \6'h3f\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 0 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal \5 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \17 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#49_0 (_architecture 0 0 49 (_process (_simple)
				(_target(4))
			)))
			(#ASSIGN#50_1 (_architecture 1 0 50 (_process (_alias ((sub_wire2)(sub_wire0(t_1_1))))(_simple)
				(_target(5))
				(_sensitivity(3(d_1_1)))
			)))
			(#ASSIGN#51_2 (_architecture 2 0 51 (_process (_alias ((sub_wire1)(sub_wire0(t_0_0))))(_simple)
				(_target(6))
				(_sensitivity(3(d_0_0)))
			)))
			(#ASSIGN#52_3 (_architecture 3 0 52 (_process (_alias ((c0)(sub_wire1)))(_simple)
				(_target(1))
				(_sensitivity(6))
			)))
			(#ASSIGN#53_4 (_architecture 4 0 53 (_process (_alias ((c1)(sub_wire2)))(_simple)
				(_target(2))
				(_sensitivity(5))
			)))
			(#ASSIGN#54_5 (_architecture 5 0 54 (_process (_alias ((sub_wire3)(inclk0)))(_simple)
				(_target(7))
				(_sensitivity(0))
			)))
			(#ASSIGN#55_6 (_architecture 6 0 55 (_process (_alias ((sub_wire4)(sub_wire5)(sub_wire3)))(_simple)
				(_target(8))
				(_sensitivity(4)(7))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altpll_component.clk0_divide_by (_constant \25\))
		(_toward 0 altpll_component.clk0_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk0_multiply_by (_constant \8\))
		(_toward 0 altpll_component.clk0_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.clk1_divide_by (_constant \1\))
		(_toward 0 altpll_component.clk1_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk1_multiply_by (_constant \2\))
		(_toward 0 altpll_component.clk1_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.compensate_clock (_string \V"CLK0"\))
		(_toward 0 altpll_component.inclk0_input_frequency (_constant \20000\))
		(_toward 0 altpll_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altpll_component.lpm_hint (_string \V"CBX_MODULE_PREFIX=PLL_Sys"\))
		(_toward 0 altpll_component.lpm_type (_string \V"altpll"\))
		(_toward 0 altpll_component.operation_mode (_string \V"NORMAL"\))
		(_toward 0 altpll_component.port_activeclock (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_areset (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkloss (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkswitch (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_configupdate (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_fbin (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_inclk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_inclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_locked (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pfdena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasecounterselect (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasedone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasestep (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phaseupdown (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pllena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanaclr (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclk (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclkena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandata (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandataout (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanread (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanwrite (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk1 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk3 (_string \V"PORT_UNUSED"\))
	)
	(_scope
	)
	(_instantiation altpll_component 0 57 (_entity ovi_lpm  altpll)
		(_port
			((inclk) (sub_wire4))
			((clk) (sub_wire0))
			((activeclock) (_open))
			((areset) (\1 \))
			((clkbad) (_open))
			((clkena) (\2 \))
			((clkloss) (_open))
			((clkswitch) (\3 \))
			((configupdate) (\4 \))
			((enable0) (_open))
			((enable1) (_open))
			((extclk) (_open))
			((extclkena) (\5 \))
			((fbin) (\6 \))
			((fbout) (_open))
			((locked) (_open))
			((pfdena) (\7 \))
			((phasecounterselect) (\8 \))
			((phasedone) (_open))
			((phasestep) (\9 \))
			((phaseupdown) (\10 \))
			((pllena) (\11 \))
			((scanaclr) (\12 \))
			((scanclk) (\13 \))
			((scanclkena) (\14 \))
			((scandata) (\15 \))
			((scandataout) (_open))
			((scandone) (_open))
			((scanread) (\16 \))
			((scanwrite) (\17 \))
			((sclkout0) (_open))
			((sclkout1) (_open))
			((vcooverrange) (_open))
			((vcounderrange) (_open))
		)
	)
	(_model . PLL_Sys 8 -1)

)
I 000045 55 3483          1195185798501 Flip
(_unit VERILOG 6.743.6.418 (Flip 0 12 (Flip 0 12 ))
	(_version v38)
	(_time 1195185797906 2007.11.15 20:03:17)
	(_source (\./../../source/flip.v\ VERILOG (\./../../source/flip.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195185797906)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]reg~ 0 22 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal _Adr ~[15:0]reg~ 0 22 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Done ~reg 0 24 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 26 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#23_0 (_architecture 0 0 23 (_process 
				(_target(5))
			)))
			(#INITIAL#25_1 (_architecture 1 0 25 (_process 
				(_target(6))
			)))
			(#INITIAL#27_2 (_architecture 2 0 27 (_process 
				(_target(7))
			)))
			(#ASSIGN#29_3 (_architecture 3 0 29 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(6))
			)))
			(#ASSIGN#30_4 (_architecture 4 0 30 (_process (_alias ((oAdr)(_Adr)))(_simple)
				(_target(3))
				(_sensitivity(5))
			)))
			(#ASSIGN#31_5 (_architecture 5 0 31 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#33_6 (_architecture 6 0 33 (_process 
				(_target(6)(7)(5))
				(_read(0)(1)(5))
				(_need_init)
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Flip 9 -1)

)
I 000046 55 2572          1195185798505 tbClk
(_unit VERILOG 6.743.6.418 (tbClk 0 13 (tbClk 0 13 ))
	(_version v38)
	(_time 1195185797906 2007.11.15 20:03:17)
	(_source (\./../../source/tbclk.v\ VERILOG (\./../../source/tbclk.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1195185797906)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Timescale_kHz ~vector~0 0 15 \1000000000\ (_entity -1 (_code  3))))
		(_type (_internal ~vector~1 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Frequency_kHz ~vector~1 0 17 \0\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Ticks ~vector~2 0 27 \$unsigned(Timescale_kHz/2*Frequency_kHz)\ (_entity -1 (_code  5)))(_constant))
		(_port (_internal _oClk ~reg 0 19 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#22_0 (_architecture 0 0 22 (_process 
				(_target(0))
			)))
			(#ALWAYS#29_1 (_architecture 1 0 29 (_process 
				(_target(0))
				(_read(0))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . tbClk 6 -1)

)
I 000057 55 2946          1195185798509 tbswankmania_HDL
(_unit VERILOG 6.743.6.418 (tbswankmania_HDL 0 11 (tbswankmania_HDL 0 11 ))
	(_version v38)
	(_time 1195185797906 2007.11.15 20:03:17)
	(_source (\./../../source/tbswankmania_hdl.v\ VERILOG (\./../../source/tbswankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195185797906)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_signal (_internal iClk27 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal iClk50 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#75_0 (_architecture 0 0 75 (_process 
				(_monitor)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbClk0 0 17 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \50000\))
		)
		(_port
			((_oClk) (iClk50))
		)
	)
	(_instantiation tbClk1 0 26 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \27000\))
		)
		(_port
			((_oClk) (iClk27))
		)
	)
	(_instantiation swankmania_HDL0 0 35 (_entity .  swankmania_HDL)
		(_port
			((iClk27) (iClk27))
			((iClk50) (iClk50))
			((iSwitch) (_open))
			((iButton_) (_open))
			((oLEDR) (_open))
			((oLEDG) (_open))
			((oHex7) (_open))
			((oHex6) (_open))
			((oHex5) (_open))
			((oHex4) (_open))
			((oHex3) (_open))
			((oHex2) (_open))
			((oHex1) (_open))
			((oHex0) (_open))
			((ioGPIO0) (_open))
			((ioGPIO1) (_open))
			((oSRAM_A) (_open))
			((ioSRAM_IO) (_open))
			((oSRAM_CE_) (_open))
			((oSRAM_WE_) (_open))
			((oSRAM_LB_) (_open))
			((oSRAM_UB_) (_open))
			((oSRAM_OE_) (_open))
		)
	)
	(_model . tbswankmania_HDL 2 -1)

)
I 000046 55 1729          1195186249672 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1195186249203 2007.11.15 20:10:49)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1195186249203)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbswankmania_HDL 0 0 (_entity .  tbswankmania_HDL)
	)
	(_model . $root 1 -1)

)
I 000055 55 5843          1195186249676 ACX705AKM_Ctrl
(_unit VERILOG 6.743.6.418 (ACX705AKM_Ctrl 0 12 (ACX705AKM_Ctrl 0 12 ))
	(_version v38)
	(_time 1195186249203 2007.11.15 20:10:49)
	(_source (\./../../source/acx705akm_ctrl.v\ VERILOG (\./../../source/acx705akm_ctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_entity
		(_time 1195186249203)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal MCK_Hz ~vector~0 0 25 \4000000\ (_entity -1 (_code  14)))(_constant))
		(_type (_internal ~vector~1 0 26 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Hsync_Frame ~vector~1 0 26 \200\ (_entity -1 (_code  15)))(_constant))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Vsync_Hz ~vector~2 0 27 \74\ (_entity -1 (_code  16)))(_constant))
		(_type (_internal ~vector~3 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Dots_Frame ~vector~3 0 28 \272\ (_entity -1 (_code  17)))(_constant))
		(_type (_internal ~vector~4 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~4 0 29 \240\ (_entity -1 (_code  18)))(_constant))
		(_type (_internal ~vector~5 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Lines_Frame ~vector~5 0 30 \160\ (_entity -1 (_code  19)))(_constant))
		(_type (_internal ~vector~6 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Frame ~vector~6 0 31 \Pixels_Line*Lines_Frame\ (_entity -1 (_code  20)))(_constant))
		(_port (_internal iClk16 ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal oVsync ~wire 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHsync ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSD ~wire 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oMCK ~wire 0 17 (_architecture (_out ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _MCK8 ~reg 0 36 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal _MCK ~reg 0 36 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 57 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _DotCnt ~[8:0]reg~ 0 57 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 58 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _HsyncCnt ~[7:0]reg~ 0 58 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Hsync ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Vsync ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(3))
			)))
			(#INITIAL#37_1 (_architecture 1 0 37 (_process 
				(_target(6)(7))
			)))
			(#ASSIGN#42_2 (_architecture 2 0 42 (_process (_alias ((oMCK)(_MCK)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#45_3 (_architecture 3 0 45 (_process 
				(_target(6))
				(_read(0)(6))
				(_need_init)
			)))
			(#ALWAYS#51_4 (_architecture 4 0 51 (_process 
				(_target(7))
				(_read(6)(7))
				(_need_init)
			)))
			(#INITIAL#59_5 (_architecture 5 0 59 (_process 
				(_target(8)(9))
			)))
			(#ASSIGN#64_6 (_architecture 6 0 64 (_process (_simple)
				(_target(5))
				(_sensitivity(8)(9))
			)))
			(#ALWAYS#67_7 (_architecture 7 0 67 (_process 
				(_target(8))
				(_read(4)(8))
				(_need_init)
			)))
			(#ALWAYS#76_8 (_architecture 8 0 76 (_process 
				(_target(9))
				(_read(4)(8)(9))
				(_need_init)
			)))
			(#INITIAL#91_9 (_architecture 9 0 91 (_process 
				(_target(10)(11))
			)))
			(#ALWAYS#96_10 (_architecture 10 0 96 (_process 
				(_target(10)(11))
				(_read(4)(8)(9))
				(_need_init)
			)))
			(#ASSIGN#104_11 (_architecture 11 0 104 (_process (_alias ((oHsync)(_Hsync)))(_simple)
				(_target(2))
				(_sensitivity(10))
			)))
			(#ASSIGN#104_12 (_architecture 12 0 104 (_process (_alias ((oVsync)(_Vsync)))(_simple)
				(_target(1))
				(_sensitivity(11))
			)))
			(#INTERNAL#0_13 (_internal 13 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ACX705AKM_Ctrl 24 -1)

)
I 000048 55 9368          1195186249680 ComCtrl
(_unit VERILOG 6.743.6.418 (ComCtrl 0 12 (ComCtrl 0 12 ))
	(_version v38)
	(_time 1195186249203 2007.11.15 20:10:49)
	(_source (\./../../source/comctrl.v\ VERILOG (\./../../source/comctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 22))
	(_entity
		(_time 1195186249203)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[8:0]wire~ 0 16 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD ~[8:0]wire~ 0 16 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iGo ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iCmd ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oGo ~wire 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iDone ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oColor ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 24 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal oX0 ~[7:0]wire~ 0 24 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY0 ~[7:0]wire~ 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX1 ~[7:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY1 ~[7:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX2 ~[7:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY2 ~[7:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oFlip ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oPolyline ~wire 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oTriangle ~wire 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDbgFull ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oDbgFullPersistent ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 37 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal oDbgUsed ~[9:0]wire~ 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _FullPersistent ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 44 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _Color ~[8:0]reg~ 0 44 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _SetColor ~reg 0 45 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DebounceGo ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Empty ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _FIFO_Pop ~reg 0 55 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FIFO_Q ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Cmd ~wire 0 59 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FIFO_Used ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderFlip ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderPolyline ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[47:0]reg~ 0 66 (_array ~reg ((_range  22)))))
		(_signal (_internal _VertexBuf ~[47:0]reg~ 0 66 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 70 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _Cnt ~[7:0]reg~ 0 70 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Flip ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Go ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Polyline ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Y ~reg 0 159 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_virtual \1 \ 0 108 (_uni ((3)(1)))))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#INITIAL#46_1 (_architecture 1 0 46 (_process 
				(_target(20)(21))
			)))
			(#INITIAL#56_2 (_architecture 2 0 56 (_process 
				(_target(24))
			)))
			(#INITIAL#67_3 (_architecture 3 0 67 (_process 
				(_target(30))
			)))
			(#INITIAL#75_4 (_architecture 4 0 75 (_process 
				(_target(31)(32)(33)(34))
			)))
			(#ASSIGN#84_5 (_architecture 5 0 84 (_process (_alias ((oDbgFullPersistent)(_FullPersistent)))(_simple)
				(_target(17))
				(_sensitivity(19))
			)))
			(#ALWAYS#85_6 (_architecture 6 0 85 (_process 
				(_target(19))
				(_read(0)(16))
				(_need_init)
			)))
			(#ASSIGN#90_7 (_architecture 7 0 90 (_process (_alias ((oColor)(_Color)))(_simple)
				(_target(6))
				(_sensitivity(20))
			)))
			(#ASSIGN#102_8 (_architecture 8 0 102 (_process (_alias ((FIFO_Cmd)(FIFO_Q(9))))(_simple)
				(_target(26))
				(_sensitivity(25(9)))
			)))
			(#ASSIGN#103_9 (_architecture 9 0 103 (_process (_alias ((oDbgUsed)(FIFO_Used)))(_simple)
				(_target(18))
				(_sensitivity(27))
			)))
			(#ASSIGN#152_10 (_architecture 10 0 152 (_process (_alias ((oX0)(_VertexBuf(d_47_40))))(_simple)
				(_target(7))
				(_sensitivity(30(d_47_40)))
			)))
			(#ASSIGN#152_11 (_architecture 11 0 152 (_process (_alias ((oY0)(_VertexBuf(d_39_32))))(_simple)
				(_target(8))
				(_sensitivity(30(d_39_32)))
			)))
			(#ASSIGN#152_12 (_architecture 12 0 152 (_process (_alias ((oX1)(_VertexBuf(d_31_24))))(_simple)
				(_target(9))
				(_sensitivity(30(d_31_24)))
			)))
			(#ASSIGN#152_13 (_architecture 13 0 152 (_process (_alias ((oY1)(_VertexBuf(d_23_16))))(_simple)
				(_target(10))
				(_sensitivity(30(d_23_16)))
			)))
			(#ASSIGN#152_14 (_architecture 14 0 152 (_process (_alias ((oX2)(_VertexBuf(d_15_8))))(_simple)
				(_target(11))
				(_sensitivity(30(d_15_8)))
			)))
			(#ASSIGN#152_15 (_architecture 15 0 152 (_process (_alias ((oY2)(_VertexBuf(d_7_0))))(_simple)
				(_target(12))
				(_sensitivity(30(d_7_0)))
			)))
			(#ASSIGN#157_16 (_architecture 16 0 157 (_process (_alias ((oFlip)(_Flip)))(_simple)
				(_target(13))
				(_sensitivity(32))
			)))
			(#ASSIGN#157_17 (_architecture 17 0 157 (_process (_alias ((oGo)(_Go)))(_simple)
				(_target(4))
				(_sensitivity(33))
			)))
			(#ASSIGN#157_18 (_architecture 18 0 157 (_process (_alias ((oPolyline)(_Polyline)))(_simple)
				(_target(14))
				(_sensitivity(34))
			)))
			(#INITIAL#160_19 (_architecture 19 0 160 (_process 
				(_target(35))
			)))
			(#ALWAYS#162_20 (_architecture 20 0 162 (_process 
				(_target(24)(33)(32)(35)(31)(20)(34)(21)(30))
				(_read(0)(5)(23)(33)(24)(25(9))(28)(29)(21)(25(d_8_0))(34)(25(d_7_0))(30(d_47_8))(35)(31))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 93 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (iGo))
			((oQ) (DebounceGo))
		)
	)
	(_instantiation ComFIFO0 0 104 (_entity .  ComFIFO)
		(_port
			((clock) (iClk))
			((data) (\1 \))
			((rdreq) (_FIFO_Pop))
			((wrreq) (DebounceGo))
			((q) (FIFO_Q))
			((usedw) (FIFO_Used))
			((empty) (FIFO_Empty))
			((full) (oDbgFull))
		)
	)
	(_instantiation CmdDecoder0 0 124 (_entity .  CmdDecoder)
		(_port
			((data) (FIFO_Q(d_3_0)))
			((eq00) (DecoderFlip))
			((eq01) (DecoderPolyline))
			((eq02) (_open))
			((eq03) (_open))
			((eq04) (_open))
			((eq05) (_open))
			((eq06) (_open))
			((eq07) (_open))
			((eq08) (_open))
			((eq09) (_open))
			((eq0a) (_open))
			((eq0b) (_open))
			((eq0c) (_open))
			((eq0d) (_open))
			((eq0e) (_open))
			((eq0f) (_open))
		)
	)
	(_model . ComCtrl 23 -1)

)
I 000049 55 2647          1195186249684 Debounce
(_unit VERILOG 6.743.6.418 (Debounce 0 12 (Debounce 0 12 ))
	(_version v38)
	(_time 1195186249203 2007.11.15 20:10:49)
	(_source (\./../../source/debounce.v\ VERILOG (\./../../source/debounce.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195186249203)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iD ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oQ ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Q ~reg 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Bounce ~reg 0 21 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#19_0 (_architecture 0 0 19 (_process 
				(_target(3))
			)))
			(#INITIAL#22_1 (_architecture 1 0 22 (_process 
				(_target(4))
			)))
			(#ASSIGN#24_2 (_architecture 2 0 24 (_process (_alias ((oQ)(_Q)))(_simple)
				(_target(2))
				(_sensitivity(3))
			)))
			(#ALWAYS#27_3 (_architecture 3 0 27 (_process 
				(_target(4)(3))
				(_read(0)(1)(4))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Debounce 5 -1)

)
I 000048 55 4542          1195186249688 ComFIFO
(_unit VERILOG 6.743.6.418 (ComFIFO 0 39 (ComFIFO 0 39 ))
	(_version v38)
	(_time 1195186249203 2007.11.15 20:10:49)
	(_source (\./../../lib/comfifo.v\ VERILOG (\./../../lib/comfifo.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195186249203)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal clock ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 41 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal data ~[9:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal rdreq ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wrreq ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal empty ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal full ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~[9:0]wire~ 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal usedw ~[9:0]wire~ 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire2 ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 61 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#62_0 (_architecture 0 0 62 (_process (_alias ((usedw)(sub_wire0)))(_simple)
				(_target(7))
				(_sensitivity(8))
			)))
			(#ASSIGN#63_1 (_architecture 1 0 63 (_process (_alias ((empty)(sub_wire1)))(_simple)
				(_target(4))
				(_sensitivity(9))
			)))
			(#ASSIGN#64_2 (_architecture 2 0 64 (_process (_alias ((q)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(10))
			)))
			(#ASSIGN#65_3 (_architecture 3 0 65 (_process (_alias ((full)(sub_wire3)))(_simple)
				(_target(5))
				(_sensitivity(11))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 scfifo_component.add_ram_output_register (_string \V"ON"\))
		(_toward 0 scfifo_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 scfifo_component.lpm_numwords (_constant \1024\))
		(_toward 0 scfifo_component.lpm_showahead (_string \V"ON"\))
		(_toward 0 scfifo_component.lpm_type (_string \V"scfifo"\))
		(_toward 0 scfifo_component.lpm_width (_constant \10\))
		(_toward 0 scfifo_component.lpm_widthu (_constant \10\))
		(_toward 0 scfifo_component.overflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.underflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.use_eab (_string \V"ON"\))
	)
	(_scope
	)
	(_instantiation scfifo_component 0 67 (_entity ovi_lpm  scfifo)
		(_port
			((rdreq) (rdreq))
			((clock) (clock))
			((wrreq) (wrreq))
			((data) (data))
			((usedw) (sub_wire0))
			((empty) (sub_wire1))
			((q) (sub_wire2))
			((full) (sub_wire3))
			((aclr) (_open))
			((almost_empty) (_open))
			((almost_full) (_open))
			((sclr) (_open))
		)
	)
	(_model . ComFIFO 5 -1)

)
I 000051 55 11634         1195186249692 CmdDecoder
(_unit VERILOG 6.743.6.418 (CmdDecoder 0 39 (CmdDecoder 0 39 ))
	(_version v38)
	(_time 1195186249203 2007.11.15 20:10:49)
	(_source (\./../../lib/cmddecoder.v\ VERILOG (\./../../lib/cmddecoder.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 33))
	(_entity
		(_time 1195186249203)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 40 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal data ~[3:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal eq00 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq01 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq02 ~wire 0 43 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq03 ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq04 ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq05 ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq06 ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq07 ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq08 ~wire 0 49 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq09 ~wire 0 50 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0a ~wire 0 51 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0b ~wire 0 52 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0c ~wire 0 53 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0d ~wire 0 54 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0e ~wire 0 55 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0f ~wire 0 56 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 76 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal sub_wire0 ~[15:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[4:4]wire~ 0 77 (_array ~wire ((_to (i 4) (i 4))))))
		(_signal (_internal sub_wire16 ~[4:4]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[14:14]wire~ 0 78 (_array ~wire ((_to (i 14) (i 14))))))
		(_signal (_internal sub_wire15 ~[14:14]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:3]wire~ 0 79 (_array ~wire ((_to (i 3) (i 3))))))
		(_signal (_internal sub_wire14 ~[3:3]wire~ 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[13:13]wire~ 0 80 (_array ~wire ((_to (i 13) (i 13))))))
		(_signal (_internal sub_wire13 ~[13:13]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:2]wire~ 0 81 (_array ~wire ((_to (i 2) (i 2))))))
		(_signal (_internal sub_wire12 ~[2:2]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[12:12]wire~ 0 82 (_array ~wire ((_to (i 12) (i 12))))))
		(_signal (_internal sub_wire11 ~[12:12]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 83 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire10 ~[1:1]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:11]wire~ 0 84 (_array ~wire ((_to (i 11) (i 11))))))
		(_signal (_internal sub_wire9 ~[11:11]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 85 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire8 ~[0:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[10:10]wire~ 0 86 (_array ~wire ((_to (i 10) (i 10))))))
		(_signal (_internal sub_wire7 ~[10:10]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:9]wire~ 0 87 (_array ~wire ((_to (i 9) (i 9))))))
		(_signal (_internal sub_wire6 ~[9:9]wire~ 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:8]wire~ 0 88 (_array ~wire ((_to (i 8) (i 8))))))
		(_signal (_internal sub_wire5 ~[8:8]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:7]wire~ 0 89 (_array ~wire ((_to (i 7) (i 7))))))
		(_signal (_internal sub_wire4 ~[7:7]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:6]wire~ 0 90 (_array ~wire ((_to (i 6) (i 6))))))
		(_signal (_internal sub_wire3 ~[6:6]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:5]wire~ 0 91 (_array ~wire ((_to (i 5) (i 5))))))
		(_signal (_internal sub_wire2 ~[5:5]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[15:15]wire~ 0 92 (_array ~wire ((_to (i 15) (i 15))))))
		(_signal (_internal sub_wire1 ~[15:15]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#77_0 (_architecture 0 0 77 (_process (_alias ((sub_wire16)(sub_wire0(t_4_4))))(_simple)
				(_target(18))
				(_sensitivity(17(d_4_4)))
			)))
			(#ASSIGN#78_1 (_architecture 1 0 78 (_process (_alias ((sub_wire15)(sub_wire0(t_14_14))))(_simple)
				(_target(19))
				(_sensitivity(17(d_14_14)))
			)))
			(#ASSIGN#79_2 (_architecture 2 0 79 (_process (_alias ((sub_wire14)(sub_wire0(t_3_3))))(_simple)
				(_target(20))
				(_sensitivity(17(d_3_3)))
			)))
			(#ASSIGN#80_3 (_architecture 3 0 80 (_process (_alias ((sub_wire13)(sub_wire0(t_13_13))))(_simple)
				(_target(21))
				(_sensitivity(17(d_13_13)))
			)))
			(#ASSIGN#81_4 (_architecture 4 0 81 (_process (_alias ((sub_wire12)(sub_wire0(t_2_2))))(_simple)
				(_target(22))
				(_sensitivity(17(d_2_2)))
			)))
			(#ASSIGN#82_5 (_architecture 5 0 82 (_process (_alias ((sub_wire11)(sub_wire0(t_12_12))))(_simple)
				(_target(23))
				(_sensitivity(17(d_12_12)))
			)))
			(#ASSIGN#83_6 (_architecture 6 0 83 (_process (_alias ((sub_wire10)(sub_wire0(t_1_1))))(_simple)
				(_target(24))
				(_sensitivity(17(d_1_1)))
			)))
			(#ASSIGN#84_7 (_architecture 7 0 84 (_process (_alias ((sub_wire9)(sub_wire0(t_11_11))))(_simple)
				(_target(25))
				(_sensitivity(17(d_11_11)))
			)))
			(#ASSIGN#85_8 (_architecture 8 0 85 (_process (_alias ((sub_wire8)(sub_wire0(t_0_0))))(_simple)
				(_target(26))
				(_sensitivity(17(d_0_0)))
			)))
			(#ASSIGN#86_9 (_architecture 9 0 86 (_process (_alias ((sub_wire7)(sub_wire0(t_10_10))))(_simple)
				(_target(27))
				(_sensitivity(17(d_10_10)))
			)))
			(#ASSIGN#87_10 (_architecture 10 0 87 (_process (_alias ((sub_wire6)(sub_wire0(t_9_9))))(_simple)
				(_target(28))
				(_sensitivity(17(d_9_9)))
			)))
			(#ASSIGN#88_11 (_architecture 11 0 88 (_process (_alias ((sub_wire5)(sub_wire0(t_8_8))))(_simple)
				(_target(29))
				(_sensitivity(17(d_8_8)))
			)))
			(#ASSIGN#89_12 (_architecture 12 0 89 (_process (_alias ((sub_wire4)(sub_wire0(t_7_7))))(_simple)
				(_target(30))
				(_sensitivity(17(d_7_7)))
			)))
			(#ASSIGN#90_13 (_architecture 13 0 90 (_process (_alias ((sub_wire3)(sub_wire0(t_6_6))))(_simple)
				(_target(31))
				(_sensitivity(17(d_6_6)))
			)))
			(#ASSIGN#91_14 (_architecture 14 0 91 (_process (_alias ((sub_wire2)(sub_wire0(t_5_5))))(_simple)
				(_target(32))
				(_sensitivity(17(d_5_5)))
			)))
			(#ASSIGN#92_15 (_architecture 15 0 92 (_process (_alias ((sub_wire1)(sub_wire0(t_15_15))))(_simple)
				(_target(33))
				(_sensitivity(17(d_15_15)))
			)))
			(#ASSIGN#93_16 (_architecture 16 0 93 (_process (_alias ((eq0f)(sub_wire1)))(_simple)
				(_target(16))
				(_sensitivity(33))
			)))
			(#ASSIGN#94_17 (_architecture 17 0 94 (_process (_alias ((eq05)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(32))
			)))
			(#ASSIGN#95_18 (_architecture 18 0 95 (_process (_alias ((eq06)(sub_wire3)))(_simple)
				(_target(7))
				(_sensitivity(31))
			)))
			(#ASSIGN#96_19 (_architecture 19 0 96 (_process (_alias ((eq07)(sub_wire4)))(_simple)
				(_target(8))
				(_sensitivity(30))
			)))
			(#ASSIGN#97_20 (_architecture 20 0 97 (_process (_alias ((eq08)(sub_wire5)))(_simple)
				(_target(9))
				(_sensitivity(29))
			)))
			(#ASSIGN#98_21 (_architecture 21 0 98 (_process (_alias ((eq09)(sub_wire6)))(_simple)
				(_target(10))
				(_sensitivity(28))
			)))
			(#ASSIGN#99_22 (_architecture 22 0 99 (_process (_alias ((eq0a)(sub_wire7)))(_simple)
				(_target(11))
				(_sensitivity(27))
			)))
			(#ASSIGN#100_23 (_architecture 23 0 100 (_process (_alias ((eq00)(sub_wire8)))(_simple)
				(_target(1))
				(_sensitivity(26))
			)))
			(#ASSIGN#101_24 (_architecture 24 0 101 (_process (_alias ((eq0b)(sub_wire9)))(_simple)
				(_target(12))
				(_sensitivity(25))
			)))
			(#ASSIGN#102_25 (_architecture 25 0 102 (_process (_alias ((eq01)(sub_wire10)))(_simple)
				(_target(2))
				(_sensitivity(24))
			)))
			(#ASSIGN#103_26 (_architecture 26 0 103 (_process (_alias ((eq0c)(sub_wire11)))(_simple)
				(_target(13))
				(_sensitivity(23))
			)))
			(#ASSIGN#104_27 (_architecture 27 0 104 (_process (_alias ((eq02)(sub_wire12)))(_simple)
				(_target(3))
				(_sensitivity(22))
			)))
			(#ASSIGN#105_28 (_architecture 28 0 105 (_process (_alias ((eq0d)(sub_wire13)))(_simple)
				(_target(14))
				(_sensitivity(21))
			)))
			(#ASSIGN#106_29 (_architecture 29 0 106 (_process (_alias ((eq03)(sub_wire14)))(_simple)
				(_target(4))
				(_sensitivity(20))
			)))
			(#ASSIGN#107_30 (_architecture 30 0 107 (_process (_alias ((eq0e)(sub_wire15)))(_simple)
				(_target(15))
				(_sensitivity(19))
			)))
			(#ASSIGN#108_31 (_architecture 31 0 108 (_process (_alias ((eq04)(sub_wire16)))(_simple)
				(_target(5))
				(_sensitivity(18))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 lpm_decode_component.lpm_decodes (_constant \16\))
		(_toward 0 lpm_decode_component.lpm_type (_string \V"LPM_DECODE"\))
		(_toward 0 lpm_decode_component.lpm_width (_constant \4\))
	)
	(_scope
	)
	(_instantiation lpm_decode_component 0 110 (_entity ovi_lpm  lpm_decode)
		(_port
			((data) (data))
			((eq) (sub_wire0))
			((aclr) (_open))
			((clken) (_open))
			((clock) (_open))
			((enable) (_open))
		)
	)
	(_model . CmdDecoder 33 -1)

)
I 000050 55 6585          1195186249696 FrameCtrl
(_unit VERILOG 6.743.6.418 (FrameCtrl 0 12 (FrameCtrl 0 12 ))
	(_version v38)
	(_time 1195186249203 2007.11.15 20:10:49)
	(_source (\./../../source/framectrl.v\ VERILOG (\./../../source/framectrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 15))
	(_entity
		(_time 1195186249203)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iFlip ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iClk0 ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal iAdr0 ~[15:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 19 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD0 ~[8:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ0 ~[8:0]wire~ 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn0 ~wire 0 21 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iClk1 ~wire 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iAdr1 ~[15:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iD1 ~[8:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ1 ~[8:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn1 ~wire 0 28 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 31 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 32 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 34 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Face0 ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FrameA_Adr ~[15:0]wire~ 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Clk ~wire 0 47 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FrameA_WrEn ~wire 0 47 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_D ~[8:0]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Q ~[8:0]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DebounceFlip ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#ALWAYS#63_1 (_architecture 1 0 63 (_process 
				(_target(19))
				(_read(0)(25)(19))
				(_need_init)
			)))
			(#ASSIGN#84_2 (_architecture 2 0 84 (_process (_simple)
				(_target(14))
			)))
			(#ASSIGN#84_3 (_architecture 3 0 84 (_process (_simple)
				(_target(18))
			)))
			(#ASSIGN#84_4 (_architecture 4 0 84 (_process (_simple)
				(_target(16))
			)))
			(#ASSIGN#84_5 (_architecture 5 0 84 (_process (_simple)
				(_target(17))
			)))
			(#ASSIGN#87_6 (_architecture 6 0 87 (_process (_simple)
				(_target(5))
				(_sensitivity(19)(24)(13))
			)))
			(#ASSIGN#88_7 (_architecture 7 0 88 (_process (_simple)
				(_target(10))
				(_sensitivity(19)(13)(24))
			)))
			(#ASSIGN#92_8 (_architecture 8 0 92 (_process (_alias ((FrameA_Adr)(_Face0)(iAdr0)(iAdr1)))(_simple)
				(_target(20))
				(_sensitivity(19)(3)(8))
			)))
			(#ASSIGN#93_9 (_architecture 9 0 93 (_process (_alias ((FrameA_D)(_Face0)(iD0)(iD1)))(_simple)
				(_target(23))
				(_sensitivity(19)(4)(9))
			)))
			(#ASSIGN#94_10 (_architecture 10 0 94 (_process (_alias ((FrameA_WrEn)(_Face0)(iWrEn0)(iWrEn1)))(_simple)
				(_target(22))
				(_sensitivity(19)(6)(11))
			)))
			(#ASSIGN#97_11 (_architecture 11 0 97 (_process (_simple)
				(_target(12))
				(_sensitivity(19)(8)(3))
			)))
			(#ASSIGN#100_12 (_architecture 12 0 100 (_process (_simple)
				(_target(13))
				(_sensitivity(15)(19)(9)(4))
			)))
			(#ASSIGN#101_13 (_architecture 13 0 101 (_process (_alias ((oSRAM_WE_)(_Face0)(iWrEn1)(iWrEn0)))(_simple)
				(_target(15))
				(_sensitivity(19)(11)(6))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 54 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (iFlip))
			((oQ) (DebounceFlip))
		)
	)
	(_instantiation FrameA0 0 68 (_entity .  FrameA)
		(_port
			((inclock) (iClk1))
			((outclock) (iClk0))
			((address) (FrameA_Adr))
			((data) (FrameA_D))
			((q) (FrameA_Q))
			((wren) (FrameA_WrEn))
		)
	)
	(_model . FrameCtrl 15 -1)

)
I 000047 55 5722          1195186249700 FrameA
(_unit VERILOG 6.743.6.418 (FrameA 0 39 (FrameA 0 39 ))
	(_version v38)
	(_time 1195186249203 2007.11.15 20:10:49)
	(_source (\./../../lib/framea.v\ VERILOG (\./../../lib/framea.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195186249203)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[15:0]wire~ 0 40 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal address ~[15:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 41 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal data ~[8:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal inclock ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wren ~wire 0 44 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal q ~[8:0]wire~ 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[8:0]wire~ 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#55_0 (_architecture 0 0 55 (_process (_alias ((q)(sub_wire0)))(_simple)
				(_target(5))
				(_sensitivity(6))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altsyncram_component.clock_enable_input_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.clock_enable_output_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.init_file (_string \V"../startup.hex"\))
		(_toward 0 altsyncram_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altsyncram_component.lpm_type (_string \V"altsyncram"\))
		(_toward 0 altsyncram_component.numwords_a (_constant \38400\))
		(_toward 0 altsyncram_component.operation_mode (_string \V"SINGLE_PORT"\))
		(_toward 0 altsyncram_component.outdata_aclr_a (_string \V"NONE"\))
		(_toward 0 altsyncram_component.outdata_reg_a (_string \V"CLOCK1"\))
		(_toward 0 altsyncram_component.power_up_uninitialized (_string \V"FALSE"\))
		(_toward 0 altsyncram_component.widthad_a (_constant \16\))
		(_toward 0 altsyncram_component.width_a (_constant \9\))
		(_toward 0 altsyncram_component.width_byteena_a (_constant \1\))
	)
	(_scope
	)
	(_instantiation altsyncram_component 0 57 (_entity ovi_lpm  altsyncram)
		(_port
			((wren_a) (wren))
			((clock0) (inclock))
			((clock1) (outclock))
			((address_a) (address))
			((data_a) (data))
			((q_a) (sub_wire0))
			((aclr0) (\1 \))
			((aclr1) (\2 \))
			((address_b) (\3 \))
			((addressstall_a) (\4 \))
			((addressstall_b) (\5 \))
			((byteena_a) (\6 \))
			((byteena_b) (\7 \))
			((clocken0) (\8 \))
			((clocken1) (\9 \))
			((clocken2) (\10 \))
			((clocken3) (\11 \))
			((data_b) (\12 \))
			((eccstatus) (_open))
			((q_b) (_open))
			((rden_a) (\13 \))
			((rden_b) (\14 \))
			((wren_b) (\15 \))
		)
	)
	(_model . FrameA 2 -1)

)
I 000045 55 6740          1195186249704 Line
(_unit VERILOG 6.743.6.418 (Line 0 14 (Line 0 14 ))
	(_version v38)
	(_time 1195186249203 2007.11.15 20:10:49)
	(_source (\./../../source/line.v\ VERILOG (\./../../source/line.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1195186249203)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~0 0 16 \240\ (_entity -1 (_code  16))))
		(_port (_internal iClk ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 23 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal iX0 ~[7:0]wire~ 0 23 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iY0 ~[7:0]wire~ 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iX1 ~[7:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iY1 ~[7:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 29 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Done ~reg 0 34 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]wire~S 0 44 (_array ~wire ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal X0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 51 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal dxAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dyAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Steep ~wire 0 60 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 64 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _AddrX ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _AddrY ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~S 0 78 (_array ~reg ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal _X ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Y ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dx ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dy ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Err ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _LastStep ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _NegativeYStep ~reg 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#35_0 (_architecture 0 0 35 (_process 
				(_target(9))
			)))
			(#ASSIGN#37_1 (_architecture 1 0 37 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(9))
			)))
			(#ASSIGN#44_2 (_architecture 2 0 44 (_process (_simple)
				(_target(10))
				(_sensitivity(3))
			)))
			(#ASSIGN#44_3 (_architecture 3 0 44 (_process (_simple)
				(_target(11))
				(_sensitivity(4))
			)))
			(#ASSIGN#44_4 (_architecture 4 0 44 (_process (_simple)
				(_target(12))
			)))
			(#ASSIGN#44_5 (_architecture 5 0 44 (_process (_simple)
				(_target(13))
			)))
			(#INITIAL#52_6 (_architecture 6 0 52 (_process 
				(_target(14))
			)))
			(#ASSIGN#54_7 (_architecture 7 0 54 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(8))
				(_sensitivity(14))
			)))
			(#ASSIGN#58_8 (_architecture 8 0 58 (_process (_alias ((dxAbs)(X1)(X0)(X1)(X0)(X0)(X1)))(_simple)
				(_target(15))
				(_sensitivity(12)(10))
			)))
			(#ASSIGN#58_9 (_architecture 9 0 58 (_process (_alias ((dyAbs)(Y1)(Y0)(Y1)(Y0)(Y0)(Y1)))(_simple)
				(_target(16))
				(_sensitivity(13)(11))
			)))
			(#ASSIGN#60_10 (_architecture 10 0 60 (_process (_alias ((Steep)(dyAbs)(dxAbs)))(_simple)
				(_target(17))
				(_sensitivity(16)(15))
			)))
			(#INITIAL#65_11 (_architecture 11 0 65 (_process 
				(_target(18)(19))
			)))
			(#ASSIGN#70_12 (_architecture 12 0 70 (_process (_simple)
				(_target(7))
				(_sensitivity(18)(19))
			)))
			(#INITIAL#80_13 (_architecture 13 0 80 (_process 
				(_target(20)(21)(22)(23)(25)(26))
			)))
			(#ALWAYS#90_14 (_architecture 14 0 90 (_process 
				(_target(14)(9)(22)(23)(24)(21)(20)(25)(18)(19)(26))
				(_read(0)(1)(12)(10)(16)(11)(13)(17)(15)(2)(20)(25)(21)(24)(23)(22)(26))
				(_need_init)
			)))
			(#INTERNAL#0_15 (_internal 15 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Line 17 -1)

)
I 000053 55 2649          1195186249708 SSHLEDMDCtrl
(_unit VERILOG 6.743.6.418 (SSHLEDMDCtrl 0 14 (SSHLEDMDCtrl 0 14 ))
	(_version v38)
	(_time 1195186249203 2007.11.15 20:10:49)
	(_source (\./../../source/sshledmdctrl.v\ VERILOG (\./../../source/sshledmdctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1195186249203)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 15 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iBCD ~[3:0]wire~ 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 16 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oMatrix ~[6:0]wire~ 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]reg~ 0 19 (_array ~reg ((_downto (i 6) (i 0))))))
		(_signal (_internal _oMatrix ~[6:0]reg~ 0 19 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#20_0 (_architecture 0 0 20 (_process 
				(_target(2))
			)))
			(#ASSIGN#22_1 (_architecture 1 0 22 (_process (_alias ((oMatrix)(_oMatrix)))(_simple)
				(_target(1))
				(_sensitivity(2))
			)))
			(#ALWAYS#26_2 (_architecture 2 0 26 (_process 
				(_target(2))
				(_read)
				(_sensitivity(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . SSHLEDMDCtrl 4 -1)

)
I 000055 55 18293         1195186249712 swankmania_HDL
(_unit VERILOG 6.743.6.418 (swankmania_HDL 0 12 (swankmania_HDL 0 12 ))
	(_version v38)
	(_time 1195186249203 2007.11.15 20:10:49)
	(_source (\./../../source/swankmania_hdl.v\ VERILOG (\./../../source/swankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 60))
	(_entity
		(_time 1195186249203)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate gSSHLEDMDCtrl 0 275 (_verilogfor  (_code  60) (_code  61) (_code  62))
	  (_object
	  	(_type (_internal ~vector~0 0 274 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal gCnt ~vector~0 0 274  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_59 (_internal 59 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation Digit 0 277 (_entity .  SSHLEDMDCtrl)
	  	(_port
	  		((iBCD) (SSHLEDMDCtrlD(_range  63)))
	  		((oMatrix) (SSHLEDMDCtrlQ(_range  64)))
	  	)
	  )
	)
	(_object
		(_port (_internal iClk27 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk50 ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 18 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal iSwitch ~[17:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 19 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iButton_ ~[3:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oLEDR ~[17:0]wire~ 0 22 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 23 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal oLEDG ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 26 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oHex7 ~[6:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex6 ~[6:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex5 ~[6:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex4 ~[6:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex3 ~[6:0]wire~ 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex2 ~[6:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex1 ~[6:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex0 ~[6:0]wire~ 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[23:0]wire~ 0 36 (_array ~wire ((_downto (i 23) (i 0))))))
		(_port (_internal ioGPIO0 ~[23:0]wire~ 0 36 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[25:0]wire~ 0 39 (_array ~wire ((_downto (i 25) (i 0))))))
		(_port (_internal ioGPIO1 ~[25:0]wire~ 0 39 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 43 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 43 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Clk16 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Clk100 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineWrEn ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineDone ~wire 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineAdr ~[15:0]wire~ 0 56 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipWrEn ~wire 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipDone ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipAdr ~[15:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_RGB ~[8:0]wire~ 0 62 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Vsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Hsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_SD ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_MCK ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Adr ~[15:0]wire~ 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComD ~[8:0]wire~ 0 70 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComColor ~[8:0]wire~ 0 71 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComCmd ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFrame ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFlip ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComDrawGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComPolyline ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComTriangle ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 86 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal ComX0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[31:0]wire~ 0 88 (_array ~wire ((_range  65)))))
		(_signal (_internal SSHLEDMDCtrlD ~[31:0]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[55:0]wire~ 0 89 (_array ~wire ((_range  66)))))
		(_signal (_internal SSHLEDMDCtrlQ ~[55:0]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~wire -1 141 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 0 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal \2 \ ~[8:0]reg~ -1 0 (_internal (_uni (_constant \9'h0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~[15:0]wire~ -1 215 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~wire -1 218 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~wire -1 237 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~wire -1 256 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#141_0 (_internal 0 0 141 (_process (_alias ((\1 \)(ComPolyline)(LineDone)(ComFlip)(FlipDone)(ComPolyline)(ComFlip)))(_simple)
				(_target(54))
				(_sensitivity(44)(26)(42)(29))
			)))
			(#INTERNAL#215_1 (_internal 1 0 215 (_process (_alias ((\4 \)(ComPolyline)(LineAdr)(FlipAdr)))(_simple)
				(_target(57))
				(_sensitivity(44)(27)(30))
			)))
			(#INTERNAL#218_2 (_internal 2 0 218 (_process (_alias ((\5 \)(ComPolyline)(LineWrEn)(ComFlip)(FlipWrEn)))(_simple)
				(_target(58))
				(_sensitivity(44)(25)(42)(28))
			)))
			(#INTERNAL#237_3 (_internal 3 0 237 (_process (_alias ((\6 \)(ComDrawGo)(ComPolyline)))(_simple)
				(_target(59))
				(_sensitivity(43)(44))
			)))
			(#INTERNAL#256_4 (_internal 4 0 256 (_process (_alias ((\7 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(60))
				(_sensitivity(43)(42))
			)))
			(#ASSIGN#102_5 (_architecture 5 0 102 (_process (_alias ((ComFrame)(ACX_Vsync)))(_simple)
				(_target(41))
				(_sensitivity(32))
			)))
			(#ASSIGN#127_6 (_architecture 6 0 127 (_process (_simple)
				(_target(14(0)))
			)))
			(#ASSIGN#127_7 (_architecture 7 0 127 (_process (_alias ((ComD(0))(ioGPIO0(1))))(_simple)
				(_target(37(0)))
				(_sensitivity(14(1)))
			)))
			(#ASSIGN#127_8 (_architecture 8 0 127 (_process (_simple)
				(_target(14(2)))
			)))
			(#ASSIGN#127_9 (_architecture 9 0 127 (_process (_alias ((ComD(1))(ioGPIO0(3))))(_simple)
				(_target(37(1)))
				(_sensitivity(14(3)))
			)))
			(#ASSIGN#127_10 (_architecture 10 0 127 (_process (_simple)
				(_target(14(4)))
			)))
			(#ASSIGN#127_11 (_architecture 11 0 127 (_process (_alias ((ComD(2))(ioGPIO0(5))))(_simple)
				(_target(37(2)))
				(_sensitivity(14(5)))
			)))
			(#ASSIGN#127_12 (_architecture 12 0 127 (_process (_simple)
				(_target(14(6)))
			)))
			(#ASSIGN#127_13 (_architecture 13 0 127 (_process (_alias ((ComD(3))(ioGPIO0(7))))(_simple)
				(_target(37(3)))
				(_sensitivity(14(7)))
			)))
			(#ASSIGN#127_14 (_architecture 14 0 127 (_process (_simple)
				(_target(14(8)))
			)))
			(#ASSIGN#127_15 (_architecture 15 0 127 (_process (_alias ((ComD(4))(ioGPIO0(9))))(_simple)
				(_target(37(4)))
				(_sensitivity(14(9)))
			)))
			(#ASSIGN#127_16 (_architecture 16 0 127 (_process (_simple)
				(_target(14(10)))
			)))
			(#ASSIGN#127_17 (_architecture 17 0 127 (_process (_alias ((ComD(5))(ioGPIO0(11))))(_simple)
				(_target(37(5)))
				(_sensitivity(14(11)))
			)))
			(#ASSIGN#127_18 (_architecture 18 0 127 (_process (_simple)
				(_target(14(12)))
			)))
			(#ASSIGN#127_19 (_architecture 19 0 127 (_process (_alias ((ComD(6))(ioGPIO0(13))))(_simple)
				(_target(37(6)))
				(_sensitivity(14(13)))
			)))
			(#ASSIGN#127_20 (_architecture 20 0 127 (_process (_simple)
				(_target(14(14)))
			)))
			(#ASSIGN#127_21 (_architecture 21 0 127 (_process (_alias ((ComD(7))(ioGPIO0(15))))(_simple)
				(_target(37(7)))
				(_sensitivity(14(15)))
			)))
			(#ASSIGN#127_22 (_architecture 22 0 127 (_process (_simple)
				(_target(14(16)))
			)))
			(#ASSIGN#127_23 (_architecture 23 0 127 (_process (_alias ((ComD(8))(ioGPIO0(17))))(_simple)
				(_target(37(8)))
				(_sensitivity(14(17)))
			)))
			(#ASSIGN#127_24 (_architecture 24 0 127 (_process (_simple)
				(_target(14(18)))
			)))
			(#ASSIGN#127_25 (_architecture 25 0 127 (_process (_alias ((ComGo)(ioGPIO0(19))))(_simple)
				(_target(39))
				(_sensitivity(14(19)))
			)))
			(#ASSIGN#127_26 (_architecture 26 0 127 (_process (_simple)
				(_target(14(20)))
			)))
			(#ASSIGN#127_27 (_architecture 27 0 127 (_process (_alias ((ComCmd)(ioGPIO0(21))))(_simple)
				(_target(40))
				(_sensitivity(14(21)))
			)))
			(#ASSIGN#127_28 (_architecture 28 0 127 (_process (_simple)
				(_target(14(22)))
			)))
			(#ASSIGN#127_29 (_architecture 29 0 127 (_process (_alias ((ioGPIO0(23))(ComFrame)))(_simple)
				(_target(14(23)))
				(_sensitivity(41))
			)))
			(#ASSIGN#186_30 (_architecture 30 0 186 (_process (_simple)
				(_target(15(0)))
			)))
			(#ASSIGN#186_31 (_architecture 31 0 186 (_process (_alias ((ioGPIO1(1))(ACX_RGB(8))))(_simple)
				(_target(15(1)))
				(_sensitivity(31(8)))
			)))
			(#ASSIGN#186_32 (_architecture 32 0 186 (_process (_simple)
				(_target(15(2)))
			)))
			(#ASSIGN#186_33 (_architecture 33 0 186 (_process (_alias ((ioGPIO1(3))(ACX_RGB(7))))(_simple)
				(_target(15(3)))
				(_sensitivity(31(7)))
			)))
			(#ASSIGN#186_34 (_architecture 34 0 186 (_process (_simple)
				(_target(15(4)))
			)))
			(#ASSIGN#186_35 (_architecture 35 0 186 (_process (_alias ((ioGPIO1(5))(ACX_RGB(6))))(_simple)
				(_target(15(5)))
				(_sensitivity(31(6)))
			)))
			(#ASSIGN#186_36 (_architecture 36 0 186 (_process (_simple)
				(_target(15(6)))
			)))
			(#ASSIGN#186_37 (_architecture 37 0 186 (_process (_alias ((ioGPIO1(7))(ACX_RGB(5))))(_simple)
				(_target(15(7)))
				(_sensitivity(31(5)))
			)))
			(#ASSIGN#186_38 (_architecture 38 0 186 (_process (_simple)
				(_target(15(8)))
			)))
			(#ASSIGN#186_39 (_architecture 39 0 186 (_process (_alias ((ioGPIO1(9))(ACX_RGB(4))))(_simple)
				(_target(15(9)))
				(_sensitivity(31(4)))
			)))
			(#ASSIGN#186_40 (_architecture 40 0 186 (_process (_simple)
				(_target(15(10)))
			)))
			(#ASSIGN#186_41 (_architecture 41 0 186 (_process (_alias ((ioGPIO1(11))(ACX_RGB(3))))(_simple)
				(_target(15(11)))
				(_sensitivity(31(3)))
			)))
			(#ASSIGN#186_42 (_architecture 42 0 186 (_process (_simple)
				(_target(15(12)))
			)))
			(#ASSIGN#186_43 (_architecture 43 0 186 (_process (_alias ((ioGPIO1(13))(ACX_RGB(2))))(_simple)
				(_target(15(13)))
				(_sensitivity(31(2)))
			)))
			(#ASSIGN#186_44 (_architecture 44 0 186 (_process (_simple)
				(_target(15(14)))
			)))
			(#ASSIGN#186_45 (_architecture 45 0 186 (_process (_alias ((ioGPIO1(15))(ACX_RGB(1))))(_simple)
				(_target(15(15)))
				(_sensitivity(31(1)))
			)))
			(#ASSIGN#186_46 (_architecture 46 0 186 (_process (_simple)
				(_target(15(16)))
			)))
			(#ASSIGN#186_47 (_architecture 47 0 186 (_process (_alias ((ioGPIO1(17))(ACX_RGB(0))))(_simple)
				(_target(15(17)))
				(_sensitivity(31(0)))
			)))
			(#ASSIGN#186_48 (_architecture 48 0 186 (_process (_simple)
				(_target(15(18)))
			)))
			(#ASSIGN#186_49 (_architecture 49 0 186 (_process (_alias ((ioGPIO1(19))(ACX_Hsync)))(_simple)
				(_target(15(19)))
				(_sensitivity(33))
			)))
			(#ASSIGN#186_50 (_architecture 50 0 186 (_process (_simple)
				(_target(15(20)))
			)))
			(#ASSIGN#186_51 (_architecture 51 0 186 (_process (_alias ((ioGPIO1(21))(ACX_Vsync)))(_simple)
				(_target(15(21)))
				(_sensitivity(32))
			)))
			(#ASSIGN#186_52 (_architecture 52 0 186 (_process (_simple)
				(_target(15(22)))
			)))
			(#ASSIGN#186_53 (_architecture 53 0 186 (_process (_alias ((ioGPIO1(23))(ACX_SD)))(_simple)
				(_target(15(23)))
				(_sensitivity(34))
			)))
			(#ASSIGN#186_54 (_architecture 54 0 186 (_process (_simple)
				(_target(15(24)))
			)))
			(#ASSIGN#186_55 (_architecture 55 0 186 (_process (_alias ((ioGPIO1(25))(ACX_MCK)))(_simple)
				(_target(15(25)))
				(_sensitivity(35))
			)))
			(#ASSIGN#230_56 (_architecture 56 0 230 (_process (_alias ((oLEDR(2))(ComFlip)))(_simple)
				(_target(4(2)))
				(_sensitivity(42))
			)))
			(#ASSIGN#272_57 (_architecture 57 0 272 (_process (_simple)
				(_target(6)(7)(8)(9)(10)(11)(12)(13))
				(_sensitivity(53))
			)))
			(#INTERNAL#0_58 (_internal 58 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation PLL_Sys0 0 93 (_entity .  PLL_Sys)
		(_port
			((inclk0) (iClk50))
			((c0) (Clk16))
			((c1) (Clk100))
		)
	)
	(_instantiation ComCtrl0 0 129 (_entity .  ComCtrl)
		(_port
			((iClk) (Clk100))
			((iD) (ComD))
			((iGo) (ComGo))
			((iCmd) (ComCmd))
			((oGo) (ComDrawGo))
			((iDone) (\1 \))
			((oColor) (ComColor))
			((oX0) (ComX0))
			((oY0) (ComY0))
			((oX1) (ComX1))
			((oY1) (ComY1))
			((oX2) (ComX2))
			((oY2) (ComY2))
			((oFlip) (ComFlip))
			((oPolyline) (ComPolyline))
			((oTriangle) (ComTriangle))
			((oDbgFull) (oLEDR(0)))
			((oDbgFullPersistent) (oLEDR(1)))
			((oDbgUsed) (SSHLEDMDCtrlD))
		)
	)
	(_instantiation ACX705AKM_Ctrl0 0 188 (_entity .  ACX705AKM_Ctrl)
		(_port
			((iClk16) (Clk16))
			((oVsync) (ACX_Vsync))
			((oHsync) (ACX_Hsync))
			((oSD) (ACX_SD))
			((oMCK) (ACX_MCK))
			((oAdr) (ACX_Adr))
		)
	)
	(_instantiation FrameCtrl0 0 200 (_entity .  FrameCtrl)
		(_port
			((iClk) (Clk100))
			((iFlip) (ComFlip))
			((iClk0) (ACX_MCK))
			((iAdr0) (ACX_Adr))
			((iD0) (\2 \))
			((oQ0) (ACX_RGB))
			((iWrEn0) (\3 \))
			((iClk1) (Clk100))
			((iAdr1) (\4 \))
			((iD1) (ComColor))
			((oQ1) (_open))
			((iWrEn1) (\5 \))
			((oSRAM_A) (oSRAM_A))
			((ioSRAM_IO) (ioSRAM_IO))
			((oSRAM_CE_) (oSRAM_CE_))
			((oSRAM_WE_) (oSRAM_WE_))
			((oSRAM_LB_) (oSRAM_LB_))
			((oSRAM_UB_) (oSRAM_UB_))
			((oSRAM_OE_) (oSRAM_OE_))
		)
	)
	(_instantiation Line0 0 233 (_entity .  Line)
		(_port
			((iClk) (Clk100))
			((iGo) (\6 \))
			((oDone) (LineDone))
			((iX0) (ComX0))
			((iY0) (ComY0))
			((iX1) (ComX1))
			((iY1) (ComY1))
			((oAdr) (LineAdr))
			((oWrEn) (LineWrEn))
		)
	)
	(_instantiation Flip0 0 252 (_entity .  Flip)
		(_port
			((iClk) (Clk100))
			((iGo) (\7 \))
			((oDone) (FlipDone))
			((oAdr) (FlipAdr))
			((oWrEn) (FlipWrEn))
		)
	)
	(_model . swankmania_HDL 67 -1)

)
I 000048 55 10448         1195186249716 PLL_Sys
(_unit VERILOG 6.743.6.418 (PLL_Sys 0 39 (PLL_Sys 0 39 ))
	(_version v38)
	(_time 1195186249203 2007.11.15 20:10:49)
	(_source (\./../../lib/pll_sys.v\ VERILOG (\./../../lib/pll_sys.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195186249203)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal inclk0 ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c0 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal c1 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 48 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal sub_wire0 ~[5:0]wire~ 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 49 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire5 ~[0:0]wire~ 0 49 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 50 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire2 ~[1:1]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~[0:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 55 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal sub_wire4 ~[1:0]wire~ 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 0 (_array ~reg ((_downto (i 5) (i 0))))))
		(_signal (_internal \2 \ ~[5:0]reg~ -1 0 (_internal (_uni (_constant \6'h3f\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 0 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal \5 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \17 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#49_0 (_architecture 0 0 49 (_process (_simple)
				(_target(4))
			)))
			(#ASSIGN#50_1 (_architecture 1 0 50 (_process (_alias ((sub_wire2)(sub_wire0(t_1_1))))(_simple)
				(_target(5))
				(_sensitivity(3(d_1_1)))
			)))
			(#ASSIGN#51_2 (_architecture 2 0 51 (_process (_alias ((sub_wire1)(sub_wire0(t_0_0))))(_simple)
				(_target(6))
				(_sensitivity(3(d_0_0)))
			)))
			(#ASSIGN#52_3 (_architecture 3 0 52 (_process (_alias ((c0)(sub_wire1)))(_simple)
				(_target(1))
				(_sensitivity(6))
			)))
			(#ASSIGN#53_4 (_architecture 4 0 53 (_process (_alias ((c1)(sub_wire2)))(_simple)
				(_target(2))
				(_sensitivity(5))
			)))
			(#ASSIGN#54_5 (_architecture 5 0 54 (_process (_alias ((sub_wire3)(inclk0)))(_simple)
				(_target(7))
				(_sensitivity(0))
			)))
			(#ASSIGN#55_6 (_architecture 6 0 55 (_process (_alias ((sub_wire4)(sub_wire5)(sub_wire3)))(_simple)
				(_target(8))
				(_sensitivity(4)(7))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altpll_component.clk0_divide_by (_constant \25\))
		(_toward 0 altpll_component.clk0_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk0_multiply_by (_constant \8\))
		(_toward 0 altpll_component.clk0_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.clk1_divide_by (_constant \1\))
		(_toward 0 altpll_component.clk1_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk1_multiply_by (_constant \2\))
		(_toward 0 altpll_component.clk1_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.compensate_clock (_string \V"CLK0"\))
		(_toward 0 altpll_component.inclk0_input_frequency (_constant \20000\))
		(_toward 0 altpll_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altpll_component.lpm_hint (_string \V"CBX_MODULE_PREFIX=PLL_Sys"\))
		(_toward 0 altpll_component.lpm_type (_string \V"altpll"\))
		(_toward 0 altpll_component.operation_mode (_string \V"NORMAL"\))
		(_toward 0 altpll_component.port_activeclock (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_areset (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkloss (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkswitch (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_configupdate (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_fbin (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_inclk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_inclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_locked (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pfdena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasecounterselect (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasedone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasestep (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phaseupdown (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pllena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanaclr (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclk (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclkena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandata (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandataout (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanread (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanwrite (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk1 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk3 (_string \V"PORT_UNUSED"\))
	)
	(_scope
	)
	(_instantiation altpll_component 0 57 (_entity ovi_lpm  altpll)
		(_port
			((inclk) (sub_wire4))
			((clk) (sub_wire0))
			((activeclock) (_open))
			((areset) (\1 \))
			((clkbad) (_open))
			((clkena) (\2 \))
			((clkloss) (_open))
			((clkswitch) (\3 \))
			((configupdate) (\4 \))
			((enable0) (_open))
			((enable1) (_open))
			((extclk) (_open))
			((extclkena) (\5 \))
			((fbin) (\6 \))
			((fbout) (_open))
			((locked) (_open))
			((pfdena) (\7 \))
			((phasecounterselect) (\8 \))
			((phasedone) (_open))
			((phasestep) (\9 \))
			((phaseupdown) (\10 \))
			((pllena) (\11 \))
			((scanaclr) (\12 \))
			((scanclk) (\13 \))
			((scanclkena) (\14 \))
			((scandata) (\15 \))
			((scandataout) (_open))
			((scandone) (_open))
			((scanread) (\16 \))
			((scanwrite) (\17 \))
			((sclkout0) (_open))
			((sclkout1) (_open))
			((vcooverrange) (_open))
			((vcounderrange) (_open))
		)
	)
	(_model . PLL_Sys 8 -1)

)
I 000045 55 3483          1195186249720 Flip
(_unit VERILOG 6.743.6.418 (Flip 0 12 (Flip 0 12 ))
	(_version v38)
	(_time 1195186249203 2007.11.15 20:10:49)
	(_source (\./../../source/flip.v\ VERILOG (\./../../source/flip.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195186249203)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]reg~ 0 22 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal _Adr ~[15:0]reg~ 0 22 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Done ~reg 0 24 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 26 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#23_0 (_architecture 0 0 23 (_process 
				(_target(5))
			)))
			(#INITIAL#25_1 (_architecture 1 0 25 (_process 
				(_target(6))
			)))
			(#INITIAL#27_2 (_architecture 2 0 27 (_process 
				(_target(7))
			)))
			(#ASSIGN#29_3 (_architecture 3 0 29 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(6))
			)))
			(#ASSIGN#30_4 (_architecture 4 0 30 (_process (_alias ((oAdr)(_Adr)))(_simple)
				(_target(3))
				(_sensitivity(5))
			)))
			(#ASSIGN#31_5 (_architecture 5 0 31 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#33_6 (_architecture 6 0 33 (_process 
				(_target(6)(7)(5))
				(_read(0)(1)(5))
				(_need_init)
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Flip 9 -1)

)
I 000046 55 2572          1195186249724 tbClk
(_unit VERILOG 6.743.6.418 (tbClk 0 13 (tbClk 0 13 ))
	(_version v38)
	(_time 1195186249203 2007.11.15 20:10:49)
	(_source (\./../../source/tbclk.v\ VERILOG (\./../../source/tbclk.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1195186249203)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Timescale_kHz ~vector~0 0 15 \1000000000\ (_entity -1 (_code  3))))
		(_type (_internal ~vector~1 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Frequency_kHz ~vector~1 0 17 \0\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Ticks ~vector~2 0 27 \$unsigned(Timescale_kHz/2*Frequency_kHz)\ (_entity -1 (_code  5)))(_constant))
		(_port (_internal _oClk ~reg 0 19 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#22_0 (_architecture 0 0 22 (_process 
				(_target(0))
			)))
			(#ALWAYS#29_1 (_architecture 1 0 29 (_process 
				(_target(0))
				(_read(0))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . tbClk 6 -1)

)
I 000057 55 2946          1195186249728 tbswankmania_HDL
(_unit VERILOG 6.743.6.418 (tbswankmania_HDL 0 11 (tbswankmania_HDL 0 11 ))
	(_version v38)
	(_time 1195186249203 2007.11.15 20:10:49)
	(_source (\./../../source/tbswankmania_hdl.v\ VERILOG (\./../../source/tbswankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195186249203)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_signal (_internal iClk27 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal iClk50 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#75_0 (_architecture 0 0 75 (_process 
				(_monitor)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbClk0 0 17 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \50000\))
		)
		(_port
			((_oClk) (iClk50))
		)
	)
	(_instantiation tbClk1 0 26 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \27000\))
		)
		(_port
			((_oClk) (iClk27))
		)
	)
	(_instantiation swankmania_HDL0 0 35 (_entity .  swankmania_HDL)
		(_port
			((iClk27) (iClk27))
			((iClk50) (iClk50))
			((iSwitch) (_open))
			((iButton_) (_open))
			((oLEDR) (_open))
			((oLEDG) (_open))
			((oHex7) (_open))
			((oHex6) (_open))
			((oHex5) (_open))
			((oHex4) (_open))
			((oHex3) (_open))
			((oHex2) (_open))
			((oHex1) (_open))
			((oHex0) (_open))
			((ioGPIO0) (_open))
			((ioGPIO1) (_open))
			((oSRAM_A) (_open))
			((ioSRAM_IO) (_open))
			((oSRAM_CE_) (_open))
			((oSRAM_WE_) (_open))
			((oSRAM_LB_) (_open))
			((oSRAM_UB_) (_open))
			((oSRAM_OE_) (_open))
		)
	)
	(_model . tbswankmania_HDL 2 -1)

)
I 000046 55 1729          1195186345406 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1195186344968 2007.11.15 20:12:24)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1195186344968)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbswankmania_HDL 0 0 (_entity .  tbswankmania_HDL)
	)
	(_model . $root 1 -1)

)
I 000055 55 5843          1195186345410 ACX705AKM_Ctrl
(_unit VERILOG 6.743.6.418 (ACX705AKM_Ctrl 0 12 (ACX705AKM_Ctrl 0 12 ))
	(_version v38)
	(_time 1195186344968 2007.11.15 20:12:24)
	(_source (\./../../source/acx705akm_ctrl.v\ VERILOG (\./../../source/acx705akm_ctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_entity
		(_time 1195186344968)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal MCK_Hz ~vector~0 0 25 \4000000\ (_entity -1 (_code  14)))(_constant))
		(_type (_internal ~vector~1 0 26 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Hsync_Frame ~vector~1 0 26 \200\ (_entity -1 (_code  15)))(_constant))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Vsync_Hz ~vector~2 0 27 \74\ (_entity -1 (_code  16)))(_constant))
		(_type (_internal ~vector~3 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Dots_Frame ~vector~3 0 28 \272\ (_entity -1 (_code  17)))(_constant))
		(_type (_internal ~vector~4 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~4 0 29 \240\ (_entity -1 (_code  18)))(_constant))
		(_type (_internal ~vector~5 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Lines_Frame ~vector~5 0 30 \160\ (_entity -1 (_code  19)))(_constant))
		(_type (_internal ~vector~6 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Frame ~vector~6 0 31 \Pixels_Line*Lines_Frame\ (_entity -1 (_code  20)))(_constant))
		(_port (_internal iClk16 ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal oVsync ~wire 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHsync ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSD ~wire 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oMCK ~wire 0 17 (_architecture (_out ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _MCK8 ~reg 0 36 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal _MCK ~reg 0 36 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 57 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _DotCnt ~[8:0]reg~ 0 57 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 58 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _HsyncCnt ~[7:0]reg~ 0 58 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Hsync ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Vsync ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(3))
			)))
			(#INITIAL#37_1 (_architecture 1 0 37 (_process 
				(_target(6)(7))
			)))
			(#ASSIGN#42_2 (_architecture 2 0 42 (_process (_alias ((oMCK)(_MCK)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#45_3 (_architecture 3 0 45 (_process 
				(_target(6))
				(_read(0)(6))
				(_need_init)
			)))
			(#ALWAYS#51_4 (_architecture 4 0 51 (_process 
				(_target(7))
				(_read(6)(7))
				(_need_init)
			)))
			(#INITIAL#59_5 (_architecture 5 0 59 (_process 
				(_target(8)(9))
			)))
			(#ASSIGN#64_6 (_architecture 6 0 64 (_process (_simple)
				(_target(5))
				(_sensitivity(8)(9))
			)))
			(#ALWAYS#67_7 (_architecture 7 0 67 (_process 
				(_target(8))
				(_read(4)(8))
				(_need_init)
			)))
			(#ALWAYS#76_8 (_architecture 8 0 76 (_process 
				(_target(9))
				(_read(4)(8)(9))
				(_need_init)
			)))
			(#INITIAL#91_9 (_architecture 9 0 91 (_process 
				(_target(10)(11))
			)))
			(#ALWAYS#96_10 (_architecture 10 0 96 (_process 
				(_target(10)(11))
				(_read(4)(8)(9))
				(_need_init)
			)))
			(#ASSIGN#104_11 (_architecture 11 0 104 (_process (_alias ((oHsync)(_Hsync)))(_simple)
				(_target(2))
				(_sensitivity(10))
			)))
			(#ASSIGN#104_12 (_architecture 12 0 104 (_process (_alias ((oVsync)(_Vsync)))(_simple)
				(_target(1))
				(_sensitivity(11))
			)))
			(#INTERNAL#0_13 (_internal 13 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ACX705AKM_Ctrl 24 -1)

)
I 000048 55 9368          1195186345414 ComCtrl
(_unit VERILOG 6.743.6.418 (ComCtrl 0 12 (ComCtrl 0 12 ))
	(_version v38)
	(_time 1195186344968 2007.11.15 20:12:24)
	(_source (\./../../source/comctrl.v\ VERILOG (\./../../source/comctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 22))
	(_entity
		(_time 1195186344968)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[8:0]wire~ 0 16 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD ~[8:0]wire~ 0 16 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iGo ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iCmd ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oGo ~wire 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iDone ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oColor ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 24 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal oX0 ~[7:0]wire~ 0 24 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY0 ~[7:0]wire~ 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX1 ~[7:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY1 ~[7:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX2 ~[7:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY2 ~[7:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oFlip ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oPolyline ~wire 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oTriangle ~wire 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDbgFull ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oDbgFullPersistent ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 37 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal oDbgUsed ~[9:0]wire~ 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _FullPersistent ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 44 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _Color ~[8:0]reg~ 0 44 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _SetColor ~reg 0 45 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DebounceGo ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Empty ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _FIFO_Pop ~reg 0 55 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FIFO_Q ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Cmd ~wire 0 59 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FIFO_Used ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderFlip ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderPolyline ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[47:0]reg~ 0 66 (_array ~reg ((_range  22)))))
		(_signal (_internal _VertexBuf ~[47:0]reg~ 0 66 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 70 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _Cnt ~[7:0]reg~ 0 70 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Flip ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Go ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Polyline ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Y ~reg 0 159 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_virtual \1 \ 0 108 (_uni ((3)(1)))))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#INITIAL#46_1 (_architecture 1 0 46 (_process 
				(_target(20)(21))
			)))
			(#INITIAL#56_2 (_architecture 2 0 56 (_process 
				(_target(24))
			)))
			(#INITIAL#67_3 (_architecture 3 0 67 (_process 
				(_target(30))
			)))
			(#INITIAL#75_4 (_architecture 4 0 75 (_process 
				(_target(31)(32)(33)(34))
			)))
			(#ASSIGN#84_5 (_architecture 5 0 84 (_process (_alias ((oDbgFullPersistent)(_FullPersistent)))(_simple)
				(_target(17))
				(_sensitivity(19))
			)))
			(#ALWAYS#85_6 (_architecture 6 0 85 (_process 
				(_target(19))
				(_read(0)(16))
				(_need_init)
			)))
			(#ASSIGN#90_7 (_architecture 7 0 90 (_process (_alias ((oColor)(_Color)))(_simple)
				(_target(6))
				(_sensitivity(20))
			)))
			(#ASSIGN#102_8 (_architecture 8 0 102 (_process (_alias ((FIFO_Cmd)(FIFO_Q(9))))(_simple)
				(_target(26))
				(_sensitivity(25(9)))
			)))
			(#ASSIGN#103_9 (_architecture 9 0 103 (_process (_alias ((oDbgUsed)(FIFO_Used)))(_simple)
				(_target(18))
				(_sensitivity(27))
			)))
			(#ASSIGN#152_10 (_architecture 10 0 152 (_process (_alias ((oX0)(_VertexBuf(d_47_40))))(_simple)
				(_target(7))
				(_sensitivity(30(d_47_40)))
			)))
			(#ASSIGN#152_11 (_architecture 11 0 152 (_process (_alias ((oY0)(_VertexBuf(d_39_32))))(_simple)
				(_target(8))
				(_sensitivity(30(d_39_32)))
			)))
			(#ASSIGN#152_12 (_architecture 12 0 152 (_process (_alias ((oX1)(_VertexBuf(d_31_24))))(_simple)
				(_target(9))
				(_sensitivity(30(d_31_24)))
			)))
			(#ASSIGN#152_13 (_architecture 13 0 152 (_process (_alias ((oY1)(_VertexBuf(d_23_16))))(_simple)
				(_target(10))
				(_sensitivity(30(d_23_16)))
			)))
			(#ASSIGN#152_14 (_architecture 14 0 152 (_process (_alias ((oX2)(_VertexBuf(d_15_8))))(_simple)
				(_target(11))
				(_sensitivity(30(d_15_8)))
			)))
			(#ASSIGN#152_15 (_architecture 15 0 152 (_process (_alias ((oY2)(_VertexBuf(d_7_0))))(_simple)
				(_target(12))
				(_sensitivity(30(d_7_0)))
			)))
			(#ASSIGN#157_16 (_architecture 16 0 157 (_process (_alias ((oFlip)(_Flip)))(_simple)
				(_target(13))
				(_sensitivity(32))
			)))
			(#ASSIGN#157_17 (_architecture 17 0 157 (_process (_alias ((oGo)(_Go)))(_simple)
				(_target(4))
				(_sensitivity(33))
			)))
			(#ASSIGN#157_18 (_architecture 18 0 157 (_process (_alias ((oPolyline)(_Polyline)))(_simple)
				(_target(14))
				(_sensitivity(34))
			)))
			(#INITIAL#160_19 (_architecture 19 0 160 (_process 
				(_target(35))
			)))
			(#ALWAYS#162_20 (_architecture 20 0 162 (_process 
				(_target(24)(33)(35)(32)(31)(20)(34)(21)(30))
				(_read(0)(23)(5)(33)(24)(25(9))(28)(29)(21)(25(d_8_0))(34)(25(d_7_0))(30(d_47_8))(35)(31))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 93 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (iGo))
			((oQ) (DebounceGo))
		)
	)
	(_instantiation ComFIFO0 0 104 (_entity .  ComFIFO)
		(_port
			((clock) (iClk))
			((data) (\1 \))
			((rdreq) (_FIFO_Pop))
			((wrreq) (DebounceGo))
			((q) (FIFO_Q))
			((usedw) (FIFO_Used))
			((empty) (FIFO_Empty))
			((full) (oDbgFull))
		)
	)
	(_instantiation CmdDecoder0 0 124 (_entity .  CmdDecoder)
		(_port
			((data) (FIFO_Q(d_3_0)))
			((eq00) (DecoderFlip))
			((eq01) (DecoderPolyline))
			((eq02) (_open))
			((eq03) (_open))
			((eq04) (_open))
			((eq05) (_open))
			((eq06) (_open))
			((eq07) (_open))
			((eq08) (_open))
			((eq09) (_open))
			((eq0a) (_open))
			((eq0b) (_open))
			((eq0c) (_open))
			((eq0d) (_open))
			((eq0e) (_open))
			((eq0f) (_open))
		)
	)
	(_model . ComCtrl 23 -1)

)
I 000049 55 2647          1195186345418 Debounce
(_unit VERILOG 6.743.6.418 (Debounce 0 12 (Debounce 0 12 ))
	(_version v38)
	(_time 1195186344968 2007.11.15 20:12:24)
	(_source (\./../../source/debounce.v\ VERILOG (\./../../source/debounce.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195186344968)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iD ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oQ ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Q ~reg 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Bounce ~reg 0 21 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#19_0 (_architecture 0 0 19 (_process 
				(_target(3))
			)))
			(#INITIAL#22_1 (_architecture 1 0 22 (_process 
				(_target(4))
			)))
			(#ASSIGN#24_2 (_architecture 2 0 24 (_process (_alias ((oQ)(_Q)))(_simple)
				(_target(2))
				(_sensitivity(3))
			)))
			(#ALWAYS#27_3 (_architecture 3 0 27 (_process 
				(_target(4)(3))
				(_read(0)(1)(4))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Debounce 5 -1)

)
I 000048 55 4542          1195186345422 ComFIFO
(_unit VERILOG 6.743.6.418 (ComFIFO 0 39 (ComFIFO 0 39 ))
	(_version v38)
	(_time 1195186344968 2007.11.15 20:12:24)
	(_source (\./../../lib/comfifo.v\ VERILOG (\./../../lib/comfifo.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195186344968)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal clock ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 41 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal data ~[9:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal rdreq ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wrreq ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal empty ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal full ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~[9:0]wire~ 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal usedw ~[9:0]wire~ 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire2 ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 61 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#62_0 (_architecture 0 0 62 (_process (_alias ((usedw)(sub_wire0)))(_simple)
				(_target(7))
				(_sensitivity(8))
			)))
			(#ASSIGN#63_1 (_architecture 1 0 63 (_process (_alias ((empty)(sub_wire1)))(_simple)
				(_target(4))
				(_sensitivity(9))
			)))
			(#ASSIGN#64_2 (_architecture 2 0 64 (_process (_alias ((q)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(10))
			)))
			(#ASSIGN#65_3 (_architecture 3 0 65 (_process (_alias ((full)(sub_wire3)))(_simple)
				(_target(5))
				(_sensitivity(11))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 scfifo_component.add_ram_output_register (_string \V"ON"\))
		(_toward 0 scfifo_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 scfifo_component.lpm_numwords (_constant \1024\))
		(_toward 0 scfifo_component.lpm_showahead (_string \V"ON"\))
		(_toward 0 scfifo_component.lpm_type (_string \V"scfifo"\))
		(_toward 0 scfifo_component.lpm_width (_constant \10\))
		(_toward 0 scfifo_component.lpm_widthu (_constant \10\))
		(_toward 0 scfifo_component.overflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.underflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.use_eab (_string \V"ON"\))
	)
	(_scope
	)
	(_instantiation scfifo_component 0 67 (_entity ovi_lpm  scfifo)
		(_port
			((rdreq) (rdreq))
			((clock) (clock))
			((wrreq) (wrreq))
			((data) (data))
			((usedw) (sub_wire0))
			((empty) (sub_wire1))
			((q) (sub_wire2))
			((full) (sub_wire3))
			((aclr) (_open))
			((almost_empty) (_open))
			((almost_full) (_open))
			((sclr) (_open))
		)
	)
	(_model . ComFIFO 5 -1)

)
I 000051 55 11634         1195186345426 CmdDecoder
(_unit VERILOG 6.743.6.418 (CmdDecoder 0 39 (CmdDecoder 0 39 ))
	(_version v38)
	(_time 1195186344968 2007.11.15 20:12:24)
	(_source (\./../../lib/cmddecoder.v\ VERILOG (\./../../lib/cmddecoder.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 33))
	(_entity
		(_time 1195186344968)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 40 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal data ~[3:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal eq00 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq01 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq02 ~wire 0 43 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq03 ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq04 ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq05 ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq06 ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq07 ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq08 ~wire 0 49 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq09 ~wire 0 50 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0a ~wire 0 51 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0b ~wire 0 52 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0c ~wire 0 53 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0d ~wire 0 54 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0e ~wire 0 55 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0f ~wire 0 56 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 76 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal sub_wire0 ~[15:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[4:4]wire~ 0 77 (_array ~wire ((_to (i 4) (i 4))))))
		(_signal (_internal sub_wire16 ~[4:4]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[14:14]wire~ 0 78 (_array ~wire ((_to (i 14) (i 14))))))
		(_signal (_internal sub_wire15 ~[14:14]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:3]wire~ 0 79 (_array ~wire ((_to (i 3) (i 3))))))
		(_signal (_internal sub_wire14 ~[3:3]wire~ 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[13:13]wire~ 0 80 (_array ~wire ((_to (i 13) (i 13))))))
		(_signal (_internal sub_wire13 ~[13:13]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:2]wire~ 0 81 (_array ~wire ((_to (i 2) (i 2))))))
		(_signal (_internal sub_wire12 ~[2:2]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[12:12]wire~ 0 82 (_array ~wire ((_to (i 12) (i 12))))))
		(_signal (_internal sub_wire11 ~[12:12]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 83 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire10 ~[1:1]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:11]wire~ 0 84 (_array ~wire ((_to (i 11) (i 11))))))
		(_signal (_internal sub_wire9 ~[11:11]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 85 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire8 ~[0:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[10:10]wire~ 0 86 (_array ~wire ((_to (i 10) (i 10))))))
		(_signal (_internal sub_wire7 ~[10:10]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:9]wire~ 0 87 (_array ~wire ((_to (i 9) (i 9))))))
		(_signal (_internal sub_wire6 ~[9:9]wire~ 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:8]wire~ 0 88 (_array ~wire ((_to (i 8) (i 8))))))
		(_signal (_internal sub_wire5 ~[8:8]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:7]wire~ 0 89 (_array ~wire ((_to (i 7) (i 7))))))
		(_signal (_internal sub_wire4 ~[7:7]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:6]wire~ 0 90 (_array ~wire ((_to (i 6) (i 6))))))
		(_signal (_internal sub_wire3 ~[6:6]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:5]wire~ 0 91 (_array ~wire ((_to (i 5) (i 5))))))
		(_signal (_internal sub_wire2 ~[5:5]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[15:15]wire~ 0 92 (_array ~wire ((_to (i 15) (i 15))))))
		(_signal (_internal sub_wire1 ~[15:15]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#77_0 (_architecture 0 0 77 (_process (_alias ((sub_wire16)(sub_wire0(t_4_4))))(_simple)
				(_target(18))
				(_sensitivity(17(d_4_4)))
			)))
			(#ASSIGN#78_1 (_architecture 1 0 78 (_process (_alias ((sub_wire15)(sub_wire0(t_14_14))))(_simple)
				(_target(19))
				(_sensitivity(17(d_14_14)))
			)))
			(#ASSIGN#79_2 (_architecture 2 0 79 (_process (_alias ((sub_wire14)(sub_wire0(t_3_3))))(_simple)
				(_target(20))
				(_sensitivity(17(d_3_3)))
			)))
			(#ASSIGN#80_3 (_architecture 3 0 80 (_process (_alias ((sub_wire13)(sub_wire0(t_13_13))))(_simple)
				(_target(21))
				(_sensitivity(17(d_13_13)))
			)))
			(#ASSIGN#81_4 (_architecture 4 0 81 (_process (_alias ((sub_wire12)(sub_wire0(t_2_2))))(_simple)
				(_target(22))
				(_sensitivity(17(d_2_2)))
			)))
			(#ASSIGN#82_5 (_architecture 5 0 82 (_process (_alias ((sub_wire11)(sub_wire0(t_12_12))))(_simple)
				(_target(23))
				(_sensitivity(17(d_12_12)))
			)))
			(#ASSIGN#83_6 (_architecture 6 0 83 (_process (_alias ((sub_wire10)(sub_wire0(t_1_1))))(_simple)
				(_target(24))
				(_sensitivity(17(d_1_1)))
			)))
			(#ASSIGN#84_7 (_architecture 7 0 84 (_process (_alias ((sub_wire9)(sub_wire0(t_11_11))))(_simple)
				(_target(25))
				(_sensitivity(17(d_11_11)))
			)))
			(#ASSIGN#85_8 (_architecture 8 0 85 (_process (_alias ((sub_wire8)(sub_wire0(t_0_0))))(_simple)
				(_target(26))
				(_sensitivity(17(d_0_0)))
			)))
			(#ASSIGN#86_9 (_architecture 9 0 86 (_process (_alias ((sub_wire7)(sub_wire0(t_10_10))))(_simple)
				(_target(27))
				(_sensitivity(17(d_10_10)))
			)))
			(#ASSIGN#87_10 (_architecture 10 0 87 (_process (_alias ((sub_wire6)(sub_wire0(t_9_9))))(_simple)
				(_target(28))
				(_sensitivity(17(d_9_9)))
			)))
			(#ASSIGN#88_11 (_architecture 11 0 88 (_process (_alias ((sub_wire5)(sub_wire0(t_8_8))))(_simple)
				(_target(29))
				(_sensitivity(17(d_8_8)))
			)))
			(#ASSIGN#89_12 (_architecture 12 0 89 (_process (_alias ((sub_wire4)(sub_wire0(t_7_7))))(_simple)
				(_target(30))
				(_sensitivity(17(d_7_7)))
			)))
			(#ASSIGN#90_13 (_architecture 13 0 90 (_process (_alias ((sub_wire3)(sub_wire0(t_6_6))))(_simple)
				(_target(31))
				(_sensitivity(17(d_6_6)))
			)))
			(#ASSIGN#91_14 (_architecture 14 0 91 (_process (_alias ((sub_wire2)(sub_wire0(t_5_5))))(_simple)
				(_target(32))
				(_sensitivity(17(d_5_5)))
			)))
			(#ASSIGN#92_15 (_architecture 15 0 92 (_process (_alias ((sub_wire1)(sub_wire0(t_15_15))))(_simple)
				(_target(33))
				(_sensitivity(17(d_15_15)))
			)))
			(#ASSIGN#93_16 (_architecture 16 0 93 (_process (_alias ((eq0f)(sub_wire1)))(_simple)
				(_target(16))
				(_sensitivity(33))
			)))
			(#ASSIGN#94_17 (_architecture 17 0 94 (_process (_alias ((eq05)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(32))
			)))
			(#ASSIGN#95_18 (_architecture 18 0 95 (_process (_alias ((eq06)(sub_wire3)))(_simple)
				(_target(7))
				(_sensitivity(31))
			)))
			(#ASSIGN#96_19 (_architecture 19 0 96 (_process (_alias ((eq07)(sub_wire4)))(_simple)
				(_target(8))
				(_sensitivity(30))
			)))
			(#ASSIGN#97_20 (_architecture 20 0 97 (_process (_alias ((eq08)(sub_wire5)))(_simple)
				(_target(9))
				(_sensitivity(29))
			)))
			(#ASSIGN#98_21 (_architecture 21 0 98 (_process (_alias ((eq09)(sub_wire6)))(_simple)
				(_target(10))
				(_sensitivity(28))
			)))
			(#ASSIGN#99_22 (_architecture 22 0 99 (_process (_alias ((eq0a)(sub_wire7)))(_simple)
				(_target(11))
				(_sensitivity(27))
			)))
			(#ASSIGN#100_23 (_architecture 23 0 100 (_process (_alias ((eq00)(sub_wire8)))(_simple)
				(_target(1))
				(_sensitivity(26))
			)))
			(#ASSIGN#101_24 (_architecture 24 0 101 (_process (_alias ((eq0b)(sub_wire9)))(_simple)
				(_target(12))
				(_sensitivity(25))
			)))
			(#ASSIGN#102_25 (_architecture 25 0 102 (_process (_alias ((eq01)(sub_wire10)))(_simple)
				(_target(2))
				(_sensitivity(24))
			)))
			(#ASSIGN#103_26 (_architecture 26 0 103 (_process (_alias ((eq0c)(sub_wire11)))(_simple)
				(_target(13))
				(_sensitivity(23))
			)))
			(#ASSIGN#104_27 (_architecture 27 0 104 (_process (_alias ((eq02)(sub_wire12)))(_simple)
				(_target(3))
				(_sensitivity(22))
			)))
			(#ASSIGN#105_28 (_architecture 28 0 105 (_process (_alias ((eq0d)(sub_wire13)))(_simple)
				(_target(14))
				(_sensitivity(21))
			)))
			(#ASSIGN#106_29 (_architecture 29 0 106 (_process (_alias ((eq03)(sub_wire14)))(_simple)
				(_target(4))
				(_sensitivity(20))
			)))
			(#ASSIGN#107_30 (_architecture 30 0 107 (_process (_alias ((eq0e)(sub_wire15)))(_simple)
				(_target(15))
				(_sensitivity(19))
			)))
			(#ASSIGN#108_31 (_architecture 31 0 108 (_process (_alias ((eq04)(sub_wire16)))(_simple)
				(_target(5))
				(_sensitivity(18))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 lpm_decode_component.lpm_decodes (_constant \16\))
		(_toward 0 lpm_decode_component.lpm_type (_string \V"LPM_DECODE"\))
		(_toward 0 lpm_decode_component.lpm_width (_constant \4\))
	)
	(_scope
	)
	(_instantiation lpm_decode_component 0 110 (_entity ovi_lpm  lpm_decode)
		(_port
			((data) (data))
			((eq) (sub_wire0))
			((aclr) (_open))
			((clken) (_open))
			((clock) (_open))
			((enable) (_open))
		)
	)
	(_model . CmdDecoder 33 -1)

)
I 000050 55 6585          1195186345430 FrameCtrl
(_unit VERILOG 6.743.6.418 (FrameCtrl 0 12 (FrameCtrl 0 12 ))
	(_version v38)
	(_time 1195186344968 2007.11.15 20:12:24)
	(_source (\./../../source/framectrl.v\ VERILOG (\./../../source/framectrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 15))
	(_entity
		(_time 1195186344968)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iFlip ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iClk0 ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal iAdr0 ~[15:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 19 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD0 ~[8:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ0 ~[8:0]wire~ 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn0 ~wire 0 21 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iClk1 ~wire 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iAdr1 ~[15:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iD1 ~[8:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ1 ~[8:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn1 ~wire 0 28 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 31 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 32 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 34 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Face0 ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FrameA_Adr ~[15:0]wire~ 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Clk ~wire 0 47 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FrameA_WrEn ~wire 0 47 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_D ~[8:0]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Q ~[8:0]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DebounceFlip ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#ALWAYS#63_1 (_architecture 1 0 63 (_process 
				(_target(19))
				(_read(0)(25)(19))
				(_need_init)
			)))
			(#ASSIGN#84_2 (_architecture 2 0 84 (_process (_simple)
				(_target(14))
			)))
			(#ASSIGN#84_3 (_architecture 3 0 84 (_process (_simple)
				(_target(18))
			)))
			(#ASSIGN#84_4 (_architecture 4 0 84 (_process (_simple)
				(_target(16))
			)))
			(#ASSIGN#84_5 (_architecture 5 0 84 (_process (_simple)
				(_target(17))
			)))
			(#ASSIGN#87_6 (_architecture 6 0 87 (_process (_simple)
				(_target(5))
				(_sensitivity(19)(24)(13))
			)))
			(#ASSIGN#88_7 (_architecture 7 0 88 (_process (_simple)
				(_target(10))
				(_sensitivity(19)(13)(24))
			)))
			(#ASSIGN#92_8 (_architecture 8 0 92 (_process (_alias ((FrameA_Adr)(_Face0)(iAdr0)(iAdr1)))(_simple)
				(_target(20))
				(_sensitivity(19)(3)(8))
			)))
			(#ASSIGN#93_9 (_architecture 9 0 93 (_process (_alias ((FrameA_D)(_Face0)(iD0)(iD1)))(_simple)
				(_target(23))
				(_sensitivity(19)(4)(9))
			)))
			(#ASSIGN#94_10 (_architecture 10 0 94 (_process (_alias ((FrameA_WrEn)(_Face0)(iWrEn0)(iWrEn1)))(_simple)
				(_target(22))
				(_sensitivity(19)(6)(11))
			)))
			(#ASSIGN#97_11 (_architecture 11 0 97 (_process (_simple)
				(_target(12))
				(_sensitivity(19)(8)(3))
			)))
			(#ASSIGN#100_12 (_architecture 12 0 100 (_process (_simple)
				(_target(13))
				(_sensitivity(15)(19)(9)(4))
			)))
			(#ASSIGN#101_13 (_architecture 13 0 101 (_process (_alias ((oSRAM_WE_)(_Face0)(iWrEn1)(iWrEn0)))(_simple)
				(_target(15))
				(_sensitivity(19)(11)(6))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 54 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (iFlip))
			((oQ) (DebounceFlip))
		)
	)
	(_instantiation FrameA0 0 68 (_entity .  FrameA)
		(_port
			((inclock) (iClk1))
			((outclock) (iClk0))
			((address) (FrameA_Adr))
			((data) (FrameA_D))
			((q) (FrameA_Q))
			((wren) (FrameA_WrEn))
		)
	)
	(_model . FrameCtrl 15 -1)

)
I 000047 55 5722          1195186345434 FrameA
(_unit VERILOG 6.743.6.418 (FrameA 0 39 (FrameA 0 39 ))
	(_version v38)
	(_time 1195186344968 2007.11.15 20:12:24)
	(_source (\./../../lib/framea.v\ VERILOG (\./../../lib/framea.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195186344968)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[15:0]wire~ 0 40 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal address ~[15:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 41 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal data ~[8:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal inclock ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wren ~wire 0 44 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal q ~[8:0]wire~ 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[8:0]wire~ 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#55_0 (_architecture 0 0 55 (_process (_alias ((q)(sub_wire0)))(_simple)
				(_target(5))
				(_sensitivity(6))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altsyncram_component.clock_enable_input_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.clock_enable_output_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.init_file (_string \V"../startup.hex"\))
		(_toward 0 altsyncram_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altsyncram_component.lpm_type (_string \V"altsyncram"\))
		(_toward 0 altsyncram_component.numwords_a (_constant \38400\))
		(_toward 0 altsyncram_component.operation_mode (_string \V"SINGLE_PORT"\))
		(_toward 0 altsyncram_component.outdata_aclr_a (_string \V"NONE"\))
		(_toward 0 altsyncram_component.outdata_reg_a (_string \V"CLOCK1"\))
		(_toward 0 altsyncram_component.power_up_uninitialized (_string \V"FALSE"\))
		(_toward 0 altsyncram_component.widthad_a (_constant \16\))
		(_toward 0 altsyncram_component.width_a (_constant \9\))
		(_toward 0 altsyncram_component.width_byteena_a (_constant \1\))
	)
	(_scope
	)
	(_instantiation altsyncram_component 0 57 (_entity ovi_lpm  altsyncram)
		(_port
			((wren_a) (wren))
			((clock0) (inclock))
			((clock1) (outclock))
			((address_a) (address))
			((data_a) (data))
			((q_a) (sub_wire0))
			((aclr0) (\1 \))
			((aclr1) (\2 \))
			((address_b) (\3 \))
			((addressstall_a) (\4 \))
			((addressstall_b) (\5 \))
			((byteena_a) (\6 \))
			((byteena_b) (\7 \))
			((clocken0) (\8 \))
			((clocken1) (\9 \))
			((clocken2) (\10 \))
			((clocken3) (\11 \))
			((data_b) (\12 \))
			((eccstatus) (_open))
			((q_b) (_open))
			((rden_a) (\13 \))
			((rden_b) (\14 \))
			((wren_b) (\15 \))
		)
	)
	(_model . FrameA 2 -1)

)
I 000045 55 6740          1195186345438 Line
(_unit VERILOG 6.743.6.418 (Line 0 14 (Line 0 14 ))
	(_version v38)
	(_time 1195186344968 2007.11.15 20:12:24)
	(_source (\./../../source/line.v\ VERILOG (\./../../source/line.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1195186344968)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~0 0 16 \240\ (_entity -1 (_code  16))))
		(_port (_internal iClk ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 23 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal iX0 ~[7:0]wire~ 0 23 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iY0 ~[7:0]wire~ 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iX1 ~[7:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iY1 ~[7:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 29 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Done ~reg 0 34 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]wire~S 0 44 (_array ~wire ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal X0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 51 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal dxAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dyAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Steep ~wire 0 60 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 64 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _AddrX ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _AddrY ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~S 0 78 (_array ~reg ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal _X ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Y ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dx ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dy ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Err ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _LastStep ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _NegativeYStep ~reg 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#35_0 (_architecture 0 0 35 (_process 
				(_target(9))
			)))
			(#ASSIGN#37_1 (_architecture 1 0 37 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(9))
			)))
			(#ASSIGN#44_2 (_architecture 2 0 44 (_process (_simple)
				(_target(10))
				(_sensitivity(3))
			)))
			(#ASSIGN#44_3 (_architecture 3 0 44 (_process (_simple)
				(_target(11))
				(_sensitivity(4))
			)))
			(#ASSIGN#44_4 (_architecture 4 0 44 (_process (_simple)
				(_target(12))
			)))
			(#ASSIGN#44_5 (_architecture 5 0 44 (_process (_simple)
				(_target(13))
			)))
			(#INITIAL#52_6 (_architecture 6 0 52 (_process 
				(_target(14))
			)))
			(#ASSIGN#54_7 (_architecture 7 0 54 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(8))
				(_sensitivity(14))
			)))
			(#ASSIGN#58_8 (_architecture 8 0 58 (_process (_alias ((dxAbs)(X1)(X0)(X1)(X0)(X0)(X1)))(_simple)
				(_target(15))
				(_sensitivity(12)(10))
			)))
			(#ASSIGN#58_9 (_architecture 9 0 58 (_process (_alias ((dyAbs)(Y1)(Y0)(Y1)(Y0)(Y0)(Y1)))(_simple)
				(_target(16))
				(_sensitivity(13)(11))
			)))
			(#ASSIGN#60_10 (_architecture 10 0 60 (_process (_alias ((Steep)(dyAbs)(dxAbs)))(_simple)
				(_target(17))
				(_sensitivity(16)(15))
			)))
			(#INITIAL#65_11 (_architecture 11 0 65 (_process 
				(_target(18)(19))
			)))
			(#ASSIGN#70_12 (_architecture 12 0 70 (_process (_simple)
				(_target(7))
				(_sensitivity(18)(19))
			)))
			(#INITIAL#80_13 (_architecture 13 0 80 (_process 
				(_target(20)(21)(22)(23)(25)(26))
			)))
			(#ALWAYS#90_14 (_architecture 14 0 90 (_process 
				(_target(14)(9)(22)(23)(24)(21)(20)(25)(18)(19)(26))
				(_read(0)(1)(12)(10)(16)(11)(13)(17)(15)(2)(20)(25)(21)(24)(23)(22)(26))
				(_need_init)
			)))
			(#INTERNAL#0_15 (_internal 15 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Line 17 -1)

)
I 000053 55 2649          1195186345442 SSHLEDMDCtrl
(_unit VERILOG 6.743.6.418 (SSHLEDMDCtrl 0 14 (SSHLEDMDCtrl 0 14 ))
	(_version v38)
	(_time 1195186344968 2007.11.15 20:12:24)
	(_source (\./../../source/sshledmdctrl.v\ VERILOG (\./../../source/sshledmdctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1195186344968)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 15 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iBCD ~[3:0]wire~ 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 16 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oMatrix ~[6:0]wire~ 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]reg~ 0 19 (_array ~reg ((_downto (i 6) (i 0))))))
		(_signal (_internal _oMatrix ~[6:0]reg~ 0 19 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#20_0 (_architecture 0 0 20 (_process 
				(_target(2))
			)))
			(#ASSIGN#22_1 (_architecture 1 0 22 (_process (_alias ((oMatrix)(_oMatrix)))(_simple)
				(_target(1))
				(_sensitivity(2))
			)))
			(#ALWAYS#26_2 (_architecture 2 0 26 (_process 
				(_target(2))
				(_read)
				(_sensitivity(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . SSHLEDMDCtrl 4 -1)

)
I 000055 55 18293         1195186345446 swankmania_HDL
(_unit VERILOG 6.743.6.418 (swankmania_HDL 0 12 (swankmania_HDL 0 12 ))
	(_version v38)
	(_time 1195186344968 2007.11.15 20:12:24)
	(_source (\./../../source/swankmania_hdl.v\ VERILOG (\./../../source/swankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 60))
	(_entity
		(_time 1195186344968)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate gSSHLEDMDCtrl 0 275 (_verilogfor  (_code  60) (_code  61) (_code  62))
	  (_object
	  	(_type (_internal ~vector~0 0 274 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal gCnt ~vector~0 0 274  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_59 (_internal 59 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation Digit 0 277 (_entity .  SSHLEDMDCtrl)
	  	(_port
	  		((iBCD) (SSHLEDMDCtrlD(_range  63)))
	  		((oMatrix) (SSHLEDMDCtrlQ(_range  64)))
	  	)
	  )
	)
	(_object
		(_port (_internal iClk27 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk50 ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 18 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal iSwitch ~[17:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 19 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iButton_ ~[3:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oLEDR ~[17:0]wire~ 0 22 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 23 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal oLEDG ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 26 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oHex7 ~[6:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex6 ~[6:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex5 ~[6:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex4 ~[6:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex3 ~[6:0]wire~ 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex2 ~[6:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex1 ~[6:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex0 ~[6:0]wire~ 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[23:0]wire~ 0 36 (_array ~wire ((_downto (i 23) (i 0))))))
		(_port (_internal ioGPIO0 ~[23:0]wire~ 0 36 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[25:0]wire~ 0 39 (_array ~wire ((_downto (i 25) (i 0))))))
		(_port (_internal ioGPIO1 ~[25:0]wire~ 0 39 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 43 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 43 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Clk16 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Clk100 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineWrEn ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineDone ~wire 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineAdr ~[15:0]wire~ 0 56 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipWrEn ~wire 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipDone ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipAdr ~[15:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_RGB ~[8:0]wire~ 0 62 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Vsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Hsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_SD ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_MCK ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Adr ~[15:0]wire~ 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComD ~[8:0]wire~ 0 70 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComColor ~[8:0]wire~ 0 71 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComCmd ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFrame ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFlip ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComDrawGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComPolyline ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComTriangle ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 86 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal ComX0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[31:0]wire~ 0 88 (_array ~wire ((_range  65)))))
		(_signal (_internal SSHLEDMDCtrlD ~[31:0]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[55:0]wire~ 0 89 (_array ~wire ((_range  66)))))
		(_signal (_internal SSHLEDMDCtrlQ ~[55:0]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~wire -1 141 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 0 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal \2 \ ~[8:0]reg~ -1 0 (_internal (_uni (_constant \9'h0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~[15:0]wire~ -1 215 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~wire -1 218 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~wire -1 237 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~wire -1 256 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#141_0 (_internal 0 0 141 (_process (_alias ((\1 \)(ComPolyline)(LineDone)(ComFlip)(FlipDone)(ComPolyline)(ComFlip)))(_simple)
				(_target(54))
				(_sensitivity(44)(26)(42)(29))
			)))
			(#INTERNAL#215_1 (_internal 1 0 215 (_process (_alias ((\4 \)(ComPolyline)(LineAdr)(FlipAdr)))(_simple)
				(_target(57))
				(_sensitivity(44)(27)(30))
			)))
			(#INTERNAL#218_2 (_internal 2 0 218 (_process (_alias ((\5 \)(ComPolyline)(LineWrEn)(ComFlip)(FlipWrEn)))(_simple)
				(_target(58))
				(_sensitivity(44)(25)(42)(28))
			)))
			(#INTERNAL#237_3 (_internal 3 0 237 (_process (_alias ((\6 \)(ComDrawGo)(ComPolyline)))(_simple)
				(_target(59))
				(_sensitivity(43)(44))
			)))
			(#INTERNAL#256_4 (_internal 4 0 256 (_process (_alias ((\7 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(60))
				(_sensitivity(43)(42))
			)))
			(#ASSIGN#102_5 (_architecture 5 0 102 (_process (_alias ((ComFrame)(ACX_Vsync)))(_simple)
				(_target(41))
				(_sensitivity(32))
			)))
			(#ASSIGN#127_6 (_architecture 6 0 127 (_process (_simple)
				(_target(14(0)))
			)))
			(#ASSIGN#127_7 (_architecture 7 0 127 (_process (_alias ((ComD(0))(ioGPIO0(1))))(_simple)
				(_target(37(0)))
				(_sensitivity(14(1)))
			)))
			(#ASSIGN#127_8 (_architecture 8 0 127 (_process (_simple)
				(_target(14(2)))
			)))
			(#ASSIGN#127_9 (_architecture 9 0 127 (_process (_alias ((ComD(1))(ioGPIO0(3))))(_simple)
				(_target(37(1)))
				(_sensitivity(14(3)))
			)))
			(#ASSIGN#127_10 (_architecture 10 0 127 (_process (_simple)
				(_target(14(4)))
			)))
			(#ASSIGN#127_11 (_architecture 11 0 127 (_process (_alias ((ComD(2))(ioGPIO0(5))))(_simple)
				(_target(37(2)))
				(_sensitivity(14(5)))
			)))
			(#ASSIGN#127_12 (_architecture 12 0 127 (_process (_simple)
				(_target(14(6)))
			)))
			(#ASSIGN#127_13 (_architecture 13 0 127 (_process (_alias ((ComD(3))(ioGPIO0(7))))(_simple)
				(_target(37(3)))
				(_sensitivity(14(7)))
			)))
			(#ASSIGN#127_14 (_architecture 14 0 127 (_process (_simple)
				(_target(14(8)))
			)))
			(#ASSIGN#127_15 (_architecture 15 0 127 (_process (_alias ((ComD(4))(ioGPIO0(9))))(_simple)
				(_target(37(4)))
				(_sensitivity(14(9)))
			)))
			(#ASSIGN#127_16 (_architecture 16 0 127 (_process (_simple)
				(_target(14(10)))
			)))
			(#ASSIGN#127_17 (_architecture 17 0 127 (_process (_alias ((ComD(5))(ioGPIO0(11))))(_simple)
				(_target(37(5)))
				(_sensitivity(14(11)))
			)))
			(#ASSIGN#127_18 (_architecture 18 0 127 (_process (_simple)
				(_target(14(12)))
			)))
			(#ASSIGN#127_19 (_architecture 19 0 127 (_process (_alias ((ComD(6))(ioGPIO0(13))))(_simple)
				(_target(37(6)))
				(_sensitivity(14(13)))
			)))
			(#ASSIGN#127_20 (_architecture 20 0 127 (_process (_simple)
				(_target(14(14)))
			)))
			(#ASSIGN#127_21 (_architecture 21 0 127 (_process (_alias ((ComD(7))(ioGPIO0(15))))(_simple)
				(_target(37(7)))
				(_sensitivity(14(15)))
			)))
			(#ASSIGN#127_22 (_architecture 22 0 127 (_process (_simple)
				(_target(14(16)))
			)))
			(#ASSIGN#127_23 (_architecture 23 0 127 (_process (_alias ((ComD(8))(ioGPIO0(17))))(_simple)
				(_target(37(8)))
				(_sensitivity(14(17)))
			)))
			(#ASSIGN#127_24 (_architecture 24 0 127 (_process (_simple)
				(_target(14(18)))
			)))
			(#ASSIGN#127_25 (_architecture 25 0 127 (_process (_alias ((ComGo)(ioGPIO0(19))))(_simple)
				(_target(39))
				(_sensitivity(14(19)))
			)))
			(#ASSIGN#127_26 (_architecture 26 0 127 (_process (_simple)
				(_target(14(20)))
			)))
			(#ASSIGN#127_27 (_architecture 27 0 127 (_process (_alias ((ComCmd)(ioGPIO0(21))))(_simple)
				(_target(40))
				(_sensitivity(14(21)))
			)))
			(#ASSIGN#127_28 (_architecture 28 0 127 (_process (_simple)
				(_target(14(22)))
			)))
			(#ASSIGN#127_29 (_architecture 29 0 127 (_process (_alias ((ioGPIO0(23))(ComFrame)))(_simple)
				(_target(14(23)))
				(_sensitivity(41))
			)))
			(#ASSIGN#186_30 (_architecture 30 0 186 (_process (_simple)
				(_target(15(0)))
			)))
			(#ASSIGN#186_31 (_architecture 31 0 186 (_process (_alias ((ioGPIO1(1))(ACX_RGB(8))))(_simple)
				(_target(15(1)))
				(_sensitivity(31(8)))
			)))
			(#ASSIGN#186_32 (_architecture 32 0 186 (_process (_simple)
				(_target(15(2)))
			)))
			(#ASSIGN#186_33 (_architecture 33 0 186 (_process (_alias ((ioGPIO1(3))(ACX_RGB(7))))(_simple)
				(_target(15(3)))
				(_sensitivity(31(7)))
			)))
			(#ASSIGN#186_34 (_architecture 34 0 186 (_process (_simple)
				(_target(15(4)))
			)))
			(#ASSIGN#186_35 (_architecture 35 0 186 (_process (_alias ((ioGPIO1(5))(ACX_RGB(6))))(_simple)
				(_target(15(5)))
				(_sensitivity(31(6)))
			)))
			(#ASSIGN#186_36 (_architecture 36 0 186 (_process (_simple)
				(_target(15(6)))
			)))
			(#ASSIGN#186_37 (_architecture 37 0 186 (_process (_alias ((ioGPIO1(7))(ACX_RGB(5))))(_simple)
				(_target(15(7)))
				(_sensitivity(31(5)))
			)))
			(#ASSIGN#186_38 (_architecture 38 0 186 (_process (_simple)
				(_target(15(8)))
			)))
			(#ASSIGN#186_39 (_architecture 39 0 186 (_process (_alias ((ioGPIO1(9))(ACX_RGB(4))))(_simple)
				(_target(15(9)))
				(_sensitivity(31(4)))
			)))
			(#ASSIGN#186_40 (_architecture 40 0 186 (_process (_simple)
				(_target(15(10)))
			)))
			(#ASSIGN#186_41 (_architecture 41 0 186 (_process (_alias ((ioGPIO1(11))(ACX_RGB(3))))(_simple)
				(_target(15(11)))
				(_sensitivity(31(3)))
			)))
			(#ASSIGN#186_42 (_architecture 42 0 186 (_process (_simple)
				(_target(15(12)))
			)))
			(#ASSIGN#186_43 (_architecture 43 0 186 (_process (_alias ((ioGPIO1(13))(ACX_RGB(2))))(_simple)
				(_target(15(13)))
				(_sensitivity(31(2)))
			)))
			(#ASSIGN#186_44 (_architecture 44 0 186 (_process (_simple)
				(_target(15(14)))
			)))
			(#ASSIGN#186_45 (_architecture 45 0 186 (_process (_alias ((ioGPIO1(15))(ACX_RGB(1))))(_simple)
				(_target(15(15)))
				(_sensitivity(31(1)))
			)))
			(#ASSIGN#186_46 (_architecture 46 0 186 (_process (_simple)
				(_target(15(16)))
			)))
			(#ASSIGN#186_47 (_architecture 47 0 186 (_process (_alias ((ioGPIO1(17))(ACX_RGB(0))))(_simple)
				(_target(15(17)))
				(_sensitivity(31(0)))
			)))
			(#ASSIGN#186_48 (_architecture 48 0 186 (_process (_simple)
				(_target(15(18)))
			)))
			(#ASSIGN#186_49 (_architecture 49 0 186 (_process (_alias ((ioGPIO1(19))(ACX_Hsync)))(_simple)
				(_target(15(19)))
				(_sensitivity(33))
			)))
			(#ASSIGN#186_50 (_architecture 50 0 186 (_process (_simple)
				(_target(15(20)))
			)))
			(#ASSIGN#186_51 (_architecture 51 0 186 (_process (_alias ((ioGPIO1(21))(ACX_Vsync)))(_simple)
				(_target(15(21)))
				(_sensitivity(32))
			)))
			(#ASSIGN#186_52 (_architecture 52 0 186 (_process (_simple)
				(_target(15(22)))
			)))
			(#ASSIGN#186_53 (_architecture 53 0 186 (_process (_alias ((ioGPIO1(23))(ACX_SD)))(_simple)
				(_target(15(23)))
				(_sensitivity(34))
			)))
			(#ASSIGN#186_54 (_architecture 54 0 186 (_process (_simple)
				(_target(15(24)))
			)))
			(#ASSIGN#186_55 (_architecture 55 0 186 (_process (_alias ((ioGPIO1(25))(ACX_MCK)))(_simple)
				(_target(15(25)))
				(_sensitivity(35))
			)))
			(#ASSIGN#230_56 (_architecture 56 0 230 (_process (_alias ((oLEDR(2))(ComFlip)))(_simple)
				(_target(4(2)))
				(_sensitivity(42))
			)))
			(#ASSIGN#272_57 (_architecture 57 0 272 (_process (_simple)
				(_target(6)(7)(8)(9)(10)(11)(12)(13))
				(_sensitivity(53))
			)))
			(#INTERNAL#0_58 (_internal 58 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation PLL_Sys0 0 93 (_entity .  PLL_Sys)
		(_port
			((inclk0) (iClk50))
			((c0) (Clk16))
			((c1) (Clk100))
		)
	)
	(_instantiation ComCtrl0 0 129 (_entity .  ComCtrl)
		(_port
			((iClk) (Clk100))
			((iD) (ComD))
			((iGo) (ComGo))
			((iCmd) (ComCmd))
			((oGo) (ComDrawGo))
			((iDone) (\1 \))
			((oColor) (ComColor))
			((oX0) (ComX0))
			((oY0) (ComY0))
			((oX1) (ComX1))
			((oY1) (ComY1))
			((oX2) (ComX2))
			((oY2) (ComY2))
			((oFlip) (ComFlip))
			((oPolyline) (ComPolyline))
			((oTriangle) (ComTriangle))
			((oDbgFull) (oLEDR(0)))
			((oDbgFullPersistent) (oLEDR(1)))
			((oDbgUsed) (SSHLEDMDCtrlD))
		)
	)
	(_instantiation ACX705AKM_Ctrl0 0 188 (_entity .  ACX705AKM_Ctrl)
		(_port
			((iClk16) (Clk16))
			((oVsync) (ACX_Vsync))
			((oHsync) (ACX_Hsync))
			((oSD) (ACX_SD))
			((oMCK) (ACX_MCK))
			((oAdr) (ACX_Adr))
		)
	)
	(_instantiation FrameCtrl0 0 200 (_entity .  FrameCtrl)
		(_port
			((iClk) (Clk100))
			((iFlip) (ComFlip))
			((iClk0) (ACX_MCK))
			((iAdr0) (ACX_Adr))
			((iD0) (\2 \))
			((oQ0) (ACX_RGB))
			((iWrEn0) (\3 \))
			((iClk1) (Clk100))
			((iAdr1) (\4 \))
			((iD1) (ComColor))
			((oQ1) (_open))
			((iWrEn1) (\5 \))
			((oSRAM_A) (oSRAM_A))
			((ioSRAM_IO) (ioSRAM_IO))
			((oSRAM_CE_) (oSRAM_CE_))
			((oSRAM_WE_) (oSRAM_WE_))
			((oSRAM_LB_) (oSRAM_LB_))
			((oSRAM_UB_) (oSRAM_UB_))
			((oSRAM_OE_) (oSRAM_OE_))
		)
	)
	(_instantiation Line0 0 233 (_entity .  Line)
		(_port
			((iClk) (Clk100))
			((iGo) (\6 \))
			((oDone) (LineDone))
			((iX0) (ComX0))
			((iY0) (ComY0))
			((iX1) (ComX1))
			((iY1) (ComY1))
			((oAdr) (LineAdr))
			((oWrEn) (LineWrEn))
		)
	)
	(_instantiation Flip0 0 252 (_entity .  Flip)
		(_port
			((iClk) (Clk100))
			((iGo) (\7 \))
			((oDone) (FlipDone))
			((oAdr) (FlipAdr))
			((oWrEn) (FlipWrEn))
		)
	)
	(_model . swankmania_HDL 67 -1)

)
I 000048 55 10448         1195186345450 PLL_Sys
(_unit VERILOG 6.743.6.418 (PLL_Sys 0 39 (PLL_Sys 0 39 ))
	(_version v38)
	(_time 1195186344968 2007.11.15 20:12:24)
	(_source (\./../../lib/pll_sys.v\ VERILOG (\./../../lib/pll_sys.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195186344968)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal inclk0 ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c0 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal c1 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 48 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal sub_wire0 ~[5:0]wire~ 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 49 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire5 ~[0:0]wire~ 0 49 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 50 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire2 ~[1:1]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~[0:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 55 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal sub_wire4 ~[1:0]wire~ 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 0 (_array ~reg ((_downto (i 5) (i 0))))))
		(_signal (_internal \2 \ ~[5:0]reg~ -1 0 (_internal (_uni (_constant \6'h3f\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 0 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal \5 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \17 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#49_0 (_architecture 0 0 49 (_process (_simple)
				(_target(4))
			)))
			(#ASSIGN#50_1 (_architecture 1 0 50 (_process (_alias ((sub_wire2)(sub_wire0(t_1_1))))(_simple)
				(_target(5))
				(_sensitivity(3(d_1_1)))
			)))
			(#ASSIGN#51_2 (_architecture 2 0 51 (_process (_alias ((sub_wire1)(sub_wire0(t_0_0))))(_simple)
				(_target(6))
				(_sensitivity(3(d_0_0)))
			)))
			(#ASSIGN#52_3 (_architecture 3 0 52 (_process (_alias ((c0)(sub_wire1)))(_simple)
				(_target(1))
				(_sensitivity(6))
			)))
			(#ASSIGN#53_4 (_architecture 4 0 53 (_process (_alias ((c1)(sub_wire2)))(_simple)
				(_target(2))
				(_sensitivity(5))
			)))
			(#ASSIGN#54_5 (_architecture 5 0 54 (_process (_alias ((sub_wire3)(inclk0)))(_simple)
				(_target(7))
				(_sensitivity(0))
			)))
			(#ASSIGN#55_6 (_architecture 6 0 55 (_process (_alias ((sub_wire4)(sub_wire5)(sub_wire3)))(_simple)
				(_target(8))
				(_sensitivity(4)(7))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altpll_component.clk0_divide_by (_constant \25\))
		(_toward 0 altpll_component.clk0_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk0_multiply_by (_constant \8\))
		(_toward 0 altpll_component.clk0_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.clk1_divide_by (_constant \1\))
		(_toward 0 altpll_component.clk1_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk1_multiply_by (_constant \2\))
		(_toward 0 altpll_component.clk1_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.compensate_clock (_string \V"CLK0"\))
		(_toward 0 altpll_component.inclk0_input_frequency (_constant \20000\))
		(_toward 0 altpll_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altpll_component.lpm_hint (_string \V"CBX_MODULE_PREFIX=PLL_Sys"\))
		(_toward 0 altpll_component.lpm_type (_string \V"altpll"\))
		(_toward 0 altpll_component.operation_mode (_string \V"NORMAL"\))
		(_toward 0 altpll_component.port_activeclock (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_areset (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkloss (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkswitch (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_configupdate (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_fbin (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_inclk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_inclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_locked (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pfdena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasecounterselect (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasedone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasestep (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phaseupdown (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pllena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanaclr (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclk (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclkena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandata (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandataout (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanread (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanwrite (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk1 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk3 (_string \V"PORT_UNUSED"\))
	)
	(_scope
	)
	(_instantiation altpll_component 0 57 (_entity ovi_lpm  altpll)
		(_port
			((inclk) (sub_wire4))
			((clk) (sub_wire0))
			((activeclock) (_open))
			((areset) (\1 \))
			((clkbad) (_open))
			((clkena) (\2 \))
			((clkloss) (_open))
			((clkswitch) (\3 \))
			((configupdate) (\4 \))
			((enable0) (_open))
			((enable1) (_open))
			((extclk) (_open))
			((extclkena) (\5 \))
			((fbin) (\6 \))
			((fbout) (_open))
			((locked) (_open))
			((pfdena) (\7 \))
			((phasecounterselect) (\8 \))
			((phasedone) (_open))
			((phasestep) (\9 \))
			((phaseupdown) (\10 \))
			((pllena) (\11 \))
			((scanaclr) (\12 \))
			((scanclk) (\13 \))
			((scanclkena) (\14 \))
			((scandata) (\15 \))
			((scandataout) (_open))
			((scandone) (_open))
			((scanread) (\16 \))
			((scanwrite) (\17 \))
			((sclkout0) (_open))
			((sclkout1) (_open))
			((vcooverrange) (_open))
			((vcounderrange) (_open))
		)
	)
	(_model . PLL_Sys 8 -1)

)
I 000045 55 3483          1195186345454 Flip
(_unit VERILOG 6.743.6.418 (Flip 0 12 (Flip 0 12 ))
	(_version v38)
	(_time 1195186344968 2007.11.15 20:12:24)
	(_source (\./../../source/flip.v\ VERILOG (\./../../source/flip.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195186344968)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]reg~ 0 22 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal _Adr ~[15:0]reg~ 0 22 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Done ~reg 0 24 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 26 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#23_0 (_architecture 0 0 23 (_process 
				(_target(5))
			)))
			(#INITIAL#25_1 (_architecture 1 0 25 (_process 
				(_target(6))
			)))
			(#INITIAL#27_2 (_architecture 2 0 27 (_process 
				(_target(7))
			)))
			(#ASSIGN#29_3 (_architecture 3 0 29 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(6))
			)))
			(#ASSIGN#30_4 (_architecture 4 0 30 (_process (_alias ((oAdr)(_Adr)))(_simple)
				(_target(3))
				(_sensitivity(5))
			)))
			(#ASSIGN#31_5 (_architecture 5 0 31 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#33_6 (_architecture 6 0 33 (_process 
				(_target(6)(7)(5))
				(_read(0)(1)(5))
				(_need_init)
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Flip 9 -1)

)
I 000046 55 2572          1195186345458 tbClk
(_unit VERILOG 6.743.6.418 (tbClk 0 13 (tbClk 0 13 ))
	(_version v38)
	(_time 1195186344968 2007.11.15 20:12:24)
	(_source (\./../../source/tbclk.v\ VERILOG (\./../../source/tbclk.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1195186344968)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Timescale_kHz ~vector~0 0 15 \1000000000\ (_entity -1 (_code  3))))
		(_type (_internal ~vector~1 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Frequency_kHz ~vector~1 0 17 \0\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Ticks ~vector~2 0 27 \$unsigned(Timescale_kHz/2*Frequency_kHz)\ (_entity -1 (_code  5)))(_constant))
		(_port (_internal _oClk ~reg 0 19 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#22_0 (_architecture 0 0 22 (_process 
				(_target(0))
			)))
			(#ALWAYS#29_1 (_architecture 1 0 29 (_process 
				(_target(0))
				(_read(0))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . tbClk 6 -1)

)
I 000057 55 2946          1195186345462 tbswankmania_HDL
(_unit VERILOG 6.743.6.418 (tbswankmania_HDL 0 11 (tbswankmania_HDL 0 11 ))
	(_version v38)
	(_time 1195186344968 2007.11.15 20:12:24)
	(_source (\./../../source/tbswankmania_hdl.v\ VERILOG (\./../../source/tbswankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195186344968)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_signal (_internal iClk27 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal iClk50 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#75_0 (_architecture 0 0 75 (_process 
				(_monitor)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbClk0 0 17 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \50000\))
		)
		(_port
			((_oClk) (iClk50))
		)
	)
	(_instantiation tbClk1 0 26 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \27000\))
		)
		(_port
			((_oClk) (iClk27))
		)
	)
	(_instantiation swankmania_HDL0 0 35 (_entity .  swankmania_HDL)
		(_port
			((iClk27) (iClk27))
			((iClk50) (iClk50))
			((iSwitch) (_open))
			((iButton_) (_open))
			((oLEDR) (_open))
			((oLEDG) (_open))
			((oHex7) (_open))
			((oHex6) (_open))
			((oHex5) (_open))
			((oHex4) (_open))
			((oHex3) (_open))
			((oHex2) (_open))
			((oHex1) (_open))
			((oHex0) (_open))
			((ioGPIO0) (_open))
			((ioGPIO1) (_open))
			((oSRAM_A) (_open))
			((ioSRAM_IO) (_open))
			((oSRAM_CE_) (_open))
			((oSRAM_WE_) (_open))
			((oSRAM_LB_) (_open))
			((oSRAM_UB_) (_open))
			((oSRAM_OE_) (_open))
		)
	)
	(_model . tbswankmania_HDL 2 -1)

)
I 000046 55 1729          1195186530843 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1195186530375 2007.11.15 20:15:30)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1195186530375)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbswankmania_HDL 0 0 (_entity .  tbswankmania_HDL)
	)
	(_model . $root 1 -1)

)
I 000055 55 5843          1195186530847 ACX705AKM_Ctrl
(_unit VERILOG 6.743.6.418 (ACX705AKM_Ctrl 0 12 (ACX705AKM_Ctrl 0 12 ))
	(_version v38)
	(_time 1195186530375 2007.11.15 20:15:30)
	(_source (\./../../source/acx705akm_ctrl.v\ VERILOG (\./../../source/acx705akm_ctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_entity
		(_time 1195186530375)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal MCK_Hz ~vector~0 0 25 \4000000\ (_entity -1 (_code  14)))(_constant))
		(_type (_internal ~vector~1 0 26 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Hsync_Frame ~vector~1 0 26 \200\ (_entity -1 (_code  15)))(_constant))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Vsync_Hz ~vector~2 0 27 \74\ (_entity -1 (_code  16)))(_constant))
		(_type (_internal ~vector~3 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Dots_Frame ~vector~3 0 28 \272\ (_entity -1 (_code  17)))(_constant))
		(_type (_internal ~vector~4 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~4 0 29 \240\ (_entity -1 (_code  18)))(_constant))
		(_type (_internal ~vector~5 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Lines_Frame ~vector~5 0 30 \160\ (_entity -1 (_code  19)))(_constant))
		(_type (_internal ~vector~6 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Frame ~vector~6 0 31 \Pixels_Line*Lines_Frame\ (_entity -1 (_code  20)))(_constant))
		(_port (_internal iClk16 ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal oVsync ~wire 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHsync ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSD ~wire 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oMCK ~wire 0 17 (_architecture (_out ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _MCK8 ~reg 0 36 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal _MCK ~reg 0 36 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 57 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _DotCnt ~[8:0]reg~ 0 57 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 58 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _HsyncCnt ~[7:0]reg~ 0 58 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Hsync ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Vsync ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(3))
			)))
			(#INITIAL#37_1 (_architecture 1 0 37 (_process 
				(_target(6)(7))
			)))
			(#ASSIGN#42_2 (_architecture 2 0 42 (_process (_alias ((oMCK)(_MCK)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#45_3 (_architecture 3 0 45 (_process 
				(_target(6))
				(_read(0)(6))
				(_need_init)
			)))
			(#ALWAYS#51_4 (_architecture 4 0 51 (_process 
				(_target(7))
				(_read(6)(7))
				(_need_init)
			)))
			(#INITIAL#59_5 (_architecture 5 0 59 (_process 
				(_target(8)(9))
			)))
			(#ASSIGN#64_6 (_architecture 6 0 64 (_process (_simple)
				(_target(5))
				(_sensitivity(8)(9))
			)))
			(#ALWAYS#67_7 (_architecture 7 0 67 (_process 
				(_target(8))
				(_read(4)(8))
				(_need_init)
			)))
			(#ALWAYS#76_8 (_architecture 8 0 76 (_process 
				(_target(9))
				(_read(4)(8)(9))
				(_need_init)
			)))
			(#INITIAL#91_9 (_architecture 9 0 91 (_process 
				(_target(10)(11))
			)))
			(#ALWAYS#96_10 (_architecture 10 0 96 (_process 
				(_target(10)(11))
				(_read(4)(8)(9))
				(_need_init)
			)))
			(#ASSIGN#104_11 (_architecture 11 0 104 (_process (_alias ((oHsync)(_Hsync)))(_simple)
				(_target(2))
				(_sensitivity(10))
			)))
			(#ASSIGN#104_12 (_architecture 12 0 104 (_process (_alias ((oVsync)(_Vsync)))(_simple)
				(_target(1))
				(_sensitivity(11))
			)))
			(#INTERNAL#0_13 (_internal 13 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ACX705AKM_Ctrl 24 -1)

)
I 000048 55 9368          1195186530851 ComCtrl
(_unit VERILOG 6.743.6.418 (ComCtrl 0 12 (ComCtrl 0 12 ))
	(_version v38)
	(_time 1195186530375 2007.11.15 20:15:30)
	(_source (\./../../source/comctrl.v\ VERILOG (\./../../source/comctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 22))
	(_entity
		(_time 1195186530375)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[8:0]wire~ 0 16 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD ~[8:0]wire~ 0 16 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iGo ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iCmd ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oGo ~wire 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iDone ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oColor ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 24 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal oX0 ~[7:0]wire~ 0 24 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY0 ~[7:0]wire~ 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX1 ~[7:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY1 ~[7:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX2 ~[7:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY2 ~[7:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oFlip ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oPolyline ~wire 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oTriangle ~wire 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDbgFull ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oDbgFullPersistent ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 37 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal oDbgUsed ~[9:0]wire~ 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _FullPersistent ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 44 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _Color ~[8:0]reg~ 0 44 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _SetColor ~reg 0 45 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DebounceGo ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Empty ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _FIFO_Pop ~reg 0 55 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FIFO_Q ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Cmd ~wire 0 59 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FIFO_Used ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderFlip ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderPolyline ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[47:0]reg~ 0 66 (_array ~reg ((_range  22)))))
		(_signal (_internal _VertexBuf ~[47:0]reg~ 0 66 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 70 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _Cnt ~[7:0]reg~ 0 70 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Flip ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Go ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Polyline ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Y ~reg 0 159 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_virtual \1 \ 0 108 (_uni ((3)(1)))))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#INITIAL#46_1 (_architecture 1 0 46 (_process 
				(_target(20)(21))
			)))
			(#INITIAL#56_2 (_architecture 2 0 56 (_process 
				(_target(24))
			)))
			(#INITIAL#67_3 (_architecture 3 0 67 (_process 
				(_target(30))
			)))
			(#INITIAL#75_4 (_architecture 4 0 75 (_process 
				(_target(31)(32)(33)(34))
			)))
			(#ASSIGN#84_5 (_architecture 5 0 84 (_process (_alias ((oDbgFullPersistent)(_FullPersistent)))(_simple)
				(_target(17))
				(_sensitivity(19))
			)))
			(#ALWAYS#85_6 (_architecture 6 0 85 (_process 
				(_target(19))
				(_read(0)(16))
				(_need_init)
			)))
			(#ASSIGN#90_7 (_architecture 7 0 90 (_process (_alias ((oColor)(_Color)))(_simple)
				(_target(6))
				(_sensitivity(20))
			)))
			(#ASSIGN#102_8 (_architecture 8 0 102 (_process (_alias ((FIFO_Cmd)(FIFO_Q(9))))(_simple)
				(_target(26))
				(_sensitivity(25(9)))
			)))
			(#ASSIGN#103_9 (_architecture 9 0 103 (_process (_alias ((oDbgUsed)(FIFO_Used)))(_simple)
				(_target(18))
				(_sensitivity(27))
			)))
			(#ASSIGN#152_10 (_architecture 10 0 152 (_process (_alias ((oX0)(_VertexBuf(d_47_40))))(_simple)
				(_target(7))
				(_sensitivity(30(d_47_40)))
			)))
			(#ASSIGN#152_11 (_architecture 11 0 152 (_process (_alias ((oY0)(_VertexBuf(d_39_32))))(_simple)
				(_target(8))
				(_sensitivity(30(d_39_32)))
			)))
			(#ASSIGN#152_12 (_architecture 12 0 152 (_process (_alias ((oX1)(_VertexBuf(d_31_24))))(_simple)
				(_target(9))
				(_sensitivity(30(d_31_24)))
			)))
			(#ASSIGN#152_13 (_architecture 13 0 152 (_process (_alias ((oY1)(_VertexBuf(d_23_16))))(_simple)
				(_target(10))
				(_sensitivity(30(d_23_16)))
			)))
			(#ASSIGN#152_14 (_architecture 14 0 152 (_process (_alias ((oX2)(_VertexBuf(d_15_8))))(_simple)
				(_target(11))
				(_sensitivity(30(d_15_8)))
			)))
			(#ASSIGN#152_15 (_architecture 15 0 152 (_process (_alias ((oY2)(_VertexBuf(d_7_0))))(_simple)
				(_target(12))
				(_sensitivity(30(d_7_0)))
			)))
			(#ASSIGN#157_16 (_architecture 16 0 157 (_process (_alias ((oFlip)(_Flip)))(_simple)
				(_target(13))
				(_sensitivity(32))
			)))
			(#ASSIGN#157_17 (_architecture 17 0 157 (_process (_alias ((oGo)(_Go)))(_simple)
				(_target(4))
				(_sensitivity(33))
			)))
			(#ASSIGN#157_18 (_architecture 18 0 157 (_process (_alias ((oPolyline)(_Polyline)))(_simple)
				(_target(14))
				(_sensitivity(34))
			)))
			(#INITIAL#160_19 (_architecture 19 0 160 (_process 
				(_target(35))
			)))
			(#ALWAYS#162_20 (_architecture 20 0 162 (_process 
				(_target(24)(33)(35)(32)(31)(20)(34)(21)(30))
				(_read(0)(23)(5)(33)(24)(25(9))(28)(29)(21)(25(d_8_0))(34)(25(d_7_0))(30(d_47_8))(35)(31))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 93 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (iGo))
			((oQ) (DebounceGo))
		)
	)
	(_instantiation ComFIFO0 0 104 (_entity .  ComFIFO)
		(_port
			((clock) (iClk))
			((data) (\1 \))
			((rdreq) (_FIFO_Pop))
			((wrreq) (DebounceGo))
			((q) (FIFO_Q))
			((usedw) (FIFO_Used))
			((empty) (FIFO_Empty))
			((full) (oDbgFull))
		)
	)
	(_instantiation CmdDecoder0 0 124 (_entity .  CmdDecoder)
		(_port
			((data) (FIFO_Q(d_3_0)))
			((eq00) (DecoderFlip))
			((eq01) (DecoderPolyline))
			((eq02) (_open))
			((eq03) (_open))
			((eq04) (_open))
			((eq05) (_open))
			((eq06) (_open))
			((eq07) (_open))
			((eq08) (_open))
			((eq09) (_open))
			((eq0a) (_open))
			((eq0b) (_open))
			((eq0c) (_open))
			((eq0d) (_open))
			((eq0e) (_open))
			((eq0f) (_open))
		)
	)
	(_model . ComCtrl 23 -1)

)
I 000049 55 2647          1195186530855 Debounce
(_unit VERILOG 6.743.6.418 (Debounce 0 12 (Debounce 0 12 ))
	(_version v38)
	(_time 1195186530375 2007.11.15 20:15:30)
	(_source (\./../../source/debounce.v\ VERILOG (\./../../source/debounce.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195186530375)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iD ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oQ ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Q ~reg 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Bounce ~reg 0 21 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#19_0 (_architecture 0 0 19 (_process 
				(_target(3))
			)))
			(#INITIAL#22_1 (_architecture 1 0 22 (_process 
				(_target(4))
			)))
			(#ASSIGN#24_2 (_architecture 2 0 24 (_process (_alias ((oQ)(_Q)))(_simple)
				(_target(2))
				(_sensitivity(3))
			)))
			(#ALWAYS#27_3 (_architecture 3 0 27 (_process 
				(_target(4)(3))
				(_read(0)(1)(4))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Debounce 5 -1)

)
I 000048 55 4542          1195186530859 ComFIFO
(_unit VERILOG 6.743.6.418 (ComFIFO 0 39 (ComFIFO 0 39 ))
	(_version v38)
	(_time 1195186530375 2007.11.15 20:15:30)
	(_source (\./../../lib/comfifo.v\ VERILOG (\./../../lib/comfifo.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195186530375)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal clock ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 41 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal data ~[9:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal rdreq ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wrreq ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal empty ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal full ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~[9:0]wire~ 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal usedw ~[9:0]wire~ 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire2 ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 61 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#62_0 (_architecture 0 0 62 (_process (_alias ((usedw)(sub_wire0)))(_simple)
				(_target(7))
				(_sensitivity(8))
			)))
			(#ASSIGN#63_1 (_architecture 1 0 63 (_process (_alias ((empty)(sub_wire1)))(_simple)
				(_target(4))
				(_sensitivity(9))
			)))
			(#ASSIGN#64_2 (_architecture 2 0 64 (_process (_alias ((q)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(10))
			)))
			(#ASSIGN#65_3 (_architecture 3 0 65 (_process (_alias ((full)(sub_wire3)))(_simple)
				(_target(5))
				(_sensitivity(11))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 scfifo_component.add_ram_output_register (_string \V"ON"\))
		(_toward 0 scfifo_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 scfifo_component.lpm_numwords (_constant \1024\))
		(_toward 0 scfifo_component.lpm_showahead (_string \V"ON"\))
		(_toward 0 scfifo_component.lpm_type (_string \V"scfifo"\))
		(_toward 0 scfifo_component.lpm_width (_constant \10\))
		(_toward 0 scfifo_component.lpm_widthu (_constant \10\))
		(_toward 0 scfifo_component.overflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.underflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.use_eab (_string \V"ON"\))
	)
	(_scope
	)
	(_instantiation scfifo_component 0 67 (_entity ovi_lpm  scfifo)
		(_port
			((rdreq) (rdreq))
			((clock) (clock))
			((wrreq) (wrreq))
			((data) (data))
			((usedw) (sub_wire0))
			((empty) (sub_wire1))
			((q) (sub_wire2))
			((full) (sub_wire3))
			((aclr) (_open))
			((almost_empty) (_open))
			((almost_full) (_open))
			((sclr) (_open))
		)
	)
	(_model . ComFIFO 5 -1)

)
I 000051 55 11634         1195186530863 CmdDecoder
(_unit VERILOG 6.743.6.418 (CmdDecoder 0 39 (CmdDecoder 0 39 ))
	(_version v38)
	(_time 1195186530375 2007.11.15 20:15:30)
	(_source (\./../../lib/cmddecoder.v\ VERILOG (\./../../lib/cmddecoder.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 33))
	(_entity
		(_time 1195186530375)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 40 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal data ~[3:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal eq00 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq01 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq02 ~wire 0 43 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq03 ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq04 ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq05 ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq06 ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq07 ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq08 ~wire 0 49 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq09 ~wire 0 50 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0a ~wire 0 51 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0b ~wire 0 52 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0c ~wire 0 53 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0d ~wire 0 54 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0e ~wire 0 55 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0f ~wire 0 56 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 76 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal sub_wire0 ~[15:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[4:4]wire~ 0 77 (_array ~wire ((_to (i 4) (i 4))))))
		(_signal (_internal sub_wire16 ~[4:4]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[14:14]wire~ 0 78 (_array ~wire ((_to (i 14) (i 14))))))
		(_signal (_internal sub_wire15 ~[14:14]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:3]wire~ 0 79 (_array ~wire ((_to (i 3) (i 3))))))
		(_signal (_internal sub_wire14 ~[3:3]wire~ 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[13:13]wire~ 0 80 (_array ~wire ((_to (i 13) (i 13))))))
		(_signal (_internal sub_wire13 ~[13:13]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:2]wire~ 0 81 (_array ~wire ((_to (i 2) (i 2))))))
		(_signal (_internal sub_wire12 ~[2:2]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[12:12]wire~ 0 82 (_array ~wire ((_to (i 12) (i 12))))))
		(_signal (_internal sub_wire11 ~[12:12]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 83 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire10 ~[1:1]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:11]wire~ 0 84 (_array ~wire ((_to (i 11) (i 11))))))
		(_signal (_internal sub_wire9 ~[11:11]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 85 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire8 ~[0:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[10:10]wire~ 0 86 (_array ~wire ((_to (i 10) (i 10))))))
		(_signal (_internal sub_wire7 ~[10:10]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:9]wire~ 0 87 (_array ~wire ((_to (i 9) (i 9))))))
		(_signal (_internal sub_wire6 ~[9:9]wire~ 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:8]wire~ 0 88 (_array ~wire ((_to (i 8) (i 8))))))
		(_signal (_internal sub_wire5 ~[8:8]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:7]wire~ 0 89 (_array ~wire ((_to (i 7) (i 7))))))
		(_signal (_internal sub_wire4 ~[7:7]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:6]wire~ 0 90 (_array ~wire ((_to (i 6) (i 6))))))
		(_signal (_internal sub_wire3 ~[6:6]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:5]wire~ 0 91 (_array ~wire ((_to (i 5) (i 5))))))
		(_signal (_internal sub_wire2 ~[5:5]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[15:15]wire~ 0 92 (_array ~wire ((_to (i 15) (i 15))))))
		(_signal (_internal sub_wire1 ~[15:15]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#77_0 (_architecture 0 0 77 (_process (_alias ((sub_wire16)(sub_wire0(t_4_4))))(_simple)
				(_target(18))
				(_sensitivity(17(d_4_4)))
			)))
			(#ASSIGN#78_1 (_architecture 1 0 78 (_process (_alias ((sub_wire15)(sub_wire0(t_14_14))))(_simple)
				(_target(19))
				(_sensitivity(17(d_14_14)))
			)))
			(#ASSIGN#79_2 (_architecture 2 0 79 (_process (_alias ((sub_wire14)(sub_wire0(t_3_3))))(_simple)
				(_target(20))
				(_sensitivity(17(d_3_3)))
			)))
			(#ASSIGN#80_3 (_architecture 3 0 80 (_process (_alias ((sub_wire13)(sub_wire0(t_13_13))))(_simple)
				(_target(21))
				(_sensitivity(17(d_13_13)))
			)))
			(#ASSIGN#81_4 (_architecture 4 0 81 (_process (_alias ((sub_wire12)(sub_wire0(t_2_2))))(_simple)
				(_target(22))
				(_sensitivity(17(d_2_2)))
			)))
			(#ASSIGN#82_5 (_architecture 5 0 82 (_process (_alias ((sub_wire11)(sub_wire0(t_12_12))))(_simple)
				(_target(23))
				(_sensitivity(17(d_12_12)))
			)))
			(#ASSIGN#83_6 (_architecture 6 0 83 (_process (_alias ((sub_wire10)(sub_wire0(t_1_1))))(_simple)
				(_target(24))
				(_sensitivity(17(d_1_1)))
			)))
			(#ASSIGN#84_7 (_architecture 7 0 84 (_process (_alias ((sub_wire9)(sub_wire0(t_11_11))))(_simple)
				(_target(25))
				(_sensitivity(17(d_11_11)))
			)))
			(#ASSIGN#85_8 (_architecture 8 0 85 (_process (_alias ((sub_wire8)(sub_wire0(t_0_0))))(_simple)
				(_target(26))
				(_sensitivity(17(d_0_0)))
			)))
			(#ASSIGN#86_9 (_architecture 9 0 86 (_process (_alias ((sub_wire7)(sub_wire0(t_10_10))))(_simple)
				(_target(27))
				(_sensitivity(17(d_10_10)))
			)))
			(#ASSIGN#87_10 (_architecture 10 0 87 (_process (_alias ((sub_wire6)(sub_wire0(t_9_9))))(_simple)
				(_target(28))
				(_sensitivity(17(d_9_9)))
			)))
			(#ASSIGN#88_11 (_architecture 11 0 88 (_process (_alias ((sub_wire5)(sub_wire0(t_8_8))))(_simple)
				(_target(29))
				(_sensitivity(17(d_8_8)))
			)))
			(#ASSIGN#89_12 (_architecture 12 0 89 (_process (_alias ((sub_wire4)(sub_wire0(t_7_7))))(_simple)
				(_target(30))
				(_sensitivity(17(d_7_7)))
			)))
			(#ASSIGN#90_13 (_architecture 13 0 90 (_process (_alias ((sub_wire3)(sub_wire0(t_6_6))))(_simple)
				(_target(31))
				(_sensitivity(17(d_6_6)))
			)))
			(#ASSIGN#91_14 (_architecture 14 0 91 (_process (_alias ((sub_wire2)(sub_wire0(t_5_5))))(_simple)
				(_target(32))
				(_sensitivity(17(d_5_5)))
			)))
			(#ASSIGN#92_15 (_architecture 15 0 92 (_process (_alias ((sub_wire1)(sub_wire0(t_15_15))))(_simple)
				(_target(33))
				(_sensitivity(17(d_15_15)))
			)))
			(#ASSIGN#93_16 (_architecture 16 0 93 (_process (_alias ((eq0f)(sub_wire1)))(_simple)
				(_target(16))
				(_sensitivity(33))
			)))
			(#ASSIGN#94_17 (_architecture 17 0 94 (_process (_alias ((eq05)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(32))
			)))
			(#ASSIGN#95_18 (_architecture 18 0 95 (_process (_alias ((eq06)(sub_wire3)))(_simple)
				(_target(7))
				(_sensitivity(31))
			)))
			(#ASSIGN#96_19 (_architecture 19 0 96 (_process (_alias ((eq07)(sub_wire4)))(_simple)
				(_target(8))
				(_sensitivity(30))
			)))
			(#ASSIGN#97_20 (_architecture 20 0 97 (_process (_alias ((eq08)(sub_wire5)))(_simple)
				(_target(9))
				(_sensitivity(29))
			)))
			(#ASSIGN#98_21 (_architecture 21 0 98 (_process (_alias ((eq09)(sub_wire6)))(_simple)
				(_target(10))
				(_sensitivity(28))
			)))
			(#ASSIGN#99_22 (_architecture 22 0 99 (_process (_alias ((eq0a)(sub_wire7)))(_simple)
				(_target(11))
				(_sensitivity(27))
			)))
			(#ASSIGN#100_23 (_architecture 23 0 100 (_process (_alias ((eq00)(sub_wire8)))(_simple)
				(_target(1))
				(_sensitivity(26))
			)))
			(#ASSIGN#101_24 (_architecture 24 0 101 (_process (_alias ((eq0b)(sub_wire9)))(_simple)
				(_target(12))
				(_sensitivity(25))
			)))
			(#ASSIGN#102_25 (_architecture 25 0 102 (_process (_alias ((eq01)(sub_wire10)))(_simple)
				(_target(2))
				(_sensitivity(24))
			)))
			(#ASSIGN#103_26 (_architecture 26 0 103 (_process (_alias ((eq0c)(sub_wire11)))(_simple)
				(_target(13))
				(_sensitivity(23))
			)))
			(#ASSIGN#104_27 (_architecture 27 0 104 (_process (_alias ((eq02)(sub_wire12)))(_simple)
				(_target(3))
				(_sensitivity(22))
			)))
			(#ASSIGN#105_28 (_architecture 28 0 105 (_process (_alias ((eq0d)(sub_wire13)))(_simple)
				(_target(14))
				(_sensitivity(21))
			)))
			(#ASSIGN#106_29 (_architecture 29 0 106 (_process (_alias ((eq03)(sub_wire14)))(_simple)
				(_target(4))
				(_sensitivity(20))
			)))
			(#ASSIGN#107_30 (_architecture 30 0 107 (_process (_alias ((eq0e)(sub_wire15)))(_simple)
				(_target(15))
				(_sensitivity(19))
			)))
			(#ASSIGN#108_31 (_architecture 31 0 108 (_process (_alias ((eq04)(sub_wire16)))(_simple)
				(_target(5))
				(_sensitivity(18))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 lpm_decode_component.lpm_decodes (_constant \16\))
		(_toward 0 lpm_decode_component.lpm_type (_string \V"LPM_DECODE"\))
		(_toward 0 lpm_decode_component.lpm_width (_constant \4\))
	)
	(_scope
	)
	(_instantiation lpm_decode_component 0 110 (_entity ovi_lpm  lpm_decode)
		(_port
			((data) (data))
			((eq) (sub_wire0))
			((aclr) (_open))
			((clken) (_open))
			((clock) (_open))
			((enable) (_open))
		)
	)
	(_model . CmdDecoder 33 -1)

)
I 000050 55 6578          1195186530867 FrameCtrl
(_unit VERILOG 6.743.6.418 (FrameCtrl 0 12 (FrameCtrl 0 12 ))
	(_version v38)
	(_time 1195186530375 2007.11.15 20:15:30)
	(_source (\./../../source/framectrl.v\ VERILOG (\./../../source/framectrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 15))
	(_entity
		(_time 1195186530375)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iFlipGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iFlip ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk0 ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 19 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal iAdr0 ~[15:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 20 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD0 ~[8:0]wire~ 0 20 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ0 ~[8:0]wire~ 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn0 ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iClk1 ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iAdr1 ~[15:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iD1 ~[8:0]wire~ 0 27 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ1 ~[8:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn1 ~wire 0 29 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 32 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 33 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 34 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 38 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Face0 ~reg 0 41 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FrameA_Adr ~[15:0]wire~ 0 45 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Clk ~wire 0 48 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FrameA_WrEn ~wire 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_D ~[8:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Q ~[8:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DebounceFlip ~wire 0 53 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#42_0 (_architecture 0 0 42 (_process 
				(_target(20))
			)))
			(#ALWAYS#56_1 (_architecture 1 0 56 (_process 
				(_target(20))
				(_read(0)(2)(1)(20))
				(_need_init)
			)))
			(#ASSIGN#77_2 (_architecture 2 0 77 (_process (_simple)
				(_target(15))
			)))
			(#ASSIGN#77_3 (_architecture 3 0 77 (_process (_simple)
				(_target(19))
			)))
			(#ASSIGN#77_4 (_architecture 4 0 77 (_process (_simple)
				(_target(17))
			)))
			(#ASSIGN#77_5 (_architecture 5 0 77 (_process (_simple)
				(_target(18))
			)))
			(#ASSIGN#80_6 (_architecture 6 0 80 (_process (_simple)
				(_target(6))
				(_sensitivity(20)(25)(14))
			)))
			(#ASSIGN#81_7 (_architecture 7 0 81 (_process (_simple)
				(_target(11))
				(_sensitivity(20)(14)(25))
			)))
			(#ASSIGN#85_8 (_architecture 8 0 85 (_process (_alias ((FrameA_Adr)(_Face0)(iAdr0)(iAdr1)))(_simple)
				(_target(21))
				(_sensitivity(20)(4)(9))
			)))
			(#ASSIGN#86_9 (_architecture 9 0 86 (_process (_alias ((FrameA_D)(_Face0)(iD0)(iD1)))(_simple)
				(_target(24))
				(_sensitivity(20)(5)(10))
			)))
			(#ASSIGN#87_10 (_architecture 10 0 87 (_process (_alias ((FrameA_WrEn)(_Face0)(iWrEn0)(iWrEn1)))(_simple)
				(_target(23))
				(_sensitivity(20)(7)(12))
			)))
			(#ASSIGN#90_11 (_architecture 11 0 90 (_process (_simple)
				(_target(13))
				(_sensitivity(20)(9)(4))
			)))
			(#ASSIGN#93_12 (_architecture 12 0 93 (_process (_simple)
				(_target(14))
				(_sensitivity(16)(20)(10)(5))
			)))
			(#ASSIGN#94_13 (_architecture 13 0 94 (_process (_alias ((oSRAM_WE_)(_Face0)(iWrEn1)(iWrEn0)))(_simple)
				(_target(16))
				(_sensitivity(20)(12)(7))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FrameA0 0 61 (_entity .  FrameA)
		(_port
			((inclock) (iClk1))
			((outclock) (iClk0))
			((address) (FrameA_Adr))
			((data) (FrameA_D))
			((q) (FrameA_Q))
			((wren) (FrameA_WrEn))
		)
	)
	(_model . FrameCtrl 15 -1)

)
I 000047 55 5722          1195186530871 FrameA
(_unit VERILOG 6.743.6.418 (FrameA 0 39 (FrameA 0 39 ))
	(_version v38)
	(_time 1195186530375 2007.11.15 20:15:30)
	(_source (\./../../lib/framea.v\ VERILOG (\./../../lib/framea.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195186530375)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[15:0]wire~ 0 40 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal address ~[15:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 41 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal data ~[8:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal inclock ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wren ~wire 0 44 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal q ~[8:0]wire~ 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[8:0]wire~ 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#55_0 (_architecture 0 0 55 (_process (_alias ((q)(sub_wire0)))(_simple)
				(_target(5))
				(_sensitivity(6))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altsyncram_component.clock_enable_input_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.clock_enable_output_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.init_file (_string \V"../startup.hex"\))
		(_toward 0 altsyncram_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altsyncram_component.lpm_type (_string \V"altsyncram"\))
		(_toward 0 altsyncram_component.numwords_a (_constant \38400\))
		(_toward 0 altsyncram_component.operation_mode (_string \V"SINGLE_PORT"\))
		(_toward 0 altsyncram_component.outdata_aclr_a (_string \V"NONE"\))
		(_toward 0 altsyncram_component.outdata_reg_a (_string \V"CLOCK1"\))
		(_toward 0 altsyncram_component.power_up_uninitialized (_string \V"FALSE"\))
		(_toward 0 altsyncram_component.widthad_a (_constant \16\))
		(_toward 0 altsyncram_component.width_a (_constant \9\))
		(_toward 0 altsyncram_component.width_byteena_a (_constant \1\))
	)
	(_scope
	)
	(_instantiation altsyncram_component 0 57 (_entity ovi_lpm  altsyncram)
		(_port
			((wren_a) (wren))
			((clock0) (inclock))
			((clock1) (outclock))
			((address_a) (address))
			((data_a) (data))
			((q_a) (sub_wire0))
			((aclr0) (\1 \))
			((aclr1) (\2 \))
			((address_b) (\3 \))
			((addressstall_a) (\4 \))
			((addressstall_b) (\5 \))
			((byteena_a) (\6 \))
			((byteena_b) (\7 \))
			((clocken0) (\8 \))
			((clocken1) (\9 \))
			((clocken2) (\10 \))
			((clocken3) (\11 \))
			((data_b) (\12 \))
			((eccstatus) (_open))
			((q_b) (_open))
			((rden_a) (\13 \))
			((rden_b) (\14 \))
			((wren_b) (\15 \))
		)
	)
	(_model . FrameA 2 -1)

)
I 000045 55 6740          1195186530875 Line
(_unit VERILOG 6.743.6.418 (Line 0 14 (Line 0 14 ))
	(_version v38)
	(_time 1195186530375 2007.11.15 20:15:30)
	(_source (\./../../source/line.v\ VERILOG (\./../../source/line.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1195186530375)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~0 0 16 \240\ (_entity -1 (_code  16))))
		(_port (_internal iClk ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 23 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal iX0 ~[7:0]wire~ 0 23 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iY0 ~[7:0]wire~ 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iX1 ~[7:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iY1 ~[7:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 29 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Done ~reg 0 34 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]wire~S 0 44 (_array ~wire ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal X0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 51 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal dxAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dyAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Steep ~wire 0 60 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 64 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _AddrX ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _AddrY ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~S 0 78 (_array ~reg ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal _X ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Y ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dx ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dy ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Err ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _LastStep ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _NegativeYStep ~reg 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#35_0 (_architecture 0 0 35 (_process 
				(_target(9))
			)))
			(#ASSIGN#37_1 (_architecture 1 0 37 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(9))
			)))
			(#ASSIGN#44_2 (_architecture 2 0 44 (_process (_simple)
				(_target(10))
				(_sensitivity(3))
			)))
			(#ASSIGN#44_3 (_architecture 3 0 44 (_process (_simple)
				(_target(11))
				(_sensitivity(4))
			)))
			(#ASSIGN#44_4 (_architecture 4 0 44 (_process (_simple)
				(_target(12))
			)))
			(#ASSIGN#44_5 (_architecture 5 0 44 (_process (_simple)
				(_target(13))
			)))
			(#INITIAL#52_6 (_architecture 6 0 52 (_process 
				(_target(14))
			)))
			(#ASSIGN#54_7 (_architecture 7 0 54 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(8))
				(_sensitivity(14))
			)))
			(#ASSIGN#58_8 (_architecture 8 0 58 (_process (_alias ((dxAbs)(X1)(X0)(X1)(X0)(X0)(X1)))(_simple)
				(_target(15))
				(_sensitivity(12)(10))
			)))
			(#ASSIGN#58_9 (_architecture 9 0 58 (_process (_alias ((dyAbs)(Y1)(Y0)(Y1)(Y0)(Y0)(Y1)))(_simple)
				(_target(16))
				(_sensitivity(13)(11))
			)))
			(#ASSIGN#60_10 (_architecture 10 0 60 (_process (_alias ((Steep)(dyAbs)(dxAbs)))(_simple)
				(_target(17))
				(_sensitivity(16)(15))
			)))
			(#INITIAL#65_11 (_architecture 11 0 65 (_process 
				(_target(18)(19))
			)))
			(#ASSIGN#70_12 (_architecture 12 0 70 (_process (_simple)
				(_target(7))
				(_sensitivity(18)(19))
			)))
			(#INITIAL#80_13 (_architecture 13 0 80 (_process 
				(_target(20)(21)(22)(23)(25)(26))
			)))
			(#ALWAYS#90_14 (_architecture 14 0 90 (_process 
				(_target(14)(9)(22)(23)(24)(21)(20)(25)(18)(19)(26))
				(_read(0)(1)(12)(10)(16)(11)(13)(17)(15)(2)(20)(25)(21)(24)(23)(22)(26))
				(_need_init)
			)))
			(#INTERNAL#0_15 (_internal 15 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Line 17 -1)

)
I 000053 55 2649          1195186530879 SSHLEDMDCtrl
(_unit VERILOG 6.743.6.418 (SSHLEDMDCtrl 0 14 (SSHLEDMDCtrl 0 14 ))
	(_version v38)
	(_time 1195186530375 2007.11.15 20:15:30)
	(_source (\./../../source/sshledmdctrl.v\ VERILOG (\./../../source/sshledmdctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1195186530375)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 15 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iBCD ~[3:0]wire~ 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 16 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oMatrix ~[6:0]wire~ 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]reg~ 0 19 (_array ~reg ((_downto (i 6) (i 0))))))
		(_signal (_internal _oMatrix ~[6:0]reg~ 0 19 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#20_0 (_architecture 0 0 20 (_process 
				(_target(2))
			)))
			(#ASSIGN#22_1 (_architecture 1 0 22 (_process (_alias ((oMatrix)(_oMatrix)))(_simple)
				(_target(1))
				(_sensitivity(2))
			)))
			(#ALWAYS#26_2 (_architecture 2 0 26 (_process 
				(_target(2))
				(_read)
				(_sensitivity(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . SSHLEDMDCtrl 4 -1)

)
I 000055 55 18556         1195186530883 swankmania_HDL
(_unit VERILOG 6.743.6.418 (swankmania_HDL 0 12 (swankmania_HDL 0 12 ))
	(_version v38)
	(_time 1195186530375 2007.11.15 20:15:30)
	(_source (\./../../source/swankmania_hdl.v\ VERILOG (\./../../source/swankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 61))
	(_entity
		(_time 1195186530375)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate gSSHLEDMDCtrl 0 276 (_verilogfor  (_code  61) (_code  62) (_code  63))
	  (_object
	  	(_type (_internal ~vector~0 0 275 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal gCnt ~vector~0 0 275  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_60 (_internal 60 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation Digit 0 278 (_entity .  SSHLEDMDCtrl)
	  	(_port
	  		((iBCD) (SSHLEDMDCtrlD(_range  64)))
	  		((oMatrix) (SSHLEDMDCtrlQ(_range  65)))
	  	)
	  )
	)
	(_object
		(_port (_internal iClk27 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk50 ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 18 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal iSwitch ~[17:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 19 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iButton_ ~[3:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oLEDR ~[17:0]wire~ 0 22 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 23 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal oLEDG ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 26 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oHex7 ~[6:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex6 ~[6:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex5 ~[6:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex4 ~[6:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex3 ~[6:0]wire~ 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex2 ~[6:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex1 ~[6:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex0 ~[6:0]wire~ 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[23:0]wire~ 0 36 (_array ~wire ((_downto (i 23) (i 0))))))
		(_port (_internal ioGPIO0 ~[23:0]wire~ 0 36 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[25:0]wire~ 0 39 (_array ~wire ((_downto (i 25) (i 0))))))
		(_port (_internal ioGPIO1 ~[25:0]wire~ 0 39 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 43 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 43 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Clk16 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Clk100 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineWrEn ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineDone ~wire 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineAdr ~[15:0]wire~ 0 56 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipWrEn ~wire 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipDone ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipAdr ~[15:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_RGB ~[8:0]wire~ 0 62 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Vsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Hsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_SD ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_MCK ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Adr ~[15:0]wire~ 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComD ~[8:0]wire~ 0 70 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComColor ~[8:0]wire~ 0 71 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComCmd ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFrame ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFlip ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComDrawGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComPolyline ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComTriangle ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 86 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal ComX0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[31:0]wire~ 0 88 (_array ~wire ((_range  66)))))
		(_signal (_internal SSHLEDMDCtrlD ~[31:0]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[55:0]wire~ 0 89 (_array ~wire ((_range  67)))))
		(_signal (_internal SSHLEDMDCtrlQ ~[55:0]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~wire -1 141 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~wire -1 204 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 0 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal \3 \ ~[8:0]reg~ -1 0 (_internal (_uni (_constant \9'h0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~[15:0]wire~ -1 216 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~wire -1 219 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~wire -1 238 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~wire -1 257 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#141_0 (_internal 0 0 141 (_process (_alias ((\1 \)(ComPolyline)(LineDone)(ComFlip)(FlipDone)(ComPolyline)(ComFlip)))(_simple)
				(_target(54))
				(_sensitivity(44)(26)(42)(29))
			)))
			(#INTERNAL#204_1 (_internal 1 0 204 (_process (_alias ((\2 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(55))
				(_sensitivity(43)(42))
			)))
			(#INTERNAL#216_2 (_internal 2 0 216 (_process (_alias ((\5 \)(ComPolyline)(LineAdr)(FlipAdr)))(_simple)
				(_target(58))
				(_sensitivity(44)(27)(30))
			)))
			(#INTERNAL#219_3 (_internal 3 0 219 (_process (_alias ((\6 \)(ComPolyline)(LineWrEn)(ComFlip)(FlipWrEn)))(_simple)
				(_target(59))
				(_sensitivity(44)(25)(42)(28))
			)))
			(#INTERNAL#238_4 (_internal 4 0 238 (_process (_alias ((\7 \)(ComDrawGo)(ComPolyline)))(_simple)
				(_target(60))
				(_sensitivity(43)(44))
			)))
			(#INTERNAL#257_5 (_internal 5 0 257 (_process (_alias ((\8 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(61))
				(_sensitivity(43)(42))
			)))
			(#ASSIGN#102_6 (_architecture 6 0 102 (_process (_alias ((ComFrame)(ACX_Vsync)))(_simple)
				(_target(41))
				(_sensitivity(32))
			)))
			(#ASSIGN#127_7 (_architecture 7 0 127 (_process (_simple)
				(_target(14(0)))
			)))
			(#ASSIGN#127_8 (_architecture 8 0 127 (_process (_alias ((ComD(0))(ioGPIO0(1))))(_simple)
				(_target(37(0)))
				(_sensitivity(14(1)))
			)))
			(#ASSIGN#127_9 (_architecture 9 0 127 (_process (_simple)
				(_target(14(2)))
			)))
			(#ASSIGN#127_10 (_architecture 10 0 127 (_process (_alias ((ComD(1))(ioGPIO0(3))))(_simple)
				(_target(37(1)))
				(_sensitivity(14(3)))
			)))
			(#ASSIGN#127_11 (_architecture 11 0 127 (_process (_simple)
				(_target(14(4)))
			)))
			(#ASSIGN#127_12 (_architecture 12 0 127 (_process (_alias ((ComD(2))(ioGPIO0(5))))(_simple)
				(_target(37(2)))
				(_sensitivity(14(5)))
			)))
			(#ASSIGN#127_13 (_architecture 13 0 127 (_process (_simple)
				(_target(14(6)))
			)))
			(#ASSIGN#127_14 (_architecture 14 0 127 (_process (_alias ((ComD(3))(ioGPIO0(7))))(_simple)
				(_target(37(3)))
				(_sensitivity(14(7)))
			)))
			(#ASSIGN#127_15 (_architecture 15 0 127 (_process (_simple)
				(_target(14(8)))
			)))
			(#ASSIGN#127_16 (_architecture 16 0 127 (_process (_alias ((ComD(4))(ioGPIO0(9))))(_simple)
				(_target(37(4)))
				(_sensitivity(14(9)))
			)))
			(#ASSIGN#127_17 (_architecture 17 0 127 (_process (_simple)
				(_target(14(10)))
			)))
			(#ASSIGN#127_18 (_architecture 18 0 127 (_process (_alias ((ComD(5))(ioGPIO0(11))))(_simple)
				(_target(37(5)))
				(_sensitivity(14(11)))
			)))
			(#ASSIGN#127_19 (_architecture 19 0 127 (_process (_simple)
				(_target(14(12)))
			)))
			(#ASSIGN#127_20 (_architecture 20 0 127 (_process (_alias ((ComD(6))(ioGPIO0(13))))(_simple)
				(_target(37(6)))
				(_sensitivity(14(13)))
			)))
			(#ASSIGN#127_21 (_architecture 21 0 127 (_process (_simple)
				(_target(14(14)))
			)))
			(#ASSIGN#127_22 (_architecture 22 0 127 (_process (_alias ((ComD(7))(ioGPIO0(15))))(_simple)
				(_target(37(7)))
				(_sensitivity(14(15)))
			)))
			(#ASSIGN#127_23 (_architecture 23 0 127 (_process (_simple)
				(_target(14(16)))
			)))
			(#ASSIGN#127_24 (_architecture 24 0 127 (_process (_alias ((ComD(8))(ioGPIO0(17))))(_simple)
				(_target(37(8)))
				(_sensitivity(14(17)))
			)))
			(#ASSIGN#127_25 (_architecture 25 0 127 (_process (_simple)
				(_target(14(18)))
			)))
			(#ASSIGN#127_26 (_architecture 26 0 127 (_process (_alias ((ComGo)(ioGPIO0(19))))(_simple)
				(_target(39))
				(_sensitivity(14(19)))
			)))
			(#ASSIGN#127_27 (_architecture 27 0 127 (_process (_simple)
				(_target(14(20)))
			)))
			(#ASSIGN#127_28 (_architecture 28 0 127 (_process (_alias ((ComCmd)(ioGPIO0(21))))(_simple)
				(_target(40))
				(_sensitivity(14(21)))
			)))
			(#ASSIGN#127_29 (_architecture 29 0 127 (_process (_simple)
				(_target(14(22)))
			)))
			(#ASSIGN#127_30 (_architecture 30 0 127 (_process (_alias ((ioGPIO0(23))(ComFrame)))(_simple)
				(_target(14(23)))
				(_sensitivity(41))
			)))
			(#ASSIGN#186_31 (_architecture 31 0 186 (_process (_simple)
				(_target(15(0)))
			)))
			(#ASSIGN#186_32 (_architecture 32 0 186 (_process (_alias ((ioGPIO1(1))(ACX_RGB(8))))(_simple)
				(_target(15(1)))
				(_sensitivity(31(8)))
			)))
			(#ASSIGN#186_33 (_architecture 33 0 186 (_process (_simple)
				(_target(15(2)))
			)))
			(#ASSIGN#186_34 (_architecture 34 0 186 (_process (_alias ((ioGPIO1(3))(ACX_RGB(7))))(_simple)
				(_target(15(3)))
				(_sensitivity(31(7)))
			)))
			(#ASSIGN#186_35 (_architecture 35 0 186 (_process (_simple)
				(_target(15(4)))
			)))
			(#ASSIGN#186_36 (_architecture 36 0 186 (_process (_alias ((ioGPIO1(5))(ACX_RGB(6))))(_simple)
				(_target(15(5)))
				(_sensitivity(31(6)))
			)))
			(#ASSIGN#186_37 (_architecture 37 0 186 (_process (_simple)
				(_target(15(6)))
			)))
			(#ASSIGN#186_38 (_architecture 38 0 186 (_process (_alias ((ioGPIO1(7))(ACX_RGB(5))))(_simple)
				(_target(15(7)))
				(_sensitivity(31(5)))
			)))
			(#ASSIGN#186_39 (_architecture 39 0 186 (_process (_simple)
				(_target(15(8)))
			)))
			(#ASSIGN#186_40 (_architecture 40 0 186 (_process (_alias ((ioGPIO1(9))(ACX_RGB(4))))(_simple)
				(_target(15(9)))
				(_sensitivity(31(4)))
			)))
			(#ASSIGN#186_41 (_architecture 41 0 186 (_process (_simple)
				(_target(15(10)))
			)))
			(#ASSIGN#186_42 (_architecture 42 0 186 (_process (_alias ((ioGPIO1(11))(ACX_RGB(3))))(_simple)
				(_target(15(11)))
				(_sensitivity(31(3)))
			)))
			(#ASSIGN#186_43 (_architecture 43 0 186 (_process (_simple)
				(_target(15(12)))
			)))
			(#ASSIGN#186_44 (_architecture 44 0 186 (_process (_alias ((ioGPIO1(13))(ACX_RGB(2))))(_simple)
				(_target(15(13)))
				(_sensitivity(31(2)))
			)))
			(#ASSIGN#186_45 (_architecture 45 0 186 (_process (_simple)
				(_target(15(14)))
			)))
			(#ASSIGN#186_46 (_architecture 46 0 186 (_process (_alias ((ioGPIO1(15))(ACX_RGB(1))))(_simple)
				(_target(15(15)))
				(_sensitivity(31(1)))
			)))
			(#ASSIGN#186_47 (_architecture 47 0 186 (_process (_simple)
				(_target(15(16)))
			)))
			(#ASSIGN#186_48 (_architecture 48 0 186 (_process (_alias ((ioGPIO1(17))(ACX_RGB(0))))(_simple)
				(_target(15(17)))
				(_sensitivity(31(0)))
			)))
			(#ASSIGN#186_49 (_architecture 49 0 186 (_process (_simple)
				(_target(15(18)))
			)))
			(#ASSIGN#186_50 (_architecture 50 0 186 (_process (_alias ((ioGPIO1(19))(ACX_Hsync)))(_simple)
				(_target(15(19)))
				(_sensitivity(33))
			)))
			(#ASSIGN#186_51 (_architecture 51 0 186 (_process (_simple)
				(_target(15(20)))
			)))
			(#ASSIGN#186_52 (_architecture 52 0 186 (_process (_alias ((ioGPIO1(21))(ACX_Vsync)))(_simple)
				(_target(15(21)))
				(_sensitivity(32))
			)))
			(#ASSIGN#186_53 (_architecture 53 0 186 (_process (_simple)
				(_target(15(22)))
			)))
			(#ASSIGN#186_54 (_architecture 54 0 186 (_process (_alias ((ioGPIO1(23))(ACX_SD)))(_simple)
				(_target(15(23)))
				(_sensitivity(34))
			)))
			(#ASSIGN#186_55 (_architecture 55 0 186 (_process (_simple)
				(_target(15(24)))
			)))
			(#ASSIGN#186_56 (_architecture 56 0 186 (_process (_alias ((ioGPIO1(25))(ACX_MCK)))(_simple)
				(_target(15(25)))
				(_sensitivity(35))
			)))
			(#ASSIGN#231_57 (_architecture 57 0 231 (_process (_alias ((oLEDR(2))(ComFlip)))(_simple)
				(_target(4(2)))
				(_sensitivity(42))
			)))
			(#ASSIGN#273_58 (_architecture 58 0 273 (_process (_simple)
				(_target(6)(7)(8)(9)(10)(11)(12)(13))
				(_sensitivity(53))
			)))
			(#INTERNAL#0_59 (_internal 59 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation PLL_Sys0 0 93 (_entity .  PLL_Sys)
		(_port
			((inclk0) (iClk50))
			((c0) (Clk16))
			((c1) (Clk100))
		)
	)
	(_instantiation ComCtrl0 0 129 (_entity .  ComCtrl)
		(_port
			((iClk) (Clk100))
			((iD) (ComD))
			((iGo) (ComGo))
			((iCmd) (ComCmd))
			((oGo) (ComDrawGo))
			((iDone) (\1 \))
			((oColor) (ComColor))
			((oX0) (ComX0))
			((oY0) (ComY0))
			((oX1) (ComX1))
			((oY1) (ComY1))
			((oX2) (ComX2))
			((oY2) (ComY2))
			((oFlip) (ComFlip))
			((oPolyline) (ComPolyline))
			((oTriangle) (ComTriangle))
			((oDbgFull) (oLEDR(0)))
			((oDbgFullPersistent) (oLEDR(1)))
			((oDbgUsed) (SSHLEDMDCtrlD))
		)
	)
	(_instantiation ACX705AKM_Ctrl0 0 188 (_entity .  ACX705AKM_Ctrl)
		(_port
			((iClk16) (Clk16))
			((oVsync) (ACX_Vsync))
			((oHsync) (ACX_Hsync))
			((oSD) (ACX_SD))
			((oMCK) (ACX_MCK))
			((oAdr) (ACX_Adr))
		)
	)
	(_instantiation FrameCtrl0 0 200 (_entity .  FrameCtrl)
		(_port
			((iClk) (Clk100))
			((iFlipGo) (\2 \))
			((iFlip) (ComFlip))
			((iClk0) (ACX_MCK))
			((iAdr0) (ACX_Adr))
			((iD0) (\3 \))
			((oQ0) (ACX_RGB))
			((iWrEn0) (\4 \))
			((iClk1) (Clk100))
			((iAdr1) (\5 \))
			((iD1) (ComColor))
			((oQ1) (_open))
			((iWrEn1) (\6 \))
			((oSRAM_A) (oSRAM_A))
			((ioSRAM_IO) (ioSRAM_IO))
			((oSRAM_CE_) (oSRAM_CE_))
			((oSRAM_WE_) (oSRAM_WE_))
			((oSRAM_LB_) (oSRAM_LB_))
			((oSRAM_UB_) (oSRAM_UB_))
			((oSRAM_OE_) (oSRAM_OE_))
		)
	)
	(_instantiation Line0 0 234 (_entity .  Line)
		(_port
			((iClk) (Clk100))
			((iGo) (\7 \))
			((oDone) (LineDone))
			((iX0) (ComX0))
			((iY0) (ComY0))
			((iX1) (ComX1))
			((iY1) (ComY1))
			((oAdr) (LineAdr))
			((oWrEn) (LineWrEn))
		)
	)
	(_instantiation Flip0 0 253 (_entity .  Flip)
		(_port
			((iClk) (Clk100))
			((iGo) (\8 \))
			((oDone) (FlipDone))
			((oAdr) (FlipAdr))
			((oWrEn) (FlipWrEn))
		)
	)
	(_model . swankmania_HDL 68 -1)

)
I 000048 55 10448         1195186530887 PLL_Sys
(_unit VERILOG 6.743.6.418 (PLL_Sys 0 39 (PLL_Sys 0 39 ))
	(_version v38)
	(_time 1195186530375 2007.11.15 20:15:30)
	(_source (\./../../lib/pll_sys.v\ VERILOG (\./../../lib/pll_sys.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195186530375)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal inclk0 ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c0 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal c1 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 48 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal sub_wire0 ~[5:0]wire~ 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 49 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire5 ~[0:0]wire~ 0 49 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 50 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire2 ~[1:1]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~[0:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 55 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal sub_wire4 ~[1:0]wire~ 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 0 (_array ~reg ((_downto (i 5) (i 0))))))
		(_signal (_internal \2 \ ~[5:0]reg~ -1 0 (_internal (_uni (_constant \6'h3f\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 0 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal \5 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \17 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#49_0 (_architecture 0 0 49 (_process (_simple)
				(_target(4))
			)))
			(#ASSIGN#50_1 (_architecture 1 0 50 (_process (_alias ((sub_wire2)(sub_wire0(t_1_1))))(_simple)
				(_target(5))
				(_sensitivity(3(d_1_1)))
			)))
			(#ASSIGN#51_2 (_architecture 2 0 51 (_process (_alias ((sub_wire1)(sub_wire0(t_0_0))))(_simple)
				(_target(6))
				(_sensitivity(3(d_0_0)))
			)))
			(#ASSIGN#52_3 (_architecture 3 0 52 (_process (_alias ((c0)(sub_wire1)))(_simple)
				(_target(1))
				(_sensitivity(6))
			)))
			(#ASSIGN#53_4 (_architecture 4 0 53 (_process (_alias ((c1)(sub_wire2)))(_simple)
				(_target(2))
				(_sensitivity(5))
			)))
			(#ASSIGN#54_5 (_architecture 5 0 54 (_process (_alias ((sub_wire3)(inclk0)))(_simple)
				(_target(7))
				(_sensitivity(0))
			)))
			(#ASSIGN#55_6 (_architecture 6 0 55 (_process (_alias ((sub_wire4)(sub_wire5)(sub_wire3)))(_simple)
				(_target(8))
				(_sensitivity(4)(7))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altpll_component.clk0_divide_by (_constant \25\))
		(_toward 0 altpll_component.clk0_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk0_multiply_by (_constant \8\))
		(_toward 0 altpll_component.clk0_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.clk1_divide_by (_constant \1\))
		(_toward 0 altpll_component.clk1_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk1_multiply_by (_constant \2\))
		(_toward 0 altpll_component.clk1_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.compensate_clock (_string \V"CLK0"\))
		(_toward 0 altpll_component.inclk0_input_frequency (_constant \20000\))
		(_toward 0 altpll_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altpll_component.lpm_hint (_string \V"CBX_MODULE_PREFIX=PLL_Sys"\))
		(_toward 0 altpll_component.lpm_type (_string \V"altpll"\))
		(_toward 0 altpll_component.operation_mode (_string \V"NORMAL"\))
		(_toward 0 altpll_component.port_activeclock (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_areset (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkloss (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkswitch (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_configupdate (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_fbin (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_inclk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_inclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_locked (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pfdena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasecounterselect (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasedone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasestep (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phaseupdown (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pllena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanaclr (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclk (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclkena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandata (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandataout (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanread (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanwrite (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk1 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk3 (_string \V"PORT_UNUSED"\))
	)
	(_scope
	)
	(_instantiation altpll_component 0 57 (_entity ovi_lpm  altpll)
		(_port
			((inclk) (sub_wire4))
			((clk) (sub_wire0))
			((activeclock) (_open))
			((areset) (\1 \))
			((clkbad) (_open))
			((clkena) (\2 \))
			((clkloss) (_open))
			((clkswitch) (\3 \))
			((configupdate) (\4 \))
			((enable0) (_open))
			((enable1) (_open))
			((extclk) (_open))
			((extclkena) (\5 \))
			((fbin) (\6 \))
			((fbout) (_open))
			((locked) (_open))
			((pfdena) (\7 \))
			((phasecounterselect) (\8 \))
			((phasedone) (_open))
			((phasestep) (\9 \))
			((phaseupdown) (\10 \))
			((pllena) (\11 \))
			((scanaclr) (\12 \))
			((scanclk) (\13 \))
			((scanclkena) (\14 \))
			((scandata) (\15 \))
			((scandataout) (_open))
			((scandone) (_open))
			((scanread) (\16 \))
			((scanwrite) (\17 \))
			((sclkout0) (_open))
			((sclkout1) (_open))
			((vcooverrange) (_open))
			((vcounderrange) (_open))
		)
	)
	(_model . PLL_Sys 8 -1)

)
I 000045 55 3483          1195186530891 Flip
(_unit VERILOG 6.743.6.418 (Flip 0 12 (Flip 0 12 ))
	(_version v38)
	(_time 1195186530375 2007.11.15 20:15:30)
	(_source (\./../../source/flip.v\ VERILOG (\./../../source/flip.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195186530375)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]reg~ 0 22 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal _Adr ~[15:0]reg~ 0 22 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Done ~reg 0 24 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 26 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#23_0 (_architecture 0 0 23 (_process 
				(_target(5))
			)))
			(#INITIAL#25_1 (_architecture 1 0 25 (_process 
				(_target(6))
			)))
			(#INITIAL#27_2 (_architecture 2 0 27 (_process 
				(_target(7))
			)))
			(#ASSIGN#29_3 (_architecture 3 0 29 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(6))
			)))
			(#ASSIGN#30_4 (_architecture 4 0 30 (_process (_alias ((oAdr)(_Adr)))(_simple)
				(_target(3))
				(_sensitivity(5))
			)))
			(#ASSIGN#31_5 (_architecture 5 0 31 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#33_6 (_architecture 6 0 33 (_process 
				(_target(6)(7)(5))
				(_read(0)(1)(5))
				(_need_init)
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Flip 9 -1)

)
I 000046 55 2572          1195186530895 tbClk
(_unit VERILOG 6.743.6.418 (tbClk 0 13 (tbClk 0 13 ))
	(_version v38)
	(_time 1195186530375 2007.11.15 20:15:30)
	(_source (\./../../source/tbclk.v\ VERILOG (\./../../source/tbclk.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1195186530375)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Timescale_kHz ~vector~0 0 15 \1000000000\ (_entity -1 (_code  3))))
		(_type (_internal ~vector~1 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Frequency_kHz ~vector~1 0 17 \0\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Ticks ~vector~2 0 27 \$unsigned(Timescale_kHz/2*Frequency_kHz)\ (_entity -1 (_code  5)))(_constant))
		(_port (_internal _oClk ~reg 0 19 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#22_0 (_architecture 0 0 22 (_process 
				(_target(0))
			)))
			(#ALWAYS#29_1 (_architecture 1 0 29 (_process 
				(_target(0))
				(_read(0))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . tbClk 6 -1)

)
I 000057 55 2946          1195186530899 tbswankmania_HDL
(_unit VERILOG 6.743.6.418 (tbswankmania_HDL 0 11 (tbswankmania_HDL 0 11 ))
	(_version v38)
	(_time 1195186530375 2007.11.15 20:15:30)
	(_source (\./../../source/tbswankmania_hdl.v\ VERILOG (\./../../source/tbswankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195186530375)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_signal (_internal iClk27 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal iClk50 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#75_0 (_architecture 0 0 75 (_process 
				(_monitor)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbClk0 0 17 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \50000\))
		)
		(_port
			((_oClk) (iClk50))
		)
	)
	(_instantiation tbClk1 0 26 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \27000\))
		)
		(_port
			((_oClk) (iClk27))
		)
	)
	(_instantiation swankmania_HDL0 0 35 (_entity .  swankmania_HDL)
		(_port
			((iClk27) (iClk27))
			((iClk50) (iClk50))
			((iSwitch) (_open))
			((iButton_) (_open))
			((oLEDR) (_open))
			((oLEDG) (_open))
			((oHex7) (_open))
			((oHex6) (_open))
			((oHex5) (_open))
			((oHex4) (_open))
			((oHex3) (_open))
			((oHex2) (_open))
			((oHex1) (_open))
			((oHex0) (_open))
			((ioGPIO0) (_open))
			((ioGPIO1) (_open))
			((oSRAM_A) (_open))
			((ioSRAM_IO) (_open))
			((oSRAM_CE_) (_open))
			((oSRAM_WE_) (_open))
			((oSRAM_LB_) (_open))
			((oSRAM_UB_) (_open))
			((oSRAM_OE_) (_open))
		)
	)
	(_model . tbswankmania_HDL 2 -1)

)
I 000046 55 1729          1195186975421 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1195186974953 2007.11.15 20:22:54)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1195186974953)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbswankmania_HDL 0 0 (_entity .  tbswankmania_HDL)
	)
	(_model . $root 1 -1)

)
I 000055 55 5843          1195186975425 ACX705AKM_Ctrl
(_unit VERILOG 6.743.6.418 (ACX705AKM_Ctrl 0 12 (ACX705AKM_Ctrl 0 12 ))
	(_version v38)
	(_time 1195186974953 2007.11.15 20:22:54)
	(_source (\./../../source/acx705akm_ctrl.v\ VERILOG (\./../../source/acx705akm_ctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_entity
		(_time 1195186974953)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal MCK_Hz ~vector~0 0 25 \4000000\ (_entity -1 (_code  14)))(_constant))
		(_type (_internal ~vector~1 0 26 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Hsync_Frame ~vector~1 0 26 \200\ (_entity -1 (_code  15)))(_constant))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Vsync_Hz ~vector~2 0 27 \74\ (_entity -1 (_code  16)))(_constant))
		(_type (_internal ~vector~3 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Dots_Frame ~vector~3 0 28 \272\ (_entity -1 (_code  17)))(_constant))
		(_type (_internal ~vector~4 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~4 0 29 \240\ (_entity -1 (_code  18)))(_constant))
		(_type (_internal ~vector~5 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Lines_Frame ~vector~5 0 30 \160\ (_entity -1 (_code  19)))(_constant))
		(_type (_internal ~vector~6 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Frame ~vector~6 0 31 \Pixels_Line*Lines_Frame\ (_entity -1 (_code  20)))(_constant))
		(_port (_internal iClk16 ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal oVsync ~wire 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHsync ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSD ~wire 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oMCK ~wire 0 17 (_architecture (_out ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _MCK8 ~reg 0 36 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal _MCK ~reg 0 36 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 57 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _DotCnt ~[8:0]reg~ 0 57 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 58 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _HsyncCnt ~[7:0]reg~ 0 58 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Hsync ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Vsync ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(3))
			)))
			(#INITIAL#37_1 (_architecture 1 0 37 (_process 
				(_target(6)(7))
			)))
			(#ASSIGN#42_2 (_architecture 2 0 42 (_process (_alias ((oMCK)(_MCK)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#45_3 (_architecture 3 0 45 (_process 
				(_target(6))
				(_read(0)(6))
				(_need_init)
			)))
			(#ALWAYS#51_4 (_architecture 4 0 51 (_process 
				(_target(7))
				(_read(6)(7))
				(_need_init)
			)))
			(#INITIAL#59_5 (_architecture 5 0 59 (_process 
				(_target(8)(9))
			)))
			(#ASSIGN#64_6 (_architecture 6 0 64 (_process (_simple)
				(_target(5))
				(_sensitivity(8)(9))
			)))
			(#ALWAYS#67_7 (_architecture 7 0 67 (_process 
				(_target(8))
				(_read(4)(8))
				(_need_init)
			)))
			(#ALWAYS#76_8 (_architecture 8 0 76 (_process 
				(_target(9))
				(_read(4)(8)(9))
				(_need_init)
			)))
			(#INITIAL#91_9 (_architecture 9 0 91 (_process 
				(_target(10)(11))
			)))
			(#ALWAYS#96_10 (_architecture 10 0 96 (_process 
				(_target(10)(11))
				(_read(4)(8)(9))
				(_need_init)
			)))
			(#ASSIGN#104_11 (_architecture 11 0 104 (_process (_alias ((oHsync)(_Hsync)))(_simple)
				(_target(2))
				(_sensitivity(10))
			)))
			(#ASSIGN#104_12 (_architecture 12 0 104 (_process (_alias ((oVsync)(_Vsync)))(_simple)
				(_target(1))
				(_sensitivity(11))
			)))
			(#INTERNAL#0_13 (_internal 13 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ACX705AKM_Ctrl 24 -1)

)
I 000048 55 9368          1195186975429 ComCtrl
(_unit VERILOG 6.743.6.418 (ComCtrl 0 12 (ComCtrl 0 12 ))
	(_version v38)
	(_time 1195186974953 2007.11.15 20:22:54)
	(_source (\./../../source/comctrl.v\ VERILOG (\./../../source/comctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 22))
	(_entity
		(_time 1195186974953)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[8:0]wire~ 0 16 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD ~[8:0]wire~ 0 16 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iGo ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iCmd ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oGo ~wire 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iDone ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oColor ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 24 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal oX0 ~[7:0]wire~ 0 24 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY0 ~[7:0]wire~ 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX1 ~[7:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY1 ~[7:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX2 ~[7:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY2 ~[7:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oFlip ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oPolyline ~wire 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oTriangle ~wire 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDbgFull ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oDbgFullPersistent ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 37 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal oDbgUsed ~[9:0]wire~ 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _FullPersistent ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 44 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _Color ~[8:0]reg~ 0 44 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _SetColor ~reg 0 45 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DebounceGo ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Empty ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _FIFO_Pop ~reg 0 55 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FIFO_Q ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Cmd ~wire 0 59 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FIFO_Used ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderFlip ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderPolyline ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[47:0]reg~ 0 66 (_array ~reg ((_range  22)))))
		(_signal (_internal _VertexBuf ~[47:0]reg~ 0 66 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 70 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _Cnt ~[7:0]reg~ 0 70 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Flip ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Go ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Polyline ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Y ~reg 0 159 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_virtual \1 \ 0 108 (_uni ((3)(1)))))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#INITIAL#46_1 (_architecture 1 0 46 (_process 
				(_target(20)(21))
			)))
			(#INITIAL#56_2 (_architecture 2 0 56 (_process 
				(_target(24))
			)))
			(#INITIAL#67_3 (_architecture 3 0 67 (_process 
				(_target(30))
			)))
			(#INITIAL#75_4 (_architecture 4 0 75 (_process 
				(_target(31)(32)(33)(34))
			)))
			(#ASSIGN#84_5 (_architecture 5 0 84 (_process (_alias ((oDbgFullPersistent)(_FullPersistent)))(_simple)
				(_target(17))
				(_sensitivity(19))
			)))
			(#ALWAYS#85_6 (_architecture 6 0 85 (_process 
				(_target(19))
				(_read(0)(16))
				(_need_init)
			)))
			(#ASSIGN#90_7 (_architecture 7 0 90 (_process (_alias ((oColor)(_Color)))(_simple)
				(_target(6))
				(_sensitivity(20))
			)))
			(#ASSIGN#102_8 (_architecture 8 0 102 (_process (_alias ((FIFO_Cmd)(FIFO_Q(9))))(_simple)
				(_target(26))
				(_sensitivity(25(9)))
			)))
			(#ASSIGN#103_9 (_architecture 9 0 103 (_process (_alias ((oDbgUsed)(FIFO_Used)))(_simple)
				(_target(18))
				(_sensitivity(27))
			)))
			(#ASSIGN#152_10 (_architecture 10 0 152 (_process (_alias ((oX0)(_VertexBuf(d_47_40))))(_simple)
				(_target(7))
				(_sensitivity(30(d_47_40)))
			)))
			(#ASSIGN#152_11 (_architecture 11 0 152 (_process (_alias ((oY0)(_VertexBuf(d_39_32))))(_simple)
				(_target(8))
				(_sensitivity(30(d_39_32)))
			)))
			(#ASSIGN#152_12 (_architecture 12 0 152 (_process (_alias ((oX1)(_VertexBuf(d_31_24))))(_simple)
				(_target(9))
				(_sensitivity(30(d_31_24)))
			)))
			(#ASSIGN#152_13 (_architecture 13 0 152 (_process (_alias ((oY1)(_VertexBuf(d_23_16))))(_simple)
				(_target(10))
				(_sensitivity(30(d_23_16)))
			)))
			(#ASSIGN#152_14 (_architecture 14 0 152 (_process (_alias ((oX2)(_VertexBuf(d_15_8))))(_simple)
				(_target(11))
				(_sensitivity(30(d_15_8)))
			)))
			(#ASSIGN#152_15 (_architecture 15 0 152 (_process (_alias ((oY2)(_VertexBuf(d_7_0))))(_simple)
				(_target(12))
				(_sensitivity(30(d_7_0)))
			)))
			(#ASSIGN#157_16 (_architecture 16 0 157 (_process (_alias ((oFlip)(_Flip)))(_simple)
				(_target(13))
				(_sensitivity(32))
			)))
			(#ASSIGN#157_17 (_architecture 17 0 157 (_process (_alias ((oGo)(_Go)))(_simple)
				(_target(4))
				(_sensitivity(33))
			)))
			(#ASSIGN#157_18 (_architecture 18 0 157 (_process (_alias ((oPolyline)(_Polyline)))(_simple)
				(_target(14))
				(_sensitivity(34))
			)))
			(#INITIAL#160_19 (_architecture 19 0 160 (_process 
				(_target(35))
			)))
			(#ALWAYS#162_20 (_architecture 20 0 162 (_process 
				(_target(24)(33)(35)(32)(31)(20)(34)(21)(30))
				(_read(0)(23)(5)(33)(24)(25(9))(28)(29)(21)(25(d_8_0))(34)(25(d_7_0))(30(d_47_8))(35)(31))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 93 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (iGo))
			((oQ) (DebounceGo))
		)
	)
	(_instantiation ComFIFO0 0 104 (_entity .  ComFIFO)
		(_port
			((clock) (iClk))
			((data) (\1 \))
			((rdreq) (_FIFO_Pop))
			((wrreq) (DebounceGo))
			((q) (FIFO_Q))
			((usedw) (FIFO_Used))
			((empty) (FIFO_Empty))
			((full) (oDbgFull))
		)
	)
	(_instantiation CmdDecoder0 0 124 (_entity .  CmdDecoder)
		(_port
			((data) (FIFO_Q(d_3_0)))
			((eq00) (DecoderFlip))
			((eq01) (DecoderPolyline))
			((eq02) (_open))
			((eq03) (_open))
			((eq04) (_open))
			((eq05) (_open))
			((eq06) (_open))
			((eq07) (_open))
			((eq08) (_open))
			((eq09) (_open))
			((eq0a) (_open))
			((eq0b) (_open))
			((eq0c) (_open))
			((eq0d) (_open))
			((eq0e) (_open))
			((eq0f) (_open))
		)
	)
	(_model . ComCtrl 23 -1)

)
I 000049 55 2647          1195186975433 Debounce
(_unit VERILOG 6.743.6.418 (Debounce 0 12 (Debounce 0 12 ))
	(_version v38)
	(_time 1195186974953 2007.11.15 20:22:54)
	(_source (\./../../source/debounce.v\ VERILOG (\./../../source/debounce.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195186974953)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iD ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oQ ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Q ~reg 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Bounce ~reg 0 21 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#19_0 (_architecture 0 0 19 (_process 
				(_target(3))
			)))
			(#INITIAL#22_1 (_architecture 1 0 22 (_process 
				(_target(4))
			)))
			(#ASSIGN#24_2 (_architecture 2 0 24 (_process (_alias ((oQ)(_Q)))(_simple)
				(_target(2))
				(_sensitivity(3))
			)))
			(#ALWAYS#27_3 (_architecture 3 0 27 (_process 
				(_target(4)(3))
				(_read(0)(1)(4))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Debounce 5 -1)

)
I 000048 55 4542          1195186975437 ComFIFO
(_unit VERILOG 6.743.6.418 (ComFIFO 0 39 (ComFIFO 0 39 ))
	(_version v38)
	(_time 1195186974953 2007.11.15 20:22:54)
	(_source (\./../../lib/comfifo.v\ VERILOG (\./../../lib/comfifo.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195186974953)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal clock ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 41 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal data ~[9:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal rdreq ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wrreq ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal empty ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal full ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~[9:0]wire~ 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal usedw ~[9:0]wire~ 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire2 ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 61 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#62_0 (_architecture 0 0 62 (_process (_alias ((usedw)(sub_wire0)))(_simple)
				(_target(7))
				(_sensitivity(8))
			)))
			(#ASSIGN#63_1 (_architecture 1 0 63 (_process (_alias ((empty)(sub_wire1)))(_simple)
				(_target(4))
				(_sensitivity(9))
			)))
			(#ASSIGN#64_2 (_architecture 2 0 64 (_process (_alias ((q)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(10))
			)))
			(#ASSIGN#65_3 (_architecture 3 0 65 (_process (_alias ((full)(sub_wire3)))(_simple)
				(_target(5))
				(_sensitivity(11))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 scfifo_component.add_ram_output_register (_string \V"ON"\))
		(_toward 0 scfifo_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 scfifo_component.lpm_numwords (_constant \1024\))
		(_toward 0 scfifo_component.lpm_showahead (_string \V"ON"\))
		(_toward 0 scfifo_component.lpm_type (_string \V"scfifo"\))
		(_toward 0 scfifo_component.lpm_width (_constant \10\))
		(_toward 0 scfifo_component.lpm_widthu (_constant \10\))
		(_toward 0 scfifo_component.overflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.underflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.use_eab (_string \V"ON"\))
	)
	(_scope
	)
	(_instantiation scfifo_component 0 67 (_entity ovi_lpm  scfifo)
		(_port
			((rdreq) (rdreq))
			((clock) (clock))
			((wrreq) (wrreq))
			((data) (data))
			((usedw) (sub_wire0))
			((empty) (sub_wire1))
			((q) (sub_wire2))
			((full) (sub_wire3))
			((aclr) (_open))
			((almost_empty) (_open))
			((almost_full) (_open))
			((sclr) (_open))
		)
	)
	(_model . ComFIFO 5 -1)

)
I 000051 55 11634         1195186975441 CmdDecoder
(_unit VERILOG 6.743.6.418 (CmdDecoder 0 39 (CmdDecoder 0 39 ))
	(_version v38)
	(_time 1195186974953 2007.11.15 20:22:54)
	(_source (\./../../lib/cmddecoder.v\ VERILOG (\./../../lib/cmddecoder.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 33))
	(_entity
		(_time 1195186974953)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 40 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal data ~[3:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal eq00 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq01 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq02 ~wire 0 43 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq03 ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq04 ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq05 ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq06 ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq07 ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq08 ~wire 0 49 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq09 ~wire 0 50 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0a ~wire 0 51 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0b ~wire 0 52 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0c ~wire 0 53 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0d ~wire 0 54 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0e ~wire 0 55 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0f ~wire 0 56 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 76 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal sub_wire0 ~[15:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[4:4]wire~ 0 77 (_array ~wire ((_to (i 4) (i 4))))))
		(_signal (_internal sub_wire16 ~[4:4]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[14:14]wire~ 0 78 (_array ~wire ((_to (i 14) (i 14))))))
		(_signal (_internal sub_wire15 ~[14:14]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:3]wire~ 0 79 (_array ~wire ((_to (i 3) (i 3))))))
		(_signal (_internal sub_wire14 ~[3:3]wire~ 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[13:13]wire~ 0 80 (_array ~wire ((_to (i 13) (i 13))))))
		(_signal (_internal sub_wire13 ~[13:13]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:2]wire~ 0 81 (_array ~wire ((_to (i 2) (i 2))))))
		(_signal (_internal sub_wire12 ~[2:2]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[12:12]wire~ 0 82 (_array ~wire ((_to (i 12) (i 12))))))
		(_signal (_internal sub_wire11 ~[12:12]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 83 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire10 ~[1:1]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:11]wire~ 0 84 (_array ~wire ((_to (i 11) (i 11))))))
		(_signal (_internal sub_wire9 ~[11:11]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 85 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire8 ~[0:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[10:10]wire~ 0 86 (_array ~wire ((_to (i 10) (i 10))))))
		(_signal (_internal sub_wire7 ~[10:10]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:9]wire~ 0 87 (_array ~wire ((_to (i 9) (i 9))))))
		(_signal (_internal sub_wire6 ~[9:9]wire~ 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:8]wire~ 0 88 (_array ~wire ((_to (i 8) (i 8))))))
		(_signal (_internal sub_wire5 ~[8:8]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:7]wire~ 0 89 (_array ~wire ((_to (i 7) (i 7))))))
		(_signal (_internal sub_wire4 ~[7:7]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:6]wire~ 0 90 (_array ~wire ((_to (i 6) (i 6))))))
		(_signal (_internal sub_wire3 ~[6:6]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:5]wire~ 0 91 (_array ~wire ((_to (i 5) (i 5))))))
		(_signal (_internal sub_wire2 ~[5:5]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[15:15]wire~ 0 92 (_array ~wire ((_to (i 15) (i 15))))))
		(_signal (_internal sub_wire1 ~[15:15]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#77_0 (_architecture 0 0 77 (_process (_alias ((sub_wire16)(sub_wire0(t_4_4))))(_simple)
				(_target(18))
				(_sensitivity(17(d_4_4)))
			)))
			(#ASSIGN#78_1 (_architecture 1 0 78 (_process (_alias ((sub_wire15)(sub_wire0(t_14_14))))(_simple)
				(_target(19))
				(_sensitivity(17(d_14_14)))
			)))
			(#ASSIGN#79_2 (_architecture 2 0 79 (_process (_alias ((sub_wire14)(sub_wire0(t_3_3))))(_simple)
				(_target(20))
				(_sensitivity(17(d_3_3)))
			)))
			(#ASSIGN#80_3 (_architecture 3 0 80 (_process (_alias ((sub_wire13)(sub_wire0(t_13_13))))(_simple)
				(_target(21))
				(_sensitivity(17(d_13_13)))
			)))
			(#ASSIGN#81_4 (_architecture 4 0 81 (_process (_alias ((sub_wire12)(sub_wire0(t_2_2))))(_simple)
				(_target(22))
				(_sensitivity(17(d_2_2)))
			)))
			(#ASSIGN#82_5 (_architecture 5 0 82 (_process (_alias ((sub_wire11)(sub_wire0(t_12_12))))(_simple)
				(_target(23))
				(_sensitivity(17(d_12_12)))
			)))
			(#ASSIGN#83_6 (_architecture 6 0 83 (_process (_alias ((sub_wire10)(sub_wire0(t_1_1))))(_simple)
				(_target(24))
				(_sensitivity(17(d_1_1)))
			)))
			(#ASSIGN#84_7 (_architecture 7 0 84 (_process (_alias ((sub_wire9)(sub_wire0(t_11_11))))(_simple)
				(_target(25))
				(_sensitivity(17(d_11_11)))
			)))
			(#ASSIGN#85_8 (_architecture 8 0 85 (_process (_alias ((sub_wire8)(sub_wire0(t_0_0))))(_simple)
				(_target(26))
				(_sensitivity(17(d_0_0)))
			)))
			(#ASSIGN#86_9 (_architecture 9 0 86 (_process (_alias ((sub_wire7)(sub_wire0(t_10_10))))(_simple)
				(_target(27))
				(_sensitivity(17(d_10_10)))
			)))
			(#ASSIGN#87_10 (_architecture 10 0 87 (_process (_alias ((sub_wire6)(sub_wire0(t_9_9))))(_simple)
				(_target(28))
				(_sensitivity(17(d_9_9)))
			)))
			(#ASSIGN#88_11 (_architecture 11 0 88 (_process (_alias ((sub_wire5)(sub_wire0(t_8_8))))(_simple)
				(_target(29))
				(_sensitivity(17(d_8_8)))
			)))
			(#ASSIGN#89_12 (_architecture 12 0 89 (_process (_alias ((sub_wire4)(sub_wire0(t_7_7))))(_simple)
				(_target(30))
				(_sensitivity(17(d_7_7)))
			)))
			(#ASSIGN#90_13 (_architecture 13 0 90 (_process (_alias ((sub_wire3)(sub_wire0(t_6_6))))(_simple)
				(_target(31))
				(_sensitivity(17(d_6_6)))
			)))
			(#ASSIGN#91_14 (_architecture 14 0 91 (_process (_alias ((sub_wire2)(sub_wire0(t_5_5))))(_simple)
				(_target(32))
				(_sensitivity(17(d_5_5)))
			)))
			(#ASSIGN#92_15 (_architecture 15 0 92 (_process (_alias ((sub_wire1)(sub_wire0(t_15_15))))(_simple)
				(_target(33))
				(_sensitivity(17(d_15_15)))
			)))
			(#ASSIGN#93_16 (_architecture 16 0 93 (_process (_alias ((eq0f)(sub_wire1)))(_simple)
				(_target(16))
				(_sensitivity(33))
			)))
			(#ASSIGN#94_17 (_architecture 17 0 94 (_process (_alias ((eq05)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(32))
			)))
			(#ASSIGN#95_18 (_architecture 18 0 95 (_process (_alias ((eq06)(sub_wire3)))(_simple)
				(_target(7))
				(_sensitivity(31))
			)))
			(#ASSIGN#96_19 (_architecture 19 0 96 (_process (_alias ((eq07)(sub_wire4)))(_simple)
				(_target(8))
				(_sensitivity(30))
			)))
			(#ASSIGN#97_20 (_architecture 20 0 97 (_process (_alias ((eq08)(sub_wire5)))(_simple)
				(_target(9))
				(_sensitivity(29))
			)))
			(#ASSIGN#98_21 (_architecture 21 0 98 (_process (_alias ((eq09)(sub_wire6)))(_simple)
				(_target(10))
				(_sensitivity(28))
			)))
			(#ASSIGN#99_22 (_architecture 22 0 99 (_process (_alias ((eq0a)(sub_wire7)))(_simple)
				(_target(11))
				(_sensitivity(27))
			)))
			(#ASSIGN#100_23 (_architecture 23 0 100 (_process (_alias ((eq00)(sub_wire8)))(_simple)
				(_target(1))
				(_sensitivity(26))
			)))
			(#ASSIGN#101_24 (_architecture 24 0 101 (_process (_alias ((eq0b)(sub_wire9)))(_simple)
				(_target(12))
				(_sensitivity(25))
			)))
			(#ASSIGN#102_25 (_architecture 25 0 102 (_process (_alias ((eq01)(sub_wire10)))(_simple)
				(_target(2))
				(_sensitivity(24))
			)))
			(#ASSIGN#103_26 (_architecture 26 0 103 (_process (_alias ((eq0c)(sub_wire11)))(_simple)
				(_target(13))
				(_sensitivity(23))
			)))
			(#ASSIGN#104_27 (_architecture 27 0 104 (_process (_alias ((eq02)(sub_wire12)))(_simple)
				(_target(3))
				(_sensitivity(22))
			)))
			(#ASSIGN#105_28 (_architecture 28 0 105 (_process (_alias ((eq0d)(sub_wire13)))(_simple)
				(_target(14))
				(_sensitivity(21))
			)))
			(#ASSIGN#106_29 (_architecture 29 0 106 (_process (_alias ((eq03)(sub_wire14)))(_simple)
				(_target(4))
				(_sensitivity(20))
			)))
			(#ASSIGN#107_30 (_architecture 30 0 107 (_process (_alias ((eq0e)(sub_wire15)))(_simple)
				(_target(15))
				(_sensitivity(19))
			)))
			(#ASSIGN#108_31 (_architecture 31 0 108 (_process (_alias ((eq04)(sub_wire16)))(_simple)
				(_target(5))
				(_sensitivity(18))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 lpm_decode_component.lpm_decodes (_constant \16\))
		(_toward 0 lpm_decode_component.lpm_type (_string \V"LPM_DECODE"\))
		(_toward 0 lpm_decode_component.lpm_width (_constant \4\))
	)
	(_scope
	)
	(_instantiation lpm_decode_component 0 110 (_entity ovi_lpm  lpm_decode)
		(_port
			((data) (data))
			((eq) (sub_wire0))
			((aclr) (_open))
			((clken) (_open))
			((clock) (_open))
			((enable) (_open))
		)
	)
	(_model . CmdDecoder 33 -1)

)
I 000050 55 6578          1195186975445 FrameCtrl
(_unit VERILOG 6.743.6.418 (FrameCtrl 0 12 (FrameCtrl 0 12 ))
	(_version v38)
	(_time 1195186974953 2007.11.15 20:22:54)
	(_source (\./../../source/framectrl.v\ VERILOG (\./../../source/framectrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 15))
	(_entity
		(_time 1195186974953)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iFlipGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iFlip ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk0 ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 19 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal iAdr0 ~[15:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 20 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD0 ~[8:0]wire~ 0 20 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ0 ~[8:0]wire~ 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn0 ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iClk1 ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iAdr1 ~[15:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iD1 ~[8:0]wire~ 0 27 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ1 ~[8:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn1 ~wire 0 29 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 32 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 33 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 34 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 38 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Face0 ~reg 0 41 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FrameA_Adr ~[15:0]wire~ 0 45 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Clk ~wire 0 48 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FrameA_WrEn ~wire 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_D ~[8:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Q ~[8:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DebounceFlip ~wire 0 53 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#42_0 (_architecture 0 0 42 (_process 
				(_target(20))
			)))
			(#ALWAYS#56_1 (_architecture 1 0 56 (_process 
				(_target(20))
				(_read(0)(2)(1)(20))
				(_need_init)
			)))
			(#ASSIGN#77_2 (_architecture 2 0 77 (_process (_simple)
				(_target(15))
			)))
			(#ASSIGN#77_3 (_architecture 3 0 77 (_process (_simple)
				(_target(19))
			)))
			(#ASSIGN#77_4 (_architecture 4 0 77 (_process (_simple)
				(_target(17))
			)))
			(#ASSIGN#77_5 (_architecture 5 0 77 (_process (_simple)
				(_target(18))
			)))
			(#ASSIGN#80_6 (_architecture 6 0 80 (_process (_simple)
				(_target(6))
				(_sensitivity(20)(25)(14))
			)))
			(#ASSIGN#81_7 (_architecture 7 0 81 (_process (_simple)
				(_target(11))
				(_sensitivity(20)(14)(25))
			)))
			(#ASSIGN#85_8 (_architecture 8 0 85 (_process (_alias ((FrameA_Adr)(_Face0)(iAdr0)(iAdr1)))(_simple)
				(_target(21))
				(_sensitivity(20)(4)(9))
			)))
			(#ASSIGN#86_9 (_architecture 9 0 86 (_process (_alias ((FrameA_D)(_Face0)(iD0)(iD1)))(_simple)
				(_target(24))
				(_sensitivity(20)(5)(10))
			)))
			(#ASSIGN#87_10 (_architecture 10 0 87 (_process (_alias ((FrameA_WrEn)(_Face0)(iWrEn0)(iWrEn1)))(_simple)
				(_target(23))
				(_sensitivity(20)(7)(12))
			)))
			(#ASSIGN#90_11 (_architecture 11 0 90 (_process (_simple)
				(_target(13))
				(_sensitivity(20)(9)(4))
			)))
			(#ASSIGN#93_12 (_architecture 12 0 93 (_process (_simple)
				(_target(14))
				(_sensitivity(16)(20)(10)(5))
			)))
			(#ASSIGN#94_13 (_architecture 13 0 94 (_process (_alias ((oSRAM_WE_)(_Face0)(iWrEn1)(iWrEn0)))(_simple)
				(_target(16))
				(_sensitivity(20)(12)(7))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FrameA0 0 61 (_entity .  FrameA)
		(_port
			((inclock) (iClk1))
			((outclock) (iClk0))
			((address) (FrameA_Adr))
			((data) (FrameA_D))
			((q) (FrameA_Q))
			((wren) (FrameA_WrEn))
		)
	)
	(_model . FrameCtrl 15 -1)

)
I 000047 55 5722          1195186975449 FrameA
(_unit VERILOG 6.743.6.418 (FrameA 0 39 (FrameA 0 39 ))
	(_version v38)
	(_time 1195186974953 2007.11.15 20:22:54)
	(_source (\./../../lib/framea.v\ VERILOG (\./../../lib/framea.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195186974953)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[15:0]wire~ 0 40 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal address ~[15:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 41 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal data ~[8:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal inclock ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wren ~wire 0 44 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal q ~[8:0]wire~ 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[8:0]wire~ 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#55_0 (_architecture 0 0 55 (_process (_alias ((q)(sub_wire0)))(_simple)
				(_target(5))
				(_sensitivity(6))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altsyncram_component.clock_enable_input_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.clock_enable_output_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.init_file (_string \V"../startup.hex"\))
		(_toward 0 altsyncram_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altsyncram_component.lpm_type (_string \V"altsyncram"\))
		(_toward 0 altsyncram_component.numwords_a (_constant \38400\))
		(_toward 0 altsyncram_component.operation_mode (_string \V"SINGLE_PORT"\))
		(_toward 0 altsyncram_component.outdata_aclr_a (_string \V"NONE"\))
		(_toward 0 altsyncram_component.outdata_reg_a (_string \V"CLOCK1"\))
		(_toward 0 altsyncram_component.power_up_uninitialized (_string \V"FALSE"\))
		(_toward 0 altsyncram_component.widthad_a (_constant \16\))
		(_toward 0 altsyncram_component.width_a (_constant \9\))
		(_toward 0 altsyncram_component.width_byteena_a (_constant \1\))
	)
	(_scope
	)
	(_instantiation altsyncram_component 0 57 (_entity ovi_lpm  altsyncram)
		(_port
			((wren_a) (wren))
			((clock0) (inclock))
			((clock1) (outclock))
			((address_a) (address))
			((data_a) (data))
			((q_a) (sub_wire0))
			((aclr0) (\1 \))
			((aclr1) (\2 \))
			((address_b) (\3 \))
			((addressstall_a) (\4 \))
			((addressstall_b) (\5 \))
			((byteena_a) (\6 \))
			((byteena_b) (\7 \))
			((clocken0) (\8 \))
			((clocken1) (\9 \))
			((clocken2) (\10 \))
			((clocken3) (\11 \))
			((data_b) (\12 \))
			((eccstatus) (_open))
			((q_b) (_open))
			((rden_a) (\13 \))
			((rden_b) (\14 \))
			((wren_b) (\15 \))
		)
	)
	(_model . FrameA 2 -1)

)
I 000045 55 6740          1195186975453 Line
(_unit VERILOG 6.743.6.418 (Line 0 14 (Line 0 14 ))
	(_version v38)
	(_time 1195186974953 2007.11.15 20:22:54)
	(_source (\./../../source/line.v\ VERILOG (\./../../source/line.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1195186974953)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~0 0 16 \240\ (_entity -1 (_code  16))))
		(_port (_internal iClk ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 23 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal iX0 ~[7:0]wire~ 0 23 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iY0 ~[7:0]wire~ 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iX1 ~[7:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iY1 ~[7:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 29 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Done ~reg 0 34 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]wire~S 0 44 (_array ~wire ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal X0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 51 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal dxAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dyAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Steep ~wire 0 60 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 64 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _AddrX ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _AddrY ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~S 0 78 (_array ~reg ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal _X ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Y ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dx ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dy ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Err ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _LastStep ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _NegativeYStep ~reg 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#35_0 (_architecture 0 0 35 (_process 
				(_target(9))
			)))
			(#ASSIGN#37_1 (_architecture 1 0 37 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(9))
			)))
			(#ASSIGN#44_2 (_architecture 2 0 44 (_process (_simple)
				(_target(10))
				(_sensitivity(3))
			)))
			(#ASSIGN#44_3 (_architecture 3 0 44 (_process (_simple)
				(_target(11))
				(_sensitivity(4))
			)))
			(#ASSIGN#44_4 (_architecture 4 0 44 (_process (_simple)
				(_target(12))
			)))
			(#ASSIGN#44_5 (_architecture 5 0 44 (_process (_simple)
				(_target(13))
			)))
			(#INITIAL#52_6 (_architecture 6 0 52 (_process 
				(_target(14))
			)))
			(#ASSIGN#54_7 (_architecture 7 0 54 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(8))
				(_sensitivity(14))
			)))
			(#ASSIGN#58_8 (_architecture 8 0 58 (_process (_alias ((dxAbs)(X1)(X0)(X1)(X0)(X0)(X1)))(_simple)
				(_target(15))
				(_sensitivity(12)(10))
			)))
			(#ASSIGN#58_9 (_architecture 9 0 58 (_process (_alias ((dyAbs)(Y1)(Y0)(Y1)(Y0)(Y0)(Y1)))(_simple)
				(_target(16))
				(_sensitivity(13)(11))
			)))
			(#ASSIGN#60_10 (_architecture 10 0 60 (_process (_alias ((Steep)(dyAbs)(dxAbs)))(_simple)
				(_target(17))
				(_sensitivity(16)(15))
			)))
			(#INITIAL#65_11 (_architecture 11 0 65 (_process 
				(_target(18)(19))
			)))
			(#ASSIGN#70_12 (_architecture 12 0 70 (_process (_simple)
				(_target(7))
				(_sensitivity(18)(19))
			)))
			(#INITIAL#80_13 (_architecture 13 0 80 (_process 
				(_target(20)(21)(22)(23)(25)(26))
			)))
			(#ALWAYS#90_14 (_architecture 14 0 90 (_process 
				(_target(14)(9)(22)(23)(24)(21)(20)(25)(18)(19)(26))
				(_read(0)(1)(12)(10)(16)(11)(13)(17)(15)(2)(20)(25)(21)(24)(23)(22)(26))
				(_need_init)
			)))
			(#INTERNAL#0_15 (_internal 15 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Line 17 -1)

)
I 000053 55 2649          1195186975457 SSHLEDMDCtrl
(_unit VERILOG 6.743.6.418 (SSHLEDMDCtrl 0 14 (SSHLEDMDCtrl 0 14 ))
	(_version v38)
	(_time 1195186974953 2007.11.15 20:22:54)
	(_source (\./../../source/sshledmdctrl.v\ VERILOG (\./../../source/sshledmdctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1195186974953)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 15 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iBCD ~[3:0]wire~ 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 16 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oMatrix ~[6:0]wire~ 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]reg~ 0 19 (_array ~reg ((_downto (i 6) (i 0))))))
		(_signal (_internal _oMatrix ~[6:0]reg~ 0 19 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#20_0 (_architecture 0 0 20 (_process 
				(_target(2))
			)))
			(#ASSIGN#22_1 (_architecture 1 0 22 (_process (_alias ((oMatrix)(_oMatrix)))(_simple)
				(_target(1))
				(_sensitivity(2))
			)))
			(#ALWAYS#26_2 (_architecture 2 0 26 (_process 
				(_target(2))
				(_read)
				(_sensitivity(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . SSHLEDMDCtrl 4 -1)

)
I 000055 55 18556         1195186975461 swankmania_HDL
(_unit VERILOG 6.743.6.418 (swankmania_HDL 0 12 (swankmania_HDL 0 12 ))
	(_version v38)
	(_time 1195186974953 2007.11.15 20:22:54)
	(_source (\./../../source/swankmania_hdl.v\ VERILOG (\./../../source/swankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 61))
	(_entity
		(_time 1195186974953)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate gSSHLEDMDCtrl 0 276 (_verilogfor  (_code  61) (_code  62) (_code  63))
	  (_object
	  	(_type (_internal ~vector~0 0 275 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal gCnt ~vector~0 0 275  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_60 (_internal 60 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation Digit 0 278 (_entity .  SSHLEDMDCtrl)
	  	(_port
	  		((iBCD) (SSHLEDMDCtrlD(_range  64)))
	  		((oMatrix) (SSHLEDMDCtrlQ(_range  65)))
	  	)
	  )
	)
	(_object
		(_port (_internal iClk27 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk50 ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 18 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal iSwitch ~[17:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 19 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iButton_ ~[3:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oLEDR ~[17:0]wire~ 0 22 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 23 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal oLEDG ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 26 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oHex7 ~[6:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex6 ~[6:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex5 ~[6:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex4 ~[6:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex3 ~[6:0]wire~ 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex2 ~[6:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex1 ~[6:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex0 ~[6:0]wire~ 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[23:0]wire~ 0 36 (_array ~wire ((_downto (i 23) (i 0))))))
		(_port (_internal ioGPIO0 ~[23:0]wire~ 0 36 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[25:0]wire~ 0 39 (_array ~wire ((_downto (i 25) (i 0))))))
		(_port (_internal ioGPIO1 ~[25:0]wire~ 0 39 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 43 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 43 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Clk16 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Clk100 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineWrEn ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineDone ~wire 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineAdr ~[15:0]wire~ 0 56 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipWrEn ~wire 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipDone ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipAdr ~[15:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_RGB ~[8:0]wire~ 0 62 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Vsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Hsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_SD ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_MCK ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Adr ~[15:0]wire~ 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComD ~[8:0]wire~ 0 70 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComColor ~[8:0]wire~ 0 71 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComCmd ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFrame ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFlip ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComDrawGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComPolyline ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComTriangle ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 86 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal ComX0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[31:0]wire~ 0 88 (_array ~wire ((_range  66)))))
		(_signal (_internal SSHLEDMDCtrlD ~[31:0]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[55:0]wire~ 0 89 (_array ~wire ((_range  67)))))
		(_signal (_internal SSHLEDMDCtrlQ ~[55:0]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~wire -1 141 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~wire -1 204 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 0 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal \3 \ ~[8:0]reg~ -1 0 (_internal (_uni (_constant \9'h0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~[15:0]wire~ -1 216 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~wire -1 219 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~wire -1 238 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~wire -1 257 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#141_0 (_internal 0 0 141 (_process (_alias ((\1 \)(ComPolyline)(LineDone)(ComFlip)(FlipDone)(ComPolyline)(ComFlip)))(_simple)
				(_target(54))
				(_sensitivity(44)(26)(42)(29))
			)))
			(#INTERNAL#204_1 (_internal 1 0 204 (_process (_alias ((\2 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(55))
				(_sensitivity(43)(42))
			)))
			(#INTERNAL#216_2 (_internal 2 0 216 (_process (_alias ((\5 \)(ComPolyline)(LineAdr)(FlipAdr)))(_simple)
				(_target(58))
				(_sensitivity(44)(27)(30))
			)))
			(#INTERNAL#219_3 (_internal 3 0 219 (_process (_alias ((\6 \)(ComPolyline)(LineWrEn)(ComFlip)(FlipWrEn)))(_simple)
				(_target(59))
				(_sensitivity(44)(25)(42)(28))
			)))
			(#INTERNAL#238_4 (_internal 4 0 238 (_process (_alias ((\7 \)(ComDrawGo)(ComPolyline)))(_simple)
				(_target(60))
				(_sensitivity(43)(44))
			)))
			(#INTERNAL#257_5 (_internal 5 0 257 (_process (_alias ((\8 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(61))
				(_sensitivity(43)(42))
			)))
			(#ASSIGN#102_6 (_architecture 6 0 102 (_process (_alias ((ComFrame)(ACX_Vsync)))(_simple)
				(_target(41))
				(_sensitivity(32))
			)))
			(#ASSIGN#127_7 (_architecture 7 0 127 (_process (_simple)
				(_target(14(0)))
			)))
			(#ASSIGN#127_8 (_architecture 8 0 127 (_process (_alias ((ComD(0))(ioGPIO0(1))))(_simple)
				(_target(37(0)))
				(_sensitivity(14(1)))
			)))
			(#ASSIGN#127_9 (_architecture 9 0 127 (_process (_simple)
				(_target(14(2)))
			)))
			(#ASSIGN#127_10 (_architecture 10 0 127 (_process (_alias ((ComD(1))(ioGPIO0(3))))(_simple)
				(_target(37(1)))
				(_sensitivity(14(3)))
			)))
			(#ASSIGN#127_11 (_architecture 11 0 127 (_process (_simple)
				(_target(14(4)))
			)))
			(#ASSIGN#127_12 (_architecture 12 0 127 (_process (_alias ((ComD(2))(ioGPIO0(5))))(_simple)
				(_target(37(2)))
				(_sensitivity(14(5)))
			)))
			(#ASSIGN#127_13 (_architecture 13 0 127 (_process (_simple)
				(_target(14(6)))
			)))
			(#ASSIGN#127_14 (_architecture 14 0 127 (_process (_alias ((ComD(3))(ioGPIO0(7))))(_simple)
				(_target(37(3)))
				(_sensitivity(14(7)))
			)))
			(#ASSIGN#127_15 (_architecture 15 0 127 (_process (_simple)
				(_target(14(8)))
			)))
			(#ASSIGN#127_16 (_architecture 16 0 127 (_process (_alias ((ComD(4))(ioGPIO0(9))))(_simple)
				(_target(37(4)))
				(_sensitivity(14(9)))
			)))
			(#ASSIGN#127_17 (_architecture 17 0 127 (_process (_simple)
				(_target(14(10)))
			)))
			(#ASSIGN#127_18 (_architecture 18 0 127 (_process (_alias ((ComD(5))(ioGPIO0(11))))(_simple)
				(_target(37(5)))
				(_sensitivity(14(11)))
			)))
			(#ASSIGN#127_19 (_architecture 19 0 127 (_process (_simple)
				(_target(14(12)))
			)))
			(#ASSIGN#127_20 (_architecture 20 0 127 (_process (_alias ((ComD(6))(ioGPIO0(13))))(_simple)
				(_target(37(6)))
				(_sensitivity(14(13)))
			)))
			(#ASSIGN#127_21 (_architecture 21 0 127 (_process (_simple)
				(_target(14(14)))
			)))
			(#ASSIGN#127_22 (_architecture 22 0 127 (_process (_alias ((ComD(7))(ioGPIO0(15))))(_simple)
				(_target(37(7)))
				(_sensitivity(14(15)))
			)))
			(#ASSIGN#127_23 (_architecture 23 0 127 (_process (_simple)
				(_target(14(16)))
			)))
			(#ASSIGN#127_24 (_architecture 24 0 127 (_process (_alias ((ComD(8))(ioGPIO0(17))))(_simple)
				(_target(37(8)))
				(_sensitivity(14(17)))
			)))
			(#ASSIGN#127_25 (_architecture 25 0 127 (_process (_simple)
				(_target(14(18)))
			)))
			(#ASSIGN#127_26 (_architecture 26 0 127 (_process (_alias ((ComGo)(ioGPIO0(19))))(_simple)
				(_target(39))
				(_sensitivity(14(19)))
			)))
			(#ASSIGN#127_27 (_architecture 27 0 127 (_process (_simple)
				(_target(14(20)))
			)))
			(#ASSIGN#127_28 (_architecture 28 0 127 (_process (_alias ((ComCmd)(ioGPIO0(21))))(_simple)
				(_target(40))
				(_sensitivity(14(21)))
			)))
			(#ASSIGN#127_29 (_architecture 29 0 127 (_process (_simple)
				(_target(14(22)))
			)))
			(#ASSIGN#127_30 (_architecture 30 0 127 (_process (_alias ((ioGPIO0(23))(ComFrame)))(_simple)
				(_target(14(23)))
				(_sensitivity(41))
			)))
			(#ASSIGN#186_31 (_architecture 31 0 186 (_process (_simple)
				(_target(15(0)))
			)))
			(#ASSIGN#186_32 (_architecture 32 0 186 (_process (_alias ((ioGPIO1(1))(ACX_RGB(8))))(_simple)
				(_target(15(1)))
				(_sensitivity(31(8)))
			)))
			(#ASSIGN#186_33 (_architecture 33 0 186 (_process (_simple)
				(_target(15(2)))
			)))
			(#ASSIGN#186_34 (_architecture 34 0 186 (_process (_alias ((ioGPIO1(3))(ACX_RGB(7))))(_simple)
				(_target(15(3)))
				(_sensitivity(31(7)))
			)))
			(#ASSIGN#186_35 (_architecture 35 0 186 (_process (_simple)
				(_target(15(4)))
			)))
			(#ASSIGN#186_36 (_architecture 36 0 186 (_process (_alias ((ioGPIO1(5))(ACX_RGB(6))))(_simple)
				(_target(15(5)))
				(_sensitivity(31(6)))
			)))
			(#ASSIGN#186_37 (_architecture 37 0 186 (_process (_simple)
				(_target(15(6)))
			)))
			(#ASSIGN#186_38 (_architecture 38 0 186 (_process (_alias ((ioGPIO1(7))(ACX_RGB(5))))(_simple)
				(_target(15(7)))
				(_sensitivity(31(5)))
			)))
			(#ASSIGN#186_39 (_architecture 39 0 186 (_process (_simple)
				(_target(15(8)))
			)))
			(#ASSIGN#186_40 (_architecture 40 0 186 (_process (_alias ((ioGPIO1(9))(ACX_RGB(4))))(_simple)
				(_target(15(9)))
				(_sensitivity(31(4)))
			)))
			(#ASSIGN#186_41 (_architecture 41 0 186 (_process (_simple)
				(_target(15(10)))
			)))
			(#ASSIGN#186_42 (_architecture 42 0 186 (_process (_alias ((ioGPIO1(11))(ACX_RGB(3))))(_simple)
				(_target(15(11)))
				(_sensitivity(31(3)))
			)))
			(#ASSIGN#186_43 (_architecture 43 0 186 (_process (_simple)
				(_target(15(12)))
			)))
			(#ASSIGN#186_44 (_architecture 44 0 186 (_process (_alias ((ioGPIO1(13))(ACX_RGB(2))))(_simple)
				(_target(15(13)))
				(_sensitivity(31(2)))
			)))
			(#ASSIGN#186_45 (_architecture 45 0 186 (_process (_simple)
				(_target(15(14)))
			)))
			(#ASSIGN#186_46 (_architecture 46 0 186 (_process (_alias ((ioGPIO1(15))(ACX_RGB(1))))(_simple)
				(_target(15(15)))
				(_sensitivity(31(1)))
			)))
			(#ASSIGN#186_47 (_architecture 47 0 186 (_process (_simple)
				(_target(15(16)))
			)))
			(#ASSIGN#186_48 (_architecture 48 0 186 (_process (_alias ((ioGPIO1(17))(ACX_RGB(0))))(_simple)
				(_target(15(17)))
				(_sensitivity(31(0)))
			)))
			(#ASSIGN#186_49 (_architecture 49 0 186 (_process (_simple)
				(_target(15(18)))
			)))
			(#ASSIGN#186_50 (_architecture 50 0 186 (_process (_alias ((ioGPIO1(19))(ACX_Hsync)))(_simple)
				(_target(15(19)))
				(_sensitivity(33))
			)))
			(#ASSIGN#186_51 (_architecture 51 0 186 (_process (_simple)
				(_target(15(20)))
			)))
			(#ASSIGN#186_52 (_architecture 52 0 186 (_process (_alias ((ioGPIO1(21))(ACX_Vsync)))(_simple)
				(_target(15(21)))
				(_sensitivity(32))
			)))
			(#ASSIGN#186_53 (_architecture 53 0 186 (_process (_simple)
				(_target(15(22)))
			)))
			(#ASSIGN#186_54 (_architecture 54 0 186 (_process (_alias ((ioGPIO1(23))(ACX_SD)))(_simple)
				(_target(15(23)))
				(_sensitivity(34))
			)))
			(#ASSIGN#186_55 (_architecture 55 0 186 (_process (_simple)
				(_target(15(24)))
			)))
			(#ASSIGN#186_56 (_architecture 56 0 186 (_process (_alias ((ioGPIO1(25))(ACX_MCK)))(_simple)
				(_target(15(25)))
				(_sensitivity(35))
			)))
			(#ASSIGN#231_57 (_architecture 57 0 231 (_process (_alias ((oLEDR(2))(ComFlip)))(_simple)
				(_target(4(2)))
				(_sensitivity(42))
			)))
			(#ASSIGN#273_58 (_architecture 58 0 273 (_process (_simple)
				(_target(6)(7)(8)(9)(10)(11)(12)(13))
				(_sensitivity(53))
			)))
			(#INTERNAL#0_59 (_internal 59 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation PLL_Sys0 0 93 (_entity .  PLL_Sys)
		(_port
			((inclk0) (iClk50))
			((c0) (Clk16))
			((c1) (Clk100))
		)
	)
	(_instantiation ComCtrl0 0 129 (_entity .  ComCtrl)
		(_port
			((iClk) (Clk100))
			((iD) (ComD))
			((iGo) (ComGo))
			((iCmd) (ComCmd))
			((oGo) (ComDrawGo))
			((iDone) (\1 \))
			((oColor) (ComColor))
			((oX0) (ComX0))
			((oY0) (ComY0))
			((oX1) (ComX1))
			((oY1) (ComY1))
			((oX2) (ComX2))
			((oY2) (ComY2))
			((oFlip) (ComFlip))
			((oPolyline) (ComPolyline))
			((oTriangle) (ComTriangle))
			((oDbgFull) (oLEDR(0)))
			((oDbgFullPersistent) (oLEDR(1)))
			((oDbgUsed) (SSHLEDMDCtrlD))
		)
	)
	(_instantiation ACX705AKM_Ctrl0 0 188 (_entity .  ACX705AKM_Ctrl)
		(_port
			((iClk16) (Clk16))
			((oVsync) (ACX_Vsync))
			((oHsync) (ACX_Hsync))
			((oSD) (ACX_SD))
			((oMCK) (ACX_MCK))
			((oAdr) (ACX_Adr))
		)
	)
	(_instantiation FrameCtrl0 0 200 (_entity .  FrameCtrl)
		(_port
			((iClk) (Clk100))
			((iFlipGo) (\2 \))
			((iFlip) (ComFlip))
			((iClk0) (ACX_MCK))
			((iAdr0) (ACX_Adr))
			((iD0) (\3 \))
			((oQ0) (ACX_RGB))
			((iWrEn0) (\4 \))
			((iClk1) (Clk100))
			((iAdr1) (\5 \))
			((iD1) (ComColor))
			((oQ1) (_open))
			((iWrEn1) (\6 \))
			((oSRAM_A) (oSRAM_A))
			((ioSRAM_IO) (ioSRAM_IO))
			((oSRAM_CE_) (oSRAM_CE_))
			((oSRAM_WE_) (oSRAM_WE_))
			((oSRAM_LB_) (oSRAM_LB_))
			((oSRAM_UB_) (oSRAM_UB_))
			((oSRAM_OE_) (oSRAM_OE_))
		)
	)
	(_instantiation Line0 0 234 (_entity .  Line)
		(_port
			((iClk) (Clk100))
			((iGo) (\7 \))
			((oDone) (LineDone))
			((iX0) (ComX0))
			((iY0) (ComY0))
			((iX1) (ComX1))
			((iY1) (ComY1))
			((oAdr) (LineAdr))
			((oWrEn) (LineWrEn))
		)
	)
	(_instantiation Flip0 0 253 (_entity .  Flip)
		(_port
			((iClk) (Clk100))
			((iGo) (\8 \))
			((oDone) (FlipDone))
			((oAdr) (FlipAdr))
			((oWrEn) (FlipWrEn))
		)
	)
	(_model . swankmania_HDL 68 -1)

)
I 000048 55 10448         1195186975465 PLL_Sys
(_unit VERILOG 6.743.6.418 (PLL_Sys 0 39 (PLL_Sys 0 39 ))
	(_version v38)
	(_time 1195186974953 2007.11.15 20:22:54)
	(_source (\./../../lib/pll_sys.v\ VERILOG (\./../../lib/pll_sys.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195186974953)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal inclk0 ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c0 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal c1 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 48 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal sub_wire0 ~[5:0]wire~ 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 49 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire5 ~[0:0]wire~ 0 49 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 50 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire2 ~[1:1]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~[0:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 55 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal sub_wire4 ~[1:0]wire~ 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 0 (_array ~reg ((_downto (i 5) (i 0))))))
		(_signal (_internal \2 \ ~[5:0]reg~ -1 0 (_internal (_uni (_constant \6'h3f\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 0 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal \5 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \17 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#49_0 (_architecture 0 0 49 (_process (_simple)
				(_target(4))
			)))
			(#ASSIGN#50_1 (_architecture 1 0 50 (_process (_alias ((sub_wire2)(sub_wire0(t_1_1))))(_simple)
				(_target(5))
				(_sensitivity(3(d_1_1)))
			)))
			(#ASSIGN#51_2 (_architecture 2 0 51 (_process (_alias ((sub_wire1)(sub_wire0(t_0_0))))(_simple)
				(_target(6))
				(_sensitivity(3(d_0_0)))
			)))
			(#ASSIGN#52_3 (_architecture 3 0 52 (_process (_alias ((c0)(sub_wire1)))(_simple)
				(_target(1))
				(_sensitivity(6))
			)))
			(#ASSIGN#53_4 (_architecture 4 0 53 (_process (_alias ((c1)(sub_wire2)))(_simple)
				(_target(2))
				(_sensitivity(5))
			)))
			(#ASSIGN#54_5 (_architecture 5 0 54 (_process (_alias ((sub_wire3)(inclk0)))(_simple)
				(_target(7))
				(_sensitivity(0))
			)))
			(#ASSIGN#55_6 (_architecture 6 0 55 (_process (_alias ((sub_wire4)(sub_wire5)(sub_wire3)))(_simple)
				(_target(8))
				(_sensitivity(4)(7))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altpll_component.clk0_divide_by (_constant \25\))
		(_toward 0 altpll_component.clk0_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk0_multiply_by (_constant \8\))
		(_toward 0 altpll_component.clk0_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.clk1_divide_by (_constant \1\))
		(_toward 0 altpll_component.clk1_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk1_multiply_by (_constant \2\))
		(_toward 0 altpll_component.clk1_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.compensate_clock (_string \V"CLK0"\))
		(_toward 0 altpll_component.inclk0_input_frequency (_constant \20000\))
		(_toward 0 altpll_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altpll_component.lpm_hint (_string \V"CBX_MODULE_PREFIX=PLL_Sys"\))
		(_toward 0 altpll_component.lpm_type (_string \V"altpll"\))
		(_toward 0 altpll_component.operation_mode (_string \V"NORMAL"\))
		(_toward 0 altpll_component.port_activeclock (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_areset (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkloss (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkswitch (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_configupdate (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_fbin (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_inclk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_inclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_locked (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pfdena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasecounterselect (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasedone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasestep (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phaseupdown (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pllena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanaclr (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclk (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclkena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandata (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandataout (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanread (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanwrite (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk1 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk3 (_string \V"PORT_UNUSED"\))
	)
	(_scope
	)
	(_instantiation altpll_component 0 57 (_entity ovi_lpm  altpll)
		(_port
			((inclk) (sub_wire4))
			((clk) (sub_wire0))
			((activeclock) (_open))
			((areset) (\1 \))
			((clkbad) (_open))
			((clkena) (\2 \))
			((clkloss) (_open))
			((clkswitch) (\3 \))
			((configupdate) (\4 \))
			((enable0) (_open))
			((enable1) (_open))
			((extclk) (_open))
			((extclkena) (\5 \))
			((fbin) (\6 \))
			((fbout) (_open))
			((locked) (_open))
			((pfdena) (\7 \))
			((phasecounterselect) (\8 \))
			((phasedone) (_open))
			((phasestep) (\9 \))
			((phaseupdown) (\10 \))
			((pllena) (\11 \))
			((scanaclr) (\12 \))
			((scanclk) (\13 \))
			((scanclkena) (\14 \))
			((scandata) (\15 \))
			((scandataout) (_open))
			((scandone) (_open))
			((scanread) (\16 \))
			((scanwrite) (\17 \))
			((sclkout0) (_open))
			((sclkout1) (_open))
			((vcooverrange) (_open))
			((vcounderrange) (_open))
		)
	)
	(_model . PLL_Sys 8 -1)

)
I 000045 55 3483          1195186975469 Flip
(_unit VERILOG 6.743.6.418 (Flip 0 12 (Flip 0 12 ))
	(_version v38)
	(_time 1195186974953 2007.11.15 20:22:54)
	(_source (\./../../source/flip.v\ VERILOG (\./../../source/flip.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195186974953)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]reg~ 0 22 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal _Adr ~[15:0]reg~ 0 22 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Done ~reg 0 24 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 26 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#23_0 (_architecture 0 0 23 (_process 
				(_target(5))
			)))
			(#INITIAL#25_1 (_architecture 1 0 25 (_process 
				(_target(6))
			)))
			(#INITIAL#27_2 (_architecture 2 0 27 (_process 
				(_target(7))
			)))
			(#ASSIGN#29_3 (_architecture 3 0 29 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(6))
			)))
			(#ASSIGN#30_4 (_architecture 4 0 30 (_process (_alias ((oAdr)(_Adr)))(_simple)
				(_target(3))
				(_sensitivity(5))
			)))
			(#ASSIGN#31_5 (_architecture 5 0 31 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#33_6 (_architecture 6 0 33 (_process 
				(_target(6)(7)(5))
				(_read(0)(1)(5))
				(_need_init)
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Flip 9 -1)

)
I 000046 55 2572          1195186975473 tbClk
(_unit VERILOG 6.743.6.418 (tbClk 0 13 (tbClk 0 13 ))
	(_version v38)
	(_time 1195186974953 2007.11.15 20:22:54)
	(_source (\./../../source/tbclk.v\ VERILOG (\./../../source/tbclk.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1195186974953)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Timescale_kHz ~vector~0 0 15 \1000000000\ (_entity -1 (_code  3))))
		(_type (_internal ~vector~1 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Frequency_kHz ~vector~1 0 17 \0\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Ticks ~vector~2 0 27 \$unsigned(Timescale_kHz/2*Frequency_kHz)\ (_entity -1 (_code  5)))(_constant))
		(_port (_internal _oClk ~reg 0 19 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#22_0 (_architecture 0 0 22 (_process 
				(_target(0))
			)))
			(#ALWAYS#29_1 (_architecture 1 0 29 (_process 
				(_target(0))
				(_read(0))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . tbClk 6 -1)

)
I 000057 55 2946          1195186975477 tbswankmania_HDL
(_unit VERILOG 6.743.6.418 (tbswankmania_HDL 0 11 (tbswankmania_HDL 0 11 ))
	(_version v38)
	(_time 1195186974953 2007.11.15 20:22:54)
	(_source (\./../../source/tbswankmania_hdl.v\ VERILOG (\./../../source/tbswankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195186974953)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_signal (_internal iClk27 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal iClk50 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#75_0 (_architecture 0 0 75 (_process 
				(_monitor)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbClk0 0 17 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \50000\))
		)
		(_port
			((_oClk) (iClk50))
		)
	)
	(_instantiation tbClk1 0 26 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \27000\))
		)
		(_port
			((_oClk) (iClk27))
		)
	)
	(_instantiation swankmania_HDL0 0 35 (_entity .  swankmania_HDL)
		(_port
			((iClk27) (iClk27))
			((iClk50) (iClk50))
			((iSwitch) (_open))
			((iButton_) (_open))
			((oLEDR) (_open))
			((oLEDG) (_open))
			((oHex7) (_open))
			((oHex6) (_open))
			((oHex5) (_open))
			((oHex4) (_open))
			((oHex3) (_open))
			((oHex2) (_open))
			((oHex1) (_open))
			((oHex0) (_open))
			((ioGPIO0) (_open))
			((ioGPIO1) (_open))
			((oSRAM_A) (_open))
			((ioSRAM_IO) (_open))
			((oSRAM_CE_) (_open))
			((oSRAM_WE_) (_open))
			((oSRAM_LB_) (_open))
			((oSRAM_UB_) (_open))
			((oSRAM_OE_) (_open))
		)
	)
	(_model . tbswankmania_HDL 2 -1)

)
I 000046 55 1729          1195187465906 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1195187465421 2007.11.15 20:31:05)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1195187465421)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbswankmania_HDL 0 0 (_entity .  tbswankmania_HDL)
	)
	(_model . $root 1 -1)

)
I 000055 55 5843          1195187465910 ACX705AKM_Ctrl
(_unit VERILOG 6.743.6.418 (ACX705AKM_Ctrl 0 12 (ACX705AKM_Ctrl 0 12 ))
	(_version v38)
	(_time 1195187465421 2007.11.15 20:31:05)
	(_source (\./../../source/acx705akm_ctrl.v\ VERILOG (\./../../source/acx705akm_ctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_entity
		(_time 1195187465421)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal MCK_Hz ~vector~0 0 25 \4000000\ (_entity -1 (_code  14)))(_constant))
		(_type (_internal ~vector~1 0 26 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Hsync_Frame ~vector~1 0 26 \200\ (_entity -1 (_code  15)))(_constant))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Vsync_Hz ~vector~2 0 27 \74\ (_entity -1 (_code  16)))(_constant))
		(_type (_internal ~vector~3 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Dots_Frame ~vector~3 0 28 \272\ (_entity -1 (_code  17)))(_constant))
		(_type (_internal ~vector~4 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~4 0 29 \240\ (_entity -1 (_code  18)))(_constant))
		(_type (_internal ~vector~5 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Lines_Frame ~vector~5 0 30 \160\ (_entity -1 (_code  19)))(_constant))
		(_type (_internal ~vector~6 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Frame ~vector~6 0 31 \Pixels_Line*Lines_Frame\ (_entity -1 (_code  20)))(_constant))
		(_port (_internal iClk16 ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal oVsync ~wire 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHsync ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSD ~wire 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oMCK ~wire 0 17 (_architecture (_out ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _MCK8 ~reg 0 36 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal _MCK ~reg 0 36 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 57 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _DotCnt ~[8:0]reg~ 0 57 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 58 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _HsyncCnt ~[7:0]reg~ 0 58 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Hsync ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Vsync ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(3))
			)))
			(#INITIAL#37_1 (_architecture 1 0 37 (_process 
				(_target(6)(7))
			)))
			(#ASSIGN#42_2 (_architecture 2 0 42 (_process (_alias ((oMCK)(_MCK)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#45_3 (_architecture 3 0 45 (_process 
				(_target(6))
				(_read(0)(6))
				(_need_init)
			)))
			(#ALWAYS#51_4 (_architecture 4 0 51 (_process 
				(_target(7))
				(_read(6)(7))
				(_need_init)
			)))
			(#INITIAL#59_5 (_architecture 5 0 59 (_process 
				(_target(8)(9))
			)))
			(#ASSIGN#64_6 (_architecture 6 0 64 (_process (_simple)
				(_target(5))
				(_sensitivity(8)(9))
			)))
			(#ALWAYS#67_7 (_architecture 7 0 67 (_process 
				(_target(8))
				(_read(4)(8))
				(_need_init)
			)))
			(#ALWAYS#76_8 (_architecture 8 0 76 (_process 
				(_target(9))
				(_read(4)(8)(9))
				(_need_init)
			)))
			(#INITIAL#91_9 (_architecture 9 0 91 (_process 
				(_target(10)(11))
			)))
			(#ALWAYS#96_10 (_architecture 10 0 96 (_process 
				(_target(10)(11))
				(_read(4)(8)(9))
				(_need_init)
			)))
			(#ASSIGN#104_11 (_architecture 11 0 104 (_process (_alias ((oHsync)(_Hsync)))(_simple)
				(_target(2))
				(_sensitivity(10))
			)))
			(#ASSIGN#104_12 (_architecture 12 0 104 (_process (_alias ((oVsync)(_Vsync)))(_simple)
				(_target(1))
				(_sensitivity(11))
			)))
			(#INTERNAL#0_13 (_internal 13 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ACX705AKM_Ctrl 24 -1)

)
I 000048 55 9368          1195187465914 ComCtrl
(_unit VERILOG 6.743.6.418 (ComCtrl 0 12 (ComCtrl 0 12 ))
	(_version v38)
	(_time 1195187465421 2007.11.15 20:31:05)
	(_source (\./../../source/comctrl.v\ VERILOG (\./../../source/comctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 22))
	(_entity
		(_time 1195187465421)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[8:0]wire~ 0 16 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD ~[8:0]wire~ 0 16 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iGo ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iCmd ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oGo ~wire 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iDone ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oColor ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 24 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal oX0 ~[7:0]wire~ 0 24 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY0 ~[7:0]wire~ 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX1 ~[7:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY1 ~[7:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX2 ~[7:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY2 ~[7:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oFlip ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oPolyline ~wire 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oTriangle ~wire 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDbgFull ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oDbgFullPersistent ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 37 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal oDbgUsed ~[9:0]wire~ 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _FullPersistent ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 44 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _Color ~[8:0]reg~ 0 44 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _SetColor ~reg 0 45 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DebounceGo ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Empty ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _FIFO_Pop ~reg 0 55 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FIFO_Q ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Cmd ~wire 0 59 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FIFO_Used ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderFlip ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderPolyline ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[47:0]reg~ 0 66 (_array ~reg ((_range  22)))))
		(_signal (_internal _VertexBuf ~[47:0]reg~ 0 66 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 70 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _Cnt ~[7:0]reg~ 0 70 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Flip ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Go ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Polyline ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Y ~reg 0 159 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_virtual \1 \ 0 108 (_uni ((3)(1)))))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#INITIAL#46_1 (_architecture 1 0 46 (_process 
				(_target(20)(21))
			)))
			(#INITIAL#56_2 (_architecture 2 0 56 (_process 
				(_target(24))
			)))
			(#INITIAL#67_3 (_architecture 3 0 67 (_process 
				(_target(30))
			)))
			(#INITIAL#75_4 (_architecture 4 0 75 (_process 
				(_target(31)(32)(33)(34))
			)))
			(#ASSIGN#84_5 (_architecture 5 0 84 (_process (_alias ((oDbgFullPersistent)(_FullPersistent)))(_simple)
				(_target(17))
				(_sensitivity(19))
			)))
			(#ALWAYS#85_6 (_architecture 6 0 85 (_process 
				(_target(19))
				(_read(0)(16))
				(_need_init)
			)))
			(#ASSIGN#90_7 (_architecture 7 0 90 (_process (_alias ((oColor)(_Color)))(_simple)
				(_target(6))
				(_sensitivity(20))
			)))
			(#ASSIGN#102_8 (_architecture 8 0 102 (_process (_alias ((FIFO_Cmd)(FIFO_Q(9))))(_simple)
				(_target(26))
				(_sensitivity(25(9)))
			)))
			(#ASSIGN#103_9 (_architecture 9 0 103 (_process (_alias ((oDbgUsed)(FIFO_Used)))(_simple)
				(_target(18))
				(_sensitivity(27))
			)))
			(#ASSIGN#152_10 (_architecture 10 0 152 (_process (_alias ((oX0)(_VertexBuf(d_47_40))))(_simple)
				(_target(7))
				(_sensitivity(30(d_47_40)))
			)))
			(#ASSIGN#152_11 (_architecture 11 0 152 (_process (_alias ((oY0)(_VertexBuf(d_39_32))))(_simple)
				(_target(8))
				(_sensitivity(30(d_39_32)))
			)))
			(#ASSIGN#152_12 (_architecture 12 0 152 (_process (_alias ((oX1)(_VertexBuf(d_31_24))))(_simple)
				(_target(9))
				(_sensitivity(30(d_31_24)))
			)))
			(#ASSIGN#152_13 (_architecture 13 0 152 (_process (_alias ((oY1)(_VertexBuf(d_23_16))))(_simple)
				(_target(10))
				(_sensitivity(30(d_23_16)))
			)))
			(#ASSIGN#152_14 (_architecture 14 0 152 (_process (_alias ((oX2)(_VertexBuf(d_15_8))))(_simple)
				(_target(11))
				(_sensitivity(30(d_15_8)))
			)))
			(#ASSIGN#152_15 (_architecture 15 0 152 (_process (_alias ((oY2)(_VertexBuf(d_7_0))))(_simple)
				(_target(12))
				(_sensitivity(30(d_7_0)))
			)))
			(#ASSIGN#157_16 (_architecture 16 0 157 (_process (_alias ((oFlip)(_Flip)))(_simple)
				(_target(13))
				(_sensitivity(32))
			)))
			(#ASSIGN#157_17 (_architecture 17 0 157 (_process (_alias ((oGo)(_Go)))(_simple)
				(_target(4))
				(_sensitivity(33))
			)))
			(#ASSIGN#157_18 (_architecture 18 0 157 (_process (_alias ((oPolyline)(_Polyline)))(_simple)
				(_target(14))
				(_sensitivity(34))
			)))
			(#INITIAL#160_19 (_architecture 19 0 160 (_process 
				(_target(35))
			)))
			(#ALWAYS#162_20 (_architecture 20 0 162 (_process 
				(_target(24)(33)(35)(32)(31)(20)(34)(21)(30))
				(_read(0)(23)(5)(33)(24)(25(9))(28)(29)(21)(25(d_8_0))(34)(25(d_7_0))(30(d_47_8))(35)(31))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 93 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (iGo))
			((oQ) (DebounceGo))
		)
	)
	(_instantiation ComFIFO0 0 104 (_entity .  ComFIFO)
		(_port
			((clock) (iClk))
			((data) (\1 \))
			((rdreq) (_FIFO_Pop))
			((wrreq) (DebounceGo))
			((q) (FIFO_Q))
			((usedw) (FIFO_Used))
			((empty) (FIFO_Empty))
			((full) (oDbgFull))
		)
	)
	(_instantiation CmdDecoder0 0 124 (_entity .  CmdDecoder)
		(_port
			((data) (FIFO_Q(d_3_0)))
			((eq00) (DecoderFlip))
			((eq01) (DecoderPolyline))
			((eq02) (_open))
			((eq03) (_open))
			((eq04) (_open))
			((eq05) (_open))
			((eq06) (_open))
			((eq07) (_open))
			((eq08) (_open))
			((eq09) (_open))
			((eq0a) (_open))
			((eq0b) (_open))
			((eq0c) (_open))
			((eq0d) (_open))
			((eq0e) (_open))
			((eq0f) (_open))
		)
	)
	(_model . ComCtrl 23 -1)

)
I 000049 55 2647          1195187465918 Debounce
(_unit VERILOG 6.743.6.418 (Debounce 0 12 (Debounce 0 12 ))
	(_version v38)
	(_time 1195187465421 2007.11.15 20:31:05)
	(_source (\./../../source/debounce.v\ VERILOG (\./../../source/debounce.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195187465421)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iD ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oQ ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Q ~reg 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Bounce ~reg 0 21 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#19_0 (_architecture 0 0 19 (_process 
				(_target(3))
			)))
			(#INITIAL#22_1 (_architecture 1 0 22 (_process 
				(_target(4))
			)))
			(#ASSIGN#24_2 (_architecture 2 0 24 (_process (_alias ((oQ)(_Q)))(_simple)
				(_target(2))
				(_sensitivity(3))
			)))
			(#ALWAYS#27_3 (_architecture 3 0 27 (_process 
				(_target(4)(3))
				(_read(0)(1)(4))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Debounce 5 -1)

)
I 000048 55 4542          1195187465922 ComFIFO
(_unit VERILOG 6.743.6.418 (ComFIFO 0 39 (ComFIFO 0 39 ))
	(_version v38)
	(_time 1195187465421 2007.11.15 20:31:05)
	(_source (\./../../lib/comfifo.v\ VERILOG (\./../../lib/comfifo.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195187465421)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal clock ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 41 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal data ~[9:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal rdreq ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wrreq ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal empty ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal full ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~[9:0]wire~ 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal usedw ~[9:0]wire~ 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire2 ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 61 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#62_0 (_architecture 0 0 62 (_process (_alias ((usedw)(sub_wire0)))(_simple)
				(_target(7))
				(_sensitivity(8))
			)))
			(#ASSIGN#63_1 (_architecture 1 0 63 (_process (_alias ((empty)(sub_wire1)))(_simple)
				(_target(4))
				(_sensitivity(9))
			)))
			(#ASSIGN#64_2 (_architecture 2 0 64 (_process (_alias ((q)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(10))
			)))
			(#ASSIGN#65_3 (_architecture 3 0 65 (_process (_alias ((full)(sub_wire3)))(_simple)
				(_target(5))
				(_sensitivity(11))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 scfifo_component.add_ram_output_register (_string \V"ON"\))
		(_toward 0 scfifo_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 scfifo_component.lpm_numwords (_constant \1024\))
		(_toward 0 scfifo_component.lpm_showahead (_string \V"ON"\))
		(_toward 0 scfifo_component.lpm_type (_string \V"scfifo"\))
		(_toward 0 scfifo_component.lpm_width (_constant \10\))
		(_toward 0 scfifo_component.lpm_widthu (_constant \10\))
		(_toward 0 scfifo_component.overflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.underflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.use_eab (_string \V"ON"\))
	)
	(_scope
	)
	(_instantiation scfifo_component 0 67 (_entity ovi_lpm  scfifo)
		(_port
			((rdreq) (rdreq))
			((clock) (clock))
			((wrreq) (wrreq))
			((data) (data))
			((usedw) (sub_wire0))
			((empty) (sub_wire1))
			((q) (sub_wire2))
			((full) (sub_wire3))
			((aclr) (_open))
			((almost_empty) (_open))
			((almost_full) (_open))
			((sclr) (_open))
		)
	)
	(_model . ComFIFO 5 -1)

)
I 000051 55 11634         1195187465926 CmdDecoder
(_unit VERILOG 6.743.6.418 (CmdDecoder 0 39 (CmdDecoder 0 39 ))
	(_version v38)
	(_time 1195187465421 2007.11.15 20:31:05)
	(_source (\./../../lib/cmddecoder.v\ VERILOG (\./../../lib/cmddecoder.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 33))
	(_entity
		(_time 1195187465421)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 40 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal data ~[3:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal eq00 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq01 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq02 ~wire 0 43 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq03 ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq04 ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq05 ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq06 ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq07 ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq08 ~wire 0 49 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq09 ~wire 0 50 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0a ~wire 0 51 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0b ~wire 0 52 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0c ~wire 0 53 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0d ~wire 0 54 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0e ~wire 0 55 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0f ~wire 0 56 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 76 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal sub_wire0 ~[15:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[4:4]wire~ 0 77 (_array ~wire ((_to (i 4) (i 4))))))
		(_signal (_internal sub_wire16 ~[4:4]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[14:14]wire~ 0 78 (_array ~wire ((_to (i 14) (i 14))))))
		(_signal (_internal sub_wire15 ~[14:14]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:3]wire~ 0 79 (_array ~wire ((_to (i 3) (i 3))))))
		(_signal (_internal sub_wire14 ~[3:3]wire~ 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[13:13]wire~ 0 80 (_array ~wire ((_to (i 13) (i 13))))))
		(_signal (_internal sub_wire13 ~[13:13]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:2]wire~ 0 81 (_array ~wire ((_to (i 2) (i 2))))))
		(_signal (_internal sub_wire12 ~[2:2]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[12:12]wire~ 0 82 (_array ~wire ((_to (i 12) (i 12))))))
		(_signal (_internal sub_wire11 ~[12:12]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 83 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire10 ~[1:1]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:11]wire~ 0 84 (_array ~wire ((_to (i 11) (i 11))))))
		(_signal (_internal sub_wire9 ~[11:11]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 85 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire8 ~[0:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[10:10]wire~ 0 86 (_array ~wire ((_to (i 10) (i 10))))))
		(_signal (_internal sub_wire7 ~[10:10]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:9]wire~ 0 87 (_array ~wire ((_to (i 9) (i 9))))))
		(_signal (_internal sub_wire6 ~[9:9]wire~ 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:8]wire~ 0 88 (_array ~wire ((_to (i 8) (i 8))))))
		(_signal (_internal sub_wire5 ~[8:8]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:7]wire~ 0 89 (_array ~wire ((_to (i 7) (i 7))))))
		(_signal (_internal sub_wire4 ~[7:7]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:6]wire~ 0 90 (_array ~wire ((_to (i 6) (i 6))))))
		(_signal (_internal sub_wire3 ~[6:6]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:5]wire~ 0 91 (_array ~wire ((_to (i 5) (i 5))))))
		(_signal (_internal sub_wire2 ~[5:5]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[15:15]wire~ 0 92 (_array ~wire ((_to (i 15) (i 15))))))
		(_signal (_internal sub_wire1 ~[15:15]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#77_0 (_architecture 0 0 77 (_process (_alias ((sub_wire16)(sub_wire0(t_4_4))))(_simple)
				(_target(18))
				(_sensitivity(17(d_4_4)))
			)))
			(#ASSIGN#78_1 (_architecture 1 0 78 (_process (_alias ((sub_wire15)(sub_wire0(t_14_14))))(_simple)
				(_target(19))
				(_sensitivity(17(d_14_14)))
			)))
			(#ASSIGN#79_2 (_architecture 2 0 79 (_process (_alias ((sub_wire14)(sub_wire0(t_3_3))))(_simple)
				(_target(20))
				(_sensitivity(17(d_3_3)))
			)))
			(#ASSIGN#80_3 (_architecture 3 0 80 (_process (_alias ((sub_wire13)(sub_wire0(t_13_13))))(_simple)
				(_target(21))
				(_sensitivity(17(d_13_13)))
			)))
			(#ASSIGN#81_4 (_architecture 4 0 81 (_process (_alias ((sub_wire12)(sub_wire0(t_2_2))))(_simple)
				(_target(22))
				(_sensitivity(17(d_2_2)))
			)))
			(#ASSIGN#82_5 (_architecture 5 0 82 (_process (_alias ((sub_wire11)(sub_wire0(t_12_12))))(_simple)
				(_target(23))
				(_sensitivity(17(d_12_12)))
			)))
			(#ASSIGN#83_6 (_architecture 6 0 83 (_process (_alias ((sub_wire10)(sub_wire0(t_1_1))))(_simple)
				(_target(24))
				(_sensitivity(17(d_1_1)))
			)))
			(#ASSIGN#84_7 (_architecture 7 0 84 (_process (_alias ((sub_wire9)(sub_wire0(t_11_11))))(_simple)
				(_target(25))
				(_sensitivity(17(d_11_11)))
			)))
			(#ASSIGN#85_8 (_architecture 8 0 85 (_process (_alias ((sub_wire8)(sub_wire0(t_0_0))))(_simple)
				(_target(26))
				(_sensitivity(17(d_0_0)))
			)))
			(#ASSIGN#86_9 (_architecture 9 0 86 (_process (_alias ((sub_wire7)(sub_wire0(t_10_10))))(_simple)
				(_target(27))
				(_sensitivity(17(d_10_10)))
			)))
			(#ASSIGN#87_10 (_architecture 10 0 87 (_process (_alias ((sub_wire6)(sub_wire0(t_9_9))))(_simple)
				(_target(28))
				(_sensitivity(17(d_9_9)))
			)))
			(#ASSIGN#88_11 (_architecture 11 0 88 (_process (_alias ((sub_wire5)(sub_wire0(t_8_8))))(_simple)
				(_target(29))
				(_sensitivity(17(d_8_8)))
			)))
			(#ASSIGN#89_12 (_architecture 12 0 89 (_process (_alias ((sub_wire4)(sub_wire0(t_7_7))))(_simple)
				(_target(30))
				(_sensitivity(17(d_7_7)))
			)))
			(#ASSIGN#90_13 (_architecture 13 0 90 (_process (_alias ((sub_wire3)(sub_wire0(t_6_6))))(_simple)
				(_target(31))
				(_sensitivity(17(d_6_6)))
			)))
			(#ASSIGN#91_14 (_architecture 14 0 91 (_process (_alias ((sub_wire2)(sub_wire0(t_5_5))))(_simple)
				(_target(32))
				(_sensitivity(17(d_5_5)))
			)))
			(#ASSIGN#92_15 (_architecture 15 0 92 (_process (_alias ((sub_wire1)(sub_wire0(t_15_15))))(_simple)
				(_target(33))
				(_sensitivity(17(d_15_15)))
			)))
			(#ASSIGN#93_16 (_architecture 16 0 93 (_process (_alias ((eq0f)(sub_wire1)))(_simple)
				(_target(16))
				(_sensitivity(33))
			)))
			(#ASSIGN#94_17 (_architecture 17 0 94 (_process (_alias ((eq05)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(32))
			)))
			(#ASSIGN#95_18 (_architecture 18 0 95 (_process (_alias ((eq06)(sub_wire3)))(_simple)
				(_target(7))
				(_sensitivity(31))
			)))
			(#ASSIGN#96_19 (_architecture 19 0 96 (_process (_alias ((eq07)(sub_wire4)))(_simple)
				(_target(8))
				(_sensitivity(30))
			)))
			(#ASSIGN#97_20 (_architecture 20 0 97 (_process (_alias ((eq08)(sub_wire5)))(_simple)
				(_target(9))
				(_sensitivity(29))
			)))
			(#ASSIGN#98_21 (_architecture 21 0 98 (_process (_alias ((eq09)(sub_wire6)))(_simple)
				(_target(10))
				(_sensitivity(28))
			)))
			(#ASSIGN#99_22 (_architecture 22 0 99 (_process (_alias ((eq0a)(sub_wire7)))(_simple)
				(_target(11))
				(_sensitivity(27))
			)))
			(#ASSIGN#100_23 (_architecture 23 0 100 (_process (_alias ((eq00)(sub_wire8)))(_simple)
				(_target(1))
				(_sensitivity(26))
			)))
			(#ASSIGN#101_24 (_architecture 24 0 101 (_process (_alias ((eq0b)(sub_wire9)))(_simple)
				(_target(12))
				(_sensitivity(25))
			)))
			(#ASSIGN#102_25 (_architecture 25 0 102 (_process (_alias ((eq01)(sub_wire10)))(_simple)
				(_target(2))
				(_sensitivity(24))
			)))
			(#ASSIGN#103_26 (_architecture 26 0 103 (_process (_alias ((eq0c)(sub_wire11)))(_simple)
				(_target(13))
				(_sensitivity(23))
			)))
			(#ASSIGN#104_27 (_architecture 27 0 104 (_process (_alias ((eq02)(sub_wire12)))(_simple)
				(_target(3))
				(_sensitivity(22))
			)))
			(#ASSIGN#105_28 (_architecture 28 0 105 (_process (_alias ((eq0d)(sub_wire13)))(_simple)
				(_target(14))
				(_sensitivity(21))
			)))
			(#ASSIGN#106_29 (_architecture 29 0 106 (_process (_alias ((eq03)(sub_wire14)))(_simple)
				(_target(4))
				(_sensitivity(20))
			)))
			(#ASSIGN#107_30 (_architecture 30 0 107 (_process (_alias ((eq0e)(sub_wire15)))(_simple)
				(_target(15))
				(_sensitivity(19))
			)))
			(#ASSIGN#108_31 (_architecture 31 0 108 (_process (_alias ((eq04)(sub_wire16)))(_simple)
				(_target(5))
				(_sensitivity(18))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 lpm_decode_component.lpm_decodes (_constant \16\))
		(_toward 0 lpm_decode_component.lpm_type (_string \V"LPM_DECODE"\))
		(_toward 0 lpm_decode_component.lpm_width (_constant \4\))
	)
	(_scope
	)
	(_instantiation lpm_decode_component 0 110 (_entity ovi_lpm  lpm_decode)
		(_port
			((data) (data))
			((eq) (sub_wire0))
			((aclr) (_open))
			((clken) (_open))
			((clock) (_open))
			((enable) (_open))
		)
	)
	(_model . CmdDecoder 33 -1)

)
I 000050 55 6707          1195187465930 FrameCtrl
(_unit VERILOG 6.743.6.418 (FrameCtrl 0 12 (FrameCtrl 0 12 ))
	(_version v38)
	(_time 1195187465421 2007.11.15 20:31:05)
	(_source (\./../../source/framectrl.v\ VERILOG (\./../../source/framectrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1195187465421)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iFlipGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iFlip ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk0 ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 19 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal iAdr0 ~[15:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 20 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD0 ~[8:0]wire~ 0 20 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ0 ~[8:0]wire~ 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn0 ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iClk1 ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iAdr1 ~[15:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iD1 ~[8:0]wire~ 0 27 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ1 ~[8:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn1 ~wire 0 29 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 32 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 33 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 34 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 38 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Face0 ~reg 0 41 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FrameA_Adr ~[15:0]wire~ 0 45 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Clk ~wire 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_WrEn ~wire 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_D ~[8:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Q ~[8:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DebounceFlip ~wire 0 53 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#42_0 (_architecture 0 0 42 (_process 
				(_target(20))
			)))
			(#ALWAYS#56_1 (_architecture 1 0 56 (_process 
				(_target(20))
				(_read(0)(2)(1)(20))
				(_need_init)
			)))
			(#ASSIGN#78_2 (_architecture 2 0 78 (_process (_simple)
				(_target(15))
			)))
			(#ASSIGN#78_3 (_architecture 3 0 78 (_process (_simple)
				(_target(19))
			)))
			(#ASSIGN#78_4 (_architecture 4 0 78 (_process (_simple)
				(_target(17))
			)))
			(#ASSIGN#78_5 (_architecture 5 0 78 (_process (_simple)
				(_target(18))
			)))
			(#ASSIGN#81_6 (_architecture 6 0 81 (_process (_simple)
				(_target(6))
				(_sensitivity(20)(25)(14))
			)))
			(#ASSIGN#82_7 (_architecture 7 0 82 (_process (_simple)
				(_target(11))
				(_sensitivity(20)(14)(25))
			)))
			(#ASSIGN#85_8 (_architecture 8 0 85 (_process (_alias ((FrameA_Clk)(_Face0)(iClk0)(iClk1)))(_simple)
				(_target(22))
				(_sensitivity(20)(3)(8))
			)))
			(#ASSIGN#86_9 (_architecture 9 0 86 (_process (_alias ((FrameA_Adr)(_Face0)(iAdr0)(iAdr1)))(_simple)
				(_target(21))
				(_sensitivity(20)(4)(9))
			)))
			(#ASSIGN#87_10 (_architecture 10 0 87 (_process (_alias ((FrameA_D)(_Face0)(iD0)(iD1)))(_simple)
				(_target(24))
				(_sensitivity(20)(5)(10))
			)))
			(#ASSIGN#88_11 (_architecture 11 0 88 (_process (_alias ((FrameA_WrEn)(_Face0)(iWrEn0)(iWrEn1)))(_simple)
				(_target(23))
				(_sensitivity(20)(7)(12))
			)))
			(#ASSIGN#91_12 (_architecture 12 0 91 (_process (_simple)
				(_target(13))
				(_sensitivity(20)(9)(4))
			)))
			(#ASSIGN#94_13 (_architecture 13 0 94 (_process (_simple)
				(_target(14))
				(_sensitivity(16)(20)(10)(5))
			)))
			(#ASSIGN#95_14 (_architecture 14 0 95 (_process (_alias ((oSRAM_WE_)(_Face0)(iWrEn1)(iWrEn0)))(_simple)
				(_target(16))
				(_sensitivity(20)(12)(7))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FrameA0 0 61 (_entity .  FrameA)
		(_port
			((clock) (FrameA_Clk))
			((address) (FrameA_Adr))
			((data) (FrameA_D))
			((q) (FrameA_Q))
			((wren) (FrameA_WrEn))
		)
	)
	(_model . FrameCtrl 16 -1)

)
I 000047 55 5802          1195187465934 FrameA
(_unit VERILOG 6.743.6.418 (FrameA 0 39 (FrameA 0 39 ))
	(_version v38)
	(_time 1195187465421 2007.11.15 20:31:05)
	(_source (\./../../lib/framea.v\ VERILOG (\./../../lib/framea.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195187465421)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[15:0]wire~ 0 40 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal address ~[15:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal clock ~wire 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 42 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal data ~[8:0]wire~ 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wren ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal q ~[8:0]wire~ 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[8:0]wire~ 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#53_0 (_architecture 0 0 53 (_process (_alias ((q)(sub_wire0)))(_simple)
				(_target(4))
				(_sensitivity(5))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altsyncram_component.clock_enable_input_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.clock_enable_output_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.init_file (_string \V"../startup.hex"\))
		(_toward 0 altsyncram_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altsyncram_component.lpm_hint (_string \V"ENABLE_RUNTIME_MOD=NO"\))
		(_toward 0 altsyncram_component.lpm_type (_string \V"altsyncram"\))
		(_toward 0 altsyncram_component.numwords_a (_constant \38400\))
		(_toward 0 altsyncram_component.operation_mode (_string \V"SINGLE_PORT"\))
		(_toward 0 altsyncram_component.outdata_aclr_a (_string \V"NONE"\))
		(_toward 0 altsyncram_component.outdata_reg_a (_string \V"UNREGISTERED"\))
		(_toward 0 altsyncram_component.power_up_uninitialized (_string \V"FALSE"\))
		(_toward 0 altsyncram_component.widthad_a (_constant \16\))
		(_toward 0 altsyncram_component.width_a (_constant \9\))
		(_toward 0 altsyncram_component.width_byteena_a (_constant \1\))
	)
	(_scope
	)
	(_instantiation altsyncram_component 0 55 (_entity ovi_lpm  altsyncram)
		(_port
			((wren_a) (wren))
			((clock0) (clock))
			((address_a) (address))
			((data_a) (data))
			((q_a) (sub_wire0))
			((aclr0) (\1 \))
			((aclr1) (\2 \))
			((address_b) (\3 \))
			((addressstall_a) (\4 \))
			((addressstall_b) (\5 \))
			((byteena_a) (\6 \))
			((byteena_b) (\7 \))
			((clock1) (\8 \))
			((clocken0) (\9 \))
			((clocken1) (\10 \))
			((clocken2) (\11 \))
			((clocken3) (\12 \))
			((data_b) (\13 \))
			((eccstatus) (_open))
			((q_b) (_open))
			((rden_a) (\14 \))
			((rden_b) (\15 \))
			((wren_b) (\16 \))
		)
	)
	(_model . FrameA 2 -1)

)
I 000045 55 6740          1195187465938 Line
(_unit VERILOG 6.743.6.418 (Line 0 14 (Line 0 14 ))
	(_version v38)
	(_time 1195187465421 2007.11.15 20:31:05)
	(_source (\./../../source/line.v\ VERILOG (\./../../source/line.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1195187465421)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~0 0 16 \240\ (_entity -1 (_code  16))))
		(_port (_internal iClk ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 23 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal iX0 ~[7:0]wire~ 0 23 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iY0 ~[7:0]wire~ 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iX1 ~[7:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iY1 ~[7:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 29 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Done ~reg 0 34 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]wire~S 0 44 (_array ~wire ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal X0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 51 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal dxAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dyAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Steep ~wire 0 60 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 64 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _AddrX ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _AddrY ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~S 0 78 (_array ~reg ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal _X ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Y ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dx ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dy ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Err ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _LastStep ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _NegativeYStep ~reg 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#35_0 (_architecture 0 0 35 (_process 
				(_target(9))
			)))
			(#ASSIGN#37_1 (_architecture 1 0 37 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(9))
			)))
			(#ASSIGN#44_2 (_architecture 2 0 44 (_process (_simple)
				(_target(10))
				(_sensitivity(3))
			)))
			(#ASSIGN#44_3 (_architecture 3 0 44 (_process (_simple)
				(_target(11))
				(_sensitivity(4))
			)))
			(#ASSIGN#44_4 (_architecture 4 0 44 (_process (_simple)
				(_target(12))
			)))
			(#ASSIGN#44_5 (_architecture 5 0 44 (_process (_simple)
				(_target(13))
			)))
			(#INITIAL#52_6 (_architecture 6 0 52 (_process 
				(_target(14))
			)))
			(#ASSIGN#54_7 (_architecture 7 0 54 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(8))
				(_sensitivity(14))
			)))
			(#ASSIGN#58_8 (_architecture 8 0 58 (_process (_alias ((dxAbs)(X1)(X0)(X1)(X0)(X0)(X1)))(_simple)
				(_target(15))
				(_sensitivity(12)(10))
			)))
			(#ASSIGN#58_9 (_architecture 9 0 58 (_process (_alias ((dyAbs)(Y1)(Y0)(Y1)(Y0)(Y0)(Y1)))(_simple)
				(_target(16))
				(_sensitivity(13)(11))
			)))
			(#ASSIGN#60_10 (_architecture 10 0 60 (_process (_alias ((Steep)(dyAbs)(dxAbs)))(_simple)
				(_target(17))
				(_sensitivity(16)(15))
			)))
			(#INITIAL#65_11 (_architecture 11 0 65 (_process 
				(_target(18)(19))
			)))
			(#ASSIGN#70_12 (_architecture 12 0 70 (_process (_simple)
				(_target(7))
				(_sensitivity(18)(19))
			)))
			(#INITIAL#80_13 (_architecture 13 0 80 (_process 
				(_target(20)(21)(22)(23)(25)(26))
			)))
			(#ALWAYS#90_14 (_architecture 14 0 90 (_process 
				(_target(14)(9)(22)(23)(24)(21)(20)(25)(18)(19)(26))
				(_read(0)(1)(12)(10)(16)(11)(13)(17)(15)(2)(20)(25)(21)(24)(23)(22)(26))
				(_need_init)
			)))
			(#INTERNAL#0_15 (_internal 15 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Line 17 -1)

)
I 000053 55 2649          1195187465942 SSHLEDMDCtrl
(_unit VERILOG 6.743.6.418 (SSHLEDMDCtrl 0 14 (SSHLEDMDCtrl 0 14 ))
	(_version v38)
	(_time 1195187465421 2007.11.15 20:31:05)
	(_source (\./../../source/sshledmdctrl.v\ VERILOG (\./../../source/sshledmdctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1195187465421)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 15 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iBCD ~[3:0]wire~ 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 16 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oMatrix ~[6:0]wire~ 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]reg~ 0 19 (_array ~reg ((_downto (i 6) (i 0))))))
		(_signal (_internal _oMatrix ~[6:0]reg~ 0 19 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#20_0 (_architecture 0 0 20 (_process 
				(_target(2))
			)))
			(#ASSIGN#22_1 (_architecture 1 0 22 (_process (_alias ((oMatrix)(_oMatrix)))(_simple)
				(_target(1))
				(_sensitivity(2))
			)))
			(#ALWAYS#26_2 (_architecture 2 0 26 (_process 
				(_target(2))
				(_read)
				(_sensitivity(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . SSHLEDMDCtrl 4 -1)

)
I 000055 55 18413         1195187465946 swankmania_HDL
(_unit VERILOG 6.743.6.418 (swankmania_HDL 0 12 (swankmania_HDL 0 12 ))
	(_version v38)
	(_time 1195187465421 2007.11.15 20:31:05)
	(_source (\./../../source/swankmania_hdl.v\ VERILOG (\./../../source/swankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 60))
	(_entity
		(_time 1195187465421)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate gSSHLEDMDCtrl 0 274 (_verilogfor  (_code  60) (_code  61) (_code  62))
	  (_object
	  	(_type (_internal ~vector~0 0 273 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal gCnt ~vector~0 0 273  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_59 (_internal 59 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation Digit 0 276 (_entity .  SSHLEDMDCtrl)
	  	(_port
	  		((iBCD) (SSHLEDMDCtrlD(_range  63)))
	  		((oMatrix) (SSHLEDMDCtrlQ(_range  64)))
	  	)
	  )
	)
	(_object
		(_port (_internal iClk27 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk50 ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 18 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal iSwitch ~[17:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 19 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iButton_ ~[3:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oLEDR ~[17:0]wire~ 0 22 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 23 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal oLEDG ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 26 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oHex7 ~[6:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex6 ~[6:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex5 ~[6:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex4 ~[6:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex3 ~[6:0]wire~ 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex2 ~[6:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex1 ~[6:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex0 ~[6:0]wire~ 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[23:0]wire~ 0 36 (_array ~wire ((_downto (i 23) (i 0))))))
		(_port (_internal ioGPIO0 ~[23:0]wire~ 0 36 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[25:0]wire~ 0 39 (_array ~wire ((_downto (i 25) (i 0))))))
		(_port (_internal ioGPIO1 ~[25:0]wire~ 0 39 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 43 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 43 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Clk16 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Clk100 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineWrEn ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineDone ~wire 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineAdr ~[15:0]wire~ 0 56 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipWrEn ~wire 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipDone ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipAdr ~[15:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_RGB ~[8:0]wire~ 0 62 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Vsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Hsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_SD ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_MCK ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Adr ~[15:0]wire~ 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComD ~[8:0]wire~ 0 70 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComColor ~[8:0]wire~ 0 71 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComCmd ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFrame ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFlip ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComDrawGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComPolyline ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComTriangle ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 86 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal ComX0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[31:0]wire~ 0 88 (_array ~wire ((_range  65)))))
		(_signal (_internal SSHLEDMDCtrlD ~[31:0]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[55:0]wire~ 0 89 (_array ~wire ((_range  66)))))
		(_signal (_internal SSHLEDMDCtrlQ ~[55:0]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~wire -1 141 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~wire -1 204 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 0 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal \3 \ ~[8:0]reg~ -1 0 (_internal (_uni (_constant \9'h0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~[15:0]wire~ -1 216 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~wire -1 219 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~wire -1 236 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~wire -1 255 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#141_0 (_internal 0 0 141 (_process (_alias ((\1 \)(ComPolyline)(LineDone)(ComFlip)(FlipDone)(ComPolyline)(ComFlip)))(_simple)
				(_target(54))
				(_sensitivity(44)(26)(42)(29))
			)))
			(#INTERNAL#204_1 (_internal 1 0 204 (_process (_alias ((\2 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(55))
				(_sensitivity(43)(42))
			)))
			(#INTERNAL#216_2 (_internal 2 0 216 (_process (_alias ((\5 \)(ComPolyline)(LineAdr)(FlipAdr)))(_simple)
				(_target(58))
				(_sensitivity(44)(27)(30))
			)))
			(#INTERNAL#219_3 (_internal 3 0 219 (_process (_alias ((\6 \)(ComPolyline)(LineWrEn)(ComFlip)(FlipWrEn)))(_simple)
				(_target(59))
				(_sensitivity(44)(25)(42)(28))
			)))
			(#INTERNAL#236_4 (_internal 4 0 236 (_process (_alias ((\7 \)(ComDrawGo)(ComPolyline)))(_simple)
				(_target(60))
				(_sensitivity(43)(44))
			)))
			(#INTERNAL#255_5 (_internal 5 0 255 (_process (_alias ((\8 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(61))
				(_sensitivity(43)(42))
			)))
			(#ASSIGN#102_6 (_architecture 6 0 102 (_process (_alias ((ComFrame)(ACX_Vsync)))(_simple)
				(_target(41))
				(_sensitivity(32))
			)))
			(#ASSIGN#127_7 (_architecture 7 0 127 (_process (_simple)
				(_target(14(0)))
			)))
			(#ASSIGN#127_8 (_architecture 8 0 127 (_process (_alias ((ComD(0))(ioGPIO0(1))))(_simple)
				(_target(37(0)))
				(_sensitivity(14(1)))
			)))
			(#ASSIGN#127_9 (_architecture 9 0 127 (_process (_simple)
				(_target(14(2)))
			)))
			(#ASSIGN#127_10 (_architecture 10 0 127 (_process (_alias ((ComD(1))(ioGPIO0(3))))(_simple)
				(_target(37(1)))
				(_sensitivity(14(3)))
			)))
			(#ASSIGN#127_11 (_architecture 11 0 127 (_process (_simple)
				(_target(14(4)))
			)))
			(#ASSIGN#127_12 (_architecture 12 0 127 (_process (_alias ((ComD(2))(ioGPIO0(5))))(_simple)
				(_target(37(2)))
				(_sensitivity(14(5)))
			)))
			(#ASSIGN#127_13 (_architecture 13 0 127 (_process (_simple)
				(_target(14(6)))
			)))
			(#ASSIGN#127_14 (_architecture 14 0 127 (_process (_alias ((ComD(3))(ioGPIO0(7))))(_simple)
				(_target(37(3)))
				(_sensitivity(14(7)))
			)))
			(#ASSIGN#127_15 (_architecture 15 0 127 (_process (_simple)
				(_target(14(8)))
			)))
			(#ASSIGN#127_16 (_architecture 16 0 127 (_process (_alias ((ComD(4))(ioGPIO0(9))))(_simple)
				(_target(37(4)))
				(_sensitivity(14(9)))
			)))
			(#ASSIGN#127_17 (_architecture 17 0 127 (_process (_simple)
				(_target(14(10)))
			)))
			(#ASSIGN#127_18 (_architecture 18 0 127 (_process (_alias ((ComD(5))(ioGPIO0(11))))(_simple)
				(_target(37(5)))
				(_sensitivity(14(11)))
			)))
			(#ASSIGN#127_19 (_architecture 19 0 127 (_process (_simple)
				(_target(14(12)))
			)))
			(#ASSIGN#127_20 (_architecture 20 0 127 (_process (_alias ((ComD(6))(ioGPIO0(13))))(_simple)
				(_target(37(6)))
				(_sensitivity(14(13)))
			)))
			(#ASSIGN#127_21 (_architecture 21 0 127 (_process (_simple)
				(_target(14(14)))
			)))
			(#ASSIGN#127_22 (_architecture 22 0 127 (_process (_alias ((ComD(7))(ioGPIO0(15))))(_simple)
				(_target(37(7)))
				(_sensitivity(14(15)))
			)))
			(#ASSIGN#127_23 (_architecture 23 0 127 (_process (_simple)
				(_target(14(16)))
			)))
			(#ASSIGN#127_24 (_architecture 24 0 127 (_process (_alias ((ComD(8))(ioGPIO0(17))))(_simple)
				(_target(37(8)))
				(_sensitivity(14(17)))
			)))
			(#ASSIGN#127_25 (_architecture 25 0 127 (_process (_simple)
				(_target(14(18)))
			)))
			(#ASSIGN#127_26 (_architecture 26 0 127 (_process (_alias ((ComGo)(ioGPIO0(19))))(_simple)
				(_target(39))
				(_sensitivity(14(19)))
			)))
			(#ASSIGN#127_27 (_architecture 27 0 127 (_process (_simple)
				(_target(14(20)))
			)))
			(#ASSIGN#127_28 (_architecture 28 0 127 (_process (_alias ((ComCmd)(ioGPIO0(21))))(_simple)
				(_target(40))
				(_sensitivity(14(21)))
			)))
			(#ASSIGN#127_29 (_architecture 29 0 127 (_process (_simple)
				(_target(14(22)))
			)))
			(#ASSIGN#127_30 (_architecture 30 0 127 (_process (_alias ((ioGPIO0(23))(ComFrame)))(_simple)
				(_target(14(23)))
				(_sensitivity(41))
			)))
			(#ASSIGN#186_31 (_architecture 31 0 186 (_process (_simple)
				(_target(15(0)))
			)))
			(#ASSIGN#186_32 (_architecture 32 0 186 (_process (_alias ((ioGPIO1(1))(ACX_RGB(8))))(_simple)
				(_target(15(1)))
				(_sensitivity(31(8)))
			)))
			(#ASSIGN#186_33 (_architecture 33 0 186 (_process (_simple)
				(_target(15(2)))
			)))
			(#ASSIGN#186_34 (_architecture 34 0 186 (_process (_alias ((ioGPIO1(3))(ACX_RGB(7))))(_simple)
				(_target(15(3)))
				(_sensitivity(31(7)))
			)))
			(#ASSIGN#186_35 (_architecture 35 0 186 (_process (_simple)
				(_target(15(4)))
			)))
			(#ASSIGN#186_36 (_architecture 36 0 186 (_process (_alias ((ioGPIO1(5))(ACX_RGB(6))))(_simple)
				(_target(15(5)))
				(_sensitivity(31(6)))
			)))
			(#ASSIGN#186_37 (_architecture 37 0 186 (_process (_simple)
				(_target(15(6)))
			)))
			(#ASSIGN#186_38 (_architecture 38 0 186 (_process (_alias ((ioGPIO1(7))(ACX_RGB(5))))(_simple)
				(_target(15(7)))
				(_sensitivity(31(5)))
			)))
			(#ASSIGN#186_39 (_architecture 39 0 186 (_process (_simple)
				(_target(15(8)))
			)))
			(#ASSIGN#186_40 (_architecture 40 0 186 (_process (_alias ((ioGPIO1(9))(ACX_RGB(4))))(_simple)
				(_target(15(9)))
				(_sensitivity(31(4)))
			)))
			(#ASSIGN#186_41 (_architecture 41 0 186 (_process (_simple)
				(_target(15(10)))
			)))
			(#ASSIGN#186_42 (_architecture 42 0 186 (_process (_alias ((ioGPIO1(11))(ACX_RGB(3))))(_simple)
				(_target(15(11)))
				(_sensitivity(31(3)))
			)))
			(#ASSIGN#186_43 (_architecture 43 0 186 (_process (_simple)
				(_target(15(12)))
			)))
			(#ASSIGN#186_44 (_architecture 44 0 186 (_process (_alias ((ioGPIO1(13))(ACX_RGB(2))))(_simple)
				(_target(15(13)))
				(_sensitivity(31(2)))
			)))
			(#ASSIGN#186_45 (_architecture 45 0 186 (_process (_simple)
				(_target(15(14)))
			)))
			(#ASSIGN#186_46 (_architecture 46 0 186 (_process (_alias ((ioGPIO1(15))(ACX_RGB(1))))(_simple)
				(_target(15(15)))
				(_sensitivity(31(1)))
			)))
			(#ASSIGN#186_47 (_architecture 47 0 186 (_process (_simple)
				(_target(15(16)))
			)))
			(#ASSIGN#186_48 (_architecture 48 0 186 (_process (_alias ((ioGPIO1(17))(ACX_RGB(0))))(_simple)
				(_target(15(17)))
				(_sensitivity(31(0)))
			)))
			(#ASSIGN#186_49 (_architecture 49 0 186 (_process (_simple)
				(_target(15(18)))
			)))
			(#ASSIGN#186_50 (_architecture 50 0 186 (_process (_alias ((ioGPIO1(19))(ACX_Hsync)))(_simple)
				(_target(15(19)))
				(_sensitivity(33))
			)))
			(#ASSIGN#186_51 (_architecture 51 0 186 (_process (_simple)
				(_target(15(20)))
			)))
			(#ASSIGN#186_52 (_architecture 52 0 186 (_process (_alias ((ioGPIO1(21))(ACX_Vsync)))(_simple)
				(_target(15(21)))
				(_sensitivity(32))
			)))
			(#ASSIGN#186_53 (_architecture 53 0 186 (_process (_simple)
				(_target(15(22)))
			)))
			(#ASSIGN#186_54 (_architecture 54 0 186 (_process (_alias ((ioGPIO1(23))(ACX_SD)))(_simple)
				(_target(15(23)))
				(_sensitivity(34))
			)))
			(#ASSIGN#186_55 (_architecture 55 0 186 (_process (_simple)
				(_target(15(24)))
			)))
			(#ASSIGN#186_56 (_architecture 56 0 186 (_process (_alias ((ioGPIO1(25))(ACX_MCK)))(_simple)
				(_target(15(25)))
				(_sensitivity(35))
			)))
			(#ASSIGN#271_57 (_architecture 57 0 271 (_process (_simple)
				(_target(6)(7)(8)(9)(10)(11)(12)(13))
				(_sensitivity(53))
			)))
			(#INTERNAL#0_58 (_internal 58 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation PLL_Sys0 0 93 (_entity .  PLL_Sys)
		(_port
			((inclk0) (iClk50))
			((c0) (Clk16))
			((c1) (Clk100))
		)
	)
	(_instantiation ComCtrl0 0 129 (_entity .  ComCtrl)
		(_port
			((iClk) (Clk100))
			((iD) (ComD))
			((iGo) (ComGo))
			((iCmd) (ComCmd))
			((oGo) (ComDrawGo))
			((iDone) (\1 \))
			((oColor) (ComColor))
			((oX0) (ComX0))
			((oY0) (ComY0))
			((oX1) (ComX1))
			((oY1) (ComY1))
			((oX2) (ComX2))
			((oY2) (ComY2))
			((oFlip) (ComFlip))
			((oPolyline) (ComPolyline))
			((oTriangle) (ComTriangle))
			((oDbgFull) (oLEDR(0)))
			((oDbgFullPersistent) (oLEDR(1)))
			((oDbgUsed) (SSHLEDMDCtrlD))
		)
	)
	(_instantiation ACX705AKM_Ctrl0 0 188 (_entity .  ACX705AKM_Ctrl)
		(_port
			((iClk16) (Clk16))
			((oVsync) (ACX_Vsync))
			((oHsync) (ACX_Hsync))
			((oSD) (ACX_SD))
			((oMCK) (ACX_MCK))
			((oAdr) (ACX_Adr))
		)
	)
	(_instantiation FrameCtrl0 0 200 (_entity .  FrameCtrl)
		(_port
			((iClk) (Clk100))
			((iFlipGo) (\2 \))
			((iFlip) (ComFlip))
			((iClk0) (ACX_MCK))
			((iAdr0) (ACX_Adr))
			((iD0) (\3 \))
			((oQ0) (ACX_RGB))
			((iWrEn0) (\4 \))
			((iClk1) (Clk100))
			((iAdr1) (\5 \))
			((iD1) (ComColor))
			((oQ1) (_open))
			((iWrEn1) (\6 \))
			((oSRAM_A) (oSRAM_A))
			((ioSRAM_IO) (ioSRAM_IO))
			((oSRAM_CE_) (oSRAM_CE_))
			((oSRAM_WE_) (oSRAM_WE_))
			((oSRAM_LB_) (oSRAM_LB_))
			((oSRAM_UB_) (oSRAM_UB_))
			((oSRAM_OE_) (oSRAM_OE_))
		)
	)
	(_instantiation Line0 0 232 (_entity .  Line)
		(_port
			((iClk) (Clk100))
			((iGo) (\7 \))
			((oDone) (LineDone))
			((iX0) (ComX0))
			((iY0) (ComY0))
			((iX1) (ComX1))
			((iY1) (ComY1))
			((oAdr) (LineAdr))
			((oWrEn) (LineWrEn))
		)
	)
	(_instantiation Flip0 0 251 (_entity .  Flip)
		(_port
			((iClk) (Clk100))
			((iGo) (\8 \))
			((oDone) (FlipDone))
			((oAdr) (FlipAdr))
			((oWrEn) (FlipWrEn))
		)
	)
	(_model . swankmania_HDL 67 -1)

)
I 000048 55 10448         1195187465950 PLL_Sys
(_unit VERILOG 6.743.6.418 (PLL_Sys 0 39 (PLL_Sys 0 39 ))
	(_version v38)
	(_time 1195187465421 2007.11.15 20:31:05)
	(_source (\./../../lib/pll_sys.v\ VERILOG (\./../../lib/pll_sys.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195187465421)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal inclk0 ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c0 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal c1 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 48 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal sub_wire0 ~[5:0]wire~ 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 49 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire5 ~[0:0]wire~ 0 49 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 50 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire2 ~[1:1]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~[0:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 55 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal sub_wire4 ~[1:0]wire~ 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 0 (_array ~reg ((_downto (i 5) (i 0))))))
		(_signal (_internal \2 \ ~[5:0]reg~ -1 0 (_internal (_uni (_constant \6'h3f\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 0 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal \5 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \17 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#49_0 (_architecture 0 0 49 (_process (_simple)
				(_target(4))
			)))
			(#ASSIGN#50_1 (_architecture 1 0 50 (_process (_alias ((sub_wire2)(sub_wire0(t_1_1))))(_simple)
				(_target(5))
				(_sensitivity(3(d_1_1)))
			)))
			(#ASSIGN#51_2 (_architecture 2 0 51 (_process (_alias ((sub_wire1)(sub_wire0(t_0_0))))(_simple)
				(_target(6))
				(_sensitivity(3(d_0_0)))
			)))
			(#ASSIGN#52_3 (_architecture 3 0 52 (_process (_alias ((c0)(sub_wire1)))(_simple)
				(_target(1))
				(_sensitivity(6))
			)))
			(#ASSIGN#53_4 (_architecture 4 0 53 (_process (_alias ((c1)(sub_wire2)))(_simple)
				(_target(2))
				(_sensitivity(5))
			)))
			(#ASSIGN#54_5 (_architecture 5 0 54 (_process (_alias ((sub_wire3)(inclk0)))(_simple)
				(_target(7))
				(_sensitivity(0))
			)))
			(#ASSIGN#55_6 (_architecture 6 0 55 (_process (_alias ((sub_wire4)(sub_wire5)(sub_wire3)))(_simple)
				(_target(8))
				(_sensitivity(4)(7))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altpll_component.clk0_divide_by (_constant \25\))
		(_toward 0 altpll_component.clk0_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk0_multiply_by (_constant \8\))
		(_toward 0 altpll_component.clk0_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.clk1_divide_by (_constant \1\))
		(_toward 0 altpll_component.clk1_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk1_multiply_by (_constant \2\))
		(_toward 0 altpll_component.clk1_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.compensate_clock (_string \V"CLK0"\))
		(_toward 0 altpll_component.inclk0_input_frequency (_constant \20000\))
		(_toward 0 altpll_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altpll_component.lpm_hint (_string \V"CBX_MODULE_PREFIX=PLL_Sys"\))
		(_toward 0 altpll_component.lpm_type (_string \V"altpll"\))
		(_toward 0 altpll_component.operation_mode (_string \V"NORMAL"\))
		(_toward 0 altpll_component.port_activeclock (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_areset (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkloss (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkswitch (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_configupdate (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_fbin (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_inclk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_inclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_locked (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pfdena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasecounterselect (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasedone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasestep (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phaseupdown (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pllena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanaclr (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclk (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclkena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandata (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandataout (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanread (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanwrite (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk1 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk3 (_string \V"PORT_UNUSED"\))
	)
	(_scope
	)
	(_instantiation altpll_component 0 57 (_entity ovi_lpm  altpll)
		(_port
			((inclk) (sub_wire4))
			((clk) (sub_wire0))
			((activeclock) (_open))
			((areset) (\1 \))
			((clkbad) (_open))
			((clkena) (\2 \))
			((clkloss) (_open))
			((clkswitch) (\3 \))
			((configupdate) (\4 \))
			((enable0) (_open))
			((enable1) (_open))
			((extclk) (_open))
			((extclkena) (\5 \))
			((fbin) (\6 \))
			((fbout) (_open))
			((locked) (_open))
			((pfdena) (\7 \))
			((phasecounterselect) (\8 \))
			((phasedone) (_open))
			((phasestep) (\9 \))
			((phaseupdown) (\10 \))
			((pllena) (\11 \))
			((scanaclr) (\12 \))
			((scanclk) (\13 \))
			((scanclkena) (\14 \))
			((scandata) (\15 \))
			((scandataout) (_open))
			((scandone) (_open))
			((scanread) (\16 \))
			((scanwrite) (\17 \))
			((sclkout0) (_open))
			((sclkout1) (_open))
			((vcooverrange) (_open))
			((vcounderrange) (_open))
		)
	)
	(_model . PLL_Sys 8 -1)

)
I 000045 55 3483          1195187465954 Flip
(_unit VERILOG 6.743.6.418 (Flip 0 12 (Flip 0 12 ))
	(_version v38)
	(_time 1195187465421 2007.11.15 20:31:05)
	(_source (\./../../source/flip.v\ VERILOG (\./../../source/flip.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195187465421)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]reg~ 0 22 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal _Adr ~[15:0]reg~ 0 22 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Done ~reg 0 24 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 26 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#23_0 (_architecture 0 0 23 (_process 
				(_target(5))
			)))
			(#INITIAL#25_1 (_architecture 1 0 25 (_process 
				(_target(6))
			)))
			(#INITIAL#27_2 (_architecture 2 0 27 (_process 
				(_target(7))
			)))
			(#ASSIGN#29_3 (_architecture 3 0 29 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(6))
			)))
			(#ASSIGN#30_4 (_architecture 4 0 30 (_process (_alias ((oAdr)(_Adr)))(_simple)
				(_target(3))
				(_sensitivity(5))
			)))
			(#ASSIGN#31_5 (_architecture 5 0 31 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#33_6 (_architecture 6 0 33 (_process 
				(_target(6)(7)(5))
				(_read(0)(1)(5))
				(_need_init)
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Flip 9 -1)

)
I 000046 55 2572          1195187465958 tbClk
(_unit VERILOG 6.743.6.418 (tbClk 0 13 (tbClk 0 13 ))
	(_version v38)
	(_time 1195187465421 2007.11.15 20:31:05)
	(_source (\./../../source/tbclk.v\ VERILOG (\./../../source/tbclk.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1195187465421)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Timescale_kHz ~vector~0 0 15 \1000000000\ (_entity -1 (_code  3))))
		(_type (_internal ~vector~1 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Frequency_kHz ~vector~1 0 17 \0\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Ticks ~vector~2 0 27 \$unsigned(Timescale_kHz/2*Frequency_kHz)\ (_entity -1 (_code  5)))(_constant))
		(_port (_internal _oClk ~reg 0 19 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#22_0 (_architecture 0 0 22 (_process 
				(_target(0))
			)))
			(#ALWAYS#29_1 (_architecture 1 0 29 (_process 
				(_target(0))
				(_read(0))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . tbClk 6 -1)

)
I 000057 55 2946          1195187465962 tbswankmania_HDL
(_unit VERILOG 6.743.6.418 (tbswankmania_HDL 0 11 (tbswankmania_HDL 0 11 ))
	(_version v38)
	(_time 1195187465421 2007.11.15 20:31:05)
	(_source (\./../../source/tbswankmania_hdl.v\ VERILOG (\./../../source/tbswankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195187465421)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_signal (_internal iClk27 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal iClk50 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#75_0 (_architecture 0 0 75 (_process 
				(_monitor)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbClk0 0 17 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \50000\))
		)
		(_port
			((_oClk) (iClk50))
		)
	)
	(_instantiation tbClk1 0 26 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \27000\))
		)
		(_port
			((_oClk) (iClk27))
		)
	)
	(_instantiation swankmania_HDL0 0 35 (_entity .  swankmania_HDL)
		(_port
			((iClk27) (iClk27))
			((iClk50) (iClk50))
			((iSwitch) (_open))
			((iButton_) (_open))
			((oLEDR) (_open))
			((oLEDG) (_open))
			((oHex7) (_open))
			((oHex6) (_open))
			((oHex5) (_open))
			((oHex4) (_open))
			((oHex3) (_open))
			((oHex2) (_open))
			((oHex1) (_open))
			((oHex0) (_open))
			((ioGPIO0) (_open))
			((ioGPIO1) (_open))
			((oSRAM_A) (_open))
			((ioSRAM_IO) (_open))
			((oSRAM_CE_) (_open))
			((oSRAM_WE_) (_open))
			((oSRAM_LB_) (_open))
			((oSRAM_UB_) (_open))
			((oSRAM_OE_) (_open))
		)
	)
	(_model . tbswankmania_HDL 2 -1)

)
I 000046 55 1729          1195188105015 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1195188104546 2007.11.15 20:41:44)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1195188104546)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbswankmania_HDL 0 0 (_entity .  tbswankmania_HDL)
	)
	(_model . $root 1 -1)

)
I 000055 55 5843          1195188105019 ACX705AKM_Ctrl
(_unit VERILOG 6.743.6.418 (ACX705AKM_Ctrl 0 12 (ACX705AKM_Ctrl 0 12 ))
	(_version v38)
	(_time 1195188104546 2007.11.15 20:41:44)
	(_source (\./../../source/acx705akm_ctrl.v\ VERILOG (\./../../source/acx705akm_ctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 14))
	(_entity
		(_time 1195188104546)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal MCK_Hz ~vector~0 0 25 \4000000\ (_entity -1 (_code  14)))(_constant))
		(_type (_internal ~vector~1 0 26 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Hsync_Frame ~vector~1 0 26 \200\ (_entity -1 (_code  15)))(_constant))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Vsync_Hz ~vector~2 0 27 \74\ (_entity -1 (_code  16)))(_constant))
		(_type (_internal ~vector~3 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Dots_Frame ~vector~3 0 28 \272\ (_entity -1 (_code  17)))(_constant))
		(_type (_internal ~vector~4 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~4 0 29 \240\ (_entity -1 (_code  18)))(_constant))
		(_type (_internal ~vector~5 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Lines_Frame ~vector~5 0 30 \160\ (_entity -1 (_code  19)))(_constant))
		(_type (_internal ~vector~6 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Frame ~vector~6 0 31 \Pixels_Line*Lines_Frame\ (_entity -1 (_code  20)))(_constant))
		(_port (_internal iClk16 ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal oVsync ~wire 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHsync ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSD ~wire 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oMCK ~wire 0 17 (_architecture (_out ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _MCK8 ~reg 0 36 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal _MCK ~reg 0 36 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 57 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _DotCnt ~[8:0]reg~ 0 57 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 58 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _HsyncCnt ~[7:0]reg~ 0 58 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Hsync ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Vsync ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(3))
			)))
			(#INITIAL#37_1 (_architecture 1 0 37 (_process 
				(_target(6)(7))
			)))
			(#ASSIGN#42_2 (_architecture 2 0 42 (_process (_alias ((oMCK)(_MCK)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#45_3 (_architecture 3 0 45 (_process 
				(_target(6))
				(_read(0)(6))
				(_need_init)
			)))
			(#ALWAYS#51_4 (_architecture 4 0 51 (_process 
				(_target(7))
				(_read(6)(7))
				(_need_init)
			)))
			(#INITIAL#59_5 (_architecture 5 0 59 (_process 
				(_target(8)(9))
			)))
			(#ASSIGN#64_6 (_architecture 6 0 64 (_process (_simple)
				(_target(5))
				(_sensitivity(8)(9))
			)))
			(#ALWAYS#67_7 (_architecture 7 0 67 (_process 
				(_target(8))
				(_read(4)(8))
				(_need_init)
			)))
			(#ALWAYS#76_8 (_architecture 8 0 76 (_process 
				(_target(9))
				(_read(4)(8)(9))
				(_need_init)
			)))
			(#INITIAL#91_9 (_architecture 9 0 91 (_process 
				(_target(10)(11))
			)))
			(#ALWAYS#96_10 (_architecture 10 0 96 (_process 
				(_target(10)(11))
				(_read(4)(8)(9))
				(_need_init)
			)))
			(#ASSIGN#104_11 (_architecture 11 0 104 (_process (_alias ((oHsync)(_Hsync)))(_simple)
				(_target(2))
				(_sensitivity(10))
			)))
			(#ASSIGN#104_12 (_architecture 12 0 104 (_process (_alias ((oVsync)(_Vsync)))(_simple)
				(_target(1))
				(_sensitivity(11))
			)))
			(#INTERNAL#0_13 (_internal 13 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ACX705AKM_Ctrl 24 -1)

)
I 000048 55 9368          1195188105023 ComCtrl
(_unit VERILOG 6.743.6.418 (ComCtrl 0 12 (ComCtrl 0 12 ))
	(_version v38)
	(_time 1195188104546 2007.11.15 20:41:44)
	(_source (\./../../source/comctrl.v\ VERILOG (\./../../source/comctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 22))
	(_entity
		(_time 1195188104546)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[8:0]wire~ 0 16 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD ~[8:0]wire~ 0 16 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iGo ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iCmd ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oGo ~wire 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iDone ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oColor ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 24 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal oX0 ~[7:0]wire~ 0 24 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY0 ~[7:0]wire~ 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX1 ~[7:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY1 ~[7:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX2 ~[7:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY2 ~[7:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oFlip ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oPolyline ~wire 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oTriangle ~wire 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDbgFull ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oDbgFullPersistent ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 37 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal oDbgUsed ~[9:0]wire~ 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _FullPersistent ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 44 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _Color ~[8:0]reg~ 0 44 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _SetColor ~reg 0 45 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DebounceGo ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Empty ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _FIFO_Pop ~reg 0 55 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FIFO_Q ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Cmd ~wire 0 59 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FIFO_Used ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderFlip ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderPolyline ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[47:0]reg~ 0 66 (_array ~reg ((_range  22)))))
		(_signal (_internal _VertexBuf ~[47:0]reg~ 0 66 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 70 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _Cnt ~[7:0]reg~ 0 70 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Flip ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Go ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Polyline ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Y ~reg 0 159 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_virtual \1 \ 0 108 (_uni ((3)(1)))))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#INITIAL#46_1 (_architecture 1 0 46 (_process 
				(_target(20)(21))
			)))
			(#INITIAL#56_2 (_architecture 2 0 56 (_process 
				(_target(24))
			)))
			(#INITIAL#67_3 (_architecture 3 0 67 (_process 
				(_target(30))
			)))
			(#INITIAL#75_4 (_architecture 4 0 75 (_process 
				(_target(31)(32)(33)(34))
			)))
			(#ASSIGN#84_5 (_architecture 5 0 84 (_process (_alias ((oDbgFullPersistent)(_FullPersistent)))(_simple)
				(_target(17))
				(_sensitivity(19))
			)))
			(#ALWAYS#85_6 (_architecture 6 0 85 (_process 
				(_target(19))
				(_read(0)(16))
				(_need_init)
			)))
			(#ASSIGN#90_7 (_architecture 7 0 90 (_process (_alias ((oColor)(_Color)))(_simple)
				(_target(6))
				(_sensitivity(20))
			)))
			(#ASSIGN#102_8 (_architecture 8 0 102 (_process (_alias ((FIFO_Cmd)(FIFO_Q(9))))(_simple)
				(_target(26))
				(_sensitivity(25(9)))
			)))
			(#ASSIGN#103_9 (_architecture 9 0 103 (_process (_alias ((oDbgUsed)(FIFO_Used)))(_simple)
				(_target(18))
				(_sensitivity(27))
			)))
			(#ASSIGN#152_10 (_architecture 10 0 152 (_process (_alias ((oX0)(_VertexBuf(d_47_40))))(_simple)
				(_target(7))
				(_sensitivity(30(d_47_40)))
			)))
			(#ASSIGN#152_11 (_architecture 11 0 152 (_process (_alias ((oY0)(_VertexBuf(d_39_32))))(_simple)
				(_target(8))
				(_sensitivity(30(d_39_32)))
			)))
			(#ASSIGN#152_12 (_architecture 12 0 152 (_process (_alias ((oX1)(_VertexBuf(d_31_24))))(_simple)
				(_target(9))
				(_sensitivity(30(d_31_24)))
			)))
			(#ASSIGN#152_13 (_architecture 13 0 152 (_process (_alias ((oY1)(_VertexBuf(d_23_16))))(_simple)
				(_target(10))
				(_sensitivity(30(d_23_16)))
			)))
			(#ASSIGN#152_14 (_architecture 14 0 152 (_process (_alias ((oX2)(_VertexBuf(d_15_8))))(_simple)
				(_target(11))
				(_sensitivity(30(d_15_8)))
			)))
			(#ASSIGN#152_15 (_architecture 15 0 152 (_process (_alias ((oY2)(_VertexBuf(d_7_0))))(_simple)
				(_target(12))
				(_sensitivity(30(d_7_0)))
			)))
			(#ASSIGN#157_16 (_architecture 16 0 157 (_process (_alias ((oFlip)(_Flip)))(_simple)
				(_target(13))
				(_sensitivity(32))
			)))
			(#ASSIGN#157_17 (_architecture 17 0 157 (_process (_alias ((oGo)(_Go)))(_simple)
				(_target(4))
				(_sensitivity(33))
			)))
			(#ASSIGN#157_18 (_architecture 18 0 157 (_process (_alias ((oPolyline)(_Polyline)))(_simple)
				(_target(14))
				(_sensitivity(34))
			)))
			(#INITIAL#160_19 (_architecture 19 0 160 (_process 
				(_target(35))
			)))
			(#ALWAYS#162_20 (_architecture 20 0 162 (_process 
				(_target(24)(33)(35)(32)(31)(20)(34)(21)(30))
				(_read(0)(23)(5)(33)(24)(25(9))(28)(29)(21)(25(d_8_0))(34)(25(d_7_0))(30(d_47_8))(35)(31))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 93 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (iGo))
			((oQ) (DebounceGo))
		)
	)
	(_instantiation ComFIFO0 0 104 (_entity .  ComFIFO)
		(_port
			((clock) (iClk))
			((data) (\1 \))
			((rdreq) (_FIFO_Pop))
			((wrreq) (DebounceGo))
			((q) (FIFO_Q))
			((usedw) (FIFO_Used))
			((empty) (FIFO_Empty))
			((full) (oDbgFull))
		)
	)
	(_instantiation CmdDecoder0 0 124 (_entity .  CmdDecoder)
		(_port
			((data) (FIFO_Q(d_3_0)))
			((eq00) (DecoderFlip))
			((eq01) (DecoderPolyline))
			((eq02) (_open))
			((eq03) (_open))
			((eq04) (_open))
			((eq05) (_open))
			((eq06) (_open))
			((eq07) (_open))
			((eq08) (_open))
			((eq09) (_open))
			((eq0a) (_open))
			((eq0b) (_open))
			((eq0c) (_open))
			((eq0d) (_open))
			((eq0e) (_open))
			((eq0f) (_open))
		)
	)
	(_model . ComCtrl 23 -1)

)
I 000049 55 2647          1195188105027 Debounce
(_unit VERILOG 6.743.6.418 (Debounce 0 12 (Debounce 0 12 ))
	(_version v38)
	(_time 1195188104546 2007.11.15 20:41:44)
	(_source (\./../../source/debounce.v\ VERILOG (\./../../source/debounce.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195188104546)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iD ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oQ ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Q ~reg 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Bounce ~reg 0 21 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#19_0 (_architecture 0 0 19 (_process 
				(_target(3))
			)))
			(#INITIAL#22_1 (_architecture 1 0 22 (_process 
				(_target(4))
			)))
			(#ASSIGN#24_2 (_architecture 2 0 24 (_process (_alias ((oQ)(_Q)))(_simple)
				(_target(2))
				(_sensitivity(3))
			)))
			(#ALWAYS#27_3 (_architecture 3 0 27 (_process 
				(_target(4)(3))
				(_read(0)(1)(4))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Debounce 5 -1)

)
I 000048 55 4542          1195188105031 ComFIFO
(_unit VERILOG 6.743.6.418 (ComFIFO 0 39 (ComFIFO 0 39 ))
	(_version v38)
	(_time 1195188104546 2007.11.15 20:41:44)
	(_source (\./../../lib/comfifo.v\ VERILOG (\./../../lib/comfifo.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195188104546)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal clock ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 41 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal data ~[9:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal rdreq ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wrreq ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal empty ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal full ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~[9:0]wire~ 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal usedw ~[9:0]wire~ 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire2 ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 61 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#62_0 (_architecture 0 0 62 (_process (_alias ((usedw)(sub_wire0)))(_simple)
				(_target(7))
				(_sensitivity(8))
			)))
			(#ASSIGN#63_1 (_architecture 1 0 63 (_process (_alias ((empty)(sub_wire1)))(_simple)
				(_target(4))
				(_sensitivity(9))
			)))
			(#ASSIGN#64_2 (_architecture 2 0 64 (_process (_alias ((q)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(10))
			)))
			(#ASSIGN#65_3 (_architecture 3 0 65 (_process (_alias ((full)(sub_wire3)))(_simple)
				(_target(5))
				(_sensitivity(11))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 scfifo_component.add_ram_output_register (_string \V"ON"\))
		(_toward 0 scfifo_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 scfifo_component.lpm_numwords (_constant \1024\))
		(_toward 0 scfifo_component.lpm_showahead (_string \V"ON"\))
		(_toward 0 scfifo_component.lpm_type (_string \V"scfifo"\))
		(_toward 0 scfifo_component.lpm_width (_constant \10\))
		(_toward 0 scfifo_component.lpm_widthu (_constant \10\))
		(_toward 0 scfifo_component.overflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.underflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.use_eab (_string \V"ON"\))
	)
	(_scope
	)
	(_instantiation scfifo_component 0 67 (_entity ovi_lpm  scfifo)
		(_port
			((rdreq) (rdreq))
			((clock) (clock))
			((wrreq) (wrreq))
			((data) (data))
			((usedw) (sub_wire0))
			((empty) (sub_wire1))
			((q) (sub_wire2))
			((full) (sub_wire3))
			((aclr) (_open))
			((almost_empty) (_open))
			((almost_full) (_open))
			((sclr) (_open))
		)
	)
	(_model . ComFIFO 5 -1)

)
I 000051 55 11634         1195188105035 CmdDecoder
(_unit VERILOG 6.743.6.418 (CmdDecoder 0 39 (CmdDecoder 0 39 ))
	(_version v38)
	(_time 1195188104546 2007.11.15 20:41:44)
	(_source (\./../../lib/cmddecoder.v\ VERILOG (\./../../lib/cmddecoder.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 33))
	(_entity
		(_time 1195188104546)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 40 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal data ~[3:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal eq00 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq01 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq02 ~wire 0 43 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq03 ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq04 ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq05 ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq06 ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq07 ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq08 ~wire 0 49 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq09 ~wire 0 50 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0a ~wire 0 51 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0b ~wire 0 52 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0c ~wire 0 53 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0d ~wire 0 54 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0e ~wire 0 55 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0f ~wire 0 56 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 76 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal sub_wire0 ~[15:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[4:4]wire~ 0 77 (_array ~wire ((_to (i 4) (i 4))))))
		(_signal (_internal sub_wire16 ~[4:4]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[14:14]wire~ 0 78 (_array ~wire ((_to (i 14) (i 14))))))
		(_signal (_internal sub_wire15 ~[14:14]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:3]wire~ 0 79 (_array ~wire ((_to (i 3) (i 3))))))
		(_signal (_internal sub_wire14 ~[3:3]wire~ 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[13:13]wire~ 0 80 (_array ~wire ((_to (i 13) (i 13))))))
		(_signal (_internal sub_wire13 ~[13:13]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:2]wire~ 0 81 (_array ~wire ((_to (i 2) (i 2))))))
		(_signal (_internal sub_wire12 ~[2:2]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[12:12]wire~ 0 82 (_array ~wire ((_to (i 12) (i 12))))))
		(_signal (_internal sub_wire11 ~[12:12]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 83 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire10 ~[1:1]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:11]wire~ 0 84 (_array ~wire ((_to (i 11) (i 11))))))
		(_signal (_internal sub_wire9 ~[11:11]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 85 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire8 ~[0:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[10:10]wire~ 0 86 (_array ~wire ((_to (i 10) (i 10))))))
		(_signal (_internal sub_wire7 ~[10:10]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:9]wire~ 0 87 (_array ~wire ((_to (i 9) (i 9))))))
		(_signal (_internal sub_wire6 ~[9:9]wire~ 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:8]wire~ 0 88 (_array ~wire ((_to (i 8) (i 8))))))
		(_signal (_internal sub_wire5 ~[8:8]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:7]wire~ 0 89 (_array ~wire ((_to (i 7) (i 7))))))
		(_signal (_internal sub_wire4 ~[7:7]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:6]wire~ 0 90 (_array ~wire ((_to (i 6) (i 6))))))
		(_signal (_internal sub_wire3 ~[6:6]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:5]wire~ 0 91 (_array ~wire ((_to (i 5) (i 5))))))
		(_signal (_internal sub_wire2 ~[5:5]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[15:15]wire~ 0 92 (_array ~wire ((_to (i 15) (i 15))))))
		(_signal (_internal sub_wire1 ~[15:15]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#77_0 (_architecture 0 0 77 (_process (_alias ((sub_wire16)(sub_wire0(t_4_4))))(_simple)
				(_target(18))
				(_sensitivity(17(d_4_4)))
			)))
			(#ASSIGN#78_1 (_architecture 1 0 78 (_process (_alias ((sub_wire15)(sub_wire0(t_14_14))))(_simple)
				(_target(19))
				(_sensitivity(17(d_14_14)))
			)))
			(#ASSIGN#79_2 (_architecture 2 0 79 (_process (_alias ((sub_wire14)(sub_wire0(t_3_3))))(_simple)
				(_target(20))
				(_sensitivity(17(d_3_3)))
			)))
			(#ASSIGN#80_3 (_architecture 3 0 80 (_process (_alias ((sub_wire13)(sub_wire0(t_13_13))))(_simple)
				(_target(21))
				(_sensitivity(17(d_13_13)))
			)))
			(#ASSIGN#81_4 (_architecture 4 0 81 (_process (_alias ((sub_wire12)(sub_wire0(t_2_2))))(_simple)
				(_target(22))
				(_sensitivity(17(d_2_2)))
			)))
			(#ASSIGN#82_5 (_architecture 5 0 82 (_process (_alias ((sub_wire11)(sub_wire0(t_12_12))))(_simple)
				(_target(23))
				(_sensitivity(17(d_12_12)))
			)))
			(#ASSIGN#83_6 (_architecture 6 0 83 (_process (_alias ((sub_wire10)(sub_wire0(t_1_1))))(_simple)
				(_target(24))
				(_sensitivity(17(d_1_1)))
			)))
			(#ASSIGN#84_7 (_architecture 7 0 84 (_process (_alias ((sub_wire9)(sub_wire0(t_11_11))))(_simple)
				(_target(25))
				(_sensitivity(17(d_11_11)))
			)))
			(#ASSIGN#85_8 (_architecture 8 0 85 (_process (_alias ((sub_wire8)(sub_wire0(t_0_0))))(_simple)
				(_target(26))
				(_sensitivity(17(d_0_0)))
			)))
			(#ASSIGN#86_9 (_architecture 9 0 86 (_process (_alias ((sub_wire7)(sub_wire0(t_10_10))))(_simple)
				(_target(27))
				(_sensitivity(17(d_10_10)))
			)))
			(#ASSIGN#87_10 (_architecture 10 0 87 (_process (_alias ((sub_wire6)(sub_wire0(t_9_9))))(_simple)
				(_target(28))
				(_sensitivity(17(d_9_9)))
			)))
			(#ASSIGN#88_11 (_architecture 11 0 88 (_process (_alias ((sub_wire5)(sub_wire0(t_8_8))))(_simple)
				(_target(29))
				(_sensitivity(17(d_8_8)))
			)))
			(#ASSIGN#89_12 (_architecture 12 0 89 (_process (_alias ((sub_wire4)(sub_wire0(t_7_7))))(_simple)
				(_target(30))
				(_sensitivity(17(d_7_7)))
			)))
			(#ASSIGN#90_13 (_architecture 13 0 90 (_process (_alias ((sub_wire3)(sub_wire0(t_6_6))))(_simple)
				(_target(31))
				(_sensitivity(17(d_6_6)))
			)))
			(#ASSIGN#91_14 (_architecture 14 0 91 (_process (_alias ((sub_wire2)(sub_wire0(t_5_5))))(_simple)
				(_target(32))
				(_sensitivity(17(d_5_5)))
			)))
			(#ASSIGN#92_15 (_architecture 15 0 92 (_process (_alias ((sub_wire1)(sub_wire0(t_15_15))))(_simple)
				(_target(33))
				(_sensitivity(17(d_15_15)))
			)))
			(#ASSIGN#93_16 (_architecture 16 0 93 (_process (_alias ((eq0f)(sub_wire1)))(_simple)
				(_target(16))
				(_sensitivity(33))
			)))
			(#ASSIGN#94_17 (_architecture 17 0 94 (_process (_alias ((eq05)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(32))
			)))
			(#ASSIGN#95_18 (_architecture 18 0 95 (_process (_alias ((eq06)(sub_wire3)))(_simple)
				(_target(7))
				(_sensitivity(31))
			)))
			(#ASSIGN#96_19 (_architecture 19 0 96 (_process (_alias ((eq07)(sub_wire4)))(_simple)
				(_target(8))
				(_sensitivity(30))
			)))
			(#ASSIGN#97_20 (_architecture 20 0 97 (_process (_alias ((eq08)(sub_wire5)))(_simple)
				(_target(9))
				(_sensitivity(29))
			)))
			(#ASSIGN#98_21 (_architecture 21 0 98 (_process (_alias ((eq09)(sub_wire6)))(_simple)
				(_target(10))
				(_sensitivity(28))
			)))
			(#ASSIGN#99_22 (_architecture 22 0 99 (_process (_alias ((eq0a)(sub_wire7)))(_simple)
				(_target(11))
				(_sensitivity(27))
			)))
			(#ASSIGN#100_23 (_architecture 23 0 100 (_process (_alias ((eq00)(sub_wire8)))(_simple)
				(_target(1))
				(_sensitivity(26))
			)))
			(#ASSIGN#101_24 (_architecture 24 0 101 (_process (_alias ((eq0b)(sub_wire9)))(_simple)
				(_target(12))
				(_sensitivity(25))
			)))
			(#ASSIGN#102_25 (_architecture 25 0 102 (_process (_alias ((eq01)(sub_wire10)))(_simple)
				(_target(2))
				(_sensitivity(24))
			)))
			(#ASSIGN#103_26 (_architecture 26 0 103 (_process (_alias ((eq0c)(sub_wire11)))(_simple)
				(_target(13))
				(_sensitivity(23))
			)))
			(#ASSIGN#104_27 (_architecture 27 0 104 (_process (_alias ((eq02)(sub_wire12)))(_simple)
				(_target(3))
				(_sensitivity(22))
			)))
			(#ASSIGN#105_28 (_architecture 28 0 105 (_process (_alias ((eq0d)(sub_wire13)))(_simple)
				(_target(14))
				(_sensitivity(21))
			)))
			(#ASSIGN#106_29 (_architecture 29 0 106 (_process (_alias ((eq03)(sub_wire14)))(_simple)
				(_target(4))
				(_sensitivity(20))
			)))
			(#ASSIGN#107_30 (_architecture 30 0 107 (_process (_alias ((eq0e)(sub_wire15)))(_simple)
				(_target(15))
				(_sensitivity(19))
			)))
			(#ASSIGN#108_31 (_architecture 31 0 108 (_process (_alias ((eq04)(sub_wire16)))(_simple)
				(_target(5))
				(_sensitivity(18))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 lpm_decode_component.lpm_decodes (_constant \16\))
		(_toward 0 lpm_decode_component.lpm_type (_string \V"LPM_DECODE"\))
		(_toward 0 lpm_decode_component.lpm_width (_constant \4\))
	)
	(_scope
	)
	(_instantiation lpm_decode_component 0 110 (_entity ovi_lpm  lpm_decode)
		(_port
			((data) (data))
			((eq) (sub_wire0))
			((aclr) (_open))
			((clken) (_open))
			((clock) (_open))
			((enable) (_open))
		)
	)
	(_model . CmdDecoder 33 -1)

)
I 000050 55 6707          1195188105039 FrameCtrl
(_unit VERILOG 6.743.6.418 (FrameCtrl 0 12 (FrameCtrl 0 12 ))
	(_version v38)
	(_time 1195188104546 2007.11.15 20:41:44)
	(_source (\./../../source/framectrl.v\ VERILOG (\./../../source/framectrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1195188104546)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iFlipGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iFlip ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk0 ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 19 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal iAdr0 ~[15:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 20 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD0 ~[8:0]wire~ 0 20 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ0 ~[8:0]wire~ 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn0 ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iClk1 ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iAdr1 ~[15:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iD1 ~[8:0]wire~ 0 27 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ1 ~[8:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn1 ~wire 0 29 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 32 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 33 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 34 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 38 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Face0 ~reg 0 41 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FrameA_Adr ~[15:0]wire~ 0 45 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Clk ~wire 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_WrEn ~wire 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_D ~[8:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Q ~[8:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DebounceFlip ~wire 0 53 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#42_0 (_architecture 0 0 42 (_process 
				(_target(20))
			)))
			(#ALWAYS#56_1 (_architecture 1 0 56 (_process 
				(_target(20))
				(_read(0)(2)(1)(20))
				(_need_init)
			)))
			(#ASSIGN#78_2 (_architecture 2 0 78 (_process (_simple)
				(_target(15))
			)))
			(#ASSIGN#78_3 (_architecture 3 0 78 (_process (_simple)
				(_target(19))
			)))
			(#ASSIGN#78_4 (_architecture 4 0 78 (_process (_simple)
				(_target(17))
			)))
			(#ASSIGN#78_5 (_architecture 5 0 78 (_process (_simple)
				(_target(18))
			)))
			(#ASSIGN#81_6 (_architecture 6 0 81 (_process (_simple)
				(_target(6))
				(_sensitivity(20)(25)(14))
			)))
			(#ASSIGN#82_7 (_architecture 7 0 82 (_process (_simple)
				(_target(11))
				(_sensitivity(20)(14)(25))
			)))
			(#ASSIGN#85_8 (_architecture 8 0 85 (_process (_alias ((FrameA_Clk)(_Face0)(iClk0)(iClk1)))(_simple)
				(_target(22))
				(_sensitivity(20)(3)(8))
			)))
			(#ASSIGN#86_9 (_architecture 9 0 86 (_process (_alias ((FrameA_Adr)(_Face0)(iAdr0)(iAdr1)))(_simple)
				(_target(21))
				(_sensitivity(20)(4)(9))
			)))
			(#ASSIGN#87_10 (_architecture 10 0 87 (_process (_alias ((FrameA_D)(_Face0)(iD0)(iD1)))(_simple)
				(_target(24))
				(_sensitivity(20)(5)(10))
			)))
			(#ASSIGN#88_11 (_architecture 11 0 88 (_process (_alias ((FrameA_WrEn)(_Face0)(iWrEn0)(iWrEn1)))(_simple)
				(_target(23))
				(_sensitivity(20)(7)(12))
			)))
			(#ASSIGN#91_12 (_architecture 12 0 91 (_process (_simple)
				(_target(13))
				(_sensitivity(20)(9)(4))
			)))
			(#ASSIGN#94_13 (_architecture 13 0 94 (_process (_simple)
				(_target(14))
				(_sensitivity(16)(20)(10)(5))
			)))
			(#ASSIGN#95_14 (_architecture 14 0 95 (_process (_alias ((oSRAM_WE_)(_Face0)(iWrEn1)(iWrEn0)))(_simple)
				(_target(16))
				(_sensitivity(20)(12)(7))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FrameA0 0 61 (_entity .  FrameA)
		(_port
			((clock) (FrameA_Clk))
			((address) (FrameA_Adr))
			((data) (FrameA_D))
			((q) (FrameA_Q))
			((wren) (FrameA_WrEn))
		)
	)
	(_model . FrameCtrl 16 -1)

)
I 000047 55 5802          1195188105043 FrameA
(_unit VERILOG 6.743.6.418 (FrameA 0 39 (FrameA 0 39 ))
	(_version v38)
	(_time 1195188104546 2007.11.15 20:41:44)
	(_source (\./../../lib/framea.v\ VERILOG (\./../../lib/framea.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195188104546)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[15:0]wire~ 0 40 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal address ~[15:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal clock ~wire 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 42 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal data ~[8:0]wire~ 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wren ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal q ~[8:0]wire~ 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[8:0]wire~ 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#53_0 (_architecture 0 0 53 (_process (_alias ((q)(sub_wire0)))(_simple)
				(_target(4))
				(_sensitivity(5))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altsyncram_component.clock_enable_input_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.clock_enable_output_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.init_file (_string \V"../startup.hex"\))
		(_toward 0 altsyncram_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altsyncram_component.lpm_hint (_string \V"ENABLE_RUNTIME_MOD=NO"\))
		(_toward 0 altsyncram_component.lpm_type (_string \V"altsyncram"\))
		(_toward 0 altsyncram_component.numwords_a (_constant \38400\))
		(_toward 0 altsyncram_component.operation_mode (_string \V"SINGLE_PORT"\))
		(_toward 0 altsyncram_component.outdata_aclr_a (_string \V"NONE"\))
		(_toward 0 altsyncram_component.outdata_reg_a (_string \V"UNREGISTERED"\))
		(_toward 0 altsyncram_component.power_up_uninitialized (_string \V"FALSE"\))
		(_toward 0 altsyncram_component.widthad_a (_constant \16\))
		(_toward 0 altsyncram_component.width_a (_constant \9\))
		(_toward 0 altsyncram_component.width_byteena_a (_constant \1\))
	)
	(_scope
	)
	(_instantiation altsyncram_component 0 55 (_entity ovi_lpm  altsyncram)
		(_port
			((wren_a) (wren))
			((clock0) (clock))
			((address_a) (address))
			((data_a) (data))
			((q_a) (sub_wire0))
			((aclr0) (\1 \))
			((aclr1) (\2 \))
			((address_b) (\3 \))
			((addressstall_a) (\4 \))
			((addressstall_b) (\5 \))
			((byteena_a) (\6 \))
			((byteena_b) (\7 \))
			((clock1) (\8 \))
			((clocken0) (\9 \))
			((clocken1) (\10 \))
			((clocken2) (\11 \))
			((clocken3) (\12 \))
			((data_b) (\13 \))
			((eccstatus) (_open))
			((q_b) (_open))
			((rden_a) (\14 \))
			((rden_b) (\15 \))
			((wren_b) (\16 \))
		)
	)
	(_model . FrameA 2 -1)

)
I 000045 55 6740          1195188105047 Line
(_unit VERILOG 6.743.6.418 (Line 0 14 (Line 0 14 ))
	(_version v38)
	(_time 1195188104546 2007.11.15 20:41:44)
	(_source (\./../../source/line.v\ VERILOG (\./../../source/line.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1195188104546)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~0 0 16 \240\ (_entity -1 (_code  16))))
		(_port (_internal iClk ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 23 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal iX0 ~[7:0]wire~ 0 23 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iY0 ~[7:0]wire~ 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iX1 ~[7:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iY1 ~[7:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 29 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Done ~reg 0 34 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]wire~S 0 44 (_array ~wire ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal X0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 51 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal dxAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dyAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Steep ~wire 0 60 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 64 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _AddrX ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _AddrY ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~S 0 78 (_array ~reg ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal _X ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Y ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dx ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dy ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Err ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _LastStep ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _NegativeYStep ~reg 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#35_0 (_architecture 0 0 35 (_process 
				(_target(9))
			)))
			(#ASSIGN#37_1 (_architecture 1 0 37 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(9))
			)))
			(#ASSIGN#44_2 (_architecture 2 0 44 (_process (_simple)
				(_target(10))
				(_sensitivity(3))
			)))
			(#ASSIGN#44_3 (_architecture 3 0 44 (_process (_simple)
				(_target(11))
				(_sensitivity(4))
			)))
			(#ASSIGN#44_4 (_architecture 4 0 44 (_process (_simple)
				(_target(12))
			)))
			(#ASSIGN#44_5 (_architecture 5 0 44 (_process (_simple)
				(_target(13))
			)))
			(#INITIAL#52_6 (_architecture 6 0 52 (_process 
				(_target(14))
			)))
			(#ASSIGN#54_7 (_architecture 7 0 54 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(8))
				(_sensitivity(14))
			)))
			(#ASSIGN#58_8 (_architecture 8 0 58 (_process (_alias ((dxAbs)(X1)(X0)(X1)(X0)(X0)(X1)))(_simple)
				(_target(15))
				(_sensitivity(12)(10))
			)))
			(#ASSIGN#58_9 (_architecture 9 0 58 (_process (_alias ((dyAbs)(Y1)(Y0)(Y1)(Y0)(Y0)(Y1)))(_simple)
				(_target(16))
				(_sensitivity(13)(11))
			)))
			(#ASSIGN#60_10 (_architecture 10 0 60 (_process (_alias ((Steep)(dyAbs)(dxAbs)))(_simple)
				(_target(17))
				(_sensitivity(16)(15))
			)))
			(#INITIAL#65_11 (_architecture 11 0 65 (_process 
				(_target(18)(19))
			)))
			(#ASSIGN#70_12 (_architecture 12 0 70 (_process (_simple)
				(_target(7))
				(_sensitivity(18)(19))
			)))
			(#INITIAL#80_13 (_architecture 13 0 80 (_process 
				(_target(20)(21)(22)(23)(25)(26))
			)))
			(#ALWAYS#90_14 (_architecture 14 0 90 (_process 
				(_target(14)(9)(22)(23)(24)(21)(20)(25)(18)(19)(26))
				(_read(0)(1)(12)(10)(16)(11)(13)(17)(15)(2)(20)(25)(21)(24)(23)(22)(26))
				(_need_init)
			)))
			(#INTERNAL#0_15 (_internal 15 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Line 17 -1)

)
I 000053 55 2649          1195188105051 SSHLEDMDCtrl
(_unit VERILOG 6.743.6.418 (SSHLEDMDCtrl 0 14 (SSHLEDMDCtrl 0 14 ))
	(_version v38)
	(_time 1195188104546 2007.11.15 20:41:44)
	(_source (\./../../source/sshledmdctrl.v\ VERILOG (\./../../source/sshledmdctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1195188104546)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 15 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iBCD ~[3:0]wire~ 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 16 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oMatrix ~[6:0]wire~ 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]reg~ 0 19 (_array ~reg ((_downto (i 6) (i 0))))))
		(_signal (_internal _oMatrix ~[6:0]reg~ 0 19 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#20_0 (_architecture 0 0 20 (_process 
				(_target(2))
			)))
			(#ASSIGN#22_1 (_architecture 1 0 22 (_process (_alias ((oMatrix)(_oMatrix)))(_simple)
				(_target(1))
				(_sensitivity(2))
			)))
			(#ALWAYS#26_2 (_architecture 2 0 26 (_process 
				(_target(2))
				(_read)
				(_sensitivity(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . SSHLEDMDCtrl 4 -1)

)
I 000055 55 18413         1195188105055 swankmania_HDL
(_unit VERILOG 6.743.6.418 (swankmania_HDL 0 12 (swankmania_HDL 0 12 ))
	(_version v38)
	(_time 1195188104546 2007.11.15 20:41:44)
	(_source (\./../../source/swankmania_hdl.v\ VERILOG (\./../../source/swankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 60))
	(_entity
		(_time 1195188104546)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate gSSHLEDMDCtrl 0 274 (_verilogfor  (_code  60) (_code  61) (_code  62))
	  (_object
	  	(_type (_internal ~vector~0 0 273 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal gCnt ~vector~0 0 273  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_59 (_internal 59 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation Digit 0 276 (_entity .  SSHLEDMDCtrl)
	  	(_port
	  		((iBCD) (SSHLEDMDCtrlD(_range  63)))
	  		((oMatrix) (SSHLEDMDCtrlQ(_range  64)))
	  	)
	  )
	)
	(_object
		(_port (_internal iClk27 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk50 ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 18 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal iSwitch ~[17:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 19 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iButton_ ~[3:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oLEDR ~[17:0]wire~ 0 22 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 23 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal oLEDG ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 26 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oHex7 ~[6:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex6 ~[6:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex5 ~[6:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex4 ~[6:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex3 ~[6:0]wire~ 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex2 ~[6:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex1 ~[6:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex0 ~[6:0]wire~ 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[23:0]wire~ 0 36 (_array ~wire ((_downto (i 23) (i 0))))))
		(_port (_internal ioGPIO0 ~[23:0]wire~ 0 36 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[25:0]wire~ 0 39 (_array ~wire ((_downto (i 25) (i 0))))))
		(_port (_internal ioGPIO1 ~[25:0]wire~ 0 39 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 43 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 43 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Clk16 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Clk100 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineWrEn ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineDone ~wire 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineAdr ~[15:0]wire~ 0 56 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipWrEn ~wire 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipDone ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipAdr ~[15:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_RGB ~[8:0]wire~ 0 62 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Vsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Hsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_SD ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_MCK ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Adr ~[15:0]wire~ 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComD ~[8:0]wire~ 0 70 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComColor ~[8:0]wire~ 0 71 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComCmd ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFrame ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFlip ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComDrawGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComPolyline ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComTriangle ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 86 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal ComX0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[31:0]wire~ 0 88 (_array ~wire ((_range  65)))))
		(_signal (_internal SSHLEDMDCtrlD ~[31:0]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[55:0]wire~ 0 89 (_array ~wire ((_range  66)))))
		(_signal (_internal SSHLEDMDCtrlQ ~[55:0]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~wire -1 141 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~wire -1 204 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 0 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal \3 \ ~[8:0]reg~ -1 0 (_internal (_uni (_constant \9'h0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~[15:0]wire~ -1 216 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~wire -1 219 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~wire -1 236 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~wire -1 255 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#141_0 (_internal 0 0 141 (_process (_alias ((\1 \)(ComPolyline)(LineDone)(ComFlip)(FlipDone)(ComPolyline)(ComFlip)))(_simple)
				(_target(54))
				(_sensitivity(44)(26)(42)(29))
			)))
			(#INTERNAL#204_1 (_internal 1 0 204 (_process (_alias ((\2 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(55))
				(_sensitivity(43)(42))
			)))
			(#INTERNAL#216_2 (_internal 2 0 216 (_process (_alias ((\5 \)(ComPolyline)(LineAdr)(FlipAdr)))(_simple)
				(_target(58))
				(_sensitivity(44)(27)(30))
			)))
			(#INTERNAL#219_3 (_internal 3 0 219 (_process (_alias ((\6 \)(ComPolyline)(LineWrEn)(ComFlip)(FlipWrEn)))(_simple)
				(_target(59))
				(_sensitivity(44)(25)(42)(28))
			)))
			(#INTERNAL#236_4 (_internal 4 0 236 (_process (_alias ((\7 \)(ComDrawGo)(ComPolyline)))(_simple)
				(_target(60))
				(_sensitivity(43)(44))
			)))
			(#INTERNAL#255_5 (_internal 5 0 255 (_process (_alias ((\8 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(61))
				(_sensitivity(43)(42))
			)))
			(#ASSIGN#102_6 (_architecture 6 0 102 (_process (_alias ((ComFrame)(ACX_Vsync)))(_simple)
				(_target(41))
				(_sensitivity(32))
			)))
			(#ASSIGN#127_7 (_architecture 7 0 127 (_process (_simple)
				(_target(14(0)))
			)))
			(#ASSIGN#127_8 (_architecture 8 0 127 (_process (_alias ((ComD(0))(ioGPIO0(1))))(_simple)
				(_target(37(0)))
				(_sensitivity(14(1)))
			)))
			(#ASSIGN#127_9 (_architecture 9 0 127 (_process (_simple)
				(_target(14(2)))
			)))
			(#ASSIGN#127_10 (_architecture 10 0 127 (_process (_alias ((ComD(1))(ioGPIO0(3))))(_simple)
				(_target(37(1)))
				(_sensitivity(14(3)))
			)))
			(#ASSIGN#127_11 (_architecture 11 0 127 (_process (_simple)
				(_target(14(4)))
			)))
			(#ASSIGN#127_12 (_architecture 12 0 127 (_process (_alias ((ComD(2))(ioGPIO0(5))))(_simple)
				(_target(37(2)))
				(_sensitivity(14(5)))
			)))
			(#ASSIGN#127_13 (_architecture 13 0 127 (_process (_simple)
				(_target(14(6)))
			)))
			(#ASSIGN#127_14 (_architecture 14 0 127 (_process (_alias ((ComD(3))(ioGPIO0(7))))(_simple)
				(_target(37(3)))
				(_sensitivity(14(7)))
			)))
			(#ASSIGN#127_15 (_architecture 15 0 127 (_process (_simple)
				(_target(14(8)))
			)))
			(#ASSIGN#127_16 (_architecture 16 0 127 (_process (_alias ((ComD(4))(ioGPIO0(9))))(_simple)
				(_target(37(4)))
				(_sensitivity(14(9)))
			)))
			(#ASSIGN#127_17 (_architecture 17 0 127 (_process (_simple)
				(_target(14(10)))
			)))
			(#ASSIGN#127_18 (_architecture 18 0 127 (_process (_alias ((ComD(5))(ioGPIO0(11))))(_simple)
				(_target(37(5)))
				(_sensitivity(14(11)))
			)))
			(#ASSIGN#127_19 (_architecture 19 0 127 (_process (_simple)
				(_target(14(12)))
			)))
			(#ASSIGN#127_20 (_architecture 20 0 127 (_process (_alias ((ComD(6))(ioGPIO0(13))))(_simple)
				(_target(37(6)))
				(_sensitivity(14(13)))
			)))
			(#ASSIGN#127_21 (_architecture 21 0 127 (_process (_simple)
				(_target(14(14)))
			)))
			(#ASSIGN#127_22 (_architecture 22 0 127 (_process (_alias ((ComD(7))(ioGPIO0(15))))(_simple)
				(_target(37(7)))
				(_sensitivity(14(15)))
			)))
			(#ASSIGN#127_23 (_architecture 23 0 127 (_process (_simple)
				(_target(14(16)))
			)))
			(#ASSIGN#127_24 (_architecture 24 0 127 (_process (_alias ((ComD(8))(ioGPIO0(17))))(_simple)
				(_target(37(8)))
				(_sensitivity(14(17)))
			)))
			(#ASSIGN#127_25 (_architecture 25 0 127 (_process (_simple)
				(_target(14(18)))
			)))
			(#ASSIGN#127_26 (_architecture 26 0 127 (_process (_alias ((ComGo)(ioGPIO0(19))))(_simple)
				(_target(39))
				(_sensitivity(14(19)))
			)))
			(#ASSIGN#127_27 (_architecture 27 0 127 (_process (_simple)
				(_target(14(20)))
			)))
			(#ASSIGN#127_28 (_architecture 28 0 127 (_process (_alias ((ComCmd)(ioGPIO0(21))))(_simple)
				(_target(40))
				(_sensitivity(14(21)))
			)))
			(#ASSIGN#127_29 (_architecture 29 0 127 (_process (_simple)
				(_target(14(22)))
			)))
			(#ASSIGN#127_30 (_architecture 30 0 127 (_process (_alias ((ioGPIO0(23))(ComFrame)))(_simple)
				(_target(14(23)))
				(_sensitivity(41))
			)))
			(#ASSIGN#186_31 (_architecture 31 0 186 (_process (_simple)
				(_target(15(0)))
			)))
			(#ASSIGN#186_32 (_architecture 32 0 186 (_process (_alias ((ioGPIO1(1))(ACX_RGB(8))))(_simple)
				(_target(15(1)))
				(_sensitivity(31(8)))
			)))
			(#ASSIGN#186_33 (_architecture 33 0 186 (_process (_simple)
				(_target(15(2)))
			)))
			(#ASSIGN#186_34 (_architecture 34 0 186 (_process (_alias ((ioGPIO1(3))(ACX_RGB(7))))(_simple)
				(_target(15(3)))
				(_sensitivity(31(7)))
			)))
			(#ASSIGN#186_35 (_architecture 35 0 186 (_process (_simple)
				(_target(15(4)))
			)))
			(#ASSIGN#186_36 (_architecture 36 0 186 (_process (_alias ((ioGPIO1(5))(ACX_RGB(6))))(_simple)
				(_target(15(5)))
				(_sensitivity(31(6)))
			)))
			(#ASSIGN#186_37 (_architecture 37 0 186 (_process (_simple)
				(_target(15(6)))
			)))
			(#ASSIGN#186_38 (_architecture 38 0 186 (_process (_alias ((ioGPIO1(7))(ACX_RGB(5))))(_simple)
				(_target(15(7)))
				(_sensitivity(31(5)))
			)))
			(#ASSIGN#186_39 (_architecture 39 0 186 (_process (_simple)
				(_target(15(8)))
			)))
			(#ASSIGN#186_40 (_architecture 40 0 186 (_process (_alias ((ioGPIO1(9))(ACX_RGB(4))))(_simple)
				(_target(15(9)))
				(_sensitivity(31(4)))
			)))
			(#ASSIGN#186_41 (_architecture 41 0 186 (_process (_simple)
				(_target(15(10)))
			)))
			(#ASSIGN#186_42 (_architecture 42 0 186 (_process (_alias ((ioGPIO1(11))(ACX_RGB(3))))(_simple)
				(_target(15(11)))
				(_sensitivity(31(3)))
			)))
			(#ASSIGN#186_43 (_architecture 43 0 186 (_process (_simple)
				(_target(15(12)))
			)))
			(#ASSIGN#186_44 (_architecture 44 0 186 (_process (_alias ((ioGPIO1(13))(ACX_RGB(2))))(_simple)
				(_target(15(13)))
				(_sensitivity(31(2)))
			)))
			(#ASSIGN#186_45 (_architecture 45 0 186 (_process (_simple)
				(_target(15(14)))
			)))
			(#ASSIGN#186_46 (_architecture 46 0 186 (_process (_alias ((ioGPIO1(15))(ACX_RGB(1))))(_simple)
				(_target(15(15)))
				(_sensitivity(31(1)))
			)))
			(#ASSIGN#186_47 (_architecture 47 0 186 (_process (_simple)
				(_target(15(16)))
			)))
			(#ASSIGN#186_48 (_architecture 48 0 186 (_process (_alias ((ioGPIO1(17))(ACX_RGB(0))))(_simple)
				(_target(15(17)))
				(_sensitivity(31(0)))
			)))
			(#ASSIGN#186_49 (_architecture 49 0 186 (_process (_simple)
				(_target(15(18)))
			)))
			(#ASSIGN#186_50 (_architecture 50 0 186 (_process (_alias ((ioGPIO1(19))(ACX_Hsync)))(_simple)
				(_target(15(19)))
				(_sensitivity(33))
			)))
			(#ASSIGN#186_51 (_architecture 51 0 186 (_process (_simple)
				(_target(15(20)))
			)))
			(#ASSIGN#186_52 (_architecture 52 0 186 (_process (_alias ((ioGPIO1(21))(ACX_Vsync)))(_simple)
				(_target(15(21)))
				(_sensitivity(32))
			)))
			(#ASSIGN#186_53 (_architecture 53 0 186 (_process (_simple)
				(_target(15(22)))
			)))
			(#ASSIGN#186_54 (_architecture 54 0 186 (_process (_alias ((ioGPIO1(23))(ACX_SD)))(_simple)
				(_target(15(23)))
				(_sensitivity(34))
			)))
			(#ASSIGN#186_55 (_architecture 55 0 186 (_process (_simple)
				(_target(15(24)))
			)))
			(#ASSIGN#186_56 (_architecture 56 0 186 (_process (_alias ((ioGPIO1(25))(ACX_MCK)))(_simple)
				(_target(15(25)))
				(_sensitivity(35))
			)))
			(#ASSIGN#271_57 (_architecture 57 0 271 (_process (_simple)
				(_target(6)(7)(8)(9)(10)(11)(12)(13))
				(_sensitivity(53))
			)))
			(#INTERNAL#0_58 (_internal 58 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation PLL_Sys0 0 93 (_entity .  PLL_Sys)
		(_port
			((inclk0) (iClk50))
			((c0) (Clk16))
			((c1) (Clk100))
		)
	)
	(_instantiation ComCtrl0 0 129 (_entity .  ComCtrl)
		(_port
			((iClk) (Clk100))
			((iD) (ComD))
			((iGo) (ComGo))
			((iCmd) (ComCmd))
			((oGo) (ComDrawGo))
			((iDone) (\1 \))
			((oColor) (ComColor))
			((oX0) (ComX0))
			((oY0) (ComY0))
			((oX1) (ComX1))
			((oY1) (ComY1))
			((oX2) (ComX2))
			((oY2) (ComY2))
			((oFlip) (ComFlip))
			((oPolyline) (ComPolyline))
			((oTriangle) (ComTriangle))
			((oDbgFull) (oLEDR(0)))
			((oDbgFullPersistent) (oLEDR(1)))
			((oDbgUsed) (SSHLEDMDCtrlD))
		)
	)
	(_instantiation ACX705AKM_Ctrl0 0 188 (_entity .  ACX705AKM_Ctrl)
		(_port
			((iClk16) (Clk16))
			((oVsync) (ACX_Vsync))
			((oHsync) (ACX_Hsync))
			((oSD) (ACX_SD))
			((oMCK) (ACX_MCK))
			((oAdr) (ACX_Adr))
		)
	)
	(_instantiation FrameCtrl0 0 200 (_entity .  FrameCtrl)
		(_port
			((iClk) (Clk100))
			((iFlipGo) (\2 \))
			((iFlip) (ComFlip))
			((iClk0) (ACX_MCK))
			((iAdr0) (ACX_Adr))
			((iD0) (\3 \))
			((oQ0) (ACX_RGB))
			((iWrEn0) (\4 \))
			((iClk1) (Clk100))
			((iAdr1) (\5 \))
			((iD1) (ComColor))
			((oQ1) (_open))
			((iWrEn1) (\6 \))
			((oSRAM_A) (oSRAM_A))
			((ioSRAM_IO) (ioSRAM_IO))
			((oSRAM_CE_) (oSRAM_CE_))
			((oSRAM_WE_) (oSRAM_WE_))
			((oSRAM_LB_) (oSRAM_LB_))
			((oSRAM_UB_) (oSRAM_UB_))
			((oSRAM_OE_) (oSRAM_OE_))
		)
	)
	(_instantiation Line0 0 232 (_entity .  Line)
		(_port
			((iClk) (Clk100))
			((iGo) (\7 \))
			((oDone) (LineDone))
			((iX0) (ComX0))
			((iY0) (ComY0))
			((iX1) (ComX1))
			((iY1) (ComY1))
			((oAdr) (LineAdr))
			((oWrEn) (LineWrEn))
		)
	)
	(_instantiation Flip0 0 251 (_entity .  Flip)
		(_port
			((iClk) (Clk100))
			((iGo) (\8 \))
			((oDone) (FlipDone))
			((oAdr) (FlipAdr))
			((oWrEn) (FlipWrEn))
		)
	)
	(_model . swankmania_HDL 67 -1)

)
I 000048 55 10448         1195188105059 PLL_Sys
(_unit VERILOG 6.743.6.418 (PLL_Sys 0 39 (PLL_Sys 0 39 ))
	(_version v38)
	(_time 1195188104546 2007.11.15 20:41:44)
	(_source (\./../../lib/pll_sys.v\ VERILOG (\./../../lib/pll_sys.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195188104546)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal inclk0 ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c0 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal c1 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 48 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal sub_wire0 ~[5:0]wire~ 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 49 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire5 ~[0:0]wire~ 0 49 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 50 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire2 ~[1:1]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~[0:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 55 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal sub_wire4 ~[1:0]wire~ 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 0 (_array ~reg ((_downto (i 5) (i 0))))))
		(_signal (_internal \2 \ ~[5:0]reg~ -1 0 (_internal (_uni (_constant \6'h3f\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 0 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal \5 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \17 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#49_0 (_architecture 0 0 49 (_process (_simple)
				(_target(4))
			)))
			(#ASSIGN#50_1 (_architecture 1 0 50 (_process (_alias ((sub_wire2)(sub_wire0(t_1_1))))(_simple)
				(_target(5))
				(_sensitivity(3(d_1_1)))
			)))
			(#ASSIGN#51_2 (_architecture 2 0 51 (_process (_alias ((sub_wire1)(sub_wire0(t_0_0))))(_simple)
				(_target(6))
				(_sensitivity(3(d_0_0)))
			)))
			(#ASSIGN#52_3 (_architecture 3 0 52 (_process (_alias ((c0)(sub_wire1)))(_simple)
				(_target(1))
				(_sensitivity(6))
			)))
			(#ASSIGN#53_4 (_architecture 4 0 53 (_process (_alias ((c1)(sub_wire2)))(_simple)
				(_target(2))
				(_sensitivity(5))
			)))
			(#ASSIGN#54_5 (_architecture 5 0 54 (_process (_alias ((sub_wire3)(inclk0)))(_simple)
				(_target(7))
				(_sensitivity(0))
			)))
			(#ASSIGN#55_6 (_architecture 6 0 55 (_process (_alias ((sub_wire4)(sub_wire5)(sub_wire3)))(_simple)
				(_target(8))
				(_sensitivity(4)(7))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altpll_component.clk0_divide_by (_constant \25\))
		(_toward 0 altpll_component.clk0_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk0_multiply_by (_constant \8\))
		(_toward 0 altpll_component.clk0_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.clk1_divide_by (_constant \1\))
		(_toward 0 altpll_component.clk1_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk1_multiply_by (_constant \2\))
		(_toward 0 altpll_component.clk1_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.compensate_clock (_string \V"CLK0"\))
		(_toward 0 altpll_component.inclk0_input_frequency (_constant \20000\))
		(_toward 0 altpll_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altpll_component.lpm_hint (_string \V"CBX_MODULE_PREFIX=PLL_Sys"\))
		(_toward 0 altpll_component.lpm_type (_string \V"altpll"\))
		(_toward 0 altpll_component.operation_mode (_string \V"NORMAL"\))
		(_toward 0 altpll_component.port_activeclock (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_areset (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkloss (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkswitch (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_configupdate (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_fbin (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_inclk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_inclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_locked (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pfdena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasecounterselect (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasedone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasestep (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phaseupdown (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pllena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanaclr (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclk (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclkena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandata (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandataout (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanread (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanwrite (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk1 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk3 (_string \V"PORT_UNUSED"\))
	)
	(_scope
	)
	(_instantiation altpll_component 0 57 (_entity ovi_lpm  altpll)
		(_port
			((inclk) (sub_wire4))
			((clk) (sub_wire0))
			((activeclock) (_open))
			((areset) (\1 \))
			((clkbad) (_open))
			((clkena) (\2 \))
			((clkloss) (_open))
			((clkswitch) (\3 \))
			((configupdate) (\4 \))
			((enable0) (_open))
			((enable1) (_open))
			((extclk) (_open))
			((extclkena) (\5 \))
			((fbin) (\6 \))
			((fbout) (_open))
			((locked) (_open))
			((pfdena) (\7 \))
			((phasecounterselect) (\8 \))
			((phasedone) (_open))
			((phasestep) (\9 \))
			((phaseupdown) (\10 \))
			((pllena) (\11 \))
			((scanaclr) (\12 \))
			((scanclk) (\13 \))
			((scanclkena) (\14 \))
			((scandata) (\15 \))
			((scandataout) (_open))
			((scandone) (_open))
			((scanread) (\16 \))
			((scanwrite) (\17 \))
			((sclkout0) (_open))
			((sclkout1) (_open))
			((vcooverrange) (_open))
			((vcounderrange) (_open))
		)
	)
	(_model . PLL_Sys 8 -1)

)
I 000045 55 3483          1195188105063 Flip
(_unit VERILOG 6.743.6.418 (Flip 0 12 (Flip 0 12 ))
	(_version v38)
	(_time 1195188104546 2007.11.15 20:41:44)
	(_source (\./../../source/flip.v\ VERILOG (\./../../source/flip.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195188104546)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]reg~ 0 22 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal _Adr ~[15:0]reg~ 0 22 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Done ~reg 0 24 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 26 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#23_0 (_architecture 0 0 23 (_process 
				(_target(5))
			)))
			(#INITIAL#25_1 (_architecture 1 0 25 (_process 
				(_target(6))
			)))
			(#INITIAL#27_2 (_architecture 2 0 27 (_process 
				(_target(7))
			)))
			(#ASSIGN#29_3 (_architecture 3 0 29 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(6))
			)))
			(#ASSIGN#30_4 (_architecture 4 0 30 (_process (_alias ((oAdr)(_Adr)))(_simple)
				(_target(3))
				(_sensitivity(5))
			)))
			(#ASSIGN#31_5 (_architecture 5 0 31 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#33_6 (_architecture 6 0 33 (_process 
				(_target(6)(7)(5))
				(_read(0)(1)(5))
				(_need_init)
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Flip 9 -1)

)
I 000046 55 2572          1195188105067 tbClk
(_unit VERILOG 6.743.6.418 (tbClk 0 13 (tbClk 0 13 ))
	(_version v38)
	(_time 1195188104546 2007.11.15 20:41:44)
	(_source (\./../../source/tbclk.v\ VERILOG (\./../../source/tbclk.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1195188104546)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Timescale_kHz ~vector~0 0 15 \1000000000\ (_entity -1 (_code  3))))
		(_type (_internal ~vector~1 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Frequency_kHz ~vector~1 0 17 \0\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Ticks ~vector~2 0 27 \$unsigned(Timescale_kHz/2*Frequency_kHz)\ (_entity -1 (_code  5)))(_constant))
		(_port (_internal _oClk ~reg 0 19 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#22_0 (_architecture 0 0 22 (_process 
				(_target(0))
			)))
			(#ALWAYS#29_1 (_architecture 1 0 29 (_process 
				(_target(0))
				(_read(0))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . tbClk 6 -1)

)
I 000057 55 2946          1195188105071 tbswankmania_HDL
(_unit VERILOG 6.743.6.418 (tbswankmania_HDL 0 11 (tbswankmania_HDL 0 11 ))
	(_version v38)
	(_time 1195188104546 2007.11.15 20:41:44)
	(_source (\./../../source/tbswankmania_hdl.v\ VERILOG (\./../../source/tbswankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195188104546)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_signal (_internal iClk27 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal iClk50 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#75_0 (_architecture 0 0 75 (_process 
				(_monitor)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbClk0 0 17 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \50000\))
		)
		(_port
			((_oClk) (iClk50))
		)
	)
	(_instantiation tbClk1 0 26 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \27000\))
		)
		(_port
			((_oClk) (iClk27))
		)
	)
	(_instantiation swankmania_HDL0 0 35 (_entity .  swankmania_HDL)
		(_port
			((iClk27) (iClk27))
			((iClk50) (iClk50))
			((iSwitch) (_open))
			((iButton_) (_open))
			((oLEDR) (_open))
			((oLEDG) (_open))
			((oHex7) (_open))
			((oHex6) (_open))
			((oHex5) (_open))
			((oHex4) (_open))
			((oHex3) (_open))
			((oHex2) (_open))
			((oHex1) (_open))
			((oHex0) (_open))
			((ioGPIO0) (_open))
			((ioGPIO1) (_open))
			((oSRAM_A) (_open))
			((ioSRAM_IO) (_open))
			((oSRAM_CE_) (_open))
			((oSRAM_WE_) (_open))
			((oSRAM_LB_) (_open))
			((oSRAM_UB_) (_open))
			((oSRAM_OE_) (_open))
		)
	)
	(_model . tbswankmania_HDL 2 -1)

)
I 000046 55 1829          1195188901421 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1195188901031 2007.11.15 20:55:01)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1195188901031)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbswankmania_HDL 0 0 (_entity .  tbswankmania_HDL)
	)
	(_instantiation Flip 0 0 (_entity .  Flip)
	)
	(_instantiation ComCtrl 0 0 (_entity .  ComCtrl)
	)
	(_model . $root 1 -1)

)
I 000045 55 3483          1195188901425 Flip
(_unit VERILOG 6.743.6.418 (Flip 0 12 (Flip 0 12 ))
	(_version v38)
	(_time 1195188901031 2007.11.15 20:55:01)
	(_source (\./../../source/flip.v\ VERILOG (\./../../source/flip.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195188901031)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]reg~ 0 22 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal _Adr ~[15:0]reg~ 0 22 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Done ~reg 0 24 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 26 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#23_0 (_architecture 0 0 23 (_process 
				(_target(5))
			)))
			(#INITIAL#25_1 (_architecture 1 0 25 (_process 
				(_target(6))
			)))
			(#INITIAL#27_2 (_architecture 2 0 27 (_process 
				(_target(7))
			)))
			(#ASSIGN#29_3 (_architecture 3 0 29 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(6))
			)))
			(#ASSIGN#30_4 (_architecture 4 0 30 (_process (_alias ((oAdr)(_Adr)))(_simple)
				(_target(3))
				(_sensitivity(5))
			)))
			(#ASSIGN#31_5 (_architecture 5 0 31 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#33_6 (_architecture 6 0 33 (_process 
				(_target(6)(7)(5))
				(_read(0)(1)(5))
				(_need_init)
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Flip 9 -1)

)
I 000048 55 9368          1195188901429 ComCtrl
(_unit VERILOG 6.743.6.418 (ComCtrl 0 12 (ComCtrl 0 12 ))
	(_version v38)
	(_time 1195188901031 2007.11.15 20:55:01)
	(_source (\./../../source/comctrl.v\ VERILOG (\./../../source/comctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 22))
	(_entity
		(_time 1195188901031)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[8:0]wire~ 0 16 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD ~[8:0]wire~ 0 16 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iGo ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iCmd ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oGo ~wire 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iDone ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oColor ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 24 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal oX0 ~[7:0]wire~ 0 24 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY0 ~[7:0]wire~ 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX1 ~[7:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY1 ~[7:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX2 ~[7:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY2 ~[7:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oFlip ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oPolyline ~wire 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oTriangle ~wire 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDbgFull ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oDbgFullPersistent ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 37 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal oDbgUsed ~[9:0]wire~ 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _FullPersistent ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 44 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _Color ~[8:0]reg~ 0 44 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _SetColor ~reg 0 45 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DebounceGo ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Empty ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _FIFO_Pop ~reg 0 55 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FIFO_Q ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Cmd ~wire 0 59 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FIFO_Used ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderFlip ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderPolyline ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[47:0]reg~ 0 66 (_array ~reg ((_range  22)))))
		(_signal (_internal _VertexBuf ~[47:0]reg~ 0 66 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 70 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _Cnt ~[7:0]reg~ 0 70 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Flip ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Go ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Polyline ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Y ~reg 0 159 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_virtual \1 \ 0 108 (_uni ((3)(1)))))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#INITIAL#46_1 (_architecture 1 0 46 (_process 
				(_target(20)(21))
			)))
			(#INITIAL#56_2 (_architecture 2 0 56 (_process 
				(_target(24))
			)))
			(#INITIAL#67_3 (_architecture 3 0 67 (_process 
				(_target(30))
			)))
			(#INITIAL#75_4 (_architecture 4 0 75 (_process 
				(_target(31)(32)(33)(34))
			)))
			(#ASSIGN#84_5 (_architecture 5 0 84 (_process (_alias ((oDbgFullPersistent)(_FullPersistent)))(_simple)
				(_target(17))
				(_sensitivity(19))
			)))
			(#ALWAYS#85_6 (_architecture 6 0 85 (_process 
				(_target(19))
				(_read(0)(16))
				(_need_init)
			)))
			(#ASSIGN#90_7 (_architecture 7 0 90 (_process (_alias ((oColor)(_Color)))(_simple)
				(_target(6))
				(_sensitivity(20))
			)))
			(#ASSIGN#102_8 (_architecture 8 0 102 (_process (_alias ((FIFO_Cmd)(FIFO_Q(9))))(_simple)
				(_target(26))
				(_sensitivity(25(9)))
			)))
			(#ASSIGN#103_9 (_architecture 9 0 103 (_process (_alias ((oDbgUsed)(FIFO_Used)))(_simple)
				(_target(18))
				(_sensitivity(27))
			)))
			(#ASSIGN#152_10 (_architecture 10 0 152 (_process (_alias ((oX0)(_VertexBuf(d_47_40))))(_simple)
				(_target(7))
				(_sensitivity(30(d_47_40)))
			)))
			(#ASSIGN#152_11 (_architecture 11 0 152 (_process (_alias ((oY0)(_VertexBuf(d_39_32))))(_simple)
				(_target(8))
				(_sensitivity(30(d_39_32)))
			)))
			(#ASSIGN#152_12 (_architecture 12 0 152 (_process (_alias ((oX1)(_VertexBuf(d_31_24))))(_simple)
				(_target(9))
				(_sensitivity(30(d_31_24)))
			)))
			(#ASSIGN#152_13 (_architecture 13 0 152 (_process (_alias ((oY1)(_VertexBuf(d_23_16))))(_simple)
				(_target(10))
				(_sensitivity(30(d_23_16)))
			)))
			(#ASSIGN#152_14 (_architecture 14 0 152 (_process (_alias ((oX2)(_VertexBuf(d_15_8))))(_simple)
				(_target(11))
				(_sensitivity(30(d_15_8)))
			)))
			(#ASSIGN#152_15 (_architecture 15 0 152 (_process (_alias ((oY2)(_VertexBuf(d_7_0))))(_simple)
				(_target(12))
				(_sensitivity(30(d_7_0)))
			)))
			(#ASSIGN#157_16 (_architecture 16 0 157 (_process (_alias ((oFlip)(_Flip)))(_simple)
				(_target(13))
				(_sensitivity(32))
			)))
			(#ASSIGN#157_17 (_architecture 17 0 157 (_process (_alias ((oGo)(_Go)))(_simple)
				(_target(4))
				(_sensitivity(33))
			)))
			(#ASSIGN#157_18 (_architecture 18 0 157 (_process (_alias ((oPolyline)(_Polyline)))(_simple)
				(_target(14))
				(_sensitivity(34))
			)))
			(#INITIAL#160_19 (_architecture 19 0 160 (_process 
				(_target(35))
			)))
			(#ALWAYS#162_20 (_architecture 20 0 162 (_process 
				(_target(24)(33)(35)(32)(34)(31)(20)(21)(30))
				(_read(0)(23)(5)(33)(24)(25(9))(28)(29)(21)(25(d_8_0))(34)(25(d_7_0))(30(d_47_8))(35)(31))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 93 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (iGo))
			((oQ) (DebounceGo))
		)
	)
	(_instantiation ComFIFO0 0 104 (_entity .  ComFIFO)
		(_port
			((clock) (iClk))
			((data) (\1 \))
			((rdreq) (_FIFO_Pop))
			((wrreq) (DebounceGo))
			((q) (FIFO_Q))
			((usedw) (FIFO_Used))
			((empty) (FIFO_Empty))
			((full) (oDbgFull))
		)
	)
	(_instantiation CmdDecoder0 0 124 (_entity .  CmdDecoder)
		(_port
			((data) (FIFO_Q(d_3_0)))
			((eq00) (DecoderFlip))
			((eq01) (DecoderPolyline))
			((eq02) (_open))
			((eq03) (_open))
			((eq04) (_open))
			((eq05) (_open))
			((eq06) (_open))
			((eq07) (_open))
			((eq08) (_open))
			((eq09) (_open))
			((eq0a) (_open))
			((eq0b) (_open))
			((eq0c) (_open))
			((eq0d) (_open))
			((eq0e) (_open))
			((eq0f) (_open))
		)
	)
	(_model . ComCtrl 23 -1)

)
I 000048 55 4542          1195188901433 ComFIFO
(_unit VERILOG 6.743.6.418 (ComFIFO 0 39 (ComFIFO 0 39 ))
	(_version v38)
	(_time 1195188901031 2007.11.15 20:55:01)
	(_source (\./../../lib/comfifo.v\ VERILOG (\./../../lib/comfifo.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195188901031)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal clock ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 41 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal data ~[9:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal rdreq ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wrreq ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal empty ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal full ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~[9:0]wire~ 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal usedw ~[9:0]wire~ 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire2 ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 61 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#62_0 (_architecture 0 0 62 (_process (_alias ((usedw)(sub_wire0)))(_simple)
				(_target(7))
				(_sensitivity(8))
			)))
			(#ASSIGN#63_1 (_architecture 1 0 63 (_process (_alias ((empty)(sub_wire1)))(_simple)
				(_target(4))
				(_sensitivity(9))
			)))
			(#ASSIGN#64_2 (_architecture 2 0 64 (_process (_alias ((q)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(10))
			)))
			(#ASSIGN#65_3 (_architecture 3 0 65 (_process (_alias ((full)(sub_wire3)))(_simple)
				(_target(5))
				(_sensitivity(11))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 scfifo_component.add_ram_output_register (_string \V"ON"\))
		(_toward 0 scfifo_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 scfifo_component.lpm_numwords (_constant \1024\))
		(_toward 0 scfifo_component.lpm_showahead (_string \V"ON"\))
		(_toward 0 scfifo_component.lpm_type (_string \V"scfifo"\))
		(_toward 0 scfifo_component.lpm_width (_constant \10\))
		(_toward 0 scfifo_component.lpm_widthu (_constant \10\))
		(_toward 0 scfifo_component.overflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.underflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.use_eab (_string \V"ON"\))
	)
	(_scope
	)
	(_instantiation scfifo_component 0 67 (_entity ovi_lpm  scfifo)
		(_port
			((rdreq) (rdreq))
			((clock) (clock))
			((wrreq) (wrreq))
			((data) (data))
			((usedw) (sub_wire0))
			((empty) (sub_wire1))
			((q) (sub_wire2))
			((full) (sub_wire3))
			((aclr) (_open))
			((almost_empty) (_open))
			((almost_full) (_open))
			((sclr) (_open))
		)
	)
	(_model . ComFIFO 5 -1)

)
I 000051 55 11634         1195188901437 CmdDecoder
(_unit VERILOG 6.743.6.418 (CmdDecoder 0 39 (CmdDecoder 0 39 ))
	(_version v38)
	(_time 1195188901031 2007.11.15 20:55:01)
	(_source (\./../../lib/cmddecoder.v\ VERILOG (\./../../lib/cmddecoder.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 33))
	(_entity
		(_time 1195188901031)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 40 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal data ~[3:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal eq00 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq01 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq02 ~wire 0 43 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq03 ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq04 ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq05 ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq06 ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq07 ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq08 ~wire 0 49 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq09 ~wire 0 50 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0a ~wire 0 51 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0b ~wire 0 52 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0c ~wire 0 53 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0d ~wire 0 54 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0e ~wire 0 55 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0f ~wire 0 56 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 76 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal sub_wire0 ~[15:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[4:4]wire~ 0 77 (_array ~wire ((_to (i 4) (i 4))))))
		(_signal (_internal sub_wire16 ~[4:4]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[14:14]wire~ 0 78 (_array ~wire ((_to (i 14) (i 14))))))
		(_signal (_internal sub_wire15 ~[14:14]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:3]wire~ 0 79 (_array ~wire ((_to (i 3) (i 3))))))
		(_signal (_internal sub_wire14 ~[3:3]wire~ 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[13:13]wire~ 0 80 (_array ~wire ((_to (i 13) (i 13))))))
		(_signal (_internal sub_wire13 ~[13:13]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:2]wire~ 0 81 (_array ~wire ((_to (i 2) (i 2))))))
		(_signal (_internal sub_wire12 ~[2:2]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[12:12]wire~ 0 82 (_array ~wire ((_to (i 12) (i 12))))))
		(_signal (_internal sub_wire11 ~[12:12]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 83 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire10 ~[1:1]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:11]wire~ 0 84 (_array ~wire ((_to (i 11) (i 11))))))
		(_signal (_internal sub_wire9 ~[11:11]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 85 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire8 ~[0:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[10:10]wire~ 0 86 (_array ~wire ((_to (i 10) (i 10))))))
		(_signal (_internal sub_wire7 ~[10:10]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:9]wire~ 0 87 (_array ~wire ((_to (i 9) (i 9))))))
		(_signal (_internal sub_wire6 ~[9:9]wire~ 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:8]wire~ 0 88 (_array ~wire ((_to (i 8) (i 8))))))
		(_signal (_internal sub_wire5 ~[8:8]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:7]wire~ 0 89 (_array ~wire ((_to (i 7) (i 7))))))
		(_signal (_internal sub_wire4 ~[7:7]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:6]wire~ 0 90 (_array ~wire ((_to (i 6) (i 6))))))
		(_signal (_internal sub_wire3 ~[6:6]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:5]wire~ 0 91 (_array ~wire ((_to (i 5) (i 5))))))
		(_signal (_internal sub_wire2 ~[5:5]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[15:15]wire~ 0 92 (_array ~wire ((_to (i 15) (i 15))))))
		(_signal (_internal sub_wire1 ~[15:15]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#77_0 (_architecture 0 0 77 (_process (_alias ((sub_wire16)(sub_wire0(t_4_4))))(_simple)
				(_target(18))
				(_sensitivity(17(d_4_4)))
			)))
			(#ASSIGN#78_1 (_architecture 1 0 78 (_process (_alias ((sub_wire15)(sub_wire0(t_14_14))))(_simple)
				(_target(19))
				(_sensitivity(17(d_14_14)))
			)))
			(#ASSIGN#79_2 (_architecture 2 0 79 (_process (_alias ((sub_wire14)(sub_wire0(t_3_3))))(_simple)
				(_target(20))
				(_sensitivity(17(d_3_3)))
			)))
			(#ASSIGN#80_3 (_architecture 3 0 80 (_process (_alias ((sub_wire13)(sub_wire0(t_13_13))))(_simple)
				(_target(21))
				(_sensitivity(17(d_13_13)))
			)))
			(#ASSIGN#81_4 (_architecture 4 0 81 (_process (_alias ((sub_wire12)(sub_wire0(t_2_2))))(_simple)
				(_target(22))
				(_sensitivity(17(d_2_2)))
			)))
			(#ASSIGN#82_5 (_architecture 5 0 82 (_process (_alias ((sub_wire11)(sub_wire0(t_12_12))))(_simple)
				(_target(23))
				(_sensitivity(17(d_12_12)))
			)))
			(#ASSIGN#83_6 (_architecture 6 0 83 (_process (_alias ((sub_wire10)(sub_wire0(t_1_1))))(_simple)
				(_target(24))
				(_sensitivity(17(d_1_1)))
			)))
			(#ASSIGN#84_7 (_architecture 7 0 84 (_process (_alias ((sub_wire9)(sub_wire0(t_11_11))))(_simple)
				(_target(25))
				(_sensitivity(17(d_11_11)))
			)))
			(#ASSIGN#85_8 (_architecture 8 0 85 (_process (_alias ((sub_wire8)(sub_wire0(t_0_0))))(_simple)
				(_target(26))
				(_sensitivity(17(d_0_0)))
			)))
			(#ASSIGN#86_9 (_architecture 9 0 86 (_process (_alias ((sub_wire7)(sub_wire0(t_10_10))))(_simple)
				(_target(27))
				(_sensitivity(17(d_10_10)))
			)))
			(#ASSIGN#87_10 (_architecture 10 0 87 (_process (_alias ((sub_wire6)(sub_wire0(t_9_9))))(_simple)
				(_target(28))
				(_sensitivity(17(d_9_9)))
			)))
			(#ASSIGN#88_11 (_architecture 11 0 88 (_process (_alias ((sub_wire5)(sub_wire0(t_8_8))))(_simple)
				(_target(29))
				(_sensitivity(17(d_8_8)))
			)))
			(#ASSIGN#89_12 (_architecture 12 0 89 (_process (_alias ((sub_wire4)(sub_wire0(t_7_7))))(_simple)
				(_target(30))
				(_sensitivity(17(d_7_7)))
			)))
			(#ASSIGN#90_13 (_architecture 13 0 90 (_process (_alias ((sub_wire3)(sub_wire0(t_6_6))))(_simple)
				(_target(31))
				(_sensitivity(17(d_6_6)))
			)))
			(#ASSIGN#91_14 (_architecture 14 0 91 (_process (_alias ((sub_wire2)(sub_wire0(t_5_5))))(_simple)
				(_target(32))
				(_sensitivity(17(d_5_5)))
			)))
			(#ASSIGN#92_15 (_architecture 15 0 92 (_process (_alias ((sub_wire1)(sub_wire0(t_15_15))))(_simple)
				(_target(33))
				(_sensitivity(17(d_15_15)))
			)))
			(#ASSIGN#93_16 (_architecture 16 0 93 (_process (_alias ((eq0f)(sub_wire1)))(_simple)
				(_target(16))
				(_sensitivity(33))
			)))
			(#ASSIGN#94_17 (_architecture 17 0 94 (_process (_alias ((eq05)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(32))
			)))
			(#ASSIGN#95_18 (_architecture 18 0 95 (_process (_alias ((eq06)(sub_wire3)))(_simple)
				(_target(7))
				(_sensitivity(31))
			)))
			(#ASSIGN#96_19 (_architecture 19 0 96 (_process (_alias ((eq07)(sub_wire4)))(_simple)
				(_target(8))
				(_sensitivity(30))
			)))
			(#ASSIGN#97_20 (_architecture 20 0 97 (_process (_alias ((eq08)(sub_wire5)))(_simple)
				(_target(9))
				(_sensitivity(29))
			)))
			(#ASSIGN#98_21 (_architecture 21 0 98 (_process (_alias ((eq09)(sub_wire6)))(_simple)
				(_target(10))
				(_sensitivity(28))
			)))
			(#ASSIGN#99_22 (_architecture 22 0 99 (_process (_alias ((eq0a)(sub_wire7)))(_simple)
				(_target(11))
				(_sensitivity(27))
			)))
			(#ASSIGN#100_23 (_architecture 23 0 100 (_process (_alias ((eq00)(sub_wire8)))(_simple)
				(_target(1))
				(_sensitivity(26))
			)))
			(#ASSIGN#101_24 (_architecture 24 0 101 (_process (_alias ((eq0b)(sub_wire9)))(_simple)
				(_target(12))
				(_sensitivity(25))
			)))
			(#ASSIGN#102_25 (_architecture 25 0 102 (_process (_alias ((eq01)(sub_wire10)))(_simple)
				(_target(2))
				(_sensitivity(24))
			)))
			(#ASSIGN#103_26 (_architecture 26 0 103 (_process (_alias ((eq0c)(sub_wire11)))(_simple)
				(_target(13))
				(_sensitivity(23))
			)))
			(#ASSIGN#104_27 (_architecture 27 0 104 (_process (_alias ((eq02)(sub_wire12)))(_simple)
				(_target(3))
				(_sensitivity(22))
			)))
			(#ASSIGN#105_28 (_architecture 28 0 105 (_process (_alias ((eq0d)(sub_wire13)))(_simple)
				(_target(14))
				(_sensitivity(21))
			)))
			(#ASSIGN#106_29 (_architecture 29 0 106 (_process (_alias ((eq03)(sub_wire14)))(_simple)
				(_target(4))
				(_sensitivity(20))
			)))
			(#ASSIGN#107_30 (_architecture 30 0 107 (_process (_alias ((eq0e)(sub_wire15)))(_simple)
				(_target(15))
				(_sensitivity(19))
			)))
			(#ASSIGN#108_31 (_architecture 31 0 108 (_process (_alias ((eq04)(sub_wire16)))(_simple)
				(_target(5))
				(_sensitivity(18))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 lpm_decode_component.lpm_decodes (_constant \16\))
		(_toward 0 lpm_decode_component.lpm_type (_string \V"LPM_DECODE"\))
		(_toward 0 lpm_decode_component.lpm_width (_constant \4\))
	)
	(_scope
	)
	(_instantiation lpm_decode_component 0 110 (_entity ovi_lpm  lpm_decode)
		(_port
			((data) (data))
			((eq) (sub_wire0))
			((aclr) (_open))
			((clken) (_open))
			((clock) (_open))
			((enable) (_open))
		)
	)
	(_model . CmdDecoder 33 -1)

)
I 000046 55 1729          1195192648812 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1195192648343 2007.11.15 21:57:28)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1195192648343)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbswankmania_HDL 0 0 (_entity .  tbswankmania_HDL)
	)
	(_model . $root 1 -1)

)
I 000055 55 7206          1195192648816 ACX705AKM_Ctrl
(_unit VERILOG 6.743.6.418 (ACX705AKM_Ctrl 0 12 (ACX705AKM_Ctrl 0 12 ))
	(_version v38)
	(_time 1195192648343 2007.11.15 21:57:28)
	(_source (\./../../source/acx705akm_ctrl.v\ VERILOG (\./../../source/acx705akm_ctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 18))
	(_entity
		(_time 1195192648343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 26 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal MCK_Hz ~vector~0 0 26 \4000000\ (_entity -1 (_code  18)))(_constant))
		(_type (_internal ~vector~1 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Hsync_Frame ~vector~1 0 27 \200\ (_entity -1 (_code  19)))(_constant))
		(_type (_internal ~vector~2 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Vsync_Hz ~vector~2 0 28 \74\ (_entity -1 (_code  20)))(_constant))
		(_type (_internal ~vector~3 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Dots_Frame ~vector~3 0 29 \272\ (_entity -1 (_code  21)))(_constant))
		(_type (_internal ~vector~4 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~4 0 30 \240\ (_entity -1 (_code  22)))(_constant))
		(_type (_internal ~vector~5 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Lines_Frame ~vector~5 0 31 \160\ (_entity -1 (_code  23)))(_constant))
		(_type (_internal ~vector~6 0 32 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Frame ~vector~6 0 32 \Pixels_Line*Lines_Frame\ (_entity -1 (_code  24)))(_constant))
		(_port (_internal iClk100 ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iClk16 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal oVsync ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHsync ~wire 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSD ~wire 0 17 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oMCK ~wire 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 19 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _MCK8 ~reg 0 37 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal _MCK ~reg 0 37 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _MCK100a ~reg 0 60 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _MCK100b ~reg 0 60 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _MCK100 ~reg 0 60 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCK100 ~wire 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 78 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _DotCnt ~[8:0]reg~ 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 79 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _HsyncCnt ~[7:0]reg~ 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _DotCnt100 ~[8:0]reg~ 0 86 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _HsyncCnt100 ~[7:0]reg~ 0 87 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Hsync ~reg 0 145 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Vsync ~reg 0 145 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal iClk ~wire 0 72 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#23_0 (_architecture 0 0 23 (_process (_simple)
				(_target(4))
			)))
			(#INITIAL#38_1 (_architecture 1 0 38 (_process 
				(_target(7)(8))
			)))
			(#ASSIGN#43_2 (_architecture 2 0 43 (_process (_alias ((oMCK)(_MCK)))(_simple)
				(_target(5))
				(_sensitivity(8))
			)))
			(#ALWAYS#46_3 (_architecture 3 0 46 (_process 
				(_target(7))
				(_read(1)(7))
				(_need_init)
			)))
			(#ALWAYS#52_4 (_architecture 4 0 52 (_process 
				(_target(8))
				(_read(7)(8))
				(_need_init)
			)))
			(#INITIAL#61_5 (_architecture 5 0 61 (_process 
				(_target(9)(10)(11))
			)))
			(#INITIAL#80_6 (_architecture 6 0 80 (_process 
				(_target(13)(14))
			)))
			(#INITIAL#88_7 (_architecture 7 0 88 (_process 
				(_target(15)(16))
			)))
			(#ASSIGN#93_8 (_architecture 8 0 93 (_process (_simple)
				(_target(6))
				(_sensitivity(15)(16))
			)))
			(#ALWAYS#96_9 (_architecture 9 0 96 (_process 
				(_target(13))
				(_read(5)(13))
				(_need_init)
			)))
			(#ALWAYS#104_10 (_architecture 10 0 104 (_process 
				(_target(9)(10)(11)(15))
				(_read(0)(8)(9)(10)(12)(15))
				(_need_init)
			)))
			(#ALWAYS#120_11 (_architecture 11 0 120 (_process 
				(_target(14))
				(_read(5)(13)(14))
				(_need_init)
			)))
			(#ALWAYS#131_12 (_architecture 12 0 131 (_process 
				(_target(16))
				(_read(0)(15)(16))
				(_need_init)
			)))
			(#INITIAL#146_13 (_architecture 13 0 146 (_process 
				(_target(17)(18))
			)))
			(#ALWAYS#151_14 (_architecture 14 0 151 (_process 
				(_target(17)(18))
				(_read(5)(13)(14))
				(_need_init)
			)))
			(#ASSIGN#159_15 (_architecture 15 0 159 (_process (_alias ((oHsync)(_Hsync)))(_simple)
				(_target(3))
				(_sensitivity(17))
			)))
			(#ASSIGN#159_16 (_architecture 16 0 159 (_process (_alias ((oVsync)(_Vsync)))(_simple)
				(_target(2))
				(_sensitivity(18))
			)))
			(#INTERNAL#0_17 (_internal 17 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 69 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (_MCK100))
			((oQ) (MCK100))
		)
	)
	(_model . ACX705AKM_Ctrl 31 -1)

)
I 000049 55 2647          1195192648820 Debounce
(_unit VERILOG 6.743.6.418 (Debounce 0 12 (Debounce 0 12 ))
	(_version v38)
	(_time 1195192648343 2007.11.15 21:57:28)
	(_source (\./../../source/debounce.v\ VERILOG (\./../../source/debounce.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195192648343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iD ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oQ ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Q ~reg 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Bounce ~reg 0 21 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#19_0 (_architecture 0 0 19 (_process 
				(_target(3))
			)))
			(#INITIAL#22_1 (_architecture 1 0 22 (_process 
				(_target(4))
			)))
			(#ASSIGN#24_2 (_architecture 2 0 24 (_process (_alias ((oQ)(_Q)))(_simple)
				(_target(2))
				(_sensitivity(3))
			)))
			(#ALWAYS#27_3 (_architecture 3 0 27 (_process 
				(_target(4)(3))
				(_read(0)(1)(4))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Debounce 5 -1)

)
I 000048 55 9368          1195192648824 ComCtrl
(_unit VERILOG 6.743.6.418 (ComCtrl 0 12 (ComCtrl 0 12 ))
	(_version v38)
	(_time 1195192648343 2007.11.15 21:57:28)
	(_source (\./../../source/comctrl.v\ VERILOG (\./../../source/comctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 22))
	(_entity
		(_time 1195192648343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[8:0]wire~ 0 16 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD ~[8:0]wire~ 0 16 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iGo ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iCmd ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oGo ~wire 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iDone ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oColor ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 24 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal oX0 ~[7:0]wire~ 0 24 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY0 ~[7:0]wire~ 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX1 ~[7:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY1 ~[7:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX2 ~[7:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY2 ~[7:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oFlip ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oPolyline ~wire 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oTriangle ~wire 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDbgFull ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oDbgFullPersistent ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 37 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal oDbgUsed ~[9:0]wire~ 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _FullPersistent ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 44 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _Color ~[8:0]reg~ 0 44 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _SetColor ~reg 0 45 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DebounceGo ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Empty ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _FIFO_Pop ~reg 0 55 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FIFO_Q ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Cmd ~wire 0 59 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FIFO_Used ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderFlip ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderPolyline ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[47:0]reg~ 0 66 (_array ~reg ((_range  22)))))
		(_signal (_internal _VertexBuf ~[47:0]reg~ 0 66 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 70 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _Cnt ~[7:0]reg~ 0 70 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Flip ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Go ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Polyline ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Y ~reg 0 159 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_virtual \1 \ 0 108 (_uni ((3)(1)))))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#INITIAL#46_1 (_architecture 1 0 46 (_process 
				(_target(20)(21))
			)))
			(#INITIAL#56_2 (_architecture 2 0 56 (_process 
				(_target(24))
			)))
			(#INITIAL#67_3 (_architecture 3 0 67 (_process 
				(_target(30))
			)))
			(#INITIAL#75_4 (_architecture 4 0 75 (_process 
				(_target(31)(32)(33)(34))
			)))
			(#ASSIGN#84_5 (_architecture 5 0 84 (_process (_alias ((oDbgFullPersistent)(_FullPersistent)))(_simple)
				(_target(17))
				(_sensitivity(19))
			)))
			(#ALWAYS#85_6 (_architecture 6 0 85 (_process 
				(_target(19))
				(_read(0)(16))
				(_need_init)
			)))
			(#ASSIGN#90_7 (_architecture 7 0 90 (_process (_alias ((oColor)(_Color)))(_simple)
				(_target(6))
				(_sensitivity(20))
			)))
			(#ASSIGN#102_8 (_architecture 8 0 102 (_process (_alias ((FIFO_Cmd)(FIFO_Q(9))))(_simple)
				(_target(26))
				(_sensitivity(25(9)))
			)))
			(#ASSIGN#103_9 (_architecture 9 0 103 (_process (_alias ((oDbgUsed)(FIFO_Used)))(_simple)
				(_target(18))
				(_sensitivity(27))
			)))
			(#ASSIGN#152_10 (_architecture 10 0 152 (_process (_alias ((oX0)(_VertexBuf(d_47_40))))(_simple)
				(_target(7))
				(_sensitivity(30(d_47_40)))
			)))
			(#ASSIGN#152_11 (_architecture 11 0 152 (_process (_alias ((oY0)(_VertexBuf(d_39_32))))(_simple)
				(_target(8))
				(_sensitivity(30(d_39_32)))
			)))
			(#ASSIGN#152_12 (_architecture 12 0 152 (_process (_alias ((oX1)(_VertexBuf(d_31_24))))(_simple)
				(_target(9))
				(_sensitivity(30(d_31_24)))
			)))
			(#ASSIGN#152_13 (_architecture 13 0 152 (_process (_alias ((oY1)(_VertexBuf(d_23_16))))(_simple)
				(_target(10))
				(_sensitivity(30(d_23_16)))
			)))
			(#ASSIGN#152_14 (_architecture 14 0 152 (_process (_alias ((oX2)(_VertexBuf(d_15_8))))(_simple)
				(_target(11))
				(_sensitivity(30(d_15_8)))
			)))
			(#ASSIGN#152_15 (_architecture 15 0 152 (_process (_alias ((oY2)(_VertexBuf(d_7_0))))(_simple)
				(_target(12))
				(_sensitivity(30(d_7_0)))
			)))
			(#ASSIGN#157_16 (_architecture 16 0 157 (_process (_alias ((oFlip)(_Flip)))(_simple)
				(_target(13))
				(_sensitivity(32))
			)))
			(#ASSIGN#157_17 (_architecture 17 0 157 (_process (_alias ((oGo)(_Go)))(_simple)
				(_target(4))
				(_sensitivity(33))
			)))
			(#ASSIGN#157_18 (_architecture 18 0 157 (_process (_alias ((oPolyline)(_Polyline)))(_simple)
				(_target(14))
				(_sensitivity(34))
			)))
			(#INITIAL#160_19 (_architecture 19 0 160 (_process 
				(_target(35))
			)))
			(#ALWAYS#162_20 (_architecture 20 0 162 (_process 
				(_target(24)(33)(35)(32)(31)(34)(20)(21)(30))
				(_read(0)(23)(5)(33)(24)(25(9))(28)(29)(21)(25(d_8_0))(34)(25(d_7_0))(30(d_47_8))(35)(31))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 93 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (iGo))
			((oQ) (DebounceGo))
		)
	)
	(_instantiation ComFIFO0 0 104 (_entity .  ComFIFO)
		(_port
			((clock) (iClk))
			((data) (\1 \))
			((rdreq) (_FIFO_Pop))
			((wrreq) (DebounceGo))
			((q) (FIFO_Q))
			((usedw) (FIFO_Used))
			((empty) (FIFO_Empty))
			((full) (oDbgFull))
		)
	)
	(_instantiation CmdDecoder0 0 124 (_entity .  CmdDecoder)
		(_port
			((data) (FIFO_Q(d_3_0)))
			((eq00) (DecoderFlip))
			((eq01) (DecoderPolyline))
			((eq02) (_open))
			((eq03) (_open))
			((eq04) (_open))
			((eq05) (_open))
			((eq06) (_open))
			((eq07) (_open))
			((eq08) (_open))
			((eq09) (_open))
			((eq0a) (_open))
			((eq0b) (_open))
			((eq0c) (_open))
			((eq0d) (_open))
			((eq0e) (_open))
			((eq0f) (_open))
		)
	)
	(_model . ComCtrl 23 -1)

)
I 000048 55 4542          1195192648828 ComFIFO
(_unit VERILOG 6.743.6.418 (ComFIFO 0 39 (ComFIFO 0 39 ))
	(_version v38)
	(_time 1195192648343 2007.11.15 21:57:28)
	(_source (\./../../lib/comfifo.v\ VERILOG (\./../../lib/comfifo.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195192648343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal clock ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 41 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal data ~[9:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal rdreq ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wrreq ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal empty ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal full ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~[9:0]wire~ 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal usedw ~[9:0]wire~ 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire2 ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 61 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#62_0 (_architecture 0 0 62 (_process (_alias ((usedw)(sub_wire0)))(_simple)
				(_target(7))
				(_sensitivity(8))
			)))
			(#ASSIGN#63_1 (_architecture 1 0 63 (_process (_alias ((empty)(sub_wire1)))(_simple)
				(_target(4))
				(_sensitivity(9))
			)))
			(#ASSIGN#64_2 (_architecture 2 0 64 (_process (_alias ((q)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(10))
			)))
			(#ASSIGN#65_3 (_architecture 3 0 65 (_process (_alias ((full)(sub_wire3)))(_simple)
				(_target(5))
				(_sensitivity(11))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 scfifo_component.add_ram_output_register (_string \V"ON"\))
		(_toward 0 scfifo_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 scfifo_component.lpm_numwords (_constant \1024\))
		(_toward 0 scfifo_component.lpm_showahead (_string \V"ON"\))
		(_toward 0 scfifo_component.lpm_type (_string \V"scfifo"\))
		(_toward 0 scfifo_component.lpm_width (_constant \10\))
		(_toward 0 scfifo_component.lpm_widthu (_constant \10\))
		(_toward 0 scfifo_component.overflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.underflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.use_eab (_string \V"ON"\))
	)
	(_scope
	)
	(_instantiation scfifo_component 0 67 (_entity ovi_lpm  scfifo)
		(_port
			((rdreq) (rdreq))
			((clock) (clock))
			((wrreq) (wrreq))
			((data) (data))
			((usedw) (sub_wire0))
			((empty) (sub_wire1))
			((q) (sub_wire2))
			((full) (sub_wire3))
			((aclr) (_open))
			((almost_empty) (_open))
			((almost_full) (_open))
			((sclr) (_open))
		)
	)
	(_model . ComFIFO 5 -1)

)
I 000051 55 11634         1195192648832 CmdDecoder
(_unit VERILOG 6.743.6.418 (CmdDecoder 0 39 (CmdDecoder 0 39 ))
	(_version v38)
	(_time 1195192648343 2007.11.15 21:57:28)
	(_source (\./../../lib/cmddecoder.v\ VERILOG (\./../../lib/cmddecoder.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 33))
	(_entity
		(_time 1195192648343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 40 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal data ~[3:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal eq00 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq01 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq02 ~wire 0 43 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq03 ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq04 ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq05 ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq06 ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq07 ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq08 ~wire 0 49 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq09 ~wire 0 50 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0a ~wire 0 51 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0b ~wire 0 52 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0c ~wire 0 53 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0d ~wire 0 54 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0e ~wire 0 55 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0f ~wire 0 56 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 76 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal sub_wire0 ~[15:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[4:4]wire~ 0 77 (_array ~wire ((_to (i 4) (i 4))))))
		(_signal (_internal sub_wire16 ~[4:4]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[14:14]wire~ 0 78 (_array ~wire ((_to (i 14) (i 14))))))
		(_signal (_internal sub_wire15 ~[14:14]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:3]wire~ 0 79 (_array ~wire ((_to (i 3) (i 3))))))
		(_signal (_internal sub_wire14 ~[3:3]wire~ 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[13:13]wire~ 0 80 (_array ~wire ((_to (i 13) (i 13))))))
		(_signal (_internal sub_wire13 ~[13:13]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:2]wire~ 0 81 (_array ~wire ((_to (i 2) (i 2))))))
		(_signal (_internal sub_wire12 ~[2:2]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[12:12]wire~ 0 82 (_array ~wire ((_to (i 12) (i 12))))))
		(_signal (_internal sub_wire11 ~[12:12]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 83 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire10 ~[1:1]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:11]wire~ 0 84 (_array ~wire ((_to (i 11) (i 11))))))
		(_signal (_internal sub_wire9 ~[11:11]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 85 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire8 ~[0:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[10:10]wire~ 0 86 (_array ~wire ((_to (i 10) (i 10))))))
		(_signal (_internal sub_wire7 ~[10:10]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:9]wire~ 0 87 (_array ~wire ((_to (i 9) (i 9))))))
		(_signal (_internal sub_wire6 ~[9:9]wire~ 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:8]wire~ 0 88 (_array ~wire ((_to (i 8) (i 8))))))
		(_signal (_internal sub_wire5 ~[8:8]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:7]wire~ 0 89 (_array ~wire ((_to (i 7) (i 7))))))
		(_signal (_internal sub_wire4 ~[7:7]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:6]wire~ 0 90 (_array ~wire ((_to (i 6) (i 6))))))
		(_signal (_internal sub_wire3 ~[6:6]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:5]wire~ 0 91 (_array ~wire ((_to (i 5) (i 5))))))
		(_signal (_internal sub_wire2 ~[5:5]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[15:15]wire~ 0 92 (_array ~wire ((_to (i 15) (i 15))))))
		(_signal (_internal sub_wire1 ~[15:15]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#77_0 (_architecture 0 0 77 (_process (_alias ((sub_wire16)(sub_wire0(t_4_4))))(_simple)
				(_target(18))
				(_sensitivity(17(d_4_4)))
			)))
			(#ASSIGN#78_1 (_architecture 1 0 78 (_process (_alias ((sub_wire15)(sub_wire0(t_14_14))))(_simple)
				(_target(19))
				(_sensitivity(17(d_14_14)))
			)))
			(#ASSIGN#79_2 (_architecture 2 0 79 (_process (_alias ((sub_wire14)(sub_wire0(t_3_3))))(_simple)
				(_target(20))
				(_sensitivity(17(d_3_3)))
			)))
			(#ASSIGN#80_3 (_architecture 3 0 80 (_process (_alias ((sub_wire13)(sub_wire0(t_13_13))))(_simple)
				(_target(21))
				(_sensitivity(17(d_13_13)))
			)))
			(#ASSIGN#81_4 (_architecture 4 0 81 (_process (_alias ((sub_wire12)(sub_wire0(t_2_2))))(_simple)
				(_target(22))
				(_sensitivity(17(d_2_2)))
			)))
			(#ASSIGN#82_5 (_architecture 5 0 82 (_process (_alias ((sub_wire11)(sub_wire0(t_12_12))))(_simple)
				(_target(23))
				(_sensitivity(17(d_12_12)))
			)))
			(#ASSIGN#83_6 (_architecture 6 0 83 (_process (_alias ((sub_wire10)(sub_wire0(t_1_1))))(_simple)
				(_target(24))
				(_sensitivity(17(d_1_1)))
			)))
			(#ASSIGN#84_7 (_architecture 7 0 84 (_process (_alias ((sub_wire9)(sub_wire0(t_11_11))))(_simple)
				(_target(25))
				(_sensitivity(17(d_11_11)))
			)))
			(#ASSIGN#85_8 (_architecture 8 0 85 (_process (_alias ((sub_wire8)(sub_wire0(t_0_0))))(_simple)
				(_target(26))
				(_sensitivity(17(d_0_0)))
			)))
			(#ASSIGN#86_9 (_architecture 9 0 86 (_process (_alias ((sub_wire7)(sub_wire0(t_10_10))))(_simple)
				(_target(27))
				(_sensitivity(17(d_10_10)))
			)))
			(#ASSIGN#87_10 (_architecture 10 0 87 (_process (_alias ((sub_wire6)(sub_wire0(t_9_9))))(_simple)
				(_target(28))
				(_sensitivity(17(d_9_9)))
			)))
			(#ASSIGN#88_11 (_architecture 11 0 88 (_process (_alias ((sub_wire5)(sub_wire0(t_8_8))))(_simple)
				(_target(29))
				(_sensitivity(17(d_8_8)))
			)))
			(#ASSIGN#89_12 (_architecture 12 0 89 (_process (_alias ((sub_wire4)(sub_wire0(t_7_7))))(_simple)
				(_target(30))
				(_sensitivity(17(d_7_7)))
			)))
			(#ASSIGN#90_13 (_architecture 13 0 90 (_process (_alias ((sub_wire3)(sub_wire0(t_6_6))))(_simple)
				(_target(31))
				(_sensitivity(17(d_6_6)))
			)))
			(#ASSIGN#91_14 (_architecture 14 0 91 (_process (_alias ((sub_wire2)(sub_wire0(t_5_5))))(_simple)
				(_target(32))
				(_sensitivity(17(d_5_5)))
			)))
			(#ASSIGN#92_15 (_architecture 15 0 92 (_process (_alias ((sub_wire1)(sub_wire0(t_15_15))))(_simple)
				(_target(33))
				(_sensitivity(17(d_15_15)))
			)))
			(#ASSIGN#93_16 (_architecture 16 0 93 (_process (_alias ((eq0f)(sub_wire1)))(_simple)
				(_target(16))
				(_sensitivity(33))
			)))
			(#ASSIGN#94_17 (_architecture 17 0 94 (_process (_alias ((eq05)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(32))
			)))
			(#ASSIGN#95_18 (_architecture 18 0 95 (_process (_alias ((eq06)(sub_wire3)))(_simple)
				(_target(7))
				(_sensitivity(31))
			)))
			(#ASSIGN#96_19 (_architecture 19 0 96 (_process (_alias ((eq07)(sub_wire4)))(_simple)
				(_target(8))
				(_sensitivity(30))
			)))
			(#ASSIGN#97_20 (_architecture 20 0 97 (_process (_alias ((eq08)(sub_wire5)))(_simple)
				(_target(9))
				(_sensitivity(29))
			)))
			(#ASSIGN#98_21 (_architecture 21 0 98 (_process (_alias ((eq09)(sub_wire6)))(_simple)
				(_target(10))
				(_sensitivity(28))
			)))
			(#ASSIGN#99_22 (_architecture 22 0 99 (_process (_alias ((eq0a)(sub_wire7)))(_simple)
				(_target(11))
				(_sensitivity(27))
			)))
			(#ASSIGN#100_23 (_architecture 23 0 100 (_process (_alias ((eq00)(sub_wire8)))(_simple)
				(_target(1))
				(_sensitivity(26))
			)))
			(#ASSIGN#101_24 (_architecture 24 0 101 (_process (_alias ((eq0b)(sub_wire9)))(_simple)
				(_target(12))
				(_sensitivity(25))
			)))
			(#ASSIGN#102_25 (_architecture 25 0 102 (_process (_alias ((eq01)(sub_wire10)))(_simple)
				(_target(2))
				(_sensitivity(24))
			)))
			(#ASSIGN#103_26 (_architecture 26 0 103 (_process (_alias ((eq0c)(sub_wire11)))(_simple)
				(_target(13))
				(_sensitivity(23))
			)))
			(#ASSIGN#104_27 (_architecture 27 0 104 (_process (_alias ((eq02)(sub_wire12)))(_simple)
				(_target(3))
				(_sensitivity(22))
			)))
			(#ASSIGN#105_28 (_architecture 28 0 105 (_process (_alias ((eq0d)(sub_wire13)))(_simple)
				(_target(14))
				(_sensitivity(21))
			)))
			(#ASSIGN#106_29 (_architecture 29 0 106 (_process (_alias ((eq03)(sub_wire14)))(_simple)
				(_target(4))
				(_sensitivity(20))
			)))
			(#ASSIGN#107_30 (_architecture 30 0 107 (_process (_alias ((eq0e)(sub_wire15)))(_simple)
				(_target(15))
				(_sensitivity(19))
			)))
			(#ASSIGN#108_31 (_architecture 31 0 108 (_process (_alias ((eq04)(sub_wire16)))(_simple)
				(_target(5))
				(_sensitivity(18))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 lpm_decode_component.lpm_decodes (_constant \16\))
		(_toward 0 lpm_decode_component.lpm_type (_string \V"LPM_DECODE"\))
		(_toward 0 lpm_decode_component.lpm_width (_constant \4\))
	)
	(_scope
	)
	(_instantiation lpm_decode_component 0 110 (_entity ovi_lpm  lpm_decode)
		(_port
			((data) (data))
			((eq) (sub_wire0))
			((aclr) (_open))
			((clken) (_open))
			((clock) (_open))
			((enable) (_open))
		)
	)
	(_model . CmdDecoder 33 -1)

)
I 000050 55 6588          1195192648836 FrameCtrl
(_unit VERILOG 6.743.6.418 (FrameCtrl 0 12 (FrameCtrl 0 12 ))
	(_version v38)
	(_time 1195192648343 2007.11.15 21:57:28)
	(_source (\./../../source/framectrl.v\ VERILOG (\./../../source/framectrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 15))
	(_entity
		(_time 1195192648343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iFlipGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iFlip ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk0 ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 19 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal iAdr0 ~[15:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 20 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD0 ~[8:0]wire~ 0 20 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ0 ~[8:0]wire~ 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn0 ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iClk1 ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iAdr1 ~[15:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iD1 ~[8:0]wire~ 0 27 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ1 ~[8:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn1 ~wire 0 29 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 32 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 33 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 34 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 38 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Face0 ~reg 0 41 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FrameA_Adr ~[15:0]wire~ 0 45 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Clk ~wire 0 48 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FrameA_WrEn ~wire 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_D ~[8:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Q ~[8:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DebounceFlip ~wire 0 53 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#42_0 (_architecture 0 0 42 (_process 
				(_target(20))
			)))
			(#ALWAYS#56_1 (_architecture 1 0 56 (_process 
				(_target(20))
				(_read(0)(2)(1)(20))
				(_need_init)
			)))
			(#ASSIGN#78_2 (_architecture 2 0 78 (_process (_simple)
				(_target(15))
			)))
			(#ASSIGN#78_3 (_architecture 3 0 78 (_process (_simple)
				(_target(19))
			)))
			(#ASSIGN#78_4 (_architecture 4 0 78 (_process (_simple)
				(_target(17))
			)))
			(#ASSIGN#78_5 (_architecture 5 0 78 (_process (_simple)
				(_target(18))
			)))
			(#ASSIGN#81_6 (_architecture 6 0 81 (_process (_simple)
				(_target(6))
				(_sensitivity(20)(25)(14))
			)))
			(#ASSIGN#82_7 (_architecture 7 0 82 (_process (_simple)
				(_target(11))
				(_sensitivity(20)(14)(25))
			)))
			(#ASSIGN#99_8 (_architecture 8 0 99 (_process (_alias ((FrameA_Adr)(_Face0)(iAdr0)(iAdr1)))(_simple)
				(_target(21))
				(_sensitivity(20)(4)(9))
			)))
			(#ASSIGN#100_9 (_architecture 9 0 100 (_process (_alias ((FrameA_D)(_Face0)(iD0)(iD1)))(_simple)
				(_target(24))
				(_sensitivity(20)(5)(10))
			)))
			(#ASSIGN#101_10 (_architecture 10 0 101 (_process (_alias ((FrameA_WrEn)(_Face0)(iWrEn0)(iWrEn1)))(_simple)
				(_target(23))
				(_sensitivity(20)(7)(12))
			)))
			(#ASSIGN#104_11 (_architecture 11 0 104 (_process (_simple)
				(_target(13))
				(_sensitivity(20)(9)(4))
			)))
			(#ASSIGN#107_12 (_architecture 12 0 107 (_process (_simple)
				(_target(14))
				(_sensitivity(16)(20)(10)(5))
			)))
			(#ASSIGN#108_13 (_architecture 13 0 108 (_process (_alias ((oSRAM_WE_)(_Face0)(iWrEn1)(iWrEn0)))(_simple)
				(_target(16))
				(_sensitivity(20)(12)(7))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FrameA0 0 61 (_entity .  FrameA)
		(_port
			((inclock) (iClk1))
			((outclock) (iClk0))
			((address) (FrameA_Adr))
			((data) (FrameA_D))
			((q) (FrameA_Q))
			((wren) (FrameA_WrEn))
		)
	)
	(_model . FrameCtrl 15 -1)

)
I 000047 55 5722          1195192648840 FrameA
(_unit VERILOG 6.743.6.418 (FrameA 0 39 (FrameA 0 39 ))
	(_version v38)
	(_time 1195192648343 2007.11.15 21:57:28)
	(_source (\./../../lib/framea.v\ VERILOG (\./../../lib/framea.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195192648343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[15:0]wire~ 0 40 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal address ~[15:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 41 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal data ~[8:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal inclock ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wren ~wire 0 44 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal q ~[8:0]wire~ 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[8:0]wire~ 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#55_0 (_architecture 0 0 55 (_process (_alias ((q)(sub_wire0)))(_simple)
				(_target(5))
				(_sensitivity(6))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altsyncram_component.clock_enable_input_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.clock_enable_output_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.init_file (_string \V"../startup.hex"\))
		(_toward 0 altsyncram_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altsyncram_component.lpm_type (_string \V"altsyncram"\))
		(_toward 0 altsyncram_component.numwords_a (_constant \38400\))
		(_toward 0 altsyncram_component.operation_mode (_string \V"SINGLE_PORT"\))
		(_toward 0 altsyncram_component.outdata_aclr_a (_string \V"NONE"\))
		(_toward 0 altsyncram_component.outdata_reg_a (_string \V"CLOCK1"\))
		(_toward 0 altsyncram_component.power_up_uninitialized (_string \V"FALSE"\))
		(_toward 0 altsyncram_component.widthad_a (_constant \16\))
		(_toward 0 altsyncram_component.width_a (_constant \9\))
		(_toward 0 altsyncram_component.width_byteena_a (_constant \1\))
	)
	(_scope
	)
	(_instantiation altsyncram_component 0 57 (_entity ovi_lpm  altsyncram)
		(_port
			((wren_a) (wren))
			((clock0) (inclock))
			((clock1) (outclock))
			((address_a) (address))
			((data_a) (data))
			((q_a) (sub_wire0))
			((aclr0) (\1 \))
			((aclr1) (\2 \))
			((address_b) (\3 \))
			((addressstall_a) (\4 \))
			((addressstall_b) (\5 \))
			((byteena_a) (\6 \))
			((byteena_b) (\7 \))
			((clocken0) (\8 \))
			((clocken1) (\9 \))
			((clocken2) (\10 \))
			((clocken3) (\11 \))
			((data_b) (\12 \))
			((eccstatus) (_open))
			((q_b) (_open))
			((rden_a) (\13 \))
			((rden_b) (\14 \))
			((wren_b) (\15 \))
		)
	)
	(_model . FrameA 2 -1)

)
I 000045 55 6740          1195192648844 Line
(_unit VERILOG 6.743.6.418 (Line 0 14 (Line 0 14 ))
	(_version v38)
	(_time 1195192648343 2007.11.15 21:57:28)
	(_source (\./../../source/line.v\ VERILOG (\./../../source/line.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1195192648343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~0 0 16 \240\ (_entity -1 (_code  16))))
		(_port (_internal iClk ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 23 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal iX0 ~[7:0]wire~ 0 23 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iY0 ~[7:0]wire~ 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iX1 ~[7:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iY1 ~[7:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 29 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Done ~reg 0 34 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]wire~S 0 44 (_array ~wire ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal X0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 51 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal dxAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dyAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Steep ~wire 0 60 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 64 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _AddrX ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _AddrY ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~S 0 78 (_array ~reg ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal _X ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Y ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dx ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dy ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Err ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _LastStep ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _NegativeYStep ~reg 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#35_0 (_architecture 0 0 35 (_process 
				(_target(9))
			)))
			(#ASSIGN#37_1 (_architecture 1 0 37 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(9))
			)))
			(#ASSIGN#44_2 (_architecture 2 0 44 (_process (_simple)
				(_target(10))
				(_sensitivity(3))
			)))
			(#ASSIGN#44_3 (_architecture 3 0 44 (_process (_simple)
				(_target(11))
				(_sensitivity(4))
			)))
			(#ASSIGN#44_4 (_architecture 4 0 44 (_process (_simple)
				(_target(12))
			)))
			(#ASSIGN#44_5 (_architecture 5 0 44 (_process (_simple)
				(_target(13))
			)))
			(#INITIAL#52_6 (_architecture 6 0 52 (_process 
				(_target(14))
			)))
			(#ASSIGN#54_7 (_architecture 7 0 54 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(8))
				(_sensitivity(14))
			)))
			(#ASSIGN#58_8 (_architecture 8 0 58 (_process (_alias ((dxAbs)(X1)(X0)(X1)(X0)(X0)(X1)))(_simple)
				(_target(15))
				(_sensitivity(12)(10))
			)))
			(#ASSIGN#58_9 (_architecture 9 0 58 (_process (_alias ((dyAbs)(Y1)(Y0)(Y1)(Y0)(Y0)(Y1)))(_simple)
				(_target(16))
				(_sensitivity(13)(11))
			)))
			(#ASSIGN#60_10 (_architecture 10 0 60 (_process (_alias ((Steep)(dyAbs)(dxAbs)))(_simple)
				(_target(17))
				(_sensitivity(16)(15))
			)))
			(#INITIAL#65_11 (_architecture 11 0 65 (_process 
				(_target(18)(19))
			)))
			(#ASSIGN#70_12 (_architecture 12 0 70 (_process (_simple)
				(_target(7))
				(_sensitivity(18)(19))
			)))
			(#INITIAL#80_13 (_architecture 13 0 80 (_process 
				(_target(20)(21)(22)(23)(25)(26))
			)))
			(#ALWAYS#90_14 (_architecture 14 0 90 (_process 
				(_target(14)(9)(22)(23)(24)(21)(20)(25)(18)(19)(26))
				(_read(0)(1)(12)(10)(16)(11)(13)(17)(15)(2)(20)(25)(21)(24)(23)(22)(26))
				(_need_init)
			)))
			(#INTERNAL#0_15 (_internal 15 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Line 17 -1)

)
I 000053 55 2649          1195192648848 SSHLEDMDCtrl
(_unit VERILOG 6.743.6.418 (SSHLEDMDCtrl 0 14 (SSHLEDMDCtrl 0 14 ))
	(_version v38)
	(_time 1195192648343 2007.11.15 21:57:28)
	(_source (\./../../source/sshledmdctrl.v\ VERILOG (\./../../source/sshledmdctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1195192648343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 15 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iBCD ~[3:0]wire~ 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 16 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oMatrix ~[6:0]wire~ 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]reg~ 0 19 (_array ~reg ((_downto (i 6) (i 0))))))
		(_signal (_internal _oMatrix ~[6:0]reg~ 0 19 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#20_0 (_architecture 0 0 20 (_process 
				(_target(2))
			)))
			(#ASSIGN#22_1 (_architecture 1 0 22 (_process (_alias ((oMatrix)(_oMatrix)))(_simple)
				(_target(1))
				(_sensitivity(2))
			)))
			(#ALWAYS#26_2 (_architecture 2 0 26 (_process 
				(_target(2))
				(_read)
				(_sensitivity(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . SSHLEDMDCtrl 4 -1)

)
I 000055 55 18437         1195192648852 swankmania_HDL
(_unit VERILOG 6.743.6.418 (swankmania_HDL 0 12 (swankmania_HDL 0 12 ))
	(_version v38)
	(_time 1195192648343 2007.11.15 21:57:28)
	(_source (\./../../source/swankmania_hdl.v\ VERILOG (\./../../source/swankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 60))
	(_entity
		(_time 1195192648343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate gSSHLEDMDCtrl 0 275 (_verilogfor  (_code  60) (_code  61) (_code  62))
	  (_object
	  	(_type (_internal ~vector~0 0 274 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal gCnt ~vector~0 0 274  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_59 (_internal 59 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation Digit 0 277 (_entity .  SSHLEDMDCtrl)
	  	(_port
	  		((iBCD) (SSHLEDMDCtrlD(_range  63)))
	  		((oMatrix) (SSHLEDMDCtrlQ(_range  64)))
	  	)
	  )
	)
	(_object
		(_port (_internal iClk27 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk50 ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 18 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal iSwitch ~[17:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 19 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iButton_ ~[3:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oLEDR ~[17:0]wire~ 0 22 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 23 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal oLEDG ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 26 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oHex7 ~[6:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex6 ~[6:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex5 ~[6:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex4 ~[6:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex3 ~[6:0]wire~ 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex2 ~[6:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex1 ~[6:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex0 ~[6:0]wire~ 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[23:0]wire~ 0 36 (_array ~wire ((_downto (i 23) (i 0))))))
		(_port (_internal ioGPIO0 ~[23:0]wire~ 0 36 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[25:0]wire~ 0 39 (_array ~wire ((_downto (i 25) (i 0))))))
		(_port (_internal ioGPIO1 ~[25:0]wire~ 0 39 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 43 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 43 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Clk16 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Clk100 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineWrEn ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineDone ~wire 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineAdr ~[15:0]wire~ 0 56 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipWrEn ~wire 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipDone ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipAdr ~[15:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_RGB ~[8:0]wire~ 0 62 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Vsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Hsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_SD ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_MCK ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Adr ~[15:0]wire~ 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComD ~[8:0]wire~ 0 70 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComColor ~[8:0]wire~ 0 71 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComCmd ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFrame ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFlip ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComDrawGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComPolyline ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComTriangle ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 86 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal ComX0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[31:0]wire~ 0 88 (_array ~wire ((_range  65)))))
		(_signal (_internal SSHLEDMDCtrlD ~[31:0]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[55:0]wire~ 0 89 (_array ~wire ((_range  66)))))
		(_signal (_internal SSHLEDMDCtrlQ ~[55:0]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~wire -1 141 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~wire -1 205 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 0 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal \3 \ ~[8:0]reg~ -1 0 (_internal (_uni (_constant \9'h0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~[15:0]wire~ -1 217 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~wire -1 220 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~wire -1 237 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~wire -1 256 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#141_0 (_internal 0 0 141 (_process (_alias ((\1 \)(ComPolyline)(LineDone)(ComFlip)(FlipDone)(ComPolyline)(ComFlip)))(_simple)
				(_target(54))
				(_sensitivity(44)(26)(42)(29))
			)))
			(#INTERNAL#205_1 (_internal 1 0 205 (_process (_alias ((\2 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(55))
				(_sensitivity(43)(42))
			)))
			(#INTERNAL#217_2 (_internal 2 0 217 (_process (_alias ((\5 \)(ComPolyline)(LineAdr)(FlipAdr)))(_simple)
				(_target(58))
				(_sensitivity(44)(27)(30))
			)))
			(#INTERNAL#220_3 (_internal 3 0 220 (_process (_alias ((\6 \)(ComPolyline)(LineWrEn)(ComFlip)(FlipWrEn)))(_simple)
				(_target(59))
				(_sensitivity(44)(25)(42)(28))
			)))
			(#INTERNAL#237_4 (_internal 4 0 237 (_process (_alias ((\7 \)(ComDrawGo)(ComPolyline)))(_simple)
				(_target(60))
				(_sensitivity(43)(44))
			)))
			(#INTERNAL#256_5 (_internal 5 0 256 (_process (_alias ((\8 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(61))
				(_sensitivity(43)(42))
			)))
			(#ASSIGN#102_6 (_architecture 6 0 102 (_process (_alias ((ComFrame)(ACX_Vsync)))(_simple)
				(_target(41))
				(_sensitivity(32))
			)))
			(#ASSIGN#127_7 (_architecture 7 0 127 (_process (_simple)
				(_target(14(0)))
			)))
			(#ASSIGN#127_8 (_architecture 8 0 127 (_process (_alias ((ComD(0))(ioGPIO0(1))))(_simple)
				(_target(37(0)))
				(_sensitivity(14(1)))
			)))
			(#ASSIGN#127_9 (_architecture 9 0 127 (_process (_simple)
				(_target(14(2)))
			)))
			(#ASSIGN#127_10 (_architecture 10 0 127 (_process (_alias ((ComD(1))(ioGPIO0(3))))(_simple)
				(_target(37(1)))
				(_sensitivity(14(3)))
			)))
			(#ASSIGN#127_11 (_architecture 11 0 127 (_process (_simple)
				(_target(14(4)))
			)))
			(#ASSIGN#127_12 (_architecture 12 0 127 (_process (_alias ((ComD(2))(ioGPIO0(5))))(_simple)
				(_target(37(2)))
				(_sensitivity(14(5)))
			)))
			(#ASSIGN#127_13 (_architecture 13 0 127 (_process (_simple)
				(_target(14(6)))
			)))
			(#ASSIGN#127_14 (_architecture 14 0 127 (_process (_alias ((ComD(3))(ioGPIO0(7))))(_simple)
				(_target(37(3)))
				(_sensitivity(14(7)))
			)))
			(#ASSIGN#127_15 (_architecture 15 0 127 (_process (_simple)
				(_target(14(8)))
			)))
			(#ASSIGN#127_16 (_architecture 16 0 127 (_process (_alias ((ComD(4))(ioGPIO0(9))))(_simple)
				(_target(37(4)))
				(_sensitivity(14(9)))
			)))
			(#ASSIGN#127_17 (_architecture 17 0 127 (_process (_simple)
				(_target(14(10)))
			)))
			(#ASSIGN#127_18 (_architecture 18 0 127 (_process (_alias ((ComD(5))(ioGPIO0(11))))(_simple)
				(_target(37(5)))
				(_sensitivity(14(11)))
			)))
			(#ASSIGN#127_19 (_architecture 19 0 127 (_process (_simple)
				(_target(14(12)))
			)))
			(#ASSIGN#127_20 (_architecture 20 0 127 (_process (_alias ((ComD(6))(ioGPIO0(13))))(_simple)
				(_target(37(6)))
				(_sensitivity(14(13)))
			)))
			(#ASSIGN#127_21 (_architecture 21 0 127 (_process (_simple)
				(_target(14(14)))
			)))
			(#ASSIGN#127_22 (_architecture 22 0 127 (_process (_alias ((ComD(7))(ioGPIO0(15))))(_simple)
				(_target(37(7)))
				(_sensitivity(14(15)))
			)))
			(#ASSIGN#127_23 (_architecture 23 0 127 (_process (_simple)
				(_target(14(16)))
			)))
			(#ASSIGN#127_24 (_architecture 24 0 127 (_process (_alias ((ComD(8))(ioGPIO0(17))))(_simple)
				(_target(37(8)))
				(_sensitivity(14(17)))
			)))
			(#ASSIGN#127_25 (_architecture 25 0 127 (_process (_simple)
				(_target(14(18)))
			)))
			(#ASSIGN#127_26 (_architecture 26 0 127 (_process (_alias ((ComGo)(ioGPIO0(19))))(_simple)
				(_target(39))
				(_sensitivity(14(19)))
			)))
			(#ASSIGN#127_27 (_architecture 27 0 127 (_process (_simple)
				(_target(14(20)))
			)))
			(#ASSIGN#127_28 (_architecture 28 0 127 (_process (_alias ((ComCmd)(ioGPIO0(21))))(_simple)
				(_target(40))
				(_sensitivity(14(21)))
			)))
			(#ASSIGN#127_29 (_architecture 29 0 127 (_process (_simple)
				(_target(14(22)))
			)))
			(#ASSIGN#127_30 (_architecture 30 0 127 (_process (_alias ((ioGPIO0(23))(ComFrame)))(_simple)
				(_target(14(23)))
				(_sensitivity(41))
			)))
			(#ASSIGN#186_31 (_architecture 31 0 186 (_process (_simple)
				(_target(15(0)))
			)))
			(#ASSIGN#186_32 (_architecture 32 0 186 (_process (_alias ((ioGPIO1(1))(ACX_RGB(8))))(_simple)
				(_target(15(1)))
				(_sensitivity(31(8)))
			)))
			(#ASSIGN#186_33 (_architecture 33 0 186 (_process (_simple)
				(_target(15(2)))
			)))
			(#ASSIGN#186_34 (_architecture 34 0 186 (_process (_alias ((ioGPIO1(3))(ACX_RGB(7))))(_simple)
				(_target(15(3)))
				(_sensitivity(31(7)))
			)))
			(#ASSIGN#186_35 (_architecture 35 0 186 (_process (_simple)
				(_target(15(4)))
			)))
			(#ASSIGN#186_36 (_architecture 36 0 186 (_process (_alias ((ioGPIO1(5))(ACX_RGB(6))))(_simple)
				(_target(15(5)))
				(_sensitivity(31(6)))
			)))
			(#ASSIGN#186_37 (_architecture 37 0 186 (_process (_simple)
				(_target(15(6)))
			)))
			(#ASSIGN#186_38 (_architecture 38 0 186 (_process (_alias ((ioGPIO1(7))(ACX_RGB(5))))(_simple)
				(_target(15(7)))
				(_sensitivity(31(5)))
			)))
			(#ASSIGN#186_39 (_architecture 39 0 186 (_process (_simple)
				(_target(15(8)))
			)))
			(#ASSIGN#186_40 (_architecture 40 0 186 (_process (_alias ((ioGPIO1(9))(ACX_RGB(4))))(_simple)
				(_target(15(9)))
				(_sensitivity(31(4)))
			)))
			(#ASSIGN#186_41 (_architecture 41 0 186 (_process (_simple)
				(_target(15(10)))
			)))
			(#ASSIGN#186_42 (_architecture 42 0 186 (_process (_alias ((ioGPIO1(11))(ACX_RGB(3))))(_simple)
				(_target(15(11)))
				(_sensitivity(31(3)))
			)))
			(#ASSIGN#186_43 (_architecture 43 0 186 (_process (_simple)
				(_target(15(12)))
			)))
			(#ASSIGN#186_44 (_architecture 44 0 186 (_process (_alias ((ioGPIO1(13))(ACX_RGB(2))))(_simple)
				(_target(15(13)))
				(_sensitivity(31(2)))
			)))
			(#ASSIGN#186_45 (_architecture 45 0 186 (_process (_simple)
				(_target(15(14)))
			)))
			(#ASSIGN#186_46 (_architecture 46 0 186 (_process (_alias ((ioGPIO1(15))(ACX_RGB(1))))(_simple)
				(_target(15(15)))
				(_sensitivity(31(1)))
			)))
			(#ASSIGN#186_47 (_architecture 47 0 186 (_process (_simple)
				(_target(15(16)))
			)))
			(#ASSIGN#186_48 (_architecture 48 0 186 (_process (_alias ((ioGPIO1(17))(ACX_RGB(0))))(_simple)
				(_target(15(17)))
				(_sensitivity(31(0)))
			)))
			(#ASSIGN#186_49 (_architecture 49 0 186 (_process (_simple)
				(_target(15(18)))
			)))
			(#ASSIGN#186_50 (_architecture 50 0 186 (_process (_alias ((ioGPIO1(19))(ACX_Hsync)))(_simple)
				(_target(15(19)))
				(_sensitivity(33))
			)))
			(#ASSIGN#186_51 (_architecture 51 0 186 (_process (_simple)
				(_target(15(20)))
			)))
			(#ASSIGN#186_52 (_architecture 52 0 186 (_process (_alias ((ioGPIO1(21))(ACX_Vsync)))(_simple)
				(_target(15(21)))
				(_sensitivity(32))
			)))
			(#ASSIGN#186_53 (_architecture 53 0 186 (_process (_simple)
				(_target(15(22)))
			)))
			(#ASSIGN#186_54 (_architecture 54 0 186 (_process (_alias ((ioGPIO1(23))(ACX_SD)))(_simple)
				(_target(15(23)))
				(_sensitivity(34))
			)))
			(#ASSIGN#186_55 (_architecture 55 0 186 (_process (_simple)
				(_target(15(24)))
			)))
			(#ASSIGN#186_56 (_architecture 56 0 186 (_process (_alias ((ioGPIO1(25))(ACX_MCK)))(_simple)
				(_target(15(25)))
				(_sensitivity(35))
			)))
			(#ASSIGN#272_57 (_architecture 57 0 272 (_process (_simple)
				(_target(6)(7)(8)(9)(10)(11)(12)(13))
				(_sensitivity(53))
			)))
			(#INTERNAL#0_58 (_internal 58 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation PLL_Sys0 0 93 (_entity .  PLL_Sys)
		(_port
			((inclk0) (iClk50))
			((c0) (Clk16))
			((c1) (Clk100))
		)
	)
	(_instantiation ComCtrl0 0 129 (_entity .  ComCtrl)
		(_port
			((iClk) (Clk100))
			((iD) (ComD))
			((iGo) (ComGo))
			((iCmd) (ComCmd))
			((oGo) (ComDrawGo))
			((iDone) (\1 \))
			((oColor) (ComColor))
			((oX0) (ComX0))
			((oY0) (ComY0))
			((oX1) (ComX1))
			((oY1) (ComY1))
			((oX2) (ComX2))
			((oY2) (ComY2))
			((oFlip) (ComFlip))
			((oPolyline) (ComPolyline))
			((oTriangle) (ComTriangle))
			((oDbgFull) (oLEDR(0)))
			((oDbgFullPersistent) (oLEDR(1)))
			((oDbgUsed) (SSHLEDMDCtrlD))
		)
	)
	(_instantiation ACX705AKM_Ctrl0 0 188 (_entity .  ACX705AKM_Ctrl)
		(_port
			((iClk100) (Clk100))
			((iClk16) (Clk16))
			((oVsync) (ACX_Vsync))
			((oHsync) (ACX_Hsync))
			((oSD) (ACX_SD))
			((oMCK) (ACX_MCK))
			((oAdr) (ACX_Adr))
		)
	)
	(_instantiation FrameCtrl0 0 201 (_entity .  FrameCtrl)
		(_port
			((iClk) (Clk100))
			((iFlipGo) (\2 \))
			((iFlip) (ComFlip))
			((iClk0) (ACX_MCK))
			((iAdr0) (ACX_Adr))
			((iD0) (\3 \))
			((oQ0) (ACX_RGB))
			((iWrEn0) (\4 \))
			((iClk1) (Clk100))
			((iAdr1) (\5 \))
			((iD1) (ComColor))
			((oQ1) (_open))
			((iWrEn1) (\6 \))
			((oSRAM_A) (oSRAM_A))
			((ioSRAM_IO) (ioSRAM_IO))
			((oSRAM_CE_) (oSRAM_CE_))
			((oSRAM_WE_) (oSRAM_WE_))
			((oSRAM_LB_) (oSRAM_LB_))
			((oSRAM_UB_) (oSRAM_UB_))
			((oSRAM_OE_) (oSRAM_OE_))
		)
	)
	(_instantiation Line0 0 233 (_entity .  Line)
		(_port
			((iClk) (Clk100))
			((iGo) (\7 \))
			((oDone) (LineDone))
			((iX0) (ComX0))
			((iY0) (ComY0))
			((iX1) (ComX1))
			((iY1) (ComY1))
			((oAdr) (LineAdr))
			((oWrEn) (LineWrEn))
		)
	)
	(_instantiation Flip0 0 252 (_entity .  Flip)
		(_port
			((iClk) (Clk100))
			((iGo) (\8 \))
			((oDone) (FlipDone))
			((oAdr) (FlipAdr))
			((oWrEn) (FlipWrEn))
		)
	)
	(_model . swankmania_HDL 67 -1)

)
I 000048 55 10448         1195192648856 PLL_Sys
(_unit VERILOG 6.743.6.418 (PLL_Sys 0 39 (PLL_Sys 0 39 ))
	(_version v38)
	(_time 1195192648343 2007.11.15 21:57:28)
	(_source (\./../../lib/pll_sys.v\ VERILOG (\./../../lib/pll_sys.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195192648343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal inclk0 ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c0 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal c1 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 48 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal sub_wire0 ~[5:0]wire~ 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 49 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire5 ~[0:0]wire~ 0 49 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 50 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire2 ~[1:1]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~[0:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 55 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal sub_wire4 ~[1:0]wire~ 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 0 (_array ~reg ((_downto (i 5) (i 0))))))
		(_signal (_internal \2 \ ~[5:0]reg~ -1 0 (_internal (_uni (_constant \6'h3f\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 0 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal \5 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \17 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#49_0 (_architecture 0 0 49 (_process (_simple)
				(_target(4))
			)))
			(#ASSIGN#50_1 (_architecture 1 0 50 (_process (_alias ((sub_wire2)(sub_wire0(t_1_1))))(_simple)
				(_target(5))
				(_sensitivity(3(d_1_1)))
			)))
			(#ASSIGN#51_2 (_architecture 2 0 51 (_process (_alias ((sub_wire1)(sub_wire0(t_0_0))))(_simple)
				(_target(6))
				(_sensitivity(3(d_0_0)))
			)))
			(#ASSIGN#52_3 (_architecture 3 0 52 (_process (_alias ((c0)(sub_wire1)))(_simple)
				(_target(1))
				(_sensitivity(6))
			)))
			(#ASSIGN#53_4 (_architecture 4 0 53 (_process (_alias ((c1)(sub_wire2)))(_simple)
				(_target(2))
				(_sensitivity(5))
			)))
			(#ASSIGN#54_5 (_architecture 5 0 54 (_process (_alias ((sub_wire3)(inclk0)))(_simple)
				(_target(7))
				(_sensitivity(0))
			)))
			(#ASSIGN#55_6 (_architecture 6 0 55 (_process (_alias ((sub_wire4)(sub_wire5)(sub_wire3)))(_simple)
				(_target(8))
				(_sensitivity(4)(7))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altpll_component.clk0_divide_by (_constant \25\))
		(_toward 0 altpll_component.clk0_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk0_multiply_by (_constant \8\))
		(_toward 0 altpll_component.clk0_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.clk1_divide_by (_constant \1\))
		(_toward 0 altpll_component.clk1_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk1_multiply_by (_constant \2\))
		(_toward 0 altpll_component.clk1_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.compensate_clock (_string \V"CLK0"\))
		(_toward 0 altpll_component.inclk0_input_frequency (_constant \20000\))
		(_toward 0 altpll_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altpll_component.lpm_hint (_string \V"CBX_MODULE_PREFIX=PLL_Sys"\))
		(_toward 0 altpll_component.lpm_type (_string \V"altpll"\))
		(_toward 0 altpll_component.operation_mode (_string \V"NORMAL"\))
		(_toward 0 altpll_component.port_activeclock (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_areset (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkloss (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkswitch (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_configupdate (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_fbin (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_inclk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_inclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_locked (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pfdena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasecounterselect (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasedone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasestep (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phaseupdown (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pllena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanaclr (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclk (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclkena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandata (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandataout (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanread (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanwrite (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk1 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk3 (_string \V"PORT_UNUSED"\))
	)
	(_scope
	)
	(_instantiation altpll_component 0 57 (_entity ovi_lpm  altpll)
		(_port
			((inclk) (sub_wire4))
			((clk) (sub_wire0))
			((activeclock) (_open))
			((areset) (\1 \))
			((clkbad) (_open))
			((clkena) (\2 \))
			((clkloss) (_open))
			((clkswitch) (\3 \))
			((configupdate) (\4 \))
			((enable0) (_open))
			((enable1) (_open))
			((extclk) (_open))
			((extclkena) (\5 \))
			((fbin) (\6 \))
			((fbout) (_open))
			((locked) (_open))
			((pfdena) (\7 \))
			((phasecounterselect) (\8 \))
			((phasedone) (_open))
			((phasestep) (\9 \))
			((phaseupdown) (\10 \))
			((pllena) (\11 \))
			((scanaclr) (\12 \))
			((scanclk) (\13 \))
			((scanclkena) (\14 \))
			((scandata) (\15 \))
			((scandataout) (_open))
			((scandone) (_open))
			((scanread) (\16 \))
			((scanwrite) (\17 \))
			((sclkout0) (_open))
			((sclkout1) (_open))
			((vcooverrange) (_open))
			((vcounderrange) (_open))
		)
	)
	(_model . PLL_Sys 8 -1)

)
I 000045 55 3483          1195192648860 Flip
(_unit VERILOG 6.743.6.418 (Flip 0 12 (Flip 0 12 ))
	(_version v38)
	(_time 1195192648343 2007.11.15 21:57:28)
	(_source (\./../../source/flip.v\ VERILOG (\./../../source/flip.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195192648343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]reg~ 0 22 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal _Adr ~[15:0]reg~ 0 22 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Done ~reg 0 24 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 26 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#23_0 (_architecture 0 0 23 (_process 
				(_target(5))
			)))
			(#INITIAL#25_1 (_architecture 1 0 25 (_process 
				(_target(6))
			)))
			(#INITIAL#27_2 (_architecture 2 0 27 (_process 
				(_target(7))
			)))
			(#ASSIGN#29_3 (_architecture 3 0 29 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(6))
			)))
			(#ASSIGN#30_4 (_architecture 4 0 30 (_process (_alias ((oAdr)(_Adr)))(_simple)
				(_target(3))
				(_sensitivity(5))
			)))
			(#ASSIGN#31_5 (_architecture 5 0 31 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#33_6 (_architecture 6 0 33 (_process 
				(_target(6)(7)(5))
				(_read(0)(1)(5))
				(_need_init)
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Flip 9 -1)

)
I 000046 55 2572          1195192648864 tbClk
(_unit VERILOG 6.743.6.418 (tbClk 0 13 (tbClk 0 13 ))
	(_version v38)
	(_time 1195192648343 2007.11.15 21:57:28)
	(_source (\./../../source/tbclk.v\ VERILOG (\./../../source/tbclk.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1195192648343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Timescale_kHz ~vector~0 0 15 \1000000000\ (_entity -1 (_code  3))))
		(_type (_internal ~vector~1 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Frequency_kHz ~vector~1 0 17 \0\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Ticks ~vector~2 0 27 \$unsigned(Timescale_kHz/2*Frequency_kHz)\ (_entity -1 (_code  5)))(_constant))
		(_port (_internal _oClk ~reg 0 19 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#22_0 (_architecture 0 0 22 (_process 
				(_target(0))
			)))
			(#ALWAYS#29_1 (_architecture 1 0 29 (_process 
				(_target(0))
				(_read(0))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . tbClk 6 -1)

)
I 000057 55 2946          1195192648868 tbswankmania_HDL
(_unit VERILOG 6.743.6.418 (tbswankmania_HDL 0 11 (tbswankmania_HDL 0 11 ))
	(_version v38)
	(_time 1195192648343 2007.11.15 21:57:28)
	(_source (\./../../source/tbswankmania_hdl.v\ VERILOG (\./../../source/tbswankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195192648343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_signal (_internal iClk27 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal iClk50 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#75_0 (_architecture 0 0 75 (_process 
				(_monitor)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbClk0 0 17 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \50000\))
		)
		(_port
			((_oClk) (iClk50))
		)
	)
	(_instantiation tbClk1 0 26 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \27000\))
		)
		(_port
			((_oClk) (iClk27))
		)
	)
	(_instantiation swankmania_HDL0 0 35 (_entity .  swankmania_HDL)
		(_port
			((iClk27) (iClk27))
			((iClk50) (iClk50))
			((iSwitch) (_open))
			((iButton_) (_open))
			((oLEDR) (_open))
			((oLEDG) (_open))
			((oHex7) (_open))
			((oHex6) (_open))
			((oHex5) (_open))
			((oHex4) (_open))
			((oHex3) (_open))
			((oHex2) (_open))
			((oHex1) (_open))
			((oHex0) (_open))
			((ioGPIO0) (_open))
			((ioGPIO1) (_open))
			((oSRAM_A) (_open))
			((ioSRAM_IO) (_open))
			((oSRAM_CE_) (_open))
			((oSRAM_WE_) (_open))
			((oSRAM_LB_) (_open))
			((oSRAM_UB_) (_open))
			((oSRAM_OE_) (_open))
		)
	)
	(_model . tbswankmania_HDL 2 -1)

)
I 000046 55 1729          1195192800282 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1195192799812 2007.11.15 21:59:59)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1195192799812)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbswankmania_HDL 0 0 (_entity .  tbswankmania_HDL)
	)
	(_model . $root 1 -1)

)
I 000055 55 7206          1195192800286 ACX705AKM_Ctrl
(_unit VERILOG 6.743.6.418 (ACX705AKM_Ctrl 0 12 (ACX705AKM_Ctrl 0 12 ))
	(_version v38)
	(_time 1195192799812 2007.11.15 21:59:59)
	(_source (\./../../source/acx705akm_ctrl.v\ VERILOG (\./../../source/acx705akm_ctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 18))
	(_entity
		(_time 1195192799812)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 26 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal MCK_Hz ~vector~0 0 26 \4000000\ (_entity -1 (_code  18)))(_constant))
		(_type (_internal ~vector~1 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Hsync_Frame ~vector~1 0 27 \200\ (_entity -1 (_code  19)))(_constant))
		(_type (_internal ~vector~2 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Vsync_Hz ~vector~2 0 28 \74\ (_entity -1 (_code  20)))(_constant))
		(_type (_internal ~vector~3 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Dots_Frame ~vector~3 0 29 \272\ (_entity -1 (_code  21)))(_constant))
		(_type (_internal ~vector~4 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~4 0 30 \240\ (_entity -1 (_code  22)))(_constant))
		(_type (_internal ~vector~5 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Lines_Frame ~vector~5 0 31 \160\ (_entity -1 (_code  23)))(_constant))
		(_type (_internal ~vector~6 0 32 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Frame ~vector~6 0 32 \Pixels_Line*Lines_Frame\ (_entity -1 (_code  24)))(_constant))
		(_port (_internal iClk100 ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iClk16 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal oVsync ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHsync ~wire 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSD ~wire 0 17 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oMCK ~wire 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 19 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _MCK8 ~reg 0 37 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal _MCK ~reg 0 37 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _MCK100a ~reg 0 60 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _MCK100b ~reg 0 60 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _MCK100 ~reg 0 60 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCK100 ~wire 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 78 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _DotCnt ~[8:0]reg~ 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 79 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _HsyncCnt ~[7:0]reg~ 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _DotCnt100 ~[8:0]reg~ 0 86 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _HsyncCnt100 ~[7:0]reg~ 0 87 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Hsync ~reg 0 145 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Vsync ~reg 0 145 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal iClk ~wire 0 72 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#23_0 (_architecture 0 0 23 (_process (_simple)
				(_target(4))
			)))
			(#INITIAL#38_1 (_architecture 1 0 38 (_process 
				(_target(7)(8))
			)))
			(#ASSIGN#43_2 (_architecture 2 0 43 (_process (_alias ((oMCK)(_MCK)))(_simple)
				(_target(5))
				(_sensitivity(8))
			)))
			(#ALWAYS#46_3 (_architecture 3 0 46 (_process 
				(_target(7))
				(_read(1)(7))
				(_need_init)
			)))
			(#ALWAYS#52_4 (_architecture 4 0 52 (_process 
				(_target(8))
				(_read(7)(8))
				(_need_init)
			)))
			(#INITIAL#61_5 (_architecture 5 0 61 (_process 
				(_target(9)(10)(11))
			)))
			(#INITIAL#80_6 (_architecture 6 0 80 (_process 
				(_target(13)(14))
			)))
			(#INITIAL#88_7 (_architecture 7 0 88 (_process 
				(_target(15)(16))
			)))
			(#ASSIGN#93_8 (_architecture 8 0 93 (_process (_simple)
				(_target(6))
				(_sensitivity(15)(16))
			)))
			(#ALWAYS#96_9 (_architecture 9 0 96 (_process 
				(_target(13))
				(_read(5)(13))
				(_need_init)
			)))
			(#ALWAYS#104_10 (_architecture 10 0 104 (_process 
				(_target(9)(10)(11)(15))
				(_read(0)(8)(9)(10)(12)(15))
				(_need_init)
			)))
			(#ALWAYS#120_11 (_architecture 11 0 120 (_process 
				(_target(14))
				(_read(5)(13)(14))
				(_need_init)
			)))
			(#ALWAYS#131_12 (_architecture 12 0 131 (_process 
				(_target(16))
				(_read(0)(15)(16))
				(_need_init)
			)))
			(#INITIAL#146_13 (_architecture 13 0 146 (_process 
				(_target(17)(18))
			)))
			(#ALWAYS#151_14 (_architecture 14 0 151 (_process 
				(_target(17)(18))
				(_read(5)(13)(14))
				(_need_init)
			)))
			(#ASSIGN#159_15 (_architecture 15 0 159 (_process (_alias ((oHsync)(_Hsync)))(_simple)
				(_target(3))
				(_sensitivity(17))
			)))
			(#ASSIGN#159_16 (_architecture 16 0 159 (_process (_alias ((oVsync)(_Vsync)))(_simple)
				(_target(2))
				(_sensitivity(18))
			)))
			(#INTERNAL#0_17 (_internal 17 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 69 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (_MCK100))
			((oQ) (MCK100))
		)
	)
	(_model . ACX705AKM_Ctrl 31 -1)

)
I 000049 55 2647          1195192800290 Debounce
(_unit VERILOG 6.743.6.418 (Debounce 0 12 (Debounce 0 12 ))
	(_version v38)
	(_time 1195192799812 2007.11.15 21:59:59)
	(_source (\./../../source/debounce.v\ VERILOG (\./../../source/debounce.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195192799812)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iD ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oQ ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Q ~reg 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Bounce ~reg 0 21 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#19_0 (_architecture 0 0 19 (_process 
				(_target(3))
			)))
			(#INITIAL#22_1 (_architecture 1 0 22 (_process 
				(_target(4))
			)))
			(#ASSIGN#24_2 (_architecture 2 0 24 (_process (_alias ((oQ)(_Q)))(_simple)
				(_target(2))
				(_sensitivity(3))
			)))
			(#ALWAYS#27_3 (_architecture 3 0 27 (_process 
				(_target(4)(3))
				(_read(0)(1)(4))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Debounce 5 -1)

)
I 000048 55 9368          1195192800294 ComCtrl
(_unit VERILOG 6.743.6.418 (ComCtrl 0 12 (ComCtrl 0 12 ))
	(_version v38)
	(_time 1195192799812 2007.11.15 21:59:59)
	(_source (\./../../source/comctrl.v\ VERILOG (\./../../source/comctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 22))
	(_entity
		(_time 1195192799812)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[8:0]wire~ 0 16 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD ~[8:0]wire~ 0 16 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iGo ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iCmd ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oGo ~wire 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iDone ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oColor ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 24 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal oX0 ~[7:0]wire~ 0 24 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY0 ~[7:0]wire~ 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX1 ~[7:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY1 ~[7:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX2 ~[7:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY2 ~[7:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oFlip ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oPolyline ~wire 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oTriangle ~wire 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDbgFull ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oDbgFullPersistent ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 37 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal oDbgUsed ~[9:0]wire~ 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _FullPersistent ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 44 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _Color ~[8:0]reg~ 0 44 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _SetColor ~reg 0 45 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DebounceGo ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Empty ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _FIFO_Pop ~reg 0 55 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FIFO_Q ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Cmd ~wire 0 59 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FIFO_Used ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderFlip ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderPolyline ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[47:0]reg~ 0 66 (_array ~reg ((_range  22)))))
		(_signal (_internal _VertexBuf ~[47:0]reg~ 0 66 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 70 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _Cnt ~[7:0]reg~ 0 70 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Flip ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Go ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Polyline ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Y ~reg 0 159 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_virtual \1 \ 0 108 (_uni ((3)(1)))))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#INITIAL#46_1 (_architecture 1 0 46 (_process 
				(_target(20)(21))
			)))
			(#INITIAL#56_2 (_architecture 2 0 56 (_process 
				(_target(24))
			)))
			(#INITIAL#67_3 (_architecture 3 0 67 (_process 
				(_target(30))
			)))
			(#INITIAL#75_4 (_architecture 4 0 75 (_process 
				(_target(31)(32)(33)(34))
			)))
			(#ASSIGN#84_5 (_architecture 5 0 84 (_process (_alias ((oDbgFullPersistent)(_FullPersistent)))(_simple)
				(_target(17))
				(_sensitivity(19))
			)))
			(#ALWAYS#85_6 (_architecture 6 0 85 (_process 
				(_target(19))
				(_read(0)(16))
				(_need_init)
			)))
			(#ASSIGN#90_7 (_architecture 7 0 90 (_process (_alias ((oColor)(_Color)))(_simple)
				(_target(6))
				(_sensitivity(20))
			)))
			(#ASSIGN#102_8 (_architecture 8 0 102 (_process (_alias ((FIFO_Cmd)(FIFO_Q(9))))(_simple)
				(_target(26))
				(_sensitivity(25(9)))
			)))
			(#ASSIGN#103_9 (_architecture 9 0 103 (_process (_alias ((oDbgUsed)(FIFO_Used)))(_simple)
				(_target(18))
				(_sensitivity(27))
			)))
			(#ASSIGN#152_10 (_architecture 10 0 152 (_process (_alias ((oX0)(_VertexBuf(d_47_40))))(_simple)
				(_target(7))
				(_sensitivity(30(d_47_40)))
			)))
			(#ASSIGN#152_11 (_architecture 11 0 152 (_process (_alias ((oY0)(_VertexBuf(d_39_32))))(_simple)
				(_target(8))
				(_sensitivity(30(d_39_32)))
			)))
			(#ASSIGN#152_12 (_architecture 12 0 152 (_process (_alias ((oX1)(_VertexBuf(d_31_24))))(_simple)
				(_target(9))
				(_sensitivity(30(d_31_24)))
			)))
			(#ASSIGN#152_13 (_architecture 13 0 152 (_process (_alias ((oY1)(_VertexBuf(d_23_16))))(_simple)
				(_target(10))
				(_sensitivity(30(d_23_16)))
			)))
			(#ASSIGN#152_14 (_architecture 14 0 152 (_process (_alias ((oX2)(_VertexBuf(d_15_8))))(_simple)
				(_target(11))
				(_sensitivity(30(d_15_8)))
			)))
			(#ASSIGN#152_15 (_architecture 15 0 152 (_process (_alias ((oY2)(_VertexBuf(d_7_0))))(_simple)
				(_target(12))
				(_sensitivity(30(d_7_0)))
			)))
			(#ASSIGN#157_16 (_architecture 16 0 157 (_process (_alias ((oFlip)(_Flip)))(_simple)
				(_target(13))
				(_sensitivity(32))
			)))
			(#ASSIGN#157_17 (_architecture 17 0 157 (_process (_alias ((oGo)(_Go)))(_simple)
				(_target(4))
				(_sensitivity(33))
			)))
			(#ASSIGN#157_18 (_architecture 18 0 157 (_process (_alias ((oPolyline)(_Polyline)))(_simple)
				(_target(14))
				(_sensitivity(34))
			)))
			(#INITIAL#160_19 (_architecture 19 0 160 (_process 
				(_target(35))
			)))
			(#ALWAYS#162_20 (_architecture 20 0 162 (_process 
				(_target(24)(33)(35)(32)(31)(34)(20)(21)(30))
				(_read(0)(23)(5)(33)(24)(25(9))(28)(29)(21)(25(d_8_0))(34)(25(d_7_0))(30(d_47_8))(35)(31))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 93 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (iGo))
			((oQ) (DebounceGo))
		)
	)
	(_instantiation ComFIFO0 0 104 (_entity .  ComFIFO)
		(_port
			((clock) (iClk))
			((data) (\1 \))
			((rdreq) (_FIFO_Pop))
			((wrreq) (DebounceGo))
			((q) (FIFO_Q))
			((usedw) (FIFO_Used))
			((empty) (FIFO_Empty))
			((full) (oDbgFull))
		)
	)
	(_instantiation CmdDecoder0 0 124 (_entity .  CmdDecoder)
		(_port
			((data) (FIFO_Q(d_3_0)))
			((eq00) (DecoderFlip))
			((eq01) (DecoderPolyline))
			((eq02) (_open))
			((eq03) (_open))
			((eq04) (_open))
			((eq05) (_open))
			((eq06) (_open))
			((eq07) (_open))
			((eq08) (_open))
			((eq09) (_open))
			((eq0a) (_open))
			((eq0b) (_open))
			((eq0c) (_open))
			((eq0d) (_open))
			((eq0e) (_open))
			((eq0f) (_open))
		)
	)
	(_model . ComCtrl 23 -1)

)
I 000048 55 4542          1195192800298 ComFIFO
(_unit VERILOG 6.743.6.418 (ComFIFO 0 39 (ComFIFO 0 39 ))
	(_version v38)
	(_time 1195192799812 2007.11.15 21:59:59)
	(_source (\./../../lib/comfifo.v\ VERILOG (\./../../lib/comfifo.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195192799812)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal clock ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 41 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal data ~[9:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal rdreq ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wrreq ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal empty ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal full ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~[9:0]wire~ 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal usedw ~[9:0]wire~ 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire2 ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 61 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#62_0 (_architecture 0 0 62 (_process (_alias ((usedw)(sub_wire0)))(_simple)
				(_target(7))
				(_sensitivity(8))
			)))
			(#ASSIGN#63_1 (_architecture 1 0 63 (_process (_alias ((empty)(sub_wire1)))(_simple)
				(_target(4))
				(_sensitivity(9))
			)))
			(#ASSIGN#64_2 (_architecture 2 0 64 (_process (_alias ((q)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(10))
			)))
			(#ASSIGN#65_3 (_architecture 3 0 65 (_process (_alias ((full)(sub_wire3)))(_simple)
				(_target(5))
				(_sensitivity(11))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 scfifo_component.add_ram_output_register (_string \V"ON"\))
		(_toward 0 scfifo_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 scfifo_component.lpm_numwords (_constant \1024\))
		(_toward 0 scfifo_component.lpm_showahead (_string \V"ON"\))
		(_toward 0 scfifo_component.lpm_type (_string \V"scfifo"\))
		(_toward 0 scfifo_component.lpm_width (_constant \10\))
		(_toward 0 scfifo_component.lpm_widthu (_constant \10\))
		(_toward 0 scfifo_component.overflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.underflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.use_eab (_string \V"ON"\))
	)
	(_scope
	)
	(_instantiation scfifo_component 0 67 (_entity ovi_lpm  scfifo)
		(_port
			((rdreq) (rdreq))
			((clock) (clock))
			((wrreq) (wrreq))
			((data) (data))
			((usedw) (sub_wire0))
			((empty) (sub_wire1))
			((q) (sub_wire2))
			((full) (sub_wire3))
			((aclr) (_open))
			((almost_empty) (_open))
			((almost_full) (_open))
			((sclr) (_open))
		)
	)
	(_model . ComFIFO 5 -1)

)
I 000051 55 11634         1195192800302 CmdDecoder
(_unit VERILOG 6.743.6.418 (CmdDecoder 0 39 (CmdDecoder 0 39 ))
	(_version v38)
	(_time 1195192799812 2007.11.15 21:59:59)
	(_source (\./../../lib/cmddecoder.v\ VERILOG (\./../../lib/cmddecoder.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 33))
	(_entity
		(_time 1195192799812)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 40 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal data ~[3:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal eq00 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq01 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq02 ~wire 0 43 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq03 ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq04 ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq05 ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq06 ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq07 ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq08 ~wire 0 49 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq09 ~wire 0 50 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0a ~wire 0 51 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0b ~wire 0 52 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0c ~wire 0 53 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0d ~wire 0 54 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0e ~wire 0 55 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0f ~wire 0 56 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 76 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal sub_wire0 ~[15:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[4:4]wire~ 0 77 (_array ~wire ((_to (i 4) (i 4))))))
		(_signal (_internal sub_wire16 ~[4:4]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[14:14]wire~ 0 78 (_array ~wire ((_to (i 14) (i 14))))))
		(_signal (_internal sub_wire15 ~[14:14]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:3]wire~ 0 79 (_array ~wire ((_to (i 3) (i 3))))))
		(_signal (_internal sub_wire14 ~[3:3]wire~ 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[13:13]wire~ 0 80 (_array ~wire ((_to (i 13) (i 13))))))
		(_signal (_internal sub_wire13 ~[13:13]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:2]wire~ 0 81 (_array ~wire ((_to (i 2) (i 2))))))
		(_signal (_internal sub_wire12 ~[2:2]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[12:12]wire~ 0 82 (_array ~wire ((_to (i 12) (i 12))))))
		(_signal (_internal sub_wire11 ~[12:12]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 83 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire10 ~[1:1]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:11]wire~ 0 84 (_array ~wire ((_to (i 11) (i 11))))))
		(_signal (_internal sub_wire9 ~[11:11]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 85 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire8 ~[0:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[10:10]wire~ 0 86 (_array ~wire ((_to (i 10) (i 10))))))
		(_signal (_internal sub_wire7 ~[10:10]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:9]wire~ 0 87 (_array ~wire ((_to (i 9) (i 9))))))
		(_signal (_internal sub_wire6 ~[9:9]wire~ 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:8]wire~ 0 88 (_array ~wire ((_to (i 8) (i 8))))))
		(_signal (_internal sub_wire5 ~[8:8]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:7]wire~ 0 89 (_array ~wire ((_to (i 7) (i 7))))))
		(_signal (_internal sub_wire4 ~[7:7]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:6]wire~ 0 90 (_array ~wire ((_to (i 6) (i 6))))))
		(_signal (_internal sub_wire3 ~[6:6]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:5]wire~ 0 91 (_array ~wire ((_to (i 5) (i 5))))))
		(_signal (_internal sub_wire2 ~[5:5]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[15:15]wire~ 0 92 (_array ~wire ((_to (i 15) (i 15))))))
		(_signal (_internal sub_wire1 ~[15:15]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#77_0 (_architecture 0 0 77 (_process (_alias ((sub_wire16)(sub_wire0(t_4_4))))(_simple)
				(_target(18))
				(_sensitivity(17(d_4_4)))
			)))
			(#ASSIGN#78_1 (_architecture 1 0 78 (_process (_alias ((sub_wire15)(sub_wire0(t_14_14))))(_simple)
				(_target(19))
				(_sensitivity(17(d_14_14)))
			)))
			(#ASSIGN#79_2 (_architecture 2 0 79 (_process (_alias ((sub_wire14)(sub_wire0(t_3_3))))(_simple)
				(_target(20))
				(_sensitivity(17(d_3_3)))
			)))
			(#ASSIGN#80_3 (_architecture 3 0 80 (_process (_alias ((sub_wire13)(sub_wire0(t_13_13))))(_simple)
				(_target(21))
				(_sensitivity(17(d_13_13)))
			)))
			(#ASSIGN#81_4 (_architecture 4 0 81 (_process (_alias ((sub_wire12)(sub_wire0(t_2_2))))(_simple)
				(_target(22))
				(_sensitivity(17(d_2_2)))
			)))
			(#ASSIGN#82_5 (_architecture 5 0 82 (_process (_alias ((sub_wire11)(sub_wire0(t_12_12))))(_simple)
				(_target(23))
				(_sensitivity(17(d_12_12)))
			)))
			(#ASSIGN#83_6 (_architecture 6 0 83 (_process (_alias ((sub_wire10)(sub_wire0(t_1_1))))(_simple)
				(_target(24))
				(_sensitivity(17(d_1_1)))
			)))
			(#ASSIGN#84_7 (_architecture 7 0 84 (_process (_alias ((sub_wire9)(sub_wire0(t_11_11))))(_simple)
				(_target(25))
				(_sensitivity(17(d_11_11)))
			)))
			(#ASSIGN#85_8 (_architecture 8 0 85 (_process (_alias ((sub_wire8)(sub_wire0(t_0_0))))(_simple)
				(_target(26))
				(_sensitivity(17(d_0_0)))
			)))
			(#ASSIGN#86_9 (_architecture 9 0 86 (_process (_alias ((sub_wire7)(sub_wire0(t_10_10))))(_simple)
				(_target(27))
				(_sensitivity(17(d_10_10)))
			)))
			(#ASSIGN#87_10 (_architecture 10 0 87 (_process (_alias ((sub_wire6)(sub_wire0(t_9_9))))(_simple)
				(_target(28))
				(_sensitivity(17(d_9_9)))
			)))
			(#ASSIGN#88_11 (_architecture 11 0 88 (_process (_alias ((sub_wire5)(sub_wire0(t_8_8))))(_simple)
				(_target(29))
				(_sensitivity(17(d_8_8)))
			)))
			(#ASSIGN#89_12 (_architecture 12 0 89 (_process (_alias ((sub_wire4)(sub_wire0(t_7_7))))(_simple)
				(_target(30))
				(_sensitivity(17(d_7_7)))
			)))
			(#ASSIGN#90_13 (_architecture 13 0 90 (_process (_alias ((sub_wire3)(sub_wire0(t_6_6))))(_simple)
				(_target(31))
				(_sensitivity(17(d_6_6)))
			)))
			(#ASSIGN#91_14 (_architecture 14 0 91 (_process (_alias ((sub_wire2)(sub_wire0(t_5_5))))(_simple)
				(_target(32))
				(_sensitivity(17(d_5_5)))
			)))
			(#ASSIGN#92_15 (_architecture 15 0 92 (_process (_alias ((sub_wire1)(sub_wire0(t_15_15))))(_simple)
				(_target(33))
				(_sensitivity(17(d_15_15)))
			)))
			(#ASSIGN#93_16 (_architecture 16 0 93 (_process (_alias ((eq0f)(sub_wire1)))(_simple)
				(_target(16))
				(_sensitivity(33))
			)))
			(#ASSIGN#94_17 (_architecture 17 0 94 (_process (_alias ((eq05)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(32))
			)))
			(#ASSIGN#95_18 (_architecture 18 0 95 (_process (_alias ((eq06)(sub_wire3)))(_simple)
				(_target(7))
				(_sensitivity(31))
			)))
			(#ASSIGN#96_19 (_architecture 19 0 96 (_process (_alias ((eq07)(sub_wire4)))(_simple)
				(_target(8))
				(_sensitivity(30))
			)))
			(#ASSIGN#97_20 (_architecture 20 0 97 (_process (_alias ((eq08)(sub_wire5)))(_simple)
				(_target(9))
				(_sensitivity(29))
			)))
			(#ASSIGN#98_21 (_architecture 21 0 98 (_process (_alias ((eq09)(sub_wire6)))(_simple)
				(_target(10))
				(_sensitivity(28))
			)))
			(#ASSIGN#99_22 (_architecture 22 0 99 (_process (_alias ((eq0a)(sub_wire7)))(_simple)
				(_target(11))
				(_sensitivity(27))
			)))
			(#ASSIGN#100_23 (_architecture 23 0 100 (_process (_alias ((eq00)(sub_wire8)))(_simple)
				(_target(1))
				(_sensitivity(26))
			)))
			(#ASSIGN#101_24 (_architecture 24 0 101 (_process (_alias ((eq0b)(sub_wire9)))(_simple)
				(_target(12))
				(_sensitivity(25))
			)))
			(#ASSIGN#102_25 (_architecture 25 0 102 (_process (_alias ((eq01)(sub_wire10)))(_simple)
				(_target(2))
				(_sensitivity(24))
			)))
			(#ASSIGN#103_26 (_architecture 26 0 103 (_process (_alias ((eq0c)(sub_wire11)))(_simple)
				(_target(13))
				(_sensitivity(23))
			)))
			(#ASSIGN#104_27 (_architecture 27 0 104 (_process (_alias ((eq02)(sub_wire12)))(_simple)
				(_target(3))
				(_sensitivity(22))
			)))
			(#ASSIGN#105_28 (_architecture 28 0 105 (_process (_alias ((eq0d)(sub_wire13)))(_simple)
				(_target(14))
				(_sensitivity(21))
			)))
			(#ASSIGN#106_29 (_architecture 29 0 106 (_process (_alias ((eq03)(sub_wire14)))(_simple)
				(_target(4))
				(_sensitivity(20))
			)))
			(#ASSIGN#107_30 (_architecture 30 0 107 (_process (_alias ((eq0e)(sub_wire15)))(_simple)
				(_target(15))
				(_sensitivity(19))
			)))
			(#ASSIGN#108_31 (_architecture 31 0 108 (_process (_alias ((eq04)(sub_wire16)))(_simple)
				(_target(5))
				(_sensitivity(18))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 lpm_decode_component.lpm_decodes (_constant \16\))
		(_toward 0 lpm_decode_component.lpm_type (_string \V"LPM_DECODE"\))
		(_toward 0 lpm_decode_component.lpm_width (_constant \4\))
	)
	(_scope
	)
	(_instantiation lpm_decode_component 0 110 (_entity ovi_lpm  lpm_decode)
		(_port
			((data) (data))
			((eq) (sub_wire0))
			((aclr) (_open))
			((clken) (_open))
			((clock) (_open))
			((enable) (_open))
		)
	)
	(_model . CmdDecoder 33 -1)

)
I 000050 55 6483          1195192800306 FrameCtrl
(_unit VERILOG 6.743.6.418 (FrameCtrl 0 12 (FrameCtrl 0 12 ))
	(_version v38)
	(_time 1195192799812 2007.11.15 21:59:59)
	(_source (\./../../source/framectrl.v\ VERILOG (\./../../source/framectrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 15))
	(_entity
		(_time 1195192799812)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iFlipGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iFlip ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk0 ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 19 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal iAdr0 ~[15:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 20 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD0 ~[8:0]wire~ 0 20 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ0 ~[8:0]wire~ 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn0 ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iClk1 ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iAdr1 ~[15:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iD1 ~[8:0]wire~ 0 27 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ1 ~[8:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn1 ~wire 0 29 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 32 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 33 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 34 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 38 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Face0 ~reg 0 41 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FrameA_Adr ~[15:0]wire~ 0 45 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Clk ~wire 0 48 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FrameA_WrEn ~wire 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_D ~[8:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Q ~[8:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#42_0 (_architecture 0 0 42 (_process 
				(_target(20))
			)))
			(#ALWAYS#54_1 (_architecture 1 0 54 (_process 
				(_target(20))
				(_read(0)(2)(1)(20))
				(_need_init)
			)))
			(#ASSIGN#76_2 (_architecture 2 0 76 (_process (_simple)
				(_target(15))
			)))
			(#ASSIGN#76_3 (_architecture 3 0 76 (_process (_simple)
				(_target(19))
			)))
			(#ASSIGN#76_4 (_architecture 4 0 76 (_process (_simple)
				(_target(17))
			)))
			(#ASSIGN#76_5 (_architecture 5 0 76 (_process (_simple)
				(_target(18))
			)))
			(#ASSIGN#79_6 (_architecture 6 0 79 (_process (_simple)
				(_target(6))
				(_sensitivity(20)(25)(14))
			)))
			(#ASSIGN#80_7 (_architecture 7 0 80 (_process (_simple)
				(_target(11))
				(_sensitivity(20)(14)(25))
			)))
			(#ASSIGN#97_8 (_architecture 8 0 97 (_process (_alias ((FrameA_Adr)(_Face0)(iAdr0)(iAdr1)))(_simple)
				(_target(21))
				(_sensitivity(20)(4)(9))
			)))
			(#ASSIGN#98_9 (_architecture 9 0 98 (_process (_alias ((FrameA_D)(_Face0)(iD0)(iD1)))(_simple)
				(_target(24))
				(_sensitivity(20)(5)(10))
			)))
			(#ASSIGN#99_10 (_architecture 10 0 99 (_process (_alias ((FrameA_WrEn)(_Face0)(iWrEn0)(iWrEn1)))(_simple)
				(_target(23))
				(_sensitivity(20)(7)(12))
			)))
			(#ASSIGN#102_11 (_architecture 11 0 102 (_process (_simple)
				(_target(13))
				(_sensitivity(20)(9)(4))
			)))
			(#ASSIGN#105_12 (_architecture 12 0 105 (_process (_simple)
				(_target(14))
				(_sensitivity(16)(20)(10)(5))
			)))
			(#ASSIGN#106_13 (_architecture 13 0 106 (_process (_alias ((oSRAM_WE_)(_Face0)(iWrEn1)(iWrEn0)))(_simple)
				(_target(16))
				(_sensitivity(20)(12)(7))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FrameA0 0 59 (_entity .  FrameA)
		(_port
			((inclock) (iClk1))
			((outclock) (iClk0))
			((address) (FrameA_Adr))
			((data) (FrameA_D))
			((q) (FrameA_Q))
			((wren) (FrameA_WrEn))
		)
	)
	(_model . FrameCtrl 15 -1)

)
I 000047 55 5722          1195192800310 FrameA
(_unit VERILOG 6.743.6.418 (FrameA 0 39 (FrameA 0 39 ))
	(_version v38)
	(_time 1195192799812 2007.11.15 21:59:59)
	(_source (\./../../lib/framea.v\ VERILOG (\./../../lib/framea.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195192799812)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[15:0]wire~ 0 40 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal address ~[15:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 41 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal data ~[8:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal inclock ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wren ~wire 0 44 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal q ~[8:0]wire~ 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[8:0]wire~ 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#55_0 (_architecture 0 0 55 (_process (_alias ((q)(sub_wire0)))(_simple)
				(_target(5))
				(_sensitivity(6))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altsyncram_component.clock_enable_input_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.clock_enable_output_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.init_file (_string \V"../startup.hex"\))
		(_toward 0 altsyncram_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altsyncram_component.lpm_type (_string \V"altsyncram"\))
		(_toward 0 altsyncram_component.numwords_a (_constant \38400\))
		(_toward 0 altsyncram_component.operation_mode (_string \V"SINGLE_PORT"\))
		(_toward 0 altsyncram_component.outdata_aclr_a (_string \V"NONE"\))
		(_toward 0 altsyncram_component.outdata_reg_a (_string \V"CLOCK1"\))
		(_toward 0 altsyncram_component.power_up_uninitialized (_string \V"FALSE"\))
		(_toward 0 altsyncram_component.widthad_a (_constant \16\))
		(_toward 0 altsyncram_component.width_a (_constant \9\))
		(_toward 0 altsyncram_component.width_byteena_a (_constant \1\))
	)
	(_scope
	)
	(_instantiation altsyncram_component 0 57 (_entity ovi_lpm  altsyncram)
		(_port
			((wren_a) (wren))
			((clock0) (inclock))
			((clock1) (outclock))
			((address_a) (address))
			((data_a) (data))
			((q_a) (sub_wire0))
			((aclr0) (\1 \))
			((aclr1) (\2 \))
			((address_b) (\3 \))
			((addressstall_a) (\4 \))
			((addressstall_b) (\5 \))
			((byteena_a) (\6 \))
			((byteena_b) (\7 \))
			((clocken0) (\8 \))
			((clocken1) (\9 \))
			((clocken2) (\10 \))
			((clocken3) (\11 \))
			((data_b) (\12 \))
			((eccstatus) (_open))
			((q_b) (_open))
			((rden_a) (\13 \))
			((rden_b) (\14 \))
			((wren_b) (\15 \))
		)
	)
	(_model . FrameA 2 -1)

)
I 000045 55 6740          1195192800314 Line
(_unit VERILOG 6.743.6.418 (Line 0 14 (Line 0 14 ))
	(_version v38)
	(_time 1195192799812 2007.11.15 21:59:59)
	(_source (\./../../source/line.v\ VERILOG (\./../../source/line.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1195192799812)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~0 0 16 \240\ (_entity -1 (_code  16))))
		(_port (_internal iClk ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 23 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal iX0 ~[7:0]wire~ 0 23 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iY0 ~[7:0]wire~ 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iX1 ~[7:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iY1 ~[7:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 29 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Done ~reg 0 34 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]wire~S 0 44 (_array ~wire ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal X0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 51 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal dxAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dyAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Steep ~wire 0 60 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 64 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _AddrX ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _AddrY ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~S 0 78 (_array ~reg ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal _X ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Y ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dx ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dy ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Err ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _LastStep ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _NegativeYStep ~reg 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#35_0 (_architecture 0 0 35 (_process 
				(_target(9))
			)))
			(#ASSIGN#37_1 (_architecture 1 0 37 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(9))
			)))
			(#ASSIGN#44_2 (_architecture 2 0 44 (_process (_simple)
				(_target(10))
				(_sensitivity(3))
			)))
			(#ASSIGN#44_3 (_architecture 3 0 44 (_process (_simple)
				(_target(11))
				(_sensitivity(4))
			)))
			(#ASSIGN#44_4 (_architecture 4 0 44 (_process (_simple)
				(_target(12))
			)))
			(#ASSIGN#44_5 (_architecture 5 0 44 (_process (_simple)
				(_target(13))
			)))
			(#INITIAL#52_6 (_architecture 6 0 52 (_process 
				(_target(14))
			)))
			(#ASSIGN#54_7 (_architecture 7 0 54 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(8))
				(_sensitivity(14))
			)))
			(#ASSIGN#58_8 (_architecture 8 0 58 (_process (_alias ((dxAbs)(X1)(X0)(X1)(X0)(X0)(X1)))(_simple)
				(_target(15))
				(_sensitivity(12)(10))
			)))
			(#ASSIGN#58_9 (_architecture 9 0 58 (_process (_alias ((dyAbs)(Y1)(Y0)(Y1)(Y0)(Y0)(Y1)))(_simple)
				(_target(16))
				(_sensitivity(13)(11))
			)))
			(#ASSIGN#60_10 (_architecture 10 0 60 (_process (_alias ((Steep)(dyAbs)(dxAbs)))(_simple)
				(_target(17))
				(_sensitivity(16)(15))
			)))
			(#INITIAL#65_11 (_architecture 11 0 65 (_process 
				(_target(18)(19))
			)))
			(#ASSIGN#70_12 (_architecture 12 0 70 (_process (_simple)
				(_target(7))
				(_sensitivity(18)(19))
			)))
			(#INITIAL#80_13 (_architecture 13 0 80 (_process 
				(_target(20)(21)(22)(23)(25)(26))
			)))
			(#ALWAYS#90_14 (_architecture 14 0 90 (_process 
				(_target(14)(9)(22)(23)(24)(21)(20)(25)(18)(19)(26))
				(_read(0)(1)(12)(10)(16)(11)(13)(17)(15)(2)(20)(25)(21)(24)(23)(22)(26))
				(_need_init)
			)))
			(#INTERNAL#0_15 (_internal 15 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Line 17 -1)

)
I 000053 55 2649          1195192800318 SSHLEDMDCtrl
(_unit VERILOG 6.743.6.418 (SSHLEDMDCtrl 0 14 (SSHLEDMDCtrl 0 14 ))
	(_version v38)
	(_time 1195192799812 2007.11.15 21:59:59)
	(_source (\./../../source/sshledmdctrl.v\ VERILOG (\./../../source/sshledmdctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1195192799812)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 15 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iBCD ~[3:0]wire~ 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 16 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oMatrix ~[6:0]wire~ 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]reg~ 0 19 (_array ~reg ((_downto (i 6) (i 0))))))
		(_signal (_internal _oMatrix ~[6:0]reg~ 0 19 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#20_0 (_architecture 0 0 20 (_process 
				(_target(2))
			)))
			(#ASSIGN#22_1 (_architecture 1 0 22 (_process (_alias ((oMatrix)(_oMatrix)))(_simple)
				(_target(1))
				(_sensitivity(2))
			)))
			(#ALWAYS#26_2 (_architecture 2 0 26 (_process 
				(_target(2))
				(_read)
				(_sensitivity(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . SSHLEDMDCtrl 4 -1)

)
I 000055 55 18437         1195192800322 swankmania_HDL
(_unit VERILOG 6.743.6.418 (swankmania_HDL 0 12 (swankmania_HDL 0 12 ))
	(_version v38)
	(_time 1195192799812 2007.11.15 21:59:59)
	(_source (\./../../source/swankmania_hdl.v\ VERILOG (\./../../source/swankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 60))
	(_entity
		(_time 1195192799812)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate gSSHLEDMDCtrl 0 275 (_verilogfor  (_code  60) (_code  61) (_code  62))
	  (_object
	  	(_type (_internal ~vector~0 0 274 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal gCnt ~vector~0 0 274  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_59 (_internal 59 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation Digit 0 277 (_entity .  SSHLEDMDCtrl)
	  	(_port
	  		((iBCD) (SSHLEDMDCtrlD(_range  63)))
	  		((oMatrix) (SSHLEDMDCtrlQ(_range  64)))
	  	)
	  )
	)
	(_object
		(_port (_internal iClk27 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk50 ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 18 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal iSwitch ~[17:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 19 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iButton_ ~[3:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oLEDR ~[17:0]wire~ 0 22 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 23 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal oLEDG ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 26 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oHex7 ~[6:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex6 ~[6:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex5 ~[6:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex4 ~[6:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex3 ~[6:0]wire~ 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex2 ~[6:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex1 ~[6:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex0 ~[6:0]wire~ 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[23:0]wire~ 0 36 (_array ~wire ((_downto (i 23) (i 0))))))
		(_port (_internal ioGPIO0 ~[23:0]wire~ 0 36 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[25:0]wire~ 0 39 (_array ~wire ((_downto (i 25) (i 0))))))
		(_port (_internal ioGPIO1 ~[25:0]wire~ 0 39 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 43 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 43 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Clk16 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Clk100 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineWrEn ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineDone ~wire 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineAdr ~[15:0]wire~ 0 56 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipWrEn ~wire 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipDone ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipAdr ~[15:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_RGB ~[8:0]wire~ 0 62 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Vsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Hsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_SD ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_MCK ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Adr ~[15:0]wire~ 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComD ~[8:0]wire~ 0 70 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComColor ~[8:0]wire~ 0 71 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComCmd ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFrame ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFlip ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComDrawGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComPolyline ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComTriangle ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 86 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal ComX0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[31:0]wire~ 0 88 (_array ~wire ((_range  65)))))
		(_signal (_internal SSHLEDMDCtrlD ~[31:0]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[55:0]wire~ 0 89 (_array ~wire ((_range  66)))))
		(_signal (_internal SSHLEDMDCtrlQ ~[55:0]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~wire -1 141 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~wire -1 205 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 0 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal \3 \ ~[8:0]reg~ -1 0 (_internal (_uni (_constant \9'h0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~[15:0]wire~ -1 217 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~wire -1 220 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~wire -1 237 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~wire -1 256 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#141_0 (_internal 0 0 141 (_process (_alias ((\1 \)(ComPolyline)(LineDone)(ComFlip)(FlipDone)(ComPolyline)(ComFlip)))(_simple)
				(_target(54))
				(_sensitivity(44)(26)(42)(29))
			)))
			(#INTERNAL#205_1 (_internal 1 0 205 (_process (_alias ((\2 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(55))
				(_sensitivity(43)(42))
			)))
			(#INTERNAL#217_2 (_internal 2 0 217 (_process (_alias ((\5 \)(ComPolyline)(LineAdr)(FlipAdr)))(_simple)
				(_target(58))
				(_sensitivity(44)(27)(30))
			)))
			(#INTERNAL#220_3 (_internal 3 0 220 (_process (_alias ((\6 \)(ComPolyline)(LineWrEn)(ComFlip)(FlipWrEn)))(_simple)
				(_target(59))
				(_sensitivity(44)(25)(42)(28))
			)))
			(#INTERNAL#237_4 (_internal 4 0 237 (_process (_alias ((\7 \)(ComDrawGo)(ComPolyline)))(_simple)
				(_target(60))
				(_sensitivity(43)(44))
			)))
			(#INTERNAL#256_5 (_internal 5 0 256 (_process (_alias ((\8 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(61))
				(_sensitivity(43)(42))
			)))
			(#ASSIGN#102_6 (_architecture 6 0 102 (_process (_alias ((ComFrame)(ACX_Vsync)))(_simple)
				(_target(41))
				(_sensitivity(32))
			)))
			(#ASSIGN#127_7 (_architecture 7 0 127 (_process (_simple)
				(_target(14(0)))
			)))
			(#ASSIGN#127_8 (_architecture 8 0 127 (_process (_alias ((ComD(0))(ioGPIO0(1))))(_simple)
				(_target(37(0)))
				(_sensitivity(14(1)))
			)))
			(#ASSIGN#127_9 (_architecture 9 0 127 (_process (_simple)
				(_target(14(2)))
			)))
			(#ASSIGN#127_10 (_architecture 10 0 127 (_process (_alias ((ComD(1))(ioGPIO0(3))))(_simple)
				(_target(37(1)))
				(_sensitivity(14(3)))
			)))
			(#ASSIGN#127_11 (_architecture 11 0 127 (_process (_simple)
				(_target(14(4)))
			)))
			(#ASSIGN#127_12 (_architecture 12 0 127 (_process (_alias ((ComD(2))(ioGPIO0(5))))(_simple)
				(_target(37(2)))
				(_sensitivity(14(5)))
			)))
			(#ASSIGN#127_13 (_architecture 13 0 127 (_process (_simple)
				(_target(14(6)))
			)))
			(#ASSIGN#127_14 (_architecture 14 0 127 (_process (_alias ((ComD(3))(ioGPIO0(7))))(_simple)
				(_target(37(3)))
				(_sensitivity(14(7)))
			)))
			(#ASSIGN#127_15 (_architecture 15 0 127 (_process (_simple)
				(_target(14(8)))
			)))
			(#ASSIGN#127_16 (_architecture 16 0 127 (_process (_alias ((ComD(4))(ioGPIO0(9))))(_simple)
				(_target(37(4)))
				(_sensitivity(14(9)))
			)))
			(#ASSIGN#127_17 (_architecture 17 0 127 (_process (_simple)
				(_target(14(10)))
			)))
			(#ASSIGN#127_18 (_architecture 18 0 127 (_process (_alias ((ComD(5))(ioGPIO0(11))))(_simple)
				(_target(37(5)))
				(_sensitivity(14(11)))
			)))
			(#ASSIGN#127_19 (_architecture 19 0 127 (_process (_simple)
				(_target(14(12)))
			)))
			(#ASSIGN#127_20 (_architecture 20 0 127 (_process (_alias ((ComD(6))(ioGPIO0(13))))(_simple)
				(_target(37(6)))
				(_sensitivity(14(13)))
			)))
			(#ASSIGN#127_21 (_architecture 21 0 127 (_process (_simple)
				(_target(14(14)))
			)))
			(#ASSIGN#127_22 (_architecture 22 0 127 (_process (_alias ((ComD(7))(ioGPIO0(15))))(_simple)
				(_target(37(7)))
				(_sensitivity(14(15)))
			)))
			(#ASSIGN#127_23 (_architecture 23 0 127 (_process (_simple)
				(_target(14(16)))
			)))
			(#ASSIGN#127_24 (_architecture 24 0 127 (_process (_alias ((ComD(8))(ioGPIO0(17))))(_simple)
				(_target(37(8)))
				(_sensitivity(14(17)))
			)))
			(#ASSIGN#127_25 (_architecture 25 0 127 (_process (_simple)
				(_target(14(18)))
			)))
			(#ASSIGN#127_26 (_architecture 26 0 127 (_process (_alias ((ComGo)(ioGPIO0(19))))(_simple)
				(_target(39))
				(_sensitivity(14(19)))
			)))
			(#ASSIGN#127_27 (_architecture 27 0 127 (_process (_simple)
				(_target(14(20)))
			)))
			(#ASSIGN#127_28 (_architecture 28 0 127 (_process (_alias ((ComCmd)(ioGPIO0(21))))(_simple)
				(_target(40))
				(_sensitivity(14(21)))
			)))
			(#ASSIGN#127_29 (_architecture 29 0 127 (_process (_simple)
				(_target(14(22)))
			)))
			(#ASSIGN#127_30 (_architecture 30 0 127 (_process (_alias ((ioGPIO0(23))(ComFrame)))(_simple)
				(_target(14(23)))
				(_sensitivity(41))
			)))
			(#ASSIGN#186_31 (_architecture 31 0 186 (_process (_simple)
				(_target(15(0)))
			)))
			(#ASSIGN#186_32 (_architecture 32 0 186 (_process (_alias ((ioGPIO1(1))(ACX_RGB(8))))(_simple)
				(_target(15(1)))
				(_sensitivity(31(8)))
			)))
			(#ASSIGN#186_33 (_architecture 33 0 186 (_process (_simple)
				(_target(15(2)))
			)))
			(#ASSIGN#186_34 (_architecture 34 0 186 (_process (_alias ((ioGPIO1(3))(ACX_RGB(7))))(_simple)
				(_target(15(3)))
				(_sensitivity(31(7)))
			)))
			(#ASSIGN#186_35 (_architecture 35 0 186 (_process (_simple)
				(_target(15(4)))
			)))
			(#ASSIGN#186_36 (_architecture 36 0 186 (_process (_alias ((ioGPIO1(5))(ACX_RGB(6))))(_simple)
				(_target(15(5)))
				(_sensitivity(31(6)))
			)))
			(#ASSIGN#186_37 (_architecture 37 0 186 (_process (_simple)
				(_target(15(6)))
			)))
			(#ASSIGN#186_38 (_architecture 38 0 186 (_process (_alias ((ioGPIO1(7))(ACX_RGB(5))))(_simple)
				(_target(15(7)))
				(_sensitivity(31(5)))
			)))
			(#ASSIGN#186_39 (_architecture 39 0 186 (_process (_simple)
				(_target(15(8)))
			)))
			(#ASSIGN#186_40 (_architecture 40 0 186 (_process (_alias ((ioGPIO1(9))(ACX_RGB(4))))(_simple)
				(_target(15(9)))
				(_sensitivity(31(4)))
			)))
			(#ASSIGN#186_41 (_architecture 41 0 186 (_process (_simple)
				(_target(15(10)))
			)))
			(#ASSIGN#186_42 (_architecture 42 0 186 (_process (_alias ((ioGPIO1(11))(ACX_RGB(3))))(_simple)
				(_target(15(11)))
				(_sensitivity(31(3)))
			)))
			(#ASSIGN#186_43 (_architecture 43 0 186 (_process (_simple)
				(_target(15(12)))
			)))
			(#ASSIGN#186_44 (_architecture 44 0 186 (_process (_alias ((ioGPIO1(13))(ACX_RGB(2))))(_simple)
				(_target(15(13)))
				(_sensitivity(31(2)))
			)))
			(#ASSIGN#186_45 (_architecture 45 0 186 (_process (_simple)
				(_target(15(14)))
			)))
			(#ASSIGN#186_46 (_architecture 46 0 186 (_process (_alias ((ioGPIO1(15))(ACX_RGB(1))))(_simple)
				(_target(15(15)))
				(_sensitivity(31(1)))
			)))
			(#ASSIGN#186_47 (_architecture 47 0 186 (_process (_simple)
				(_target(15(16)))
			)))
			(#ASSIGN#186_48 (_architecture 48 0 186 (_process (_alias ((ioGPIO1(17))(ACX_RGB(0))))(_simple)
				(_target(15(17)))
				(_sensitivity(31(0)))
			)))
			(#ASSIGN#186_49 (_architecture 49 0 186 (_process (_simple)
				(_target(15(18)))
			)))
			(#ASSIGN#186_50 (_architecture 50 0 186 (_process (_alias ((ioGPIO1(19))(ACX_Hsync)))(_simple)
				(_target(15(19)))
				(_sensitivity(33))
			)))
			(#ASSIGN#186_51 (_architecture 51 0 186 (_process (_simple)
				(_target(15(20)))
			)))
			(#ASSIGN#186_52 (_architecture 52 0 186 (_process (_alias ((ioGPIO1(21))(ACX_Vsync)))(_simple)
				(_target(15(21)))
				(_sensitivity(32))
			)))
			(#ASSIGN#186_53 (_architecture 53 0 186 (_process (_simple)
				(_target(15(22)))
			)))
			(#ASSIGN#186_54 (_architecture 54 0 186 (_process (_alias ((ioGPIO1(23))(ACX_SD)))(_simple)
				(_target(15(23)))
				(_sensitivity(34))
			)))
			(#ASSIGN#186_55 (_architecture 55 0 186 (_process (_simple)
				(_target(15(24)))
			)))
			(#ASSIGN#186_56 (_architecture 56 0 186 (_process (_alias ((ioGPIO1(25))(ACX_MCK)))(_simple)
				(_target(15(25)))
				(_sensitivity(35))
			)))
			(#ASSIGN#272_57 (_architecture 57 0 272 (_process (_simple)
				(_target(6)(7)(8)(9)(10)(11)(12)(13))
				(_sensitivity(53))
			)))
			(#INTERNAL#0_58 (_internal 58 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation PLL_Sys0 0 93 (_entity .  PLL_Sys)
		(_port
			((inclk0) (iClk50))
			((c0) (Clk16))
			((c1) (Clk100))
		)
	)
	(_instantiation ComCtrl0 0 129 (_entity .  ComCtrl)
		(_port
			((iClk) (Clk100))
			((iD) (ComD))
			((iGo) (ComGo))
			((iCmd) (ComCmd))
			((oGo) (ComDrawGo))
			((iDone) (\1 \))
			((oColor) (ComColor))
			((oX0) (ComX0))
			((oY0) (ComY0))
			((oX1) (ComX1))
			((oY1) (ComY1))
			((oX2) (ComX2))
			((oY2) (ComY2))
			((oFlip) (ComFlip))
			((oPolyline) (ComPolyline))
			((oTriangle) (ComTriangle))
			((oDbgFull) (oLEDR(0)))
			((oDbgFullPersistent) (oLEDR(1)))
			((oDbgUsed) (SSHLEDMDCtrlD))
		)
	)
	(_instantiation ACX705AKM_Ctrl0 0 188 (_entity .  ACX705AKM_Ctrl)
		(_port
			((iClk100) (Clk100))
			((iClk16) (Clk16))
			((oVsync) (ACX_Vsync))
			((oHsync) (ACX_Hsync))
			((oSD) (ACX_SD))
			((oMCK) (ACX_MCK))
			((oAdr) (ACX_Adr))
		)
	)
	(_instantiation FrameCtrl0 0 201 (_entity .  FrameCtrl)
		(_port
			((iClk) (Clk100))
			((iFlipGo) (\2 \))
			((iFlip) (ComFlip))
			((iClk0) (ACX_MCK))
			((iAdr0) (ACX_Adr))
			((iD0) (\3 \))
			((oQ0) (ACX_RGB))
			((iWrEn0) (\4 \))
			((iClk1) (Clk100))
			((iAdr1) (\5 \))
			((iD1) (ComColor))
			((oQ1) (_open))
			((iWrEn1) (\6 \))
			((oSRAM_A) (oSRAM_A))
			((ioSRAM_IO) (ioSRAM_IO))
			((oSRAM_CE_) (oSRAM_CE_))
			((oSRAM_WE_) (oSRAM_WE_))
			((oSRAM_LB_) (oSRAM_LB_))
			((oSRAM_UB_) (oSRAM_UB_))
			((oSRAM_OE_) (oSRAM_OE_))
		)
	)
	(_instantiation Line0 0 233 (_entity .  Line)
		(_port
			((iClk) (Clk100))
			((iGo) (\7 \))
			((oDone) (LineDone))
			((iX0) (ComX0))
			((iY0) (ComY0))
			((iX1) (ComX1))
			((iY1) (ComY1))
			((oAdr) (LineAdr))
			((oWrEn) (LineWrEn))
		)
	)
	(_instantiation Flip0 0 252 (_entity .  Flip)
		(_port
			((iClk) (Clk100))
			((iGo) (\8 \))
			((oDone) (FlipDone))
			((oAdr) (FlipAdr))
			((oWrEn) (FlipWrEn))
		)
	)
	(_model . swankmania_HDL 67 -1)

)
I 000048 55 10448         1195192800326 PLL_Sys
(_unit VERILOG 6.743.6.418 (PLL_Sys 0 39 (PLL_Sys 0 39 ))
	(_version v38)
	(_time 1195192799812 2007.11.15 21:59:59)
	(_source (\./../../lib/pll_sys.v\ VERILOG (\./../../lib/pll_sys.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195192799812)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal inclk0 ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c0 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal c1 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 48 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal sub_wire0 ~[5:0]wire~ 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 49 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire5 ~[0:0]wire~ 0 49 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 50 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire2 ~[1:1]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~[0:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 55 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal sub_wire4 ~[1:0]wire~ 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 0 (_array ~reg ((_downto (i 5) (i 0))))))
		(_signal (_internal \2 \ ~[5:0]reg~ -1 0 (_internal (_uni (_constant \6'h3f\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 0 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal \5 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \17 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#49_0 (_architecture 0 0 49 (_process (_simple)
				(_target(4))
			)))
			(#ASSIGN#50_1 (_architecture 1 0 50 (_process (_alias ((sub_wire2)(sub_wire0(t_1_1))))(_simple)
				(_target(5))
				(_sensitivity(3(d_1_1)))
			)))
			(#ASSIGN#51_2 (_architecture 2 0 51 (_process (_alias ((sub_wire1)(sub_wire0(t_0_0))))(_simple)
				(_target(6))
				(_sensitivity(3(d_0_0)))
			)))
			(#ASSIGN#52_3 (_architecture 3 0 52 (_process (_alias ((c0)(sub_wire1)))(_simple)
				(_target(1))
				(_sensitivity(6))
			)))
			(#ASSIGN#53_4 (_architecture 4 0 53 (_process (_alias ((c1)(sub_wire2)))(_simple)
				(_target(2))
				(_sensitivity(5))
			)))
			(#ASSIGN#54_5 (_architecture 5 0 54 (_process (_alias ((sub_wire3)(inclk0)))(_simple)
				(_target(7))
				(_sensitivity(0))
			)))
			(#ASSIGN#55_6 (_architecture 6 0 55 (_process (_alias ((sub_wire4)(sub_wire5)(sub_wire3)))(_simple)
				(_target(8))
				(_sensitivity(4)(7))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altpll_component.clk0_divide_by (_constant \25\))
		(_toward 0 altpll_component.clk0_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk0_multiply_by (_constant \8\))
		(_toward 0 altpll_component.clk0_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.clk1_divide_by (_constant \1\))
		(_toward 0 altpll_component.clk1_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk1_multiply_by (_constant \2\))
		(_toward 0 altpll_component.clk1_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.compensate_clock (_string \V"CLK0"\))
		(_toward 0 altpll_component.inclk0_input_frequency (_constant \20000\))
		(_toward 0 altpll_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altpll_component.lpm_hint (_string \V"CBX_MODULE_PREFIX=PLL_Sys"\))
		(_toward 0 altpll_component.lpm_type (_string \V"altpll"\))
		(_toward 0 altpll_component.operation_mode (_string \V"NORMAL"\))
		(_toward 0 altpll_component.port_activeclock (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_areset (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkloss (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkswitch (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_configupdate (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_fbin (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_inclk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_inclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_locked (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pfdena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasecounterselect (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasedone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasestep (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phaseupdown (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pllena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanaclr (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclk (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclkena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandata (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandataout (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanread (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanwrite (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk1 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk3 (_string \V"PORT_UNUSED"\))
	)
	(_scope
	)
	(_instantiation altpll_component 0 57 (_entity ovi_lpm  altpll)
		(_port
			((inclk) (sub_wire4))
			((clk) (sub_wire0))
			((activeclock) (_open))
			((areset) (\1 \))
			((clkbad) (_open))
			((clkena) (\2 \))
			((clkloss) (_open))
			((clkswitch) (\3 \))
			((configupdate) (\4 \))
			((enable0) (_open))
			((enable1) (_open))
			((extclk) (_open))
			((extclkena) (\5 \))
			((fbin) (\6 \))
			((fbout) (_open))
			((locked) (_open))
			((pfdena) (\7 \))
			((phasecounterselect) (\8 \))
			((phasedone) (_open))
			((phasestep) (\9 \))
			((phaseupdown) (\10 \))
			((pllena) (\11 \))
			((scanaclr) (\12 \))
			((scanclk) (\13 \))
			((scanclkena) (\14 \))
			((scandata) (\15 \))
			((scandataout) (_open))
			((scandone) (_open))
			((scanread) (\16 \))
			((scanwrite) (\17 \))
			((sclkout0) (_open))
			((sclkout1) (_open))
			((vcooverrange) (_open))
			((vcounderrange) (_open))
		)
	)
	(_model . PLL_Sys 8 -1)

)
I 000045 55 3483          1195192800330 Flip
(_unit VERILOG 6.743.6.418 (Flip 0 12 (Flip 0 12 ))
	(_version v38)
	(_time 1195192799812 2007.11.15 21:59:59)
	(_source (\./../../source/flip.v\ VERILOG (\./../../source/flip.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195192799812)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]reg~ 0 22 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal _Adr ~[15:0]reg~ 0 22 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Done ~reg 0 24 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 26 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#23_0 (_architecture 0 0 23 (_process 
				(_target(5))
			)))
			(#INITIAL#25_1 (_architecture 1 0 25 (_process 
				(_target(6))
			)))
			(#INITIAL#27_2 (_architecture 2 0 27 (_process 
				(_target(7))
			)))
			(#ASSIGN#29_3 (_architecture 3 0 29 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(6))
			)))
			(#ASSIGN#30_4 (_architecture 4 0 30 (_process (_alias ((oAdr)(_Adr)))(_simple)
				(_target(3))
				(_sensitivity(5))
			)))
			(#ASSIGN#31_5 (_architecture 5 0 31 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#33_6 (_architecture 6 0 33 (_process 
				(_target(6)(7)(5))
				(_read(0)(1)(5))
				(_need_init)
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Flip 9 -1)

)
I 000046 55 2572          1195192800334 tbClk
(_unit VERILOG 6.743.6.418 (tbClk 0 13 (tbClk 0 13 ))
	(_version v38)
	(_time 1195192799812 2007.11.15 21:59:59)
	(_source (\./../../source/tbclk.v\ VERILOG (\./../../source/tbclk.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1195192799812)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Timescale_kHz ~vector~0 0 15 \1000000000\ (_entity -1 (_code  3))))
		(_type (_internal ~vector~1 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Frequency_kHz ~vector~1 0 17 \0\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Ticks ~vector~2 0 27 \$unsigned(Timescale_kHz/2*Frequency_kHz)\ (_entity -1 (_code  5)))(_constant))
		(_port (_internal _oClk ~reg 0 19 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#22_0 (_architecture 0 0 22 (_process 
				(_target(0))
			)))
			(#ALWAYS#29_1 (_architecture 1 0 29 (_process 
				(_target(0))
				(_read(0))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . tbClk 6 -1)

)
I 000057 55 2946          1195192800338 tbswankmania_HDL
(_unit VERILOG 6.743.6.418 (tbswankmania_HDL 0 11 (tbswankmania_HDL 0 11 ))
	(_version v38)
	(_time 1195192799812 2007.11.15 21:59:59)
	(_source (\./../../source/tbswankmania_hdl.v\ VERILOG (\./../../source/tbswankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195192799812)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_signal (_internal iClk27 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal iClk50 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#75_0 (_architecture 0 0 75 (_process 
				(_monitor)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbClk0 0 17 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \50000\))
		)
		(_port
			((_oClk) (iClk50))
		)
	)
	(_instantiation tbClk1 0 26 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \27000\))
		)
		(_port
			((_oClk) (iClk27))
		)
	)
	(_instantiation swankmania_HDL0 0 35 (_entity .  swankmania_HDL)
		(_port
			((iClk27) (iClk27))
			((iClk50) (iClk50))
			((iSwitch) (_open))
			((iButton_) (_open))
			((oLEDR) (_open))
			((oLEDG) (_open))
			((oHex7) (_open))
			((oHex6) (_open))
			((oHex5) (_open))
			((oHex4) (_open))
			((oHex3) (_open))
			((oHex2) (_open))
			((oHex1) (_open))
			((oHex0) (_open))
			((ioGPIO0) (_open))
			((ioGPIO1) (_open))
			((oSRAM_A) (_open))
			((ioSRAM_IO) (_open))
			((oSRAM_CE_) (_open))
			((oSRAM_WE_) (_open))
			((oSRAM_LB_) (_open))
			((oSRAM_UB_) (_open))
			((oSRAM_OE_) (_open))
		)
	)
	(_model . tbswankmania_HDL 2 -1)

)
I 000046 55 1729          1195192941688 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1195192941218 2007.11.15 22:02:21)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1195192941218)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbswankmania_HDL 0 0 (_entity .  tbswankmania_HDL)
	)
	(_model . $root 1 -1)

)
I 000055 55 7114          1195192941692 ACX705AKM_Ctrl
(_unit VERILOG 6.743.6.418 (ACX705AKM_Ctrl 0 12 (ACX705AKM_Ctrl 0 12 ))
	(_version v38)
	(_time 1195192941218 2007.11.15 22:02:21)
	(_source (\./../../source/acx705akm_ctrl.v\ VERILOG (\./../../source/acx705akm_ctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 18))
	(_entity
		(_time 1195192941218)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 26 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal MCK_Hz ~vector~0 0 26 \4000000\ (_entity -1 (_code  18)))(_constant))
		(_type (_internal ~vector~1 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Hsync_Frame ~vector~1 0 27 \200\ (_entity -1 (_code  19)))(_constant))
		(_type (_internal ~vector~2 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Vsync_Hz ~vector~2 0 28 \74\ (_entity -1 (_code  20)))(_constant))
		(_type (_internal ~vector~3 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Dots_Frame ~vector~3 0 29 \272\ (_entity -1 (_code  21)))(_constant))
		(_type (_internal ~vector~4 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~4 0 30 \240\ (_entity -1 (_code  22)))(_constant))
		(_type (_internal ~vector~5 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Lines_Frame ~vector~5 0 31 \160\ (_entity -1 (_code  23)))(_constant))
		(_type (_internal ~vector~6 0 32 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Frame ~vector~6 0 32 \Pixels_Line*Lines_Frame\ (_entity -1 (_code  24)))(_constant))
		(_port (_internal iClk100 ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iClk16 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal oVsync ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHsync ~wire 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSD ~wire 0 17 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oMCK ~wire 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 19 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _MCK8 ~reg 0 37 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal _MCK ~reg 0 37 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _MCK100a ~reg 0 60 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _MCK100b ~reg 0 60 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _MCK100 ~reg 0 60 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCK100 ~wire 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 78 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _DotCnt ~[8:0]reg~ 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 79 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _HsyncCnt ~[7:0]reg~ 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _DotCnt100 ~[8:0]reg~ 0 86 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _HsyncCnt100 ~[7:0]reg~ 0 87 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Hsync ~reg 0 145 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Vsync ~reg 0 145 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#23_0 (_architecture 0 0 23 (_process (_simple)
				(_target(4))
			)))
			(#INITIAL#38_1 (_architecture 1 0 38 (_process 
				(_target(7)(8))
			)))
			(#ASSIGN#43_2 (_architecture 2 0 43 (_process (_alias ((oMCK)(_MCK)))(_simple)
				(_target(5))
				(_sensitivity(8))
			)))
			(#ALWAYS#46_3 (_architecture 3 0 46 (_process 
				(_target(7))
				(_read(1)(7))
				(_need_init)
			)))
			(#ALWAYS#52_4 (_architecture 4 0 52 (_process 
				(_target(8))
				(_read(7)(8))
				(_need_init)
			)))
			(#INITIAL#61_5 (_architecture 5 0 61 (_process 
				(_target(9)(10)(11))
			)))
			(#INITIAL#80_6 (_architecture 6 0 80 (_process 
				(_target(13)(14))
			)))
			(#INITIAL#88_7 (_architecture 7 0 88 (_process 
				(_target(15)(16))
			)))
			(#ASSIGN#93_8 (_architecture 8 0 93 (_process (_simple)
				(_target(6))
				(_sensitivity(15)(16))
			)))
			(#ALWAYS#96_9 (_architecture 9 0 96 (_process 
				(_target(13))
				(_read(5)(13))
				(_need_init)
			)))
			(#ALWAYS#104_10 (_architecture 10 0 104 (_process 
				(_target(9)(10)(11)(15))
				(_read(0)(8)(9)(10)(12)(15))
				(_need_init)
			)))
			(#ALWAYS#120_11 (_architecture 11 0 120 (_process 
				(_target(14))
				(_read(5)(13)(14))
				(_need_init)
			)))
			(#ALWAYS#131_12 (_architecture 12 0 131 (_process 
				(_target(16))
				(_read(0)(15)(16))
				(_need_init)
			)))
			(#INITIAL#146_13 (_architecture 13 0 146 (_process 
				(_target(17)(18))
			)))
			(#ALWAYS#151_14 (_architecture 14 0 151 (_process 
				(_target(17)(18))
				(_read(5)(13)(14))
				(_need_init)
			)))
			(#ASSIGN#159_15 (_architecture 15 0 159 (_process (_alias ((oHsync)(_Hsync)))(_simple)
				(_target(3))
				(_sensitivity(17))
			)))
			(#ASSIGN#159_16 (_architecture 16 0 159 (_process (_alias ((oVsync)(_Vsync)))(_simple)
				(_target(2))
				(_sensitivity(18))
			)))
			(#INTERNAL#0_17 (_internal 17 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 69 (_entity .  Debounce)
		(_port
			((iClk) (iClk100))
			((iD) (_MCK100))
			((oQ) (MCK100))
		)
	)
	(_model . ACX705AKM_Ctrl 31 -1)

)
I 000049 55 2647          1195192941696 Debounce
(_unit VERILOG 6.743.6.418 (Debounce 0 12 (Debounce 0 12 ))
	(_version v38)
	(_time 1195192941218 2007.11.15 22:02:21)
	(_source (\./../../source/debounce.v\ VERILOG (\./../../source/debounce.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195192941218)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iD ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oQ ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Q ~reg 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Bounce ~reg 0 21 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#19_0 (_architecture 0 0 19 (_process 
				(_target(3))
			)))
			(#INITIAL#22_1 (_architecture 1 0 22 (_process 
				(_target(4))
			)))
			(#ASSIGN#24_2 (_architecture 2 0 24 (_process (_alias ((oQ)(_Q)))(_simple)
				(_target(2))
				(_sensitivity(3))
			)))
			(#ALWAYS#27_3 (_architecture 3 0 27 (_process 
				(_target(4)(3))
				(_read(0)(1)(4))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Debounce 5 -1)

)
I 000048 55 9368          1195192941703 ComCtrl
(_unit VERILOG 6.743.6.418 (ComCtrl 0 12 (ComCtrl 0 12 ))
	(_version v38)
	(_time 1195192941218 2007.11.15 22:02:21)
	(_source (\./../../source/comctrl.v\ VERILOG (\./../../source/comctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 22))
	(_entity
		(_time 1195192941218)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[8:0]wire~ 0 16 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD ~[8:0]wire~ 0 16 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iGo ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iCmd ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oGo ~wire 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iDone ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oColor ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 24 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal oX0 ~[7:0]wire~ 0 24 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY0 ~[7:0]wire~ 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX1 ~[7:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY1 ~[7:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX2 ~[7:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY2 ~[7:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oFlip ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oPolyline ~wire 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oTriangle ~wire 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDbgFull ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oDbgFullPersistent ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 37 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal oDbgUsed ~[9:0]wire~ 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _FullPersistent ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 44 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _Color ~[8:0]reg~ 0 44 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _SetColor ~reg 0 45 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DebounceGo ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Empty ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _FIFO_Pop ~reg 0 55 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FIFO_Q ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Cmd ~wire 0 59 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FIFO_Used ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderFlip ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderPolyline ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[47:0]reg~ 0 66 (_array ~reg ((_range  22)))))
		(_signal (_internal _VertexBuf ~[47:0]reg~ 0 66 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 70 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _Cnt ~[7:0]reg~ 0 70 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Flip ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Go ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Polyline ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Y ~reg 0 159 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_virtual \1 \ 0 108 (_uni ((3)(1)))))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#INITIAL#46_1 (_architecture 1 0 46 (_process 
				(_target(20)(21))
			)))
			(#INITIAL#56_2 (_architecture 2 0 56 (_process 
				(_target(24))
			)))
			(#INITIAL#67_3 (_architecture 3 0 67 (_process 
				(_target(30))
			)))
			(#INITIAL#75_4 (_architecture 4 0 75 (_process 
				(_target(31)(32)(33)(34))
			)))
			(#ASSIGN#84_5 (_architecture 5 0 84 (_process (_alias ((oDbgFullPersistent)(_FullPersistent)))(_simple)
				(_target(17))
				(_sensitivity(19))
			)))
			(#ALWAYS#85_6 (_architecture 6 0 85 (_process 
				(_target(19))
				(_read(0)(16))
				(_need_init)
			)))
			(#ASSIGN#90_7 (_architecture 7 0 90 (_process (_alias ((oColor)(_Color)))(_simple)
				(_target(6))
				(_sensitivity(20))
			)))
			(#ASSIGN#102_8 (_architecture 8 0 102 (_process (_alias ((FIFO_Cmd)(FIFO_Q(9))))(_simple)
				(_target(26))
				(_sensitivity(25(9)))
			)))
			(#ASSIGN#103_9 (_architecture 9 0 103 (_process (_alias ((oDbgUsed)(FIFO_Used)))(_simple)
				(_target(18))
				(_sensitivity(27))
			)))
			(#ASSIGN#152_10 (_architecture 10 0 152 (_process (_alias ((oX0)(_VertexBuf(d_47_40))))(_simple)
				(_target(7))
				(_sensitivity(30(d_47_40)))
			)))
			(#ASSIGN#152_11 (_architecture 11 0 152 (_process (_alias ((oY0)(_VertexBuf(d_39_32))))(_simple)
				(_target(8))
				(_sensitivity(30(d_39_32)))
			)))
			(#ASSIGN#152_12 (_architecture 12 0 152 (_process (_alias ((oX1)(_VertexBuf(d_31_24))))(_simple)
				(_target(9))
				(_sensitivity(30(d_31_24)))
			)))
			(#ASSIGN#152_13 (_architecture 13 0 152 (_process (_alias ((oY1)(_VertexBuf(d_23_16))))(_simple)
				(_target(10))
				(_sensitivity(30(d_23_16)))
			)))
			(#ASSIGN#152_14 (_architecture 14 0 152 (_process (_alias ((oX2)(_VertexBuf(d_15_8))))(_simple)
				(_target(11))
				(_sensitivity(30(d_15_8)))
			)))
			(#ASSIGN#152_15 (_architecture 15 0 152 (_process (_alias ((oY2)(_VertexBuf(d_7_0))))(_simple)
				(_target(12))
				(_sensitivity(30(d_7_0)))
			)))
			(#ASSIGN#157_16 (_architecture 16 0 157 (_process (_alias ((oFlip)(_Flip)))(_simple)
				(_target(13))
				(_sensitivity(32))
			)))
			(#ASSIGN#157_17 (_architecture 17 0 157 (_process (_alias ((oGo)(_Go)))(_simple)
				(_target(4))
				(_sensitivity(33))
			)))
			(#ASSIGN#157_18 (_architecture 18 0 157 (_process (_alias ((oPolyline)(_Polyline)))(_simple)
				(_target(14))
				(_sensitivity(34))
			)))
			(#INITIAL#160_19 (_architecture 19 0 160 (_process 
				(_target(35))
			)))
			(#ALWAYS#162_20 (_architecture 20 0 162 (_process 
				(_target(24)(33)(35)(32)(31)(34)(20)(21)(30))
				(_read(0)(23)(5)(33)(24)(25(9))(28)(29)(21)(25(d_8_0))(34)(25(d_7_0))(30(d_47_8))(35)(31))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 93 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (iGo))
			((oQ) (DebounceGo))
		)
	)
	(_instantiation ComFIFO0 0 104 (_entity .  ComFIFO)
		(_port
			((clock) (iClk))
			((data) (\1 \))
			((rdreq) (_FIFO_Pop))
			((wrreq) (DebounceGo))
			((q) (FIFO_Q))
			((usedw) (FIFO_Used))
			((empty) (FIFO_Empty))
			((full) (oDbgFull))
		)
	)
	(_instantiation CmdDecoder0 0 124 (_entity .  CmdDecoder)
		(_port
			((data) (FIFO_Q(d_3_0)))
			((eq00) (DecoderFlip))
			((eq01) (DecoderPolyline))
			((eq02) (_open))
			((eq03) (_open))
			((eq04) (_open))
			((eq05) (_open))
			((eq06) (_open))
			((eq07) (_open))
			((eq08) (_open))
			((eq09) (_open))
			((eq0a) (_open))
			((eq0b) (_open))
			((eq0c) (_open))
			((eq0d) (_open))
			((eq0e) (_open))
			((eq0f) (_open))
		)
	)
	(_model . ComCtrl 23 -1)

)
I 000048 55 4542          1195192941707 ComFIFO
(_unit VERILOG 6.743.6.418 (ComFIFO 0 39 (ComFIFO 0 39 ))
	(_version v38)
	(_time 1195192941218 2007.11.15 22:02:21)
	(_source (\./../../lib/comfifo.v\ VERILOG (\./../../lib/comfifo.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195192941218)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal clock ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 41 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal data ~[9:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal rdreq ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wrreq ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal empty ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal full ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~[9:0]wire~ 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal usedw ~[9:0]wire~ 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire2 ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 61 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#62_0 (_architecture 0 0 62 (_process (_alias ((usedw)(sub_wire0)))(_simple)
				(_target(7))
				(_sensitivity(8))
			)))
			(#ASSIGN#63_1 (_architecture 1 0 63 (_process (_alias ((empty)(sub_wire1)))(_simple)
				(_target(4))
				(_sensitivity(9))
			)))
			(#ASSIGN#64_2 (_architecture 2 0 64 (_process (_alias ((q)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(10))
			)))
			(#ASSIGN#65_3 (_architecture 3 0 65 (_process (_alias ((full)(sub_wire3)))(_simple)
				(_target(5))
				(_sensitivity(11))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 scfifo_component.add_ram_output_register (_string \V"ON"\))
		(_toward 0 scfifo_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 scfifo_component.lpm_numwords (_constant \1024\))
		(_toward 0 scfifo_component.lpm_showahead (_string \V"ON"\))
		(_toward 0 scfifo_component.lpm_type (_string \V"scfifo"\))
		(_toward 0 scfifo_component.lpm_width (_constant \10\))
		(_toward 0 scfifo_component.lpm_widthu (_constant \10\))
		(_toward 0 scfifo_component.overflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.underflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.use_eab (_string \V"ON"\))
	)
	(_scope
	)
	(_instantiation scfifo_component 0 67 (_entity ovi_lpm  scfifo)
		(_port
			((rdreq) (rdreq))
			((clock) (clock))
			((wrreq) (wrreq))
			((data) (data))
			((usedw) (sub_wire0))
			((empty) (sub_wire1))
			((q) (sub_wire2))
			((full) (sub_wire3))
			((aclr) (_open))
			((almost_empty) (_open))
			((almost_full) (_open))
			((sclr) (_open))
		)
	)
	(_model . ComFIFO 5 -1)

)
I 000051 55 11634         1195192941711 CmdDecoder
(_unit VERILOG 6.743.6.418 (CmdDecoder 0 39 (CmdDecoder 0 39 ))
	(_version v38)
	(_time 1195192941218 2007.11.15 22:02:21)
	(_source (\./../../lib/cmddecoder.v\ VERILOG (\./../../lib/cmddecoder.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 33))
	(_entity
		(_time 1195192941218)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 40 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal data ~[3:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal eq00 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq01 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq02 ~wire 0 43 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq03 ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq04 ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq05 ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq06 ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq07 ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq08 ~wire 0 49 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq09 ~wire 0 50 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0a ~wire 0 51 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0b ~wire 0 52 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0c ~wire 0 53 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0d ~wire 0 54 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0e ~wire 0 55 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0f ~wire 0 56 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 76 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal sub_wire0 ~[15:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[4:4]wire~ 0 77 (_array ~wire ((_to (i 4) (i 4))))))
		(_signal (_internal sub_wire16 ~[4:4]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[14:14]wire~ 0 78 (_array ~wire ((_to (i 14) (i 14))))))
		(_signal (_internal sub_wire15 ~[14:14]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:3]wire~ 0 79 (_array ~wire ((_to (i 3) (i 3))))))
		(_signal (_internal sub_wire14 ~[3:3]wire~ 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[13:13]wire~ 0 80 (_array ~wire ((_to (i 13) (i 13))))))
		(_signal (_internal sub_wire13 ~[13:13]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:2]wire~ 0 81 (_array ~wire ((_to (i 2) (i 2))))))
		(_signal (_internal sub_wire12 ~[2:2]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[12:12]wire~ 0 82 (_array ~wire ((_to (i 12) (i 12))))))
		(_signal (_internal sub_wire11 ~[12:12]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 83 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire10 ~[1:1]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:11]wire~ 0 84 (_array ~wire ((_to (i 11) (i 11))))))
		(_signal (_internal sub_wire9 ~[11:11]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 85 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire8 ~[0:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[10:10]wire~ 0 86 (_array ~wire ((_to (i 10) (i 10))))))
		(_signal (_internal sub_wire7 ~[10:10]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:9]wire~ 0 87 (_array ~wire ((_to (i 9) (i 9))))))
		(_signal (_internal sub_wire6 ~[9:9]wire~ 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:8]wire~ 0 88 (_array ~wire ((_to (i 8) (i 8))))))
		(_signal (_internal sub_wire5 ~[8:8]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:7]wire~ 0 89 (_array ~wire ((_to (i 7) (i 7))))))
		(_signal (_internal sub_wire4 ~[7:7]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:6]wire~ 0 90 (_array ~wire ((_to (i 6) (i 6))))))
		(_signal (_internal sub_wire3 ~[6:6]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:5]wire~ 0 91 (_array ~wire ((_to (i 5) (i 5))))))
		(_signal (_internal sub_wire2 ~[5:5]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[15:15]wire~ 0 92 (_array ~wire ((_to (i 15) (i 15))))))
		(_signal (_internal sub_wire1 ~[15:15]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#77_0 (_architecture 0 0 77 (_process (_alias ((sub_wire16)(sub_wire0(t_4_4))))(_simple)
				(_target(18))
				(_sensitivity(17(d_4_4)))
			)))
			(#ASSIGN#78_1 (_architecture 1 0 78 (_process (_alias ((sub_wire15)(sub_wire0(t_14_14))))(_simple)
				(_target(19))
				(_sensitivity(17(d_14_14)))
			)))
			(#ASSIGN#79_2 (_architecture 2 0 79 (_process (_alias ((sub_wire14)(sub_wire0(t_3_3))))(_simple)
				(_target(20))
				(_sensitivity(17(d_3_3)))
			)))
			(#ASSIGN#80_3 (_architecture 3 0 80 (_process (_alias ((sub_wire13)(sub_wire0(t_13_13))))(_simple)
				(_target(21))
				(_sensitivity(17(d_13_13)))
			)))
			(#ASSIGN#81_4 (_architecture 4 0 81 (_process (_alias ((sub_wire12)(sub_wire0(t_2_2))))(_simple)
				(_target(22))
				(_sensitivity(17(d_2_2)))
			)))
			(#ASSIGN#82_5 (_architecture 5 0 82 (_process (_alias ((sub_wire11)(sub_wire0(t_12_12))))(_simple)
				(_target(23))
				(_sensitivity(17(d_12_12)))
			)))
			(#ASSIGN#83_6 (_architecture 6 0 83 (_process (_alias ((sub_wire10)(sub_wire0(t_1_1))))(_simple)
				(_target(24))
				(_sensitivity(17(d_1_1)))
			)))
			(#ASSIGN#84_7 (_architecture 7 0 84 (_process (_alias ((sub_wire9)(sub_wire0(t_11_11))))(_simple)
				(_target(25))
				(_sensitivity(17(d_11_11)))
			)))
			(#ASSIGN#85_8 (_architecture 8 0 85 (_process (_alias ((sub_wire8)(sub_wire0(t_0_0))))(_simple)
				(_target(26))
				(_sensitivity(17(d_0_0)))
			)))
			(#ASSIGN#86_9 (_architecture 9 0 86 (_process (_alias ((sub_wire7)(sub_wire0(t_10_10))))(_simple)
				(_target(27))
				(_sensitivity(17(d_10_10)))
			)))
			(#ASSIGN#87_10 (_architecture 10 0 87 (_process (_alias ((sub_wire6)(sub_wire0(t_9_9))))(_simple)
				(_target(28))
				(_sensitivity(17(d_9_9)))
			)))
			(#ASSIGN#88_11 (_architecture 11 0 88 (_process (_alias ((sub_wire5)(sub_wire0(t_8_8))))(_simple)
				(_target(29))
				(_sensitivity(17(d_8_8)))
			)))
			(#ASSIGN#89_12 (_architecture 12 0 89 (_process (_alias ((sub_wire4)(sub_wire0(t_7_7))))(_simple)
				(_target(30))
				(_sensitivity(17(d_7_7)))
			)))
			(#ASSIGN#90_13 (_architecture 13 0 90 (_process (_alias ((sub_wire3)(sub_wire0(t_6_6))))(_simple)
				(_target(31))
				(_sensitivity(17(d_6_6)))
			)))
			(#ASSIGN#91_14 (_architecture 14 0 91 (_process (_alias ((sub_wire2)(sub_wire0(t_5_5))))(_simple)
				(_target(32))
				(_sensitivity(17(d_5_5)))
			)))
			(#ASSIGN#92_15 (_architecture 15 0 92 (_process (_alias ((sub_wire1)(sub_wire0(t_15_15))))(_simple)
				(_target(33))
				(_sensitivity(17(d_15_15)))
			)))
			(#ASSIGN#93_16 (_architecture 16 0 93 (_process (_alias ((eq0f)(sub_wire1)))(_simple)
				(_target(16))
				(_sensitivity(33))
			)))
			(#ASSIGN#94_17 (_architecture 17 0 94 (_process (_alias ((eq05)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(32))
			)))
			(#ASSIGN#95_18 (_architecture 18 0 95 (_process (_alias ((eq06)(sub_wire3)))(_simple)
				(_target(7))
				(_sensitivity(31))
			)))
			(#ASSIGN#96_19 (_architecture 19 0 96 (_process (_alias ((eq07)(sub_wire4)))(_simple)
				(_target(8))
				(_sensitivity(30))
			)))
			(#ASSIGN#97_20 (_architecture 20 0 97 (_process (_alias ((eq08)(sub_wire5)))(_simple)
				(_target(9))
				(_sensitivity(29))
			)))
			(#ASSIGN#98_21 (_architecture 21 0 98 (_process (_alias ((eq09)(sub_wire6)))(_simple)
				(_target(10))
				(_sensitivity(28))
			)))
			(#ASSIGN#99_22 (_architecture 22 0 99 (_process (_alias ((eq0a)(sub_wire7)))(_simple)
				(_target(11))
				(_sensitivity(27))
			)))
			(#ASSIGN#100_23 (_architecture 23 0 100 (_process (_alias ((eq00)(sub_wire8)))(_simple)
				(_target(1))
				(_sensitivity(26))
			)))
			(#ASSIGN#101_24 (_architecture 24 0 101 (_process (_alias ((eq0b)(sub_wire9)))(_simple)
				(_target(12))
				(_sensitivity(25))
			)))
			(#ASSIGN#102_25 (_architecture 25 0 102 (_process (_alias ((eq01)(sub_wire10)))(_simple)
				(_target(2))
				(_sensitivity(24))
			)))
			(#ASSIGN#103_26 (_architecture 26 0 103 (_process (_alias ((eq0c)(sub_wire11)))(_simple)
				(_target(13))
				(_sensitivity(23))
			)))
			(#ASSIGN#104_27 (_architecture 27 0 104 (_process (_alias ((eq02)(sub_wire12)))(_simple)
				(_target(3))
				(_sensitivity(22))
			)))
			(#ASSIGN#105_28 (_architecture 28 0 105 (_process (_alias ((eq0d)(sub_wire13)))(_simple)
				(_target(14))
				(_sensitivity(21))
			)))
			(#ASSIGN#106_29 (_architecture 29 0 106 (_process (_alias ((eq03)(sub_wire14)))(_simple)
				(_target(4))
				(_sensitivity(20))
			)))
			(#ASSIGN#107_30 (_architecture 30 0 107 (_process (_alias ((eq0e)(sub_wire15)))(_simple)
				(_target(15))
				(_sensitivity(19))
			)))
			(#ASSIGN#108_31 (_architecture 31 0 108 (_process (_alias ((eq04)(sub_wire16)))(_simple)
				(_target(5))
				(_sensitivity(18))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 lpm_decode_component.lpm_decodes (_constant \16\))
		(_toward 0 lpm_decode_component.lpm_type (_string \V"LPM_DECODE"\))
		(_toward 0 lpm_decode_component.lpm_width (_constant \4\))
	)
	(_scope
	)
	(_instantiation lpm_decode_component 0 110 (_entity ovi_lpm  lpm_decode)
		(_port
			((data) (data))
			((eq) (sub_wire0))
			((aclr) (_open))
			((clken) (_open))
			((clock) (_open))
			((enable) (_open))
		)
	)
	(_model . CmdDecoder 33 -1)

)
I 000050 55 6483          1195192941715 FrameCtrl
(_unit VERILOG 6.743.6.418 (FrameCtrl 0 12 (FrameCtrl 0 12 ))
	(_version v38)
	(_time 1195192941218 2007.11.15 22:02:21)
	(_source (\./../../source/framectrl.v\ VERILOG (\./../../source/framectrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 15))
	(_entity
		(_time 1195192941218)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iFlipGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iFlip ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk0 ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 19 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal iAdr0 ~[15:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 20 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD0 ~[8:0]wire~ 0 20 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ0 ~[8:0]wire~ 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn0 ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iClk1 ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iAdr1 ~[15:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iD1 ~[8:0]wire~ 0 27 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ1 ~[8:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn1 ~wire 0 29 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 32 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 33 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 34 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 38 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Face0 ~reg 0 41 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FrameA_Adr ~[15:0]wire~ 0 45 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Clk ~wire 0 48 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FrameA_WrEn ~wire 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_D ~[8:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Q ~[8:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#42_0 (_architecture 0 0 42 (_process 
				(_target(20))
			)))
			(#ALWAYS#54_1 (_architecture 1 0 54 (_process 
				(_target(20))
				(_read(0)(2)(1)(20))
				(_need_init)
			)))
			(#ASSIGN#76_2 (_architecture 2 0 76 (_process (_simple)
				(_target(15))
			)))
			(#ASSIGN#76_3 (_architecture 3 0 76 (_process (_simple)
				(_target(19))
			)))
			(#ASSIGN#76_4 (_architecture 4 0 76 (_process (_simple)
				(_target(17))
			)))
			(#ASSIGN#76_5 (_architecture 5 0 76 (_process (_simple)
				(_target(18))
			)))
			(#ASSIGN#79_6 (_architecture 6 0 79 (_process (_simple)
				(_target(6))
				(_sensitivity(20)(25)(14))
			)))
			(#ASSIGN#80_7 (_architecture 7 0 80 (_process (_simple)
				(_target(11))
				(_sensitivity(20)(14)(25))
			)))
			(#ASSIGN#97_8 (_architecture 8 0 97 (_process (_alias ((FrameA_Adr)(_Face0)(iAdr0)(iAdr1)))(_simple)
				(_target(21))
				(_sensitivity(20)(4)(9))
			)))
			(#ASSIGN#98_9 (_architecture 9 0 98 (_process (_alias ((FrameA_D)(_Face0)(iD0)(iD1)))(_simple)
				(_target(24))
				(_sensitivity(20)(5)(10))
			)))
			(#ASSIGN#99_10 (_architecture 10 0 99 (_process (_alias ((FrameA_WrEn)(_Face0)(iWrEn0)(iWrEn1)))(_simple)
				(_target(23))
				(_sensitivity(20)(7)(12))
			)))
			(#ASSIGN#102_11 (_architecture 11 0 102 (_process (_simple)
				(_target(13))
				(_sensitivity(20)(9)(4))
			)))
			(#ASSIGN#105_12 (_architecture 12 0 105 (_process (_simple)
				(_target(14))
				(_sensitivity(16)(20)(10)(5))
			)))
			(#ASSIGN#106_13 (_architecture 13 0 106 (_process (_alias ((oSRAM_WE_)(_Face0)(iWrEn1)(iWrEn0)))(_simple)
				(_target(16))
				(_sensitivity(20)(12)(7))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FrameA0 0 59 (_entity .  FrameA)
		(_port
			((inclock) (iClk1))
			((outclock) (iClk0))
			((address) (FrameA_Adr))
			((data) (FrameA_D))
			((q) (FrameA_Q))
			((wren) (FrameA_WrEn))
		)
	)
	(_model . FrameCtrl 15 -1)

)
I 000047 55 5722          1195192941719 FrameA
(_unit VERILOG 6.743.6.418 (FrameA 0 39 (FrameA 0 39 ))
	(_version v38)
	(_time 1195192941218 2007.11.15 22:02:21)
	(_source (\./../../lib/framea.v\ VERILOG (\./../../lib/framea.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195192941218)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[15:0]wire~ 0 40 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal address ~[15:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 41 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal data ~[8:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal inclock ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wren ~wire 0 44 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal q ~[8:0]wire~ 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[8:0]wire~ 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#55_0 (_architecture 0 0 55 (_process (_alias ((q)(sub_wire0)))(_simple)
				(_target(5))
				(_sensitivity(6))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altsyncram_component.clock_enable_input_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.clock_enable_output_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.init_file (_string \V"../startup.hex"\))
		(_toward 0 altsyncram_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altsyncram_component.lpm_type (_string \V"altsyncram"\))
		(_toward 0 altsyncram_component.numwords_a (_constant \38400\))
		(_toward 0 altsyncram_component.operation_mode (_string \V"SINGLE_PORT"\))
		(_toward 0 altsyncram_component.outdata_aclr_a (_string \V"NONE"\))
		(_toward 0 altsyncram_component.outdata_reg_a (_string \V"CLOCK1"\))
		(_toward 0 altsyncram_component.power_up_uninitialized (_string \V"FALSE"\))
		(_toward 0 altsyncram_component.widthad_a (_constant \16\))
		(_toward 0 altsyncram_component.width_a (_constant \9\))
		(_toward 0 altsyncram_component.width_byteena_a (_constant \1\))
	)
	(_scope
	)
	(_instantiation altsyncram_component 0 57 (_entity ovi_lpm  altsyncram)
		(_port
			((wren_a) (wren))
			((clock0) (inclock))
			((clock1) (outclock))
			((address_a) (address))
			((data_a) (data))
			((q_a) (sub_wire0))
			((aclr0) (\1 \))
			((aclr1) (\2 \))
			((address_b) (\3 \))
			((addressstall_a) (\4 \))
			((addressstall_b) (\5 \))
			((byteena_a) (\6 \))
			((byteena_b) (\7 \))
			((clocken0) (\8 \))
			((clocken1) (\9 \))
			((clocken2) (\10 \))
			((clocken3) (\11 \))
			((data_b) (\12 \))
			((eccstatus) (_open))
			((q_b) (_open))
			((rden_a) (\13 \))
			((rden_b) (\14 \))
			((wren_b) (\15 \))
		)
	)
	(_model . FrameA 2 -1)

)
I 000045 55 6740          1195192941723 Line
(_unit VERILOG 6.743.6.418 (Line 0 14 (Line 0 14 ))
	(_version v38)
	(_time 1195192941218 2007.11.15 22:02:21)
	(_source (\./../../source/line.v\ VERILOG (\./../../source/line.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1195192941218)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~0 0 16 \240\ (_entity -1 (_code  16))))
		(_port (_internal iClk ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 23 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal iX0 ~[7:0]wire~ 0 23 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iY0 ~[7:0]wire~ 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iX1 ~[7:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iY1 ~[7:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 29 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Done ~reg 0 34 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]wire~S 0 44 (_array ~wire ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal X0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 51 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal dxAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dyAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Steep ~wire 0 60 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 64 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _AddrX ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _AddrY ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~S 0 78 (_array ~reg ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal _X ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Y ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dx ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dy ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Err ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _LastStep ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _NegativeYStep ~reg 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#35_0 (_architecture 0 0 35 (_process 
				(_target(9))
			)))
			(#ASSIGN#37_1 (_architecture 1 0 37 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(9))
			)))
			(#ASSIGN#44_2 (_architecture 2 0 44 (_process (_simple)
				(_target(10))
				(_sensitivity(3))
			)))
			(#ASSIGN#44_3 (_architecture 3 0 44 (_process (_simple)
				(_target(11))
				(_sensitivity(4))
			)))
			(#ASSIGN#44_4 (_architecture 4 0 44 (_process (_simple)
				(_target(12))
			)))
			(#ASSIGN#44_5 (_architecture 5 0 44 (_process (_simple)
				(_target(13))
			)))
			(#INITIAL#52_6 (_architecture 6 0 52 (_process 
				(_target(14))
			)))
			(#ASSIGN#54_7 (_architecture 7 0 54 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(8))
				(_sensitivity(14))
			)))
			(#ASSIGN#58_8 (_architecture 8 0 58 (_process (_alias ((dxAbs)(X1)(X0)(X1)(X0)(X0)(X1)))(_simple)
				(_target(15))
				(_sensitivity(12)(10))
			)))
			(#ASSIGN#58_9 (_architecture 9 0 58 (_process (_alias ((dyAbs)(Y1)(Y0)(Y1)(Y0)(Y0)(Y1)))(_simple)
				(_target(16))
				(_sensitivity(13)(11))
			)))
			(#ASSIGN#60_10 (_architecture 10 0 60 (_process (_alias ((Steep)(dyAbs)(dxAbs)))(_simple)
				(_target(17))
				(_sensitivity(16)(15))
			)))
			(#INITIAL#65_11 (_architecture 11 0 65 (_process 
				(_target(18)(19))
			)))
			(#ASSIGN#70_12 (_architecture 12 0 70 (_process (_simple)
				(_target(7))
				(_sensitivity(18)(19))
			)))
			(#INITIAL#80_13 (_architecture 13 0 80 (_process 
				(_target(20)(21)(22)(23)(25)(26))
			)))
			(#ALWAYS#90_14 (_architecture 14 0 90 (_process 
				(_target(14)(9)(22)(23)(24)(21)(20)(25)(18)(19)(26))
				(_read(0)(1)(12)(10)(16)(11)(13)(17)(15)(2)(20)(25)(21)(24)(23)(22)(26))
				(_need_init)
			)))
			(#INTERNAL#0_15 (_internal 15 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Line 17 -1)

)
I 000053 55 2649          1195192941727 SSHLEDMDCtrl
(_unit VERILOG 6.743.6.418 (SSHLEDMDCtrl 0 14 (SSHLEDMDCtrl 0 14 ))
	(_version v38)
	(_time 1195192941218 2007.11.15 22:02:21)
	(_source (\./../../source/sshledmdctrl.v\ VERILOG (\./../../source/sshledmdctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1195192941218)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 15 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iBCD ~[3:0]wire~ 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 16 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oMatrix ~[6:0]wire~ 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]reg~ 0 19 (_array ~reg ((_downto (i 6) (i 0))))))
		(_signal (_internal _oMatrix ~[6:0]reg~ 0 19 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#20_0 (_architecture 0 0 20 (_process 
				(_target(2))
			)))
			(#ASSIGN#22_1 (_architecture 1 0 22 (_process (_alias ((oMatrix)(_oMatrix)))(_simple)
				(_target(1))
				(_sensitivity(2))
			)))
			(#ALWAYS#26_2 (_architecture 2 0 26 (_process 
				(_target(2))
				(_read)
				(_sensitivity(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . SSHLEDMDCtrl 4 -1)

)
I 000055 55 18437         1195192941731 swankmania_HDL
(_unit VERILOG 6.743.6.418 (swankmania_HDL 0 12 (swankmania_HDL 0 12 ))
	(_version v38)
	(_time 1195192941218 2007.11.15 22:02:21)
	(_source (\./../../source/swankmania_hdl.v\ VERILOG (\./../../source/swankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 60))
	(_entity
		(_time 1195192941218)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate gSSHLEDMDCtrl 0 275 (_verilogfor  (_code  60) (_code  61) (_code  62))
	  (_object
	  	(_type (_internal ~vector~0 0 274 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal gCnt ~vector~0 0 274  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_59 (_internal 59 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation Digit 0 277 (_entity .  SSHLEDMDCtrl)
	  	(_port
	  		((iBCD) (SSHLEDMDCtrlD(_range  63)))
	  		((oMatrix) (SSHLEDMDCtrlQ(_range  64)))
	  	)
	  )
	)
	(_object
		(_port (_internal iClk27 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk50 ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 18 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal iSwitch ~[17:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 19 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iButton_ ~[3:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oLEDR ~[17:0]wire~ 0 22 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 23 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal oLEDG ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 26 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oHex7 ~[6:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex6 ~[6:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex5 ~[6:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex4 ~[6:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex3 ~[6:0]wire~ 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex2 ~[6:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex1 ~[6:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex0 ~[6:0]wire~ 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[23:0]wire~ 0 36 (_array ~wire ((_downto (i 23) (i 0))))))
		(_port (_internal ioGPIO0 ~[23:0]wire~ 0 36 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[25:0]wire~ 0 39 (_array ~wire ((_downto (i 25) (i 0))))))
		(_port (_internal ioGPIO1 ~[25:0]wire~ 0 39 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 43 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 43 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Clk16 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Clk100 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineWrEn ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineDone ~wire 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineAdr ~[15:0]wire~ 0 56 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipWrEn ~wire 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipDone ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipAdr ~[15:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_RGB ~[8:0]wire~ 0 62 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Vsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Hsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_SD ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_MCK ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Adr ~[15:0]wire~ 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComD ~[8:0]wire~ 0 70 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComColor ~[8:0]wire~ 0 71 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComCmd ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFrame ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFlip ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComDrawGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComPolyline ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComTriangle ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 86 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal ComX0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[31:0]wire~ 0 88 (_array ~wire ((_range  65)))))
		(_signal (_internal SSHLEDMDCtrlD ~[31:0]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[55:0]wire~ 0 89 (_array ~wire ((_range  66)))))
		(_signal (_internal SSHLEDMDCtrlQ ~[55:0]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~wire -1 141 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~wire -1 205 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 0 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal \3 \ ~[8:0]reg~ -1 0 (_internal (_uni (_constant \9'h0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~[15:0]wire~ -1 217 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~wire -1 220 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~wire -1 237 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~wire -1 256 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#141_0 (_internal 0 0 141 (_process (_alias ((\1 \)(ComPolyline)(LineDone)(ComFlip)(FlipDone)(ComPolyline)(ComFlip)))(_simple)
				(_target(54))
				(_sensitivity(44)(26)(42)(29))
			)))
			(#INTERNAL#205_1 (_internal 1 0 205 (_process (_alias ((\2 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(55))
				(_sensitivity(43)(42))
			)))
			(#INTERNAL#217_2 (_internal 2 0 217 (_process (_alias ((\5 \)(ComPolyline)(LineAdr)(FlipAdr)))(_simple)
				(_target(58))
				(_sensitivity(44)(27)(30))
			)))
			(#INTERNAL#220_3 (_internal 3 0 220 (_process (_alias ((\6 \)(ComPolyline)(LineWrEn)(ComFlip)(FlipWrEn)))(_simple)
				(_target(59))
				(_sensitivity(44)(25)(42)(28))
			)))
			(#INTERNAL#237_4 (_internal 4 0 237 (_process (_alias ((\7 \)(ComDrawGo)(ComPolyline)))(_simple)
				(_target(60))
				(_sensitivity(43)(44))
			)))
			(#INTERNAL#256_5 (_internal 5 0 256 (_process (_alias ((\8 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(61))
				(_sensitivity(43)(42))
			)))
			(#ASSIGN#102_6 (_architecture 6 0 102 (_process (_alias ((ComFrame)(ACX_Vsync)))(_simple)
				(_target(41))
				(_sensitivity(32))
			)))
			(#ASSIGN#127_7 (_architecture 7 0 127 (_process (_simple)
				(_target(14(0)))
			)))
			(#ASSIGN#127_8 (_architecture 8 0 127 (_process (_alias ((ComD(0))(ioGPIO0(1))))(_simple)
				(_target(37(0)))
				(_sensitivity(14(1)))
			)))
			(#ASSIGN#127_9 (_architecture 9 0 127 (_process (_simple)
				(_target(14(2)))
			)))
			(#ASSIGN#127_10 (_architecture 10 0 127 (_process (_alias ((ComD(1))(ioGPIO0(3))))(_simple)
				(_target(37(1)))
				(_sensitivity(14(3)))
			)))
			(#ASSIGN#127_11 (_architecture 11 0 127 (_process (_simple)
				(_target(14(4)))
			)))
			(#ASSIGN#127_12 (_architecture 12 0 127 (_process (_alias ((ComD(2))(ioGPIO0(5))))(_simple)
				(_target(37(2)))
				(_sensitivity(14(5)))
			)))
			(#ASSIGN#127_13 (_architecture 13 0 127 (_process (_simple)
				(_target(14(6)))
			)))
			(#ASSIGN#127_14 (_architecture 14 0 127 (_process (_alias ((ComD(3))(ioGPIO0(7))))(_simple)
				(_target(37(3)))
				(_sensitivity(14(7)))
			)))
			(#ASSIGN#127_15 (_architecture 15 0 127 (_process (_simple)
				(_target(14(8)))
			)))
			(#ASSIGN#127_16 (_architecture 16 0 127 (_process (_alias ((ComD(4))(ioGPIO0(9))))(_simple)
				(_target(37(4)))
				(_sensitivity(14(9)))
			)))
			(#ASSIGN#127_17 (_architecture 17 0 127 (_process (_simple)
				(_target(14(10)))
			)))
			(#ASSIGN#127_18 (_architecture 18 0 127 (_process (_alias ((ComD(5))(ioGPIO0(11))))(_simple)
				(_target(37(5)))
				(_sensitivity(14(11)))
			)))
			(#ASSIGN#127_19 (_architecture 19 0 127 (_process (_simple)
				(_target(14(12)))
			)))
			(#ASSIGN#127_20 (_architecture 20 0 127 (_process (_alias ((ComD(6))(ioGPIO0(13))))(_simple)
				(_target(37(6)))
				(_sensitivity(14(13)))
			)))
			(#ASSIGN#127_21 (_architecture 21 0 127 (_process (_simple)
				(_target(14(14)))
			)))
			(#ASSIGN#127_22 (_architecture 22 0 127 (_process (_alias ((ComD(7))(ioGPIO0(15))))(_simple)
				(_target(37(7)))
				(_sensitivity(14(15)))
			)))
			(#ASSIGN#127_23 (_architecture 23 0 127 (_process (_simple)
				(_target(14(16)))
			)))
			(#ASSIGN#127_24 (_architecture 24 0 127 (_process (_alias ((ComD(8))(ioGPIO0(17))))(_simple)
				(_target(37(8)))
				(_sensitivity(14(17)))
			)))
			(#ASSIGN#127_25 (_architecture 25 0 127 (_process (_simple)
				(_target(14(18)))
			)))
			(#ASSIGN#127_26 (_architecture 26 0 127 (_process (_alias ((ComGo)(ioGPIO0(19))))(_simple)
				(_target(39))
				(_sensitivity(14(19)))
			)))
			(#ASSIGN#127_27 (_architecture 27 0 127 (_process (_simple)
				(_target(14(20)))
			)))
			(#ASSIGN#127_28 (_architecture 28 0 127 (_process (_alias ((ComCmd)(ioGPIO0(21))))(_simple)
				(_target(40))
				(_sensitivity(14(21)))
			)))
			(#ASSIGN#127_29 (_architecture 29 0 127 (_process (_simple)
				(_target(14(22)))
			)))
			(#ASSIGN#127_30 (_architecture 30 0 127 (_process (_alias ((ioGPIO0(23))(ComFrame)))(_simple)
				(_target(14(23)))
				(_sensitivity(41))
			)))
			(#ASSIGN#186_31 (_architecture 31 0 186 (_process (_simple)
				(_target(15(0)))
			)))
			(#ASSIGN#186_32 (_architecture 32 0 186 (_process (_alias ((ioGPIO1(1))(ACX_RGB(8))))(_simple)
				(_target(15(1)))
				(_sensitivity(31(8)))
			)))
			(#ASSIGN#186_33 (_architecture 33 0 186 (_process (_simple)
				(_target(15(2)))
			)))
			(#ASSIGN#186_34 (_architecture 34 0 186 (_process (_alias ((ioGPIO1(3))(ACX_RGB(7))))(_simple)
				(_target(15(3)))
				(_sensitivity(31(7)))
			)))
			(#ASSIGN#186_35 (_architecture 35 0 186 (_process (_simple)
				(_target(15(4)))
			)))
			(#ASSIGN#186_36 (_architecture 36 0 186 (_process (_alias ((ioGPIO1(5))(ACX_RGB(6))))(_simple)
				(_target(15(5)))
				(_sensitivity(31(6)))
			)))
			(#ASSIGN#186_37 (_architecture 37 0 186 (_process (_simple)
				(_target(15(6)))
			)))
			(#ASSIGN#186_38 (_architecture 38 0 186 (_process (_alias ((ioGPIO1(7))(ACX_RGB(5))))(_simple)
				(_target(15(7)))
				(_sensitivity(31(5)))
			)))
			(#ASSIGN#186_39 (_architecture 39 0 186 (_process (_simple)
				(_target(15(8)))
			)))
			(#ASSIGN#186_40 (_architecture 40 0 186 (_process (_alias ((ioGPIO1(9))(ACX_RGB(4))))(_simple)
				(_target(15(9)))
				(_sensitivity(31(4)))
			)))
			(#ASSIGN#186_41 (_architecture 41 0 186 (_process (_simple)
				(_target(15(10)))
			)))
			(#ASSIGN#186_42 (_architecture 42 0 186 (_process (_alias ((ioGPIO1(11))(ACX_RGB(3))))(_simple)
				(_target(15(11)))
				(_sensitivity(31(3)))
			)))
			(#ASSIGN#186_43 (_architecture 43 0 186 (_process (_simple)
				(_target(15(12)))
			)))
			(#ASSIGN#186_44 (_architecture 44 0 186 (_process (_alias ((ioGPIO1(13))(ACX_RGB(2))))(_simple)
				(_target(15(13)))
				(_sensitivity(31(2)))
			)))
			(#ASSIGN#186_45 (_architecture 45 0 186 (_process (_simple)
				(_target(15(14)))
			)))
			(#ASSIGN#186_46 (_architecture 46 0 186 (_process (_alias ((ioGPIO1(15))(ACX_RGB(1))))(_simple)
				(_target(15(15)))
				(_sensitivity(31(1)))
			)))
			(#ASSIGN#186_47 (_architecture 47 0 186 (_process (_simple)
				(_target(15(16)))
			)))
			(#ASSIGN#186_48 (_architecture 48 0 186 (_process (_alias ((ioGPIO1(17))(ACX_RGB(0))))(_simple)
				(_target(15(17)))
				(_sensitivity(31(0)))
			)))
			(#ASSIGN#186_49 (_architecture 49 0 186 (_process (_simple)
				(_target(15(18)))
			)))
			(#ASSIGN#186_50 (_architecture 50 0 186 (_process (_alias ((ioGPIO1(19))(ACX_Hsync)))(_simple)
				(_target(15(19)))
				(_sensitivity(33))
			)))
			(#ASSIGN#186_51 (_architecture 51 0 186 (_process (_simple)
				(_target(15(20)))
			)))
			(#ASSIGN#186_52 (_architecture 52 0 186 (_process (_alias ((ioGPIO1(21))(ACX_Vsync)))(_simple)
				(_target(15(21)))
				(_sensitivity(32))
			)))
			(#ASSIGN#186_53 (_architecture 53 0 186 (_process (_simple)
				(_target(15(22)))
			)))
			(#ASSIGN#186_54 (_architecture 54 0 186 (_process (_alias ((ioGPIO1(23))(ACX_SD)))(_simple)
				(_target(15(23)))
				(_sensitivity(34))
			)))
			(#ASSIGN#186_55 (_architecture 55 0 186 (_process (_simple)
				(_target(15(24)))
			)))
			(#ASSIGN#186_56 (_architecture 56 0 186 (_process (_alias ((ioGPIO1(25))(ACX_MCK)))(_simple)
				(_target(15(25)))
				(_sensitivity(35))
			)))
			(#ASSIGN#272_57 (_architecture 57 0 272 (_process (_simple)
				(_target(6)(7)(8)(9)(10)(11)(12)(13))
				(_sensitivity(53))
			)))
			(#INTERNAL#0_58 (_internal 58 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation PLL_Sys0 0 93 (_entity .  PLL_Sys)
		(_port
			((inclk0) (iClk50))
			((c0) (Clk16))
			((c1) (Clk100))
		)
	)
	(_instantiation ComCtrl0 0 129 (_entity .  ComCtrl)
		(_port
			((iClk) (Clk100))
			((iD) (ComD))
			((iGo) (ComGo))
			((iCmd) (ComCmd))
			((oGo) (ComDrawGo))
			((iDone) (\1 \))
			((oColor) (ComColor))
			((oX0) (ComX0))
			((oY0) (ComY0))
			((oX1) (ComX1))
			((oY1) (ComY1))
			((oX2) (ComX2))
			((oY2) (ComY2))
			((oFlip) (ComFlip))
			((oPolyline) (ComPolyline))
			((oTriangle) (ComTriangle))
			((oDbgFull) (oLEDR(0)))
			((oDbgFullPersistent) (oLEDR(1)))
			((oDbgUsed) (SSHLEDMDCtrlD))
		)
	)
	(_instantiation ACX705AKM_Ctrl0 0 188 (_entity .  ACX705AKM_Ctrl)
		(_port
			((iClk100) (Clk100))
			((iClk16) (Clk16))
			((oVsync) (ACX_Vsync))
			((oHsync) (ACX_Hsync))
			((oSD) (ACX_SD))
			((oMCK) (ACX_MCK))
			((oAdr) (ACX_Adr))
		)
	)
	(_instantiation FrameCtrl0 0 201 (_entity .  FrameCtrl)
		(_port
			((iClk) (Clk100))
			((iFlipGo) (\2 \))
			((iFlip) (ComFlip))
			((iClk0) (ACX_MCK))
			((iAdr0) (ACX_Adr))
			((iD0) (\3 \))
			((oQ0) (ACX_RGB))
			((iWrEn0) (\4 \))
			((iClk1) (Clk100))
			((iAdr1) (\5 \))
			((iD1) (ComColor))
			((oQ1) (_open))
			((iWrEn1) (\6 \))
			((oSRAM_A) (oSRAM_A))
			((ioSRAM_IO) (ioSRAM_IO))
			((oSRAM_CE_) (oSRAM_CE_))
			((oSRAM_WE_) (oSRAM_WE_))
			((oSRAM_LB_) (oSRAM_LB_))
			((oSRAM_UB_) (oSRAM_UB_))
			((oSRAM_OE_) (oSRAM_OE_))
		)
	)
	(_instantiation Line0 0 233 (_entity .  Line)
		(_port
			((iClk) (Clk100))
			((iGo) (\7 \))
			((oDone) (LineDone))
			((iX0) (ComX0))
			((iY0) (ComY0))
			((iX1) (ComX1))
			((iY1) (ComY1))
			((oAdr) (LineAdr))
			((oWrEn) (LineWrEn))
		)
	)
	(_instantiation Flip0 0 252 (_entity .  Flip)
		(_port
			((iClk) (Clk100))
			((iGo) (\8 \))
			((oDone) (FlipDone))
			((oAdr) (FlipAdr))
			((oWrEn) (FlipWrEn))
		)
	)
	(_model . swankmania_HDL 67 -1)

)
I 000048 55 10448         1195192941735 PLL_Sys
(_unit VERILOG 6.743.6.418 (PLL_Sys 0 39 (PLL_Sys 0 39 ))
	(_version v38)
	(_time 1195192941218 2007.11.15 22:02:21)
	(_source (\./../../lib/pll_sys.v\ VERILOG (\./../../lib/pll_sys.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195192941218)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal inclk0 ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c0 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal c1 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 48 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal sub_wire0 ~[5:0]wire~ 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 49 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire5 ~[0:0]wire~ 0 49 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 50 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire2 ~[1:1]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~[0:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 55 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal sub_wire4 ~[1:0]wire~ 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 0 (_array ~reg ((_downto (i 5) (i 0))))))
		(_signal (_internal \2 \ ~[5:0]reg~ -1 0 (_internal (_uni (_constant \6'h3f\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 0 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal \5 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \17 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#49_0 (_architecture 0 0 49 (_process (_simple)
				(_target(4))
			)))
			(#ASSIGN#50_1 (_architecture 1 0 50 (_process (_alias ((sub_wire2)(sub_wire0(t_1_1))))(_simple)
				(_target(5))
				(_sensitivity(3(d_1_1)))
			)))
			(#ASSIGN#51_2 (_architecture 2 0 51 (_process (_alias ((sub_wire1)(sub_wire0(t_0_0))))(_simple)
				(_target(6))
				(_sensitivity(3(d_0_0)))
			)))
			(#ASSIGN#52_3 (_architecture 3 0 52 (_process (_alias ((c0)(sub_wire1)))(_simple)
				(_target(1))
				(_sensitivity(6))
			)))
			(#ASSIGN#53_4 (_architecture 4 0 53 (_process (_alias ((c1)(sub_wire2)))(_simple)
				(_target(2))
				(_sensitivity(5))
			)))
			(#ASSIGN#54_5 (_architecture 5 0 54 (_process (_alias ((sub_wire3)(inclk0)))(_simple)
				(_target(7))
				(_sensitivity(0))
			)))
			(#ASSIGN#55_6 (_architecture 6 0 55 (_process (_alias ((sub_wire4)(sub_wire5)(sub_wire3)))(_simple)
				(_target(8))
				(_sensitivity(4)(7))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altpll_component.clk0_divide_by (_constant \25\))
		(_toward 0 altpll_component.clk0_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk0_multiply_by (_constant \8\))
		(_toward 0 altpll_component.clk0_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.clk1_divide_by (_constant \1\))
		(_toward 0 altpll_component.clk1_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk1_multiply_by (_constant \2\))
		(_toward 0 altpll_component.clk1_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.compensate_clock (_string \V"CLK0"\))
		(_toward 0 altpll_component.inclk0_input_frequency (_constant \20000\))
		(_toward 0 altpll_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altpll_component.lpm_hint (_string \V"CBX_MODULE_PREFIX=PLL_Sys"\))
		(_toward 0 altpll_component.lpm_type (_string \V"altpll"\))
		(_toward 0 altpll_component.operation_mode (_string \V"NORMAL"\))
		(_toward 0 altpll_component.port_activeclock (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_areset (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkloss (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkswitch (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_configupdate (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_fbin (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_inclk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_inclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_locked (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pfdena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasecounterselect (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasedone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasestep (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phaseupdown (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pllena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanaclr (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclk (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclkena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandata (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandataout (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanread (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanwrite (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk1 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk3 (_string \V"PORT_UNUSED"\))
	)
	(_scope
	)
	(_instantiation altpll_component 0 57 (_entity ovi_lpm  altpll)
		(_port
			((inclk) (sub_wire4))
			((clk) (sub_wire0))
			((activeclock) (_open))
			((areset) (\1 \))
			((clkbad) (_open))
			((clkena) (\2 \))
			((clkloss) (_open))
			((clkswitch) (\3 \))
			((configupdate) (\4 \))
			((enable0) (_open))
			((enable1) (_open))
			((extclk) (_open))
			((extclkena) (\5 \))
			((fbin) (\6 \))
			((fbout) (_open))
			((locked) (_open))
			((pfdena) (\7 \))
			((phasecounterselect) (\8 \))
			((phasedone) (_open))
			((phasestep) (\9 \))
			((phaseupdown) (\10 \))
			((pllena) (\11 \))
			((scanaclr) (\12 \))
			((scanclk) (\13 \))
			((scanclkena) (\14 \))
			((scandata) (\15 \))
			((scandataout) (_open))
			((scandone) (_open))
			((scanread) (\16 \))
			((scanwrite) (\17 \))
			((sclkout0) (_open))
			((sclkout1) (_open))
			((vcooverrange) (_open))
			((vcounderrange) (_open))
		)
	)
	(_model . PLL_Sys 8 -1)

)
I 000045 55 3483          1195192941739 Flip
(_unit VERILOG 6.743.6.418 (Flip 0 12 (Flip 0 12 ))
	(_version v38)
	(_time 1195192941218 2007.11.15 22:02:21)
	(_source (\./../../source/flip.v\ VERILOG (\./../../source/flip.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195192941218)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]reg~ 0 22 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal _Adr ~[15:0]reg~ 0 22 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Done ~reg 0 24 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 26 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#23_0 (_architecture 0 0 23 (_process 
				(_target(5))
			)))
			(#INITIAL#25_1 (_architecture 1 0 25 (_process 
				(_target(6))
			)))
			(#INITIAL#27_2 (_architecture 2 0 27 (_process 
				(_target(7))
			)))
			(#ASSIGN#29_3 (_architecture 3 0 29 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(6))
			)))
			(#ASSIGN#30_4 (_architecture 4 0 30 (_process (_alias ((oAdr)(_Adr)))(_simple)
				(_target(3))
				(_sensitivity(5))
			)))
			(#ASSIGN#31_5 (_architecture 5 0 31 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#33_6 (_architecture 6 0 33 (_process 
				(_target(6)(7)(5))
				(_read(0)(1)(5))
				(_need_init)
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Flip 9 -1)

)
I 000046 55 2572          1195192941743 tbClk
(_unit VERILOG 6.743.6.418 (tbClk 0 13 (tbClk 0 13 ))
	(_version v38)
	(_time 1195192941218 2007.11.15 22:02:21)
	(_source (\./../../source/tbclk.v\ VERILOG (\./../../source/tbclk.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1195192941218)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Timescale_kHz ~vector~0 0 15 \1000000000\ (_entity -1 (_code  3))))
		(_type (_internal ~vector~1 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Frequency_kHz ~vector~1 0 17 \0\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Ticks ~vector~2 0 27 \$unsigned(Timescale_kHz/2*Frequency_kHz)\ (_entity -1 (_code  5)))(_constant))
		(_port (_internal _oClk ~reg 0 19 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#22_0 (_architecture 0 0 22 (_process 
				(_target(0))
			)))
			(#ALWAYS#29_1 (_architecture 1 0 29 (_process 
				(_target(0))
				(_read(0))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . tbClk 6 -1)

)
I 000057 55 2946          1195192941747 tbswankmania_HDL
(_unit VERILOG 6.743.6.418 (tbswankmania_HDL 0 11 (tbswankmania_HDL 0 11 ))
	(_version v38)
	(_time 1195192941218 2007.11.15 22:02:21)
	(_source (\./../../source/tbswankmania_hdl.v\ VERILOG (\./../../source/tbswankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195192941218)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_signal (_internal iClk27 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal iClk50 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#75_0 (_architecture 0 0 75 (_process 
				(_monitor)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbClk0 0 17 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \50000\))
		)
		(_port
			((_oClk) (iClk50))
		)
	)
	(_instantiation tbClk1 0 26 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \27000\))
		)
		(_port
			((_oClk) (iClk27))
		)
	)
	(_instantiation swankmania_HDL0 0 35 (_entity .  swankmania_HDL)
		(_port
			((iClk27) (iClk27))
			((iClk50) (iClk50))
			((iSwitch) (_open))
			((iButton_) (_open))
			((oLEDR) (_open))
			((oLEDG) (_open))
			((oHex7) (_open))
			((oHex6) (_open))
			((oHex5) (_open))
			((oHex4) (_open))
			((oHex3) (_open))
			((oHex2) (_open))
			((oHex1) (_open))
			((oHex0) (_open))
			((ioGPIO0) (_open))
			((ioGPIO1) (_open))
			((oSRAM_A) (_open))
			((ioSRAM_IO) (_open))
			((oSRAM_CE_) (_open))
			((oSRAM_WE_) (_open))
			((oSRAM_LB_) (_open))
			((oSRAM_UB_) (_open))
			((oSRAM_OE_) (_open))
		)
	)
	(_model . tbswankmania_HDL 2 -1)

)
I 000046 55 1729          1195193441421 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1195193440953 2007.11.15 22:10:40)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1195193440953)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbswankmania_HDL 0 0 (_entity .  tbswankmania_HDL)
	)
	(_model . $root 1 -1)

)
I 000055 55 7114          1195193441425 ACX705AKM_Ctrl
(_unit VERILOG 6.743.6.418 (ACX705AKM_Ctrl 0 12 (ACX705AKM_Ctrl 0 12 ))
	(_version v38)
	(_time 1195193440953 2007.11.15 22:10:40)
	(_source (\./../../source/acx705akm_ctrl.v\ VERILOG (\./../../source/acx705akm_ctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 18))
	(_entity
		(_time 1195193440953)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 26 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal MCK_Hz ~vector~0 0 26 \4000000\ (_entity -1 (_code  18)))(_constant))
		(_type (_internal ~vector~1 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Hsync_Frame ~vector~1 0 27 \200\ (_entity -1 (_code  19)))(_constant))
		(_type (_internal ~vector~2 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Vsync_Hz ~vector~2 0 28 \74\ (_entity -1 (_code  20)))(_constant))
		(_type (_internal ~vector~3 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Dots_Frame ~vector~3 0 29 \272\ (_entity -1 (_code  21)))(_constant))
		(_type (_internal ~vector~4 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~4 0 30 \240\ (_entity -1 (_code  22)))(_constant))
		(_type (_internal ~vector~5 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Lines_Frame ~vector~5 0 31 \160\ (_entity -1 (_code  23)))(_constant))
		(_type (_internal ~vector~6 0 32 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Frame ~vector~6 0 32 \Pixels_Line*Lines_Frame\ (_entity -1 (_code  24)))(_constant))
		(_port (_internal iClk100 ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iClk16 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal oVsync ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHsync ~wire 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSD ~wire 0 17 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oMCK ~wire 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 19 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _MCK8 ~reg 0 37 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal _MCK ~reg 0 37 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _MCK100a ~reg 0 60 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _MCK100b ~reg 0 60 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _MCK100 ~reg 0 60 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCK100 ~wire 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 78 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _DotCnt ~[8:0]reg~ 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 79 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _HsyncCnt ~[7:0]reg~ 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _DotCnt100 ~[8:0]reg~ 0 86 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _HsyncCnt100 ~[7:0]reg~ 0 87 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Hsync ~reg 0 145 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Vsync ~reg 0 145 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#23_0 (_architecture 0 0 23 (_process (_simple)
				(_target(4))
			)))
			(#INITIAL#38_1 (_architecture 1 0 38 (_process 
				(_target(7)(8))
			)))
			(#ASSIGN#43_2 (_architecture 2 0 43 (_process (_alias ((oMCK)(_MCK)))(_simple)
				(_target(5))
				(_sensitivity(8))
			)))
			(#ALWAYS#46_3 (_architecture 3 0 46 (_process 
				(_target(7))
				(_read(1)(7))
				(_need_init)
			)))
			(#ALWAYS#52_4 (_architecture 4 0 52 (_process 
				(_target(8))
				(_read(7)(8))
				(_need_init)
			)))
			(#INITIAL#61_5 (_architecture 5 0 61 (_process 
				(_target(9)(10)(11))
			)))
			(#INITIAL#80_6 (_architecture 6 0 80 (_process 
				(_target(13)(14))
			)))
			(#INITIAL#88_7 (_architecture 7 0 88 (_process 
				(_target(15)(16))
			)))
			(#ASSIGN#93_8 (_architecture 8 0 93 (_process (_simple)
				(_target(6))
				(_sensitivity(15)(16))
			)))
			(#ALWAYS#96_9 (_architecture 9 0 96 (_process 
				(_target(13))
				(_read(5)(13))
				(_need_init)
			)))
			(#ALWAYS#104_10 (_architecture 10 0 104 (_process 
				(_target(9)(10)(11)(15))
				(_read(0)(8)(9)(10)(12)(15))
				(_need_init)
			)))
			(#ALWAYS#120_11 (_architecture 11 0 120 (_process 
				(_target(14))
				(_read(5)(13)(14))
				(_need_init)
			)))
			(#ALWAYS#131_12 (_architecture 12 0 131 (_process 
				(_target(16))
				(_read(0)(15)(16))
				(_need_init)
			)))
			(#INITIAL#146_13 (_architecture 13 0 146 (_process 
				(_target(17)(18))
			)))
			(#ALWAYS#151_14 (_architecture 14 0 151 (_process 
				(_target(17)(18))
				(_read(5)(13)(14))
				(_need_init)
			)))
			(#ASSIGN#159_15 (_architecture 15 0 159 (_process (_alias ((oHsync)(_Hsync)))(_simple)
				(_target(3))
				(_sensitivity(17))
			)))
			(#ASSIGN#159_16 (_architecture 16 0 159 (_process (_alias ((oVsync)(_Vsync)))(_simple)
				(_target(2))
				(_sensitivity(18))
			)))
			(#INTERNAL#0_17 (_internal 17 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 69 (_entity .  Debounce)
		(_port
			((iClk) (iClk100))
			((iD) (_MCK100))
			((oQ) (MCK100))
		)
	)
	(_model . ACX705AKM_Ctrl 31 -1)

)
I 000049 55 2647          1195193441429 Debounce
(_unit VERILOG 6.743.6.418 (Debounce 0 12 (Debounce 0 12 ))
	(_version v38)
	(_time 1195193440953 2007.11.15 22:10:40)
	(_source (\./../../source/debounce.v\ VERILOG (\./../../source/debounce.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195193440953)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iD ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oQ ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Q ~reg 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Bounce ~reg 0 21 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#19_0 (_architecture 0 0 19 (_process 
				(_target(3))
			)))
			(#INITIAL#22_1 (_architecture 1 0 22 (_process 
				(_target(4))
			)))
			(#ASSIGN#24_2 (_architecture 2 0 24 (_process (_alias ((oQ)(_Q)))(_simple)
				(_target(2))
				(_sensitivity(3))
			)))
			(#ALWAYS#27_3 (_architecture 3 0 27 (_process 
				(_target(4)(3))
				(_read(0)(1)(4))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Debounce 5 -1)

)
I 000048 55 9368          1195193441433 ComCtrl
(_unit VERILOG 6.743.6.418 (ComCtrl 0 12 (ComCtrl 0 12 ))
	(_version v38)
	(_time 1195193440953 2007.11.15 22:10:40)
	(_source (\./../../source/comctrl.v\ VERILOG (\./../../source/comctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 22))
	(_entity
		(_time 1195193440953)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[8:0]wire~ 0 16 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD ~[8:0]wire~ 0 16 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iGo ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iCmd ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oGo ~wire 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iDone ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oColor ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 24 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal oX0 ~[7:0]wire~ 0 24 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY0 ~[7:0]wire~ 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX1 ~[7:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY1 ~[7:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX2 ~[7:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY2 ~[7:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oFlip ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oPolyline ~wire 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oTriangle ~wire 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDbgFull ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oDbgFullPersistent ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 37 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal oDbgUsed ~[9:0]wire~ 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _FullPersistent ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 44 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _Color ~[8:0]reg~ 0 44 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _SetColor ~reg 0 45 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DebounceGo ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Empty ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _FIFO_Pop ~reg 0 55 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FIFO_Q ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Cmd ~wire 0 59 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FIFO_Used ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderFlip ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderPolyline ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[47:0]reg~ 0 66 (_array ~reg ((_range  22)))))
		(_signal (_internal _VertexBuf ~[47:0]reg~ 0 66 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 70 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _Cnt ~[7:0]reg~ 0 70 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Flip ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Go ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Polyline ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Y ~reg 0 159 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_virtual \1 \ 0 108 (_uni ((3)(1)))))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#INITIAL#46_1 (_architecture 1 0 46 (_process 
				(_target(20)(21))
			)))
			(#INITIAL#56_2 (_architecture 2 0 56 (_process 
				(_target(24))
			)))
			(#INITIAL#67_3 (_architecture 3 0 67 (_process 
				(_target(30))
			)))
			(#INITIAL#75_4 (_architecture 4 0 75 (_process 
				(_target(31)(32)(33)(34))
			)))
			(#ASSIGN#84_5 (_architecture 5 0 84 (_process (_alias ((oDbgFullPersistent)(_FullPersistent)))(_simple)
				(_target(17))
				(_sensitivity(19))
			)))
			(#ALWAYS#85_6 (_architecture 6 0 85 (_process 
				(_target(19))
				(_read(0)(16))
				(_need_init)
			)))
			(#ASSIGN#90_7 (_architecture 7 0 90 (_process (_alias ((oColor)(_Color)))(_simple)
				(_target(6))
				(_sensitivity(20))
			)))
			(#ASSIGN#102_8 (_architecture 8 0 102 (_process (_alias ((FIFO_Cmd)(FIFO_Q(9))))(_simple)
				(_target(26))
				(_sensitivity(25(9)))
			)))
			(#ASSIGN#103_9 (_architecture 9 0 103 (_process (_alias ((oDbgUsed)(FIFO_Used)))(_simple)
				(_target(18))
				(_sensitivity(27))
			)))
			(#ASSIGN#152_10 (_architecture 10 0 152 (_process (_alias ((oX0)(_VertexBuf(d_47_40))))(_simple)
				(_target(7))
				(_sensitivity(30(d_47_40)))
			)))
			(#ASSIGN#152_11 (_architecture 11 0 152 (_process (_alias ((oY0)(_VertexBuf(d_39_32))))(_simple)
				(_target(8))
				(_sensitivity(30(d_39_32)))
			)))
			(#ASSIGN#152_12 (_architecture 12 0 152 (_process (_alias ((oX1)(_VertexBuf(d_31_24))))(_simple)
				(_target(9))
				(_sensitivity(30(d_31_24)))
			)))
			(#ASSIGN#152_13 (_architecture 13 0 152 (_process (_alias ((oY1)(_VertexBuf(d_23_16))))(_simple)
				(_target(10))
				(_sensitivity(30(d_23_16)))
			)))
			(#ASSIGN#152_14 (_architecture 14 0 152 (_process (_alias ((oX2)(_VertexBuf(d_15_8))))(_simple)
				(_target(11))
				(_sensitivity(30(d_15_8)))
			)))
			(#ASSIGN#152_15 (_architecture 15 0 152 (_process (_alias ((oY2)(_VertexBuf(d_7_0))))(_simple)
				(_target(12))
				(_sensitivity(30(d_7_0)))
			)))
			(#ASSIGN#157_16 (_architecture 16 0 157 (_process (_alias ((oFlip)(_Flip)))(_simple)
				(_target(13))
				(_sensitivity(32))
			)))
			(#ASSIGN#157_17 (_architecture 17 0 157 (_process (_alias ((oGo)(_Go)))(_simple)
				(_target(4))
				(_sensitivity(33))
			)))
			(#ASSIGN#157_18 (_architecture 18 0 157 (_process (_alias ((oPolyline)(_Polyline)))(_simple)
				(_target(14))
				(_sensitivity(34))
			)))
			(#INITIAL#160_19 (_architecture 19 0 160 (_process 
				(_target(35))
			)))
			(#ALWAYS#162_20 (_architecture 20 0 162 (_process 
				(_target(24)(33)(35)(32)(31)(34)(20)(21)(30))
				(_read(0)(23)(5)(33)(24)(25(9))(28)(29)(21)(25(d_8_0))(34)(25(d_7_0))(30(d_47_8))(35)(31))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 93 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (iGo))
			((oQ) (DebounceGo))
		)
	)
	(_instantiation ComFIFO0 0 104 (_entity .  ComFIFO)
		(_port
			((clock) (iClk))
			((data) (\1 \))
			((rdreq) (_FIFO_Pop))
			((wrreq) (DebounceGo))
			((q) (FIFO_Q))
			((usedw) (FIFO_Used))
			((empty) (FIFO_Empty))
			((full) (oDbgFull))
		)
	)
	(_instantiation CmdDecoder0 0 124 (_entity .  CmdDecoder)
		(_port
			((data) (FIFO_Q(d_3_0)))
			((eq00) (DecoderFlip))
			((eq01) (DecoderPolyline))
			((eq02) (_open))
			((eq03) (_open))
			((eq04) (_open))
			((eq05) (_open))
			((eq06) (_open))
			((eq07) (_open))
			((eq08) (_open))
			((eq09) (_open))
			((eq0a) (_open))
			((eq0b) (_open))
			((eq0c) (_open))
			((eq0d) (_open))
			((eq0e) (_open))
			((eq0f) (_open))
		)
	)
	(_model . ComCtrl 23 -1)

)
I 000048 55 4542          1195193441437 ComFIFO
(_unit VERILOG 6.743.6.418 (ComFIFO 0 39 (ComFIFO 0 39 ))
	(_version v38)
	(_time 1195193440953 2007.11.15 22:10:40)
	(_source (\./../../lib/comfifo.v\ VERILOG (\./../../lib/comfifo.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195193440953)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal clock ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 41 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal data ~[9:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal rdreq ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wrreq ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal empty ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal full ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~[9:0]wire~ 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal usedw ~[9:0]wire~ 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire2 ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 61 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#62_0 (_architecture 0 0 62 (_process (_alias ((usedw)(sub_wire0)))(_simple)
				(_target(7))
				(_sensitivity(8))
			)))
			(#ASSIGN#63_1 (_architecture 1 0 63 (_process (_alias ((empty)(sub_wire1)))(_simple)
				(_target(4))
				(_sensitivity(9))
			)))
			(#ASSIGN#64_2 (_architecture 2 0 64 (_process (_alias ((q)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(10))
			)))
			(#ASSIGN#65_3 (_architecture 3 0 65 (_process (_alias ((full)(sub_wire3)))(_simple)
				(_target(5))
				(_sensitivity(11))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 scfifo_component.add_ram_output_register (_string \V"ON"\))
		(_toward 0 scfifo_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 scfifo_component.lpm_numwords (_constant \1024\))
		(_toward 0 scfifo_component.lpm_showahead (_string \V"ON"\))
		(_toward 0 scfifo_component.lpm_type (_string \V"scfifo"\))
		(_toward 0 scfifo_component.lpm_width (_constant \10\))
		(_toward 0 scfifo_component.lpm_widthu (_constant \10\))
		(_toward 0 scfifo_component.overflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.underflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.use_eab (_string \V"ON"\))
	)
	(_scope
	)
	(_instantiation scfifo_component 0 67 (_entity ovi_lpm  scfifo)
		(_port
			((rdreq) (rdreq))
			((clock) (clock))
			((wrreq) (wrreq))
			((data) (data))
			((usedw) (sub_wire0))
			((empty) (sub_wire1))
			((q) (sub_wire2))
			((full) (sub_wire3))
			((aclr) (_open))
			((almost_empty) (_open))
			((almost_full) (_open))
			((sclr) (_open))
		)
	)
	(_model . ComFIFO 5 -1)

)
I 000051 55 11634         1195193441441 CmdDecoder
(_unit VERILOG 6.743.6.418 (CmdDecoder 0 39 (CmdDecoder 0 39 ))
	(_version v38)
	(_time 1195193440953 2007.11.15 22:10:40)
	(_source (\./../../lib/cmddecoder.v\ VERILOG (\./../../lib/cmddecoder.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 33))
	(_entity
		(_time 1195193440953)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 40 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal data ~[3:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal eq00 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq01 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq02 ~wire 0 43 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq03 ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq04 ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq05 ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq06 ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq07 ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq08 ~wire 0 49 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq09 ~wire 0 50 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0a ~wire 0 51 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0b ~wire 0 52 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0c ~wire 0 53 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0d ~wire 0 54 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0e ~wire 0 55 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0f ~wire 0 56 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 76 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal sub_wire0 ~[15:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[4:4]wire~ 0 77 (_array ~wire ((_to (i 4) (i 4))))))
		(_signal (_internal sub_wire16 ~[4:4]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[14:14]wire~ 0 78 (_array ~wire ((_to (i 14) (i 14))))))
		(_signal (_internal sub_wire15 ~[14:14]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:3]wire~ 0 79 (_array ~wire ((_to (i 3) (i 3))))))
		(_signal (_internal sub_wire14 ~[3:3]wire~ 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[13:13]wire~ 0 80 (_array ~wire ((_to (i 13) (i 13))))))
		(_signal (_internal sub_wire13 ~[13:13]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:2]wire~ 0 81 (_array ~wire ((_to (i 2) (i 2))))))
		(_signal (_internal sub_wire12 ~[2:2]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[12:12]wire~ 0 82 (_array ~wire ((_to (i 12) (i 12))))))
		(_signal (_internal sub_wire11 ~[12:12]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 83 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire10 ~[1:1]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:11]wire~ 0 84 (_array ~wire ((_to (i 11) (i 11))))))
		(_signal (_internal sub_wire9 ~[11:11]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 85 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire8 ~[0:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[10:10]wire~ 0 86 (_array ~wire ((_to (i 10) (i 10))))))
		(_signal (_internal sub_wire7 ~[10:10]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:9]wire~ 0 87 (_array ~wire ((_to (i 9) (i 9))))))
		(_signal (_internal sub_wire6 ~[9:9]wire~ 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:8]wire~ 0 88 (_array ~wire ((_to (i 8) (i 8))))))
		(_signal (_internal sub_wire5 ~[8:8]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:7]wire~ 0 89 (_array ~wire ((_to (i 7) (i 7))))))
		(_signal (_internal sub_wire4 ~[7:7]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:6]wire~ 0 90 (_array ~wire ((_to (i 6) (i 6))))))
		(_signal (_internal sub_wire3 ~[6:6]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:5]wire~ 0 91 (_array ~wire ((_to (i 5) (i 5))))))
		(_signal (_internal sub_wire2 ~[5:5]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[15:15]wire~ 0 92 (_array ~wire ((_to (i 15) (i 15))))))
		(_signal (_internal sub_wire1 ~[15:15]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#77_0 (_architecture 0 0 77 (_process (_alias ((sub_wire16)(sub_wire0(t_4_4))))(_simple)
				(_target(18))
				(_sensitivity(17(d_4_4)))
			)))
			(#ASSIGN#78_1 (_architecture 1 0 78 (_process (_alias ((sub_wire15)(sub_wire0(t_14_14))))(_simple)
				(_target(19))
				(_sensitivity(17(d_14_14)))
			)))
			(#ASSIGN#79_2 (_architecture 2 0 79 (_process (_alias ((sub_wire14)(sub_wire0(t_3_3))))(_simple)
				(_target(20))
				(_sensitivity(17(d_3_3)))
			)))
			(#ASSIGN#80_3 (_architecture 3 0 80 (_process (_alias ((sub_wire13)(sub_wire0(t_13_13))))(_simple)
				(_target(21))
				(_sensitivity(17(d_13_13)))
			)))
			(#ASSIGN#81_4 (_architecture 4 0 81 (_process (_alias ((sub_wire12)(sub_wire0(t_2_2))))(_simple)
				(_target(22))
				(_sensitivity(17(d_2_2)))
			)))
			(#ASSIGN#82_5 (_architecture 5 0 82 (_process (_alias ((sub_wire11)(sub_wire0(t_12_12))))(_simple)
				(_target(23))
				(_sensitivity(17(d_12_12)))
			)))
			(#ASSIGN#83_6 (_architecture 6 0 83 (_process (_alias ((sub_wire10)(sub_wire0(t_1_1))))(_simple)
				(_target(24))
				(_sensitivity(17(d_1_1)))
			)))
			(#ASSIGN#84_7 (_architecture 7 0 84 (_process (_alias ((sub_wire9)(sub_wire0(t_11_11))))(_simple)
				(_target(25))
				(_sensitivity(17(d_11_11)))
			)))
			(#ASSIGN#85_8 (_architecture 8 0 85 (_process (_alias ((sub_wire8)(sub_wire0(t_0_0))))(_simple)
				(_target(26))
				(_sensitivity(17(d_0_0)))
			)))
			(#ASSIGN#86_9 (_architecture 9 0 86 (_process (_alias ((sub_wire7)(sub_wire0(t_10_10))))(_simple)
				(_target(27))
				(_sensitivity(17(d_10_10)))
			)))
			(#ASSIGN#87_10 (_architecture 10 0 87 (_process (_alias ((sub_wire6)(sub_wire0(t_9_9))))(_simple)
				(_target(28))
				(_sensitivity(17(d_9_9)))
			)))
			(#ASSIGN#88_11 (_architecture 11 0 88 (_process (_alias ((sub_wire5)(sub_wire0(t_8_8))))(_simple)
				(_target(29))
				(_sensitivity(17(d_8_8)))
			)))
			(#ASSIGN#89_12 (_architecture 12 0 89 (_process (_alias ((sub_wire4)(sub_wire0(t_7_7))))(_simple)
				(_target(30))
				(_sensitivity(17(d_7_7)))
			)))
			(#ASSIGN#90_13 (_architecture 13 0 90 (_process (_alias ((sub_wire3)(sub_wire0(t_6_6))))(_simple)
				(_target(31))
				(_sensitivity(17(d_6_6)))
			)))
			(#ASSIGN#91_14 (_architecture 14 0 91 (_process (_alias ((sub_wire2)(sub_wire0(t_5_5))))(_simple)
				(_target(32))
				(_sensitivity(17(d_5_5)))
			)))
			(#ASSIGN#92_15 (_architecture 15 0 92 (_process (_alias ((sub_wire1)(sub_wire0(t_15_15))))(_simple)
				(_target(33))
				(_sensitivity(17(d_15_15)))
			)))
			(#ASSIGN#93_16 (_architecture 16 0 93 (_process (_alias ((eq0f)(sub_wire1)))(_simple)
				(_target(16))
				(_sensitivity(33))
			)))
			(#ASSIGN#94_17 (_architecture 17 0 94 (_process (_alias ((eq05)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(32))
			)))
			(#ASSIGN#95_18 (_architecture 18 0 95 (_process (_alias ((eq06)(sub_wire3)))(_simple)
				(_target(7))
				(_sensitivity(31))
			)))
			(#ASSIGN#96_19 (_architecture 19 0 96 (_process (_alias ((eq07)(sub_wire4)))(_simple)
				(_target(8))
				(_sensitivity(30))
			)))
			(#ASSIGN#97_20 (_architecture 20 0 97 (_process (_alias ((eq08)(sub_wire5)))(_simple)
				(_target(9))
				(_sensitivity(29))
			)))
			(#ASSIGN#98_21 (_architecture 21 0 98 (_process (_alias ((eq09)(sub_wire6)))(_simple)
				(_target(10))
				(_sensitivity(28))
			)))
			(#ASSIGN#99_22 (_architecture 22 0 99 (_process (_alias ((eq0a)(sub_wire7)))(_simple)
				(_target(11))
				(_sensitivity(27))
			)))
			(#ASSIGN#100_23 (_architecture 23 0 100 (_process (_alias ((eq00)(sub_wire8)))(_simple)
				(_target(1))
				(_sensitivity(26))
			)))
			(#ASSIGN#101_24 (_architecture 24 0 101 (_process (_alias ((eq0b)(sub_wire9)))(_simple)
				(_target(12))
				(_sensitivity(25))
			)))
			(#ASSIGN#102_25 (_architecture 25 0 102 (_process (_alias ((eq01)(sub_wire10)))(_simple)
				(_target(2))
				(_sensitivity(24))
			)))
			(#ASSIGN#103_26 (_architecture 26 0 103 (_process (_alias ((eq0c)(sub_wire11)))(_simple)
				(_target(13))
				(_sensitivity(23))
			)))
			(#ASSIGN#104_27 (_architecture 27 0 104 (_process (_alias ((eq02)(sub_wire12)))(_simple)
				(_target(3))
				(_sensitivity(22))
			)))
			(#ASSIGN#105_28 (_architecture 28 0 105 (_process (_alias ((eq0d)(sub_wire13)))(_simple)
				(_target(14))
				(_sensitivity(21))
			)))
			(#ASSIGN#106_29 (_architecture 29 0 106 (_process (_alias ((eq03)(sub_wire14)))(_simple)
				(_target(4))
				(_sensitivity(20))
			)))
			(#ASSIGN#107_30 (_architecture 30 0 107 (_process (_alias ((eq0e)(sub_wire15)))(_simple)
				(_target(15))
				(_sensitivity(19))
			)))
			(#ASSIGN#108_31 (_architecture 31 0 108 (_process (_alias ((eq04)(sub_wire16)))(_simple)
				(_target(5))
				(_sensitivity(18))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 lpm_decode_component.lpm_decodes (_constant \16\))
		(_toward 0 lpm_decode_component.lpm_type (_string \V"LPM_DECODE"\))
		(_toward 0 lpm_decode_component.lpm_width (_constant \4\))
	)
	(_scope
	)
	(_instantiation lpm_decode_component 0 110 (_entity ovi_lpm  lpm_decode)
		(_port
			((data) (data))
			((eq) (sub_wire0))
			((aclr) (_open))
			((clken) (_open))
			((clock) (_open))
			((enable) (_open))
		)
	)
	(_model . CmdDecoder 33 -1)

)
I 000050 55 6483          1195193441445 FrameCtrl
(_unit VERILOG 6.743.6.418 (FrameCtrl 0 12 (FrameCtrl 0 12 ))
	(_version v38)
	(_time 1195193440953 2007.11.15 22:10:40)
	(_source (\./../../source/framectrl.v\ VERILOG (\./../../source/framectrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 15))
	(_entity
		(_time 1195193440953)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iFlipGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iFlip ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk0 ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 19 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal iAdr0 ~[15:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 20 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD0 ~[8:0]wire~ 0 20 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ0 ~[8:0]wire~ 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn0 ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iClk1 ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iAdr1 ~[15:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iD1 ~[8:0]wire~ 0 27 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ1 ~[8:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn1 ~wire 0 29 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 32 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 33 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 34 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 38 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Face0 ~reg 0 41 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FrameA_Adr ~[15:0]wire~ 0 45 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Clk ~wire 0 48 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FrameA_WrEn ~wire 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_D ~[8:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Q ~[8:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#42_0 (_architecture 0 0 42 (_process 
				(_target(20))
			)))
			(#ALWAYS#54_1 (_architecture 1 0 54 (_process 
				(_target(20))
				(_read(0)(2)(1)(20))
				(_need_init)
			)))
			(#ASSIGN#76_2 (_architecture 2 0 76 (_process (_simple)
				(_target(15))
			)))
			(#ASSIGN#76_3 (_architecture 3 0 76 (_process (_simple)
				(_target(19))
			)))
			(#ASSIGN#76_4 (_architecture 4 0 76 (_process (_simple)
				(_target(17))
			)))
			(#ASSIGN#76_5 (_architecture 5 0 76 (_process (_simple)
				(_target(18))
			)))
			(#ASSIGN#79_6 (_architecture 6 0 79 (_process (_simple)
				(_target(6))
				(_sensitivity(20)(25)(14))
			)))
			(#ASSIGN#80_7 (_architecture 7 0 80 (_process (_simple)
				(_target(11))
				(_sensitivity(20)(14)(25))
			)))
			(#ASSIGN#97_8 (_architecture 8 0 97 (_process (_alias ((FrameA_Adr)(_Face0)(iAdr0)(iAdr1)))(_simple)
				(_target(21))
				(_sensitivity(20)(4)(9))
			)))
			(#ASSIGN#98_9 (_architecture 9 0 98 (_process (_alias ((FrameA_D)(_Face0)(iD0)(iD1)))(_simple)
				(_target(24))
				(_sensitivity(20)(5)(10))
			)))
			(#ASSIGN#99_10 (_architecture 10 0 99 (_process (_alias ((FrameA_WrEn)(_Face0)(iWrEn0)(iWrEn1)))(_simple)
				(_target(23))
				(_sensitivity(20)(7)(12))
			)))
			(#ASSIGN#102_11 (_architecture 11 0 102 (_process (_simple)
				(_target(13))
				(_sensitivity(20)(9)(4))
			)))
			(#ASSIGN#105_12 (_architecture 12 0 105 (_process (_simple)
				(_target(14))
				(_sensitivity(16)(20)(10)(5))
			)))
			(#ASSIGN#106_13 (_architecture 13 0 106 (_process (_alias ((oSRAM_WE_)(_Face0)(iWrEn1)(iWrEn0)))(_simple)
				(_target(16))
				(_sensitivity(20)(12)(7))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FrameA0 0 59 (_entity .  FrameA)
		(_port
			((inclock) (iClk1))
			((outclock) (iClk0))
			((address) (FrameA_Adr))
			((data) (FrameA_D))
			((q) (FrameA_Q))
			((wren) (FrameA_WrEn))
		)
	)
	(_model . FrameCtrl 15 -1)

)
I 000047 55 5722          1195193441449 FrameA
(_unit VERILOG 6.743.6.418 (FrameA 0 39 (FrameA 0 39 ))
	(_version v38)
	(_time 1195193440953 2007.11.15 22:10:40)
	(_source (\./../../lib/framea.v\ VERILOG (\./../../lib/framea.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195193440953)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[15:0]wire~ 0 40 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal address ~[15:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 41 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal data ~[8:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal inclock ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wren ~wire 0 44 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal q ~[8:0]wire~ 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[8:0]wire~ 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#55_0 (_architecture 0 0 55 (_process (_alias ((q)(sub_wire0)))(_simple)
				(_target(5))
				(_sensitivity(6))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altsyncram_component.clock_enable_input_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.clock_enable_output_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.init_file (_string \V"../startup.hex"\))
		(_toward 0 altsyncram_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altsyncram_component.lpm_type (_string \V"altsyncram"\))
		(_toward 0 altsyncram_component.numwords_a (_constant \38400\))
		(_toward 0 altsyncram_component.operation_mode (_string \V"SINGLE_PORT"\))
		(_toward 0 altsyncram_component.outdata_aclr_a (_string \V"NONE"\))
		(_toward 0 altsyncram_component.outdata_reg_a (_string \V"CLOCK1"\))
		(_toward 0 altsyncram_component.power_up_uninitialized (_string \V"FALSE"\))
		(_toward 0 altsyncram_component.widthad_a (_constant \16\))
		(_toward 0 altsyncram_component.width_a (_constant \9\))
		(_toward 0 altsyncram_component.width_byteena_a (_constant \1\))
	)
	(_scope
	)
	(_instantiation altsyncram_component 0 57 (_entity ovi_lpm  altsyncram)
		(_port
			((wren_a) (wren))
			((clock0) (inclock))
			((clock1) (outclock))
			((address_a) (address))
			((data_a) (data))
			((q_a) (sub_wire0))
			((aclr0) (\1 \))
			((aclr1) (\2 \))
			((address_b) (\3 \))
			((addressstall_a) (\4 \))
			((addressstall_b) (\5 \))
			((byteena_a) (\6 \))
			((byteena_b) (\7 \))
			((clocken0) (\8 \))
			((clocken1) (\9 \))
			((clocken2) (\10 \))
			((clocken3) (\11 \))
			((data_b) (\12 \))
			((eccstatus) (_open))
			((q_b) (_open))
			((rden_a) (\13 \))
			((rden_b) (\14 \))
			((wren_b) (\15 \))
		)
	)
	(_model . FrameA 2 -1)

)
I 000045 55 6740          1195193441453 Line
(_unit VERILOG 6.743.6.418 (Line 0 14 (Line 0 14 ))
	(_version v38)
	(_time 1195193440953 2007.11.15 22:10:40)
	(_source (\./../../source/line.v\ VERILOG (\./../../source/line.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1195193440953)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~0 0 16 \240\ (_entity -1 (_code  16))))
		(_port (_internal iClk ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 23 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal iX0 ~[7:0]wire~ 0 23 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iY0 ~[7:0]wire~ 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iX1 ~[7:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iY1 ~[7:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 29 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Done ~reg 0 34 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]wire~S 0 44 (_array ~wire ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal X0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 51 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal dxAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dyAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Steep ~wire 0 60 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 64 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _AddrX ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _AddrY ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~S 0 78 (_array ~reg ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal _X ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Y ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dx ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dy ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Err ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _LastStep ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _NegativeYStep ~reg 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#35_0 (_architecture 0 0 35 (_process 
				(_target(9))
			)))
			(#ASSIGN#37_1 (_architecture 1 0 37 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(9))
			)))
			(#ASSIGN#44_2 (_architecture 2 0 44 (_process (_simple)
				(_target(10))
				(_sensitivity(3))
			)))
			(#ASSIGN#44_3 (_architecture 3 0 44 (_process (_simple)
				(_target(11))
				(_sensitivity(4))
			)))
			(#ASSIGN#44_4 (_architecture 4 0 44 (_process (_simple)
				(_target(12))
			)))
			(#ASSIGN#44_5 (_architecture 5 0 44 (_process (_simple)
				(_target(13))
			)))
			(#INITIAL#52_6 (_architecture 6 0 52 (_process 
				(_target(14))
			)))
			(#ASSIGN#54_7 (_architecture 7 0 54 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(8))
				(_sensitivity(14))
			)))
			(#ASSIGN#58_8 (_architecture 8 0 58 (_process (_alias ((dxAbs)(X1)(X0)(X1)(X0)(X0)(X1)))(_simple)
				(_target(15))
				(_sensitivity(12)(10))
			)))
			(#ASSIGN#58_9 (_architecture 9 0 58 (_process (_alias ((dyAbs)(Y1)(Y0)(Y1)(Y0)(Y0)(Y1)))(_simple)
				(_target(16))
				(_sensitivity(13)(11))
			)))
			(#ASSIGN#60_10 (_architecture 10 0 60 (_process (_alias ((Steep)(dyAbs)(dxAbs)))(_simple)
				(_target(17))
				(_sensitivity(16)(15))
			)))
			(#INITIAL#65_11 (_architecture 11 0 65 (_process 
				(_target(18)(19))
			)))
			(#ASSIGN#70_12 (_architecture 12 0 70 (_process (_simple)
				(_target(7))
				(_sensitivity(18)(19))
			)))
			(#INITIAL#80_13 (_architecture 13 0 80 (_process 
				(_target(20)(21)(22)(23)(25)(26))
			)))
			(#ALWAYS#90_14 (_architecture 14 0 90 (_process 
				(_target(14)(9)(22)(23)(24)(21)(20)(25)(18)(19)(26))
				(_read(0)(1)(12)(10)(16)(11)(13)(17)(15)(2)(20)(25)(21)(24)(23)(22)(26))
				(_need_init)
			)))
			(#INTERNAL#0_15 (_internal 15 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Line 17 -1)

)
I 000053 55 2649          1195193441457 SSHLEDMDCtrl
(_unit VERILOG 6.743.6.418 (SSHLEDMDCtrl 0 14 (SSHLEDMDCtrl 0 14 ))
	(_version v38)
	(_time 1195193440953 2007.11.15 22:10:40)
	(_source (\./../../source/sshledmdctrl.v\ VERILOG (\./../../source/sshledmdctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1195193440953)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 15 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iBCD ~[3:0]wire~ 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 16 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oMatrix ~[6:0]wire~ 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]reg~ 0 19 (_array ~reg ((_downto (i 6) (i 0))))))
		(_signal (_internal _oMatrix ~[6:0]reg~ 0 19 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#20_0 (_architecture 0 0 20 (_process 
				(_target(2))
			)))
			(#ASSIGN#22_1 (_architecture 1 0 22 (_process (_alias ((oMatrix)(_oMatrix)))(_simple)
				(_target(1))
				(_sensitivity(2))
			)))
			(#ALWAYS#26_2 (_architecture 2 0 26 (_process 
				(_target(2))
				(_read)
				(_sensitivity(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . SSHLEDMDCtrl 4 -1)

)
I 000055 55 18437         1195193441461 swankmania_HDL
(_unit VERILOG 6.743.6.418 (swankmania_HDL 0 12 (swankmania_HDL 0 12 ))
	(_version v38)
	(_time 1195193440953 2007.11.15 22:10:40)
	(_source (\./../../source/swankmania_hdl.v\ VERILOG (\./../../source/swankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 60))
	(_entity
		(_time 1195193440953)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate gSSHLEDMDCtrl 0 275 (_verilogfor  (_code  60) (_code  61) (_code  62))
	  (_object
	  	(_type (_internal ~vector~0 0 274 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal gCnt ~vector~0 0 274  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_59 (_internal 59 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation Digit 0 277 (_entity .  SSHLEDMDCtrl)
	  	(_port
	  		((iBCD) (SSHLEDMDCtrlD(_range  63)))
	  		((oMatrix) (SSHLEDMDCtrlQ(_range  64)))
	  	)
	  )
	)
	(_object
		(_port (_internal iClk27 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk50 ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 18 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal iSwitch ~[17:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 19 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iButton_ ~[3:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oLEDR ~[17:0]wire~ 0 22 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 23 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal oLEDG ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 26 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oHex7 ~[6:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex6 ~[6:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex5 ~[6:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex4 ~[6:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex3 ~[6:0]wire~ 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex2 ~[6:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex1 ~[6:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex0 ~[6:0]wire~ 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[23:0]wire~ 0 36 (_array ~wire ((_downto (i 23) (i 0))))))
		(_port (_internal ioGPIO0 ~[23:0]wire~ 0 36 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[25:0]wire~ 0 39 (_array ~wire ((_downto (i 25) (i 0))))))
		(_port (_internal ioGPIO1 ~[25:0]wire~ 0 39 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 43 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 43 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Clk16 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Clk100 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineWrEn ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineDone ~wire 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineAdr ~[15:0]wire~ 0 56 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipWrEn ~wire 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipDone ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipAdr ~[15:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_RGB ~[8:0]wire~ 0 62 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Vsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Hsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_SD ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_MCK ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Adr ~[15:0]wire~ 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComD ~[8:0]wire~ 0 70 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComColor ~[8:0]wire~ 0 71 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComCmd ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFrame ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFlip ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComDrawGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComPolyline ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComTriangle ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 86 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal ComX0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[31:0]wire~ 0 88 (_array ~wire ((_range  65)))))
		(_signal (_internal SSHLEDMDCtrlD ~[31:0]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[55:0]wire~ 0 89 (_array ~wire ((_range  66)))))
		(_signal (_internal SSHLEDMDCtrlQ ~[55:0]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~wire -1 141 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~wire -1 205 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 0 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal \3 \ ~[8:0]reg~ -1 0 (_internal (_uni (_constant \9'h0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~[15:0]wire~ -1 217 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~wire -1 220 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~wire -1 237 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~wire -1 256 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#141_0 (_internal 0 0 141 (_process (_alias ((\1 \)(ComPolyline)(LineDone)(ComFlip)(FlipDone)(ComPolyline)(ComFlip)))(_simple)
				(_target(54))
				(_sensitivity(44)(26)(42)(29))
			)))
			(#INTERNAL#205_1 (_internal 1 0 205 (_process (_alias ((\2 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(55))
				(_sensitivity(43)(42))
			)))
			(#INTERNAL#217_2 (_internal 2 0 217 (_process (_alias ((\5 \)(ComPolyline)(LineAdr)(FlipAdr)))(_simple)
				(_target(58))
				(_sensitivity(44)(27)(30))
			)))
			(#INTERNAL#220_3 (_internal 3 0 220 (_process (_alias ((\6 \)(ComPolyline)(LineWrEn)(ComFlip)(FlipWrEn)))(_simple)
				(_target(59))
				(_sensitivity(44)(25)(42)(28))
			)))
			(#INTERNAL#237_4 (_internal 4 0 237 (_process (_alias ((\7 \)(ComDrawGo)(ComPolyline)))(_simple)
				(_target(60))
				(_sensitivity(43)(44))
			)))
			(#INTERNAL#256_5 (_internal 5 0 256 (_process (_alias ((\8 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(61))
				(_sensitivity(43)(42))
			)))
			(#ASSIGN#102_6 (_architecture 6 0 102 (_process (_alias ((ComFrame)(ACX_Vsync)))(_simple)
				(_target(41))
				(_sensitivity(32))
			)))
			(#ASSIGN#127_7 (_architecture 7 0 127 (_process (_simple)
				(_target(14(0)))
			)))
			(#ASSIGN#127_8 (_architecture 8 0 127 (_process (_alias ((ComD(0))(ioGPIO0(1))))(_simple)
				(_target(37(0)))
				(_sensitivity(14(1)))
			)))
			(#ASSIGN#127_9 (_architecture 9 0 127 (_process (_simple)
				(_target(14(2)))
			)))
			(#ASSIGN#127_10 (_architecture 10 0 127 (_process (_alias ((ComD(1))(ioGPIO0(3))))(_simple)
				(_target(37(1)))
				(_sensitivity(14(3)))
			)))
			(#ASSIGN#127_11 (_architecture 11 0 127 (_process (_simple)
				(_target(14(4)))
			)))
			(#ASSIGN#127_12 (_architecture 12 0 127 (_process (_alias ((ComD(2))(ioGPIO0(5))))(_simple)
				(_target(37(2)))
				(_sensitivity(14(5)))
			)))
			(#ASSIGN#127_13 (_architecture 13 0 127 (_process (_simple)
				(_target(14(6)))
			)))
			(#ASSIGN#127_14 (_architecture 14 0 127 (_process (_alias ((ComD(3))(ioGPIO0(7))))(_simple)
				(_target(37(3)))
				(_sensitivity(14(7)))
			)))
			(#ASSIGN#127_15 (_architecture 15 0 127 (_process (_simple)
				(_target(14(8)))
			)))
			(#ASSIGN#127_16 (_architecture 16 0 127 (_process (_alias ((ComD(4))(ioGPIO0(9))))(_simple)
				(_target(37(4)))
				(_sensitivity(14(9)))
			)))
			(#ASSIGN#127_17 (_architecture 17 0 127 (_process (_simple)
				(_target(14(10)))
			)))
			(#ASSIGN#127_18 (_architecture 18 0 127 (_process (_alias ((ComD(5))(ioGPIO0(11))))(_simple)
				(_target(37(5)))
				(_sensitivity(14(11)))
			)))
			(#ASSIGN#127_19 (_architecture 19 0 127 (_process (_simple)
				(_target(14(12)))
			)))
			(#ASSIGN#127_20 (_architecture 20 0 127 (_process (_alias ((ComD(6))(ioGPIO0(13))))(_simple)
				(_target(37(6)))
				(_sensitivity(14(13)))
			)))
			(#ASSIGN#127_21 (_architecture 21 0 127 (_process (_simple)
				(_target(14(14)))
			)))
			(#ASSIGN#127_22 (_architecture 22 0 127 (_process (_alias ((ComD(7))(ioGPIO0(15))))(_simple)
				(_target(37(7)))
				(_sensitivity(14(15)))
			)))
			(#ASSIGN#127_23 (_architecture 23 0 127 (_process (_simple)
				(_target(14(16)))
			)))
			(#ASSIGN#127_24 (_architecture 24 0 127 (_process (_alias ((ComD(8))(ioGPIO0(17))))(_simple)
				(_target(37(8)))
				(_sensitivity(14(17)))
			)))
			(#ASSIGN#127_25 (_architecture 25 0 127 (_process (_simple)
				(_target(14(18)))
			)))
			(#ASSIGN#127_26 (_architecture 26 0 127 (_process (_alias ((ComGo)(ioGPIO0(19))))(_simple)
				(_target(39))
				(_sensitivity(14(19)))
			)))
			(#ASSIGN#127_27 (_architecture 27 0 127 (_process (_simple)
				(_target(14(20)))
			)))
			(#ASSIGN#127_28 (_architecture 28 0 127 (_process (_alias ((ComCmd)(ioGPIO0(21))))(_simple)
				(_target(40))
				(_sensitivity(14(21)))
			)))
			(#ASSIGN#127_29 (_architecture 29 0 127 (_process (_simple)
				(_target(14(22)))
			)))
			(#ASSIGN#127_30 (_architecture 30 0 127 (_process (_alias ((ioGPIO0(23))(ComFrame)))(_simple)
				(_target(14(23)))
				(_sensitivity(41))
			)))
			(#ASSIGN#186_31 (_architecture 31 0 186 (_process (_simple)
				(_target(15(0)))
			)))
			(#ASSIGN#186_32 (_architecture 32 0 186 (_process (_alias ((ioGPIO1(1))(ACX_RGB(8))))(_simple)
				(_target(15(1)))
				(_sensitivity(31(8)))
			)))
			(#ASSIGN#186_33 (_architecture 33 0 186 (_process (_simple)
				(_target(15(2)))
			)))
			(#ASSIGN#186_34 (_architecture 34 0 186 (_process (_alias ((ioGPIO1(3))(ACX_RGB(7))))(_simple)
				(_target(15(3)))
				(_sensitivity(31(7)))
			)))
			(#ASSIGN#186_35 (_architecture 35 0 186 (_process (_simple)
				(_target(15(4)))
			)))
			(#ASSIGN#186_36 (_architecture 36 0 186 (_process (_alias ((ioGPIO1(5))(ACX_RGB(6))))(_simple)
				(_target(15(5)))
				(_sensitivity(31(6)))
			)))
			(#ASSIGN#186_37 (_architecture 37 0 186 (_process (_simple)
				(_target(15(6)))
			)))
			(#ASSIGN#186_38 (_architecture 38 0 186 (_process (_alias ((ioGPIO1(7))(ACX_RGB(5))))(_simple)
				(_target(15(7)))
				(_sensitivity(31(5)))
			)))
			(#ASSIGN#186_39 (_architecture 39 0 186 (_process (_simple)
				(_target(15(8)))
			)))
			(#ASSIGN#186_40 (_architecture 40 0 186 (_process (_alias ((ioGPIO1(9))(ACX_RGB(4))))(_simple)
				(_target(15(9)))
				(_sensitivity(31(4)))
			)))
			(#ASSIGN#186_41 (_architecture 41 0 186 (_process (_simple)
				(_target(15(10)))
			)))
			(#ASSIGN#186_42 (_architecture 42 0 186 (_process (_alias ((ioGPIO1(11))(ACX_RGB(3))))(_simple)
				(_target(15(11)))
				(_sensitivity(31(3)))
			)))
			(#ASSIGN#186_43 (_architecture 43 0 186 (_process (_simple)
				(_target(15(12)))
			)))
			(#ASSIGN#186_44 (_architecture 44 0 186 (_process (_alias ((ioGPIO1(13))(ACX_RGB(2))))(_simple)
				(_target(15(13)))
				(_sensitivity(31(2)))
			)))
			(#ASSIGN#186_45 (_architecture 45 0 186 (_process (_simple)
				(_target(15(14)))
			)))
			(#ASSIGN#186_46 (_architecture 46 0 186 (_process (_alias ((ioGPIO1(15))(ACX_RGB(1))))(_simple)
				(_target(15(15)))
				(_sensitivity(31(1)))
			)))
			(#ASSIGN#186_47 (_architecture 47 0 186 (_process (_simple)
				(_target(15(16)))
			)))
			(#ASSIGN#186_48 (_architecture 48 0 186 (_process (_alias ((ioGPIO1(17))(ACX_RGB(0))))(_simple)
				(_target(15(17)))
				(_sensitivity(31(0)))
			)))
			(#ASSIGN#186_49 (_architecture 49 0 186 (_process (_simple)
				(_target(15(18)))
			)))
			(#ASSIGN#186_50 (_architecture 50 0 186 (_process (_alias ((ioGPIO1(19))(ACX_Hsync)))(_simple)
				(_target(15(19)))
				(_sensitivity(33))
			)))
			(#ASSIGN#186_51 (_architecture 51 0 186 (_process (_simple)
				(_target(15(20)))
			)))
			(#ASSIGN#186_52 (_architecture 52 0 186 (_process (_alias ((ioGPIO1(21))(ACX_Vsync)))(_simple)
				(_target(15(21)))
				(_sensitivity(32))
			)))
			(#ASSIGN#186_53 (_architecture 53 0 186 (_process (_simple)
				(_target(15(22)))
			)))
			(#ASSIGN#186_54 (_architecture 54 0 186 (_process (_alias ((ioGPIO1(23))(ACX_SD)))(_simple)
				(_target(15(23)))
				(_sensitivity(34))
			)))
			(#ASSIGN#186_55 (_architecture 55 0 186 (_process (_simple)
				(_target(15(24)))
			)))
			(#ASSIGN#186_56 (_architecture 56 0 186 (_process (_alias ((ioGPIO1(25))(ACX_MCK)))(_simple)
				(_target(15(25)))
				(_sensitivity(35))
			)))
			(#ASSIGN#272_57 (_architecture 57 0 272 (_process (_simple)
				(_target(6)(7)(8)(9)(10)(11)(12)(13))
				(_sensitivity(53))
			)))
			(#INTERNAL#0_58 (_internal 58 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation PLL_Sys0 0 93 (_entity .  PLL_Sys)
		(_port
			((inclk0) (iClk50))
			((c0) (Clk16))
			((c1) (Clk100))
		)
	)
	(_instantiation ComCtrl0 0 129 (_entity .  ComCtrl)
		(_port
			((iClk) (Clk100))
			((iD) (ComD))
			((iGo) (ComGo))
			((iCmd) (ComCmd))
			((oGo) (ComDrawGo))
			((iDone) (\1 \))
			((oColor) (ComColor))
			((oX0) (ComX0))
			((oY0) (ComY0))
			((oX1) (ComX1))
			((oY1) (ComY1))
			((oX2) (ComX2))
			((oY2) (ComY2))
			((oFlip) (ComFlip))
			((oPolyline) (ComPolyline))
			((oTriangle) (ComTriangle))
			((oDbgFull) (oLEDR(0)))
			((oDbgFullPersistent) (oLEDR(1)))
			((oDbgUsed) (SSHLEDMDCtrlD))
		)
	)
	(_instantiation ACX705AKM_Ctrl0 0 188 (_entity .  ACX705AKM_Ctrl)
		(_port
			((iClk100) (Clk100))
			((iClk16) (Clk16))
			((oVsync) (ACX_Vsync))
			((oHsync) (ACX_Hsync))
			((oSD) (ACX_SD))
			((oMCK) (ACX_MCK))
			((oAdr) (ACX_Adr))
		)
	)
	(_instantiation FrameCtrl0 0 201 (_entity .  FrameCtrl)
		(_port
			((iClk) (Clk100))
			((iFlipGo) (\2 \))
			((iFlip) (ComFlip))
			((iClk0) (ACX_MCK))
			((iAdr0) (ACX_Adr))
			((iD0) (\3 \))
			((oQ0) (ACX_RGB))
			((iWrEn0) (\4 \))
			((iClk1) (Clk100))
			((iAdr1) (\5 \))
			((iD1) (ComColor))
			((oQ1) (_open))
			((iWrEn1) (\6 \))
			((oSRAM_A) (oSRAM_A))
			((ioSRAM_IO) (ioSRAM_IO))
			((oSRAM_CE_) (oSRAM_CE_))
			((oSRAM_WE_) (oSRAM_WE_))
			((oSRAM_LB_) (oSRAM_LB_))
			((oSRAM_UB_) (oSRAM_UB_))
			((oSRAM_OE_) (oSRAM_OE_))
		)
	)
	(_instantiation Line0 0 233 (_entity .  Line)
		(_port
			((iClk) (Clk100))
			((iGo) (\7 \))
			((oDone) (LineDone))
			((iX0) (ComX0))
			((iY0) (ComY0))
			((iX1) (ComX1))
			((iY1) (ComY1))
			((oAdr) (LineAdr))
			((oWrEn) (LineWrEn))
		)
	)
	(_instantiation Flip0 0 252 (_entity .  Flip)
		(_port
			((iClk) (Clk100))
			((iGo) (\8 \))
			((oDone) (FlipDone))
			((oAdr) (FlipAdr))
			((oWrEn) (FlipWrEn))
		)
	)
	(_model . swankmania_HDL 67 -1)

)
I 000048 55 10448         1195193441465 PLL_Sys
(_unit VERILOG 6.743.6.418 (PLL_Sys 0 39 (PLL_Sys 0 39 ))
	(_version v38)
	(_time 1195193440953 2007.11.15 22:10:40)
	(_source (\./../../lib/pll_sys.v\ VERILOG (\./../../lib/pll_sys.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195193440953)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal inclk0 ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c0 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal c1 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 48 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal sub_wire0 ~[5:0]wire~ 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 49 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire5 ~[0:0]wire~ 0 49 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 50 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire2 ~[1:1]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~[0:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 55 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal sub_wire4 ~[1:0]wire~ 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 0 (_array ~reg ((_downto (i 5) (i 0))))))
		(_signal (_internal \2 \ ~[5:0]reg~ -1 0 (_internal (_uni (_constant \6'h3f\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 0 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal \5 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \17 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#49_0 (_architecture 0 0 49 (_process (_simple)
				(_target(4))
			)))
			(#ASSIGN#50_1 (_architecture 1 0 50 (_process (_alias ((sub_wire2)(sub_wire0(t_1_1))))(_simple)
				(_target(5))
				(_sensitivity(3(d_1_1)))
			)))
			(#ASSIGN#51_2 (_architecture 2 0 51 (_process (_alias ((sub_wire1)(sub_wire0(t_0_0))))(_simple)
				(_target(6))
				(_sensitivity(3(d_0_0)))
			)))
			(#ASSIGN#52_3 (_architecture 3 0 52 (_process (_alias ((c0)(sub_wire1)))(_simple)
				(_target(1))
				(_sensitivity(6))
			)))
			(#ASSIGN#53_4 (_architecture 4 0 53 (_process (_alias ((c1)(sub_wire2)))(_simple)
				(_target(2))
				(_sensitivity(5))
			)))
			(#ASSIGN#54_5 (_architecture 5 0 54 (_process (_alias ((sub_wire3)(inclk0)))(_simple)
				(_target(7))
				(_sensitivity(0))
			)))
			(#ASSIGN#55_6 (_architecture 6 0 55 (_process (_alias ((sub_wire4)(sub_wire5)(sub_wire3)))(_simple)
				(_target(8))
				(_sensitivity(4)(7))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altpll_component.clk0_divide_by (_constant \25\))
		(_toward 0 altpll_component.clk0_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk0_multiply_by (_constant \8\))
		(_toward 0 altpll_component.clk0_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.clk1_divide_by (_constant \1\))
		(_toward 0 altpll_component.clk1_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk1_multiply_by (_constant \2\))
		(_toward 0 altpll_component.clk1_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.compensate_clock (_string \V"CLK0"\))
		(_toward 0 altpll_component.inclk0_input_frequency (_constant \20000\))
		(_toward 0 altpll_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altpll_component.lpm_hint (_string \V"CBX_MODULE_PREFIX=PLL_Sys"\))
		(_toward 0 altpll_component.lpm_type (_string \V"altpll"\))
		(_toward 0 altpll_component.operation_mode (_string \V"NORMAL"\))
		(_toward 0 altpll_component.port_activeclock (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_areset (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkloss (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkswitch (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_configupdate (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_fbin (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_inclk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_inclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_locked (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pfdena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasecounterselect (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasedone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasestep (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phaseupdown (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pllena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanaclr (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclk (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclkena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandata (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandataout (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanread (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanwrite (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk1 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk3 (_string \V"PORT_UNUSED"\))
	)
	(_scope
	)
	(_instantiation altpll_component 0 57 (_entity ovi_lpm  altpll)
		(_port
			((inclk) (sub_wire4))
			((clk) (sub_wire0))
			((activeclock) (_open))
			((areset) (\1 \))
			((clkbad) (_open))
			((clkena) (\2 \))
			((clkloss) (_open))
			((clkswitch) (\3 \))
			((configupdate) (\4 \))
			((enable0) (_open))
			((enable1) (_open))
			((extclk) (_open))
			((extclkena) (\5 \))
			((fbin) (\6 \))
			((fbout) (_open))
			((locked) (_open))
			((pfdena) (\7 \))
			((phasecounterselect) (\8 \))
			((phasedone) (_open))
			((phasestep) (\9 \))
			((phaseupdown) (\10 \))
			((pllena) (\11 \))
			((scanaclr) (\12 \))
			((scanclk) (\13 \))
			((scanclkena) (\14 \))
			((scandata) (\15 \))
			((scandataout) (_open))
			((scandone) (_open))
			((scanread) (\16 \))
			((scanwrite) (\17 \))
			((sclkout0) (_open))
			((sclkout1) (_open))
			((vcooverrange) (_open))
			((vcounderrange) (_open))
		)
	)
	(_model . PLL_Sys 8 -1)

)
I 000045 55 3483          1195193441469 Flip
(_unit VERILOG 6.743.6.418 (Flip 0 12 (Flip 0 12 ))
	(_version v38)
	(_time 1195193440953 2007.11.15 22:10:40)
	(_source (\./../../source/flip.v\ VERILOG (\./../../source/flip.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195193440953)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]reg~ 0 22 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal _Adr ~[15:0]reg~ 0 22 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Done ~reg 0 24 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 26 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#23_0 (_architecture 0 0 23 (_process 
				(_target(5))
			)))
			(#INITIAL#25_1 (_architecture 1 0 25 (_process 
				(_target(6))
			)))
			(#INITIAL#27_2 (_architecture 2 0 27 (_process 
				(_target(7))
			)))
			(#ASSIGN#29_3 (_architecture 3 0 29 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(6))
			)))
			(#ASSIGN#30_4 (_architecture 4 0 30 (_process (_alias ((oAdr)(_Adr)))(_simple)
				(_target(3))
				(_sensitivity(5))
			)))
			(#ASSIGN#31_5 (_architecture 5 0 31 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#33_6 (_architecture 6 0 33 (_process 
				(_target(6)(7)(5))
				(_read(0)(1)(5))
				(_need_init)
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Flip 9 -1)

)
I 000046 55 2572          1195193441473 tbClk
(_unit VERILOG 6.743.6.418 (tbClk 0 13 (tbClk 0 13 ))
	(_version v38)
	(_time 1195193440953 2007.11.15 22:10:40)
	(_source (\./../../source/tbclk.v\ VERILOG (\./../../source/tbclk.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1195193440953)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Timescale_kHz ~vector~0 0 15 \1000000000\ (_entity -1 (_code  3))))
		(_type (_internal ~vector~1 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Frequency_kHz ~vector~1 0 17 \0\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Ticks ~vector~2 0 27 \$unsigned(Timescale_kHz/2*Frequency_kHz)\ (_entity -1 (_code  5)))(_constant))
		(_port (_internal _oClk ~reg 0 19 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#22_0 (_architecture 0 0 22 (_process 
				(_target(0))
			)))
			(#ALWAYS#29_1 (_architecture 1 0 29 (_process 
				(_target(0))
				(_read(0))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . tbClk 6 -1)

)
I 000057 55 2946          1195193441477 tbswankmania_HDL
(_unit VERILOG 6.743.6.418 (tbswankmania_HDL 0 11 (tbswankmania_HDL 0 11 ))
	(_version v38)
	(_time 1195193440953 2007.11.15 22:10:40)
	(_source (\./../../source/tbswankmania_hdl.v\ VERILOG (\./../../source/tbswankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195193440953)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_signal (_internal iClk27 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal iClk50 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#75_0 (_architecture 0 0 75 (_process 
				(_monitor)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbClk0 0 17 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \50000\))
		)
		(_port
			((_oClk) (iClk50))
		)
	)
	(_instantiation tbClk1 0 26 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \27000\))
		)
		(_port
			((_oClk) (iClk27))
		)
	)
	(_instantiation swankmania_HDL0 0 35 (_entity .  swankmania_HDL)
		(_port
			((iClk27) (iClk27))
			((iClk50) (iClk50))
			((iSwitch) (_open))
			((iButton_) (_open))
			((oLEDR) (_open))
			((oLEDG) (_open))
			((oHex7) (_open))
			((oHex6) (_open))
			((oHex5) (_open))
			((oHex4) (_open))
			((oHex3) (_open))
			((oHex2) (_open))
			((oHex1) (_open))
			((oHex0) (_open))
			((ioGPIO0) (_open))
			((ioGPIO1) (_open))
			((oSRAM_A) (_open))
			((ioSRAM_IO) (_open))
			((oSRAM_CE_) (_open))
			((oSRAM_WE_) (_open))
			((oSRAM_LB_) (_open))
			((oSRAM_UB_) (_open))
			((oSRAM_OE_) (_open))
		)
	)
	(_model . tbswankmania_HDL 2 -1)

)
I 000046 55 1729          1195193463594 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1195193463328 2007.11.15 22:11:03)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1195193463328)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbswankmania_HDL 0 0 (_entity .  tbswankmania_HDL)
	)
	(_model . $root 1 -1)

)
I 000057 55 2998          1195193463612 tbswankmania_HDL
(_unit VERILOG 6.743.6.418 (tbswankmania_HDL 0 11 (tbswankmania_HDL 0 11 ))
	(_version v38)
	(_time 1195193463328 2007.11.15 22:11:03)
	(_source (\./../../source/tbswankmania_hdl.v\ VERILOG (\./../../source/tbswankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195193463328)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_signal (_internal iClk27 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal iClk50 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#75_0 (_architecture 0 0 75 (_process 
				(_monitor)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbClk0 0 17 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \50000\))
		)
		(_port
			((_oClk) (iClk50))
		)
		(_delay (50000.000000))
	)
	(_instantiation tbClk1 0 26 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \27000\))
		)
		(_port
			((_oClk) (iClk27))
		)
		(_delay (27000.000000))
	)
	(_instantiation swankmania_HDL0 0 35 (_entity .  swankmania_HDL)
		(_port
			((iClk27) (iClk27))
			((iClk50) (iClk50))
			((iSwitch) (_open))
			((iButton_) (_open))
			((oLEDR) (_open))
			((oLEDG) (_open))
			((oHex7) (_open))
			((oHex6) (_open))
			((oHex5) (_open))
			((oHex4) (_open))
			((oHex3) (_open))
			((oHex2) (_open))
			((oHex1) (_open))
			((oHex0) (_open))
			((ioGPIO0) (_open))
			((ioGPIO1) (_open))
			((oSRAM_A) (_open))
			((ioSRAM_IO) (_open))
			((oSRAM_CE_) (_open))
			((oSRAM_WE_) (_open))
			((oSRAM_LB_) (_open))
			((oSRAM_UB_) (_open))
			((oSRAM_OE_) (_open))
		)
	)
	(_model . tbswankmania_HDL 2 -1)

)
I 000046 55 1729          1195258497046 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1195258495453 2007.11.16 16:14:55)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1195258495453)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbswankmania_HDL 0 0 (_entity .  tbswankmania_HDL)
	)
	(_model . $root 1 -1)

)
I 000055 55 7113          1195258497050 ACX705AKM_Ctrl
(_unit VERILOG 6.743.6.418 (ACX705AKM_Ctrl 0 12 (ACX705AKM_Ctrl 0 12 ))
	(_version v38)
	(_time 1195258495453 2007.11.16 16:14:55)
	(_source (\./../../source/acx705akm_ctrl.v\ VERILOG (\./../../source/acx705akm_ctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 18))
	(_entity
		(_time 1195258495453)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 26 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal MCK_Hz ~vector~0 0 26 \4000000\ (_entity -1 (_code  18)))(_constant))
		(_type (_internal ~vector~1 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Hsync_Frame ~vector~1 0 27 \200\ (_entity -1 (_code  19)))(_constant))
		(_type (_internal ~vector~2 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Vsync_Hz ~vector~2 0 28 \74\ (_entity -1 (_code  20)))(_constant))
		(_type (_internal ~vector~3 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Dots_Frame ~vector~3 0 29 \10\ (_entity -1 (_code  21)))(_constant))
		(_type (_internal ~vector~4 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~4 0 30 \240\ (_entity -1 (_code  22)))(_constant))
		(_type (_internal ~vector~5 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Lines_Frame ~vector~5 0 31 \160\ (_entity -1 (_code  23)))(_constant))
		(_type (_internal ~vector~6 0 32 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Frame ~vector~6 0 32 \Pixels_Line*Lines_Frame\ (_entity -1 (_code  24)))(_constant))
		(_port (_internal iClk100 ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iClk16 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal oVsync ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHsync ~wire 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSD ~wire 0 17 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oMCK ~wire 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 19 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _MCK8 ~reg 0 37 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal _MCK ~reg 0 37 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _MCK100a ~reg 0 60 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _MCK100b ~reg 0 60 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _MCK100 ~reg 0 60 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCK100 ~wire 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 78 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _DotCnt ~[8:0]reg~ 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 79 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _HsyncCnt ~[7:0]reg~ 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _DotCnt100 ~[8:0]reg~ 0 87 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _HsyncCnt100 ~[7:0]reg~ 0 88 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Hsync ~reg 0 146 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Vsync ~reg 0 146 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#23_0 (_architecture 0 0 23 (_process (_simple)
				(_target(4))
			)))
			(#INITIAL#38_1 (_architecture 1 0 38 (_process 
				(_target(7)(8))
			)))
			(#ASSIGN#43_2 (_architecture 2 0 43 (_process (_alias ((oMCK)(_MCK)))(_simple)
				(_target(5))
				(_sensitivity(8))
			)))
			(#ALWAYS#46_3 (_architecture 3 0 46 (_process 
				(_target(7))
				(_read(1)(7))
				(_need_init)
			)))
			(#ALWAYS#52_4 (_architecture 4 0 52 (_process 
				(_target(8))
				(_read(7)(8))
				(_need_init)
			)))
			(#INITIAL#61_5 (_architecture 5 0 61 (_process 
				(_target(9)(10)(11))
			)))
			(#INITIAL#80_6 (_architecture 6 0 80 (_process 
				(_target(13)(14))
			)))
			(#INITIAL#89_7 (_architecture 7 0 89 (_process 
				(_target(15)(16))
			)))
			(#ASSIGN#94_8 (_architecture 8 0 94 (_process (_simple)
				(_target(6))
				(_sensitivity(15)(16))
			)))
			(#ALWAYS#97_9 (_architecture 9 0 97 (_process 
				(_target(13))
				(_read(5)(13))
				(_need_init)
			)))
			(#ALWAYS#105_10 (_architecture 10 0 105 (_process 
				(_target(9)(10)(11)(15))
				(_read(0)(8)(9)(10)(12)(15))
				(_need_init)
			)))
			(#ALWAYS#121_11 (_architecture 11 0 121 (_process 
				(_target(14))
				(_read(5)(13)(14))
				(_need_init)
			)))
			(#ALWAYS#132_12 (_architecture 12 0 132 (_process 
				(_target(16))
				(_read(0)(15)(16))
				(_need_init)
			)))
			(#INITIAL#147_13 (_architecture 13 0 147 (_process 
				(_target(17)(18))
			)))
			(#ALWAYS#152_14 (_architecture 14 0 152 (_process 
				(_target(17)(18))
				(_read(5)(13)(14))
				(_need_init)
			)))
			(#ASSIGN#160_15 (_architecture 15 0 160 (_process (_alias ((oHsync)(_Hsync)))(_simple)
				(_target(3))
				(_sensitivity(17))
			)))
			(#ASSIGN#160_16 (_architecture 16 0 160 (_process (_alias ((oVsync)(_Vsync)))(_simple)
				(_target(2))
				(_sensitivity(18))
			)))
			(#INTERNAL#0_17 (_internal 17 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 69 (_entity .  Debounce)
		(_port
			((iClk) (iClk100))
			((iD) (_MCK100))
			((oQ) (MCK100))
		)
	)
	(_model . ACX705AKM_Ctrl 31 -1)

)
I 000049 55 2647          1195258497054 Debounce
(_unit VERILOG 6.743.6.418 (Debounce 0 12 (Debounce 0 12 ))
	(_version v38)
	(_time 1195258495453 2007.11.16 16:14:55)
	(_source (\./../../source/debounce.v\ VERILOG (\./../../source/debounce.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195258495453)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iD ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oQ ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Q ~reg 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Bounce ~reg 0 21 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#19_0 (_architecture 0 0 19 (_process 
				(_target(3))
			)))
			(#INITIAL#22_1 (_architecture 1 0 22 (_process 
				(_target(4))
			)))
			(#ASSIGN#24_2 (_architecture 2 0 24 (_process (_alias ((oQ)(_Q)))(_simple)
				(_target(2))
				(_sensitivity(3))
			)))
			(#ALWAYS#27_3 (_architecture 3 0 27 (_process 
				(_target(4)(3))
				(_read(0)(1)(4))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Debounce 5 -1)

)
I 000048 55 9368          1195258497058 ComCtrl
(_unit VERILOG 6.743.6.418 (ComCtrl 0 12 (ComCtrl 0 12 ))
	(_version v38)
	(_time 1195258495453 2007.11.16 16:14:55)
	(_source (\./../../source/comctrl.v\ VERILOG (\./../../source/comctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 22))
	(_entity
		(_time 1195258495453)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[8:0]wire~ 0 16 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD ~[8:0]wire~ 0 16 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iGo ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iCmd ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oGo ~wire 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iDone ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oColor ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 24 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal oX0 ~[7:0]wire~ 0 24 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY0 ~[7:0]wire~ 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX1 ~[7:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY1 ~[7:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX2 ~[7:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY2 ~[7:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oFlip ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oPolyline ~wire 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oTriangle ~wire 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDbgFull ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oDbgFullPersistent ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 37 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal oDbgUsed ~[9:0]wire~ 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _FullPersistent ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 44 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _Color ~[8:0]reg~ 0 44 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _SetColor ~reg 0 45 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DebounceGo ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Empty ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _FIFO_Pop ~reg 0 55 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FIFO_Q ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Cmd ~wire 0 59 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FIFO_Used ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderFlip ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderPolyline ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[47:0]reg~ 0 66 (_array ~reg ((_range  22)))))
		(_signal (_internal _VertexBuf ~[47:0]reg~ 0 66 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 70 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _Cnt ~[7:0]reg~ 0 70 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Flip ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Go ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Polyline ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Y ~reg 0 159 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_virtual \1 \ 0 108 (_uni ((3)(1)))))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#INITIAL#46_1 (_architecture 1 0 46 (_process 
				(_target(20)(21))
			)))
			(#INITIAL#56_2 (_architecture 2 0 56 (_process 
				(_target(24))
			)))
			(#INITIAL#67_3 (_architecture 3 0 67 (_process 
				(_target(30))
			)))
			(#INITIAL#75_4 (_architecture 4 0 75 (_process 
				(_target(31)(32)(33)(34))
			)))
			(#ASSIGN#84_5 (_architecture 5 0 84 (_process (_alias ((oDbgFullPersistent)(_FullPersistent)))(_simple)
				(_target(17))
				(_sensitivity(19))
			)))
			(#ALWAYS#85_6 (_architecture 6 0 85 (_process 
				(_target(19))
				(_read(0)(16))
				(_need_init)
			)))
			(#ASSIGN#90_7 (_architecture 7 0 90 (_process (_alias ((oColor)(_Color)))(_simple)
				(_target(6))
				(_sensitivity(20))
			)))
			(#ASSIGN#102_8 (_architecture 8 0 102 (_process (_alias ((FIFO_Cmd)(FIFO_Q(9))))(_simple)
				(_target(26))
				(_sensitivity(25(9)))
			)))
			(#ASSIGN#103_9 (_architecture 9 0 103 (_process (_alias ((oDbgUsed)(FIFO_Used)))(_simple)
				(_target(18))
				(_sensitivity(27))
			)))
			(#ASSIGN#152_10 (_architecture 10 0 152 (_process (_alias ((oX0)(_VertexBuf(d_47_40))))(_simple)
				(_target(7))
				(_sensitivity(30(d_47_40)))
			)))
			(#ASSIGN#152_11 (_architecture 11 0 152 (_process (_alias ((oY0)(_VertexBuf(d_39_32))))(_simple)
				(_target(8))
				(_sensitivity(30(d_39_32)))
			)))
			(#ASSIGN#152_12 (_architecture 12 0 152 (_process (_alias ((oX1)(_VertexBuf(d_31_24))))(_simple)
				(_target(9))
				(_sensitivity(30(d_31_24)))
			)))
			(#ASSIGN#152_13 (_architecture 13 0 152 (_process (_alias ((oY1)(_VertexBuf(d_23_16))))(_simple)
				(_target(10))
				(_sensitivity(30(d_23_16)))
			)))
			(#ASSIGN#152_14 (_architecture 14 0 152 (_process (_alias ((oX2)(_VertexBuf(d_15_8))))(_simple)
				(_target(11))
				(_sensitivity(30(d_15_8)))
			)))
			(#ASSIGN#152_15 (_architecture 15 0 152 (_process (_alias ((oY2)(_VertexBuf(d_7_0))))(_simple)
				(_target(12))
				(_sensitivity(30(d_7_0)))
			)))
			(#ASSIGN#157_16 (_architecture 16 0 157 (_process (_alias ((oFlip)(_Flip)))(_simple)
				(_target(13))
				(_sensitivity(32))
			)))
			(#ASSIGN#157_17 (_architecture 17 0 157 (_process (_alias ((oGo)(_Go)))(_simple)
				(_target(4))
				(_sensitivity(33))
			)))
			(#ASSIGN#157_18 (_architecture 18 0 157 (_process (_alias ((oPolyline)(_Polyline)))(_simple)
				(_target(14))
				(_sensitivity(34))
			)))
			(#INITIAL#160_19 (_architecture 19 0 160 (_process 
				(_target(35))
			)))
			(#ALWAYS#162_20 (_architecture 20 0 162 (_process 
				(_target(24)(33)(35)(32)(31)(34)(20)(21)(30))
				(_read(0)(23)(5)(33)(24)(25(9))(28)(29)(21)(25(d_8_0))(34)(25(d_7_0))(30(d_47_8))(35)(31))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 93 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (iGo))
			((oQ) (DebounceGo))
		)
	)
	(_instantiation ComFIFO0 0 104 (_entity .  ComFIFO)
		(_port
			((clock) (iClk))
			((data) (\1 \))
			((rdreq) (_FIFO_Pop))
			((wrreq) (DebounceGo))
			((q) (FIFO_Q))
			((usedw) (FIFO_Used))
			((empty) (FIFO_Empty))
			((full) (oDbgFull))
		)
	)
	(_instantiation CmdDecoder0 0 124 (_entity .  CmdDecoder)
		(_port
			((data) (FIFO_Q(d_3_0)))
			((eq00) (DecoderFlip))
			((eq01) (DecoderPolyline))
			((eq02) (_open))
			((eq03) (_open))
			((eq04) (_open))
			((eq05) (_open))
			((eq06) (_open))
			((eq07) (_open))
			((eq08) (_open))
			((eq09) (_open))
			((eq0a) (_open))
			((eq0b) (_open))
			((eq0c) (_open))
			((eq0d) (_open))
			((eq0e) (_open))
			((eq0f) (_open))
		)
	)
	(_model . ComCtrl 23 -1)

)
I 000048 55 4542          1195258497062 ComFIFO
(_unit VERILOG 6.743.6.418 (ComFIFO 0 39 (ComFIFO 0 39 ))
	(_version v38)
	(_time 1195258495453 2007.11.16 16:14:55)
	(_source (\./../../lib/comfifo.v\ VERILOG (\./../../lib/comfifo.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195258495453)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal clock ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 41 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal data ~[9:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal rdreq ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wrreq ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal empty ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal full ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~[9:0]wire~ 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal usedw ~[9:0]wire~ 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire2 ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 61 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#62_0 (_architecture 0 0 62 (_process (_alias ((usedw)(sub_wire0)))(_simple)
				(_target(7))
				(_sensitivity(8))
			)))
			(#ASSIGN#63_1 (_architecture 1 0 63 (_process (_alias ((empty)(sub_wire1)))(_simple)
				(_target(4))
				(_sensitivity(9))
			)))
			(#ASSIGN#64_2 (_architecture 2 0 64 (_process (_alias ((q)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(10))
			)))
			(#ASSIGN#65_3 (_architecture 3 0 65 (_process (_alias ((full)(sub_wire3)))(_simple)
				(_target(5))
				(_sensitivity(11))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 scfifo_component.add_ram_output_register (_string \V"ON"\))
		(_toward 0 scfifo_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 scfifo_component.lpm_numwords (_constant \1024\))
		(_toward 0 scfifo_component.lpm_showahead (_string \V"ON"\))
		(_toward 0 scfifo_component.lpm_type (_string \V"scfifo"\))
		(_toward 0 scfifo_component.lpm_width (_constant \10\))
		(_toward 0 scfifo_component.lpm_widthu (_constant \10\))
		(_toward 0 scfifo_component.overflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.underflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.use_eab (_string \V"ON"\))
	)
	(_scope
	)
	(_instantiation scfifo_component 0 67 (_entity ovi_lpm  scfifo)
		(_port
			((rdreq) (rdreq))
			((clock) (clock))
			((wrreq) (wrreq))
			((data) (data))
			((usedw) (sub_wire0))
			((empty) (sub_wire1))
			((q) (sub_wire2))
			((full) (sub_wire3))
			((aclr) (_open))
			((almost_empty) (_open))
			((almost_full) (_open))
			((sclr) (_open))
		)
	)
	(_model . ComFIFO 5 -1)

)
I 000051 55 11634         1195258497066 CmdDecoder
(_unit VERILOG 6.743.6.418 (CmdDecoder 0 39 (CmdDecoder 0 39 ))
	(_version v38)
	(_time 1195258495453 2007.11.16 16:14:55)
	(_source (\./../../lib/cmddecoder.v\ VERILOG (\./../../lib/cmddecoder.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 33))
	(_entity
		(_time 1195258495453)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 40 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal data ~[3:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal eq00 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq01 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq02 ~wire 0 43 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq03 ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq04 ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq05 ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq06 ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq07 ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq08 ~wire 0 49 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq09 ~wire 0 50 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0a ~wire 0 51 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0b ~wire 0 52 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0c ~wire 0 53 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0d ~wire 0 54 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0e ~wire 0 55 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0f ~wire 0 56 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 76 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal sub_wire0 ~[15:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[4:4]wire~ 0 77 (_array ~wire ((_to (i 4) (i 4))))))
		(_signal (_internal sub_wire16 ~[4:4]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[14:14]wire~ 0 78 (_array ~wire ((_to (i 14) (i 14))))))
		(_signal (_internal sub_wire15 ~[14:14]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:3]wire~ 0 79 (_array ~wire ((_to (i 3) (i 3))))))
		(_signal (_internal sub_wire14 ~[3:3]wire~ 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[13:13]wire~ 0 80 (_array ~wire ((_to (i 13) (i 13))))))
		(_signal (_internal sub_wire13 ~[13:13]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:2]wire~ 0 81 (_array ~wire ((_to (i 2) (i 2))))))
		(_signal (_internal sub_wire12 ~[2:2]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[12:12]wire~ 0 82 (_array ~wire ((_to (i 12) (i 12))))))
		(_signal (_internal sub_wire11 ~[12:12]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 83 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire10 ~[1:1]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:11]wire~ 0 84 (_array ~wire ((_to (i 11) (i 11))))))
		(_signal (_internal sub_wire9 ~[11:11]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 85 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire8 ~[0:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[10:10]wire~ 0 86 (_array ~wire ((_to (i 10) (i 10))))))
		(_signal (_internal sub_wire7 ~[10:10]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:9]wire~ 0 87 (_array ~wire ((_to (i 9) (i 9))))))
		(_signal (_internal sub_wire6 ~[9:9]wire~ 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:8]wire~ 0 88 (_array ~wire ((_to (i 8) (i 8))))))
		(_signal (_internal sub_wire5 ~[8:8]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:7]wire~ 0 89 (_array ~wire ((_to (i 7) (i 7))))))
		(_signal (_internal sub_wire4 ~[7:7]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:6]wire~ 0 90 (_array ~wire ((_to (i 6) (i 6))))))
		(_signal (_internal sub_wire3 ~[6:6]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:5]wire~ 0 91 (_array ~wire ((_to (i 5) (i 5))))))
		(_signal (_internal sub_wire2 ~[5:5]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[15:15]wire~ 0 92 (_array ~wire ((_to (i 15) (i 15))))))
		(_signal (_internal sub_wire1 ~[15:15]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#77_0 (_architecture 0 0 77 (_process (_alias ((sub_wire16)(sub_wire0(t_4_4))))(_simple)
				(_target(18))
				(_sensitivity(17(d_4_4)))
			)))
			(#ASSIGN#78_1 (_architecture 1 0 78 (_process (_alias ((sub_wire15)(sub_wire0(t_14_14))))(_simple)
				(_target(19))
				(_sensitivity(17(d_14_14)))
			)))
			(#ASSIGN#79_2 (_architecture 2 0 79 (_process (_alias ((sub_wire14)(sub_wire0(t_3_3))))(_simple)
				(_target(20))
				(_sensitivity(17(d_3_3)))
			)))
			(#ASSIGN#80_3 (_architecture 3 0 80 (_process (_alias ((sub_wire13)(sub_wire0(t_13_13))))(_simple)
				(_target(21))
				(_sensitivity(17(d_13_13)))
			)))
			(#ASSIGN#81_4 (_architecture 4 0 81 (_process (_alias ((sub_wire12)(sub_wire0(t_2_2))))(_simple)
				(_target(22))
				(_sensitivity(17(d_2_2)))
			)))
			(#ASSIGN#82_5 (_architecture 5 0 82 (_process (_alias ((sub_wire11)(sub_wire0(t_12_12))))(_simple)
				(_target(23))
				(_sensitivity(17(d_12_12)))
			)))
			(#ASSIGN#83_6 (_architecture 6 0 83 (_process (_alias ((sub_wire10)(sub_wire0(t_1_1))))(_simple)
				(_target(24))
				(_sensitivity(17(d_1_1)))
			)))
			(#ASSIGN#84_7 (_architecture 7 0 84 (_process (_alias ((sub_wire9)(sub_wire0(t_11_11))))(_simple)
				(_target(25))
				(_sensitivity(17(d_11_11)))
			)))
			(#ASSIGN#85_8 (_architecture 8 0 85 (_process (_alias ((sub_wire8)(sub_wire0(t_0_0))))(_simple)
				(_target(26))
				(_sensitivity(17(d_0_0)))
			)))
			(#ASSIGN#86_9 (_architecture 9 0 86 (_process (_alias ((sub_wire7)(sub_wire0(t_10_10))))(_simple)
				(_target(27))
				(_sensitivity(17(d_10_10)))
			)))
			(#ASSIGN#87_10 (_architecture 10 0 87 (_process (_alias ((sub_wire6)(sub_wire0(t_9_9))))(_simple)
				(_target(28))
				(_sensitivity(17(d_9_9)))
			)))
			(#ASSIGN#88_11 (_architecture 11 0 88 (_process (_alias ((sub_wire5)(sub_wire0(t_8_8))))(_simple)
				(_target(29))
				(_sensitivity(17(d_8_8)))
			)))
			(#ASSIGN#89_12 (_architecture 12 0 89 (_process (_alias ((sub_wire4)(sub_wire0(t_7_7))))(_simple)
				(_target(30))
				(_sensitivity(17(d_7_7)))
			)))
			(#ASSIGN#90_13 (_architecture 13 0 90 (_process (_alias ((sub_wire3)(sub_wire0(t_6_6))))(_simple)
				(_target(31))
				(_sensitivity(17(d_6_6)))
			)))
			(#ASSIGN#91_14 (_architecture 14 0 91 (_process (_alias ((sub_wire2)(sub_wire0(t_5_5))))(_simple)
				(_target(32))
				(_sensitivity(17(d_5_5)))
			)))
			(#ASSIGN#92_15 (_architecture 15 0 92 (_process (_alias ((sub_wire1)(sub_wire0(t_15_15))))(_simple)
				(_target(33))
				(_sensitivity(17(d_15_15)))
			)))
			(#ASSIGN#93_16 (_architecture 16 0 93 (_process (_alias ((eq0f)(sub_wire1)))(_simple)
				(_target(16))
				(_sensitivity(33))
			)))
			(#ASSIGN#94_17 (_architecture 17 0 94 (_process (_alias ((eq05)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(32))
			)))
			(#ASSIGN#95_18 (_architecture 18 0 95 (_process (_alias ((eq06)(sub_wire3)))(_simple)
				(_target(7))
				(_sensitivity(31))
			)))
			(#ASSIGN#96_19 (_architecture 19 0 96 (_process (_alias ((eq07)(sub_wire4)))(_simple)
				(_target(8))
				(_sensitivity(30))
			)))
			(#ASSIGN#97_20 (_architecture 20 0 97 (_process (_alias ((eq08)(sub_wire5)))(_simple)
				(_target(9))
				(_sensitivity(29))
			)))
			(#ASSIGN#98_21 (_architecture 21 0 98 (_process (_alias ((eq09)(sub_wire6)))(_simple)
				(_target(10))
				(_sensitivity(28))
			)))
			(#ASSIGN#99_22 (_architecture 22 0 99 (_process (_alias ((eq0a)(sub_wire7)))(_simple)
				(_target(11))
				(_sensitivity(27))
			)))
			(#ASSIGN#100_23 (_architecture 23 0 100 (_process (_alias ((eq00)(sub_wire8)))(_simple)
				(_target(1))
				(_sensitivity(26))
			)))
			(#ASSIGN#101_24 (_architecture 24 0 101 (_process (_alias ((eq0b)(sub_wire9)))(_simple)
				(_target(12))
				(_sensitivity(25))
			)))
			(#ASSIGN#102_25 (_architecture 25 0 102 (_process (_alias ((eq01)(sub_wire10)))(_simple)
				(_target(2))
				(_sensitivity(24))
			)))
			(#ASSIGN#103_26 (_architecture 26 0 103 (_process (_alias ((eq0c)(sub_wire11)))(_simple)
				(_target(13))
				(_sensitivity(23))
			)))
			(#ASSIGN#104_27 (_architecture 27 0 104 (_process (_alias ((eq02)(sub_wire12)))(_simple)
				(_target(3))
				(_sensitivity(22))
			)))
			(#ASSIGN#105_28 (_architecture 28 0 105 (_process (_alias ((eq0d)(sub_wire13)))(_simple)
				(_target(14))
				(_sensitivity(21))
			)))
			(#ASSIGN#106_29 (_architecture 29 0 106 (_process (_alias ((eq03)(sub_wire14)))(_simple)
				(_target(4))
				(_sensitivity(20))
			)))
			(#ASSIGN#107_30 (_architecture 30 0 107 (_process (_alias ((eq0e)(sub_wire15)))(_simple)
				(_target(15))
				(_sensitivity(19))
			)))
			(#ASSIGN#108_31 (_architecture 31 0 108 (_process (_alias ((eq04)(sub_wire16)))(_simple)
				(_target(5))
				(_sensitivity(18))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 lpm_decode_component.lpm_decodes (_constant \16\))
		(_toward 0 lpm_decode_component.lpm_type (_string \V"LPM_DECODE"\))
		(_toward 0 lpm_decode_component.lpm_width (_constant \4\))
	)
	(_scope
	)
	(_instantiation lpm_decode_component 0 110 (_entity ovi_lpm  lpm_decode)
		(_port
			((data) (data))
			((eq) (sub_wire0))
			((aclr) (_open))
			((clken) (_open))
			((clock) (_open))
			((enable) (_open))
		)
	)
	(_model . CmdDecoder 33 -1)

)
I 000050 55 6493          1195258497070 FrameCtrl
(_unit VERILOG 6.743.6.418 (FrameCtrl 0 12 (FrameCtrl 0 12 ))
	(_version v38)
	(_time 1195258495453 2007.11.16 16:14:55)
	(_source (\./../../source/framectrl.v\ VERILOG (\./../../source/framectrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 15))
	(_entity
		(_time 1195258495453)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iFlipGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iFlip ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk0 ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 19 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal iAdr0 ~[15:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 20 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD0 ~[8:0]wire~ 0 20 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ0 ~[8:0]wire~ 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn0 ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iClk1 ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iAdr1 ~[15:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iD1 ~[8:0]wire~ 0 27 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ1 ~[8:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn1 ~wire 0 29 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 32 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 33 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 34 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 38 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Face0 ~reg 0 41 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FrameA_Adr ~[15:0]wire~ 0 45 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Clk ~wire 0 48 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FrameA_WrEn ~wire 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_D ~[8:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Q ~[8:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#42_0 (_architecture 0 0 42 (_process 
				(_target(20))
			)))
			(#ALWAYS#54_1 (_architecture 1 0 54 (_process 
				(_target(20))
				(_read(0)(2)(1)(20))
				(_need_init)
			)))
			(#ASSIGN#76_2 (_architecture 2 0 76 (_process (_simple)
				(_target(15))
			)))
			(#ASSIGN#76_3 (_architecture 3 0 76 (_process (_simple)
				(_target(19))
			)))
			(#ASSIGN#76_4 (_architecture 4 0 76 (_process (_simple)
				(_target(17))
			)))
			(#ASSIGN#76_5 (_architecture 5 0 76 (_process (_simple)
				(_target(18))
			)))
			(#ASSIGN#79_6 (_architecture 6 0 79 (_process (_simple)
				(_target(6))
				(_sensitivity(20)(25)(14))
			)))
			(#ASSIGN#80_7 (_architecture 7 0 80 (_process (_simple)
				(_target(11))
				(_sensitivity(20)(14)(25))
			)))
			(#ASSIGN#97_8 (_architecture 8 0 97 (_process (_alias ((FrameA_Adr)(_Face0)(iAdr0)(iAdr1)))(_simple)
				(_target(21))
				(_sensitivity(20)(4)(9))
			)))
			(#ASSIGN#98_9 (_architecture 9 0 98 (_process (_alias ((FrameA_D)(_Face0)(iD0)(iD1)))(_simple)
				(_target(24))
				(_sensitivity(20)(5)(10))
			)))
			(#ASSIGN#99_10 (_architecture 10 0 99 (_process (_alias ((FrameA_WrEn)(_Face0)(iWrEn0)(iWrEn1)))(_simple)
				(_target(23))
				(_sensitivity(20)(7)(12))
			)))
			(#ASSIGN#102_11 (_architecture 11 0 102 (_process (_simple)
				(_target(13))
				(_sensitivity(20)(9)(4))
			)))
			(#ASSIGN#105_12 (_architecture 12 0 105 (_process (_simple)
				(_target(14))
				(_sensitivity(16)(20)(10)(5))
			)))
			(#ASSIGN#106_13 (_architecture 13 0 106 (_process (_alias ((oSRAM_WE_)(_Face0)(iWrEn1)(iWrEn0)))(_simple)
				(_target(16))
				(_sensitivity(20)(12)(7))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FrameA0 0 59 (_entity .  FrameA)
		(_port
			((inclock) (iClk1))
			((outclock) (iClk1))
			((address) (FrameA_Adr))
			((data) (FrameA_D))
			((q) (FrameA_Q))
			((wren) (FrameA_WrEn))
		)
	)
	(_model . FrameCtrl 15 -1)

)
I 000047 55 5722          1195258497074 FrameA
(_unit VERILOG 6.743.6.418 (FrameA 0 39 (FrameA 0 39 ))
	(_version v38)
	(_time 1195258495453 2007.11.16 16:14:55)
	(_source (\./../../lib/framea.v\ VERILOG (\./../../lib/framea.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195258495453)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[15:0]wire~ 0 40 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal address ~[15:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 41 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal data ~[8:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal inclock ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wren ~wire 0 44 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal q ~[8:0]wire~ 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[8:0]wire~ 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#55_0 (_architecture 0 0 55 (_process (_alias ((q)(sub_wire0)))(_simple)
				(_target(5))
				(_sensitivity(6))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altsyncram_component.clock_enable_input_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.clock_enable_output_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.init_file (_string \V"../startup.hex"\))
		(_toward 0 altsyncram_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altsyncram_component.lpm_type (_string \V"altsyncram"\))
		(_toward 0 altsyncram_component.numwords_a (_constant \38400\))
		(_toward 0 altsyncram_component.operation_mode (_string \V"SINGLE_PORT"\))
		(_toward 0 altsyncram_component.outdata_aclr_a (_string \V"NONE"\))
		(_toward 0 altsyncram_component.outdata_reg_a (_string \V"CLOCK1"\))
		(_toward 0 altsyncram_component.power_up_uninitialized (_string \V"FALSE"\))
		(_toward 0 altsyncram_component.widthad_a (_constant \16\))
		(_toward 0 altsyncram_component.width_a (_constant \9\))
		(_toward 0 altsyncram_component.width_byteena_a (_constant \1\))
	)
	(_scope
	)
	(_instantiation altsyncram_component 0 57 (_entity ovi_lpm  altsyncram)
		(_port
			((wren_a) (wren))
			((clock0) (inclock))
			((clock1) (outclock))
			((address_a) (address))
			((data_a) (data))
			((q_a) (sub_wire0))
			((aclr0) (\1 \))
			((aclr1) (\2 \))
			((address_b) (\3 \))
			((addressstall_a) (\4 \))
			((addressstall_b) (\5 \))
			((byteena_a) (\6 \))
			((byteena_b) (\7 \))
			((clocken0) (\8 \))
			((clocken1) (\9 \))
			((clocken2) (\10 \))
			((clocken3) (\11 \))
			((data_b) (\12 \))
			((eccstatus) (_open))
			((q_b) (_open))
			((rden_a) (\13 \))
			((rden_b) (\14 \))
			((wren_b) (\15 \))
		)
	)
	(_model . FrameA 2 -1)

)
I 000045 55 6740          1195258497078 Line
(_unit VERILOG 6.743.6.418 (Line 0 14 (Line 0 14 ))
	(_version v38)
	(_time 1195258495453 2007.11.16 16:14:55)
	(_source (\./../../source/line.v\ VERILOG (\./../../source/line.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1195258495453)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~0 0 16 \240\ (_entity -1 (_code  16))))
		(_port (_internal iClk ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 23 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal iX0 ~[7:0]wire~ 0 23 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iY0 ~[7:0]wire~ 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iX1 ~[7:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iY1 ~[7:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 29 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Done ~reg 0 34 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]wire~S 0 44 (_array ~wire ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal X0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 51 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal dxAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dyAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Steep ~wire 0 60 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 64 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _AddrX ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _AddrY ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~S 0 78 (_array ~reg ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal _X ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Y ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dx ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dy ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Err ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _LastStep ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _NegativeYStep ~reg 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#35_0 (_architecture 0 0 35 (_process 
				(_target(9))
			)))
			(#ASSIGN#37_1 (_architecture 1 0 37 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(9))
			)))
			(#ASSIGN#44_2 (_architecture 2 0 44 (_process (_simple)
				(_target(10))
				(_sensitivity(3))
			)))
			(#ASSIGN#44_3 (_architecture 3 0 44 (_process (_simple)
				(_target(11))
				(_sensitivity(4))
			)))
			(#ASSIGN#44_4 (_architecture 4 0 44 (_process (_simple)
				(_target(12))
			)))
			(#ASSIGN#44_5 (_architecture 5 0 44 (_process (_simple)
				(_target(13))
			)))
			(#INITIAL#52_6 (_architecture 6 0 52 (_process 
				(_target(14))
			)))
			(#ASSIGN#54_7 (_architecture 7 0 54 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(8))
				(_sensitivity(14))
			)))
			(#ASSIGN#58_8 (_architecture 8 0 58 (_process (_alias ((dxAbs)(X1)(X0)(X1)(X0)(X0)(X1)))(_simple)
				(_target(15))
				(_sensitivity(12)(10))
			)))
			(#ASSIGN#58_9 (_architecture 9 0 58 (_process (_alias ((dyAbs)(Y1)(Y0)(Y1)(Y0)(Y0)(Y1)))(_simple)
				(_target(16))
				(_sensitivity(13)(11))
			)))
			(#ASSIGN#60_10 (_architecture 10 0 60 (_process (_alias ((Steep)(dyAbs)(dxAbs)))(_simple)
				(_target(17))
				(_sensitivity(16)(15))
			)))
			(#INITIAL#65_11 (_architecture 11 0 65 (_process 
				(_target(18)(19))
			)))
			(#ASSIGN#70_12 (_architecture 12 0 70 (_process (_simple)
				(_target(7))
				(_sensitivity(18)(19))
			)))
			(#INITIAL#80_13 (_architecture 13 0 80 (_process 
				(_target(20)(21)(22)(23)(25)(26))
			)))
			(#ALWAYS#90_14 (_architecture 14 0 90 (_process 
				(_target(14)(9)(22)(23)(24)(21)(20)(25)(18)(19)(26))
				(_read(0)(1)(12)(10)(16)(11)(13)(17)(15)(2)(20)(25)(21)(24)(23)(22)(26))
				(_need_init)
			)))
			(#INTERNAL#0_15 (_internal 15 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Line 17 -1)

)
I 000053 55 2649          1195258497082 SSHLEDMDCtrl
(_unit VERILOG 6.743.6.418 (SSHLEDMDCtrl 0 14 (SSHLEDMDCtrl 0 14 ))
	(_version v38)
	(_time 1195258495453 2007.11.16 16:14:55)
	(_source (\./../../source/sshledmdctrl.v\ VERILOG (\./../../source/sshledmdctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1195258495453)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 15 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iBCD ~[3:0]wire~ 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 16 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oMatrix ~[6:0]wire~ 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]reg~ 0 19 (_array ~reg ((_downto (i 6) (i 0))))))
		(_signal (_internal _oMatrix ~[6:0]reg~ 0 19 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#20_0 (_architecture 0 0 20 (_process 
				(_target(2))
			)))
			(#ASSIGN#22_1 (_architecture 1 0 22 (_process (_alias ((oMatrix)(_oMatrix)))(_simple)
				(_target(1))
				(_sensitivity(2))
			)))
			(#ALWAYS#26_2 (_architecture 2 0 26 (_process 
				(_target(2))
				(_read)
				(_sensitivity(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . SSHLEDMDCtrl 4 -1)

)
I 000055 55 18437         1195258497086 swankmania_HDL
(_unit VERILOG 6.743.6.418 (swankmania_HDL 0 12 (swankmania_HDL 0 12 ))
	(_version v38)
	(_time 1195258495453 2007.11.16 16:14:55)
	(_source (\./../../source/swankmania_hdl.v\ VERILOG (\./../../source/swankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 60))
	(_entity
		(_time 1195258495453)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate gSSHLEDMDCtrl 0 275 (_verilogfor  (_code  60) (_code  61) (_code  62))
	  (_object
	  	(_type (_internal ~vector~0 0 274 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal gCnt ~vector~0 0 274  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_59 (_internal 59 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation Digit 0 277 (_entity .  SSHLEDMDCtrl)
	  	(_port
	  		((iBCD) (SSHLEDMDCtrlD(_range  63)))
	  		((oMatrix) (SSHLEDMDCtrlQ(_range  64)))
	  	)
	  )
	)
	(_object
		(_port (_internal iClk27 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk50 ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 18 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal iSwitch ~[17:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 19 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iButton_ ~[3:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oLEDR ~[17:0]wire~ 0 22 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 23 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal oLEDG ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 26 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oHex7 ~[6:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex6 ~[6:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex5 ~[6:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex4 ~[6:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex3 ~[6:0]wire~ 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex2 ~[6:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex1 ~[6:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex0 ~[6:0]wire~ 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[23:0]wire~ 0 36 (_array ~wire ((_downto (i 23) (i 0))))))
		(_port (_internal ioGPIO0 ~[23:0]wire~ 0 36 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[25:0]wire~ 0 39 (_array ~wire ((_downto (i 25) (i 0))))))
		(_port (_internal ioGPIO1 ~[25:0]wire~ 0 39 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 43 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 43 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Clk16 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Clk100 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineWrEn ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineDone ~wire 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineAdr ~[15:0]wire~ 0 56 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipWrEn ~wire 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipDone ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipAdr ~[15:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_RGB ~[8:0]wire~ 0 62 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Vsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Hsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_SD ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_MCK ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Adr ~[15:0]wire~ 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComD ~[8:0]wire~ 0 70 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComColor ~[8:0]wire~ 0 71 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComCmd ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFrame ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFlip ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComDrawGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComPolyline ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComTriangle ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 86 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal ComX0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[31:0]wire~ 0 88 (_array ~wire ((_range  65)))))
		(_signal (_internal SSHLEDMDCtrlD ~[31:0]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[55:0]wire~ 0 89 (_array ~wire ((_range  66)))))
		(_signal (_internal SSHLEDMDCtrlQ ~[55:0]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~wire -1 141 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~wire -1 205 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 0 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal \3 \ ~[8:0]reg~ -1 0 (_internal (_uni (_constant \9'h0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~[15:0]wire~ -1 217 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~wire -1 220 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~wire -1 237 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~wire -1 256 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#141_0 (_internal 0 0 141 (_process (_alias ((\1 \)(ComPolyline)(LineDone)(ComFlip)(FlipDone)(ComPolyline)(ComFlip)))(_simple)
				(_target(54))
				(_sensitivity(44)(26)(42)(29))
			)))
			(#INTERNAL#205_1 (_internal 1 0 205 (_process (_alias ((\2 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(55))
				(_sensitivity(43)(42))
			)))
			(#INTERNAL#217_2 (_internal 2 0 217 (_process (_alias ((\5 \)(ComPolyline)(LineAdr)(FlipAdr)))(_simple)
				(_target(58))
				(_sensitivity(44)(27)(30))
			)))
			(#INTERNAL#220_3 (_internal 3 0 220 (_process (_alias ((\6 \)(ComPolyline)(LineWrEn)(ComFlip)(FlipWrEn)))(_simple)
				(_target(59))
				(_sensitivity(44)(25)(42)(28))
			)))
			(#INTERNAL#237_4 (_internal 4 0 237 (_process (_alias ((\7 \)(ComDrawGo)(ComPolyline)))(_simple)
				(_target(60))
				(_sensitivity(43)(44))
			)))
			(#INTERNAL#256_5 (_internal 5 0 256 (_process (_alias ((\8 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(61))
				(_sensitivity(43)(42))
			)))
			(#ASSIGN#102_6 (_architecture 6 0 102 (_process (_alias ((ComFrame)(ACX_Vsync)))(_simple)
				(_target(41))
				(_sensitivity(32))
			)))
			(#ASSIGN#127_7 (_architecture 7 0 127 (_process (_simple)
				(_target(14(0)))
			)))
			(#ASSIGN#127_8 (_architecture 8 0 127 (_process (_alias ((ComD(0))(ioGPIO0(1))))(_simple)
				(_target(37(0)))
				(_sensitivity(14(1)))
			)))
			(#ASSIGN#127_9 (_architecture 9 0 127 (_process (_simple)
				(_target(14(2)))
			)))
			(#ASSIGN#127_10 (_architecture 10 0 127 (_process (_alias ((ComD(1))(ioGPIO0(3))))(_simple)
				(_target(37(1)))
				(_sensitivity(14(3)))
			)))
			(#ASSIGN#127_11 (_architecture 11 0 127 (_process (_simple)
				(_target(14(4)))
			)))
			(#ASSIGN#127_12 (_architecture 12 0 127 (_process (_alias ((ComD(2))(ioGPIO0(5))))(_simple)
				(_target(37(2)))
				(_sensitivity(14(5)))
			)))
			(#ASSIGN#127_13 (_architecture 13 0 127 (_process (_simple)
				(_target(14(6)))
			)))
			(#ASSIGN#127_14 (_architecture 14 0 127 (_process (_alias ((ComD(3))(ioGPIO0(7))))(_simple)
				(_target(37(3)))
				(_sensitivity(14(7)))
			)))
			(#ASSIGN#127_15 (_architecture 15 0 127 (_process (_simple)
				(_target(14(8)))
			)))
			(#ASSIGN#127_16 (_architecture 16 0 127 (_process (_alias ((ComD(4))(ioGPIO0(9))))(_simple)
				(_target(37(4)))
				(_sensitivity(14(9)))
			)))
			(#ASSIGN#127_17 (_architecture 17 0 127 (_process (_simple)
				(_target(14(10)))
			)))
			(#ASSIGN#127_18 (_architecture 18 0 127 (_process (_alias ((ComD(5))(ioGPIO0(11))))(_simple)
				(_target(37(5)))
				(_sensitivity(14(11)))
			)))
			(#ASSIGN#127_19 (_architecture 19 0 127 (_process (_simple)
				(_target(14(12)))
			)))
			(#ASSIGN#127_20 (_architecture 20 0 127 (_process (_alias ((ComD(6))(ioGPIO0(13))))(_simple)
				(_target(37(6)))
				(_sensitivity(14(13)))
			)))
			(#ASSIGN#127_21 (_architecture 21 0 127 (_process (_simple)
				(_target(14(14)))
			)))
			(#ASSIGN#127_22 (_architecture 22 0 127 (_process (_alias ((ComD(7))(ioGPIO0(15))))(_simple)
				(_target(37(7)))
				(_sensitivity(14(15)))
			)))
			(#ASSIGN#127_23 (_architecture 23 0 127 (_process (_simple)
				(_target(14(16)))
			)))
			(#ASSIGN#127_24 (_architecture 24 0 127 (_process (_alias ((ComD(8))(ioGPIO0(17))))(_simple)
				(_target(37(8)))
				(_sensitivity(14(17)))
			)))
			(#ASSIGN#127_25 (_architecture 25 0 127 (_process (_simple)
				(_target(14(18)))
			)))
			(#ASSIGN#127_26 (_architecture 26 0 127 (_process (_alias ((ComGo)(ioGPIO0(19))))(_simple)
				(_target(39))
				(_sensitivity(14(19)))
			)))
			(#ASSIGN#127_27 (_architecture 27 0 127 (_process (_simple)
				(_target(14(20)))
			)))
			(#ASSIGN#127_28 (_architecture 28 0 127 (_process (_alias ((ComCmd)(ioGPIO0(21))))(_simple)
				(_target(40))
				(_sensitivity(14(21)))
			)))
			(#ASSIGN#127_29 (_architecture 29 0 127 (_process (_simple)
				(_target(14(22)))
			)))
			(#ASSIGN#127_30 (_architecture 30 0 127 (_process (_alias ((ioGPIO0(23))(ComFrame)))(_simple)
				(_target(14(23)))
				(_sensitivity(41))
			)))
			(#ASSIGN#186_31 (_architecture 31 0 186 (_process (_simple)
				(_target(15(0)))
			)))
			(#ASSIGN#186_32 (_architecture 32 0 186 (_process (_alias ((ioGPIO1(1))(ACX_RGB(8))))(_simple)
				(_target(15(1)))
				(_sensitivity(31(8)))
			)))
			(#ASSIGN#186_33 (_architecture 33 0 186 (_process (_simple)
				(_target(15(2)))
			)))
			(#ASSIGN#186_34 (_architecture 34 0 186 (_process (_alias ((ioGPIO1(3))(ACX_RGB(7))))(_simple)
				(_target(15(3)))
				(_sensitivity(31(7)))
			)))
			(#ASSIGN#186_35 (_architecture 35 0 186 (_process (_simple)
				(_target(15(4)))
			)))
			(#ASSIGN#186_36 (_architecture 36 0 186 (_process (_alias ((ioGPIO1(5))(ACX_RGB(6))))(_simple)
				(_target(15(5)))
				(_sensitivity(31(6)))
			)))
			(#ASSIGN#186_37 (_architecture 37 0 186 (_process (_simple)
				(_target(15(6)))
			)))
			(#ASSIGN#186_38 (_architecture 38 0 186 (_process (_alias ((ioGPIO1(7))(ACX_RGB(5))))(_simple)
				(_target(15(7)))
				(_sensitivity(31(5)))
			)))
			(#ASSIGN#186_39 (_architecture 39 0 186 (_process (_simple)
				(_target(15(8)))
			)))
			(#ASSIGN#186_40 (_architecture 40 0 186 (_process (_alias ((ioGPIO1(9))(ACX_RGB(4))))(_simple)
				(_target(15(9)))
				(_sensitivity(31(4)))
			)))
			(#ASSIGN#186_41 (_architecture 41 0 186 (_process (_simple)
				(_target(15(10)))
			)))
			(#ASSIGN#186_42 (_architecture 42 0 186 (_process (_alias ((ioGPIO1(11))(ACX_RGB(3))))(_simple)
				(_target(15(11)))
				(_sensitivity(31(3)))
			)))
			(#ASSIGN#186_43 (_architecture 43 0 186 (_process (_simple)
				(_target(15(12)))
			)))
			(#ASSIGN#186_44 (_architecture 44 0 186 (_process (_alias ((ioGPIO1(13))(ACX_RGB(2))))(_simple)
				(_target(15(13)))
				(_sensitivity(31(2)))
			)))
			(#ASSIGN#186_45 (_architecture 45 0 186 (_process (_simple)
				(_target(15(14)))
			)))
			(#ASSIGN#186_46 (_architecture 46 0 186 (_process (_alias ((ioGPIO1(15))(ACX_RGB(1))))(_simple)
				(_target(15(15)))
				(_sensitivity(31(1)))
			)))
			(#ASSIGN#186_47 (_architecture 47 0 186 (_process (_simple)
				(_target(15(16)))
			)))
			(#ASSIGN#186_48 (_architecture 48 0 186 (_process (_alias ((ioGPIO1(17))(ACX_RGB(0))))(_simple)
				(_target(15(17)))
				(_sensitivity(31(0)))
			)))
			(#ASSIGN#186_49 (_architecture 49 0 186 (_process (_simple)
				(_target(15(18)))
			)))
			(#ASSIGN#186_50 (_architecture 50 0 186 (_process (_alias ((ioGPIO1(19))(ACX_Hsync)))(_simple)
				(_target(15(19)))
				(_sensitivity(33))
			)))
			(#ASSIGN#186_51 (_architecture 51 0 186 (_process (_simple)
				(_target(15(20)))
			)))
			(#ASSIGN#186_52 (_architecture 52 0 186 (_process (_alias ((ioGPIO1(21))(ACX_Vsync)))(_simple)
				(_target(15(21)))
				(_sensitivity(32))
			)))
			(#ASSIGN#186_53 (_architecture 53 0 186 (_process (_simple)
				(_target(15(22)))
			)))
			(#ASSIGN#186_54 (_architecture 54 0 186 (_process (_alias ((ioGPIO1(23))(ACX_SD)))(_simple)
				(_target(15(23)))
				(_sensitivity(34))
			)))
			(#ASSIGN#186_55 (_architecture 55 0 186 (_process (_simple)
				(_target(15(24)))
			)))
			(#ASSIGN#186_56 (_architecture 56 0 186 (_process (_alias ((ioGPIO1(25))(ACX_MCK)))(_simple)
				(_target(15(25)))
				(_sensitivity(35))
			)))
			(#ASSIGN#272_57 (_architecture 57 0 272 (_process (_simple)
				(_target(6)(7)(8)(9)(10)(11)(12)(13))
				(_sensitivity(53))
			)))
			(#INTERNAL#0_58 (_internal 58 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation PLL_Sys0 0 93 (_entity .  PLL_Sys)
		(_port
			((inclk0) (iClk50))
			((c0) (Clk16))
			((c1) (Clk100))
		)
	)
	(_instantiation ComCtrl0 0 129 (_entity .  ComCtrl)
		(_port
			((iClk) (Clk100))
			((iD) (ComD))
			((iGo) (ComGo))
			((iCmd) (ComCmd))
			((oGo) (ComDrawGo))
			((iDone) (\1 \))
			((oColor) (ComColor))
			((oX0) (ComX0))
			((oY0) (ComY0))
			((oX1) (ComX1))
			((oY1) (ComY1))
			((oX2) (ComX2))
			((oY2) (ComY2))
			((oFlip) (ComFlip))
			((oPolyline) (ComPolyline))
			((oTriangle) (ComTriangle))
			((oDbgFull) (oLEDR(0)))
			((oDbgFullPersistent) (oLEDR(1)))
			((oDbgUsed) (SSHLEDMDCtrlD))
		)
	)
	(_instantiation ACX705AKM_Ctrl0 0 188 (_entity .  ACX705AKM_Ctrl)
		(_port
			((iClk100) (Clk100))
			((iClk16) (Clk16))
			((oVsync) (ACX_Vsync))
			((oHsync) (ACX_Hsync))
			((oSD) (ACX_SD))
			((oMCK) (ACX_MCK))
			((oAdr) (ACX_Adr))
		)
	)
	(_instantiation FrameCtrl0 0 201 (_entity .  FrameCtrl)
		(_port
			((iClk) (Clk100))
			((iFlipGo) (\2 \))
			((iFlip) (ComFlip))
			((iClk0) (ACX_MCK))
			((iAdr0) (ACX_Adr))
			((iD0) (\3 \))
			((oQ0) (ACX_RGB))
			((iWrEn0) (\4 \))
			((iClk1) (Clk100))
			((iAdr1) (\5 \))
			((iD1) (ComColor))
			((oQ1) (_open))
			((iWrEn1) (\6 \))
			((oSRAM_A) (oSRAM_A))
			((ioSRAM_IO) (ioSRAM_IO))
			((oSRAM_CE_) (oSRAM_CE_))
			((oSRAM_WE_) (oSRAM_WE_))
			((oSRAM_LB_) (oSRAM_LB_))
			((oSRAM_UB_) (oSRAM_UB_))
			((oSRAM_OE_) (oSRAM_OE_))
		)
	)
	(_instantiation Line0 0 233 (_entity .  Line)
		(_port
			((iClk) (Clk100))
			((iGo) (\7 \))
			((oDone) (LineDone))
			((iX0) (ComX0))
			((iY0) (ComY0))
			((iX1) (ComX1))
			((iY1) (ComY1))
			((oAdr) (LineAdr))
			((oWrEn) (LineWrEn))
		)
	)
	(_instantiation Flip0 0 252 (_entity .  Flip)
		(_port
			((iClk) (Clk100))
			((iGo) (\8 \))
			((oDone) (FlipDone))
			((oAdr) (FlipAdr))
			((oWrEn) (FlipWrEn))
		)
	)
	(_model . swankmania_HDL 67 -1)

)
I 000048 55 10448         1195258497090 PLL_Sys
(_unit VERILOG 6.743.6.418 (PLL_Sys 0 39 (PLL_Sys 0 39 ))
	(_version v38)
	(_time 1195258495453 2007.11.16 16:14:55)
	(_source (\./../../lib/pll_sys.v\ VERILOG (\./../../lib/pll_sys.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195258495453)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal inclk0 ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c0 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal c1 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 48 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal sub_wire0 ~[5:0]wire~ 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 49 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire5 ~[0:0]wire~ 0 49 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 50 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire2 ~[1:1]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~[0:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 55 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal sub_wire4 ~[1:0]wire~ 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 0 (_array ~reg ((_downto (i 5) (i 0))))))
		(_signal (_internal \2 \ ~[5:0]reg~ -1 0 (_internal (_uni (_constant \6'h3f\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 0 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal \5 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \17 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#49_0 (_architecture 0 0 49 (_process (_simple)
				(_target(4))
			)))
			(#ASSIGN#50_1 (_architecture 1 0 50 (_process (_alias ((sub_wire2)(sub_wire0(t_1_1))))(_simple)
				(_target(5))
				(_sensitivity(3(d_1_1)))
			)))
			(#ASSIGN#51_2 (_architecture 2 0 51 (_process (_alias ((sub_wire1)(sub_wire0(t_0_0))))(_simple)
				(_target(6))
				(_sensitivity(3(d_0_0)))
			)))
			(#ASSIGN#52_3 (_architecture 3 0 52 (_process (_alias ((c0)(sub_wire1)))(_simple)
				(_target(1))
				(_sensitivity(6))
			)))
			(#ASSIGN#53_4 (_architecture 4 0 53 (_process (_alias ((c1)(sub_wire2)))(_simple)
				(_target(2))
				(_sensitivity(5))
			)))
			(#ASSIGN#54_5 (_architecture 5 0 54 (_process (_alias ((sub_wire3)(inclk0)))(_simple)
				(_target(7))
				(_sensitivity(0))
			)))
			(#ASSIGN#55_6 (_architecture 6 0 55 (_process (_alias ((sub_wire4)(sub_wire5)(sub_wire3)))(_simple)
				(_target(8))
				(_sensitivity(4)(7))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altpll_component.clk0_divide_by (_constant \25\))
		(_toward 0 altpll_component.clk0_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk0_multiply_by (_constant \8\))
		(_toward 0 altpll_component.clk0_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.clk1_divide_by (_constant \1\))
		(_toward 0 altpll_component.clk1_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk1_multiply_by (_constant \2\))
		(_toward 0 altpll_component.clk1_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.compensate_clock (_string \V"CLK0"\))
		(_toward 0 altpll_component.inclk0_input_frequency (_constant \20000\))
		(_toward 0 altpll_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altpll_component.lpm_hint (_string \V"CBX_MODULE_PREFIX=PLL_Sys"\))
		(_toward 0 altpll_component.lpm_type (_string \V"altpll"\))
		(_toward 0 altpll_component.operation_mode (_string \V"NORMAL"\))
		(_toward 0 altpll_component.port_activeclock (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_areset (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkloss (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkswitch (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_configupdate (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_fbin (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_inclk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_inclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_locked (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pfdena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasecounterselect (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasedone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasestep (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phaseupdown (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pllena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanaclr (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclk (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclkena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandata (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandataout (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanread (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanwrite (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk1 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk3 (_string \V"PORT_UNUSED"\))
	)
	(_scope
	)
	(_instantiation altpll_component 0 57 (_entity ovi_lpm  altpll)
		(_port
			((inclk) (sub_wire4))
			((clk) (sub_wire0))
			((activeclock) (_open))
			((areset) (\1 \))
			((clkbad) (_open))
			((clkena) (\2 \))
			((clkloss) (_open))
			((clkswitch) (\3 \))
			((configupdate) (\4 \))
			((enable0) (_open))
			((enable1) (_open))
			((extclk) (_open))
			((extclkena) (\5 \))
			((fbin) (\6 \))
			((fbout) (_open))
			((locked) (_open))
			((pfdena) (\7 \))
			((phasecounterselect) (\8 \))
			((phasedone) (_open))
			((phasestep) (\9 \))
			((phaseupdown) (\10 \))
			((pllena) (\11 \))
			((scanaclr) (\12 \))
			((scanclk) (\13 \))
			((scanclkena) (\14 \))
			((scandata) (\15 \))
			((scandataout) (_open))
			((scandone) (_open))
			((scanread) (\16 \))
			((scanwrite) (\17 \))
			((sclkout0) (_open))
			((sclkout1) (_open))
			((vcooverrange) (_open))
			((vcounderrange) (_open))
		)
	)
	(_model . PLL_Sys 8 -1)

)
I 000045 55 3483          1195258497094 Flip
(_unit VERILOG 6.743.6.418 (Flip 0 12 (Flip 0 12 ))
	(_version v38)
	(_time 1195258495453 2007.11.16 16:14:55)
	(_source (\./../../source/flip.v\ VERILOG (\./../../source/flip.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195258495453)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]reg~ 0 22 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal _Adr ~[15:0]reg~ 0 22 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Done ~reg 0 24 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 26 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#23_0 (_architecture 0 0 23 (_process 
				(_target(5))
			)))
			(#INITIAL#25_1 (_architecture 1 0 25 (_process 
				(_target(6))
			)))
			(#INITIAL#27_2 (_architecture 2 0 27 (_process 
				(_target(7))
			)))
			(#ASSIGN#29_3 (_architecture 3 0 29 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(6))
			)))
			(#ASSIGN#30_4 (_architecture 4 0 30 (_process (_alias ((oAdr)(_Adr)))(_simple)
				(_target(3))
				(_sensitivity(5))
			)))
			(#ASSIGN#31_5 (_architecture 5 0 31 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#33_6 (_architecture 6 0 33 (_process 
				(_target(6)(7)(5))
				(_read(0)(1)(5))
				(_need_init)
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Flip 9 -1)

)
I 000046 55 2572          1195258497098 tbClk
(_unit VERILOG 6.743.6.418 (tbClk 0 13 (tbClk 0 13 ))
	(_version v38)
	(_time 1195258495453 2007.11.16 16:14:55)
	(_source (\./../../source/tbclk.v\ VERILOG (\./../../source/tbclk.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1195258495453)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Timescale_kHz ~vector~0 0 15 \1000000000\ (_entity -1 (_code  3))))
		(_type (_internal ~vector~1 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Frequency_kHz ~vector~1 0 17 \0\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Ticks ~vector~2 0 27 \$unsigned(Timescale_kHz/2*Frequency_kHz)\ (_entity -1 (_code  5)))(_constant))
		(_port (_internal _oClk ~reg 0 19 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#22_0 (_architecture 0 0 22 (_process 
				(_target(0))
			)))
			(#ALWAYS#29_1 (_architecture 1 0 29 (_process 
				(_target(0))
				(_read(0))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . tbClk 6 -1)

)
I 000057 55 2946          1195258497102 tbswankmania_HDL
(_unit VERILOG 6.743.6.418 (tbswankmania_HDL 0 11 (tbswankmania_HDL 0 11 ))
	(_version v38)
	(_time 1195258495453 2007.11.16 16:14:55)
	(_source (\./../../source/tbswankmania_hdl.v\ VERILOG (\./../../source/tbswankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195258495453)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_signal (_internal iClk27 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal iClk50 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#75_0 (_architecture 0 0 75 (_process 
				(_monitor)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbClk0 0 17 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \50000\))
		)
		(_port
			((_oClk) (iClk50))
		)
	)
	(_instantiation tbClk1 0 26 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \27000\))
		)
		(_port
			((_oClk) (iClk27))
		)
	)
	(_instantiation swankmania_HDL0 0 35 (_entity .  swankmania_HDL)
		(_port
			((iClk27) (iClk27))
			((iClk50) (iClk50))
			((iSwitch) (_open))
			((iButton_) (_open))
			((oLEDR) (_open))
			((oLEDG) (_open))
			((oHex7) (_open))
			((oHex6) (_open))
			((oHex5) (_open))
			((oHex4) (_open))
			((oHex3) (_open))
			((oHex2) (_open))
			((oHex1) (_open))
			((oHex0) (_open))
			((ioGPIO0) (_open))
			((ioGPIO1) (_open))
			((oSRAM_A) (_open))
			((ioSRAM_IO) (_open))
			((oSRAM_CE_) (_open))
			((oSRAM_WE_) (_open))
			((oSRAM_LB_) (_open))
			((oSRAM_UB_) (_open))
			((oSRAM_OE_) (_open))
		)
	)
	(_model . tbswankmania_HDL 2 -1)

)
I 000046 55 1729          1195258531093 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1195258530531 2007.11.16 16:15:30)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1195258530531)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbswankmania_HDL 0 0 (_entity .  tbswankmania_HDL)
	)
	(_model . $root 1 -1)

)
I 000055 55 7113          1195258531097 ACX705AKM_Ctrl
(_unit VERILOG 6.743.6.418 (ACX705AKM_Ctrl 0 12 (ACX705AKM_Ctrl 0 12 ))
	(_version v38)
	(_time 1195258530531 2007.11.16 16:15:30)
	(_source (\./../../source/acx705akm_ctrl.v\ VERILOG (\./../../source/acx705akm_ctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 18))
	(_entity
		(_time 1195258530531)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 26 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal MCK_Hz ~vector~0 0 26 \4000000\ (_entity -1 (_code  18)))(_constant))
		(_type (_internal ~vector~1 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Hsync_Frame ~vector~1 0 27 \200\ (_entity -1 (_code  19)))(_constant))
		(_type (_internal ~vector~2 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Vsync_Hz ~vector~2 0 28 \74\ (_entity -1 (_code  20)))(_constant))
		(_type (_internal ~vector~3 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Dots_Frame ~vector~3 0 29 \10\ (_entity -1 (_code  21)))(_constant))
		(_type (_internal ~vector~4 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~4 0 30 \240\ (_entity -1 (_code  22)))(_constant))
		(_type (_internal ~vector~5 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Lines_Frame ~vector~5 0 31 \160\ (_entity -1 (_code  23)))(_constant))
		(_type (_internal ~vector~6 0 32 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Frame ~vector~6 0 32 \Pixels_Line*Lines_Frame\ (_entity -1 (_code  24)))(_constant))
		(_port (_internal iClk100 ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iClk16 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal oVsync ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHsync ~wire 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSD ~wire 0 17 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oMCK ~wire 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 19 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _MCK8 ~reg 0 37 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal _MCK ~reg 0 37 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _MCK100a ~reg 0 60 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _MCK100b ~reg 0 60 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _MCK100 ~reg 0 60 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCK100 ~wire 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 78 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _DotCnt ~[8:0]reg~ 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 79 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _HsyncCnt ~[7:0]reg~ 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _DotCnt100 ~[8:0]reg~ 0 87 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _HsyncCnt100 ~[7:0]reg~ 0 88 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Hsync ~reg 0 146 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Vsync ~reg 0 146 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#23_0 (_architecture 0 0 23 (_process (_simple)
				(_target(4))
			)))
			(#INITIAL#38_1 (_architecture 1 0 38 (_process 
				(_target(7)(8))
			)))
			(#ASSIGN#43_2 (_architecture 2 0 43 (_process (_alias ((oMCK)(_MCK)))(_simple)
				(_target(5))
				(_sensitivity(8))
			)))
			(#ALWAYS#46_3 (_architecture 3 0 46 (_process 
				(_target(7))
				(_read(1)(7))
				(_need_init)
			)))
			(#ALWAYS#52_4 (_architecture 4 0 52 (_process 
				(_target(8))
				(_read(7)(8))
				(_need_init)
			)))
			(#INITIAL#61_5 (_architecture 5 0 61 (_process 
				(_target(9)(10)(11))
			)))
			(#INITIAL#80_6 (_architecture 6 0 80 (_process 
				(_target(13)(14))
			)))
			(#INITIAL#89_7 (_architecture 7 0 89 (_process 
				(_target(15)(16))
			)))
			(#ASSIGN#94_8 (_architecture 8 0 94 (_process (_simple)
				(_target(6))
				(_sensitivity(15)(16))
			)))
			(#ALWAYS#97_9 (_architecture 9 0 97 (_process 
				(_target(13))
				(_read(5)(13))
				(_need_init)
			)))
			(#ALWAYS#105_10 (_architecture 10 0 105 (_process 
				(_target(9)(10)(11)(15))
				(_read(0)(8)(9)(10)(12)(15))
				(_need_init)
			)))
			(#ALWAYS#121_11 (_architecture 11 0 121 (_process 
				(_target(14))
				(_read(5)(13)(14))
				(_need_init)
			)))
			(#ALWAYS#132_12 (_architecture 12 0 132 (_process 
				(_target(16))
				(_read(0)(15)(16))
				(_need_init)
			)))
			(#INITIAL#147_13 (_architecture 13 0 147 (_process 
				(_target(17)(18))
			)))
			(#ALWAYS#152_14 (_architecture 14 0 152 (_process 
				(_target(17)(18))
				(_read(5)(13)(14))
				(_need_init)
			)))
			(#ASSIGN#160_15 (_architecture 15 0 160 (_process (_alias ((oHsync)(_Hsync)))(_simple)
				(_target(3))
				(_sensitivity(17))
			)))
			(#ASSIGN#160_16 (_architecture 16 0 160 (_process (_alias ((oVsync)(_Vsync)))(_simple)
				(_target(2))
				(_sensitivity(18))
			)))
			(#INTERNAL#0_17 (_internal 17 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 69 (_entity .  Debounce)
		(_port
			((iClk) (iClk100))
			((iD) (_MCK100))
			((oQ) (MCK100))
		)
	)
	(_model . ACX705AKM_Ctrl 31 -1)

)
I 000049 55 2647          1195258531101 Debounce
(_unit VERILOG 6.743.6.418 (Debounce 0 12 (Debounce 0 12 ))
	(_version v38)
	(_time 1195258530531 2007.11.16 16:15:30)
	(_source (\./../../source/debounce.v\ VERILOG (\./../../source/debounce.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195258530531)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iD ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oQ ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Q ~reg 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Bounce ~reg 0 21 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#19_0 (_architecture 0 0 19 (_process 
				(_target(3))
			)))
			(#INITIAL#22_1 (_architecture 1 0 22 (_process 
				(_target(4))
			)))
			(#ASSIGN#24_2 (_architecture 2 0 24 (_process (_alias ((oQ)(_Q)))(_simple)
				(_target(2))
				(_sensitivity(3))
			)))
			(#ALWAYS#27_3 (_architecture 3 0 27 (_process 
				(_target(4)(3))
				(_read(0)(1)(4))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Debounce 5 -1)

)
I 000048 55 9368          1195258531105 ComCtrl
(_unit VERILOG 6.743.6.418 (ComCtrl 0 12 (ComCtrl 0 12 ))
	(_version v38)
	(_time 1195258530531 2007.11.16 16:15:30)
	(_source (\./../../source/comctrl.v\ VERILOG (\./../../source/comctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 22))
	(_entity
		(_time 1195258530531)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[8:0]wire~ 0 16 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD ~[8:0]wire~ 0 16 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iGo ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iCmd ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oGo ~wire 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iDone ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oColor ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 24 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal oX0 ~[7:0]wire~ 0 24 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY0 ~[7:0]wire~ 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX1 ~[7:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY1 ~[7:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX2 ~[7:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY2 ~[7:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oFlip ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oPolyline ~wire 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oTriangle ~wire 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDbgFull ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oDbgFullPersistent ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 37 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal oDbgUsed ~[9:0]wire~ 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _FullPersistent ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 44 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _Color ~[8:0]reg~ 0 44 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _SetColor ~reg 0 45 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DebounceGo ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Empty ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _FIFO_Pop ~reg 0 55 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FIFO_Q ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Cmd ~wire 0 59 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FIFO_Used ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderFlip ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderPolyline ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[47:0]reg~ 0 66 (_array ~reg ((_range  22)))))
		(_signal (_internal _VertexBuf ~[47:0]reg~ 0 66 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 70 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _Cnt ~[7:0]reg~ 0 70 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Flip ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Go ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Polyline ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Y ~reg 0 159 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_virtual \1 \ 0 108 (_uni ((3)(1)))))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#INITIAL#46_1 (_architecture 1 0 46 (_process 
				(_target(20)(21))
			)))
			(#INITIAL#56_2 (_architecture 2 0 56 (_process 
				(_target(24))
			)))
			(#INITIAL#67_3 (_architecture 3 0 67 (_process 
				(_target(30))
			)))
			(#INITIAL#75_4 (_architecture 4 0 75 (_process 
				(_target(31)(32)(33)(34))
			)))
			(#ASSIGN#84_5 (_architecture 5 0 84 (_process (_alias ((oDbgFullPersistent)(_FullPersistent)))(_simple)
				(_target(17))
				(_sensitivity(19))
			)))
			(#ALWAYS#85_6 (_architecture 6 0 85 (_process 
				(_target(19))
				(_read(0)(16))
				(_need_init)
			)))
			(#ASSIGN#90_7 (_architecture 7 0 90 (_process (_alias ((oColor)(_Color)))(_simple)
				(_target(6))
				(_sensitivity(20))
			)))
			(#ASSIGN#102_8 (_architecture 8 0 102 (_process (_alias ((FIFO_Cmd)(FIFO_Q(9))))(_simple)
				(_target(26))
				(_sensitivity(25(9)))
			)))
			(#ASSIGN#103_9 (_architecture 9 0 103 (_process (_alias ((oDbgUsed)(FIFO_Used)))(_simple)
				(_target(18))
				(_sensitivity(27))
			)))
			(#ASSIGN#152_10 (_architecture 10 0 152 (_process (_alias ((oX0)(_VertexBuf(d_47_40))))(_simple)
				(_target(7))
				(_sensitivity(30(d_47_40)))
			)))
			(#ASSIGN#152_11 (_architecture 11 0 152 (_process (_alias ((oY0)(_VertexBuf(d_39_32))))(_simple)
				(_target(8))
				(_sensitivity(30(d_39_32)))
			)))
			(#ASSIGN#152_12 (_architecture 12 0 152 (_process (_alias ((oX1)(_VertexBuf(d_31_24))))(_simple)
				(_target(9))
				(_sensitivity(30(d_31_24)))
			)))
			(#ASSIGN#152_13 (_architecture 13 0 152 (_process (_alias ((oY1)(_VertexBuf(d_23_16))))(_simple)
				(_target(10))
				(_sensitivity(30(d_23_16)))
			)))
			(#ASSIGN#152_14 (_architecture 14 0 152 (_process (_alias ((oX2)(_VertexBuf(d_15_8))))(_simple)
				(_target(11))
				(_sensitivity(30(d_15_8)))
			)))
			(#ASSIGN#152_15 (_architecture 15 0 152 (_process (_alias ((oY2)(_VertexBuf(d_7_0))))(_simple)
				(_target(12))
				(_sensitivity(30(d_7_0)))
			)))
			(#ASSIGN#157_16 (_architecture 16 0 157 (_process (_alias ((oFlip)(_Flip)))(_simple)
				(_target(13))
				(_sensitivity(32))
			)))
			(#ASSIGN#157_17 (_architecture 17 0 157 (_process (_alias ((oGo)(_Go)))(_simple)
				(_target(4))
				(_sensitivity(33))
			)))
			(#ASSIGN#157_18 (_architecture 18 0 157 (_process (_alias ((oPolyline)(_Polyline)))(_simple)
				(_target(14))
				(_sensitivity(34))
			)))
			(#INITIAL#160_19 (_architecture 19 0 160 (_process 
				(_target(35))
			)))
			(#ALWAYS#162_20 (_architecture 20 0 162 (_process 
				(_target(24)(33)(35)(32)(31)(34)(20)(21)(30))
				(_read(0)(23)(5)(33)(24)(25(9))(28)(29)(21)(25(d_8_0))(34)(25(d_7_0))(30(d_47_8))(35)(31))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 93 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (iGo))
			((oQ) (DebounceGo))
		)
	)
	(_instantiation ComFIFO0 0 104 (_entity .  ComFIFO)
		(_port
			((clock) (iClk))
			((data) (\1 \))
			((rdreq) (_FIFO_Pop))
			((wrreq) (DebounceGo))
			((q) (FIFO_Q))
			((usedw) (FIFO_Used))
			((empty) (FIFO_Empty))
			((full) (oDbgFull))
		)
	)
	(_instantiation CmdDecoder0 0 124 (_entity .  CmdDecoder)
		(_port
			((data) (FIFO_Q(d_3_0)))
			((eq00) (DecoderFlip))
			((eq01) (DecoderPolyline))
			((eq02) (_open))
			((eq03) (_open))
			((eq04) (_open))
			((eq05) (_open))
			((eq06) (_open))
			((eq07) (_open))
			((eq08) (_open))
			((eq09) (_open))
			((eq0a) (_open))
			((eq0b) (_open))
			((eq0c) (_open))
			((eq0d) (_open))
			((eq0e) (_open))
			((eq0f) (_open))
		)
	)
	(_model . ComCtrl 23 -1)

)
I 000048 55 4542          1195258531109 ComFIFO
(_unit VERILOG 6.743.6.418 (ComFIFO 0 39 (ComFIFO 0 39 ))
	(_version v38)
	(_time 1195258530531 2007.11.16 16:15:30)
	(_source (\./../../lib/comfifo.v\ VERILOG (\./../../lib/comfifo.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195258530531)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal clock ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 41 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal data ~[9:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal rdreq ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wrreq ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal empty ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal full ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~[9:0]wire~ 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal usedw ~[9:0]wire~ 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire2 ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 61 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#62_0 (_architecture 0 0 62 (_process (_alias ((usedw)(sub_wire0)))(_simple)
				(_target(7))
				(_sensitivity(8))
			)))
			(#ASSIGN#63_1 (_architecture 1 0 63 (_process (_alias ((empty)(sub_wire1)))(_simple)
				(_target(4))
				(_sensitivity(9))
			)))
			(#ASSIGN#64_2 (_architecture 2 0 64 (_process (_alias ((q)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(10))
			)))
			(#ASSIGN#65_3 (_architecture 3 0 65 (_process (_alias ((full)(sub_wire3)))(_simple)
				(_target(5))
				(_sensitivity(11))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 scfifo_component.add_ram_output_register (_string \V"ON"\))
		(_toward 0 scfifo_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 scfifo_component.lpm_numwords (_constant \1024\))
		(_toward 0 scfifo_component.lpm_showahead (_string \V"ON"\))
		(_toward 0 scfifo_component.lpm_type (_string \V"scfifo"\))
		(_toward 0 scfifo_component.lpm_width (_constant \10\))
		(_toward 0 scfifo_component.lpm_widthu (_constant \10\))
		(_toward 0 scfifo_component.overflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.underflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.use_eab (_string \V"ON"\))
	)
	(_scope
	)
	(_instantiation scfifo_component 0 67 (_entity ovi_lpm  scfifo)
		(_port
			((rdreq) (rdreq))
			((clock) (clock))
			((wrreq) (wrreq))
			((data) (data))
			((usedw) (sub_wire0))
			((empty) (sub_wire1))
			((q) (sub_wire2))
			((full) (sub_wire3))
			((aclr) (_open))
			((almost_empty) (_open))
			((almost_full) (_open))
			((sclr) (_open))
		)
	)
	(_model . ComFIFO 5 -1)

)
I 000051 55 11634         1195258531113 CmdDecoder
(_unit VERILOG 6.743.6.418 (CmdDecoder 0 39 (CmdDecoder 0 39 ))
	(_version v38)
	(_time 1195258530531 2007.11.16 16:15:30)
	(_source (\./../../lib/cmddecoder.v\ VERILOG (\./../../lib/cmddecoder.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 33))
	(_entity
		(_time 1195258530531)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 40 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal data ~[3:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal eq00 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq01 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq02 ~wire 0 43 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq03 ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq04 ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq05 ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq06 ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq07 ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq08 ~wire 0 49 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq09 ~wire 0 50 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0a ~wire 0 51 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0b ~wire 0 52 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0c ~wire 0 53 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0d ~wire 0 54 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0e ~wire 0 55 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0f ~wire 0 56 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 76 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal sub_wire0 ~[15:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[4:4]wire~ 0 77 (_array ~wire ((_to (i 4) (i 4))))))
		(_signal (_internal sub_wire16 ~[4:4]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[14:14]wire~ 0 78 (_array ~wire ((_to (i 14) (i 14))))))
		(_signal (_internal sub_wire15 ~[14:14]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:3]wire~ 0 79 (_array ~wire ((_to (i 3) (i 3))))))
		(_signal (_internal sub_wire14 ~[3:3]wire~ 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[13:13]wire~ 0 80 (_array ~wire ((_to (i 13) (i 13))))))
		(_signal (_internal sub_wire13 ~[13:13]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:2]wire~ 0 81 (_array ~wire ((_to (i 2) (i 2))))))
		(_signal (_internal sub_wire12 ~[2:2]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[12:12]wire~ 0 82 (_array ~wire ((_to (i 12) (i 12))))))
		(_signal (_internal sub_wire11 ~[12:12]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 83 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire10 ~[1:1]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:11]wire~ 0 84 (_array ~wire ((_to (i 11) (i 11))))))
		(_signal (_internal sub_wire9 ~[11:11]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 85 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire8 ~[0:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[10:10]wire~ 0 86 (_array ~wire ((_to (i 10) (i 10))))))
		(_signal (_internal sub_wire7 ~[10:10]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:9]wire~ 0 87 (_array ~wire ((_to (i 9) (i 9))))))
		(_signal (_internal sub_wire6 ~[9:9]wire~ 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:8]wire~ 0 88 (_array ~wire ((_to (i 8) (i 8))))))
		(_signal (_internal sub_wire5 ~[8:8]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:7]wire~ 0 89 (_array ~wire ((_to (i 7) (i 7))))))
		(_signal (_internal sub_wire4 ~[7:7]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:6]wire~ 0 90 (_array ~wire ((_to (i 6) (i 6))))))
		(_signal (_internal sub_wire3 ~[6:6]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:5]wire~ 0 91 (_array ~wire ((_to (i 5) (i 5))))))
		(_signal (_internal sub_wire2 ~[5:5]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[15:15]wire~ 0 92 (_array ~wire ((_to (i 15) (i 15))))))
		(_signal (_internal sub_wire1 ~[15:15]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#77_0 (_architecture 0 0 77 (_process (_alias ((sub_wire16)(sub_wire0(t_4_4))))(_simple)
				(_target(18))
				(_sensitivity(17(d_4_4)))
			)))
			(#ASSIGN#78_1 (_architecture 1 0 78 (_process (_alias ((sub_wire15)(sub_wire0(t_14_14))))(_simple)
				(_target(19))
				(_sensitivity(17(d_14_14)))
			)))
			(#ASSIGN#79_2 (_architecture 2 0 79 (_process (_alias ((sub_wire14)(sub_wire0(t_3_3))))(_simple)
				(_target(20))
				(_sensitivity(17(d_3_3)))
			)))
			(#ASSIGN#80_3 (_architecture 3 0 80 (_process (_alias ((sub_wire13)(sub_wire0(t_13_13))))(_simple)
				(_target(21))
				(_sensitivity(17(d_13_13)))
			)))
			(#ASSIGN#81_4 (_architecture 4 0 81 (_process (_alias ((sub_wire12)(sub_wire0(t_2_2))))(_simple)
				(_target(22))
				(_sensitivity(17(d_2_2)))
			)))
			(#ASSIGN#82_5 (_architecture 5 0 82 (_process (_alias ((sub_wire11)(sub_wire0(t_12_12))))(_simple)
				(_target(23))
				(_sensitivity(17(d_12_12)))
			)))
			(#ASSIGN#83_6 (_architecture 6 0 83 (_process (_alias ((sub_wire10)(sub_wire0(t_1_1))))(_simple)
				(_target(24))
				(_sensitivity(17(d_1_1)))
			)))
			(#ASSIGN#84_7 (_architecture 7 0 84 (_process (_alias ((sub_wire9)(sub_wire0(t_11_11))))(_simple)
				(_target(25))
				(_sensitivity(17(d_11_11)))
			)))
			(#ASSIGN#85_8 (_architecture 8 0 85 (_process (_alias ((sub_wire8)(sub_wire0(t_0_0))))(_simple)
				(_target(26))
				(_sensitivity(17(d_0_0)))
			)))
			(#ASSIGN#86_9 (_architecture 9 0 86 (_process (_alias ((sub_wire7)(sub_wire0(t_10_10))))(_simple)
				(_target(27))
				(_sensitivity(17(d_10_10)))
			)))
			(#ASSIGN#87_10 (_architecture 10 0 87 (_process (_alias ((sub_wire6)(sub_wire0(t_9_9))))(_simple)
				(_target(28))
				(_sensitivity(17(d_9_9)))
			)))
			(#ASSIGN#88_11 (_architecture 11 0 88 (_process (_alias ((sub_wire5)(sub_wire0(t_8_8))))(_simple)
				(_target(29))
				(_sensitivity(17(d_8_8)))
			)))
			(#ASSIGN#89_12 (_architecture 12 0 89 (_process (_alias ((sub_wire4)(sub_wire0(t_7_7))))(_simple)
				(_target(30))
				(_sensitivity(17(d_7_7)))
			)))
			(#ASSIGN#90_13 (_architecture 13 0 90 (_process (_alias ((sub_wire3)(sub_wire0(t_6_6))))(_simple)
				(_target(31))
				(_sensitivity(17(d_6_6)))
			)))
			(#ASSIGN#91_14 (_architecture 14 0 91 (_process (_alias ((sub_wire2)(sub_wire0(t_5_5))))(_simple)
				(_target(32))
				(_sensitivity(17(d_5_5)))
			)))
			(#ASSIGN#92_15 (_architecture 15 0 92 (_process (_alias ((sub_wire1)(sub_wire0(t_15_15))))(_simple)
				(_target(33))
				(_sensitivity(17(d_15_15)))
			)))
			(#ASSIGN#93_16 (_architecture 16 0 93 (_process (_alias ((eq0f)(sub_wire1)))(_simple)
				(_target(16))
				(_sensitivity(33))
			)))
			(#ASSIGN#94_17 (_architecture 17 0 94 (_process (_alias ((eq05)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(32))
			)))
			(#ASSIGN#95_18 (_architecture 18 0 95 (_process (_alias ((eq06)(sub_wire3)))(_simple)
				(_target(7))
				(_sensitivity(31))
			)))
			(#ASSIGN#96_19 (_architecture 19 0 96 (_process (_alias ((eq07)(sub_wire4)))(_simple)
				(_target(8))
				(_sensitivity(30))
			)))
			(#ASSIGN#97_20 (_architecture 20 0 97 (_process (_alias ((eq08)(sub_wire5)))(_simple)
				(_target(9))
				(_sensitivity(29))
			)))
			(#ASSIGN#98_21 (_architecture 21 0 98 (_process (_alias ((eq09)(sub_wire6)))(_simple)
				(_target(10))
				(_sensitivity(28))
			)))
			(#ASSIGN#99_22 (_architecture 22 0 99 (_process (_alias ((eq0a)(sub_wire7)))(_simple)
				(_target(11))
				(_sensitivity(27))
			)))
			(#ASSIGN#100_23 (_architecture 23 0 100 (_process (_alias ((eq00)(sub_wire8)))(_simple)
				(_target(1))
				(_sensitivity(26))
			)))
			(#ASSIGN#101_24 (_architecture 24 0 101 (_process (_alias ((eq0b)(sub_wire9)))(_simple)
				(_target(12))
				(_sensitivity(25))
			)))
			(#ASSIGN#102_25 (_architecture 25 0 102 (_process (_alias ((eq01)(sub_wire10)))(_simple)
				(_target(2))
				(_sensitivity(24))
			)))
			(#ASSIGN#103_26 (_architecture 26 0 103 (_process (_alias ((eq0c)(sub_wire11)))(_simple)
				(_target(13))
				(_sensitivity(23))
			)))
			(#ASSIGN#104_27 (_architecture 27 0 104 (_process (_alias ((eq02)(sub_wire12)))(_simple)
				(_target(3))
				(_sensitivity(22))
			)))
			(#ASSIGN#105_28 (_architecture 28 0 105 (_process (_alias ((eq0d)(sub_wire13)))(_simple)
				(_target(14))
				(_sensitivity(21))
			)))
			(#ASSIGN#106_29 (_architecture 29 0 106 (_process (_alias ((eq03)(sub_wire14)))(_simple)
				(_target(4))
				(_sensitivity(20))
			)))
			(#ASSIGN#107_30 (_architecture 30 0 107 (_process (_alias ((eq0e)(sub_wire15)))(_simple)
				(_target(15))
				(_sensitivity(19))
			)))
			(#ASSIGN#108_31 (_architecture 31 0 108 (_process (_alias ((eq04)(sub_wire16)))(_simple)
				(_target(5))
				(_sensitivity(18))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 lpm_decode_component.lpm_decodes (_constant \16\))
		(_toward 0 lpm_decode_component.lpm_type (_string \V"LPM_DECODE"\))
		(_toward 0 lpm_decode_component.lpm_width (_constant \4\))
	)
	(_scope
	)
	(_instantiation lpm_decode_component 0 110 (_entity ovi_lpm  lpm_decode)
		(_port
			((data) (data))
			((eq) (sub_wire0))
			((aclr) (_open))
			((clken) (_open))
			((clock) (_open))
			((enable) (_open))
		)
	)
	(_model . CmdDecoder 33 -1)

)
I 000050 55 6493          1195258531117 FrameCtrl
(_unit VERILOG 6.743.6.418 (FrameCtrl 0 12 (FrameCtrl 0 12 ))
	(_version v38)
	(_time 1195258530531 2007.11.16 16:15:30)
	(_source (\./../../source/framectrl.v\ VERILOG (\./../../source/framectrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 15))
	(_entity
		(_time 1195258530531)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iFlipGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iFlip ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk0 ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 19 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal iAdr0 ~[15:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 20 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD0 ~[8:0]wire~ 0 20 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ0 ~[8:0]wire~ 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn0 ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iClk1 ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iAdr1 ~[15:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iD1 ~[8:0]wire~ 0 27 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ1 ~[8:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn1 ~wire 0 29 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 32 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 33 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 34 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 38 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Face0 ~reg 0 41 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FrameA_Adr ~[15:0]wire~ 0 45 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Clk ~wire 0 48 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FrameA_WrEn ~wire 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_D ~[8:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Q ~[8:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#42_0 (_architecture 0 0 42 (_process 
				(_target(20))
			)))
			(#ALWAYS#54_1 (_architecture 1 0 54 (_process 
				(_target(20))
				(_read(0)(2)(1)(20))
				(_need_init)
			)))
			(#ASSIGN#76_2 (_architecture 2 0 76 (_process (_simple)
				(_target(15))
			)))
			(#ASSIGN#76_3 (_architecture 3 0 76 (_process (_simple)
				(_target(19))
			)))
			(#ASSIGN#76_4 (_architecture 4 0 76 (_process (_simple)
				(_target(17))
			)))
			(#ASSIGN#76_5 (_architecture 5 0 76 (_process (_simple)
				(_target(18))
			)))
			(#ASSIGN#79_6 (_architecture 6 0 79 (_process (_simple)
				(_target(6))
				(_sensitivity(20)(25)(14))
			)))
			(#ASSIGN#80_7 (_architecture 7 0 80 (_process (_simple)
				(_target(11))
				(_sensitivity(20)(14)(25))
			)))
			(#ASSIGN#97_8 (_architecture 8 0 97 (_process (_alias ((FrameA_Adr)(_Face0)(iAdr0)(iAdr1)))(_simple)
				(_target(21))
				(_sensitivity(20)(4)(9))
			)))
			(#ASSIGN#98_9 (_architecture 9 0 98 (_process (_alias ((FrameA_D)(_Face0)(iD0)(iD1)))(_simple)
				(_target(24))
				(_sensitivity(20)(5)(10))
			)))
			(#ASSIGN#99_10 (_architecture 10 0 99 (_process (_alias ((FrameA_WrEn)(_Face0)(iWrEn0)(iWrEn1)))(_simple)
				(_target(23))
				(_sensitivity(20)(7)(12))
			)))
			(#ASSIGN#102_11 (_architecture 11 0 102 (_process (_simple)
				(_target(13))
				(_sensitivity(20)(9)(4))
			)))
			(#ASSIGN#105_12 (_architecture 12 0 105 (_process (_simple)
				(_target(14))
				(_sensitivity(16)(20)(10)(5))
			)))
			(#ASSIGN#106_13 (_architecture 13 0 106 (_process (_alias ((oSRAM_WE_)(_Face0)(iWrEn1)(iWrEn0)))(_simple)
				(_target(16))
				(_sensitivity(20)(12)(7))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FrameA0 0 59 (_entity .  FrameA)
		(_port
			((inclock) (iClk1))
			((outclock) (iClk1))
			((address) (FrameA_Adr))
			((data) (FrameA_D))
			((q) (FrameA_Q))
			((wren) (FrameA_WrEn))
		)
	)
	(_model . FrameCtrl 15 -1)

)
I 000047 55 5722          1195258531121 FrameA
(_unit VERILOG 6.743.6.418 (FrameA 0 39 (FrameA 0 39 ))
	(_version v38)
	(_time 1195258530531 2007.11.16 16:15:30)
	(_source (\./../../lib/framea.v\ VERILOG (\./../../lib/framea.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195258530531)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[15:0]wire~ 0 40 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal address ~[15:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 41 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal data ~[8:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal inclock ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wren ~wire 0 44 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal q ~[8:0]wire~ 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[8:0]wire~ 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#55_0 (_architecture 0 0 55 (_process (_alias ((q)(sub_wire0)))(_simple)
				(_target(5))
				(_sensitivity(6))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altsyncram_component.clock_enable_input_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.clock_enable_output_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.init_file (_string \V"../startup.hex"\))
		(_toward 0 altsyncram_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altsyncram_component.lpm_type (_string \V"altsyncram"\))
		(_toward 0 altsyncram_component.numwords_a (_constant \38400\))
		(_toward 0 altsyncram_component.operation_mode (_string \V"SINGLE_PORT"\))
		(_toward 0 altsyncram_component.outdata_aclr_a (_string \V"NONE"\))
		(_toward 0 altsyncram_component.outdata_reg_a (_string \V"CLOCK1"\))
		(_toward 0 altsyncram_component.power_up_uninitialized (_string \V"FALSE"\))
		(_toward 0 altsyncram_component.widthad_a (_constant \16\))
		(_toward 0 altsyncram_component.width_a (_constant \9\))
		(_toward 0 altsyncram_component.width_byteena_a (_constant \1\))
	)
	(_scope
	)
	(_instantiation altsyncram_component 0 57 (_entity ovi_lpm  altsyncram)
		(_port
			((wren_a) (wren))
			((clock0) (inclock))
			((clock1) (outclock))
			((address_a) (address))
			((data_a) (data))
			((q_a) (sub_wire0))
			((aclr0) (\1 \))
			((aclr1) (\2 \))
			((address_b) (\3 \))
			((addressstall_a) (\4 \))
			((addressstall_b) (\5 \))
			((byteena_a) (\6 \))
			((byteena_b) (\7 \))
			((clocken0) (\8 \))
			((clocken1) (\9 \))
			((clocken2) (\10 \))
			((clocken3) (\11 \))
			((data_b) (\12 \))
			((eccstatus) (_open))
			((q_b) (_open))
			((rden_a) (\13 \))
			((rden_b) (\14 \))
			((wren_b) (\15 \))
		)
	)
	(_model . FrameA 2 -1)

)
I 000045 55 6740          1195258531125 Line
(_unit VERILOG 6.743.6.418 (Line 0 14 (Line 0 14 ))
	(_version v38)
	(_time 1195258530531 2007.11.16 16:15:30)
	(_source (\./../../source/line.v\ VERILOG (\./../../source/line.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1195258530531)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~0 0 16 \240\ (_entity -1 (_code  16))))
		(_port (_internal iClk ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 23 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal iX0 ~[7:0]wire~ 0 23 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iY0 ~[7:0]wire~ 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iX1 ~[7:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iY1 ~[7:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 29 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Done ~reg 0 34 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]wire~S 0 44 (_array ~wire ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal X0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 51 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal dxAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dyAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Steep ~wire 0 60 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 64 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _AddrX ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _AddrY ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~S 0 78 (_array ~reg ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal _X ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Y ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dx ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dy ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Err ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _LastStep ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _NegativeYStep ~reg 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#35_0 (_architecture 0 0 35 (_process 
				(_target(9))
			)))
			(#ASSIGN#37_1 (_architecture 1 0 37 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(9))
			)))
			(#ASSIGN#44_2 (_architecture 2 0 44 (_process (_simple)
				(_target(10))
				(_sensitivity(3))
			)))
			(#ASSIGN#44_3 (_architecture 3 0 44 (_process (_simple)
				(_target(11))
				(_sensitivity(4))
			)))
			(#ASSIGN#44_4 (_architecture 4 0 44 (_process (_simple)
				(_target(12))
			)))
			(#ASSIGN#44_5 (_architecture 5 0 44 (_process (_simple)
				(_target(13))
			)))
			(#INITIAL#52_6 (_architecture 6 0 52 (_process 
				(_target(14))
			)))
			(#ASSIGN#54_7 (_architecture 7 0 54 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(8))
				(_sensitivity(14))
			)))
			(#ASSIGN#58_8 (_architecture 8 0 58 (_process (_alias ((dxAbs)(X1)(X0)(X1)(X0)(X0)(X1)))(_simple)
				(_target(15))
				(_sensitivity(12)(10))
			)))
			(#ASSIGN#58_9 (_architecture 9 0 58 (_process (_alias ((dyAbs)(Y1)(Y0)(Y1)(Y0)(Y0)(Y1)))(_simple)
				(_target(16))
				(_sensitivity(13)(11))
			)))
			(#ASSIGN#60_10 (_architecture 10 0 60 (_process (_alias ((Steep)(dyAbs)(dxAbs)))(_simple)
				(_target(17))
				(_sensitivity(16)(15))
			)))
			(#INITIAL#65_11 (_architecture 11 0 65 (_process 
				(_target(18)(19))
			)))
			(#ASSIGN#70_12 (_architecture 12 0 70 (_process (_simple)
				(_target(7))
				(_sensitivity(18)(19))
			)))
			(#INITIAL#80_13 (_architecture 13 0 80 (_process 
				(_target(20)(21)(22)(23)(25)(26))
			)))
			(#ALWAYS#90_14 (_architecture 14 0 90 (_process 
				(_target(14)(9)(22)(23)(24)(21)(20)(25)(18)(19)(26))
				(_read(0)(1)(12)(10)(16)(11)(13)(17)(15)(2)(20)(25)(21)(24)(23)(22)(26))
				(_need_init)
			)))
			(#INTERNAL#0_15 (_internal 15 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Line 17 -1)

)
I 000053 55 2649          1195258531129 SSHLEDMDCtrl
(_unit VERILOG 6.743.6.418 (SSHLEDMDCtrl 0 14 (SSHLEDMDCtrl 0 14 ))
	(_version v38)
	(_time 1195258530531 2007.11.16 16:15:30)
	(_source (\./../../source/sshledmdctrl.v\ VERILOG (\./../../source/sshledmdctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1195258530531)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 15 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iBCD ~[3:0]wire~ 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 16 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oMatrix ~[6:0]wire~ 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]reg~ 0 19 (_array ~reg ((_downto (i 6) (i 0))))))
		(_signal (_internal _oMatrix ~[6:0]reg~ 0 19 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#20_0 (_architecture 0 0 20 (_process 
				(_target(2))
			)))
			(#ASSIGN#22_1 (_architecture 1 0 22 (_process (_alias ((oMatrix)(_oMatrix)))(_simple)
				(_target(1))
				(_sensitivity(2))
			)))
			(#ALWAYS#26_2 (_architecture 2 0 26 (_process 
				(_target(2))
				(_read)
				(_sensitivity(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . SSHLEDMDCtrl 4 -1)

)
I 000055 55 18437         1195258531133 swankmania_HDL
(_unit VERILOG 6.743.6.418 (swankmania_HDL 0 12 (swankmania_HDL 0 12 ))
	(_version v38)
	(_time 1195258530531 2007.11.16 16:15:30)
	(_source (\./../../source/swankmania_hdl.v\ VERILOG (\./../../source/swankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 60))
	(_entity
		(_time 1195258530531)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate gSSHLEDMDCtrl 0 275 (_verilogfor  (_code  60) (_code  61) (_code  62))
	  (_object
	  	(_type (_internal ~vector~0 0 274 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal gCnt ~vector~0 0 274  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_59 (_internal 59 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation Digit 0 277 (_entity .  SSHLEDMDCtrl)
	  	(_port
	  		((iBCD) (SSHLEDMDCtrlD(_range  63)))
	  		((oMatrix) (SSHLEDMDCtrlQ(_range  64)))
	  	)
	  )
	)
	(_object
		(_port (_internal iClk27 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk50 ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 18 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal iSwitch ~[17:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 19 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iButton_ ~[3:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oLEDR ~[17:0]wire~ 0 22 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 23 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal oLEDG ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 26 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oHex7 ~[6:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex6 ~[6:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex5 ~[6:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex4 ~[6:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex3 ~[6:0]wire~ 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex2 ~[6:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex1 ~[6:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex0 ~[6:0]wire~ 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[23:0]wire~ 0 36 (_array ~wire ((_downto (i 23) (i 0))))))
		(_port (_internal ioGPIO0 ~[23:0]wire~ 0 36 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[25:0]wire~ 0 39 (_array ~wire ((_downto (i 25) (i 0))))))
		(_port (_internal ioGPIO1 ~[25:0]wire~ 0 39 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 43 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 43 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Clk16 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Clk100 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineWrEn ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineDone ~wire 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineAdr ~[15:0]wire~ 0 56 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipWrEn ~wire 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipDone ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipAdr ~[15:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_RGB ~[8:0]wire~ 0 62 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Vsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Hsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_SD ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_MCK ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Adr ~[15:0]wire~ 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComD ~[8:0]wire~ 0 70 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComColor ~[8:0]wire~ 0 71 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComCmd ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFrame ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFlip ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComDrawGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComPolyline ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComTriangle ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 86 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal ComX0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[31:0]wire~ 0 88 (_array ~wire ((_range  65)))))
		(_signal (_internal SSHLEDMDCtrlD ~[31:0]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[55:0]wire~ 0 89 (_array ~wire ((_range  66)))))
		(_signal (_internal SSHLEDMDCtrlQ ~[55:0]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~wire -1 141 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~wire -1 205 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 0 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal \3 \ ~[8:0]reg~ -1 0 (_internal (_uni (_constant \9'h0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~[15:0]wire~ -1 217 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~wire -1 220 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~wire -1 237 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~wire -1 256 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#141_0 (_internal 0 0 141 (_process (_alias ((\1 \)(ComPolyline)(LineDone)(ComFlip)(FlipDone)(ComPolyline)(ComFlip)))(_simple)
				(_target(54))
				(_sensitivity(44)(26)(42)(29))
			)))
			(#INTERNAL#205_1 (_internal 1 0 205 (_process (_alias ((\2 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(55))
				(_sensitivity(43)(42))
			)))
			(#INTERNAL#217_2 (_internal 2 0 217 (_process (_alias ((\5 \)(ComPolyline)(LineAdr)(FlipAdr)))(_simple)
				(_target(58))
				(_sensitivity(44)(27)(30))
			)))
			(#INTERNAL#220_3 (_internal 3 0 220 (_process (_alias ((\6 \)(ComPolyline)(LineWrEn)(ComFlip)(FlipWrEn)))(_simple)
				(_target(59))
				(_sensitivity(44)(25)(42)(28))
			)))
			(#INTERNAL#237_4 (_internal 4 0 237 (_process (_alias ((\7 \)(ComDrawGo)(ComPolyline)))(_simple)
				(_target(60))
				(_sensitivity(43)(44))
			)))
			(#INTERNAL#256_5 (_internal 5 0 256 (_process (_alias ((\8 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(61))
				(_sensitivity(43)(42))
			)))
			(#ASSIGN#102_6 (_architecture 6 0 102 (_process (_alias ((ComFrame)(ACX_Vsync)))(_simple)
				(_target(41))
				(_sensitivity(32))
			)))
			(#ASSIGN#127_7 (_architecture 7 0 127 (_process (_simple)
				(_target(14(0)))
			)))
			(#ASSIGN#127_8 (_architecture 8 0 127 (_process (_alias ((ComD(0))(ioGPIO0(1))))(_simple)
				(_target(37(0)))
				(_sensitivity(14(1)))
			)))
			(#ASSIGN#127_9 (_architecture 9 0 127 (_process (_simple)
				(_target(14(2)))
			)))
			(#ASSIGN#127_10 (_architecture 10 0 127 (_process (_alias ((ComD(1))(ioGPIO0(3))))(_simple)
				(_target(37(1)))
				(_sensitivity(14(3)))
			)))
			(#ASSIGN#127_11 (_architecture 11 0 127 (_process (_simple)
				(_target(14(4)))
			)))
			(#ASSIGN#127_12 (_architecture 12 0 127 (_process (_alias ((ComD(2))(ioGPIO0(5))))(_simple)
				(_target(37(2)))
				(_sensitivity(14(5)))
			)))
			(#ASSIGN#127_13 (_architecture 13 0 127 (_process (_simple)
				(_target(14(6)))
			)))
			(#ASSIGN#127_14 (_architecture 14 0 127 (_process (_alias ((ComD(3))(ioGPIO0(7))))(_simple)
				(_target(37(3)))
				(_sensitivity(14(7)))
			)))
			(#ASSIGN#127_15 (_architecture 15 0 127 (_process (_simple)
				(_target(14(8)))
			)))
			(#ASSIGN#127_16 (_architecture 16 0 127 (_process (_alias ((ComD(4))(ioGPIO0(9))))(_simple)
				(_target(37(4)))
				(_sensitivity(14(9)))
			)))
			(#ASSIGN#127_17 (_architecture 17 0 127 (_process (_simple)
				(_target(14(10)))
			)))
			(#ASSIGN#127_18 (_architecture 18 0 127 (_process (_alias ((ComD(5))(ioGPIO0(11))))(_simple)
				(_target(37(5)))
				(_sensitivity(14(11)))
			)))
			(#ASSIGN#127_19 (_architecture 19 0 127 (_process (_simple)
				(_target(14(12)))
			)))
			(#ASSIGN#127_20 (_architecture 20 0 127 (_process (_alias ((ComD(6))(ioGPIO0(13))))(_simple)
				(_target(37(6)))
				(_sensitivity(14(13)))
			)))
			(#ASSIGN#127_21 (_architecture 21 0 127 (_process (_simple)
				(_target(14(14)))
			)))
			(#ASSIGN#127_22 (_architecture 22 0 127 (_process (_alias ((ComD(7))(ioGPIO0(15))))(_simple)
				(_target(37(7)))
				(_sensitivity(14(15)))
			)))
			(#ASSIGN#127_23 (_architecture 23 0 127 (_process (_simple)
				(_target(14(16)))
			)))
			(#ASSIGN#127_24 (_architecture 24 0 127 (_process (_alias ((ComD(8))(ioGPIO0(17))))(_simple)
				(_target(37(8)))
				(_sensitivity(14(17)))
			)))
			(#ASSIGN#127_25 (_architecture 25 0 127 (_process (_simple)
				(_target(14(18)))
			)))
			(#ASSIGN#127_26 (_architecture 26 0 127 (_process (_alias ((ComGo)(ioGPIO0(19))))(_simple)
				(_target(39))
				(_sensitivity(14(19)))
			)))
			(#ASSIGN#127_27 (_architecture 27 0 127 (_process (_simple)
				(_target(14(20)))
			)))
			(#ASSIGN#127_28 (_architecture 28 0 127 (_process (_alias ((ComCmd)(ioGPIO0(21))))(_simple)
				(_target(40))
				(_sensitivity(14(21)))
			)))
			(#ASSIGN#127_29 (_architecture 29 0 127 (_process (_simple)
				(_target(14(22)))
			)))
			(#ASSIGN#127_30 (_architecture 30 0 127 (_process (_alias ((ioGPIO0(23))(ComFrame)))(_simple)
				(_target(14(23)))
				(_sensitivity(41))
			)))
			(#ASSIGN#186_31 (_architecture 31 0 186 (_process (_simple)
				(_target(15(0)))
			)))
			(#ASSIGN#186_32 (_architecture 32 0 186 (_process (_alias ((ioGPIO1(1))(ACX_RGB(8))))(_simple)
				(_target(15(1)))
				(_sensitivity(31(8)))
			)))
			(#ASSIGN#186_33 (_architecture 33 0 186 (_process (_simple)
				(_target(15(2)))
			)))
			(#ASSIGN#186_34 (_architecture 34 0 186 (_process (_alias ((ioGPIO1(3))(ACX_RGB(7))))(_simple)
				(_target(15(3)))
				(_sensitivity(31(7)))
			)))
			(#ASSIGN#186_35 (_architecture 35 0 186 (_process (_simple)
				(_target(15(4)))
			)))
			(#ASSIGN#186_36 (_architecture 36 0 186 (_process (_alias ((ioGPIO1(5))(ACX_RGB(6))))(_simple)
				(_target(15(5)))
				(_sensitivity(31(6)))
			)))
			(#ASSIGN#186_37 (_architecture 37 0 186 (_process (_simple)
				(_target(15(6)))
			)))
			(#ASSIGN#186_38 (_architecture 38 0 186 (_process (_alias ((ioGPIO1(7))(ACX_RGB(5))))(_simple)
				(_target(15(7)))
				(_sensitivity(31(5)))
			)))
			(#ASSIGN#186_39 (_architecture 39 0 186 (_process (_simple)
				(_target(15(8)))
			)))
			(#ASSIGN#186_40 (_architecture 40 0 186 (_process (_alias ((ioGPIO1(9))(ACX_RGB(4))))(_simple)
				(_target(15(9)))
				(_sensitivity(31(4)))
			)))
			(#ASSIGN#186_41 (_architecture 41 0 186 (_process (_simple)
				(_target(15(10)))
			)))
			(#ASSIGN#186_42 (_architecture 42 0 186 (_process (_alias ((ioGPIO1(11))(ACX_RGB(3))))(_simple)
				(_target(15(11)))
				(_sensitivity(31(3)))
			)))
			(#ASSIGN#186_43 (_architecture 43 0 186 (_process (_simple)
				(_target(15(12)))
			)))
			(#ASSIGN#186_44 (_architecture 44 0 186 (_process (_alias ((ioGPIO1(13))(ACX_RGB(2))))(_simple)
				(_target(15(13)))
				(_sensitivity(31(2)))
			)))
			(#ASSIGN#186_45 (_architecture 45 0 186 (_process (_simple)
				(_target(15(14)))
			)))
			(#ASSIGN#186_46 (_architecture 46 0 186 (_process (_alias ((ioGPIO1(15))(ACX_RGB(1))))(_simple)
				(_target(15(15)))
				(_sensitivity(31(1)))
			)))
			(#ASSIGN#186_47 (_architecture 47 0 186 (_process (_simple)
				(_target(15(16)))
			)))
			(#ASSIGN#186_48 (_architecture 48 0 186 (_process (_alias ((ioGPIO1(17))(ACX_RGB(0))))(_simple)
				(_target(15(17)))
				(_sensitivity(31(0)))
			)))
			(#ASSIGN#186_49 (_architecture 49 0 186 (_process (_simple)
				(_target(15(18)))
			)))
			(#ASSIGN#186_50 (_architecture 50 0 186 (_process (_alias ((ioGPIO1(19))(ACX_Hsync)))(_simple)
				(_target(15(19)))
				(_sensitivity(33))
			)))
			(#ASSIGN#186_51 (_architecture 51 0 186 (_process (_simple)
				(_target(15(20)))
			)))
			(#ASSIGN#186_52 (_architecture 52 0 186 (_process (_alias ((ioGPIO1(21))(ACX_Vsync)))(_simple)
				(_target(15(21)))
				(_sensitivity(32))
			)))
			(#ASSIGN#186_53 (_architecture 53 0 186 (_process (_simple)
				(_target(15(22)))
			)))
			(#ASSIGN#186_54 (_architecture 54 0 186 (_process (_alias ((ioGPIO1(23))(ACX_SD)))(_simple)
				(_target(15(23)))
				(_sensitivity(34))
			)))
			(#ASSIGN#186_55 (_architecture 55 0 186 (_process (_simple)
				(_target(15(24)))
			)))
			(#ASSIGN#186_56 (_architecture 56 0 186 (_process (_alias ((ioGPIO1(25))(ACX_MCK)))(_simple)
				(_target(15(25)))
				(_sensitivity(35))
			)))
			(#ASSIGN#272_57 (_architecture 57 0 272 (_process (_simple)
				(_target(6)(7)(8)(9)(10)(11)(12)(13))
				(_sensitivity(53))
			)))
			(#INTERNAL#0_58 (_internal 58 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation PLL_Sys0 0 93 (_entity .  PLL_Sys)
		(_port
			((inclk0) (iClk50))
			((c0) (Clk16))
			((c1) (Clk100))
		)
	)
	(_instantiation ComCtrl0 0 129 (_entity .  ComCtrl)
		(_port
			((iClk) (Clk100))
			((iD) (ComD))
			((iGo) (ComGo))
			((iCmd) (ComCmd))
			((oGo) (ComDrawGo))
			((iDone) (\1 \))
			((oColor) (ComColor))
			((oX0) (ComX0))
			((oY0) (ComY0))
			((oX1) (ComX1))
			((oY1) (ComY1))
			((oX2) (ComX2))
			((oY2) (ComY2))
			((oFlip) (ComFlip))
			((oPolyline) (ComPolyline))
			((oTriangle) (ComTriangle))
			((oDbgFull) (oLEDR(0)))
			((oDbgFullPersistent) (oLEDR(1)))
			((oDbgUsed) (SSHLEDMDCtrlD))
		)
	)
	(_instantiation ACX705AKM_Ctrl0 0 188 (_entity .  ACX705AKM_Ctrl)
		(_port
			((iClk100) (Clk100))
			((iClk16) (Clk16))
			((oVsync) (ACX_Vsync))
			((oHsync) (ACX_Hsync))
			((oSD) (ACX_SD))
			((oMCK) (ACX_MCK))
			((oAdr) (ACX_Adr))
		)
	)
	(_instantiation FrameCtrl0 0 201 (_entity .  FrameCtrl)
		(_port
			((iClk) (Clk100))
			((iFlipGo) (\2 \))
			((iFlip) (ComFlip))
			((iClk0) (ACX_MCK))
			((iAdr0) (ACX_Adr))
			((iD0) (\3 \))
			((oQ0) (ACX_RGB))
			((iWrEn0) (\4 \))
			((iClk1) (Clk100))
			((iAdr1) (\5 \))
			((iD1) (ComColor))
			((oQ1) (_open))
			((iWrEn1) (\6 \))
			((oSRAM_A) (oSRAM_A))
			((ioSRAM_IO) (ioSRAM_IO))
			((oSRAM_CE_) (oSRAM_CE_))
			((oSRAM_WE_) (oSRAM_WE_))
			((oSRAM_LB_) (oSRAM_LB_))
			((oSRAM_UB_) (oSRAM_UB_))
			((oSRAM_OE_) (oSRAM_OE_))
		)
	)
	(_instantiation Line0 0 233 (_entity .  Line)
		(_port
			((iClk) (Clk100))
			((iGo) (\7 \))
			((oDone) (LineDone))
			((iX0) (ComX0))
			((iY0) (ComY0))
			((iX1) (ComX1))
			((iY1) (ComY1))
			((oAdr) (LineAdr))
			((oWrEn) (LineWrEn))
		)
	)
	(_instantiation Flip0 0 252 (_entity .  Flip)
		(_port
			((iClk) (Clk100))
			((iGo) (\8 \))
			((oDone) (FlipDone))
			((oAdr) (FlipAdr))
			((oWrEn) (FlipWrEn))
		)
	)
	(_model . swankmania_HDL 67 -1)

)
I 000048 55 10448         1195258531137 PLL_Sys
(_unit VERILOG 6.743.6.418 (PLL_Sys 0 39 (PLL_Sys 0 39 ))
	(_version v38)
	(_time 1195258530531 2007.11.16 16:15:30)
	(_source (\./../../lib/pll_sys.v\ VERILOG (\./../../lib/pll_sys.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195258530531)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal inclk0 ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c0 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal c1 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 48 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal sub_wire0 ~[5:0]wire~ 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 49 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire5 ~[0:0]wire~ 0 49 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 50 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire2 ~[1:1]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~[0:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 55 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal sub_wire4 ~[1:0]wire~ 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 0 (_array ~reg ((_downto (i 5) (i 0))))))
		(_signal (_internal \2 \ ~[5:0]reg~ -1 0 (_internal (_uni (_constant \6'h3f\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 0 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal \5 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \17 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#49_0 (_architecture 0 0 49 (_process (_simple)
				(_target(4))
			)))
			(#ASSIGN#50_1 (_architecture 1 0 50 (_process (_alias ((sub_wire2)(sub_wire0(t_1_1))))(_simple)
				(_target(5))
				(_sensitivity(3(d_1_1)))
			)))
			(#ASSIGN#51_2 (_architecture 2 0 51 (_process (_alias ((sub_wire1)(sub_wire0(t_0_0))))(_simple)
				(_target(6))
				(_sensitivity(3(d_0_0)))
			)))
			(#ASSIGN#52_3 (_architecture 3 0 52 (_process (_alias ((c0)(sub_wire1)))(_simple)
				(_target(1))
				(_sensitivity(6))
			)))
			(#ASSIGN#53_4 (_architecture 4 0 53 (_process (_alias ((c1)(sub_wire2)))(_simple)
				(_target(2))
				(_sensitivity(5))
			)))
			(#ASSIGN#54_5 (_architecture 5 0 54 (_process (_alias ((sub_wire3)(inclk0)))(_simple)
				(_target(7))
				(_sensitivity(0))
			)))
			(#ASSIGN#55_6 (_architecture 6 0 55 (_process (_alias ((sub_wire4)(sub_wire5)(sub_wire3)))(_simple)
				(_target(8))
				(_sensitivity(4)(7))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altpll_component.clk0_divide_by (_constant \25\))
		(_toward 0 altpll_component.clk0_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk0_multiply_by (_constant \8\))
		(_toward 0 altpll_component.clk0_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.clk1_divide_by (_constant \1\))
		(_toward 0 altpll_component.clk1_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk1_multiply_by (_constant \2\))
		(_toward 0 altpll_component.clk1_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.compensate_clock (_string \V"CLK0"\))
		(_toward 0 altpll_component.inclk0_input_frequency (_constant \20000\))
		(_toward 0 altpll_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altpll_component.lpm_hint (_string \V"CBX_MODULE_PREFIX=PLL_Sys"\))
		(_toward 0 altpll_component.lpm_type (_string \V"altpll"\))
		(_toward 0 altpll_component.operation_mode (_string \V"NORMAL"\))
		(_toward 0 altpll_component.port_activeclock (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_areset (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkloss (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkswitch (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_configupdate (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_fbin (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_inclk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_inclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_locked (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pfdena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasecounterselect (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasedone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasestep (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phaseupdown (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pllena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanaclr (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclk (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclkena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandata (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandataout (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanread (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanwrite (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk1 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk3 (_string \V"PORT_UNUSED"\))
	)
	(_scope
	)
	(_instantiation altpll_component 0 57 (_entity ovi_lpm  altpll)
		(_port
			((inclk) (sub_wire4))
			((clk) (sub_wire0))
			((activeclock) (_open))
			((areset) (\1 \))
			((clkbad) (_open))
			((clkena) (\2 \))
			((clkloss) (_open))
			((clkswitch) (\3 \))
			((configupdate) (\4 \))
			((enable0) (_open))
			((enable1) (_open))
			((extclk) (_open))
			((extclkena) (\5 \))
			((fbin) (\6 \))
			((fbout) (_open))
			((locked) (_open))
			((pfdena) (\7 \))
			((phasecounterselect) (\8 \))
			((phasedone) (_open))
			((phasestep) (\9 \))
			((phaseupdown) (\10 \))
			((pllena) (\11 \))
			((scanaclr) (\12 \))
			((scanclk) (\13 \))
			((scanclkena) (\14 \))
			((scandata) (\15 \))
			((scandataout) (_open))
			((scandone) (_open))
			((scanread) (\16 \))
			((scanwrite) (\17 \))
			((sclkout0) (_open))
			((sclkout1) (_open))
			((vcooverrange) (_open))
			((vcounderrange) (_open))
		)
	)
	(_model . PLL_Sys 8 -1)

)
I 000045 55 3483          1195258531141 Flip
(_unit VERILOG 6.743.6.418 (Flip 0 12 (Flip 0 12 ))
	(_version v38)
	(_time 1195258530531 2007.11.16 16:15:30)
	(_source (\./../../source/flip.v\ VERILOG (\./../../source/flip.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195258530531)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]reg~ 0 22 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal _Adr ~[15:0]reg~ 0 22 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Done ~reg 0 24 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 26 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#23_0 (_architecture 0 0 23 (_process 
				(_target(5))
			)))
			(#INITIAL#25_1 (_architecture 1 0 25 (_process 
				(_target(6))
			)))
			(#INITIAL#27_2 (_architecture 2 0 27 (_process 
				(_target(7))
			)))
			(#ASSIGN#29_3 (_architecture 3 0 29 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(6))
			)))
			(#ASSIGN#30_4 (_architecture 4 0 30 (_process (_alias ((oAdr)(_Adr)))(_simple)
				(_target(3))
				(_sensitivity(5))
			)))
			(#ASSIGN#31_5 (_architecture 5 0 31 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#33_6 (_architecture 6 0 33 (_process 
				(_target(6)(7)(5))
				(_read(0)(1)(5))
				(_need_init)
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Flip 9 -1)

)
I 000046 55 2572          1195258531145 tbClk
(_unit VERILOG 6.743.6.418 (tbClk 0 13 (tbClk 0 13 ))
	(_version v38)
	(_time 1195258530531 2007.11.16 16:15:30)
	(_source (\./../../source/tbclk.v\ VERILOG (\./../../source/tbclk.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1195258530531)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Timescale_kHz ~vector~0 0 15 \1000000000\ (_entity -1 (_code  3))))
		(_type (_internal ~vector~1 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Frequency_kHz ~vector~1 0 17 \0\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Ticks ~vector~2 0 27 \$unsigned(Timescale_kHz/2*Frequency_kHz)\ (_entity -1 (_code  5)))(_constant))
		(_port (_internal _oClk ~reg 0 19 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#22_0 (_architecture 0 0 22 (_process 
				(_target(0))
			)))
			(#ALWAYS#29_1 (_architecture 1 0 29 (_process 
				(_target(0))
				(_read(0))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . tbClk 6 -1)

)
I 000057 55 2946          1195258531149 tbswankmania_HDL
(_unit VERILOG 6.743.6.418 (tbswankmania_HDL 0 11 (tbswankmania_HDL 0 11 ))
	(_version v38)
	(_time 1195258530531 2007.11.16 16:15:30)
	(_source (\./../../source/tbswankmania_hdl.v\ VERILOG (\./../../source/tbswankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195258530531)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_signal (_internal iClk27 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal iClk50 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#75_0 (_architecture 0 0 75 (_process 
				(_monitor)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbClk0 0 17 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \50000\))
		)
		(_port
			((_oClk) (iClk50))
		)
	)
	(_instantiation tbClk1 0 26 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \27000\))
		)
		(_port
			((_oClk) (iClk27))
		)
	)
	(_instantiation swankmania_HDL0 0 35 (_entity .  swankmania_HDL)
		(_port
			((iClk27) (iClk27))
			((iClk50) (iClk50))
			((iSwitch) (_open))
			((iButton_) (_open))
			((oLEDR) (_open))
			((oLEDG) (_open))
			((oHex7) (_open))
			((oHex6) (_open))
			((oHex5) (_open))
			((oHex4) (_open))
			((oHex3) (_open))
			((oHex2) (_open))
			((oHex1) (_open))
			((oHex0) (_open))
			((ioGPIO0) (_open))
			((ioGPIO1) (_open))
			((oSRAM_A) (_open))
			((ioSRAM_IO) (_open))
			((oSRAM_CE_) (_open))
			((oSRAM_WE_) (_open))
			((oSRAM_LB_) (_open))
			((oSRAM_UB_) (_open))
			((oSRAM_OE_) (_open))
		)
	)
	(_model . tbswankmania_HDL 2 -1)

)
I 000046 55 1729          1195258727812 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1195258727343 2007.11.16 16:18:47)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1195258727343)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbswankmania_HDL 0 0 (_entity .  tbswankmania_HDL)
	)
	(_model . $root 1 -1)

)
I 000055 55 7299          1195258727816 ACX705AKM_Ctrl
(_unit VERILOG 6.743.6.418 (ACX705AKM_Ctrl 0 12 (ACX705AKM_Ctrl 0 12 ))
	(_version v38)
	(_time 1195258727343 2007.11.16 16:18:47)
	(_source (\./../../source/acx705akm_ctrl.v\ VERILOG (\./../../source/acx705akm_ctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 19))
	(_entity
		(_time 1195258727343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 26 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal MCK_Hz ~vector~0 0 26 \4000000\ (_entity -1 (_code  19)))(_constant))
		(_type (_internal ~vector~1 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Hsync_Frame ~vector~1 0 27 \200\ (_entity -1 (_code  20)))(_constant))
		(_type (_internal ~vector~2 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Vsync_Hz ~vector~2 0 28 \74\ (_entity -1 (_code  21)))(_constant))
		(_type (_internal ~vector~3 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Dots_Frame ~vector~3 0 29 \10\ (_entity -1 (_code  22)))(_constant))
		(_type (_internal ~vector~4 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~4 0 30 \240\ (_entity -1 (_code  23)))(_constant))
		(_type (_internal ~vector~5 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Lines_Frame ~vector~5 0 31 \160\ (_entity -1 (_code  24)))(_constant))
		(_type (_internal ~vector~6 0 32 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Frame ~vector~6 0 32 \Pixels_Line*Lines_Frame\ (_entity -1 (_code  25)))(_constant))
		(_port (_internal iClk100 ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iClk16 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal oVsync ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHsync ~wire 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSD ~wire 0 17 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oMCK ~wire 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 19 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _MCK8 ~reg 0 37 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal _MCK ~reg 0 37 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _MCK100a ~reg 0 60 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _MCK100b ~reg 0 60 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _MCK100 ~reg 0 60 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCK100 ~wire 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 78 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _DotCnt ~[8:0]reg~ 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 79 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _HsyncCnt ~[7:0]reg~ 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _DotCnt100 ~[8:0]reg~ 0 87 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _HsyncCnt100 ~[7:0]reg~ 0 88 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _MCK100Dly ~reg 0 105 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Hsync ~reg 0 149 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Vsync ~reg 0 149 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#23_0 (_architecture 0 0 23 (_process (_simple)
				(_target(4))
			)))
			(#INITIAL#38_1 (_architecture 1 0 38 (_process 
				(_target(7)(8))
			)))
			(#ASSIGN#43_2 (_architecture 2 0 43 (_process (_alias ((oMCK)(_MCK)))(_simple)
				(_target(5))
				(_sensitivity(8))
			)))
			(#ALWAYS#46_3 (_architecture 3 0 46 (_process 
				(_target(7))
				(_read(1)(7))
				(_need_init)
			)))
			(#ALWAYS#52_4 (_architecture 4 0 52 (_process 
				(_target(8))
				(_read(7)(8))
				(_need_init)
			)))
			(#INITIAL#61_5 (_architecture 5 0 61 (_process 
				(_target(9)(10)(11))
			)))
			(#INITIAL#80_6 (_architecture 6 0 80 (_process 
				(_target(13)(14))
			)))
			(#INITIAL#89_7 (_architecture 7 0 89 (_process 
				(_target(15)(16))
			)))
			(#ASSIGN#94_8 (_architecture 8 0 94 (_process (_simple)
				(_target(6))
				(_sensitivity(15)(16))
			)))
			(#ALWAYS#97_9 (_architecture 9 0 97 (_process 
				(_target(13))
				(_read(5)(13))
				(_need_init)
			)))
			(#INITIAL#106_10 (_architecture 10 0 106 (_process 
				(_target(17))
			)))
			(#ALWAYS#107_11 (_architecture 11 0 107 (_process 
				(_target(9)(10)(11)(17)(15))
				(_read(0)(8)(9)(10)(12)(15))
				(_need_init)
			)))
			(#ALWAYS#124_12 (_architecture 12 0 124 (_process 
				(_target(14))
				(_read(5)(13)(14))
				(_need_init)
			)))
			(#ALWAYS#135_13 (_architecture 13 0 135 (_process 
				(_target(16))
				(_read(0)(17)(15)(16))
				(_need_init)
			)))
			(#INITIAL#150_14 (_architecture 14 0 150 (_process 
				(_target(18)(19))
			)))
			(#ALWAYS#155_15 (_architecture 15 0 155 (_process 
				(_target(18)(19))
				(_read(5)(13)(14))
				(_need_init)
			)))
			(#ASSIGN#163_16 (_architecture 16 0 163 (_process (_alias ((oHsync)(_Hsync)))(_simple)
				(_target(3))
				(_sensitivity(18))
			)))
			(#ASSIGN#163_17 (_architecture 17 0 163 (_process (_alias ((oVsync)(_Vsync)))(_simple)
				(_target(2))
				(_sensitivity(19))
			)))
			(#INTERNAL#0_18 (_internal 18 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 69 (_entity .  Debounce)
		(_port
			((iClk) (iClk100))
			((iD) (_MCK100))
			((oQ) (MCK100))
		)
	)
	(_model . ACX705AKM_Ctrl 32 -1)

)
I 000049 55 2647          1195258727820 Debounce
(_unit VERILOG 6.743.6.418 (Debounce 0 12 (Debounce 0 12 ))
	(_version v38)
	(_time 1195258727343 2007.11.16 16:18:47)
	(_source (\./../../source/debounce.v\ VERILOG (\./../../source/debounce.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195258727343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iD ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oQ ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Q ~reg 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Bounce ~reg 0 21 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#19_0 (_architecture 0 0 19 (_process 
				(_target(3))
			)))
			(#INITIAL#22_1 (_architecture 1 0 22 (_process 
				(_target(4))
			)))
			(#ASSIGN#24_2 (_architecture 2 0 24 (_process (_alias ((oQ)(_Q)))(_simple)
				(_target(2))
				(_sensitivity(3))
			)))
			(#ALWAYS#27_3 (_architecture 3 0 27 (_process 
				(_target(4)(3))
				(_read(0)(1)(4))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Debounce 5 -1)

)
I 000048 55 9368          1195258727824 ComCtrl
(_unit VERILOG 6.743.6.418 (ComCtrl 0 12 (ComCtrl 0 12 ))
	(_version v38)
	(_time 1195258727343 2007.11.16 16:18:47)
	(_source (\./../../source/comctrl.v\ VERILOG (\./../../source/comctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 22))
	(_entity
		(_time 1195258727343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[8:0]wire~ 0 16 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD ~[8:0]wire~ 0 16 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iGo ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iCmd ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oGo ~wire 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iDone ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oColor ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 24 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal oX0 ~[7:0]wire~ 0 24 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY0 ~[7:0]wire~ 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX1 ~[7:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY1 ~[7:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX2 ~[7:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY2 ~[7:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oFlip ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oPolyline ~wire 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oTriangle ~wire 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDbgFull ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oDbgFullPersistent ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 37 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal oDbgUsed ~[9:0]wire~ 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _FullPersistent ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 44 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _Color ~[8:0]reg~ 0 44 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _SetColor ~reg 0 45 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DebounceGo ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Empty ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _FIFO_Pop ~reg 0 55 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FIFO_Q ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Cmd ~wire 0 59 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FIFO_Used ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderFlip ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderPolyline ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[47:0]reg~ 0 66 (_array ~reg ((_range  22)))))
		(_signal (_internal _VertexBuf ~[47:0]reg~ 0 66 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 70 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _Cnt ~[7:0]reg~ 0 70 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Flip ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Go ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Polyline ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Y ~reg 0 159 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_virtual \1 \ 0 108 (_uni ((3)(1)))))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#INITIAL#46_1 (_architecture 1 0 46 (_process 
				(_target(20)(21))
			)))
			(#INITIAL#56_2 (_architecture 2 0 56 (_process 
				(_target(24))
			)))
			(#INITIAL#67_3 (_architecture 3 0 67 (_process 
				(_target(30))
			)))
			(#INITIAL#75_4 (_architecture 4 0 75 (_process 
				(_target(31)(32)(33)(34))
			)))
			(#ASSIGN#84_5 (_architecture 5 0 84 (_process (_alias ((oDbgFullPersistent)(_FullPersistent)))(_simple)
				(_target(17))
				(_sensitivity(19))
			)))
			(#ALWAYS#85_6 (_architecture 6 0 85 (_process 
				(_target(19))
				(_read(0)(16))
				(_need_init)
			)))
			(#ASSIGN#90_7 (_architecture 7 0 90 (_process (_alias ((oColor)(_Color)))(_simple)
				(_target(6))
				(_sensitivity(20))
			)))
			(#ASSIGN#102_8 (_architecture 8 0 102 (_process (_alias ((FIFO_Cmd)(FIFO_Q(9))))(_simple)
				(_target(26))
				(_sensitivity(25(9)))
			)))
			(#ASSIGN#103_9 (_architecture 9 0 103 (_process (_alias ((oDbgUsed)(FIFO_Used)))(_simple)
				(_target(18))
				(_sensitivity(27))
			)))
			(#ASSIGN#152_10 (_architecture 10 0 152 (_process (_alias ((oX0)(_VertexBuf(d_47_40))))(_simple)
				(_target(7))
				(_sensitivity(30(d_47_40)))
			)))
			(#ASSIGN#152_11 (_architecture 11 0 152 (_process (_alias ((oY0)(_VertexBuf(d_39_32))))(_simple)
				(_target(8))
				(_sensitivity(30(d_39_32)))
			)))
			(#ASSIGN#152_12 (_architecture 12 0 152 (_process (_alias ((oX1)(_VertexBuf(d_31_24))))(_simple)
				(_target(9))
				(_sensitivity(30(d_31_24)))
			)))
			(#ASSIGN#152_13 (_architecture 13 0 152 (_process (_alias ((oY1)(_VertexBuf(d_23_16))))(_simple)
				(_target(10))
				(_sensitivity(30(d_23_16)))
			)))
			(#ASSIGN#152_14 (_architecture 14 0 152 (_process (_alias ((oX2)(_VertexBuf(d_15_8))))(_simple)
				(_target(11))
				(_sensitivity(30(d_15_8)))
			)))
			(#ASSIGN#152_15 (_architecture 15 0 152 (_process (_alias ((oY2)(_VertexBuf(d_7_0))))(_simple)
				(_target(12))
				(_sensitivity(30(d_7_0)))
			)))
			(#ASSIGN#157_16 (_architecture 16 0 157 (_process (_alias ((oFlip)(_Flip)))(_simple)
				(_target(13))
				(_sensitivity(32))
			)))
			(#ASSIGN#157_17 (_architecture 17 0 157 (_process (_alias ((oGo)(_Go)))(_simple)
				(_target(4))
				(_sensitivity(33))
			)))
			(#ASSIGN#157_18 (_architecture 18 0 157 (_process (_alias ((oPolyline)(_Polyline)))(_simple)
				(_target(14))
				(_sensitivity(34))
			)))
			(#INITIAL#160_19 (_architecture 19 0 160 (_process 
				(_target(35))
			)))
			(#ALWAYS#162_20 (_architecture 20 0 162 (_process 
				(_target(24)(33)(35)(32)(31)(34)(20)(21)(30))
				(_read(0)(23)(5)(33)(24)(25(9))(28)(29)(21)(25(d_8_0))(34)(25(d_7_0))(30(d_47_8))(35)(31))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 93 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (iGo))
			((oQ) (DebounceGo))
		)
	)
	(_instantiation ComFIFO0 0 104 (_entity .  ComFIFO)
		(_port
			((clock) (iClk))
			((data) (\1 \))
			((rdreq) (_FIFO_Pop))
			((wrreq) (DebounceGo))
			((q) (FIFO_Q))
			((usedw) (FIFO_Used))
			((empty) (FIFO_Empty))
			((full) (oDbgFull))
		)
	)
	(_instantiation CmdDecoder0 0 124 (_entity .  CmdDecoder)
		(_port
			((data) (FIFO_Q(d_3_0)))
			((eq00) (DecoderFlip))
			((eq01) (DecoderPolyline))
			((eq02) (_open))
			((eq03) (_open))
			((eq04) (_open))
			((eq05) (_open))
			((eq06) (_open))
			((eq07) (_open))
			((eq08) (_open))
			((eq09) (_open))
			((eq0a) (_open))
			((eq0b) (_open))
			((eq0c) (_open))
			((eq0d) (_open))
			((eq0e) (_open))
			((eq0f) (_open))
		)
	)
	(_model . ComCtrl 23 -1)

)
I 000048 55 4542          1195258727828 ComFIFO
(_unit VERILOG 6.743.6.418 (ComFIFO 0 39 (ComFIFO 0 39 ))
	(_version v38)
	(_time 1195258727343 2007.11.16 16:18:47)
	(_source (\./../../lib/comfifo.v\ VERILOG (\./../../lib/comfifo.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195258727343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal clock ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 41 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal data ~[9:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal rdreq ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wrreq ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal empty ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal full ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~[9:0]wire~ 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal usedw ~[9:0]wire~ 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire2 ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 61 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#62_0 (_architecture 0 0 62 (_process (_alias ((usedw)(sub_wire0)))(_simple)
				(_target(7))
				(_sensitivity(8))
			)))
			(#ASSIGN#63_1 (_architecture 1 0 63 (_process (_alias ((empty)(sub_wire1)))(_simple)
				(_target(4))
				(_sensitivity(9))
			)))
			(#ASSIGN#64_2 (_architecture 2 0 64 (_process (_alias ((q)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(10))
			)))
			(#ASSIGN#65_3 (_architecture 3 0 65 (_process (_alias ((full)(sub_wire3)))(_simple)
				(_target(5))
				(_sensitivity(11))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 scfifo_component.add_ram_output_register (_string \V"ON"\))
		(_toward 0 scfifo_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 scfifo_component.lpm_numwords (_constant \1024\))
		(_toward 0 scfifo_component.lpm_showahead (_string \V"ON"\))
		(_toward 0 scfifo_component.lpm_type (_string \V"scfifo"\))
		(_toward 0 scfifo_component.lpm_width (_constant \10\))
		(_toward 0 scfifo_component.lpm_widthu (_constant \10\))
		(_toward 0 scfifo_component.overflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.underflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.use_eab (_string \V"ON"\))
	)
	(_scope
	)
	(_instantiation scfifo_component 0 67 (_entity ovi_lpm  scfifo)
		(_port
			((rdreq) (rdreq))
			((clock) (clock))
			((wrreq) (wrreq))
			((data) (data))
			((usedw) (sub_wire0))
			((empty) (sub_wire1))
			((q) (sub_wire2))
			((full) (sub_wire3))
			((aclr) (_open))
			((almost_empty) (_open))
			((almost_full) (_open))
			((sclr) (_open))
		)
	)
	(_model . ComFIFO 5 -1)

)
I 000051 55 11634         1195258727832 CmdDecoder
(_unit VERILOG 6.743.6.418 (CmdDecoder 0 39 (CmdDecoder 0 39 ))
	(_version v38)
	(_time 1195258727343 2007.11.16 16:18:47)
	(_source (\./../../lib/cmddecoder.v\ VERILOG (\./../../lib/cmddecoder.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 33))
	(_entity
		(_time 1195258727343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 40 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal data ~[3:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal eq00 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq01 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq02 ~wire 0 43 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq03 ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq04 ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq05 ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq06 ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq07 ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq08 ~wire 0 49 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq09 ~wire 0 50 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0a ~wire 0 51 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0b ~wire 0 52 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0c ~wire 0 53 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0d ~wire 0 54 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0e ~wire 0 55 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0f ~wire 0 56 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 76 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal sub_wire0 ~[15:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[4:4]wire~ 0 77 (_array ~wire ((_to (i 4) (i 4))))))
		(_signal (_internal sub_wire16 ~[4:4]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[14:14]wire~ 0 78 (_array ~wire ((_to (i 14) (i 14))))))
		(_signal (_internal sub_wire15 ~[14:14]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:3]wire~ 0 79 (_array ~wire ((_to (i 3) (i 3))))))
		(_signal (_internal sub_wire14 ~[3:3]wire~ 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[13:13]wire~ 0 80 (_array ~wire ((_to (i 13) (i 13))))))
		(_signal (_internal sub_wire13 ~[13:13]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:2]wire~ 0 81 (_array ~wire ((_to (i 2) (i 2))))))
		(_signal (_internal sub_wire12 ~[2:2]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[12:12]wire~ 0 82 (_array ~wire ((_to (i 12) (i 12))))))
		(_signal (_internal sub_wire11 ~[12:12]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 83 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire10 ~[1:1]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:11]wire~ 0 84 (_array ~wire ((_to (i 11) (i 11))))))
		(_signal (_internal sub_wire9 ~[11:11]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 85 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire8 ~[0:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[10:10]wire~ 0 86 (_array ~wire ((_to (i 10) (i 10))))))
		(_signal (_internal sub_wire7 ~[10:10]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:9]wire~ 0 87 (_array ~wire ((_to (i 9) (i 9))))))
		(_signal (_internal sub_wire6 ~[9:9]wire~ 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:8]wire~ 0 88 (_array ~wire ((_to (i 8) (i 8))))))
		(_signal (_internal sub_wire5 ~[8:8]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:7]wire~ 0 89 (_array ~wire ((_to (i 7) (i 7))))))
		(_signal (_internal sub_wire4 ~[7:7]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:6]wire~ 0 90 (_array ~wire ((_to (i 6) (i 6))))))
		(_signal (_internal sub_wire3 ~[6:6]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:5]wire~ 0 91 (_array ~wire ((_to (i 5) (i 5))))))
		(_signal (_internal sub_wire2 ~[5:5]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[15:15]wire~ 0 92 (_array ~wire ((_to (i 15) (i 15))))))
		(_signal (_internal sub_wire1 ~[15:15]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#77_0 (_architecture 0 0 77 (_process (_alias ((sub_wire16)(sub_wire0(t_4_4))))(_simple)
				(_target(18))
				(_sensitivity(17(d_4_4)))
			)))
			(#ASSIGN#78_1 (_architecture 1 0 78 (_process (_alias ((sub_wire15)(sub_wire0(t_14_14))))(_simple)
				(_target(19))
				(_sensitivity(17(d_14_14)))
			)))
			(#ASSIGN#79_2 (_architecture 2 0 79 (_process (_alias ((sub_wire14)(sub_wire0(t_3_3))))(_simple)
				(_target(20))
				(_sensitivity(17(d_3_3)))
			)))
			(#ASSIGN#80_3 (_architecture 3 0 80 (_process (_alias ((sub_wire13)(sub_wire0(t_13_13))))(_simple)
				(_target(21))
				(_sensitivity(17(d_13_13)))
			)))
			(#ASSIGN#81_4 (_architecture 4 0 81 (_process (_alias ((sub_wire12)(sub_wire0(t_2_2))))(_simple)
				(_target(22))
				(_sensitivity(17(d_2_2)))
			)))
			(#ASSIGN#82_5 (_architecture 5 0 82 (_process (_alias ((sub_wire11)(sub_wire0(t_12_12))))(_simple)
				(_target(23))
				(_sensitivity(17(d_12_12)))
			)))
			(#ASSIGN#83_6 (_architecture 6 0 83 (_process (_alias ((sub_wire10)(sub_wire0(t_1_1))))(_simple)
				(_target(24))
				(_sensitivity(17(d_1_1)))
			)))
			(#ASSIGN#84_7 (_architecture 7 0 84 (_process (_alias ((sub_wire9)(sub_wire0(t_11_11))))(_simple)
				(_target(25))
				(_sensitivity(17(d_11_11)))
			)))
			(#ASSIGN#85_8 (_architecture 8 0 85 (_process (_alias ((sub_wire8)(sub_wire0(t_0_0))))(_simple)
				(_target(26))
				(_sensitivity(17(d_0_0)))
			)))
			(#ASSIGN#86_9 (_architecture 9 0 86 (_process (_alias ((sub_wire7)(sub_wire0(t_10_10))))(_simple)
				(_target(27))
				(_sensitivity(17(d_10_10)))
			)))
			(#ASSIGN#87_10 (_architecture 10 0 87 (_process (_alias ((sub_wire6)(sub_wire0(t_9_9))))(_simple)
				(_target(28))
				(_sensitivity(17(d_9_9)))
			)))
			(#ASSIGN#88_11 (_architecture 11 0 88 (_process (_alias ((sub_wire5)(sub_wire0(t_8_8))))(_simple)
				(_target(29))
				(_sensitivity(17(d_8_8)))
			)))
			(#ASSIGN#89_12 (_architecture 12 0 89 (_process (_alias ((sub_wire4)(sub_wire0(t_7_7))))(_simple)
				(_target(30))
				(_sensitivity(17(d_7_7)))
			)))
			(#ASSIGN#90_13 (_architecture 13 0 90 (_process (_alias ((sub_wire3)(sub_wire0(t_6_6))))(_simple)
				(_target(31))
				(_sensitivity(17(d_6_6)))
			)))
			(#ASSIGN#91_14 (_architecture 14 0 91 (_process (_alias ((sub_wire2)(sub_wire0(t_5_5))))(_simple)
				(_target(32))
				(_sensitivity(17(d_5_5)))
			)))
			(#ASSIGN#92_15 (_architecture 15 0 92 (_process (_alias ((sub_wire1)(sub_wire0(t_15_15))))(_simple)
				(_target(33))
				(_sensitivity(17(d_15_15)))
			)))
			(#ASSIGN#93_16 (_architecture 16 0 93 (_process (_alias ((eq0f)(sub_wire1)))(_simple)
				(_target(16))
				(_sensitivity(33))
			)))
			(#ASSIGN#94_17 (_architecture 17 0 94 (_process (_alias ((eq05)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(32))
			)))
			(#ASSIGN#95_18 (_architecture 18 0 95 (_process (_alias ((eq06)(sub_wire3)))(_simple)
				(_target(7))
				(_sensitivity(31))
			)))
			(#ASSIGN#96_19 (_architecture 19 0 96 (_process (_alias ((eq07)(sub_wire4)))(_simple)
				(_target(8))
				(_sensitivity(30))
			)))
			(#ASSIGN#97_20 (_architecture 20 0 97 (_process (_alias ((eq08)(sub_wire5)))(_simple)
				(_target(9))
				(_sensitivity(29))
			)))
			(#ASSIGN#98_21 (_architecture 21 0 98 (_process (_alias ((eq09)(sub_wire6)))(_simple)
				(_target(10))
				(_sensitivity(28))
			)))
			(#ASSIGN#99_22 (_architecture 22 0 99 (_process (_alias ((eq0a)(sub_wire7)))(_simple)
				(_target(11))
				(_sensitivity(27))
			)))
			(#ASSIGN#100_23 (_architecture 23 0 100 (_process (_alias ((eq00)(sub_wire8)))(_simple)
				(_target(1))
				(_sensitivity(26))
			)))
			(#ASSIGN#101_24 (_architecture 24 0 101 (_process (_alias ((eq0b)(sub_wire9)))(_simple)
				(_target(12))
				(_sensitivity(25))
			)))
			(#ASSIGN#102_25 (_architecture 25 0 102 (_process (_alias ((eq01)(sub_wire10)))(_simple)
				(_target(2))
				(_sensitivity(24))
			)))
			(#ASSIGN#103_26 (_architecture 26 0 103 (_process (_alias ((eq0c)(sub_wire11)))(_simple)
				(_target(13))
				(_sensitivity(23))
			)))
			(#ASSIGN#104_27 (_architecture 27 0 104 (_process (_alias ((eq02)(sub_wire12)))(_simple)
				(_target(3))
				(_sensitivity(22))
			)))
			(#ASSIGN#105_28 (_architecture 28 0 105 (_process (_alias ((eq0d)(sub_wire13)))(_simple)
				(_target(14))
				(_sensitivity(21))
			)))
			(#ASSIGN#106_29 (_architecture 29 0 106 (_process (_alias ((eq03)(sub_wire14)))(_simple)
				(_target(4))
				(_sensitivity(20))
			)))
			(#ASSIGN#107_30 (_architecture 30 0 107 (_process (_alias ((eq0e)(sub_wire15)))(_simple)
				(_target(15))
				(_sensitivity(19))
			)))
			(#ASSIGN#108_31 (_architecture 31 0 108 (_process (_alias ((eq04)(sub_wire16)))(_simple)
				(_target(5))
				(_sensitivity(18))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 lpm_decode_component.lpm_decodes (_constant \16\))
		(_toward 0 lpm_decode_component.lpm_type (_string \V"LPM_DECODE"\))
		(_toward 0 lpm_decode_component.lpm_width (_constant \4\))
	)
	(_scope
	)
	(_instantiation lpm_decode_component 0 110 (_entity ovi_lpm  lpm_decode)
		(_port
			((data) (data))
			((eq) (sub_wire0))
			((aclr) (_open))
			((clken) (_open))
			((clock) (_open))
			((enable) (_open))
		)
	)
	(_model . CmdDecoder 33 -1)

)
I 000050 55 6493          1195258727836 FrameCtrl
(_unit VERILOG 6.743.6.418 (FrameCtrl 0 12 (FrameCtrl 0 12 ))
	(_version v38)
	(_time 1195258727343 2007.11.16 16:18:47)
	(_source (\./../../source/framectrl.v\ VERILOG (\./../../source/framectrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 15))
	(_entity
		(_time 1195258727343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iFlipGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iFlip ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk0 ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 19 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal iAdr0 ~[15:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 20 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD0 ~[8:0]wire~ 0 20 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ0 ~[8:0]wire~ 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn0 ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iClk1 ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iAdr1 ~[15:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iD1 ~[8:0]wire~ 0 27 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ1 ~[8:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn1 ~wire 0 29 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 32 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 33 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 34 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 38 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Face0 ~reg 0 41 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FrameA_Adr ~[15:0]wire~ 0 45 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Clk ~wire 0 48 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FrameA_WrEn ~wire 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_D ~[8:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Q ~[8:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#42_0 (_architecture 0 0 42 (_process 
				(_target(20))
			)))
			(#ALWAYS#54_1 (_architecture 1 0 54 (_process 
				(_target(20))
				(_read(0)(2)(1)(20))
				(_need_init)
			)))
			(#ASSIGN#76_2 (_architecture 2 0 76 (_process (_simple)
				(_target(15))
			)))
			(#ASSIGN#76_3 (_architecture 3 0 76 (_process (_simple)
				(_target(19))
			)))
			(#ASSIGN#76_4 (_architecture 4 0 76 (_process (_simple)
				(_target(17))
			)))
			(#ASSIGN#76_5 (_architecture 5 0 76 (_process (_simple)
				(_target(18))
			)))
			(#ASSIGN#79_6 (_architecture 6 0 79 (_process (_simple)
				(_target(6))
				(_sensitivity(20)(25)(14))
			)))
			(#ASSIGN#80_7 (_architecture 7 0 80 (_process (_simple)
				(_target(11))
				(_sensitivity(20)(14)(25))
			)))
			(#ASSIGN#97_8 (_architecture 8 0 97 (_process (_alias ((FrameA_Adr)(_Face0)(iAdr0)(iAdr1)))(_simple)
				(_target(21))
				(_sensitivity(20)(4)(9))
			)))
			(#ASSIGN#98_9 (_architecture 9 0 98 (_process (_alias ((FrameA_D)(_Face0)(iD0)(iD1)))(_simple)
				(_target(24))
				(_sensitivity(20)(5)(10))
			)))
			(#ASSIGN#99_10 (_architecture 10 0 99 (_process (_alias ((FrameA_WrEn)(_Face0)(iWrEn0)(iWrEn1)))(_simple)
				(_target(23))
				(_sensitivity(20)(7)(12))
			)))
			(#ASSIGN#102_11 (_architecture 11 0 102 (_process (_simple)
				(_target(13))
				(_sensitivity(20)(9)(4))
			)))
			(#ASSIGN#105_12 (_architecture 12 0 105 (_process (_simple)
				(_target(14))
				(_sensitivity(16)(20)(10)(5))
			)))
			(#ASSIGN#106_13 (_architecture 13 0 106 (_process (_alias ((oSRAM_WE_)(_Face0)(iWrEn1)(iWrEn0)))(_simple)
				(_target(16))
				(_sensitivity(20)(12)(7))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FrameA0 0 59 (_entity .  FrameA)
		(_port
			((inclock) (iClk1))
			((outclock) (iClk1))
			((address) (FrameA_Adr))
			((data) (FrameA_D))
			((q) (FrameA_Q))
			((wren) (FrameA_WrEn))
		)
	)
	(_model . FrameCtrl 15 -1)

)
I 000047 55 5722          1195258727840 FrameA
(_unit VERILOG 6.743.6.418 (FrameA 0 39 (FrameA 0 39 ))
	(_version v38)
	(_time 1195258727343 2007.11.16 16:18:47)
	(_source (\./../../lib/framea.v\ VERILOG (\./../../lib/framea.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195258727343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[15:0]wire~ 0 40 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal address ~[15:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 41 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal data ~[8:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal inclock ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wren ~wire 0 44 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal q ~[8:0]wire~ 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[8:0]wire~ 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#55_0 (_architecture 0 0 55 (_process (_alias ((q)(sub_wire0)))(_simple)
				(_target(5))
				(_sensitivity(6))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altsyncram_component.clock_enable_input_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.clock_enable_output_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.init_file (_string \V"../startup.hex"\))
		(_toward 0 altsyncram_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altsyncram_component.lpm_type (_string \V"altsyncram"\))
		(_toward 0 altsyncram_component.numwords_a (_constant \38400\))
		(_toward 0 altsyncram_component.operation_mode (_string \V"SINGLE_PORT"\))
		(_toward 0 altsyncram_component.outdata_aclr_a (_string \V"NONE"\))
		(_toward 0 altsyncram_component.outdata_reg_a (_string \V"CLOCK1"\))
		(_toward 0 altsyncram_component.power_up_uninitialized (_string \V"FALSE"\))
		(_toward 0 altsyncram_component.widthad_a (_constant \16\))
		(_toward 0 altsyncram_component.width_a (_constant \9\))
		(_toward 0 altsyncram_component.width_byteena_a (_constant \1\))
	)
	(_scope
	)
	(_instantiation altsyncram_component 0 57 (_entity ovi_lpm  altsyncram)
		(_port
			((wren_a) (wren))
			((clock0) (inclock))
			((clock1) (outclock))
			((address_a) (address))
			((data_a) (data))
			((q_a) (sub_wire0))
			((aclr0) (\1 \))
			((aclr1) (\2 \))
			((address_b) (\3 \))
			((addressstall_a) (\4 \))
			((addressstall_b) (\5 \))
			((byteena_a) (\6 \))
			((byteena_b) (\7 \))
			((clocken0) (\8 \))
			((clocken1) (\9 \))
			((clocken2) (\10 \))
			((clocken3) (\11 \))
			((data_b) (\12 \))
			((eccstatus) (_open))
			((q_b) (_open))
			((rden_a) (\13 \))
			((rden_b) (\14 \))
			((wren_b) (\15 \))
		)
	)
	(_model . FrameA 2 -1)

)
I 000045 55 6740          1195258727844 Line
(_unit VERILOG 6.743.6.418 (Line 0 14 (Line 0 14 ))
	(_version v38)
	(_time 1195258727343 2007.11.16 16:18:47)
	(_source (\./../../source/line.v\ VERILOG (\./../../source/line.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1195258727343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~0 0 16 \240\ (_entity -1 (_code  16))))
		(_port (_internal iClk ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 23 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal iX0 ~[7:0]wire~ 0 23 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iY0 ~[7:0]wire~ 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iX1 ~[7:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iY1 ~[7:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 29 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Done ~reg 0 34 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]wire~S 0 44 (_array ~wire ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal X0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 51 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal dxAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dyAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Steep ~wire 0 60 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 64 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _AddrX ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _AddrY ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~S 0 78 (_array ~reg ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal _X ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Y ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dx ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dy ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Err ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _LastStep ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _NegativeYStep ~reg 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#35_0 (_architecture 0 0 35 (_process 
				(_target(9))
			)))
			(#ASSIGN#37_1 (_architecture 1 0 37 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(9))
			)))
			(#ASSIGN#44_2 (_architecture 2 0 44 (_process (_simple)
				(_target(10))
				(_sensitivity(3))
			)))
			(#ASSIGN#44_3 (_architecture 3 0 44 (_process (_simple)
				(_target(11))
				(_sensitivity(4))
			)))
			(#ASSIGN#44_4 (_architecture 4 0 44 (_process (_simple)
				(_target(12))
			)))
			(#ASSIGN#44_5 (_architecture 5 0 44 (_process (_simple)
				(_target(13))
			)))
			(#INITIAL#52_6 (_architecture 6 0 52 (_process 
				(_target(14))
			)))
			(#ASSIGN#54_7 (_architecture 7 0 54 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(8))
				(_sensitivity(14))
			)))
			(#ASSIGN#58_8 (_architecture 8 0 58 (_process (_alias ((dxAbs)(X1)(X0)(X1)(X0)(X0)(X1)))(_simple)
				(_target(15))
				(_sensitivity(12)(10))
			)))
			(#ASSIGN#58_9 (_architecture 9 0 58 (_process (_alias ((dyAbs)(Y1)(Y0)(Y1)(Y0)(Y0)(Y1)))(_simple)
				(_target(16))
				(_sensitivity(13)(11))
			)))
			(#ASSIGN#60_10 (_architecture 10 0 60 (_process (_alias ((Steep)(dyAbs)(dxAbs)))(_simple)
				(_target(17))
				(_sensitivity(16)(15))
			)))
			(#INITIAL#65_11 (_architecture 11 0 65 (_process 
				(_target(18)(19))
			)))
			(#ASSIGN#70_12 (_architecture 12 0 70 (_process (_simple)
				(_target(7))
				(_sensitivity(18)(19))
			)))
			(#INITIAL#80_13 (_architecture 13 0 80 (_process 
				(_target(20)(21)(22)(23)(25)(26))
			)))
			(#ALWAYS#90_14 (_architecture 14 0 90 (_process 
				(_target(14)(9)(22)(23)(24)(21)(20)(25)(18)(19)(26))
				(_read(0)(1)(12)(10)(16)(11)(13)(17)(15)(2)(20)(25)(21)(24)(23)(22)(26))
				(_need_init)
			)))
			(#INTERNAL#0_15 (_internal 15 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Line 17 -1)

)
I 000053 55 2649          1195258727848 SSHLEDMDCtrl
(_unit VERILOG 6.743.6.418 (SSHLEDMDCtrl 0 14 (SSHLEDMDCtrl 0 14 ))
	(_version v38)
	(_time 1195258727343 2007.11.16 16:18:47)
	(_source (\./../../source/sshledmdctrl.v\ VERILOG (\./../../source/sshledmdctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1195258727343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 15 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iBCD ~[3:0]wire~ 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 16 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oMatrix ~[6:0]wire~ 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]reg~ 0 19 (_array ~reg ((_downto (i 6) (i 0))))))
		(_signal (_internal _oMatrix ~[6:0]reg~ 0 19 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#20_0 (_architecture 0 0 20 (_process 
				(_target(2))
			)))
			(#ASSIGN#22_1 (_architecture 1 0 22 (_process (_alias ((oMatrix)(_oMatrix)))(_simple)
				(_target(1))
				(_sensitivity(2))
			)))
			(#ALWAYS#26_2 (_architecture 2 0 26 (_process 
				(_target(2))
				(_read)
				(_sensitivity(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . SSHLEDMDCtrl 4 -1)

)
I 000055 55 18437         1195258727852 swankmania_HDL
(_unit VERILOG 6.743.6.418 (swankmania_HDL 0 12 (swankmania_HDL 0 12 ))
	(_version v38)
	(_time 1195258727343 2007.11.16 16:18:47)
	(_source (\./../../source/swankmania_hdl.v\ VERILOG (\./../../source/swankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 60))
	(_entity
		(_time 1195258727343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate gSSHLEDMDCtrl 0 275 (_verilogfor  (_code  60) (_code  61) (_code  62))
	  (_object
	  	(_type (_internal ~vector~0 0 274 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal gCnt ~vector~0 0 274  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_59 (_internal 59 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation Digit 0 277 (_entity .  SSHLEDMDCtrl)
	  	(_port
	  		((iBCD) (SSHLEDMDCtrlD(_range  63)))
	  		((oMatrix) (SSHLEDMDCtrlQ(_range  64)))
	  	)
	  )
	)
	(_object
		(_port (_internal iClk27 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk50 ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 18 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal iSwitch ~[17:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 19 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iButton_ ~[3:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oLEDR ~[17:0]wire~ 0 22 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 23 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal oLEDG ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 26 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oHex7 ~[6:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex6 ~[6:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex5 ~[6:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex4 ~[6:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex3 ~[6:0]wire~ 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex2 ~[6:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex1 ~[6:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex0 ~[6:0]wire~ 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[23:0]wire~ 0 36 (_array ~wire ((_downto (i 23) (i 0))))))
		(_port (_internal ioGPIO0 ~[23:0]wire~ 0 36 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[25:0]wire~ 0 39 (_array ~wire ((_downto (i 25) (i 0))))))
		(_port (_internal ioGPIO1 ~[25:0]wire~ 0 39 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 43 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 43 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Clk16 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Clk100 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineWrEn ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineDone ~wire 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineAdr ~[15:0]wire~ 0 56 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipWrEn ~wire 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipDone ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipAdr ~[15:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_RGB ~[8:0]wire~ 0 62 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Vsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Hsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_SD ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_MCK ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Adr ~[15:0]wire~ 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComD ~[8:0]wire~ 0 70 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComColor ~[8:0]wire~ 0 71 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComCmd ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFrame ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFlip ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComDrawGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComPolyline ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComTriangle ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 86 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal ComX0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[31:0]wire~ 0 88 (_array ~wire ((_range  65)))))
		(_signal (_internal SSHLEDMDCtrlD ~[31:0]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[55:0]wire~ 0 89 (_array ~wire ((_range  66)))))
		(_signal (_internal SSHLEDMDCtrlQ ~[55:0]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~wire -1 141 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~wire -1 205 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 0 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal \3 \ ~[8:0]reg~ -1 0 (_internal (_uni (_constant \9'h0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~[15:0]wire~ -1 217 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~wire -1 220 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~wire -1 237 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~wire -1 256 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#141_0 (_internal 0 0 141 (_process (_alias ((\1 \)(ComPolyline)(LineDone)(ComFlip)(FlipDone)(ComPolyline)(ComFlip)))(_simple)
				(_target(54))
				(_sensitivity(44)(26)(42)(29))
			)))
			(#INTERNAL#205_1 (_internal 1 0 205 (_process (_alias ((\2 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(55))
				(_sensitivity(43)(42))
			)))
			(#INTERNAL#217_2 (_internal 2 0 217 (_process (_alias ((\5 \)(ComPolyline)(LineAdr)(FlipAdr)))(_simple)
				(_target(58))
				(_sensitivity(44)(27)(30))
			)))
			(#INTERNAL#220_3 (_internal 3 0 220 (_process (_alias ((\6 \)(ComPolyline)(LineWrEn)(ComFlip)(FlipWrEn)))(_simple)
				(_target(59))
				(_sensitivity(44)(25)(42)(28))
			)))
			(#INTERNAL#237_4 (_internal 4 0 237 (_process (_alias ((\7 \)(ComDrawGo)(ComPolyline)))(_simple)
				(_target(60))
				(_sensitivity(43)(44))
			)))
			(#INTERNAL#256_5 (_internal 5 0 256 (_process (_alias ((\8 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(61))
				(_sensitivity(43)(42))
			)))
			(#ASSIGN#102_6 (_architecture 6 0 102 (_process (_alias ((ComFrame)(ACX_Vsync)))(_simple)
				(_target(41))
				(_sensitivity(32))
			)))
			(#ASSIGN#127_7 (_architecture 7 0 127 (_process (_simple)
				(_target(14(0)))
			)))
			(#ASSIGN#127_8 (_architecture 8 0 127 (_process (_alias ((ComD(0))(ioGPIO0(1))))(_simple)
				(_target(37(0)))
				(_sensitivity(14(1)))
			)))
			(#ASSIGN#127_9 (_architecture 9 0 127 (_process (_simple)
				(_target(14(2)))
			)))
			(#ASSIGN#127_10 (_architecture 10 0 127 (_process (_alias ((ComD(1))(ioGPIO0(3))))(_simple)
				(_target(37(1)))
				(_sensitivity(14(3)))
			)))
			(#ASSIGN#127_11 (_architecture 11 0 127 (_process (_simple)
				(_target(14(4)))
			)))
			(#ASSIGN#127_12 (_architecture 12 0 127 (_process (_alias ((ComD(2))(ioGPIO0(5))))(_simple)
				(_target(37(2)))
				(_sensitivity(14(5)))
			)))
			(#ASSIGN#127_13 (_architecture 13 0 127 (_process (_simple)
				(_target(14(6)))
			)))
			(#ASSIGN#127_14 (_architecture 14 0 127 (_process (_alias ((ComD(3))(ioGPIO0(7))))(_simple)
				(_target(37(3)))
				(_sensitivity(14(7)))
			)))
			(#ASSIGN#127_15 (_architecture 15 0 127 (_process (_simple)
				(_target(14(8)))
			)))
			(#ASSIGN#127_16 (_architecture 16 0 127 (_process (_alias ((ComD(4))(ioGPIO0(9))))(_simple)
				(_target(37(4)))
				(_sensitivity(14(9)))
			)))
			(#ASSIGN#127_17 (_architecture 17 0 127 (_process (_simple)
				(_target(14(10)))
			)))
			(#ASSIGN#127_18 (_architecture 18 0 127 (_process (_alias ((ComD(5))(ioGPIO0(11))))(_simple)
				(_target(37(5)))
				(_sensitivity(14(11)))
			)))
			(#ASSIGN#127_19 (_architecture 19 0 127 (_process (_simple)
				(_target(14(12)))
			)))
			(#ASSIGN#127_20 (_architecture 20 0 127 (_process (_alias ((ComD(6))(ioGPIO0(13))))(_simple)
				(_target(37(6)))
				(_sensitivity(14(13)))
			)))
			(#ASSIGN#127_21 (_architecture 21 0 127 (_process (_simple)
				(_target(14(14)))
			)))
			(#ASSIGN#127_22 (_architecture 22 0 127 (_process (_alias ((ComD(7))(ioGPIO0(15))))(_simple)
				(_target(37(7)))
				(_sensitivity(14(15)))
			)))
			(#ASSIGN#127_23 (_architecture 23 0 127 (_process (_simple)
				(_target(14(16)))
			)))
			(#ASSIGN#127_24 (_architecture 24 0 127 (_process (_alias ((ComD(8))(ioGPIO0(17))))(_simple)
				(_target(37(8)))
				(_sensitivity(14(17)))
			)))
			(#ASSIGN#127_25 (_architecture 25 0 127 (_process (_simple)
				(_target(14(18)))
			)))
			(#ASSIGN#127_26 (_architecture 26 0 127 (_process (_alias ((ComGo)(ioGPIO0(19))))(_simple)
				(_target(39))
				(_sensitivity(14(19)))
			)))
			(#ASSIGN#127_27 (_architecture 27 0 127 (_process (_simple)
				(_target(14(20)))
			)))
			(#ASSIGN#127_28 (_architecture 28 0 127 (_process (_alias ((ComCmd)(ioGPIO0(21))))(_simple)
				(_target(40))
				(_sensitivity(14(21)))
			)))
			(#ASSIGN#127_29 (_architecture 29 0 127 (_process (_simple)
				(_target(14(22)))
			)))
			(#ASSIGN#127_30 (_architecture 30 0 127 (_process (_alias ((ioGPIO0(23))(ComFrame)))(_simple)
				(_target(14(23)))
				(_sensitivity(41))
			)))
			(#ASSIGN#186_31 (_architecture 31 0 186 (_process (_simple)
				(_target(15(0)))
			)))
			(#ASSIGN#186_32 (_architecture 32 0 186 (_process (_alias ((ioGPIO1(1))(ACX_RGB(8))))(_simple)
				(_target(15(1)))
				(_sensitivity(31(8)))
			)))
			(#ASSIGN#186_33 (_architecture 33 0 186 (_process (_simple)
				(_target(15(2)))
			)))
			(#ASSIGN#186_34 (_architecture 34 0 186 (_process (_alias ((ioGPIO1(3))(ACX_RGB(7))))(_simple)
				(_target(15(3)))
				(_sensitivity(31(7)))
			)))
			(#ASSIGN#186_35 (_architecture 35 0 186 (_process (_simple)
				(_target(15(4)))
			)))
			(#ASSIGN#186_36 (_architecture 36 0 186 (_process (_alias ((ioGPIO1(5))(ACX_RGB(6))))(_simple)
				(_target(15(5)))
				(_sensitivity(31(6)))
			)))
			(#ASSIGN#186_37 (_architecture 37 0 186 (_process (_simple)
				(_target(15(6)))
			)))
			(#ASSIGN#186_38 (_architecture 38 0 186 (_process (_alias ((ioGPIO1(7))(ACX_RGB(5))))(_simple)
				(_target(15(7)))
				(_sensitivity(31(5)))
			)))
			(#ASSIGN#186_39 (_architecture 39 0 186 (_process (_simple)
				(_target(15(8)))
			)))
			(#ASSIGN#186_40 (_architecture 40 0 186 (_process (_alias ((ioGPIO1(9))(ACX_RGB(4))))(_simple)
				(_target(15(9)))
				(_sensitivity(31(4)))
			)))
			(#ASSIGN#186_41 (_architecture 41 0 186 (_process (_simple)
				(_target(15(10)))
			)))
			(#ASSIGN#186_42 (_architecture 42 0 186 (_process (_alias ((ioGPIO1(11))(ACX_RGB(3))))(_simple)
				(_target(15(11)))
				(_sensitivity(31(3)))
			)))
			(#ASSIGN#186_43 (_architecture 43 0 186 (_process (_simple)
				(_target(15(12)))
			)))
			(#ASSIGN#186_44 (_architecture 44 0 186 (_process (_alias ((ioGPIO1(13))(ACX_RGB(2))))(_simple)
				(_target(15(13)))
				(_sensitivity(31(2)))
			)))
			(#ASSIGN#186_45 (_architecture 45 0 186 (_process (_simple)
				(_target(15(14)))
			)))
			(#ASSIGN#186_46 (_architecture 46 0 186 (_process (_alias ((ioGPIO1(15))(ACX_RGB(1))))(_simple)
				(_target(15(15)))
				(_sensitivity(31(1)))
			)))
			(#ASSIGN#186_47 (_architecture 47 0 186 (_process (_simple)
				(_target(15(16)))
			)))
			(#ASSIGN#186_48 (_architecture 48 0 186 (_process (_alias ((ioGPIO1(17))(ACX_RGB(0))))(_simple)
				(_target(15(17)))
				(_sensitivity(31(0)))
			)))
			(#ASSIGN#186_49 (_architecture 49 0 186 (_process (_simple)
				(_target(15(18)))
			)))
			(#ASSIGN#186_50 (_architecture 50 0 186 (_process (_alias ((ioGPIO1(19))(ACX_Hsync)))(_simple)
				(_target(15(19)))
				(_sensitivity(33))
			)))
			(#ASSIGN#186_51 (_architecture 51 0 186 (_process (_simple)
				(_target(15(20)))
			)))
			(#ASSIGN#186_52 (_architecture 52 0 186 (_process (_alias ((ioGPIO1(21))(ACX_Vsync)))(_simple)
				(_target(15(21)))
				(_sensitivity(32))
			)))
			(#ASSIGN#186_53 (_architecture 53 0 186 (_process (_simple)
				(_target(15(22)))
			)))
			(#ASSIGN#186_54 (_architecture 54 0 186 (_process (_alias ((ioGPIO1(23))(ACX_SD)))(_simple)
				(_target(15(23)))
				(_sensitivity(34))
			)))
			(#ASSIGN#186_55 (_architecture 55 0 186 (_process (_simple)
				(_target(15(24)))
			)))
			(#ASSIGN#186_56 (_architecture 56 0 186 (_process (_alias ((ioGPIO1(25))(ACX_MCK)))(_simple)
				(_target(15(25)))
				(_sensitivity(35))
			)))
			(#ASSIGN#272_57 (_architecture 57 0 272 (_process (_simple)
				(_target(6)(7)(8)(9)(10)(11)(12)(13))
				(_sensitivity(53))
			)))
			(#INTERNAL#0_58 (_internal 58 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation PLL_Sys0 0 93 (_entity .  PLL_Sys)
		(_port
			((inclk0) (iClk50))
			((c0) (Clk16))
			((c1) (Clk100))
		)
	)
	(_instantiation ComCtrl0 0 129 (_entity .  ComCtrl)
		(_port
			((iClk) (Clk100))
			((iD) (ComD))
			((iGo) (ComGo))
			((iCmd) (ComCmd))
			((oGo) (ComDrawGo))
			((iDone) (\1 \))
			((oColor) (ComColor))
			((oX0) (ComX0))
			((oY0) (ComY0))
			((oX1) (ComX1))
			((oY1) (ComY1))
			((oX2) (ComX2))
			((oY2) (ComY2))
			((oFlip) (ComFlip))
			((oPolyline) (ComPolyline))
			((oTriangle) (ComTriangle))
			((oDbgFull) (oLEDR(0)))
			((oDbgFullPersistent) (oLEDR(1)))
			((oDbgUsed) (SSHLEDMDCtrlD))
		)
	)
	(_instantiation ACX705AKM_Ctrl0 0 188 (_entity .  ACX705AKM_Ctrl)
		(_port
			((iClk100) (Clk100))
			((iClk16) (Clk16))
			((oVsync) (ACX_Vsync))
			((oHsync) (ACX_Hsync))
			((oSD) (ACX_SD))
			((oMCK) (ACX_MCK))
			((oAdr) (ACX_Adr))
		)
	)
	(_instantiation FrameCtrl0 0 201 (_entity .  FrameCtrl)
		(_port
			((iClk) (Clk100))
			((iFlipGo) (\2 \))
			((iFlip) (ComFlip))
			((iClk0) (ACX_MCK))
			((iAdr0) (ACX_Adr))
			((iD0) (\3 \))
			((oQ0) (ACX_RGB))
			((iWrEn0) (\4 \))
			((iClk1) (Clk100))
			((iAdr1) (\5 \))
			((iD1) (ComColor))
			((oQ1) (_open))
			((iWrEn1) (\6 \))
			((oSRAM_A) (oSRAM_A))
			((ioSRAM_IO) (ioSRAM_IO))
			((oSRAM_CE_) (oSRAM_CE_))
			((oSRAM_WE_) (oSRAM_WE_))
			((oSRAM_LB_) (oSRAM_LB_))
			((oSRAM_UB_) (oSRAM_UB_))
			((oSRAM_OE_) (oSRAM_OE_))
		)
	)
	(_instantiation Line0 0 233 (_entity .  Line)
		(_port
			((iClk) (Clk100))
			((iGo) (\7 \))
			((oDone) (LineDone))
			((iX0) (ComX0))
			((iY0) (ComY0))
			((iX1) (ComX1))
			((iY1) (ComY1))
			((oAdr) (LineAdr))
			((oWrEn) (LineWrEn))
		)
	)
	(_instantiation Flip0 0 252 (_entity .  Flip)
		(_port
			((iClk) (Clk100))
			((iGo) (\8 \))
			((oDone) (FlipDone))
			((oAdr) (FlipAdr))
			((oWrEn) (FlipWrEn))
		)
	)
	(_model . swankmania_HDL 67 -1)

)
I 000048 55 10448         1195258727856 PLL_Sys
(_unit VERILOG 6.743.6.418 (PLL_Sys 0 39 (PLL_Sys 0 39 ))
	(_version v38)
	(_time 1195258727343 2007.11.16 16:18:47)
	(_source (\./../../lib/pll_sys.v\ VERILOG (\./../../lib/pll_sys.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195258727343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal inclk0 ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c0 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal c1 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 48 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal sub_wire0 ~[5:0]wire~ 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 49 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire5 ~[0:0]wire~ 0 49 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 50 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire2 ~[1:1]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~[0:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 55 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal sub_wire4 ~[1:0]wire~ 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 0 (_array ~reg ((_downto (i 5) (i 0))))))
		(_signal (_internal \2 \ ~[5:0]reg~ -1 0 (_internal (_uni (_constant \6'h3f\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 0 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal \5 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \17 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#49_0 (_architecture 0 0 49 (_process (_simple)
				(_target(4))
			)))
			(#ASSIGN#50_1 (_architecture 1 0 50 (_process (_alias ((sub_wire2)(sub_wire0(t_1_1))))(_simple)
				(_target(5))
				(_sensitivity(3(d_1_1)))
			)))
			(#ASSIGN#51_2 (_architecture 2 0 51 (_process (_alias ((sub_wire1)(sub_wire0(t_0_0))))(_simple)
				(_target(6))
				(_sensitivity(3(d_0_0)))
			)))
			(#ASSIGN#52_3 (_architecture 3 0 52 (_process (_alias ((c0)(sub_wire1)))(_simple)
				(_target(1))
				(_sensitivity(6))
			)))
			(#ASSIGN#53_4 (_architecture 4 0 53 (_process (_alias ((c1)(sub_wire2)))(_simple)
				(_target(2))
				(_sensitivity(5))
			)))
			(#ASSIGN#54_5 (_architecture 5 0 54 (_process (_alias ((sub_wire3)(inclk0)))(_simple)
				(_target(7))
				(_sensitivity(0))
			)))
			(#ASSIGN#55_6 (_architecture 6 0 55 (_process (_alias ((sub_wire4)(sub_wire5)(sub_wire3)))(_simple)
				(_target(8))
				(_sensitivity(4)(7))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altpll_component.clk0_divide_by (_constant \25\))
		(_toward 0 altpll_component.clk0_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk0_multiply_by (_constant \8\))
		(_toward 0 altpll_component.clk0_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.clk1_divide_by (_constant \1\))
		(_toward 0 altpll_component.clk1_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk1_multiply_by (_constant \2\))
		(_toward 0 altpll_component.clk1_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.compensate_clock (_string \V"CLK0"\))
		(_toward 0 altpll_component.inclk0_input_frequency (_constant \20000\))
		(_toward 0 altpll_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altpll_component.lpm_hint (_string \V"CBX_MODULE_PREFIX=PLL_Sys"\))
		(_toward 0 altpll_component.lpm_type (_string \V"altpll"\))
		(_toward 0 altpll_component.operation_mode (_string \V"NORMAL"\))
		(_toward 0 altpll_component.port_activeclock (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_areset (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkloss (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkswitch (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_configupdate (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_fbin (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_inclk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_inclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_locked (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pfdena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasecounterselect (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasedone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasestep (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phaseupdown (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pllena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanaclr (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclk (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclkena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandata (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandataout (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanread (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanwrite (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk1 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk3 (_string \V"PORT_UNUSED"\))
	)
	(_scope
	)
	(_instantiation altpll_component 0 57 (_entity ovi_lpm  altpll)
		(_port
			((inclk) (sub_wire4))
			((clk) (sub_wire0))
			((activeclock) (_open))
			((areset) (\1 \))
			((clkbad) (_open))
			((clkena) (\2 \))
			((clkloss) (_open))
			((clkswitch) (\3 \))
			((configupdate) (\4 \))
			((enable0) (_open))
			((enable1) (_open))
			((extclk) (_open))
			((extclkena) (\5 \))
			((fbin) (\6 \))
			((fbout) (_open))
			((locked) (_open))
			((pfdena) (\7 \))
			((phasecounterselect) (\8 \))
			((phasedone) (_open))
			((phasestep) (\9 \))
			((phaseupdown) (\10 \))
			((pllena) (\11 \))
			((scanaclr) (\12 \))
			((scanclk) (\13 \))
			((scanclkena) (\14 \))
			((scandata) (\15 \))
			((scandataout) (_open))
			((scandone) (_open))
			((scanread) (\16 \))
			((scanwrite) (\17 \))
			((sclkout0) (_open))
			((sclkout1) (_open))
			((vcooverrange) (_open))
			((vcounderrange) (_open))
		)
	)
	(_model . PLL_Sys 8 -1)

)
I 000045 55 3483          1195258727860 Flip
(_unit VERILOG 6.743.6.418 (Flip 0 12 (Flip 0 12 ))
	(_version v38)
	(_time 1195258727343 2007.11.16 16:18:47)
	(_source (\./../../source/flip.v\ VERILOG (\./../../source/flip.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195258727343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]reg~ 0 22 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal _Adr ~[15:0]reg~ 0 22 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Done ~reg 0 24 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 26 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#23_0 (_architecture 0 0 23 (_process 
				(_target(5))
			)))
			(#INITIAL#25_1 (_architecture 1 0 25 (_process 
				(_target(6))
			)))
			(#INITIAL#27_2 (_architecture 2 0 27 (_process 
				(_target(7))
			)))
			(#ASSIGN#29_3 (_architecture 3 0 29 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(6))
			)))
			(#ASSIGN#30_4 (_architecture 4 0 30 (_process (_alias ((oAdr)(_Adr)))(_simple)
				(_target(3))
				(_sensitivity(5))
			)))
			(#ASSIGN#31_5 (_architecture 5 0 31 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#33_6 (_architecture 6 0 33 (_process 
				(_target(6)(7)(5))
				(_read(0)(1)(5))
				(_need_init)
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Flip 9 -1)

)
I 000046 55 2572          1195258727864 tbClk
(_unit VERILOG 6.743.6.418 (tbClk 0 13 (tbClk 0 13 ))
	(_version v38)
	(_time 1195258727343 2007.11.16 16:18:47)
	(_source (\./../../source/tbclk.v\ VERILOG (\./../../source/tbclk.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1195258727343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Timescale_kHz ~vector~0 0 15 \1000000000\ (_entity -1 (_code  3))))
		(_type (_internal ~vector~1 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Frequency_kHz ~vector~1 0 17 \0\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Ticks ~vector~2 0 27 \$unsigned(Timescale_kHz/2*Frequency_kHz)\ (_entity -1 (_code  5)))(_constant))
		(_port (_internal _oClk ~reg 0 19 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#22_0 (_architecture 0 0 22 (_process 
				(_target(0))
			)))
			(#ALWAYS#29_1 (_architecture 1 0 29 (_process 
				(_target(0))
				(_read(0))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . tbClk 6 -1)

)
I 000057 55 2946          1195258727868 tbswankmania_HDL
(_unit VERILOG 6.743.6.418 (tbswankmania_HDL 0 11 (tbswankmania_HDL 0 11 ))
	(_version v38)
	(_time 1195258727343 2007.11.16 16:18:47)
	(_source (\./../../source/tbswankmania_hdl.v\ VERILOG (\./../../source/tbswankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195258727343)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_signal (_internal iClk27 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal iClk50 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#75_0 (_architecture 0 0 75 (_process 
				(_monitor)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbClk0 0 17 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \50000\))
		)
		(_port
			((_oClk) (iClk50))
		)
	)
	(_instantiation tbClk1 0 26 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \27000\))
		)
		(_port
			((_oClk) (iClk27))
		)
	)
	(_instantiation swankmania_HDL0 0 35 (_entity .  swankmania_HDL)
		(_port
			((iClk27) (iClk27))
			((iClk50) (iClk50))
			((iSwitch) (_open))
			((iButton_) (_open))
			((oLEDR) (_open))
			((oLEDG) (_open))
			((oHex7) (_open))
			((oHex6) (_open))
			((oHex5) (_open))
			((oHex4) (_open))
			((oHex3) (_open))
			((oHex2) (_open))
			((oHex1) (_open))
			((oHex0) (_open))
			((ioGPIO0) (_open))
			((ioGPIO1) (_open))
			((oSRAM_A) (_open))
			((ioSRAM_IO) (_open))
			((oSRAM_CE_) (_open))
			((oSRAM_WE_) (_open))
			((oSRAM_LB_) (_open))
			((oSRAM_UB_) (_open))
			((oSRAM_OE_) (_open))
		)
	)
	(_model . tbswankmania_HDL 2 -1)

)
I 000046 55 1729          1195529028531 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1195529026656 2007.11.19 19:23:46)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1195529026656)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbswankmania_HDL 0 0 (_entity .  tbswankmania_HDL)
	)
	(_model . $root 1 -1)

)
I 000055 55 7300          1195529028547 ACX705AKM_Ctrl
(_unit VERILOG 6.743.6.418 (ACX705AKM_Ctrl 0 12 (ACX705AKM_Ctrl 0 12 ))
	(_version v38)
	(_time 1195529026656 2007.11.19 19:23:46)
	(_source (\./../../source/acx705akm_ctrl.v\ VERILOG (\./../../source/acx705akm_ctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 19))
	(_entity
		(_time 1195529026656)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 26 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal MCK_Hz ~vector~0 0 26 \4000000\ (_entity -1 (_code  19)))(_constant))
		(_type (_internal ~vector~1 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Hsync_Frame ~vector~1 0 27 \200\ (_entity -1 (_code  20)))(_constant))
		(_type (_internal ~vector~2 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Vsync_Hz ~vector~2 0 28 \74\ (_entity -1 (_code  21)))(_constant))
		(_type (_internal ~vector~3 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Dots_Frame ~vector~3 0 29 \272\ (_entity -1 (_code  22)))(_constant))
		(_type (_internal ~vector~4 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~4 0 30 \240\ (_entity -1 (_code  23)))(_constant))
		(_type (_internal ~vector~5 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Lines_Frame ~vector~5 0 31 \160\ (_entity -1 (_code  24)))(_constant))
		(_type (_internal ~vector~6 0 32 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Frame ~vector~6 0 32 \Pixels_Line*Lines_Frame\ (_entity -1 (_code  25)))(_constant))
		(_port (_internal iClk100 ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iClk16 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal oVsync ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHsync ~wire 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSD ~wire 0 17 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oMCK ~wire 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 19 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _MCK8 ~reg 0 37 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal _MCK ~reg 0 37 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _MCK100a ~reg 0 60 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _MCK100b ~reg 0 60 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _MCK100 ~reg 0 60 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCK100 ~wire 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 78 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _DotCnt ~[8:0]reg~ 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 79 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _HsyncCnt ~[7:0]reg~ 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _DotCnt100 ~[8:0]reg~ 0 87 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _HsyncCnt100 ~[7:0]reg~ 0 88 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _MCK100Dly ~reg 0 105 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Hsync ~reg 0 149 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Vsync ~reg 0 149 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#23_0 (_architecture 0 0 23 (_process (_simple)
				(_target(4))
			)))
			(#INITIAL#38_1 (_architecture 1 0 38 (_process 
				(_target(7)(8))
			)))
			(#ASSIGN#43_2 (_architecture 2 0 43 (_process (_alias ((oMCK)(_MCK)))(_simple)
				(_target(5))
				(_sensitivity(8))
			)))
			(#ALWAYS#46_3 (_architecture 3 0 46 (_process 
				(_target(7))
				(_read(1)(7))
				(_need_init)
			)))
			(#ALWAYS#52_4 (_architecture 4 0 52 (_process 
				(_target(8))
				(_read(7)(8))
				(_need_init)
			)))
			(#INITIAL#61_5 (_architecture 5 0 61 (_process 
				(_target(9)(10)(11))
			)))
			(#INITIAL#80_6 (_architecture 6 0 80 (_process 
				(_target(13)(14))
			)))
			(#INITIAL#89_7 (_architecture 7 0 89 (_process 
				(_target(15)(16))
			)))
			(#ASSIGN#94_8 (_architecture 8 0 94 (_process (_simple)
				(_target(6))
				(_sensitivity(15)(16))
			)))
			(#ALWAYS#97_9 (_architecture 9 0 97 (_process 
				(_target(13))
				(_read(5)(13))
				(_need_init)
			)))
			(#INITIAL#106_10 (_architecture 10 0 106 (_process 
				(_target(17))
			)))
			(#ALWAYS#107_11 (_architecture 11 0 107 (_process 
				(_target(9)(10)(11)(17)(15))
				(_read(0)(8)(9)(10)(12)(15))
				(_need_init)
			)))
			(#ALWAYS#124_12 (_architecture 12 0 124 (_process 
				(_target(14))
				(_read(5)(13)(14))
				(_need_init)
			)))
			(#ALWAYS#135_13 (_architecture 13 0 135 (_process 
				(_target(16))
				(_read(0)(17)(15)(16))
				(_need_init)
			)))
			(#INITIAL#150_14 (_architecture 14 0 150 (_process 
				(_target(18)(19))
			)))
			(#ALWAYS#155_15 (_architecture 15 0 155 (_process 
				(_target(18)(19))
				(_read(5)(13)(14))
				(_need_init)
			)))
			(#ASSIGN#163_16 (_architecture 16 0 163 (_process (_alias ((oHsync)(_Hsync)))(_simple)
				(_target(3))
				(_sensitivity(18))
			)))
			(#ASSIGN#163_17 (_architecture 17 0 163 (_process (_alias ((oVsync)(_Vsync)))(_simple)
				(_target(2))
				(_sensitivity(19))
			)))
			(#INTERNAL#0_18 (_internal 18 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 69 (_entity .  Debounce)
		(_port
			((iClk) (iClk100))
			((iD) (_MCK100))
			((oQ) (MCK100))
		)
	)
	(_model . ACX705AKM_Ctrl 32 -1)

)
I 000049 55 2647          1195529028551 Debounce
(_unit VERILOG 6.743.6.418 (Debounce 0 12 (Debounce 0 12 ))
	(_version v38)
	(_time 1195529026656 2007.11.19 19:23:46)
	(_source (\./../../source/debounce.v\ VERILOG (\./../../source/debounce.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195529026656)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iD ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oQ ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Q ~reg 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Bounce ~reg 0 21 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#19_0 (_architecture 0 0 19 (_process 
				(_target(3))
			)))
			(#INITIAL#22_1 (_architecture 1 0 22 (_process 
				(_target(4))
			)))
			(#ASSIGN#24_2 (_architecture 2 0 24 (_process (_alias ((oQ)(_Q)))(_simple)
				(_target(2))
				(_sensitivity(3))
			)))
			(#ALWAYS#27_3 (_architecture 3 0 27 (_process 
				(_target(4)(3))
				(_read(0)(1)(4))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Debounce 5 -1)

)
I 000048 55 9368          1195529028555 ComCtrl
(_unit VERILOG 6.743.6.418 (ComCtrl 0 12 (ComCtrl 0 12 ))
	(_version v38)
	(_time 1195529026656 2007.11.19 19:23:46)
	(_source (\./../../source/comctrl.v\ VERILOG (\./../../source/comctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 22))
	(_entity
		(_time 1195529026656)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[8:0]wire~ 0 16 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD ~[8:0]wire~ 0 16 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iGo ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iCmd ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oGo ~wire 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iDone ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oColor ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 24 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal oX0 ~[7:0]wire~ 0 24 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY0 ~[7:0]wire~ 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX1 ~[7:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY1 ~[7:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX2 ~[7:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY2 ~[7:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oFlip ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oPolyline ~wire 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oTriangle ~wire 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDbgFull ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oDbgFullPersistent ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 37 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal oDbgUsed ~[9:0]wire~ 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _FullPersistent ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 44 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _Color ~[8:0]reg~ 0 44 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _SetColor ~reg 0 45 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DebounceGo ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Empty ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _FIFO_Pop ~reg 0 55 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FIFO_Q ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Cmd ~wire 0 59 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FIFO_Used ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderFlip ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderPolyline ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[47:0]reg~ 0 66 (_array ~reg ((_range  22)))))
		(_signal (_internal _VertexBuf ~[47:0]reg~ 0 66 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 70 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _Cnt ~[7:0]reg~ 0 70 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Flip ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Go ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Polyline ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Y ~reg 0 159 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_virtual \1 \ 0 108 (_uni ((3)(1)))))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#INITIAL#46_1 (_architecture 1 0 46 (_process 
				(_target(20)(21))
			)))
			(#INITIAL#56_2 (_architecture 2 0 56 (_process 
				(_target(24))
			)))
			(#INITIAL#67_3 (_architecture 3 0 67 (_process 
				(_target(30))
			)))
			(#INITIAL#75_4 (_architecture 4 0 75 (_process 
				(_target(31)(32)(33)(34))
			)))
			(#ASSIGN#84_5 (_architecture 5 0 84 (_process (_alias ((oDbgFullPersistent)(_FullPersistent)))(_simple)
				(_target(17))
				(_sensitivity(19))
			)))
			(#ALWAYS#85_6 (_architecture 6 0 85 (_process 
				(_target(19))
				(_read(0)(16))
				(_need_init)
			)))
			(#ASSIGN#90_7 (_architecture 7 0 90 (_process (_alias ((oColor)(_Color)))(_simple)
				(_target(6))
				(_sensitivity(20))
			)))
			(#ASSIGN#102_8 (_architecture 8 0 102 (_process (_alias ((FIFO_Cmd)(FIFO_Q(9))))(_simple)
				(_target(26))
				(_sensitivity(25(9)))
			)))
			(#ASSIGN#103_9 (_architecture 9 0 103 (_process (_alias ((oDbgUsed)(FIFO_Used)))(_simple)
				(_target(18))
				(_sensitivity(27))
			)))
			(#ASSIGN#152_10 (_architecture 10 0 152 (_process (_alias ((oX0)(_VertexBuf(d_47_40))))(_simple)
				(_target(7))
				(_sensitivity(30(d_47_40)))
			)))
			(#ASSIGN#152_11 (_architecture 11 0 152 (_process (_alias ((oY0)(_VertexBuf(d_39_32))))(_simple)
				(_target(8))
				(_sensitivity(30(d_39_32)))
			)))
			(#ASSIGN#152_12 (_architecture 12 0 152 (_process (_alias ((oX1)(_VertexBuf(d_31_24))))(_simple)
				(_target(9))
				(_sensitivity(30(d_31_24)))
			)))
			(#ASSIGN#152_13 (_architecture 13 0 152 (_process (_alias ((oY1)(_VertexBuf(d_23_16))))(_simple)
				(_target(10))
				(_sensitivity(30(d_23_16)))
			)))
			(#ASSIGN#152_14 (_architecture 14 0 152 (_process (_alias ((oX2)(_VertexBuf(d_15_8))))(_simple)
				(_target(11))
				(_sensitivity(30(d_15_8)))
			)))
			(#ASSIGN#152_15 (_architecture 15 0 152 (_process (_alias ((oY2)(_VertexBuf(d_7_0))))(_simple)
				(_target(12))
				(_sensitivity(30(d_7_0)))
			)))
			(#ASSIGN#157_16 (_architecture 16 0 157 (_process (_alias ((oFlip)(_Flip)))(_simple)
				(_target(13))
				(_sensitivity(32))
			)))
			(#ASSIGN#157_17 (_architecture 17 0 157 (_process (_alias ((oGo)(_Go)))(_simple)
				(_target(4))
				(_sensitivity(33))
			)))
			(#ASSIGN#157_18 (_architecture 18 0 157 (_process (_alias ((oPolyline)(_Polyline)))(_simple)
				(_target(14))
				(_sensitivity(34))
			)))
			(#INITIAL#160_19 (_architecture 19 0 160 (_process 
				(_target(35))
			)))
			(#ALWAYS#162_20 (_architecture 20 0 162 (_process 
				(_target(24)(33)(35)(32)(31)(34)(20)(21)(30))
				(_read(0)(23)(5)(33)(24)(25(9))(28)(29)(21)(25(d_8_0))(34)(25(d_7_0))(30(d_47_8))(35)(31))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 93 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (iGo))
			((oQ) (DebounceGo))
		)
	)
	(_instantiation ComFIFO0 0 104 (_entity .  ComFIFO)
		(_port
			((clock) (iClk))
			((data) (\1 \))
			((rdreq) (_FIFO_Pop))
			((wrreq) (DebounceGo))
			((q) (FIFO_Q))
			((usedw) (FIFO_Used))
			((empty) (FIFO_Empty))
			((full) (oDbgFull))
		)
	)
	(_instantiation CmdDecoder0 0 124 (_entity .  CmdDecoder)
		(_port
			((data) (FIFO_Q(d_3_0)))
			((eq00) (DecoderFlip))
			((eq01) (DecoderPolyline))
			((eq02) (_open))
			((eq03) (_open))
			((eq04) (_open))
			((eq05) (_open))
			((eq06) (_open))
			((eq07) (_open))
			((eq08) (_open))
			((eq09) (_open))
			((eq0a) (_open))
			((eq0b) (_open))
			((eq0c) (_open))
			((eq0d) (_open))
			((eq0e) (_open))
			((eq0f) (_open))
		)
	)
	(_model . ComCtrl 23 -1)

)
I 000048 55 4542          1195529028563 ComFIFO
(_unit VERILOG 6.743.6.418 (ComFIFO 0 39 (ComFIFO 0 39 ))
	(_version v38)
	(_time 1195529026656 2007.11.19 19:23:46)
	(_source (\./../../lib/comfifo.v\ VERILOG (\./../../lib/comfifo.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195529026656)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal clock ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 41 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal data ~[9:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal rdreq ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wrreq ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal empty ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal full ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~[9:0]wire~ 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal usedw ~[9:0]wire~ 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire2 ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 61 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#62_0 (_architecture 0 0 62 (_process (_alias ((usedw)(sub_wire0)))(_simple)
				(_target(7))
				(_sensitivity(8))
			)))
			(#ASSIGN#63_1 (_architecture 1 0 63 (_process (_alias ((empty)(sub_wire1)))(_simple)
				(_target(4))
				(_sensitivity(9))
			)))
			(#ASSIGN#64_2 (_architecture 2 0 64 (_process (_alias ((q)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(10))
			)))
			(#ASSIGN#65_3 (_architecture 3 0 65 (_process (_alias ((full)(sub_wire3)))(_simple)
				(_target(5))
				(_sensitivity(11))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 scfifo_component.add_ram_output_register (_string \V"ON"\))
		(_toward 0 scfifo_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 scfifo_component.lpm_numwords (_constant \1024\))
		(_toward 0 scfifo_component.lpm_showahead (_string \V"ON"\))
		(_toward 0 scfifo_component.lpm_type (_string \V"scfifo"\))
		(_toward 0 scfifo_component.lpm_width (_constant \10\))
		(_toward 0 scfifo_component.lpm_widthu (_constant \10\))
		(_toward 0 scfifo_component.overflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.underflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.use_eab (_string \V"ON"\))
	)
	(_scope
	)
	(_instantiation scfifo_component 0 67 (_entity ovi_lpm  scfifo)
		(_port
			((rdreq) (rdreq))
			((clock) (clock))
			((wrreq) (wrreq))
			((data) (data))
			((usedw) (sub_wire0))
			((empty) (sub_wire1))
			((q) (sub_wire2))
			((full) (sub_wire3))
			((aclr) (_open))
			((almost_empty) (_open))
			((almost_full) (_open))
			((sclr) (_open))
		)
	)
	(_model . ComFIFO 5 -1)

)
I 000051 55 11634         1195529028567 CmdDecoder
(_unit VERILOG 6.743.6.418 (CmdDecoder 0 39 (CmdDecoder 0 39 ))
	(_version v38)
	(_time 1195529026656 2007.11.19 19:23:46)
	(_source (\./../../lib/cmddecoder.v\ VERILOG (\./../../lib/cmddecoder.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 33))
	(_entity
		(_time 1195529026656)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 40 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal data ~[3:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal eq00 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq01 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq02 ~wire 0 43 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq03 ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq04 ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq05 ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq06 ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq07 ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq08 ~wire 0 49 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq09 ~wire 0 50 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0a ~wire 0 51 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0b ~wire 0 52 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0c ~wire 0 53 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0d ~wire 0 54 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0e ~wire 0 55 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0f ~wire 0 56 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 76 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal sub_wire0 ~[15:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[4:4]wire~ 0 77 (_array ~wire ((_to (i 4) (i 4))))))
		(_signal (_internal sub_wire16 ~[4:4]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[14:14]wire~ 0 78 (_array ~wire ((_to (i 14) (i 14))))))
		(_signal (_internal sub_wire15 ~[14:14]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:3]wire~ 0 79 (_array ~wire ((_to (i 3) (i 3))))))
		(_signal (_internal sub_wire14 ~[3:3]wire~ 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[13:13]wire~ 0 80 (_array ~wire ((_to (i 13) (i 13))))))
		(_signal (_internal sub_wire13 ~[13:13]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:2]wire~ 0 81 (_array ~wire ((_to (i 2) (i 2))))))
		(_signal (_internal sub_wire12 ~[2:2]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[12:12]wire~ 0 82 (_array ~wire ((_to (i 12) (i 12))))))
		(_signal (_internal sub_wire11 ~[12:12]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 83 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire10 ~[1:1]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:11]wire~ 0 84 (_array ~wire ((_to (i 11) (i 11))))))
		(_signal (_internal sub_wire9 ~[11:11]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 85 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire8 ~[0:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[10:10]wire~ 0 86 (_array ~wire ((_to (i 10) (i 10))))))
		(_signal (_internal sub_wire7 ~[10:10]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:9]wire~ 0 87 (_array ~wire ((_to (i 9) (i 9))))))
		(_signal (_internal sub_wire6 ~[9:9]wire~ 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:8]wire~ 0 88 (_array ~wire ((_to (i 8) (i 8))))))
		(_signal (_internal sub_wire5 ~[8:8]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:7]wire~ 0 89 (_array ~wire ((_to (i 7) (i 7))))))
		(_signal (_internal sub_wire4 ~[7:7]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:6]wire~ 0 90 (_array ~wire ((_to (i 6) (i 6))))))
		(_signal (_internal sub_wire3 ~[6:6]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:5]wire~ 0 91 (_array ~wire ((_to (i 5) (i 5))))))
		(_signal (_internal sub_wire2 ~[5:5]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[15:15]wire~ 0 92 (_array ~wire ((_to (i 15) (i 15))))))
		(_signal (_internal sub_wire1 ~[15:15]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#77_0 (_architecture 0 0 77 (_process (_alias ((sub_wire16)(sub_wire0(t_4_4))))(_simple)
				(_target(18))
				(_sensitivity(17(d_4_4)))
			)))
			(#ASSIGN#78_1 (_architecture 1 0 78 (_process (_alias ((sub_wire15)(sub_wire0(t_14_14))))(_simple)
				(_target(19))
				(_sensitivity(17(d_14_14)))
			)))
			(#ASSIGN#79_2 (_architecture 2 0 79 (_process (_alias ((sub_wire14)(sub_wire0(t_3_3))))(_simple)
				(_target(20))
				(_sensitivity(17(d_3_3)))
			)))
			(#ASSIGN#80_3 (_architecture 3 0 80 (_process (_alias ((sub_wire13)(sub_wire0(t_13_13))))(_simple)
				(_target(21))
				(_sensitivity(17(d_13_13)))
			)))
			(#ASSIGN#81_4 (_architecture 4 0 81 (_process (_alias ((sub_wire12)(sub_wire0(t_2_2))))(_simple)
				(_target(22))
				(_sensitivity(17(d_2_2)))
			)))
			(#ASSIGN#82_5 (_architecture 5 0 82 (_process (_alias ((sub_wire11)(sub_wire0(t_12_12))))(_simple)
				(_target(23))
				(_sensitivity(17(d_12_12)))
			)))
			(#ASSIGN#83_6 (_architecture 6 0 83 (_process (_alias ((sub_wire10)(sub_wire0(t_1_1))))(_simple)
				(_target(24))
				(_sensitivity(17(d_1_1)))
			)))
			(#ASSIGN#84_7 (_architecture 7 0 84 (_process (_alias ((sub_wire9)(sub_wire0(t_11_11))))(_simple)
				(_target(25))
				(_sensitivity(17(d_11_11)))
			)))
			(#ASSIGN#85_8 (_architecture 8 0 85 (_process (_alias ((sub_wire8)(sub_wire0(t_0_0))))(_simple)
				(_target(26))
				(_sensitivity(17(d_0_0)))
			)))
			(#ASSIGN#86_9 (_architecture 9 0 86 (_process (_alias ((sub_wire7)(sub_wire0(t_10_10))))(_simple)
				(_target(27))
				(_sensitivity(17(d_10_10)))
			)))
			(#ASSIGN#87_10 (_architecture 10 0 87 (_process (_alias ((sub_wire6)(sub_wire0(t_9_9))))(_simple)
				(_target(28))
				(_sensitivity(17(d_9_9)))
			)))
			(#ASSIGN#88_11 (_architecture 11 0 88 (_process (_alias ((sub_wire5)(sub_wire0(t_8_8))))(_simple)
				(_target(29))
				(_sensitivity(17(d_8_8)))
			)))
			(#ASSIGN#89_12 (_architecture 12 0 89 (_process (_alias ((sub_wire4)(sub_wire0(t_7_7))))(_simple)
				(_target(30))
				(_sensitivity(17(d_7_7)))
			)))
			(#ASSIGN#90_13 (_architecture 13 0 90 (_process (_alias ((sub_wire3)(sub_wire0(t_6_6))))(_simple)
				(_target(31))
				(_sensitivity(17(d_6_6)))
			)))
			(#ASSIGN#91_14 (_architecture 14 0 91 (_process (_alias ((sub_wire2)(sub_wire0(t_5_5))))(_simple)
				(_target(32))
				(_sensitivity(17(d_5_5)))
			)))
			(#ASSIGN#92_15 (_architecture 15 0 92 (_process (_alias ((sub_wire1)(sub_wire0(t_15_15))))(_simple)
				(_target(33))
				(_sensitivity(17(d_15_15)))
			)))
			(#ASSIGN#93_16 (_architecture 16 0 93 (_process (_alias ((eq0f)(sub_wire1)))(_simple)
				(_target(16))
				(_sensitivity(33))
			)))
			(#ASSIGN#94_17 (_architecture 17 0 94 (_process (_alias ((eq05)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(32))
			)))
			(#ASSIGN#95_18 (_architecture 18 0 95 (_process (_alias ((eq06)(sub_wire3)))(_simple)
				(_target(7))
				(_sensitivity(31))
			)))
			(#ASSIGN#96_19 (_architecture 19 0 96 (_process (_alias ((eq07)(sub_wire4)))(_simple)
				(_target(8))
				(_sensitivity(30))
			)))
			(#ASSIGN#97_20 (_architecture 20 0 97 (_process (_alias ((eq08)(sub_wire5)))(_simple)
				(_target(9))
				(_sensitivity(29))
			)))
			(#ASSIGN#98_21 (_architecture 21 0 98 (_process (_alias ((eq09)(sub_wire6)))(_simple)
				(_target(10))
				(_sensitivity(28))
			)))
			(#ASSIGN#99_22 (_architecture 22 0 99 (_process (_alias ((eq0a)(sub_wire7)))(_simple)
				(_target(11))
				(_sensitivity(27))
			)))
			(#ASSIGN#100_23 (_architecture 23 0 100 (_process (_alias ((eq00)(sub_wire8)))(_simple)
				(_target(1))
				(_sensitivity(26))
			)))
			(#ASSIGN#101_24 (_architecture 24 0 101 (_process (_alias ((eq0b)(sub_wire9)))(_simple)
				(_target(12))
				(_sensitivity(25))
			)))
			(#ASSIGN#102_25 (_architecture 25 0 102 (_process (_alias ((eq01)(sub_wire10)))(_simple)
				(_target(2))
				(_sensitivity(24))
			)))
			(#ASSIGN#103_26 (_architecture 26 0 103 (_process (_alias ((eq0c)(sub_wire11)))(_simple)
				(_target(13))
				(_sensitivity(23))
			)))
			(#ASSIGN#104_27 (_architecture 27 0 104 (_process (_alias ((eq02)(sub_wire12)))(_simple)
				(_target(3))
				(_sensitivity(22))
			)))
			(#ASSIGN#105_28 (_architecture 28 0 105 (_process (_alias ((eq0d)(sub_wire13)))(_simple)
				(_target(14))
				(_sensitivity(21))
			)))
			(#ASSIGN#106_29 (_architecture 29 0 106 (_process (_alias ((eq03)(sub_wire14)))(_simple)
				(_target(4))
				(_sensitivity(20))
			)))
			(#ASSIGN#107_30 (_architecture 30 0 107 (_process (_alias ((eq0e)(sub_wire15)))(_simple)
				(_target(15))
				(_sensitivity(19))
			)))
			(#ASSIGN#108_31 (_architecture 31 0 108 (_process (_alias ((eq04)(sub_wire16)))(_simple)
				(_target(5))
				(_sensitivity(18))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 lpm_decode_component.lpm_decodes (_constant \16\))
		(_toward 0 lpm_decode_component.lpm_type (_string \V"LPM_DECODE"\))
		(_toward 0 lpm_decode_component.lpm_width (_constant \4\))
	)
	(_scope
	)
	(_instantiation lpm_decode_component 0 110 (_entity ovi_lpm  lpm_decode)
		(_port
			((data) (data))
			((eq) (sub_wire0))
			((aclr) (_open))
			((clken) (_open))
			((clock) (_open))
			((enable) (_open))
		)
	)
	(_model . CmdDecoder 33 -1)

)
I 000050 55 6493          1195529028571 FrameCtrl
(_unit VERILOG 6.743.6.418 (FrameCtrl 0 12 (FrameCtrl 0 12 ))
	(_version v38)
	(_time 1195529026656 2007.11.19 19:23:46)
	(_source (\./../../source/framectrl.v\ VERILOG (\./../../source/framectrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 15))
	(_entity
		(_time 1195529026656)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iFlipGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iFlip ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk0 ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 19 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal iAdr0 ~[15:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 20 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD0 ~[8:0]wire~ 0 20 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ0 ~[8:0]wire~ 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn0 ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iClk1 ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iAdr1 ~[15:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iD1 ~[8:0]wire~ 0 27 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ1 ~[8:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn1 ~wire 0 29 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 32 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 33 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 34 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 38 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Face0 ~reg 0 41 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FrameA_Adr ~[15:0]wire~ 0 45 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Clk ~wire 0 48 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FrameA_WrEn ~wire 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_D ~[8:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Q ~[8:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#42_0 (_architecture 0 0 42 (_process 
				(_target(20))
			)))
			(#ALWAYS#54_1 (_architecture 1 0 54 (_process 
				(_target(20))
				(_read(0)(2)(1)(20))
				(_need_init)
			)))
			(#ASSIGN#76_2 (_architecture 2 0 76 (_process (_simple)
				(_target(15))
			)))
			(#ASSIGN#76_3 (_architecture 3 0 76 (_process (_simple)
				(_target(19))
			)))
			(#ASSIGN#76_4 (_architecture 4 0 76 (_process (_simple)
				(_target(17))
			)))
			(#ASSIGN#76_5 (_architecture 5 0 76 (_process (_simple)
				(_target(18))
			)))
			(#ASSIGN#79_6 (_architecture 6 0 79 (_process (_simple)
				(_target(6))
				(_sensitivity(20)(25)(14))
			)))
			(#ASSIGN#80_7 (_architecture 7 0 80 (_process (_simple)
				(_target(11))
				(_sensitivity(20)(14)(25))
			)))
			(#ASSIGN#97_8 (_architecture 8 0 97 (_process (_alias ((FrameA_Adr)(_Face0)(iAdr0)(iAdr1)))(_simple)
				(_target(21))
				(_sensitivity(20)(4)(9))
			)))
			(#ASSIGN#98_9 (_architecture 9 0 98 (_process (_alias ((FrameA_D)(_Face0)(iD0)(iD1)))(_simple)
				(_target(24))
				(_sensitivity(20)(5)(10))
			)))
			(#ASSIGN#99_10 (_architecture 10 0 99 (_process (_alias ((FrameA_WrEn)(_Face0)(iWrEn0)(iWrEn1)))(_simple)
				(_target(23))
				(_sensitivity(20)(7)(12))
			)))
			(#ASSIGN#102_11 (_architecture 11 0 102 (_process (_simple)
				(_target(13))
				(_sensitivity(20)(9)(4))
			)))
			(#ASSIGN#105_12 (_architecture 12 0 105 (_process (_simple)
				(_target(14))
				(_sensitivity(16)(20)(10)(5))
			)))
			(#ASSIGN#106_13 (_architecture 13 0 106 (_process (_alias ((oSRAM_WE_)(_Face0)(iWrEn1)(iWrEn0)))(_simple)
				(_target(16))
				(_sensitivity(20)(12)(7))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FrameA0 0 59 (_entity .  FrameA)
		(_port
			((inclock) (iClk1))
			((outclock) (iClk1))
			((address) (FrameA_Adr))
			((data) (FrameA_D))
			((q) (FrameA_Q))
			((wren) (FrameA_WrEn))
		)
	)
	(_model . FrameCtrl 15 -1)

)
I 000047 55 5722          1195529028575 FrameA
(_unit VERILOG 6.743.6.418 (FrameA 0 39 (FrameA 0 39 ))
	(_version v38)
	(_time 1195529026656 2007.11.19 19:23:46)
	(_source (\./../../lib/framea.v\ VERILOG (\./../../lib/framea.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195529026656)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[15:0]wire~ 0 40 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal address ~[15:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 41 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal data ~[8:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal inclock ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wren ~wire 0 44 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal q ~[8:0]wire~ 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[8:0]wire~ 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#55_0 (_architecture 0 0 55 (_process (_alias ((q)(sub_wire0)))(_simple)
				(_target(5))
				(_sensitivity(6))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altsyncram_component.clock_enable_input_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.clock_enable_output_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.init_file (_string \V"../startup.hex"\))
		(_toward 0 altsyncram_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altsyncram_component.lpm_type (_string \V"altsyncram"\))
		(_toward 0 altsyncram_component.numwords_a (_constant \38400\))
		(_toward 0 altsyncram_component.operation_mode (_string \V"SINGLE_PORT"\))
		(_toward 0 altsyncram_component.outdata_aclr_a (_string \V"NONE"\))
		(_toward 0 altsyncram_component.outdata_reg_a (_string \V"CLOCK1"\))
		(_toward 0 altsyncram_component.power_up_uninitialized (_string \V"FALSE"\))
		(_toward 0 altsyncram_component.widthad_a (_constant \16\))
		(_toward 0 altsyncram_component.width_a (_constant \9\))
		(_toward 0 altsyncram_component.width_byteena_a (_constant \1\))
	)
	(_scope
	)
	(_instantiation altsyncram_component 0 57 (_entity ovi_lpm  altsyncram)
		(_port
			((wren_a) (wren))
			((clock0) (inclock))
			((clock1) (outclock))
			((address_a) (address))
			((data_a) (data))
			((q_a) (sub_wire0))
			((aclr0) (\1 \))
			((aclr1) (\2 \))
			((address_b) (\3 \))
			((addressstall_a) (\4 \))
			((addressstall_b) (\5 \))
			((byteena_a) (\6 \))
			((byteena_b) (\7 \))
			((clocken0) (\8 \))
			((clocken1) (\9 \))
			((clocken2) (\10 \))
			((clocken3) (\11 \))
			((data_b) (\12 \))
			((eccstatus) (_open))
			((q_b) (_open))
			((rden_a) (\13 \))
			((rden_b) (\14 \))
			((wren_b) (\15 \))
		)
	)
	(_model . FrameA 2 -1)

)
I 000045 55 6740          1195529028579 Line
(_unit VERILOG 6.743.6.418 (Line 0 14 (Line 0 14 ))
	(_version v38)
	(_time 1195529026656 2007.11.19 19:23:46)
	(_source (\./../../source/line.v\ VERILOG (\./../../source/line.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1195529026656)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~0 0 16 \240\ (_entity -1 (_code  16))))
		(_port (_internal iClk ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 23 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal iX0 ~[7:0]wire~ 0 23 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iY0 ~[7:0]wire~ 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iX1 ~[7:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iY1 ~[7:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 29 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Done ~reg 0 34 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]wire~S 0 44 (_array ~wire ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal X0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 51 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal dxAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dyAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Steep ~wire 0 60 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 64 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _AddrX ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _AddrY ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~S 0 78 (_array ~reg ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal _X ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Y ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dx ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dy ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Err ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _LastStep ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _NegativeYStep ~reg 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#35_0 (_architecture 0 0 35 (_process 
				(_target(9))
			)))
			(#ASSIGN#37_1 (_architecture 1 0 37 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(9))
			)))
			(#ASSIGN#44_2 (_architecture 2 0 44 (_process (_simple)
				(_target(10))
				(_sensitivity(3))
			)))
			(#ASSIGN#44_3 (_architecture 3 0 44 (_process (_simple)
				(_target(11))
				(_sensitivity(4))
			)))
			(#ASSIGN#44_4 (_architecture 4 0 44 (_process (_simple)
				(_target(12))
			)))
			(#ASSIGN#44_5 (_architecture 5 0 44 (_process (_simple)
				(_target(13))
			)))
			(#INITIAL#52_6 (_architecture 6 0 52 (_process 
				(_target(14))
			)))
			(#ASSIGN#54_7 (_architecture 7 0 54 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(8))
				(_sensitivity(14))
			)))
			(#ASSIGN#58_8 (_architecture 8 0 58 (_process (_alias ((dxAbs)(X1)(X0)(X1)(X0)(X0)(X1)))(_simple)
				(_target(15))
				(_sensitivity(12)(10))
			)))
			(#ASSIGN#58_9 (_architecture 9 0 58 (_process (_alias ((dyAbs)(Y1)(Y0)(Y1)(Y0)(Y0)(Y1)))(_simple)
				(_target(16))
				(_sensitivity(13)(11))
			)))
			(#ASSIGN#60_10 (_architecture 10 0 60 (_process (_alias ((Steep)(dyAbs)(dxAbs)))(_simple)
				(_target(17))
				(_sensitivity(16)(15))
			)))
			(#INITIAL#65_11 (_architecture 11 0 65 (_process 
				(_target(18)(19))
			)))
			(#ASSIGN#70_12 (_architecture 12 0 70 (_process (_simple)
				(_target(7))
				(_sensitivity(18)(19))
			)))
			(#INITIAL#80_13 (_architecture 13 0 80 (_process 
				(_target(20)(21)(22)(23)(25)(26))
			)))
			(#ALWAYS#90_14 (_architecture 14 0 90 (_process 
				(_target(14)(9)(22)(23)(24)(21)(20)(25)(18)(19)(26))
				(_read(0)(1)(12)(10)(16)(11)(13)(17)(15)(2)(20)(25)(21)(24)(23)(22)(26))
				(_need_init)
			)))
			(#INTERNAL#0_15 (_internal 15 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Line 17 -1)

)
I 000053 55 2649          1195529028583 SSHLEDMDCtrl
(_unit VERILOG 6.743.6.418 (SSHLEDMDCtrl 0 14 (SSHLEDMDCtrl 0 14 ))
	(_version v38)
	(_time 1195529026656 2007.11.19 19:23:46)
	(_source (\./../../source/sshledmdctrl.v\ VERILOG (\./../../source/sshledmdctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1195529026656)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 15 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iBCD ~[3:0]wire~ 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 16 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oMatrix ~[6:0]wire~ 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]reg~ 0 19 (_array ~reg ((_downto (i 6) (i 0))))))
		(_signal (_internal _oMatrix ~[6:0]reg~ 0 19 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#20_0 (_architecture 0 0 20 (_process 
				(_target(2))
			)))
			(#ASSIGN#22_1 (_architecture 1 0 22 (_process (_alias ((oMatrix)(_oMatrix)))(_simple)
				(_target(1))
				(_sensitivity(2))
			)))
			(#ALWAYS#26_2 (_architecture 2 0 26 (_process 
				(_target(2))
				(_read)
				(_sensitivity(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . SSHLEDMDCtrl 4 -1)

)
I 000055 55 18437         1195529028587 swankmania_HDL
(_unit VERILOG 6.743.6.418 (swankmania_HDL 0 12 (swankmania_HDL 0 12 ))
	(_version v38)
	(_time 1195529026656 2007.11.19 19:23:46)
	(_source (\./../../source/swankmania_hdl.v\ VERILOG (\./../../source/swankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 60))
	(_entity
		(_time 1195529026656)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate gSSHLEDMDCtrl 0 275 (_verilogfor  (_code  60) (_code  61) (_code  62))
	  (_object
	  	(_type (_internal ~vector~0 0 274 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal gCnt ~vector~0 0 274  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_59 (_internal 59 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation Digit 0 277 (_entity .  SSHLEDMDCtrl)
	  	(_port
	  		((iBCD) (SSHLEDMDCtrlD(_range  63)))
	  		((oMatrix) (SSHLEDMDCtrlQ(_range  64)))
	  	)
	  )
	)
	(_object
		(_port (_internal iClk27 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk50 ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 18 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal iSwitch ~[17:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 19 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iButton_ ~[3:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oLEDR ~[17:0]wire~ 0 22 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 23 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal oLEDG ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 26 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oHex7 ~[6:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex6 ~[6:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex5 ~[6:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex4 ~[6:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex3 ~[6:0]wire~ 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex2 ~[6:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex1 ~[6:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex0 ~[6:0]wire~ 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[23:0]wire~ 0 36 (_array ~wire ((_downto (i 23) (i 0))))))
		(_port (_internal ioGPIO0 ~[23:0]wire~ 0 36 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[25:0]wire~ 0 39 (_array ~wire ((_downto (i 25) (i 0))))))
		(_port (_internal ioGPIO1 ~[25:0]wire~ 0 39 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 43 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 43 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Clk16 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Clk100 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineWrEn ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineDone ~wire 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineAdr ~[15:0]wire~ 0 56 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipWrEn ~wire 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipDone ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipAdr ~[15:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_RGB ~[8:0]wire~ 0 62 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Vsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Hsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_SD ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_MCK ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Adr ~[15:0]wire~ 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComD ~[8:0]wire~ 0 70 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComColor ~[8:0]wire~ 0 71 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComCmd ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFrame ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFlip ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComDrawGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComPolyline ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComTriangle ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 86 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal ComX0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[31:0]wire~ 0 88 (_array ~wire ((_range  65)))))
		(_signal (_internal SSHLEDMDCtrlD ~[31:0]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[55:0]wire~ 0 89 (_array ~wire ((_range  66)))))
		(_signal (_internal SSHLEDMDCtrlQ ~[55:0]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~wire -1 141 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~wire -1 205 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 0 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal \3 \ ~[8:0]reg~ -1 0 (_internal (_uni (_constant \9'h0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~[15:0]wire~ -1 217 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~wire -1 220 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~wire -1 237 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~wire -1 256 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#141_0 (_internal 0 0 141 (_process (_alias ((\1 \)(ComPolyline)(LineDone)(ComFlip)(FlipDone)(ComPolyline)(ComFlip)))(_simple)
				(_target(54))
				(_sensitivity(44)(26)(42)(29))
			)))
			(#INTERNAL#205_1 (_internal 1 0 205 (_process (_alias ((\2 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(55))
				(_sensitivity(43)(42))
			)))
			(#INTERNAL#217_2 (_internal 2 0 217 (_process (_alias ((\5 \)(ComPolyline)(LineAdr)(FlipAdr)))(_simple)
				(_target(58))
				(_sensitivity(44)(27)(30))
			)))
			(#INTERNAL#220_3 (_internal 3 0 220 (_process (_alias ((\6 \)(ComPolyline)(LineWrEn)(ComFlip)(FlipWrEn)))(_simple)
				(_target(59))
				(_sensitivity(44)(25)(42)(28))
			)))
			(#INTERNAL#237_4 (_internal 4 0 237 (_process (_alias ((\7 \)(ComDrawGo)(ComPolyline)))(_simple)
				(_target(60))
				(_sensitivity(43)(44))
			)))
			(#INTERNAL#256_5 (_internal 5 0 256 (_process (_alias ((\8 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(61))
				(_sensitivity(43)(42))
			)))
			(#ASSIGN#102_6 (_architecture 6 0 102 (_process (_alias ((ComFrame)(ACX_Vsync)))(_simple)
				(_target(41))
				(_sensitivity(32))
			)))
			(#ASSIGN#127_7 (_architecture 7 0 127 (_process (_simple)
				(_target(14(0)))
			)))
			(#ASSIGN#127_8 (_architecture 8 0 127 (_process (_alias ((ComD(0))(ioGPIO0(1))))(_simple)
				(_target(37(0)))
				(_sensitivity(14(1)))
			)))
			(#ASSIGN#127_9 (_architecture 9 0 127 (_process (_simple)
				(_target(14(2)))
			)))
			(#ASSIGN#127_10 (_architecture 10 0 127 (_process (_alias ((ComD(1))(ioGPIO0(3))))(_simple)
				(_target(37(1)))
				(_sensitivity(14(3)))
			)))
			(#ASSIGN#127_11 (_architecture 11 0 127 (_process (_simple)
				(_target(14(4)))
			)))
			(#ASSIGN#127_12 (_architecture 12 0 127 (_process (_alias ((ComD(2))(ioGPIO0(5))))(_simple)
				(_target(37(2)))
				(_sensitivity(14(5)))
			)))
			(#ASSIGN#127_13 (_architecture 13 0 127 (_process (_simple)
				(_target(14(6)))
			)))
			(#ASSIGN#127_14 (_architecture 14 0 127 (_process (_alias ((ComD(3))(ioGPIO0(7))))(_simple)
				(_target(37(3)))
				(_sensitivity(14(7)))
			)))
			(#ASSIGN#127_15 (_architecture 15 0 127 (_process (_simple)
				(_target(14(8)))
			)))
			(#ASSIGN#127_16 (_architecture 16 0 127 (_process (_alias ((ComD(4))(ioGPIO0(9))))(_simple)
				(_target(37(4)))
				(_sensitivity(14(9)))
			)))
			(#ASSIGN#127_17 (_architecture 17 0 127 (_process (_simple)
				(_target(14(10)))
			)))
			(#ASSIGN#127_18 (_architecture 18 0 127 (_process (_alias ((ComD(5))(ioGPIO0(11))))(_simple)
				(_target(37(5)))
				(_sensitivity(14(11)))
			)))
			(#ASSIGN#127_19 (_architecture 19 0 127 (_process (_simple)
				(_target(14(12)))
			)))
			(#ASSIGN#127_20 (_architecture 20 0 127 (_process (_alias ((ComD(6))(ioGPIO0(13))))(_simple)
				(_target(37(6)))
				(_sensitivity(14(13)))
			)))
			(#ASSIGN#127_21 (_architecture 21 0 127 (_process (_simple)
				(_target(14(14)))
			)))
			(#ASSIGN#127_22 (_architecture 22 0 127 (_process (_alias ((ComD(7))(ioGPIO0(15))))(_simple)
				(_target(37(7)))
				(_sensitivity(14(15)))
			)))
			(#ASSIGN#127_23 (_architecture 23 0 127 (_process (_simple)
				(_target(14(16)))
			)))
			(#ASSIGN#127_24 (_architecture 24 0 127 (_process (_alias ((ComD(8))(ioGPIO0(17))))(_simple)
				(_target(37(8)))
				(_sensitivity(14(17)))
			)))
			(#ASSIGN#127_25 (_architecture 25 0 127 (_process (_simple)
				(_target(14(18)))
			)))
			(#ASSIGN#127_26 (_architecture 26 0 127 (_process (_alias ((ComGo)(ioGPIO0(19))))(_simple)
				(_target(39))
				(_sensitivity(14(19)))
			)))
			(#ASSIGN#127_27 (_architecture 27 0 127 (_process (_simple)
				(_target(14(20)))
			)))
			(#ASSIGN#127_28 (_architecture 28 0 127 (_process (_alias ((ComCmd)(ioGPIO0(21))))(_simple)
				(_target(40))
				(_sensitivity(14(21)))
			)))
			(#ASSIGN#127_29 (_architecture 29 0 127 (_process (_simple)
				(_target(14(22)))
			)))
			(#ASSIGN#127_30 (_architecture 30 0 127 (_process (_alias ((ioGPIO0(23))(ComFrame)))(_simple)
				(_target(14(23)))
				(_sensitivity(41))
			)))
			(#ASSIGN#186_31 (_architecture 31 0 186 (_process (_simple)
				(_target(15(0)))
			)))
			(#ASSIGN#186_32 (_architecture 32 0 186 (_process (_alias ((ioGPIO1(1))(ACX_RGB(8))))(_simple)
				(_target(15(1)))
				(_sensitivity(31(8)))
			)))
			(#ASSIGN#186_33 (_architecture 33 0 186 (_process (_simple)
				(_target(15(2)))
			)))
			(#ASSIGN#186_34 (_architecture 34 0 186 (_process (_alias ((ioGPIO1(3))(ACX_RGB(7))))(_simple)
				(_target(15(3)))
				(_sensitivity(31(7)))
			)))
			(#ASSIGN#186_35 (_architecture 35 0 186 (_process (_simple)
				(_target(15(4)))
			)))
			(#ASSIGN#186_36 (_architecture 36 0 186 (_process (_alias ((ioGPIO1(5))(ACX_RGB(6))))(_simple)
				(_target(15(5)))
				(_sensitivity(31(6)))
			)))
			(#ASSIGN#186_37 (_architecture 37 0 186 (_process (_simple)
				(_target(15(6)))
			)))
			(#ASSIGN#186_38 (_architecture 38 0 186 (_process (_alias ((ioGPIO1(7))(ACX_RGB(5))))(_simple)
				(_target(15(7)))
				(_sensitivity(31(5)))
			)))
			(#ASSIGN#186_39 (_architecture 39 0 186 (_process (_simple)
				(_target(15(8)))
			)))
			(#ASSIGN#186_40 (_architecture 40 0 186 (_process (_alias ((ioGPIO1(9))(ACX_RGB(4))))(_simple)
				(_target(15(9)))
				(_sensitivity(31(4)))
			)))
			(#ASSIGN#186_41 (_architecture 41 0 186 (_process (_simple)
				(_target(15(10)))
			)))
			(#ASSIGN#186_42 (_architecture 42 0 186 (_process (_alias ((ioGPIO1(11))(ACX_RGB(3))))(_simple)
				(_target(15(11)))
				(_sensitivity(31(3)))
			)))
			(#ASSIGN#186_43 (_architecture 43 0 186 (_process (_simple)
				(_target(15(12)))
			)))
			(#ASSIGN#186_44 (_architecture 44 0 186 (_process (_alias ((ioGPIO1(13))(ACX_RGB(2))))(_simple)
				(_target(15(13)))
				(_sensitivity(31(2)))
			)))
			(#ASSIGN#186_45 (_architecture 45 0 186 (_process (_simple)
				(_target(15(14)))
			)))
			(#ASSIGN#186_46 (_architecture 46 0 186 (_process (_alias ((ioGPIO1(15))(ACX_RGB(1))))(_simple)
				(_target(15(15)))
				(_sensitivity(31(1)))
			)))
			(#ASSIGN#186_47 (_architecture 47 0 186 (_process (_simple)
				(_target(15(16)))
			)))
			(#ASSIGN#186_48 (_architecture 48 0 186 (_process (_alias ((ioGPIO1(17))(ACX_RGB(0))))(_simple)
				(_target(15(17)))
				(_sensitivity(31(0)))
			)))
			(#ASSIGN#186_49 (_architecture 49 0 186 (_process (_simple)
				(_target(15(18)))
			)))
			(#ASSIGN#186_50 (_architecture 50 0 186 (_process (_alias ((ioGPIO1(19))(ACX_Hsync)))(_simple)
				(_target(15(19)))
				(_sensitivity(33))
			)))
			(#ASSIGN#186_51 (_architecture 51 0 186 (_process (_simple)
				(_target(15(20)))
			)))
			(#ASSIGN#186_52 (_architecture 52 0 186 (_process (_alias ((ioGPIO1(21))(ACX_Vsync)))(_simple)
				(_target(15(21)))
				(_sensitivity(32))
			)))
			(#ASSIGN#186_53 (_architecture 53 0 186 (_process (_simple)
				(_target(15(22)))
			)))
			(#ASSIGN#186_54 (_architecture 54 0 186 (_process (_alias ((ioGPIO1(23))(ACX_SD)))(_simple)
				(_target(15(23)))
				(_sensitivity(34))
			)))
			(#ASSIGN#186_55 (_architecture 55 0 186 (_process (_simple)
				(_target(15(24)))
			)))
			(#ASSIGN#186_56 (_architecture 56 0 186 (_process (_alias ((ioGPIO1(25))(ACX_MCK)))(_simple)
				(_target(15(25)))
				(_sensitivity(35))
			)))
			(#ASSIGN#272_57 (_architecture 57 0 272 (_process (_simple)
				(_target(6)(7)(8)(9)(10)(11)(12)(13))
				(_sensitivity(53))
			)))
			(#INTERNAL#0_58 (_internal 58 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation PLL_Sys0 0 93 (_entity .  PLL_Sys)
		(_port
			((inclk0) (iClk50))
			((c0) (Clk16))
			((c1) (Clk100))
		)
	)
	(_instantiation ComCtrl0 0 129 (_entity .  ComCtrl)
		(_port
			((iClk) (Clk100))
			((iD) (ComD))
			((iGo) (ComGo))
			((iCmd) (ComCmd))
			((oGo) (ComDrawGo))
			((iDone) (\1 \))
			((oColor) (ComColor))
			((oX0) (ComX0))
			((oY0) (ComY0))
			((oX1) (ComX1))
			((oY1) (ComY1))
			((oX2) (ComX2))
			((oY2) (ComY2))
			((oFlip) (ComFlip))
			((oPolyline) (ComPolyline))
			((oTriangle) (ComTriangle))
			((oDbgFull) (oLEDR(0)))
			((oDbgFullPersistent) (oLEDR(1)))
			((oDbgUsed) (SSHLEDMDCtrlD))
		)
	)
	(_instantiation ACX705AKM_Ctrl0 0 188 (_entity .  ACX705AKM_Ctrl)
		(_port
			((iClk100) (Clk100))
			((iClk16) (Clk16))
			((oVsync) (ACX_Vsync))
			((oHsync) (ACX_Hsync))
			((oSD) (ACX_SD))
			((oMCK) (ACX_MCK))
			((oAdr) (ACX_Adr))
		)
	)
	(_instantiation FrameCtrl0 0 201 (_entity .  FrameCtrl)
		(_port
			((iClk) (Clk100))
			((iFlipGo) (\2 \))
			((iFlip) (ComFlip))
			((iClk0) (ACX_MCK))
			((iAdr0) (ACX_Adr))
			((iD0) (\3 \))
			((oQ0) (ACX_RGB))
			((iWrEn0) (\4 \))
			((iClk1) (Clk100))
			((iAdr1) (\5 \))
			((iD1) (ComColor))
			((oQ1) (_open))
			((iWrEn1) (\6 \))
			((oSRAM_A) (oSRAM_A))
			((ioSRAM_IO) (ioSRAM_IO))
			((oSRAM_CE_) (oSRAM_CE_))
			((oSRAM_WE_) (oSRAM_WE_))
			((oSRAM_LB_) (oSRAM_LB_))
			((oSRAM_UB_) (oSRAM_UB_))
			((oSRAM_OE_) (oSRAM_OE_))
		)
	)
	(_instantiation Line0 0 233 (_entity .  Line)
		(_port
			((iClk) (Clk100))
			((iGo) (\7 \))
			((oDone) (LineDone))
			((iX0) (ComX0))
			((iY0) (ComY0))
			((iX1) (ComX1))
			((iY1) (ComY1))
			((oAdr) (LineAdr))
			((oWrEn) (LineWrEn))
		)
	)
	(_instantiation Flip0 0 252 (_entity .  Flip)
		(_port
			((iClk) (Clk100))
			((iGo) (\8 \))
			((oDone) (FlipDone))
			((oAdr) (FlipAdr))
			((oWrEn) (FlipWrEn))
		)
	)
	(_model . swankmania_HDL 67 -1)

)
I 000048 55 10448         1195529028591 PLL_Sys
(_unit VERILOG 6.743.6.418 (PLL_Sys 0 39 (PLL_Sys 0 39 ))
	(_version v38)
	(_time 1195529026656 2007.11.19 19:23:46)
	(_source (\./../../lib/pll_sys.v\ VERILOG (\./../../lib/pll_sys.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195529026656)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal inclk0 ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c0 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal c1 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 48 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal sub_wire0 ~[5:0]wire~ 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 49 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire5 ~[0:0]wire~ 0 49 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 50 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire2 ~[1:1]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~[0:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 55 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal sub_wire4 ~[1:0]wire~ 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 0 (_array ~reg ((_downto (i 5) (i 0))))))
		(_signal (_internal \2 \ ~[5:0]reg~ -1 0 (_internal (_uni (_constant \6'h3f\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 0 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal \5 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \17 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#49_0 (_architecture 0 0 49 (_process (_simple)
				(_target(4))
			)))
			(#ASSIGN#50_1 (_architecture 1 0 50 (_process (_alias ((sub_wire2)(sub_wire0(t_1_1))))(_simple)
				(_target(5))
				(_sensitivity(3(d_1_1)))
			)))
			(#ASSIGN#51_2 (_architecture 2 0 51 (_process (_alias ((sub_wire1)(sub_wire0(t_0_0))))(_simple)
				(_target(6))
				(_sensitivity(3(d_0_0)))
			)))
			(#ASSIGN#52_3 (_architecture 3 0 52 (_process (_alias ((c0)(sub_wire1)))(_simple)
				(_target(1))
				(_sensitivity(6))
			)))
			(#ASSIGN#53_4 (_architecture 4 0 53 (_process (_alias ((c1)(sub_wire2)))(_simple)
				(_target(2))
				(_sensitivity(5))
			)))
			(#ASSIGN#54_5 (_architecture 5 0 54 (_process (_alias ((sub_wire3)(inclk0)))(_simple)
				(_target(7))
				(_sensitivity(0))
			)))
			(#ASSIGN#55_6 (_architecture 6 0 55 (_process (_alias ((sub_wire4)(sub_wire5)(sub_wire3)))(_simple)
				(_target(8))
				(_sensitivity(4)(7))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altpll_component.clk0_divide_by (_constant \25\))
		(_toward 0 altpll_component.clk0_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk0_multiply_by (_constant \8\))
		(_toward 0 altpll_component.clk0_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.clk1_divide_by (_constant \1\))
		(_toward 0 altpll_component.clk1_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk1_multiply_by (_constant \2\))
		(_toward 0 altpll_component.clk1_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.compensate_clock (_string \V"CLK0"\))
		(_toward 0 altpll_component.inclk0_input_frequency (_constant \20000\))
		(_toward 0 altpll_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altpll_component.lpm_hint (_string \V"CBX_MODULE_PREFIX=PLL_Sys"\))
		(_toward 0 altpll_component.lpm_type (_string \V"altpll"\))
		(_toward 0 altpll_component.operation_mode (_string \V"NORMAL"\))
		(_toward 0 altpll_component.port_activeclock (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_areset (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkloss (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkswitch (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_configupdate (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_fbin (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_inclk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_inclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_locked (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pfdena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasecounterselect (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasedone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasestep (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phaseupdown (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pllena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanaclr (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclk (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclkena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandata (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandataout (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanread (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanwrite (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk1 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk3 (_string \V"PORT_UNUSED"\))
	)
	(_scope
	)
	(_instantiation altpll_component 0 57 (_entity ovi_lpm  altpll)
		(_port
			((inclk) (sub_wire4))
			((clk) (sub_wire0))
			((activeclock) (_open))
			((areset) (\1 \))
			((clkbad) (_open))
			((clkena) (\2 \))
			((clkloss) (_open))
			((clkswitch) (\3 \))
			((configupdate) (\4 \))
			((enable0) (_open))
			((enable1) (_open))
			((extclk) (_open))
			((extclkena) (\5 \))
			((fbin) (\6 \))
			((fbout) (_open))
			((locked) (_open))
			((pfdena) (\7 \))
			((phasecounterselect) (\8 \))
			((phasedone) (_open))
			((phasestep) (\9 \))
			((phaseupdown) (\10 \))
			((pllena) (\11 \))
			((scanaclr) (\12 \))
			((scanclk) (\13 \))
			((scanclkena) (\14 \))
			((scandata) (\15 \))
			((scandataout) (_open))
			((scandone) (_open))
			((scanread) (\16 \))
			((scanwrite) (\17 \))
			((sclkout0) (_open))
			((sclkout1) (_open))
			((vcooverrange) (_open))
			((vcounderrange) (_open))
		)
	)
	(_model . PLL_Sys 8 -1)

)
I 000045 55 3483          1195529028595 Flip
(_unit VERILOG 6.743.6.418 (Flip 0 12 (Flip 0 12 ))
	(_version v38)
	(_time 1195529026656 2007.11.19 19:23:46)
	(_source (\./../../source/flip.v\ VERILOG (\./../../source/flip.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195529026656)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]reg~ 0 22 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal _Adr ~[15:0]reg~ 0 22 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Done ~reg 0 24 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 26 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#23_0 (_architecture 0 0 23 (_process 
				(_target(5))
			)))
			(#INITIAL#25_1 (_architecture 1 0 25 (_process 
				(_target(6))
			)))
			(#INITIAL#27_2 (_architecture 2 0 27 (_process 
				(_target(7))
			)))
			(#ASSIGN#29_3 (_architecture 3 0 29 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(6))
			)))
			(#ASSIGN#30_4 (_architecture 4 0 30 (_process (_alias ((oAdr)(_Adr)))(_simple)
				(_target(3))
				(_sensitivity(5))
			)))
			(#ASSIGN#31_5 (_architecture 5 0 31 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#33_6 (_architecture 6 0 33 (_process 
				(_target(6)(7)(5))
				(_read(0)(1)(5))
				(_need_init)
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Flip 9 -1)

)
I 000046 55 2572          1195529028599 tbClk
(_unit VERILOG 6.743.6.418 (tbClk 0 13 (tbClk 0 13 ))
	(_version v38)
	(_time 1195529026656 2007.11.19 19:23:46)
	(_source (\./../../source/tbclk.v\ VERILOG (\./../../source/tbclk.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1195529026656)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Timescale_kHz ~vector~0 0 15 \1000000000\ (_entity -1 (_code  3))))
		(_type (_internal ~vector~1 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Frequency_kHz ~vector~1 0 17 \0\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Ticks ~vector~2 0 27 \$unsigned(Timescale_kHz/2*Frequency_kHz)\ (_entity -1 (_code  5)))(_constant))
		(_port (_internal _oClk ~reg 0 19 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#22_0 (_architecture 0 0 22 (_process 
				(_target(0))
			)))
			(#ALWAYS#29_1 (_architecture 1 0 29 (_process 
				(_target(0))
				(_read(0))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . tbClk 6 -1)

)
I 000057 55 2946          1195529028603 tbswankmania_HDL
(_unit VERILOG 6.743.6.418 (tbswankmania_HDL 0 11 (tbswankmania_HDL 0 11 ))
	(_version v38)
	(_time 1195529026656 2007.11.19 19:23:46)
	(_source (\./../../source/tbswankmania_hdl.v\ VERILOG (\./../../source/tbswankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195529026656)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_signal (_internal iClk27 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal iClk50 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#75_0 (_architecture 0 0 75 (_process 
				(_monitor)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbClk0 0 17 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \50000\))
		)
		(_port
			((_oClk) (iClk50))
		)
	)
	(_instantiation tbClk1 0 26 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \27000\))
		)
		(_port
			((_oClk) (iClk27))
		)
	)
	(_instantiation swankmania_HDL0 0 35 (_entity .  swankmania_HDL)
		(_port
			((iClk27) (iClk27))
			((iClk50) (iClk50))
			((iSwitch) (_open))
			((iButton_) (_open))
			((oLEDR) (_open))
			((oLEDG) (_open))
			((oHex7) (_open))
			((oHex6) (_open))
			((oHex5) (_open))
			((oHex4) (_open))
			((oHex3) (_open))
			((oHex2) (_open))
			((oHex1) (_open))
			((oHex0) (_open))
			((ioGPIO0) (_open))
			((ioGPIO1) (_open))
			((oSRAM_A) (_open))
			((ioSRAM_IO) (_open))
			((oSRAM_CE_) (_open))
			((oSRAM_WE_) (_open))
			((oSRAM_LB_) (_open))
			((oSRAM_UB_) (_open))
			((oSRAM_OE_) (_open))
		)
	)
	(_model . tbswankmania_HDL 2 -1)

)
I 000046 55 1729          1195534295156 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1195534294625 2007.11.19 20:51:34)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1195534294625)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbswankmania_HDL 0 0 (_entity .  tbswankmania_HDL)
	)
	(_model . $root 1 -1)

)
I 000055 55 7300          1195534295160 ACX705AKM_Ctrl
(_unit VERILOG 6.743.6.418 (ACX705AKM_Ctrl 0 12 (ACX705AKM_Ctrl 0 12 ))
	(_version v38)
	(_time 1195534294625 2007.11.19 20:51:34)
	(_source (\./../../source/acx705akm_ctrl.v\ VERILOG (\./../../source/acx705akm_ctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 19))
	(_entity
		(_time 1195534294625)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 26 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal MCK_Hz ~vector~0 0 26 \4000000\ (_entity -1 (_code  19)))(_constant))
		(_type (_internal ~vector~1 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Hsync_Frame ~vector~1 0 27 \200\ (_entity -1 (_code  20)))(_constant))
		(_type (_internal ~vector~2 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Vsync_Hz ~vector~2 0 28 \74\ (_entity -1 (_code  21)))(_constant))
		(_type (_internal ~vector~3 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Dots_Frame ~vector~3 0 29 \272\ (_entity -1 (_code  22)))(_constant))
		(_type (_internal ~vector~4 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~4 0 30 \240\ (_entity -1 (_code  23)))(_constant))
		(_type (_internal ~vector~5 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Lines_Frame ~vector~5 0 31 \160\ (_entity -1 (_code  24)))(_constant))
		(_type (_internal ~vector~6 0 32 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Frame ~vector~6 0 32 \Pixels_Line*Lines_Frame\ (_entity -1 (_code  25)))(_constant))
		(_port (_internal iClk100 ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iClk16 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal oVsync ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHsync ~wire 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSD ~wire 0 17 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oMCK ~wire 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 19 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _MCK8 ~reg 0 37 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal _MCK ~reg 0 37 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _MCK100a ~reg 0 60 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _MCK100b ~reg 0 60 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _MCK100 ~reg 0 60 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCK100 ~wire 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 78 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _DotCnt ~[8:0]reg~ 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 79 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _HsyncCnt ~[7:0]reg~ 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _DotCnt100 ~[8:0]reg~ 0 87 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _HsyncCnt100 ~[7:0]reg~ 0 88 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _MCK100Dly ~reg 0 105 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Hsync ~reg 0 149 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Vsync ~reg 0 149 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#23_0 (_architecture 0 0 23 (_process (_simple)
				(_target(4))
			)))
			(#INITIAL#38_1 (_architecture 1 0 38 (_process 
				(_target(7)(8))
			)))
			(#ASSIGN#43_2 (_architecture 2 0 43 (_process (_alias ((oMCK)(_MCK)))(_simple)
				(_target(5))
				(_sensitivity(8))
			)))
			(#ALWAYS#46_3 (_architecture 3 0 46 (_process 
				(_target(7))
				(_read(1)(7))
				(_need_init)
			)))
			(#ALWAYS#52_4 (_architecture 4 0 52 (_process 
				(_target(8))
				(_read(7)(8))
				(_need_init)
			)))
			(#INITIAL#61_5 (_architecture 5 0 61 (_process 
				(_target(9)(10)(11))
			)))
			(#INITIAL#80_6 (_architecture 6 0 80 (_process 
				(_target(13)(14))
			)))
			(#INITIAL#89_7 (_architecture 7 0 89 (_process 
				(_target(15)(16))
			)))
			(#ASSIGN#94_8 (_architecture 8 0 94 (_process (_simple)
				(_target(6))
				(_sensitivity(15)(16))
			)))
			(#ALWAYS#97_9 (_architecture 9 0 97 (_process 
				(_target(13))
				(_read(5)(13))
				(_need_init)
			)))
			(#INITIAL#106_10 (_architecture 10 0 106 (_process 
				(_target(17))
			)))
			(#ALWAYS#107_11 (_architecture 11 0 107 (_process 
				(_target(9)(10)(11)(17)(15))
				(_read(0)(8)(9)(10)(12)(15))
				(_need_init)
			)))
			(#ALWAYS#124_12 (_architecture 12 0 124 (_process 
				(_target(14))
				(_read(5)(13)(14))
				(_need_init)
			)))
			(#ALWAYS#135_13 (_architecture 13 0 135 (_process 
				(_target(16))
				(_read(0)(17)(15)(16))
				(_need_init)
			)))
			(#INITIAL#150_14 (_architecture 14 0 150 (_process 
				(_target(18)(19))
			)))
			(#ALWAYS#155_15 (_architecture 15 0 155 (_process 
				(_target(18)(19))
				(_read(5)(13)(14))
				(_need_init)
			)))
			(#ASSIGN#163_16 (_architecture 16 0 163 (_process (_alias ((oHsync)(_Hsync)))(_simple)
				(_target(3))
				(_sensitivity(18))
			)))
			(#ASSIGN#163_17 (_architecture 17 0 163 (_process (_alias ((oVsync)(_Vsync)))(_simple)
				(_target(2))
				(_sensitivity(19))
			)))
			(#INTERNAL#0_18 (_internal 18 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 69 (_entity .  Debounce)
		(_port
			((iClk) (iClk100))
			((iD) (_MCK100))
			((oQ) (MCK100))
		)
	)
	(_model . ACX705AKM_Ctrl 32 -1)

)
I 000049 55 2647          1195534295164 Debounce
(_unit VERILOG 6.743.6.418 (Debounce 0 12 (Debounce 0 12 ))
	(_version v38)
	(_time 1195534294625 2007.11.19 20:51:34)
	(_source (\./../../source/debounce.v\ VERILOG (\./../../source/debounce.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195534294625)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iD ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oQ ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Q ~reg 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Bounce ~reg 0 21 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#19_0 (_architecture 0 0 19 (_process 
				(_target(3))
			)))
			(#INITIAL#22_1 (_architecture 1 0 22 (_process 
				(_target(4))
			)))
			(#ASSIGN#24_2 (_architecture 2 0 24 (_process (_alias ((oQ)(_Q)))(_simple)
				(_target(2))
				(_sensitivity(3))
			)))
			(#ALWAYS#27_3 (_architecture 3 0 27 (_process 
				(_target(4)(3))
				(_read(0)(1)(4))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Debounce 5 -1)

)
I 000048 55 9886          1195534295168 ComCtrl
(_unit VERILOG 6.743.6.418 (ComCtrl 0 12 (ComCtrl 0 12 ))
	(_version v38)
	(_time 1195534294625 2007.11.19 20:51:34)
	(_source (\./../../source/comctrl.v\ VERILOG (\./../../source/comctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 25))
	(_entity
		(_time 1195534294625)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[8:0]wire~ 0 16 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD ~[8:0]wire~ 0 16 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iGo ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iCmd ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oGo ~wire 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iDone ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oColor ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 24 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal oX0 ~[7:0]wire~ 0 24 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY0 ~[7:0]wire~ 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX1 ~[7:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY1 ~[7:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX2 ~[7:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY2 ~[7:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oFlip ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oPolyline ~wire 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oTriangle ~wire 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDbgFull ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDbgFullPersistent ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 37 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal oDbgUsed ~[9:0]wire~ 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _FullPersistent ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 44 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _Color ~[8:0]reg~ 0 44 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _SetColor ~reg 0 45 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DebounceGo ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Empty ~wire 0 54 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal _FIFO_Pop ~reg 0 55 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal FIFO_Q ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Cmd ~wire 0 59 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FIFO_Used ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal DecoderFlip ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderPolyline ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[47:0]reg~ 0 66 (_array ~reg ((_range  25)))))
		(_signal (_internal _VertexBuf ~[47:0]reg~ 0 66 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 70 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _Cnt ~[7:0]reg~ 0 70 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Flip ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Go ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Polyline ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[9:0]reg~[0:255]~ 0 117 (_array ~reg ((_to (i 0) (i 255)) (_downto (i 9) (i 0))))))
		(_signal (_internal _FIFO ~[9:0]reg~[0:255]~ 0 117 (_architecture (_uni ))) (_reg memory) (_flags1))
		(_signal (_internal _FIFO_WrCnt ~[7:0]reg~ 0 120 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _FIFO_RdCnt ~[7:0]reg~ 0 120 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Y ~reg 0 185 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#INITIAL#46_1 (_architecture 1 0 46 (_process 
				(_target(20)(21))
			)))
			(#INITIAL#56_2 (_architecture 2 0 56 (_process 
				(_target(24))
			)))
			(#INITIAL#67_3 (_architecture 3 0 67 (_process 
				(_target(30))
			)))
			(#INITIAL#75_4 (_architecture 4 0 75 (_process 
				(_target(31)(32)(33)(34))
			)))
			(#ASSIGN#84_5 (_architecture 5 0 84 (_process (_alias ((oDbgFullPersistent)(_FullPersistent)))(_simple)
				(_target(17))
				(_sensitivity(19))
			)))
			(#ALWAYS#85_6 (_architecture 6 0 85 (_process 
				(_target(19))
				(_read(0)(16))
				(_need_init)
			)))
			(#ASSIGN#90_7 (_architecture 7 0 90 (_process (_alias ((oColor)(_Color)))(_simple)
				(_target(6))
				(_sensitivity(20))
			)))
			(#INITIAL#121_8 (_architecture 8 0 121 (_process 
				(_target(36)(37))
			)))
			(#ASSIGN#127_9 (_architecture 9 0 127 (_process (_alias ((FIFO_Empty)(_FIFO_RdCnt)(_FIFO_WrCnt)))(_simple)
				(_target(23))
				(_sensitivity(37)(36))
			)))
			(#ASSIGN#128_10 (_architecture 10 0 128 (_process (_simple)
				(_target(25))
				(_sensitivity(35)(37))
			)))
			(#ASSIGN#129_11 (_architecture 11 0 129 (_process (_alias ((FIFO_Cmd)(FIFO_Q(9))))(_simple)
				(_target(26))
				(_sensitivity(25(9)))
			)))
			(#ALWAYS#131_12 (_architecture 12 0 131 (_process 
				(_target(36)(35)(37))
				(_read(0)(22)(36)(3)(1)(24)(37))
				(_need_init)
			)))
			(#ASSIGN#178_13 (_architecture 13 0 178 (_process (_alias ((oX0)(_VertexBuf(d_47_40))))(_simple)
				(_target(7))
				(_sensitivity(30(d_47_40)))
			)))
			(#ASSIGN#178_14 (_architecture 14 0 178 (_process (_alias ((oY0)(_VertexBuf(d_39_32))))(_simple)
				(_target(8))
				(_sensitivity(30(d_39_32)))
			)))
			(#ASSIGN#178_15 (_architecture 15 0 178 (_process (_alias ((oX1)(_VertexBuf(d_31_24))))(_simple)
				(_target(9))
				(_sensitivity(30(d_31_24)))
			)))
			(#ASSIGN#178_16 (_architecture 16 0 178 (_process (_alias ((oY1)(_VertexBuf(d_23_16))))(_simple)
				(_target(10))
				(_sensitivity(30(d_23_16)))
			)))
			(#ASSIGN#178_17 (_architecture 17 0 178 (_process (_alias ((oX2)(_VertexBuf(d_15_8))))(_simple)
				(_target(11))
				(_sensitivity(30(d_15_8)))
			)))
			(#ASSIGN#178_18 (_architecture 18 0 178 (_process (_alias ((oY2)(_VertexBuf(d_7_0))))(_simple)
				(_target(12))
				(_sensitivity(30(d_7_0)))
			)))
			(#ASSIGN#183_19 (_architecture 19 0 183 (_process (_alias ((oFlip)(_Flip)))(_simple)
				(_target(13))
				(_sensitivity(32))
			)))
			(#ASSIGN#183_20 (_architecture 20 0 183 (_process (_alias ((oGo)(_Go)))(_simple)
				(_target(4))
				(_sensitivity(33))
			)))
			(#ASSIGN#183_21 (_architecture 21 0 183 (_process (_alias ((oPolyline)(_Polyline)))(_simple)
				(_target(14))
				(_sensitivity(34))
			)))
			(#INITIAL#186_22 (_architecture 22 0 186 (_process 
				(_target(38))
			)))
			(#ALWAYS#188_23 (_architecture 23 0 188 (_process 
				(_target(24)(33)(38)(32)(31)(34)(20)(21)(30))
				(_read(0)(23)(5)(33)(24)(25(9))(28)(29)(21)(25(d_8_0))(34)(25(d_7_0))(30(d_47_8))(38)(31))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 93 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (iGo))
			((oQ) (DebounceGo))
		)
	)
	(_instantiation CmdDecoder0 0 150 (_entity .  CmdDecoder)
		(_port
			((data) (FIFO_Q(d_3_0)))
			((eq00) (DecoderFlip))
			((eq01) (DecoderPolyline))
			((eq02) (_open))
			((eq03) (_open))
			((eq04) (_open))
			((eq05) (_open))
			((eq06) (_open))
			((eq07) (_open))
			((eq08) (_open))
			((eq09) (_open))
			((eq0a) (_open))
			((eq0b) (_open))
			((eq0c) (_open))
			((eq0d) (_open))
			((eq0e) (_open))
			((eq0f) (_open))
		)
	)
	(_model . ComCtrl 26 -1)

)
I 000051 55 11634         1195534295172 CmdDecoder
(_unit VERILOG 6.743.6.418 (CmdDecoder 0 39 (CmdDecoder 0 39 ))
	(_version v38)
	(_time 1195534294625 2007.11.19 20:51:34)
	(_source (\./../../lib/cmddecoder.v\ VERILOG (\./../../lib/cmddecoder.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 33))
	(_entity
		(_time 1195534294625)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 40 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal data ~[3:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal eq00 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq01 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq02 ~wire 0 43 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq03 ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq04 ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq05 ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq06 ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq07 ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq08 ~wire 0 49 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq09 ~wire 0 50 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0a ~wire 0 51 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0b ~wire 0 52 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0c ~wire 0 53 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0d ~wire 0 54 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0e ~wire 0 55 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0f ~wire 0 56 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 76 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal sub_wire0 ~[15:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[4:4]wire~ 0 77 (_array ~wire ((_to (i 4) (i 4))))))
		(_signal (_internal sub_wire16 ~[4:4]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[14:14]wire~ 0 78 (_array ~wire ((_to (i 14) (i 14))))))
		(_signal (_internal sub_wire15 ~[14:14]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:3]wire~ 0 79 (_array ~wire ((_to (i 3) (i 3))))))
		(_signal (_internal sub_wire14 ~[3:3]wire~ 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[13:13]wire~ 0 80 (_array ~wire ((_to (i 13) (i 13))))))
		(_signal (_internal sub_wire13 ~[13:13]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:2]wire~ 0 81 (_array ~wire ((_to (i 2) (i 2))))))
		(_signal (_internal sub_wire12 ~[2:2]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[12:12]wire~ 0 82 (_array ~wire ((_to (i 12) (i 12))))))
		(_signal (_internal sub_wire11 ~[12:12]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 83 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire10 ~[1:1]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:11]wire~ 0 84 (_array ~wire ((_to (i 11) (i 11))))))
		(_signal (_internal sub_wire9 ~[11:11]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 85 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire8 ~[0:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[10:10]wire~ 0 86 (_array ~wire ((_to (i 10) (i 10))))))
		(_signal (_internal sub_wire7 ~[10:10]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:9]wire~ 0 87 (_array ~wire ((_to (i 9) (i 9))))))
		(_signal (_internal sub_wire6 ~[9:9]wire~ 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:8]wire~ 0 88 (_array ~wire ((_to (i 8) (i 8))))))
		(_signal (_internal sub_wire5 ~[8:8]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:7]wire~ 0 89 (_array ~wire ((_to (i 7) (i 7))))))
		(_signal (_internal sub_wire4 ~[7:7]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:6]wire~ 0 90 (_array ~wire ((_to (i 6) (i 6))))))
		(_signal (_internal sub_wire3 ~[6:6]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:5]wire~ 0 91 (_array ~wire ((_to (i 5) (i 5))))))
		(_signal (_internal sub_wire2 ~[5:5]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[15:15]wire~ 0 92 (_array ~wire ((_to (i 15) (i 15))))))
		(_signal (_internal sub_wire1 ~[15:15]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#77_0 (_architecture 0 0 77 (_process (_alias ((sub_wire16)(sub_wire0(t_4_4))))(_simple)
				(_target(18))
				(_sensitivity(17(d_4_4)))
			)))
			(#ASSIGN#78_1 (_architecture 1 0 78 (_process (_alias ((sub_wire15)(sub_wire0(t_14_14))))(_simple)
				(_target(19))
				(_sensitivity(17(d_14_14)))
			)))
			(#ASSIGN#79_2 (_architecture 2 0 79 (_process (_alias ((sub_wire14)(sub_wire0(t_3_3))))(_simple)
				(_target(20))
				(_sensitivity(17(d_3_3)))
			)))
			(#ASSIGN#80_3 (_architecture 3 0 80 (_process (_alias ((sub_wire13)(sub_wire0(t_13_13))))(_simple)
				(_target(21))
				(_sensitivity(17(d_13_13)))
			)))
			(#ASSIGN#81_4 (_architecture 4 0 81 (_process (_alias ((sub_wire12)(sub_wire0(t_2_2))))(_simple)
				(_target(22))
				(_sensitivity(17(d_2_2)))
			)))
			(#ASSIGN#82_5 (_architecture 5 0 82 (_process (_alias ((sub_wire11)(sub_wire0(t_12_12))))(_simple)
				(_target(23))
				(_sensitivity(17(d_12_12)))
			)))
			(#ASSIGN#83_6 (_architecture 6 0 83 (_process (_alias ((sub_wire10)(sub_wire0(t_1_1))))(_simple)
				(_target(24))
				(_sensitivity(17(d_1_1)))
			)))
			(#ASSIGN#84_7 (_architecture 7 0 84 (_process (_alias ((sub_wire9)(sub_wire0(t_11_11))))(_simple)
				(_target(25))
				(_sensitivity(17(d_11_11)))
			)))
			(#ASSIGN#85_8 (_architecture 8 0 85 (_process (_alias ((sub_wire8)(sub_wire0(t_0_0))))(_simple)
				(_target(26))
				(_sensitivity(17(d_0_0)))
			)))
			(#ASSIGN#86_9 (_architecture 9 0 86 (_process (_alias ((sub_wire7)(sub_wire0(t_10_10))))(_simple)
				(_target(27))
				(_sensitivity(17(d_10_10)))
			)))
			(#ASSIGN#87_10 (_architecture 10 0 87 (_process (_alias ((sub_wire6)(sub_wire0(t_9_9))))(_simple)
				(_target(28))
				(_sensitivity(17(d_9_9)))
			)))
			(#ASSIGN#88_11 (_architecture 11 0 88 (_process (_alias ((sub_wire5)(sub_wire0(t_8_8))))(_simple)
				(_target(29))
				(_sensitivity(17(d_8_8)))
			)))
			(#ASSIGN#89_12 (_architecture 12 0 89 (_process (_alias ((sub_wire4)(sub_wire0(t_7_7))))(_simple)
				(_target(30))
				(_sensitivity(17(d_7_7)))
			)))
			(#ASSIGN#90_13 (_architecture 13 0 90 (_process (_alias ((sub_wire3)(sub_wire0(t_6_6))))(_simple)
				(_target(31))
				(_sensitivity(17(d_6_6)))
			)))
			(#ASSIGN#91_14 (_architecture 14 0 91 (_process (_alias ((sub_wire2)(sub_wire0(t_5_5))))(_simple)
				(_target(32))
				(_sensitivity(17(d_5_5)))
			)))
			(#ASSIGN#92_15 (_architecture 15 0 92 (_process (_alias ((sub_wire1)(sub_wire0(t_15_15))))(_simple)
				(_target(33))
				(_sensitivity(17(d_15_15)))
			)))
			(#ASSIGN#93_16 (_architecture 16 0 93 (_process (_alias ((eq0f)(sub_wire1)))(_simple)
				(_target(16))
				(_sensitivity(33))
			)))
			(#ASSIGN#94_17 (_architecture 17 0 94 (_process (_alias ((eq05)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(32))
			)))
			(#ASSIGN#95_18 (_architecture 18 0 95 (_process (_alias ((eq06)(sub_wire3)))(_simple)
				(_target(7))
				(_sensitivity(31))
			)))
			(#ASSIGN#96_19 (_architecture 19 0 96 (_process (_alias ((eq07)(sub_wire4)))(_simple)
				(_target(8))
				(_sensitivity(30))
			)))
			(#ASSIGN#97_20 (_architecture 20 0 97 (_process (_alias ((eq08)(sub_wire5)))(_simple)
				(_target(9))
				(_sensitivity(29))
			)))
			(#ASSIGN#98_21 (_architecture 21 0 98 (_process (_alias ((eq09)(sub_wire6)))(_simple)
				(_target(10))
				(_sensitivity(28))
			)))
			(#ASSIGN#99_22 (_architecture 22 0 99 (_process (_alias ((eq0a)(sub_wire7)))(_simple)
				(_target(11))
				(_sensitivity(27))
			)))
			(#ASSIGN#100_23 (_architecture 23 0 100 (_process (_alias ((eq00)(sub_wire8)))(_simple)
				(_target(1))
				(_sensitivity(26))
			)))
			(#ASSIGN#101_24 (_architecture 24 0 101 (_process (_alias ((eq0b)(sub_wire9)))(_simple)
				(_target(12))
				(_sensitivity(25))
			)))
			(#ASSIGN#102_25 (_architecture 25 0 102 (_process (_alias ((eq01)(sub_wire10)))(_simple)
				(_target(2))
				(_sensitivity(24))
			)))
			(#ASSIGN#103_26 (_architecture 26 0 103 (_process (_alias ((eq0c)(sub_wire11)))(_simple)
				(_target(13))
				(_sensitivity(23))
			)))
			(#ASSIGN#104_27 (_architecture 27 0 104 (_process (_alias ((eq02)(sub_wire12)))(_simple)
				(_target(3))
				(_sensitivity(22))
			)))
			(#ASSIGN#105_28 (_architecture 28 0 105 (_process (_alias ((eq0d)(sub_wire13)))(_simple)
				(_target(14))
				(_sensitivity(21))
			)))
			(#ASSIGN#106_29 (_architecture 29 0 106 (_process (_alias ((eq03)(sub_wire14)))(_simple)
				(_target(4))
				(_sensitivity(20))
			)))
			(#ASSIGN#107_30 (_architecture 30 0 107 (_process (_alias ((eq0e)(sub_wire15)))(_simple)
				(_target(15))
				(_sensitivity(19))
			)))
			(#ASSIGN#108_31 (_architecture 31 0 108 (_process (_alias ((eq04)(sub_wire16)))(_simple)
				(_target(5))
				(_sensitivity(18))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 lpm_decode_component.lpm_decodes (_constant \16\))
		(_toward 0 lpm_decode_component.lpm_type (_string \V"LPM_DECODE"\))
		(_toward 0 lpm_decode_component.lpm_width (_constant \4\))
	)
	(_scope
	)
	(_instantiation lpm_decode_component 0 110 (_entity ovi_lpm  lpm_decode)
		(_port
			((data) (data))
			((eq) (sub_wire0))
			((aclr) (_open))
			((clken) (_open))
			((clock) (_open))
			((enable) (_open))
		)
	)
	(_model . CmdDecoder 33 -1)

)
I 000050 55 6493          1195534295176 FrameCtrl
(_unit VERILOG 6.743.6.418 (FrameCtrl 0 12 (FrameCtrl 0 12 ))
	(_version v38)
	(_time 1195534294625 2007.11.19 20:51:34)
	(_source (\./../../source/framectrl.v\ VERILOG (\./../../source/framectrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 15))
	(_entity
		(_time 1195534294625)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iFlipGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iFlip ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk0 ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 19 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal iAdr0 ~[15:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 20 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD0 ~[8:0]wire~ 0 20 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ0 ~[8:0]wire~ 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn0 ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iClk1 ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iAdr1 ~[15:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iD1 ~[8:0]wire~ 0 27 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ1 ~[8:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn1 ~wire 0 29 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 32 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 33 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 34 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 38 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Face0 ~reg 0 41 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FrameA_Adr ~[15:0]wire~ 0 45 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Clk ~wire 0 48 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FrameA_WrEn ~wire 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_D ~[8:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Q ~[8:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#42_0 (_architecture 0 0 42 (_process 
				(_target(20))
			)))
			(#ALWAYS#54_1 (_architecture 1 0 54 (_process 
				(_target(20))
				(_read(0)(2)(1)(20))
				(_need_init)
			)))
			(#ASSIGN#76_2 (_architecture 2 0 76 (_process (_simple)
				(_target(15))
			)))
			(#ASSIGN#76_3 (_architecture 3 0 76 (_process (_simple)
				(_target(19))
			)))
			(#ASSIGN#76_4 (_architecture 4 0 76 (_process (_simple)
				(_target(17))
			)))
			(#ASSIGN#76_5 (_architecture 5 0 76 (_process (_simple)
				(_target(18))
			)))
			(#ASSIGN#79_6 (_architecture 6 0 79 (_process (_simple)
				(_target(6))
				(_sensitivity(20)(25)(14))
			)))
			(#ASSIGN#80_7 (_architecture 7 0 80 (_process (_simple)
				(_target(11))
				(_sensitivity(20)(14)(25))
			)))
			(#ASSIGN#97_8 (_architecture 8 0 97 (_process (_alias ((FrameA_Adr)(_Face0)(iAdr0)(iAdr1)))(_simple)
				(_target(21))
				(_sensitivity(20)(4)(9))
			)))
			(#ASSIGN#98_9 (_architecture 9 0 98 (_process (_alias ((FrameA_D)(_Face0)(iD0)(iD1)))(_simple)
				(_target(24))
				(_sensitivity(20)(5)(10))
			)))
			(#ASSIGN#99_10 (_architecture 10 0 99 (_process (_alias ((FrameA_WrEn)(_Face0)(iWrEn0)(iWrEn1)))(_simple)
				(_target(23))
				(_sensitivity(20)(7)(12))
			)))
			(#ASSIGN#102_11 (_architecture 11 0 102 (_process (_simple)
				(_target(13))
				(_sensitivity(20)(9)(4))
			)))
			(#ASSIGN#105_12 (_architecture 12 0 105 (_process (_simple)
				(_target(14))
				(_sensitivity(16)(20)(10)(5))
			)))
			(#ASSIGN#106_13 (_architecture 13 0 106 (_process (_alias ((oSRAM_WE_)(_Face0)(iWrEn1)(iWrEn0)))(_simple)
				(_target(16))
				(_sensitivity(20)(12)(7))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FrameA0 0 59 (_entity .  FrameA)
		(_port
			((inclock) (iClk1))
			((outclock) (iClk1))
			((address) (FrameA_Adr))
			((data) (FrameA_D))
			((q) (FrameA_Q))
			((wren) (FrameA_WrEn))
		)
	)
	(_model . FrameCtrl 15 -1)

)
I 000047 55 5722          1195534295180 FrameA
(_unit VERILOG 6.743.6.418 (FrameA 0 39 (FrameA 0 39 ))
	(_version v38)
	(_time 1195534294625 2007.11.19 20:51:34)
	(_source (\./../../lib/framea.v\ VERILOG (\./../../lib/framea.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195534294625)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[15:0]wire~ 0 40 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal address ~[15:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 41 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal data ~[8:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal inclock ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wren ~wire 0 44 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal q ~[8:0]wire~ 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[8:0]wire~ 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#55_0 (_architecture 0 0 55 (_process (_alias ((q)(sub_wire0)))(_simple)
				(_target(5))
				(_sensitivity(6))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altsyncram_component.clock_enable_input_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.clock_enable_output_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.init_file (_string \V"../startup.hex"\))
		(_toward 0 altsyncram_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altsyncram_component.lpm_type (_string \V"altsyncram"\))
		(_toward 0 altsyncram_component.numwords_a (_constant \38400\))
		(_toward 0 altsyncram_component.operation_mode (_string \V"SINGLE_PORT"\))
		(_toward 0 altsyncram_component.outdata_aclr_a (_string \V"NONE"\))
		(_toward 0 altsyncram_component.outdata_reg_a (_string \V"CLOCK1"\))
		(_toward 0 altsyncram_component.power_up_uninitialized (_string \V"FALSE"\))
		(_toward 0 altsyncram_component.widthad_a (_constant \16\))
		(_toward 0 altsyncram_component.width_a (_constant \9\))
		(_toward 0 altsyncram_component.width_byteena_a (_constant \1\))
	)
	(_scope
	)
	(_instantiation altsyncram_component 0 57 (_entity ovi_lpm  altsyncram)
		(_port
			((wren_a) (wren))
			((clock0) (inclock))
			((clock1) (outclock))
			((address_a) (address))
			((data_a) (data))
			((q_a) (sub_wire0))
			((aclr0) (\1 \))
			((aclr1) (\2 \))
			((address_b) (\3 \))
			((addressstall_a) (\4 \))
			((addressstall_b) (\5 \))
			((byteena_a) (\6 \))
			((byteena_b) (\7 \))
			((clocken0) (\8 \))
			((clocken1) (\9 \))
			((clocken2) (\10 \))
			((clocken3) (\11 \))
			((data_b) (\12 \))
			((eccstatus) (_open))
			((q_b) (_open))
			((rden_a) (\13 \))
			((rden_b) (\14 \))
			((wren_b) (\15 \))
		)
	)
	(_model . FrameA 2 -1)

)
I 000045 55 6740          1195534295184 Line
(_unit VERILOG 6.743.6.418 (Line 0 14 (Line 0 14 ))
	(_version v38)
	(_time 1195534294625 2007.11.19 20:51:34)
	(_source (\./../../source/line.v\ VERILOG (\./../../source/line.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1195534294625)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~0 0 16 \240\ (_entity -1 (_code  16))))
		(_port (_internal iClk ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 23 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal iX0 ~[7:0]wire~ 0 23 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iY0 ~[7:0]wire~ 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iX1 ~[7:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iY1 ~[7:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 29 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Done ~reg 0 34 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]wire~S 0 44 (_array ~wire ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal X0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 51 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal dxAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dyAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Steep ~wire 0 60 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 64 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _AddrX ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _AddrY ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~S 0 78 (_array ~reg ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal _X ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Y ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dx ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dy ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Err ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _LastStep ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _NegativeYStep ~reg 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#35_0 (_architecture 0 0 35 (_process 
				(_target(9))
			)))
			(#ASSIGN#37_1 (_architecture 1 0 37 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(9))
			)))
			(#ASSIGN#44_2 (_architecture 2 0 44 (_process (_simple)
				(_target(10))
				(_sensitivity(3))
			)))
			(#ASSIGN#44_3 (_architecture 3 0 44 (_process (_simple)
				(_target(11))
				(_sensitivity(4))
			)))
			(#ASSIGN#44_4 (_architecture 4 0 44 (_process (_simple)
				(_target(12))
			)))
			(#ASSIGN#44_5 (_architecture 5 0 44 (_process (_simple)
				(_target(13))
			)))
			(#INITIAL#52_6 (_architecture 6 0 52 (_process 
				(_target(14))
			)))
			(#ASSIGN#54_7 (_architecture 7 0 54 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(8))
				(_sensitivity(14))
			)))
			(#ASSIGN#58_8 (_architecture 8 0 58 (_process (_alias ((dxAbs)(X1)(X0)(X1)(X0)(X0)(X1)))(_simple)
				(_target(15))
				(_sensitivity(12)(10))
			)))
			(#ASSIGN#58_9 (_architecture 9 0 58 (_process (_alias ((dyAbs)(Y1)(Y0)(Y1)(Y0)(Y0)(Y1)))(_simple)
				(_target(16))
				(_sensitivity(13)(11))
			)))
			(#ASSIGN#60_10 (_architecture 10 0 60 (_process (_alias ((Steep)(dyAbs)(dxAbs)))(_simple)
				(_target(17))
				(_sensitivity(16)(15))
			)))
			(#INITIAL#65_11 (_architecture 11 0 65 (_process 
				(_target(18)(19))
			)))
			(#ASSIGN#70_12 (_architecture 12 0 70 (_process (_simple)
				(_target(7))
				(_sensitivity(18)(19))
			)))
			(#INITIAL#80_13 (_architecture 13 0 80 (_process 
				(_target(20)(21)(22)(23)(25)(26))
			)))
			(#ALWAYS#90_14 (_architecture 14 0 90 (_process 
				(_target(14)(9)(22)(23)(24)(21)(20)(25)(18)(19)(26))
				(_read(0)(1)(12)(10)(16)(11)(13)(17)(15)(2)(20)(25)(21)(24)(23)(22)(26))
				(_need_init)
			)))
			(#INTERNAL#0_15 (_internal 15 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Line 17 -1)

)
I 000053 55 2649          1195534295188 SSHLEDMDCtrl
(_unit VERILOG 6.743.6.418 (SSHLEDMDCtrl 0 14 (SSHLEDMDCtrl 0 14 ))
	(_version v38)
	(_time 1195534294625 2007.11.19 20:51:34)
	(_source (\./../../source/sshledmdctrl.v\ VERILOG (\./../../source/sshledmdctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1195534294625)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 15 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iBCD ~[3:0]wire~ 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 16 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oMatrix ~[6:0]wire~ 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]reg~ 0 19 (_array ~reg ((_downto (i 6) (i 0))))))
		(_signal (_internal _oMatrix ~[6:0]reg~ 0 19 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#20_0 (_architecture 0 0 20 (_process 
				(_target(2))
			)))
			(#ASSIGN#22_1 (_architecture 1 0 22 (_process (_alias ((oMatrix)(_oMatrix)))(_simple)
				(_target(1))
				(_sensitivity(2))
			)))
			(#ALWAYS#26_2 (_architecture 2 0 26 (_process 
				(_target(2))
				(_read)
				(_sensitivity(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . SSHLEDMDCtrl 4 -1)

)
I 000055 55 18437         1195534295192 swankmania_HDL
(_unit VERILOG 6.743.6.418 (swankmania_HDL 0 12 (swankmania_HDL 0 12 ))
	(_version v38)
	(_time 1195534294625 2007.11.19 20:51:34)
	(_source (\./../../source/swankmania_hdl.v\ VERILOG (\./../../source/swankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 60))
	(_entity
		(_time 1195534294625)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate gSSHLEDMDCtrl 0 275 (_verilogfor  (_code  60) (_code  61) (_code  62))
	  (_object
	  	(_type (_internal ~vector~0 0 274 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal gCnt ~vector~0 0 274  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_59 (_internal 59 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation Digit 0 277 (_entity .  SSHLEDMDCtrl)
	  	(_port
	  		((iBCD) (SSHLEDMDCtrlD(_range  63)))
	  		((oMatrix) (SSHLEDMDCtrlQ(_range  64)))
	  	)
	  )
	)
	(_object
		(_port (_internal iClk27 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk50 ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 18 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal iSwitch ~[17:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 19 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iButton_ ~[3:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oLEDR ~[17:0]wire~ 0 22 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 23 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal oLEDG ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 26 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oHex7 ~[6:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex6 ~[6:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex5 ~[6:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex4 ~[6:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex3 ~[6:0]wire~ 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex2 ~[6:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex1 ~[6:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex0 ~[6:0]wire~ 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[23:0]wire~ 0 36 (_array ~wire ((_downto (i 23) (i 0))))))
		(_port (_internal ioGPIO0 ~[23:0]wire~ 0 36 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[25:0]wire~ 0 39 (_array ~wire ((_downto (i 25) (i 0))))))
		(_port (_internal ioGPIO1 ~[25:0]wire~ 0 39 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 43 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 43 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Clk16 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Clk100 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineWrEn ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineDone ~wire 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineAdr ~[15:0]wire~ 0 56 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipWrEn ~wire 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipDone ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipAdr ~[15:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_RGB ~[8:0]wire~ 0 62 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Vsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Hsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_SD ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_MCK ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Adr ~[15:0]wire~ 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComD ~[8:0]wire~ 0 70 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComColor ~[8:0]wire~ 0 71 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComCmd ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFrame ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFlip ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComDrawGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComPolyline ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComTriangle ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 86 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal ComX0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[31:0]wire~ 0 88 (_array ~wire ((_range  65)))))
		(_signal (_internal SSHLEDMDCtrlD ~[31:0]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[55:0]wire~ 0 89 (_array ~wire ((_range  66)))))
		(_signal (_internal SSHLEDMDCtrlQ ~[55:0]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~wire -1 141 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~wire -1 205 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 0 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal \3 \ ~[8:0]reg~ -1 0 (_internal (_uni (_constant \9'h0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~[15:0]wire~ -1 217 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~wire -1 220 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~wire -1 237 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~wire -1 256 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#141_0 (_internal 0 0 141 (_process (_alias ((\1 \)(ComPolyline)(LineDone)(ComFlip)(FlipDone)(ComPolyline)(ComFlip)))(_simple)
				(_target(54))
				(_sensitivity(44)(26)(42)(29))
			)))
			(#INTERNAL#205_1 (_internal 1 0 205 (_process (_alias ((\2 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(55))
				(_sensitivity(43)(42))
			)))
			(#INTERNAL#217_2 (_internal 2 0 217 (_process (_alias ((\5 \)(ComPolyline)(LineAdr)(FlipAdr)))(_simple)
				(_target(58))
				(_sensitivity(44)(27)(30))
			)))
			(#INTERNAL#220_3 (_internal 3 0 220 (_process (_alias ((\6 \)(ComPolyline)(LineWrEn)(ComFlip)(FlipWrEn)))(_simple)
				(_target(59))
				(_sensitivity(44)(25)(42)(28))
			)))
			(#INTERNAL#237_4 (_internal 4 0 237 (_process (_alias ((\7 \)(ComDrawGo)(ComPolyline)))(_simple)
				(_target(60))
				(_sensitivity(43)(44))
			)))
			(#INTERNAL#256_5 (_internal 5 0 256 (_process (_alias ((\8 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(61))
				(_sensitivity(43)(42))
			)))
			(#ASSIGN#102_6 (_architecture 6 0 102 (_process (_alias ((ComFrame)(ACX_Vsync)))(_simple)
				(_target(41))
				(_sensitivity(32))
			)))
			(#ASSIGN#127_7 (_architecture 7 0 127 (_process (_simple)
				(_target(14(0)))
			)))
			(#ASSIGN#127_8 (_architecture 8 0 127 (_process (_alias ((ComD(0))(ioGPIO0(1))))(_simple)
				(_target(37(0)))
				(_sensitivity(14(1)))
			)))
			(#ASSIGN#127_9 (_architecture 9 0 127 (_process (_simple)
				(_target(14(2)))
			)))
			(#ASSIGN#127_10 (_architecture 10 0 127 (_process (_alias ((ComD(1))(ioGPIO0(3))))(_simple)
				(_target(37(1)))
				(_sensitivity(14(3)))
			)))
			(#ASSIGN#127_11 (_architecture 11 0 127 (_process (_simple)
				(_target(14(4)))
			)))
			(#ASSIGN#127_12 (_architecture 12 0 127 (_process (_alias ((ComD(2))(ioGPIO0(5))))(_simple)
				(_target(37(2)))
				(_sensitivity(14(5)))
			)))
			(#ASSIGN#127_13 (_architecture 13 0 127 (_process (_simple)
				(_target(14(6)))
			)))
			(#ASSIGN#127_14 (_architecture 14 0 127 (_process (_alias ((ComD(3))(ioGPIO0(7))))(_simple)
				(_target(37(3)))
				(_sensitivity(14(7)))
			)))
			(#ASSIGN#127_15 (_architecture 15 0 127 (_process (_simple)
				(_target(14(8)))
			)))
			(#ASSIGN#127_16 (_architecture 16 0 127 (_process (_alias ((ComD(4))(ioGPIO0(9))))(_simple)
				(_target(37(4)))
				(_sensitivity(14(9)))
			)))
			(#ASSIGN#127_17 (_architecture 17 0 127 (_process (_simple)
				(_target(14(10)))
			)))
			(#ASSIGN#127_18 (_architecture 18 0 127 (_process (_alias ((ComD(5))(ioGPIO0(11))))(_simple)
				(_target(37(5)))
				(_sensitivity(14(11)))
			)))
			(#ASSIGN#127_19 (_architecture 19 0 127 (_process (_simple)
				(_target(14(12)))
			)))
			(#ASSIGN#127_20 (_architecture 20 0 127 (_process (_alias ((ComD(6))(ioGPIO0(13))))(_simple)
				(_target(37(6)))
				(_sensitivity(14(13)))
			)))
			(#ASSIGN#127_21 (_architecture 21 0 127 (_process (_simple)
				(_target(14(14)))
			)))
			(#ASSIGN#127_22 (_architecture 22 0 127 (_process (_alias ((ComD(7))(ioGPIO0(15))))(_simple)
				(_target(37(7)))
				(_sensitivity(14(15)))
			)))
			(#ASSIGN#127_23 (_architecture 23 0 127 (_process (_simple)
				(_target(14(16)))
			)))
			(#ASSIGN#127_24 (_architecture 24 0 127 (_process (_alias ((ComD(8))(ioGPIO0(17))))(_simple)
				(_target(37(8)))
				(_sensitivity(14(17)))
			)))
			(#ASSIGN#127_25 (_architecture 25 0 127 (_process (_simple)
				(_target(14(18)))
			)))
			(#ASSIGN#127_26 (_architecture 26 0 127 (_process (_alias ((ComGo)(ioGPIO0(19))))(_simple)
				(_target(39))
				(_sensitivity(14(19)))
			)))
			(#ASSIGN#127_27 (_architecture 27 0 127 (_process (_simple)
				(_target(14(20)))
			)))
			(#ASSIGN#127_28 (_architecture 28 0 127 (_process (_alias ((ComCmd)(ioGPIO0(21))))(_simple)
				(_target(40))
				(_sensitivity(14(21)))
			)))
			(#ASSIGN#127_29 (_architecture 29 0 127 (_process (_simple)
				(_target(14(22)))
			)))
			(#ASSIGN#127_30 (_architecture 30 0 127 (_process (_alias ((ioGPIO0(23))(ComFrame)))(_simple)
				(_target(14(23)))
				(_sensitivity(41))
			)))
			(#ASSIGN#186_31 (_architecture 31 0 186 (_process (_simple)
				(_target(15(0)))
			)))
			(#ASSIGN#186_32 (_architecture 32 0 186 (_process (_alias ((ioGPIO1(1))(ACX_RGB(8))))(_simple)
				(_target(15(1)))
				(_sensitivity(31(8)))
			)))
			(#ASSIGN#186_33 (_architecture 33 0 186 (_process (_simple)
				(_target(15(2)))
			)))
			(#ASSIGN#186_34 (_architecture 34 0 186 (_process (_alias ((ioGPIO1(3))(ACX_RGB(7))))(_simple)
				(_target(15(3)))
				(_sensitivity(31(7)))
			)))
			(#ASSIGN#186_35 (_architecture 35 0 186 (_process (_simple)
				(_target(15(4)))
			)))
			(#ASSIGN#186_36 (_architecture 36 0 186 (_process (_alias ((ioGPIO1(5))(ACX_RGB(6))))(_simple)
				(_target(15(5)))
				(_sensitivity(31(6)))
			)))
			(#ASSIGN#186_37 (_architecture 37 0 186 (_process (_simple)
				(_target(15(6)))
			)))
			(#ASSIGN#186_38 (_architecture 38 0 186 (_process (_alias ((ioGPIO1(7))(ACX_RGB(5))))(_simple)
				(_target(15(7)))
				(_sensitivity(31(5)))
			)))
			(#ASSIGN#186_39 (_architecture 39 0 186 (_process (_simple)
				(_target(15(8)))
			)))
			(#ASSIGN#186_40 (_architecture 40 0 186 (_process (_alias ((ioGPIO1(9))(ACX_RGB(4))))(_simple)
				(_target(15(9)))
				(_sensitivity(31(4)))
			)))
			(#ASSIGN#186_41 (_architecture 41 0 186 (_process (_simple)
				(_target(15(10)))
			)))
			(#ASSIGN#186_42 (_architecture 42 0 186 (_process (_alias ((ioGPIO1(11))(ACX_RGB(3))))(_simple)
				(_target(15(11)))
				(_sensitivity(31(3)))
			)))
			(#ASSIGN#186_43 (_architecture 43 0 186 (_process (_simple)
				(_target(15(12)))
			)))
			(#ASSIGN#186_44 (_architecture 44 0 186 (_process (_alias ((ioGPIO1(13))(ACX_RGB(2))))(_simple)
				(_target(15(13)))
				(_sensitivity(31(2)))
			)))
			(#ASSIGN#186_45 (_architecture 45 0 186 (_process (_simple)
				(_target(15(14)))
			)))
			(#ASSIGN#186_46 (_architecture 46 0 186 (_process (_alias ((ioGPIO1(15))(ACX_RGB(1))))(_simple)
				(_target(15(15)))
				(_sensitivity(31(1)))
			)))
			(#ASSIGN#186_47 (_architecture 47 0 186 (_process (_simple)
				(_target(15(16)))
			)))
			(#ASSIGN#186_48 (_architecture 48 0 186 (_process (_alias ((ioGPIO1(17))(ACX_RGB(0))))(_simple)
				(_target(15(17)))
				(_sensitivity(31(0)))
			)))
			(#ASSIGN#186_49 (_architecture 49 0 186 (_process (_simple)
				(_target(15(18)))
			)))
			(#ASSIGN#186_50 (_architecture 50 0 186 (_process (_alias ((ioGPIO1(19))(ACX_Hsync)))(_simple)
				(_target(15(19)))
				(_sensitivity(33))
			)))
			(#ASSIGN#186_51 (_architecture 51 0 186 (_process (_simple)
				(_target(15(20)))
			)))
			(#ASSIGN#186_52 (_architecture 52 0 186 (_process (_alias ((ioGPIO1(21))(ACX_Vsync)))(_simple)
				(_target(15(21)))
				(_sensitivity(32))
			)))
			(#ASSIGN#186_53 (_architecture 53 0 186 (_process (_simple)
				(_target(15(22)))
			)))
			(#ASSIGN#186_54 (_architecture 54 0 186 (_process (_alias ((ioGPIO1(23))(ACX_SD)))(_simple)
				(_target(15(23)))
				(_sensitivity(34))
			)))
			(#ASSIGN#186_55 (_architecture 55 0 186 (_process (_simple)
				(_target(15(24)))
			)))
			(#ASSIGN#186_56 (_architecture 56 0 186 (_process (_alias ((ioGPIO1(25))(ACX_MCK)))(_simple)
				(_target(15(25)))
				(_sensitivity(35))
			)))
			(#ASSIGN#272_57 (_architecture 57 0 272 (_process (_simple)
				(_target(6)(7)(8)(9)(10)(11)(12)(13))
				(_sensitivity(53))
			)))
			(#INTERNAL#0_58 (_internal 58 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation PLL_Sys0 0 93 (_entity .  PLL_Sys)
		(_port
			((inclk0) (iClk50))
			((c0) (Clk16))
			((c1) (Clk100))
		)
	)
	(_instantiation ComCtrl0 0 129 (_entity .  ComCtrl)
		(_port
			((iClk) (Clk100))
			((iD) (ComD))
			((iGo) (ComGo))
			((iCmd) (ComCmd))
			((oGo) (ComDrawGo))
			((iDone) (\1 \))
			((oColor) (ComColor))
			((oX0) (ComX0))
			((oY0) (ComY0))
			((oX1) (ComX1))
			((oY1) (ComY1))
			((oX2) (ComX2))
			((oY2) (ComY2))
			((oFlip) (ComFlip))
			((oPolyline) (ComPolyline))
			((oTriangle) (ComTriangle))
			((oDbgFull) (oLEDR(0)))
			((oDbgFullPersistent) (oLEDR(1)))
			((oDbgUsed) (SSHLEDMDCtrlD))
		)
	)
	(_instantiation ACX705AKM_Ctrl0 0 188 (_entity .  ACX705AKM_Ctrl)
		(_port
			((iClk100) (Clk100))
			((iClk16) (Clk16))
			((oVsync) (ACX_Vsync))
			((oHsync) (ACX_Hsync))
			((oSD) (ACX_SD))
			((oMCK) (ACX_MCK))
			((oAdr) (ACX_Adr))
		)
	)
	(_instantiation FrameCtrl0 0 201 (_entity .  FrameCtrl)
		(_port
			((iClk) (Clk100))
			((iFlipGo) (\2 \))
			((iFlip) (ComFlip))
			((iClk0) (ACX_MCK))
			((iAdr0) (ACX_Adr))
			((iD0) (\3 \))
			((oQ0) (ACX_RGB))
			((iWrEn0) (\4 \))
			((iClk1) (Clk100))
			((iAdr1) (\5 \))
			((iD1) (ComColor))
			((oQ1) (_open))
			((iWrEn1) (\6 \))
			((oSRAM_A) (oSRAM_A))
			((ioSRAM_IO) (ioSRAM_IO))
			((oSRAM_CE_) (oSRAM_CE_))
			((oSRAM_WE_) (oSRAM_WE_))
			((oSRAM_LB_) (oSRAM_LB_))
			((oSRAM_UB_) (oSRAM_UB_))
			((oSRAM_OE_) (oSRAM_OE_))
		)
	)
	(_instantiation Line0 0 233 (_entity .  Line)
		(_port
			((iClk) (Clk100))
			((iGo) (\7 \))
			((oDone) (LineDone))
			((iX0) (ComX0))
			((iY0) (ComY0))
			((iX1) (ComX1))
			((iY1) (ComY1))
			((oAdr) (LineAdr))
			((oWrEn) (LineWrEn))
		)
	)
	(_instantiation Flip0 0 252 (_entity .  Flip)
		(_port
			((iClk) (Clk100))
			((iGo) (\8 \))
			((oDone) (FlipDone))
			((oAdr) (FlipAdr))
			((oWrEn) (FlipWrEn))
		)
	)
	(_model . swankmania_HDL 67 -1)

)
I 000048 55 10448         1195534295196 PLL_Sys
(_unit VERILOG 6.743.6.418 (PLL_Sys 0 39 (PLL_Sys 0 39 ))
	(_version v38)
	(_time 1195534294625 2007.11.19 20:51:34)
	(_source (\./../../lib/pll_sys.v\ VERILOG (\./../../lib/pll_sys.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195534294625)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal inclk0 ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c0 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal c1 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 48 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal sub_wire0 ~[5:0]wire~ 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 49 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire5 ~[0:0]wire~ 0 49 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 50 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire2 ~[1:1]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~[0:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 55 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal sub_wire4 ~[1:0]wire~ 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 0 (_array ~reg ((_downto (i 5) (i 0))))))
		(_signal (_internal \2 \ ~[5:0]reg~ -1 0 (_internal (_uni (_constant \6'h3f\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 0 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal \5 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \17 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#49_0 (_architecture 0 0 49 (_process (_simple)
				(_target(4))
			)))
			(#ASSIGN#50_1 (_architecture 1 0 50 (_process (_alias ((sub_wire2)(sub_wire0(t_1_1))))(_simple)
				(_target(5))
				(_sensitivity(3(d_1_1)))
			)))
			(#ASSIGN#51_2 (_architecture 2 0 51 (_process (_alias ((sub_wire1)(sub_wire0(t_0_0))))(_simple)
				(_target(6))
				(_sensitivity(3(d_0_0)))
			)))
			(#ASSIGN#52_3 (_architecture 3 0 52 (_process (_alias ((c0)(sub_wire1)))(_simple)
				(_target(1))
				(_sensitivity(6))
			)))
			(#ASSIGN#53_4 (_architecture 4 0 53 (_process (_alias ((c1)(sub_wire2)))(_simple)
				(_target(2))
				(_sensitivity(5))
			)))
			(#ASSIGN#54_5 (_architecture 5 0 54 (_process (_alias ((sub_wire3)(inclk0)))(_simple)
				(_target(7))
				(_sensitivity(0))
			)))
			(#ASSIGN#55_6 (_architecture 6 0 55 (_process (_alias ((sub_wire4)(sub_wire5)(sub_wire3)))(_simple)
				(_target(8))
				(_sensitivity(4)(7))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altpll_component.clk0_divide_by (_constant \25\))
		(_toward 0 altpll_component.clk0_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk0_multiply_by (_constant \8\))
		(_toward 0 altpll_component.clk0_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.clk1_divide_by (_constant \1\))
		(_toward 0 altpll_component.clk1_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk1_multiply_by (_constant \2\))
		(_toward 0 altpll_component.clk1_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.compensate_clock (_string \V"CLK0"\))
		(_toward 0 altpll_component.inclk0_input_frequency (_constant \20000\))
		(_toward 0 altpll_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altpll_component.lpm_hint (_string \V"CBX_MODULE_PREFIX=PLL_Sys"\))
		(_toward 0 altpll_component.lpm_type (_string \V"altpll"\))
		(_toward 0 altpll_component.operation_mode (_string \V"NORMAL"\))
		(_toward 0 altpll_component.port_activeclock (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_areset (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkloss (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkswitch (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_configupdate (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_fbin (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_inclk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_inclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_locked (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pfdena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasecounterselect (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasedone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasestep (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phaseupdown (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pllena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanaclr (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclk (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclkena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandata (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandataout (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanread (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanwrite (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk1 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk3 (_string \V"PORT_UNUSED"\))
	)
	(_scope
	)
	(_instantiation altpll_component 0 57 (_entity ovi_lpm  altpll)
		(_port
			((inclk) (sub_wire4))
			((clk) (sub_wire0))
			((activeclock) (_open))
			((areset) (\1 \))
			((clkbad) (_open))
			((clkena) (\2 \))
			((clkloss) (_open))
			((clkswitch) (\3 \))
			((configupdate) (\4 \))
			((enable0) (_open))
			((enable1) (_open))
			((extclk) (_open))
			((extclkena) (\5 \))
			((fbin) (\6 \))
			((fbout) (_open))
			((locked) (_open))
			((pfdena) (\7 \))
			((phasecounterselect) (\8 \))
			((phasedone) (_open))
			((phasestep) (\9 \))
			((phaseupdown) (\10 \))
			((pllena) (\11 \))
			((scanaclr) (\12 \))
			((scanclk) (\13 \))
			((scanclkena) (\14 \))
			((scandata) (\15 \))
			((scandataout) (_open))
			((scandone) (_open))
			((scanread) (\16 \))
			((scanwrite) (\17 \))
			((sclkout0) (_open))
			((sclkout1) (_open))
			((vcooverrange) (_open))
			((vcounderrange) (_open))
		)
	)
	(_model . PLL_Sys 8 -1)

)
I 000045 55 3483          1195534295200 Flip
(_unit VERILOG 6.743.6.418 (Flip 0 12 (Flip 0 12 ))
	(_version v38)
	(_time 1195534294625 2007.11.19 20:51:34)
	(_source (\./../../source/flip.v\ VERILOG (\./../../source/flip.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195534294625)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]reg~ 0 22 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal _Adr ~[15:0]reg~ 0 22 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Done ~reg 0 24 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 26 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#23_0 (_architecture 0 0 23 (_process 
				(_target(5))
			)))
			(#INITIAL#25_1 (_architecture 1 0 25 (_process 
				(_target(6))
			)))
			(#INITIAL#27_2 (_architecture 2 0 27 (_process 
				(_target(7))
			)))
			(#ASSIGN#29_3 (_architecture 3 0 29 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(6))
			)))
			(#ASSIGN#30_4 (_architecture 4 0 30 (_process (_alias ((oAdr)(_Adr)))(_simple)
				(_target(3))
				(_sensitivity(5))
			)))
			(#ASSIGN#31_5 (_architecture 5 0 31 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#33_6 (_architecture 6 0 33 (_process 
				(_target(6)(7)(5))
				(_read(0)(1)(5))
				(_need_init)
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Flip 9 -1)

)
I 000046 55 2572          1195534295204 tbClk
(_unit VERILOG 6.743.6.418 (tbClk 0 13 (tbClk 0 13 ))
	(_version v38)
	(_time 1195534294625 2007.11.19 20:51:34)
	(_source (\./../../source/tbclk.v\ VERILOG (\./../../source/tbclk.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1195534294625)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Timescale_kHz ~vector~0 0 15 \1000000000\ (_entity -1 (_code  3))))
		(_type (_internal ~vector~1 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Frequency_kHz ~vector~1 0 17 \0\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Ticks ~vector~2 0 27 \$unsigned(Timescale_kHz/2*Frequency_kHz)\ (_entity -1 (_code  5)))(_constant))
		(_port (_internal _oClk ~reg 0 19 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#22_0 (_architecture 0 0 22 (_process 
				(_target(0))
			)))
			(#ALWAYS#29_1 (_architecture 1 0 29 (_process 
				(_target(0))
				(_read(0))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . tbClk 6 -1)

)
I 000057 55 2946          1195534295208 tbswankmania_HDL
(_unit VERILOG 6.743.6.418 (tbswankmania_HDL 0 11 (tbswankmania_HDL 0 11 ))
	(_version v38)
	(_time 1195534294625 2007.11.19 20:51:34)
	(_source (\./../../source/tbswankmania_hdl.v\ VERILOG (\./../../source/tbswankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195534294625)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_signal (_internal iClk27 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal iClk50 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#75_0 (_architecture 0 0 75 (_process 
				(_monitor)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbClk0 0 17 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \50000\))
		)
		(_port
			((_oClk) (iClk50))
		)
	)
	(_instantiation tbClk1 0 26 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \27000\))
		)
		(_port
			((_oClk) (iClk27))
		)
	)
	(_instantiation swankmania_HDL0 0 35 (_entity .  swankmania_HDL)
		(_port
			((iClk27) (iClk27))
			((iClk50) (iClk50))
			((iSwitch) (_open))
			((iButton_) (_open))
			((oLEDR) (_open))
			((oLEDG) (_open))
			((oHex7) (_open))
			((oHex6) (_open))
			((oHex5) (_open))
			((oHex4) (_open))
			((oHex3) (_open))
			((oHex2) (_open))
			((oHex1) (_open))
			((oHex0) (_open))
			((ioGPIO0) (_open))
			((ioGPIO1) (_open))
			((oSRAM_A) (_open))
			((ioSRAM_IO) (_open))
			((oSRAM_CE_) (_open))
			((oSRAM_WE_) (_open))
			((oSRAM_LB_) (_open))
			((oSRAM_UB_) (_open))
			((oSRAM_OE_) (_open))
		)
	)
	(_model . tbswankmania_HDL 2 -1)

)
I 000046 55 1729          1195536374796 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1195536374218 2007.11.19 21:26:14)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1195536374218)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbswankmania_HDL 0 0 (_entity .  tbswankmania_HDL)
	)
	(_model . $root 1 -1)

)
I 000055 55 7300          1195536374800 ACX705AKM_Ctrl
(_unit VERILOG 6.743.6.418 (ACX705AKM_Ctrl 0 12 (ACX705AKM_Ctrl 0 12 ))
	(_version v38)
	(_time 1195536374218 2007.11.19 21:26:14)
	(_source (\./../../source/acx705akm_ctrl.v\ VERILOG (\./../../source/acx705akm_ctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 19))
	(_entity
		(_time 1195536374218)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 26 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal MCK_Hz ~vector~0 0 26 \4000000\ (_entity -1 (_code  19)))(_constant))
		(_type (_internal ~vector~1 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Hsync_Frame ~vector~1 0 27 \200\ (_entity -1 (_code  20)))(_constant))
		(_type (_internal ~vector~2 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Vsync_Hz ~vector~2 0 28 \74\ (_entity -1 (_code  21)))(_constant))
		(_type (_internal ~vector~3 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Dots_Frame ~vector~3 0 29 \272\ (_entity -1 (_code  22)))(_constant))
		(_type (_internal ~vector~4 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~4 0 30 \240\ (_entity -1 (_code  23)))(_constant))
		(_type (_internal ~vector~5 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Lines_Frame ~vector~5 0 31 \160\ (_entity -1 (_code  24)))(_constant))
		(_type (_internal ~vector~6 0 32 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Frame ~vector~6 0 32 \Pixels_Line*Lines_Frame\ (_entity -1 (_code  25)))(_constant))
		(_port (_internal iClk100 ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iClk16 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal oVsync ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHsync ~wire 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSD ~wire 0 17 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oMCK ~wire 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 19 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _MCK8 ~reg 0 37 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal _MCK ~reg 0 37 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _MCK100a ~reg 0 60 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _MCK100b ~reg 0 60 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _MCK100 ~reg 0 60 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCK100 ~wire 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 78 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _DotCnt ~[8:0]reg~ 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 79 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _HsyncCnt ~[7:0]reg~ 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _DotCnt100 ~[8:0]reg~ 0 87 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _HsyncCnt100 ~[7:0]reg~ 0 88 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _MCK100Dly ~reg 0 105 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Hsync ~reg 0 149 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Vsync ~reg 0 149 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#23_0 (_architecture 0 0 23 (_process (_simple)
				(_target(4))
			)))
			(#INITIAL#38_1 (_architecture 1 0 38 (_process 
				(_target(7)(8))
			)))
			(#ASSIGN#43_2 (_architecture 2 0 43 (_process (_alias ((oMCK)(_MCK)))(_simple)
				(_target(5))
				(_sensitivity(8))
			)))
			(#ALWAYS#46_3 (_architecture 3 0 46 (_process 
				(_target(7))
				(_read(1)(7))
				(_need_init)
			)))
			(#ALWAYS#52_4 (_architecture 4 0 52 (_process 
				(_target(8))
				(_read(7)(8))
				(_need_init)
			)))
			(#INITIAL#61_5 (_architecture 5 0 61 (_process 
				(_target(9)(10)(11))
			)))
			(#INITIAL#80_6 (_architecture 6 0 80 (_process 
				(_target(13)(14))
			)))
			(#INITIAL#89_7 (_architecture 7 0 89 (_process 
				(_target(15)(16))
			)))
			(#ASSIGN#94_8 (_architecture 8 0 94 (_process (_simple)
				(_target(6))
				(_sensitivity(15)(16))
			)))
			(#ALWAYS#97_9 (_architecture 9 0 97 (_process 
				(_target(13))
				(_read(5)(13))
				(_need_init)
			)))
			(#INITIAL#106_10 (_architecture 10 0 106 (_process 
				(_target(17))
			)))
			(#ALWAYS#107_11 (_architecture 11 0 107 (_process 
				(_target(9)(10)(11)(17)(15))
				(_read(0)(8)(9)(10)(12)(15))
				(_need_init)
			)))
			(#ALWAYS#124_12 (_architecture 12 0 124 (_process 
				(_target(14))
				(_read(5)(13)(14))
				(_need_init)
			)))
			(#ALWAYS#135_13 (_architecture 13 0 135 (_process 
				(_target(16))
				(_read(0)(17)(15)(16))
				(_need_init)
			)))
			(#INITIAL#150_14 (_architecture 14 0 150 (_process 
				(_target(18)(19))
			)))
			(#ALWAYS#155_15 (_architecture 15 0 155 (_process 
				(_target(18)(19))
				(_read(5)(13)(14))
				(_need_init)
			)))
			(#ASSIGN#163_16 (_architecture 16 0 163 (_process (_alias ((oHsync)(_Hsync)))(_simple)
				(_target(3))
				(_sensitivity(18))
			)))
			(#ASSIGN#163_17 (_architecture 17 0 163 (_process (_alias ((oVsync)(_Vsync)))(_simple)
				(_target(2))
				(_sensitivity(19))
			)))
			(#INTERNAL#0_18 (_internal 18 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 69 (_entity .  Debounce)
		(_port
			((iClk) (iClk100))
			((iD) (_MCK100))
			((oQ) (MCK100))
		)
	)
	(_model . ACX705AKM_Ctrl 32 -1)

)
I 000049 55 2647          1195536374804 Debounce
(_unit VERILOG 6.743.6.418 (Debounce 0 12 (Debounce 0 12 ))
	(_version v38)
	(_time 1195536374218 2007.11.19 21:26:14)
	(_source (\./../../source/debounce.v\ VERILOG (\./../../source/debounce.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195536374218)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iD ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oQ ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Q ~reg 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Bounce ~reg 0 21 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#19_0 (_architecture 0 0 19 (_process 
				(_target(3))
			)))
			(#INITIAL#22_1 (_architecture 1 0 22 (_process 
				(_target(4))
			)))
			(#ASSIGN#24_2 (_architecture 2 0 24 (_process (_alias ((oQ)(_Q)))(_simple)
				(_target(2))
				(_sensitivity(3))
			)))
			(#ALWAYS#27_3 (_architecture 3 0 27 (_process 
				(_target(4)(3))
				(_read(0)(1)(4))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Debounce 5 -1)

)
I 000048 55 10381         1195536374808 ComCtrl
(_unit VERILOG 6.743.6.418 (ComCtrl 0 12 (ComCtrl 0 12 ))
	(_version v38)
	(_time 1195536374218 2007.11.19 21:26:14)
	(_source (\./../../source/comctrl.v\ VERILOG (\./../../source/comctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 26))
	(_entity
		(_time 1195536374218)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[8:0]wire~ 0 16 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD ~[8:0]wire~ 0 16 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iGo ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iCmd ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oGo ~wire 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iDone ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oColor ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 24 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal oX0 ~[7:0]wire~ 0 24 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY0 ~[7:0]wire~ 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX1 ~[7:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY1 ~[7:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX2 ~[7:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY2 ~[7:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oFlip ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oPolyline ~wire 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oTriangle ~wire 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDbgFull ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDbgFullPersistent ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 37 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal oDbgUsed ~[9:0]wire~ 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _FullPersistent ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 44 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _Color ~[8:0]reg~ 0 44 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _SetColor ~reg 0 45 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DebounceGo ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Empty ~wire 0 54 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal _FIFO_Pop ~reg 0 55 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal FIFO_Q ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Cmd ~wire 0 59 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FIFO_Used ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal DecoderFlip ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderPolyline ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[47:0]reg~ 0 66 (_array ~reg ((_range  26)))))
		(_signal (_internal _VertexBuf ~[47:0]reg~ 0 66 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 70 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _Cnt ~[7:0]reg~ 0 70 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Flip ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Go ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Polyline ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _iGoa ~reg 0 117 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _iGob ~reg 0 117 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _iGoc ~reg 0 117 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _iGo ~reg 0 117 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[9:0]reg~[0:255]~ 0 126 (_array ~reg ((_to (i 0) (i 255)) (_downto (i 9) (i 0))))))
		(_signal (_internal _FIFO ~[9:0]reg~[0:255]~ 0 126 (_architecture (_uni ))) (_reg memory) (_flags1))
		(_signal (_internal _FIFO_WrCnt ~[7:0]reg~ 0 129 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _FIFO_RdCnt ~[7:0]reg~ 0 129 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Y ~reg 0 199 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#INITIAL#46_1 (_architecture 1 0 46 (_process 
				(_target(20)(21))
			)))
			(#INITIAL#56_2 (_architecture 2 0 56 (_process 
				(_target(24))
			)))
			(#INITIAL#67_3 (_architecture 3 0 67 (_process 
				(_target(30))
			)))
			(#INITIAL#75_4 (_architecture 4 0 75 (_process 
				(_target(31)(32)(33)(34))
			)))
			(#ASSIGN#84_5 (_architecture 5 0 84 (_process (_alias ((oDbgFullPersistent)(_FullPersistent)))(_simple)
				(_target(17))
				(_sensitivity(19))
			)))
			(#ALWAYS#85_6 (_architecture 6 0 85 (_process 
				(_target(19))
				(_read(0)(16))
				(_need_init)
			)))
			(#ASSIGN#90_7 (_architecture 7 0 90 (_process (_alias ((oColor)(_Color)))(_simple)
				(_target(6))
				(_sensitivity(20))
			)))
			(#INITIAL#118_8 (_architecture 8 0 118 (_process 
				(_target(35)(36)(37)(38))
			)))
			(#INITIAL#130_9 (_architecture 9 0 130 (_process 
				(_target(40)(41))
			)))
			(#ASSIGN#136_10 (_architecture 10 0 136 (_process (_alias ((FIFO_Empty)(_FIFO_RdCnt)(_FIFO_WrCnt)))(_simple)
				(_target(23))
				(_sensitivity(41)(40))
			)))
			(#ASSIGN#137_11 (_architecture 11 0 137 (_process (_simple)
				(_target(25))
				(_sensitivity(39)(41))
			)))
			(#ASSIGN#138_12 (_architecture 12 0 138 (_process (_alias ((FIFO_Cmd)(FIFO_Q(9))))(_simple)
				(_target(26))
				(_sensitivity(25(9)))
			)))
			(#ALWAYS#140_13 (_architecture 13 0 140 (_process 
				(_target(35)(36)(37)(38)(40)(39)(41))
				(_read(0)(22)(35)(36)(37)(38)(40)(3)(1)(24)(41))
				(_need_init)
			)))
			(#ASSIGN#192_14 (_architecture 14 0 192 (_process (_alias ((oX0)(_VertexBuf(d_47_40))))(_simple)
				(_target(7))
				(_sensitivity(30(d_47_40)))
			)))
			(#ASSIGN#192_15 (_architecture 15 0 192 (_process (_alias ((oY0)(_VertexBuf(d_39_32))))(_simple)
				(_target(8))
				(_sensitivity(30(d_39_32)))
			)))
			(#ASSIGN#192_16 (_architecture 16 0 192 (_process (_alias ((oX1)(_VertexBuf(d_31_24))))(_simple)
				(_target(9))
				(_sensitivity(30(d_31_24)))
			)))
			(#ASSIGN#192_17 (_architecture 17 0 192 (_process (_alias ((oY1)(_VertexBuf(d_23_16))))(_simple)
				(_target(10))
				(_sensitivity(30(d_23_16)))
			)))
			(#ASSIGN#192_18 (_architecture 18 0 192 (_process (_alias ((oX2)(_VertexBuf(d_15_8))))(_simple)
				(_target(11))
				(_sensitivity(30(d_15_8)))
			)))
			(#ASSIGN#192_19 (_architecture 19 0 192 (_process (_alias ((oY2)(_VertexBuf(d_7_0))))(_simple)
				(_target(12))
				(_sensitivity(30(d_7_0)))
			)))
			(#ASSIGN#197_20 (_architecture 20 0 197 (_process (_alias ((oFlip)(_Flip)))(_simple)
				(_target(13))
				(_sensitivity(32))
			)))
			(#ASSIGN#197_21 (_architecture 21 0 197 (_process (_alias ((oGo)(_Go)))(_simple)
				(_target(4))
				(_sensitivity(33))
			)))
			(#ASSIGN#197_22 (_architecture 22 0 197 (_process (_alias ((oPolyline)(_Polyline)))(_simple)
				(_target(14))
				(_sensitivity(34))
			)))
			(#INITIAL#200_23 (_architecture 23 0 200 (_process 
				(_target(42))
			)))
			(#ALWAYS#202_24 (_architecture 24 0 202 (_process 
				(_target(24)(33)(42)(32)(31)(34)(20)(21)(30))
				(_read(0)(23)(5)(33)(24)(25(9))(28)(29)(21)(25(d_8_0))(34)(25(d_7_0))(30(d_47_8))(42)(31))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 93 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (iGo))
			((oQ) (DebounceGo))
		)
	)
	(_instantiation CmdDecoder0 0 164 (_entity .  CmdDecoder)
		(_port
			((data) (FIFO_Q(d_3_0)))
			((eq00) (DecoderFlip))
			((eq01) (DecoderPolyline))
			((eq02) (_open))
			((eq03) (_open))
			((eq04) (_open))
			((eq05) (_open))
			((eq06) (_open))
			((eq07) (_open))
			((eq08) (_open))
			((eq09) (_open))
			((eq0a) (_open))
			((eq0b) (_open))
			((eq0c) (_open))
			((eq0d) (_open))
			((eq0e) (_open))
			((eq0f) (_open))
		)
	)
	(_model . ComCtrl 27 -1)

)
I 000051 55 11634         1195536374812 CmdDecoder
(_unit VERILOG 6.743.6.418 (CmdDecoder 0 39 (CmdDecoder 0 39 ))
	(_version v38)
	(_time 1195536374218 2007.11.19 21:26:14)
	(_source (\./../../lib/cmddecoder.v\ VERILOG (\./../../lib/cmddecoder.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 33))
	(_entity
		(_time 1195536374218)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 40 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal data ~[3:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal eq00 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq01 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq02 ~wire 0 43 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq03 ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq04 ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq05 ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq06 ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq07 ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq08 ~wire 0 49 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq09 ~wire 0 50 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0a ~wire 0 51 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0b ~wire 0 52 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0c ~wire 0 53 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0d ~wire 0 54 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0e ~wire 0 55 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0f ~wire 0 56 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 76 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal sub_wire0 ~[15:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[4:4]wire~ 0 77 (_array ~wire ((_to (i 4) (i 4))))))
		(_signal (_internal sub_wire16 ~[4:4]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[14:14]wire~ 0 78 (_array ~wire ((_to (i 14) (i 14))))))
		(_signal (_internal sub_wire15 ~[14:14]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:3]wire~ 0 79 (_array ~wire ((_to (i 3) (i 3))))))
		(_signal (_internal sub_wire14 ~[3:3]wire~ 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[13:13]wire~ 0 80 (_array ~wire ((_to (i 13) (i 13))))))
		(_signal (_internal sub_wire13 ~[13:13]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:2]wire~ 0 81 (_array ~wire ((_to (i 2) (i 2))))))
		(_signal (_internal sub_wire12 ~[2:2]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[12:12]wire~ 0 82 (_array ~wire ((_to (i 12) (i 12))))))
		(_signal (_internal sub_wire11 ~[12:12]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 83 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire10 ~[1:1]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:11]wire~ 0 84 (_array ~wire ((_to (i 11) (i 11))))))
		(_signal (_internal sub_wire9 ~[11:11]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 85 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire8 ~[0:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[10:10]wire~ 0 86 (_array ~wire ((_to (i 10) (i 10))))))
		(_signal (_internal sub_wire7 ~[10:10]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:9]wire~ 0 87 (_array ~wire ((_to (i 9) (i 9))))))
		(_signal (_internal sub_wire6 ~[9:9]wire~ 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:8]wire~ 0 88 (_array ~wire ((_to (i 8) (i 8))))))
		(_signal (_internal sub_wire5 ~[8:8]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:7]wire~ 0 89 (_array ~wire ((_to (i 7) (i 7))))))
		(_signal (_internal sub_wire4 ~[7:7]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:6]wire~ 0 90 (_array ~wire ((_to (i 6) (i 6))))))
		(_signal (_internal sub_wire3 ~[6:6]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:5]wire~ 0 91 (_array ~wire ((_to (i 5) (i 5))))))
		(_signal (_internal sub_wire2 ~[5:5]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[15:15]wire~ 0 92 (_array ~wire ((_to (i 15) (i 15))))))
		(_signal (_internal sub_wire1 ~[15:15]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#77_0 (_architecture 0 0 77 (_process (_alias ((sub_wire16)(sub_wire0(t_4_4))))(_simple)
				(_target(18))
				(_sensitivity(17(d_4_4)))
			)))
			(#ASSIGN#78_1 (_architecture 1 0 78 (_process (_alias ((sub_wire15)(sub_wire0(t_14_14))))(_simple)
				(_target(19))
				(_sensitivity(17(d_14_14)))
			)))
			(#ASSIGN#79_2 (_architecture 2 0 79 (_process (_alias ((sub_wire14)(sub_wire0(t_3_3))))(_simple)
				(_target(20))
				(_sensitivity(17(d_3_3)))
			)))
			(#ASSIGN#80_3 (_architecture 3 0 80 (_process (_alias ((sub_wire13)(sub_wire0(t_13_13))))(_simple)
				(_target(21))
				(_sensitivity(17(d_13_13)))
			)))
			(#ASSIGN#81_4 (_architecture 4 0 81 (_process (_alias ((sub_wire12)(sub_wire0(t_2_2))))(_simple)
				(_target(22))
				(_sensitivity(17(d_2_2)))
			)))
			(#ASSIGN#82_5 (_architecture 5 0 82 (_process (_alias ((sub_wire11)(sub_wire0(t_12_12))))(_simple)
				(_target(23))
				(_sensitivity(17(d_12_12)))
			)))
			(#ASSIGN#83_6 (_architecture 6 0 83 (_process (_alias ((sub_wire10)(sub_wire0(t_1_1))))(_simple)
				(_target(24))
				(_sensitivity(17(d_1_1)))
			)))
			(#ASSIGN#84_7 (_architecture 7 0 84 (_process (_alias ((sub_wire9)(sub_wire0(t_11_11))))(_simple)
				(_target(25))
				(_sensitivity(17(d_11_11)))
			)))
			(#ASSIGN#85_8 (_architecture 8 0 85 (_process (_alias ((sub_wire8)(sub_wire0(t_0_0))))(_simple)
				(_target(26))
				(_sensitivity(17(d_0_0)))
			)))
			(#ASSIGN#86_9 (_architecture 9 0 86 (_process (_alias ((sub_wire7)(sub_wire0(t_10_10))))(_simple)
				(_target(27))
				(_sensitivity(17(d_10_10)))
			)))
			(#ASSIGN#87_10 (_architecture 10 0 87 (_process (_alias ((sub_wire6)(sub_wire0(t_9_9))))(_simple)
				(_target(28))
				(_sensitivity(17(d_9_9)))
			)))
			(#ASSIGN#88_11 (_architecture 11 0 88 (_process (_alias ((sub_wire5)(sub_wire0(t_8_8))))(_simple)
				(_target(29))
				(_sensitivity(17(d_8_8)))
			)))
			(#ASSIGN#89_12 (_architecture 12 0 89 (_process (_alias ((sub_wire4)(sub_wire0(t_7_7))))(_simple)
				(_target(30))
				(_sensitivity(17(d_7_7)))
			)))
			(#ASSIGN#90_13 (_architecture 13 0 90 (_process (_alias ((sub_wire3)(sub_wire0(t_6_6))))(_simple)
				(_target(31))
				(_sensitivity(17(d_6_6)))
			)))
			(#ASSIGN#91_14 (_architecture 14 0 91 (_process (_alias ((sub_wire2)(sub_wire0(t_5_5))))(_simple)
				(_target(32))
				(_sensitivity(17(d_5_5)))
			)))
			(#ASSIGN#92_15 (_architecture 15 0 92 (_process (_alias ((sub_wire1)(sub_wire0(t_15_15))))(_simple)
				(_target(33))
				(_sensitivity(17(d_15_15)))
			)))
			(#ASSIGN#93_16 (_architecture 16 0 93 (_process (_alias ((eq0f)(sub_wire1)))(_simple)
				(_target(16))
				(_sensitivity(33))
			)))
			(#ASSIGN#94_17 (_architecture 17 0 94 (_process (_alias ((eq05)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(32))
			)))
			(#ASSIGN#95_18 (_architecture 18 0 95 (_process (_alias ((eq06)(sub_wire3)))(_simple)
				(_target(7))
				(_sensitivity(31))
			)))
			(#ASSIGN#96_19 (_architecture 19 0 96 (_process (_alias ((eq07)(sub_wire4)))(_simple)
				(_target(8))
				(_sensitivity(30))
			)))
			(#ASSIGN#97_20 (_architecture 20 0 97 (_process (_alias ((eq08)(sub_wire5)))(_simple)
				(_target(9))
				(_sensitivity(29))
			)))
			(#ASSIGN#98_21 (_architecture 21 0 98 (_process (_alias ((eq09)(sub_wire6)))(_simple)
				(_target(10))
				(_sensitivity(28))
			)))
			(#ASSIGN#99_22 (_architecture 22 0 99 (_process (_alias ((eq0a)(sub_wire7)))(_simple)
				(_target(11))
				(_sensitivity(27))
			)))
			(#ASSIGN#100_23 (_architecture 23 0 100 (_process (_alias ((eq00)(sub_wire8)))(_simple)
				(_target(1))
				(_sensitivity(26))
			)))
			(#ASSIGN#101_24 (_architecture 24 0 101 (_process (_alias ((eq0b)(sub_wire9)))(_simple)
				(_target(12))
				(_sensitivity(25))
			)))
			(#ASSIGN#102_25 (_architecture 25 0 102 (_process (_alias ((eq01)(sub_wire10)))(_simple)
				(_target(2))
				(_sensitivity(24))
			)))
			(#ASSIGN#103_26 (_architecture 26 0 103 (_process (_alias ((eq0c)(sub_wire11)))(_simple)
				(_target(13))
				(_sensitivity(23))
			)))
			(#ASSIGN#104_27 (_architecture 27 0 104 (_process (_alias ((eq02)(sub_wire12)))(_simple)
				(_target(3))
				(_sensitivity(22))
			)))
			(#ASSIGN#105_28 (_architecture 28 0 105 (_process (_alias ((eq0d)(sub_wire13)))(_simple)
				(_target(14))
				(_sensitivity(21))
			)))
			(#ASSIGN#106_29 (_architecture 29 0 106 (_process (_alias ((eq03)(sub_wire14)))(_simple)
				(_target(4))
				(_sensitivity(20))
			)))
			(#ASSIGN#107_30 (_architecture 30 0 107 (_process (_alias ((eq0e)(sub_wire15)))(_simple)
				(_target(15))
				(_sensitivity(19))
			)))
			(#ASSIGN#108_31 (_architecture 31 0 108 (_process (_alias ((eq04)(sub_wire16)))(_simple)
				(_target(5))
				(_sensitivity(18))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 lpm_decode_component.lpm_decodes (_constant \16\))
		(_toward 0 lpm_decode_component.lpm_type (_string \V"LPM_DECODE"\))
		(_toward 0 lpm_decode_component.lpm_width (_constant \4\))
	)
	(_scope
	)
	(_instantiation lpm_decode_component 0 110 (_entity ovi_lpm  lpm_decode)
		(_port
			((data) (data))
			((eq) (sub_wire0))
			((aclr) (_open))
			((clken) (_open))
			((clock) (_open))
			((enable) (_open))
		)
	)
	(_model . CmdDecoder 33 -1)

)
I 000050 55 6493          1195536374816 FrameCtrl
(_unit VERILOG 6.743.6.418 (FrameCtrl 0 12 (FrameCtrl 0 12 ))
	(_version v38)
	(_time 1195536374218 2007.11.19 21:26:14)
	(_source (\./../../source/framectrl.v\ VERILOG (\./../../source/framectrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 15))
	(_entity
		(_time 1195536374218)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iFlipGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iFlip ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk0 ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 19 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal iAdr0 ~[15:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 20 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD0 ~[8:0]wire~ 0 20 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ0 ~[8:0]wire~ 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn0 ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iClk1 ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iAdr1 ~[15:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iD1 ~[8:0]wire~ 0 27 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ1 ~[8:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn1 ~wire 0 29 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 32 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 33 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 34 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 38 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Face0 ~reg 0 41 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FrameA_Adr ~[15:0]wire~ 0 45 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Clk ~wire 0 48 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FrameA_WrEn ~wire 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_D ~[8:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Q ~[8:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#42_0 (_architecture 0 0 42 (_process 
				(_target(20))
			)))
			(#ALWAYS#54_1 (_architecture 1 0 54 (_process 
				(_target(20))
				(_read(0)(2)(1)(20))
				(_need_init)
			)))
			(#ASSIGN#76_2 (_architecture 2 0 76 (_process (_simple)
				(_target(15))
			)))
			(#ASSIGN#76_3 (_architecture 3 0 76 (_process (_simple)
				(_target(19))
			)))
			(#ASSIGN#76_4 (_architecture 4 0 76 (_process (_simple)
				(_target(17))
			)))
			(#ASSIGN#76_5 (_architecture 5 0 76 (_process (_simple)
				(_target(18))
			)))
			(#ASSIGN#79_6 (_architecture 6 0 79 (_process (_simple)
				(_target(6))
				(_sensitivity(20)(25)(14))
			)))
			(#ASSIGN#80_7 (_architecture 7 0 80 (_process (_simple)
				(_target(11))
				(_sensitivity(20)(14)(25))
			)))
			(#ASSIGN#97_8 (_architecture 8 0 97 (_process (_alias ((FrameA_Adr)(_Face0)(iAdr0)(iAdr1)))(_simple)
				(_target(21))
				(_sensitivity(20)(4)(9))
			)))
			(#ASSIGN#98_9 (_architecture 9 0 98 (_process (_alias ((FrameA_D)(_Face0)(iD0)(iD1)))(_simple)
				(_target(24))
				(_sensitivity(20)(5)(10))
			)))
			(#ASSIGN#99_10 (_architecture 10 0 99 (_process (_alias ((FrameA_WrEn)(_Face0)(iWrEn0)(iWrEn1)))(_simple)
				(_target(23))
				(_sensitivity(20)(7)(12))
			)))
			(#ASSIGN#102_11 (_architecture 11 0 102 (_process (_simple)
				(_target(13))
				(_sensitivity(20)(9)(4))
			)))
			(#ASSIGN#105_12 (_architecture 12 0 105 (_process (_simple)
				(_target(14))
				(_sensitivity(16)(20)(10)(5))
			)))
			(#ASSIGN#106_13 (_architecture 13 0 106 (_process (_alias ((oSRAM_WE_)(_Face0)(iWrEn1)(iWrEn0)))(_simple)
				(_target(16))
				(_sensitivity(20)(12)(7))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FrameA0 0 59 (_entity .  FrameA)
		(_port
			((inclock) (iClk1))
			((outclock) (iClk1))
			((address) (FrameA_Adr))
			((data) (FrameA_D))
			((q) (FrameA_Q))
			((wren) (FrameA_WrEn))
		)
	)
	(_model . FrameCtrl 15 -1)

)
I 000047 55 5722          1195536374820 FrameA
(_unit VERILOG 6.743.6.418 (FrameA 0 39 (FrameA 0 39 ))
	(_version v38)
	(_time 1195536374218 2007.11.19 21:26:14)
	(_source (\./../../lib/framea.v\ VERILOG (\./../../lib/framea.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195536374218)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[15:0]wire~ 0 40 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal address ~[15:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 41 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal data ~[8:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal inclock ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wren ~wire 0 44 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal q ~[8:0]wire~ 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[8:0]wire~ 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#55_0 (_architecture 0 0 55 (_process (_alias ((q)(sub_wire0)))(_simple)
				(_target(5))
				(_sensitivity(6))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altsyncram_component.clock_enable_input_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.clock_enable_output_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.init_file (_string \V"../startup.hex"\))
		(_toward 0 altsyncram_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altsyncram_component.lpm_type (_string \V"altsyncram"\))
		(_toward 0 altsyncram_component.numwords_a (_constant \38400\))
		(_toward 0 altsyncram_component.operation_mode (_string \V"SINGLE_PORT"\))
		(_toward 0 altsyncram_component.outdata_aclr_a (_string \V"NONE"\))
		(_toward 0 altsyncram_component.outdata_reg_a (_string \V"CLOCK1"\))
		(_toward 0 altsyncram_component.power_up_uninitialized (_string \V"FALSE"\))
		(_toward 0 altsyncram_component.widthad_a (_constant \16\))
		(_toward 0 altsyncram_component.width_a (_constant \9\))
		(_toward 0 altsyncram_component.width_byteena_a (_constant \1\))
	)
	(_scope
	)
	(_instantiation altsyncram_component 0 57 (_entity ovi_lpm  altsyncram)
		(_port
			((wren_a) (wren))
			((clock0) (inclock))
			((clock1) (outclock))
			((address_a) (address))
			((data_a) (data))
			((q_a) (sub_wire0))
			((aclr0) (\1 \))
			((aclr1) (\2 \))
			((address_b) (\3 \))
			((addressstall_a) (\4 \))
			((addressstall_b) (\5 \))
			((byteena_a) (\6 \))
			((byteena_b) (\7 \))
			((clocken0) (\8 \))
			((clocken1) (\9 \))
			((clocken2) (\10 \))
			((clocken3) (\11 \))
			((data_b) (\12 \))
			((eccstatus) (_open))
			((q_b) (_open))
			((rden_a) (\13 \))
			((rden_b) (\14 \))
			((wren_b) (\15 \))
		)
	)
	(_model . FrameA 2 -1)

)
I 000045 55 6740          1195536374824 Line
(_unit VERILOG 6.743.6.418 (Line 0 14 (Line 0 14 ))
	(_version v38)
	(_time 1195536374218 2007.11.19 21:26:14)
	(_source (\./../../source/line.v\ VERILOG (\./../../source/line.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1195536374218)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~0 0 16 \240\ (_entity -1 (_code  16))))
		(_port (_internal iClk ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 23 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal iX0 ~[7:0]wire~ 0 23 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iY0 ~[7:0]wire~ 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iX1 ~[7:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iY1 ~[7:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 29 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Done ~reg 0 34 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]wire~S 0 44 (_array ~wire ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal X0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 51 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal dxAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dyAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Steep ~wire 0 60 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 64 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _AddrX ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _AddrY ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~S 0 78 (_array ~reg ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal _X ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Y ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dx ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dy ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Err ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _LastStep ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _NegativeYStep ~reg 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#35_0 (_architecture 0 0 35 (_process 
				(_target(9))
			)))
			(#ASSIGN#37_1 (_architecture 1 0 37 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(9))
			)))
			(#ASSIGN#44_2 (_architecture 2 0 44 (_process (_simple)
				(_target(10))
				(_sensitivity(3))
			)))
			(#ASSIGN#44_3 (_architecture 3 0 44 (_process (_simple)
				(_target(11))
				(_sensitivity(4))
			)))
			(#ASSIGN#44_4 (_architecture 4 0 44 (_process (_simple)
				(_target(12))
			)))
			(#ASSIGN#44_5 (_architecture 5 0 44 (_process (_simple)
				(_target(13))
			)))
			(#INITIAL#52_6 (_architecture 6 0 52 (_process 
				(_target(14))
			)))
			(#ASSIGN#54_7 (_architecture 7 0 54 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(8))
				(_sensitivity(14))
			)))
			(#ASSIGN#58_8 (_architecture 8 0 58 (_process (_alias ((dxAbs)(X1)(X0)(X1)(X0)(X0)(X1)))(_simple)
				(_target(15))
				(_sensitivity(12)(10))
			)))
			(#ASSIGN#58_9 (_architecture 9 0 58 (_process (_alias ((dyAbs)(Y1)(Y0)(Y1)(Y0)(Y0)(Y1)))(_simple)
				(_target(16))
				(_sensitivity(13)(11))
			)))
			(#ASSIGN#60_10 (_architecture 10 0 60 (_process (_alias ((Steep)(dyAbs)(dxAbs)))(_simple)
				(_target(17))
				(_sensitivity(16)(15))
			)))
			(#INITIAL#65_11 (_architecture 11 0 65 (_process 
				(_target(18)(19))
			)))
			(#ASSIGN#70_12 (_architecture 12 0 70 (_process (_simple)
				(_target(7))
				(_sensitivity(18)(19))
			)))
			(#INITIAL#80_13 (_architecture 13 0 80 (_process 
				(_target(20)(21)(22)(23)(25)(26))
			)))
			(#ALWAYS#90_14 (_architecture 14 0 90 (_process 
				(_target(14)(9)(22)(23)(24)(21)(20)(25)(18)(19)(26))
				(_read(0)(1)(12)(10)(16)(11)(13)(17)(15)(2)(20)(25)(21)(24)(23)(22)(26))
				(_need_init)
			)))
			(#INTERNAL#0_15 (_internal 15 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Line 17 -1)

)
I 000053 55 2649          1195536374828 SSHLEDMDCtrl
(_unit VERILOG 6.743.6.418 (SSHLEDMDCtrl 0 14 (SSHLEDMDCtrl 0 14 ))
	(_version v38)
	(_time 1195536374218 2007.11.19 21:26:14)
	(_source (\./../../source/sshledmdctrl.v\ VERILOG (\./../../source/sshledmdctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1195536374218)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 15 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iBCD ~[3:0]wire~ 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 16 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oMatrix ~[6:0]wire~ 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]reg~ 0 19 (_array ~reg ((_downto (i 6) (i 0))))))
		(_signal (_internal _oMatrix ~[6:0]reg~ 0 19 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#20_0 (_architecture 0 0 20 (_process 
				(_target(2))
			)))
			(#ASSIGN#22_1 (_architecture 1 0 22 (_process (_alias ((oMatrix)(_oMatrix)))(_simple)
				(_target(1))
				(_sensitivity(2))
			)))
			(#ALWAYS#26_2 (_architecture 2 0 26 (_process 
				(_target(2))
				(_read)
				(_sensitivity(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . SSHLEDMDCtrl 4 -1)

)
I 000055 55 18437         1195536374832 swankmania_HDL
(_unit VERILOG 6.743.6.418 (swankmania_HDL 0 12 (swankmania_HDL 0 12 ))
	(_version v38)
	(_time 1195536374218 2007.11.19 21:26:14)
	(_source (\./../../source/swankmania_hdl.v\ VERILOG (\./../../source/swankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 60))
	(_entity
		(_time 1195536374218)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate gSSHLEDMDCtrl 0 275 (_verilogfor  (_code  60) (_code  61) (_code  62))
	  (_object
	  	(_type (_internal ~vector~0 0 274 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal gCnt ~vector~0 0 274  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_59 (_internal 59 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation Digit 0 277 (_entity .  SSHLEDMDCtrl)
	  	(_port
	  		((iBCD) (SSHLEDMDCtrlD(_range  63)))
	  		((oMatrix) (SSHLEDMDCtrlQ(_range  64)))
	  	)
	  )
	)
	(_object
		(_port (_internal iClk27 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk50 ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 18 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal iSwitch ~[17:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 19 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iButton_ ~[3:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oLEDR ~[17:0]wire~ 0 22 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 23 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal oLEDG ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 26 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oHex7 ~[6:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex6 ~[6:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex5 ~[6:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex4 ~[6:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex3 ~[6:0]wire~ 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex2 ~[6:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex1 ~[6:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex0 ~[6:0]wire~ 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[23:0]wire~ 0 36 (_array ~wire ((_downto (i 23) (i 0))))))
		(_port (_internal ioGPIO0 ~[23:0]wire~ 0 36 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[25:0]wire~ 0 39 (_array ~wire ((_downto (i 25) (i 0))))))
		(_port (_internal ioGPIO1 ~[25:0]wire~ 0 39 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 43 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 43 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Clk16 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Clk100 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineWrEn ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineDone ~wire 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineAdr ~[15:0]wire~ 0 56 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipWrEn ~wire 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipDone ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipAdr ~[15:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_RGB ~[8:0]wire~ 0 62 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Vsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Hsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_SD ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_MCK ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Adr ~[15:0]wire~ 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComD ~[8:0]wire~ 0 70 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComColor ~[8:0]wire~ 0 71 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComCmd ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFrame ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFlip ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComDrawGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComPolyline ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComTriangle ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 86 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal ComX0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[31:0]wire~ 0 88 (_array ~wire ((_range  65)))))
		(_signal (_internal SSHLEDMDCtrlD ~[31:0]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[55:0]wire~ 0 89 (_array ~wire ((_range  66)))))
		(_signal (_internal SSHLEDMDCtrlQ ~[55:0]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~wire -1 141 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~wire -1 205 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 0 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal \3 \ ~[8:0]reg~ -1 0 (_internal (_uni (_constant \9'h0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~[15:0]wire~ -1 217 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~wire -1 220 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~wire -1 237 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~wire -1 256 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#141_0 (_internal 0 0 141 (_process (_alias ((\1 \)(ComPolyline)(LineDone)(ComFlip)(FlipDone)(ComPolyline)(ComFlip)))(_simple)
				(_target(54))
				(_sensitivity(44)(26)(42)(29))
			)))
			(#INTERNAL#205_1 (_internal 1 0 205 (_process (_alias ((\2 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(55))
				(_sensitivity(43)(42))
			)))
			(#INTERNAL#217_2 (_internal 2 0 217 (_process (_alias ((\5 \)(ComPolyline)(LineAdr)(FlipAdr)))(_simple)
				(_target(58))
				(_sensitivity(44)(27)(30))
			)))
			(#INTERNAL#220_3 (_internal 3 0 220 (_process (_alias ((\6 \)(ComPolyline)(LineWrEn)(ComFlip)(FlipWrEn)))(_simple)
				(_target(59))
				(_sensitivity(44)(25)(42)(28))
			)))
			(#INTERNAL#237_4 (_internal 4 0 237 (_process (_alias ((\7 \)(ComDrawGo)(ComPolyline)))(_simple)
				(_target(60))
				(_sensitivity(43)(44))
			)))
			(#INTERNAL#256_5 (_internal 5 0 256 (_process (_alias ((\8 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(61))
				(_sensitivity(43)(42))
			)))
			(#ASSIGN#102_6 (_architecture 6 0 102 (_process (_alias ((ComFrame)(ACX_Vsync)))(_simple)
				(_target(41))
				(_sensitivity(32))
			)))
			(#ASSIGN#127_7 (_architecture 7 0 127 (_process (_simple)
				(_target(14(0)))
			)))
			(#ASSIGN#127_8 (_architecture 8 0 127 (_process (_alias ((ComD(0))(ioGPIO0(1))))(_simple)
				(_target(37(0)))
				(_sensitivity(14(1)))
			)))
			(#ASSIGN#127_9 (_architecture 9 0 127 (_process (_simple)
				(_target(14(2)))
			)))
			(#ASSIGN#127_10 (_architecture 10 0 127 (_process (_alias ((ComD(1))(ioGPIO0(3))))(_simple)
				(_target(37(1)))
				(_sensitivity(14(3)))
			)))
			(#ASSIGN#127_11 (_architecture 11 0 127 (_process (_simple)
				(_target(14(4)))
			)))
			(#ASSIGN#127_12 (_architecture 12 0 127 (_process (_alias ((ComD(2))(ioGPIO0(5))))(_simple)
				(_target(37(2)))
				(_sensitivity(14(5)))
			)))
			(#ASSIGN#127_13 (_architecture 13 0 127 (_process (_simple)
				(_target(14(6)))
			)))
			(#ASSIGN#127_14 (_architecture 14 0 127 (_process (_alias ((ComD(3))(ioGPIO0(7))))(_simple)
				(_target(37(3)))
				(_sensitivity(14(7)))
			)))
			(#ASSIGN#127_15 (_architecture 15 0 127 (_process (_simple)
				(_target(14(8)))
			)))
			(#ASSIGN#127_16 (_architecture 16 0 127 (_process (_alias ((ComD(4))(ioGPIO0(9))))(_simple)
				(_target(37(4)))
				(_sensitivity(14(9)))
			)))
			(#ASSIGN#127_17 (_architecture 17 0 127 (_process (_simple)
				(_target(14(10)))
			)))
			(#ASSIGN#127_18 (_architecture 18 0 127 (_process (_alias ((ComD(5))(ioGPIO0(11))))(_simple)
				(_target(37(5)))
				(_sensitivity(14(11)))
			)))
			(#ASSIGN#127_19 (_architecture 19 0 127 (_process (_simple)
				(_target(14(12)))
			)))
			(#ASSIGN#127_20 (_architecture 20 0 127 (_process (_alias ((ComD(6))(ioGPIO0(13))))(_simple)
				(_target(37(6)))
				(_sensitivity(14(13)))
			)))
			(#ASSIGN#127_21 (_architecture 21 0 127 (_process (_simple)
				(_target(14(14)))
			)))
			(#ASSIGN#127_22 (_architecture 22 0 127 (_process (_alias ((ComD(7))(ioGPIO0(15))))(_simple)
				(_target(37(7)))
				(_sensitivity(14(15)))
			)))
			(#ASSIGN#127_23 (_architecture 23 0 127 (_process (_simple)
				(_target(14(16)))
			)))
			(#ASSIGN#127_24 (_architecture 24 0 127 (_process (_alias ((ComD(8))(ioGPIO0(17))))(_simple)
				(_target(37(8)))
				(_sensitivity(14(17)))
			)))
			(#ASSIGN#127_25 (_architecture 25 0 127 (_process (_simple)
				(_target(14(18)))
			)))
			(#ASSIGN#127_26 (_architecture 26 0 127 (_process (_alias ((ComGo)(ioGPIO0(19))))(_simple)
				(_target(39))
				(_sensitivity(14(19)))
			)))
			(#ASSIGN#127_27 (_architecture 27 0 127 (_process (_simple)
				(_target(14(20)))
			)))
			(#ASSIGN#127_28 (_architecture 28 0 127 (_process (_alias ((ComCmd)(ioGPIO0(21))))(_simple)
				(_target(40))
				(_sensitivity(14(21)))
			)))
			(#ASSIGN#127_29 (_architecture 29 0 127 (_process (_simple)
				(_target(14(22)))
			)))
			(#ASSIGN#127_30 (_architecture 30 0 127 (_process (_alias ((ioGPIO0(23))(ComFrame)))(_simple)
				(_target(14(23)))
				(_sensitivity(41))
			)))
			(#ASSIGN#186_31 (_architecture 31 0 186 (_process (_simple)
				(_target(15(0)))
			)))
			(#ASSIGN#186_32 (_architecture 32 0 186 (_process (_alias ((ioGPIO1(1))(ACX_RGB(8))))(_simple)
				(_target(15(1)))
				(_sensitivity(31(8)))
			)))
			(#ASSIGN#186_33 (_architecture 33 0 186 (_process (_simple)
				(_target(15(2)))
			)))
			(#ASSIGN#186_34 (_architecture 34 0 186 (_process (_alias ((ioGPIO1(3))(ACX_RGB(7))))(_simple)
				(_target(15(3)))
				(_sensitivity(31(7)))
			)))
			(#ASSIGN#186_35 (_architecture 35 0 186 (_process (_simple)
				(_target(15(4)))
			)))
			(#ASSIGN#186_36 (_architecture 36 0 186 (_process (_alias ((ioGPIO1(5))(ACX_RGB(6))))(_simple)
				(_target(15(5)))
				(_sensitivity(31(6)))
			)))
			(#ASSIGN#186_37 (_architecture 37 0 186 (_process (_simple)
				(_target(15(6)))
			)))
			(#ASSIGN#186_38 (_architecture 38 0 186 (_process (_alias ((ioGPIO1(7))(ACX_RGB(5))))(_simple)
				(_target(15(7)))
				(_sensitivity(31(5)))
			)))
			(#ASSIGN#186_39 (_architecture 39 0 186 (_process (_simple)
				(_target(15(8)))
			)))
			(#ASSIGN#186_40 (_architecture 40 0 186 (_process (_alias ((ioGPIO1(9))(ACX_RGB(4))))(_simple)
				(_target(15(9)))
				(_sensitivity(31(4)))
			)))
			(#ASSIGN#186_41 (_architecture 41 0 186 (_process (_simple)
				(_target(15(10)))
			)))
			(#ASSIGN#186_42 (_architecture 42 0 186 (_process (_alias ((ioGPIO1(11))(ACX_RGB(3))))(_simple)
				(_target(15(11)))
				(_sensitivity(31(3)))
			)))
			(#ASSIGN#186_43 (_architecture 43 0 186 (_process (_simple)
				(_target(15(12)))
			)))
			(#ASSIGN#186_44 (_architecture 44 0 186 (_process (_alias ((ioGPIO1(13))(ACX_RGB(2))))(_simple)
				(_target(15(13)))
				(_sensitivity(31(2)))
			)))
			(#ASSIGN#186_45 (_architecture 45 0 186 (_process (_simple)
				(_target(15(14)))
			)))
			(#ASSIGN#186_46 (_architecture 46 0 186 (_process (_alias ((ioGPIO1(15))(ACX_RGB(1))))(_simple)
				(_target(15(15)))
				(_sensitivity(31(1)))
			)))
			(#ASSIGN#186_47 (_architecture 47 0 186 (_process (_simple)
				(_target(15(16)))
			)))
			(#ASSIGN#186_48 (_architecture 48 0 186 (_process (_alias ((ioGPIO1(17))(ACX_RGB(0))))(_simple)
				(_target(15(17)))
				(_sensitivity(31(0)))
			)))
			(#ASSIGN#186_49 (_architecture 49 0 186 (_process (_simple)
				(_target(15(18)))
			)))
			(#ASSIGN#186_50 (_architecture 50 0 186 (_process (_alias ((ioGPIO1(19))(ACX_Hsync)))(_simple)
				(_target(15(19)))
				(_sensitivity(33))
			)))
			(#ASSIGN#186_51 (_architecture 51 0 186 (_process (_simple)
				(_target(15(20)))
			)))
			(#ASSIGN#186_52 (_architecture 52 0 186 (_process (_alias ((ioGPIO1(21))(ACX_Vsync)))(_simple)
				(_target(15(21)))
				(_sensitivity(32))
			)))
			(#ASSIGN#186_53 (_architecture 53 0 186 (_process (_simple)
				(_target(15(22)))
			)))
			(#ASSIGN#186_54 (_architecture 54 0 186 (_process (_alias ((ioGPIO1(23))(ACX_SD)))(_simple)
				(_target(15(23)))
				(_sensitivity(34))
			)))
			(#ASSIGN#186_55 (_architecture 55 0 186 (_process (_simple)
				(_target(15(24)))
			)))
			(#ASSIGN#186_56 (_architecture 56 0 186 (_process (_alias ((ioGPIO1(25))(ACX_MCK)))(_simple)
				(_target(15(25)))
				(_sensitivity(35))
			)))
			(#ASSIGN#272_57 (_architecture 57 0 272 (_process (_simple)
				(_target(6)(7)(8)(9)(10)(11)(12)(13))
				(_sensitivity(53))
			)))
			(#INTERNAL#0_58 (_internal 58 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation PLL_Sys0 0 93 (_entity .  PLL_Sys)
		(_port
			((inclk0) (iClk50))
			((c0) (Clk16))
			((c1) (Clk100))
		)
	)
	(_instantiation ComCtrl0 0 129 (_entity .  ComCtrl)
		(_port
			((iClk) (Clk100))
			((iD) (ComD))
			((iGo) (ComGo))
			((iCmd) (ComCmd))
			((oGo) (ComDrawGo))
			((iDone) (\1 \))
			((oColor) (ComColor))
			((oX0) (ComX0))
			((oY0) (ComY0))
			((oX1) (ComX1))
			((oY1) (ComY1))
			((oX2) (ComX2))
			((oY2) (ComY2))
			((oFlip) (ComFlip))
			((oPolyline) (ComPolyline))
			((oTriangle) (ComTriangle))
			((oDbgFull) (oLEDR(0)))
			((oDbgFullPersistent) (oLEDR(1)))
			((oDbgUsed) (SSHLEDMDCtrlD))
		)
	)
	(_instantiation ACX705AKM_Ctrl0 0 188 (_entity .  ACX705AKM_Ctrl)
		(_port
			((iClk100) (Clk100))
			((iClk16) (Clk16))
			((oVsync) (ACX_Vsync))
			((oHsync) (ACX_Hsync))
			((oSD) (ACX_SD))
			((oMCK) (ACX_MCK))
			((oAdr) (ACX_Adr))
		)
	)
	(_instantiation FrameCtrl0 0 201 (_entity .  FrameCtrl)
		(_port
			((iClk) (Clk100))
			((iFlipGo) (\2 \))
			((iFlip) (ComFlip))
			((iClk0) (ACX_MCK))
			((iAdr0) (ACX_Adr))
			((iD0) (\3 \))
			((oQ0) (ACX_RGB))
			((iWrEn0) (\4 \))
			((iClk1) (Clk100))
			((iAdr1) (\5 \))
			((iD1) (ComColor))
			((oQ1) (_open))
			((iWrEn1) (\6 \))
			((oSRAM_A) (oSRAM_A))
			((ioSRAM_IO) (ioSRAM_IO))
			((oSRAM_CE_) (oSRAM_CE_))
			((oSRAM_WE_) (oSRAM_WE_))
			((oSRAM_LB_) (oSRAM_LB_))
			((oSRAM_UB_) (oSRAM_UB_))
			((oSRAM_OE_) (oSRAM_OE_))
		)
	)
	(_instantiation Line0 0 233 (_entity .  Line)
		(_port
			((iClk) (Clk100))
			((iGo) (\7 \))
			((oDone) (LineDone))
			((iX0) (ComX0))
			((iY0) (ComY0))
			((iX1) (ComX1))
			((iY1) (ComY1))
			((oAdr) (LineAdr))
			((oWrEn) (LineWrEn))
		)
	)
	(_instantiation Flip0 0 252 (_entity .  Flip)
		(_port
			((iClk) (Clk100))
			((iGo) (\8 \))
			((oDone) (FlipDone))
			((oAdr) (FlipAdr))
			((oWrEn) (FlipWrEn))
		)
	)
	(_model . swankmania_HDL 67 -1)

)
I 000048 55 10448         1195536374836 PLL_Sys
(_unit VERILOG 6.743.6.418 (PLL_Sys 0 39 (PLL_Sys 0 39 ))
	(_version v38)
	(_time 1195536374218 2007.11.19 21:26:14)
	(_source (\./../../lib/pll_sys.v\ VERILOG (\./../../lib/pll_sys.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195536374218)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal inclk0 ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c0 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal c1 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 48 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal sub_wire0 ~[5:0]wire~ 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 49 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire5 ~[0:0]wire~ 0 49 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 50 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire2 ~[1:1]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~[0:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 55 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal sub_wire4 ~[1:0]wire~ 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 0 (_array ~reg ((_downto (i 5) (i 0))))))
		(_signal (_internal \2 \ ~[5:0]reg~ -1 0 (_internal (_uni (_constant \6'h3f\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 0 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal \5 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \17 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#49_0 (_architecture 0 0 49 (_process (_simple)
				(_target(4))
			)))
			(#ASSIGN#50_1 (_architecture 1 0 50 (_process (_alias ((sub_wire2)(sub_wire0(t_1_1))))(_simple)
				(_target(5))
				(_sensitivity(3(d_1_1)))
			)))
			(#ASSIGN#51_2 (_architecture 2 0 51 (_process (_alias ((sub_wire1)(sub_wire0(t_0_0))))(_simple)
				(_target(6))
				(_sensitivity(3(d_0_0)))
			)))
			(#ASSIGN#52_3 (_architecture 3 0 52 (_process (_alias ((c0)(sub_wire1)))(_simple)
				(_target(1))
				(_sensitivity(6))
			)))
			(#ASSIGN#53_4 (_architecture 4 0 53 (_process (_alias ((c1)(sub_wire2)))(_simple)
				(_target(2))
				(_sensitivity(5))
			)))
			(#ASSIGN#54_5 (_architecture 5 0 54 (_process (_alias ((sub_wire3)(inclk0)))(_simple)
				(_target(7))
				(_sensitivity(0))
			)))
			(#ASSIGN#55_6 (_architecture 6 0 55 (_process (_alias ((sub_wire4)(sub_wire5)(sub_wire3)))(_simple)
				(_target(8))
				(_sensitivity(4)(7))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altpll_component.clk0_divide_by (_constant \25\))
		(_toward 0 altpll_component.clk0_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk0_multiply_by (_constant \8\))
		(_toward 0 altpll_component.clk0_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.clk1_divide_by (_constant \1\))
		(_toward 0 altpll_component.clk1_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk1_multiply_by (_constant \2\))
		(_toward 0 altpll_component.clk1_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.compensate_clock (_string \V"CLK0"\))
		(_toward 0 altpll_component.inclk0_input_frequency (_constant \20000\))
		(_toward 0 altpll_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altpll_component.lpm_hint (_string \V"CBX_MODULE_PREFIX=PLL_Sys"\))
		(_toward 0 altpll_component.lpm_type (_string \V"altpll"\))
		(_toward 0 altpll_component.operation_mode (_string \V"NORMAL"\))
		(_toward 0 altpll_component.port_activeclock (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_areset (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkloss (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkswitch (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_configupdate (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_fbin (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_inclk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_inclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_locked (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pfdena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasecounterselect (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasedone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasestep (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phaseupdown (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pllena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanaclr (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclk (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclkena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandata (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandataout (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanread (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanwrite (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk1 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk3 (_string \V"PORT_UNUSED"\))
	)
	(_scope
	)
	(_instantiation altpll_component 0 57 (_entity ovi_lpm  altpll)
		(_port
			((inclk) (sub_wire4))
			((clk) (sub_wire0))
			((activeclock) (_open))
			((areset) (\1 \))
			((clkbad) (_open))
			((clkena) (\2 \))
			((clkloss) (_open))
			((clkswitch) (\3 \))
			((configupdate) (\4 \))
			((enable0) (_open))
			((enable1) (_open))
			((extclk) (_open))
			((extclkena) (\5 \))
			((fbin) (\6 \))
			((fbout) (_open))
			((locked) (_open))
			((pfdena) (\7 \))
			((phasecounterselect) (\8 \))
			((phasedone) (_open))
			((phasestep) (\9 \))
			((phaseupdown) (\10 \))
			((pllena) (\11 \))
			((scanaclr) (\12 \))
			((scanclk) (\13 \))
			((scanclkena) (\14 \))
			((scandata) (\15 \))
			((scandataout) (_open))
			((scandone) (_open))
			((scanread) (\16 \))
			((scanwrite) (\17 \))
			((sclkout0) (_open))
			((sclkout1) (_open))
			((vcooverrange) (_open))
			((vcounderrange) (_open))
		)
	)
	(_model . PLL_Sys 8 -1)

)
I 000045 55 3483          1195536374840 Flip
(_unit VERILOG 6.743.6.418 (Flip 0 12 (Flip 0 12 ))
	(_version v38)
	(_time 1195536374218 2007.11.19 21:26:14)
	(_source (\./../../source/flip.v\ VERILOG (\./../../source/flip.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195536374218)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]reg~ 0 22 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal _Adr ~[15:0]reg~ 0 22 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Done ~reg 0 24 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 26 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#23_0 (_architecture 0 0 23 (_process 
				(_target(5))
			)))
			(#INITIAL#25_1 (_architecture 1 0 25 (_process 
				(_target(6))
			)))
			(#INITIAL#27_2 (_architecture 2 0 27 (_process 
				(_target(7))
			)))
			(#ASSIGN#29_3 (_architecture 3 0 29 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(6))
			)))
			(#ASSIGN#30_4 (_architecture 4 0 30 (_process (_alias ((oAdr)(_Adr)))(_simple)
				(_target(3))
				(_sensitivity(5))
			)))
			(#ASSIGN#31_5 (_architecture 5 0 31 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#33_6 (_architecture 6 0 33 (_process 
				(_target(6)(7)(5))
				(_read(0)(1)(5))
				(_need_init)
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Flip 9 -1)

)
I 000046 55 2572          1195536374844 tbClk
(_unit VERILOG 6.743.6.418 (tbClk 0 13 (tbClk 0 13 ))
	(_version v38)
	(_time 1195536374218 2007.11.19 21:26:14)
	(_source (\./../../source/tbclk.v\ VERILOG (\./../../source/tbclk.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1195536374218)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Timescale_kHz ~vector~0 0 15 \1000000000\ (_entity -1 (_code  3))))
		(_type (_internal ~vector~1 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Frequency_kHz ~vector~1 0 17 \0\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Ticks ~vector~2 0 27 \$unsigned(Timescale_kHz/2*Frequency_kHz)\ (_entity -1 (_code  5)))(_constant))
		(_port (_internal _oClk ~reg 0 19 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#22_0 (_architecture 0 0 22 (_process 
				(_target(0))
			)))
			(#ALWAYS#29_1 (_architecture 1 0 29 (_process 
				(_target(0))
				(_read(0))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . tbClk 6 -1)

)
I 000057 55 2946          1195536374848 tbswankmania_HDL
(_unit VERILOG 6.743.6.418 (tbswankmania_HDL 0 11 (tbswankmania_HDL 0 11 ))
	(_version v38)
	(_time 1195536374218 2007.11.19 21:26:14)
	(_source (\./../../source/tbswankmania_hdl.v\ VERILOG (\./../../source/tbswankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195536374218)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_signal (_internal iClk27 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal iClk50 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#75_0 (_architecture 0 0 75 (_process 
				(_monitor)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbClk0 0 17 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \50000\))
		)
		(_port
			((_oClk) (iClk50))
		)
	)
	(_instantiation tbClk1 0 26 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \27000\))
		)
		(_port
			((_oClk) (iClk27))
		)
	)
	(_instantiation swankmania_HDL0 0 35 (_entity .  swankmania_HDL)
		(_port
			((iClk27) (iClk27))
			((iClk50) (iClk50))
			((iSwitch) (_open))
			((iButton_) (_open))
			((oLEDR) (_open))
			((oLEDG) (_open))
			((oHex7) (_open))
			((oHex6) (_open))
			((oHex5) (_open))
			((oHex4) (_open))
			((oHex3) (_open))
			((oHex2) (_open))
			((oHex1) (_open))
			((oHex0) (_open))
			((ioGPIO0) (_open))
			((ioGPIO1) (_open))
			((oSRAM_A) (_open))
			((ioSRAM_IO) (_open))
			((oSRAM_CE_) (_open))
			((oSRAM_WE_) (_open))
			((oSRAM_LB_) (_open))
			((oSRAM_UB_) (_open))
			((oSRAM_OE_) (_open))
		)
	)
	(_model . tbswankmania_HDL 2 -1)

)
I 000046 55 1729          1195538924891 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1195538924406 2007.11.19 22:08:44)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1195538924406)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbswankmania_HDL 0 0 (_entity .  tbswankmania_HDL)
	)
	(_model . $root 1 -1)

)
I 000055 55 7300          1195538924895 ACX705AKM_Ctrl
(_unit VERILOG 6.743.6.418 (ACX705AKM_Ctrl 0 12 (ACX705AKM_Ctrl 0 12 ))
	(_version v38)
	(_time 1195538924406 2007.11.19 22:08:44)
	(_source (\./../../source/acx705akm_ctrl.v\ VERILOG (\./../../source/acx705akm_ctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 19))
	(_entity
		(_time 1195538924406)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 26 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal MCK_Hz ~vector~0 0 26 \4000000\ (_entity -1 (_code  19)))(_constant))
		(_type (_internal ~vector~1 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Hsync_Frame ~vector~1 0 27 \200\ (_entity -1 (_code  20)))(_constant))
		(_type (_internal ~vector~2 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Vsync_Hz ~vector~2 0 28 \74\ (_entity -1 (_code  21)))(_constant))
		(_type (_internal ~vector~3 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Dots_Frame ~vector~3 0 29 \272\ (_entity -1 (_code  22)))(_constant))
		(_type (_internal ~vector~4 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~4 0 30 \240\ (_entity -1 (_code  23)))(_constant))
		(_type (_internal ~vector~5 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Lines_Frame ~vector~5 0 31 \160\ (_entity -1 (_code  24)))(_constant))
		(_type (_internal ~vector~6 0 32 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Frame ~vector~6 0 32 \Pixels_Line*Lines_Frame\ (_entity -1 (_code  25)))(_constant))
		(_port (_internal iClk100 ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iClk16 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal oVsync ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHsync ~wire 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSD ~wire 0 17 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oMCK ~wire 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 19 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _MCK8 ~reg 0 37 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal _MCK ~reg 0 37 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _MCK100a ~reg 0 60 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _MCK100b ~reg 0 60 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _MCK100 ~reg 0 60 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCK100 ~wire 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 78 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _DotCnt ~[8:0]reg~ 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 79 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _HsyncCnt ~[7:0]reg~ 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _DotCnt100 ~[8:0]reg~ 0 87 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _HsyncCnt100 ~[7:0]reg~ 0 88 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _MCK100Dly ~reg 0 105 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Hsync ~reg 0 149 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Vsync ~reg 0 149 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#23_0 (_architecture 0 0 23 (_process (_simple)
				(_target(4))
			)))
			(#INITIAL#38_1 (_architecture 1 0 38 (_process 
				(_target(7)(8))
			)))
			(#ASSIGN#43_2 (_architecture 2 0 43 (_process (_alias ((oMCK)(_MCK)))(_simple)
				(_target(5))
				(_sensitivity(8))
			)))
			(#ALWAYS#46_3 (_architecture 3 0 46 (_process 
				(_target(7))
				(_read(1)(7))
				(_need_init)
			)))
			(#ALWAYS#52_4 (_architecture 4 0 52 (_process 
				(_target(8))
				(_read(7)(8))
				(_need_init)
			)))
			(#INITIAL#61_5 (_architecture 5 0 61 (_process 
				(_target(9)(10)(11))
			)))
			(#INITIAL#80_6 (_architecture 6 0 80 (_process 
				(_target(13)(14))
			)))
			(#INITIAL#89_7 (_architecture 7 0 89 (_process 
				(_target(15)(16))
			)))
			(#ASSIGN#94_8 (_architecture 8 0 94 (_process (_simple)
				(_target(6))
				(_sensitivity(15)(16))
			)))
			(#ALWAYS#97_9 (_architecture 9 0 97 (_process 
				(_target(13))
				(_read(5)(13))
				(_need_init)
			)))
			(#INITIAL#106_10 (_architecture 10 0 106 (_process 
				(_target(17))
			)))
			(#ALWAYS#107_11 (_architecture 11 0 107 (_process 
				(_target(9)(10)(11)(17)(15))
				(_read(0)(8)(9)(10)(12)(15))
				(_need_init)
			)))
			(#ALWAYS#124_12 (_architecture 12 0 124 (_process 
				(_target(14))
				(_read(5)(13)(14))
				(_need_init)
			)))
			(#ALWAYS#135_13 (_architecture 13 0 135 (_process 
				(_target(16))
				(_read(0)(17)(15)(16))
				(_need_init)
			)))
			(#INITIAL#150_14 (_architecture 14 0 150 (_process 
				(_target(18)(19))
			)))
			(#ALWAYS#155_15 (_architecture 15 0 155 (_process 
				(_target(18)(19))
				(_read(5)(13)(14))
				(_need_init)
			)))
			(#ASSIGN#163_16 (_architecture 16 0 163 (_process (_alias ((oHsync)(_Hsync)))(_simple)
				(_target(3))
				(_sensitivity(18))
			)))
			(#ASSIGN#163_17 (_architecture 17 0 163 (_process (_alias ((oVsync)(_Vsync)))(_simple)
				(_target(2))
				(_sensitivity(19))
			)))
			(#INTERNAL#0_18 (_internal 18 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 69 (_entity .  Debounce)
		(_port
			((iClk) (iClk100))
			((iD) (_MCK100))
			((oQ) (MCK100))
		)
	)
	(_model . ACX705AKM_Ctrl 32 -1)

)
I 000049 55 2647          1195538924906 Debounce
(_unit VERILOG 6.743.6.418 (Debounce 0 12 (Debounce 0 12 ))
	(_version v38)
	(_time 1195538924406 2007.11.19 22:08:44)
	(_source (\./../../source/debounce.v\ VERILOG (\./../../source/debounce.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195538924406)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iD ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oQ ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Q ~reg 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Bounce ~reg 0 21 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#19_0 (_architecture 0 0 19 (_process 
				(_target(3))
			)))
			(#INITIAL#22_1 (_architecture 1 0 22 (_process 
				(_target(4))
			)))
			(#ASSIGN#24_2 (_architecture 2 0 24 (_process (_alias ((oQ)(_Q)))(_simple)
				(_target(2))
				(_sensitivity(3))
			)))
			(#ALWAYS#27_3 (_architecture 3 0 27 (_process 
				(_target(4)(3))
				(_read(0)(1)(4))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Debounce 5 -1)

)
I 000048 55 10651         1195538924910 ComCtrl
(_unit VERILOG 6.743.6.418 (ComCtrl 0 12 (ComCtrl 0 12 ))
	(_version v38)
	(_time 1195538924406 2007.11.19 22:08:44)
	(_source (\./../../source/comctrl.v\ VERILOG (\./../../source/comctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 26))
	(_entity
		(_time 1195538924406)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[8:0]wire~ 0 16 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD ~[8:0]wire~ 0 16 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iGo ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iCmd ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oGo ~wire 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iDone ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oColor ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 24 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal oX0 ~[7:0]wire~ 0 24 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY0 ~[7:0]wire~ 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX1 ~[7:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY1 ~[7:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX2 ~[7:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY2 ~[7:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oFlip ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oPolyline ~wire 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oTriangle ~wire 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDbgFull ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oDbgFullPersistent ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 37 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal oDbgUsed ~[9:0]wire~ 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _FullPersistent ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 44 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _Color ~[8:0]reg~ 0 44 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _SetColor ~reg 0 45 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DebounceGo ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Empty ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _FIFO_Pop ~reg 0 55 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FIFO_Q ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Cmd ~wire 0 59 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FIFO_Used ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderFlip ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderPolyline ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[47:0]reg~ 0 66 (_array ~reg ((_range  26)))))
		(_signal (_internal _VertexBuf ~[47:0]reg~ 0 66 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 70 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _Cnt ~[7:0]reg~ 0 70 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Flip ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Go ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Polyline ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _iGoa ~reg 0 101 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _iGob ~reg 0 101 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _iGoc ~reg 0 101 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _iGo ~reg 0 101 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _FIFO_WrCnt ~[7:0]reg~ 0 137 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _FIFO_RdCnt ~[7:0]reg~ 0 137 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DecoderColor ~wire 0 172 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal DecoderDot ~wire 0 172 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal _Y ~reg 0 208 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Dot ~reg 0 211 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_virtual \1 \ 0 117 (_uni ((3)(1)))))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#INITIAL#46_1 (_architecture 1 0 46 (_process 
				(_target(20)(21))
			)))
			(#INITIAL#56_2 (_architecture 2 0 56 (_process 
				(_target(24))
			)))
			(#INITIAL#67_3 (_architecture 3 0 67 (_process 
				(_target(30))
			)))
			(#INITIAL#75_4 (_architecture 4 0 75 (_process 
				(_target(31)(32)(33)(34))
			)))
			(#ASSIGN#84_5 (_architecture 5 0 84 (_process (_alias ((oDbgFullPersistent)(_FullPersistent)))(_simple)
				(_target(17))
				(_sensitivity(19))
			)))
			(#ALWAYS#85_6 (_architecture 6 0 85 (_process 
				(_target(19))
				(_read(0)(16))
				(_need_init)
			)))
			(#ASSIGN#90_7 (_architecture 7 0 90 (_process (_alias ((oColor)(_Color)))(_simple)
				(_target(6))
				(_sensitivity(20))
			)))
			(#INITIAL#102_8 (_architecture 8 0 102 (_process 
				(_target(35)(36)(37)(38))
			)))
			(#ASSIGN#111_9 (_architecture 9 0 111 (_process (_alias ((FIFO_Cmd)(FIFO_Q(9))))(_simple)
				(_target(26))
				(_sensitivity(25(9)))
			)))
			(#ASSIGN#112_10 (_architecture 10 0 112 (_process (_alias ((oDbgUsed)(FIFO_Used)))(_simple)
				(_target(18))
				(_sensitivity(27))
			)))
			(#INITIAL#138_11 (_architecture 11 0 138 (_process 
				(_target(39)(40))
			)))
			(#ALWAYS#144_12 (_architecture 12 0 144 (_process 
				(_target(35)(36)(37)(38))
				(_read(0)(22)(35)(36)(37))
				(_need_init)
			)))
			(#ASSIGN#201_13 (_architecture 13 0 201 (_process (_alias ((oX0)(_VertexBuf(d_47_40))))(_simple)
				(_target(7))
				(_sensitivity(30(d_47_40)))
			)))
			(#ASSIGN#201_14 (_architecture 14 0 201 (_process (_alias ((oY0)(_VertexBuf(d_39_32))))(_simple)
				(_target(8))
				(_sensitivity(30(d_39_32)))
			)))
			(#ASSIGN#201_15 (_architecture 15 0 201 (_process (_alias ((oX1)(_VertexBuf(d_31_24))))(_simple)
				(_target(9))
				(_sensitivity(30(d_31_24)))
			)))
			(#ASSIGN#201_16 (_architecture 16 0 201 (_process (_alias ((oY1)(_VertexBuf(d_23_16))))(_simple)
				(_target(10))
				(_sensitivity(30(d_23_16)))
			)))
			(#ASSIGN#201_17 (_architecture 17 0 201 (_process (_alias ((oX2)(_VertexBuf(d_15_8))))(_simple)
				(_target(11))
				(_sensitivity(30(d_15_8)))
			)))
			(#ASSIGN#201_18 (_architecture 18 0 201 (_process (_alias ((oY2)(_VertexBuf(d_7_0))))(_simple)
				(_target(12))
				(_sensitivity(30(d_7_0)))
			)))
			(#ASSIGN#206_19 (_architecture 19 0 206 (_process (_alias ((oFlip)(_Flip)))(_simple)
				(_target(13))
				(_sensitivity(32))
			)))
			(#ASSIGN#206_20 (_architecture 20 0 206 (_process (_alias ((oGo)(_Go)))(_simple)
				(_target(4))
				(_sensitivity(33))
			)))
			(#ASSIGN#206_21 (_architecture 21 0 206 (_process (_alias ((oPolyline)(_Polyline)))(_simple)
				(_target(14))
				(_sensitivity(34))
			)))
			(#INITIAL#209_22 (_architecture 22 0 209 (_process 
				(_target(43))
			)))
			(#INITIAL#212_23 (_architecture 23 0 212 (_process 
				(_target(44))
			)))
			(#ALWAYS#214_24 (_architecture 24 0 214 (_process 
				(_target(24)(33)(32)(31)(43)(34)(20)(21)(44)(30))
				(_read(0)(23)(5)(33)(24)(25(9))(28)(29)(41)(42)(21)(25(d_8_0))(34)(25(d_7_0))(30(d_47_8))(43)(31)(44)(30(d_47_40)))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 93 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (iGo))
			((oQ) (DebounceGo))
		)
	)
	(_instantiation ComFIFO0 0 113 (_entity .  ComFIFO)
		(_port
			((clock) (iClk))
			((data) (\1 \))
			((rdreq) (_FIFO_Pop))
			((wrreq) (_iGo))
			((q) (FIFO_Q))
			((usedw) (FIFO_Used))
			((empty) (FIFO_Empty))
			((full) (oDbgFull))
		)
	)
	(_instantiation CmdDecoder0 0 173 (_entity .  CmdDecoder)
		(_port
			((data) (FIFO_Q(d_3_0)))
			((eq00) (DecoderFlip))
			((eq01) (DecoderPolyline))
			((eq02) (_open))
			((eq03) (_open))
			((eq04) (_open))
			((eq05) (_open))
			((eq06) (_open))
			((eq07) (_open))
			((eq08) (_open))
			((eq09) (_open))
			((eq0a) (_open))
			((eq0b) (_open))
			((eq0c) (_open))
			((eq0d) (_open))
			((eq0e) (_open))
			((eq0f) (_open))
		)
	)
	(_model . ComCtrl 27 -1)

)
I 000048 55 4542          1195538924914 ComFIFO
(_unit VERILOG 6.743.6.418 (ComFIFO 0 39 (ComFIFO 0 39 ))
	(_version v38)
	(_time 1195538924406 2007.11.19 22:08:44)
	(_source (\./../../lib/comfifo.v\ VERILOG (\./../../lib/comfifo.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195538924406)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal clock ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 41 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal data ~[9:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal rdreq ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wrreq ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal empty ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal full ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~[9:0]wire~ 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal usedw ~[9:0]wire~ 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire2 ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 61 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#62_0 (_architecture 0 0 62 (_process (_alias ((usedw)(sub_wire0)))(_simple)
				(_target(7))
				(_sensitivity(8))
			)))
			(#ASSIGN#63_1 (_architecture 1 0 63 (_process (_alias ((empty)(sub_wire1)))(_simple)
				(_target(4))
				(_sensitivity(9))
			)))
			(#ASSIGN#64_2 (_architecture 2 0 64 (_process (_alias ((q)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(10))
			)))
			(#ASSIGN#65_3 (_architecture 3 0 65 (_process (_alias ((full)(sub_wire3)))(_simple)
				(_target(5))
				(_sensitivity(11))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 scfifo_component.add_ram_output_register (_string \V"ON"\))
		(_toward 0 scfifo_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 scfifo_component.lpm_numwords (_constant \1024\))
		(_toward 0 scfifo_component.lpm_showahead (_string \V"ON"\))
		(_toward 0 scfifo_component.lpm_type (_string \V"scfifo"\))
		(_toward 0 scfifo_component.lpm_width (_constant \10\))
		(_toward 0 scfifo_component.lpm_widthu (_constant \10\))
		(_toward 0 scfifo_component.overflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.underflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.use_eab (_string \V"ON"\))
	)
	(_scope
	)
	(_instantiation scfifo_component 0 67 (_entity ovi_lpm  scfifo)
		(_port
			((rdreq) (rdreq))
			((clock) (clock))
			((wrreq) (wrreq))
			((data) (data))
			((usedw) (sub_wire0))
			((empty) (sub_wire1))
			((q) (sub_wire2))
			((full) (sub_wire3))
			((aclr) (_open))
			((almost_empty) (_open))
			((almost_full) (_open))
			((sclr) (_open))
		)
	)
	(_model . ComFIFO 5 -1)

)
I 000051 55 11634         1195538924918 CmdDecoder
(_unit VERILOG 6.743.6.418 (CmdDecoder 0 39 (CmdDecoder 0 39 ))
	(_version v38)
	(_time 1195538924406 2007.11.19 22:08:44)
	(_source (\./../../lib/cmddecoder.v\ VERILOG (\./../../lib/cmddecoder.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 33))
	(_entity
		(_time 1195538924406)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 40 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal data ~[3:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal eq00 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq01 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq02 ~wire 0 43 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq03 ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq04 ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq05 ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq06 ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq07 ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq08 ~wire 0 49 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq09 ~wire 0 50 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0a ~wire 0 51 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0b ~wire 0 52 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0c ~wire 0 53 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0d ~wire 0 54 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0e ~wire 0 55 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0f ~wire 0 56 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 76 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal sub_wire0 ~[15:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[4:4]wire~ 0 77 (_array ~wire ((_to (i 4) (i 4))))))
		(_signal (_internal sub_wire16 ~[4:4]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[14:14]wire~ 0 78 (_array ~wire ((_to (i 14) (i 14))))))
		(_signal (_internal sub_wire15 ~[14:14]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:3]wire~ 0 79 (_array ~wire ((_to (i 3) (i 3))))))
		(_signal (_internal sub_wire14 ~[3:3]wire~ 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[13:13]wire~ 0 80 (_array ~wire ((_to (i 13) (i 13))))))
		(_signal (_internal sub_wire13 ~[13:13]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:2]wire~ 0 81 (_array ~wire ((_to (i 2) (i 2))))))
		(_signal (_internal sub_wire12 ~[2:2]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[12:12]wire~ 0 82 (_array ~wire ((_to (i 12) (i 12))))))
		(_signal (_internal sub_wire11 ~[12:12]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 83 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire10 ~[1:1]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:11]wire~ 0 84 (_array ~wire ((_to (i 11) (i 11))))))
		(_signal (_internal sub_wire9 ~[11:11]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 85 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire8 ~[0:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[10:10]wire~ 0 86 (_array ~wire ((_to (i 10) (i 10))))))
		(_signal (_internal sub_wire7 ~[10:10]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:9]wire~ 0 87 (_array ~wire ((_to (i 9) (i 9))))))
		(_signal (_internal sub_wire6 ~[9:9]wire~ 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:8]wire~ 0 88 (_array ~wire ((_to (i 8) (i 8))))))
		(_signal (_internal sub_wire5 ~[8:8]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:7]wire~ 0 89 (_array ~wire ((_to (i 7) (i 7))))))
		(_signal (_internal sub_wire4 ~[7:7]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:6]wire~ 0 90 (_array ~wire ((_to (i 6) (i 6))))))
		(_signal (_internal sub_wire3 ~[6:6]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:5]wire~ 0 91 (_array ~wire ((_to (i 5) (i 5))))))
		(_signal (_internal sub_wire2 ~[5:5]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[15:15]wire~ 0 92 (_array ~wire ((_to (i 15) (i 15))))))
		(_signal (_internal sub_wire1 ~[15:15]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#77_0 (_architecture 0 0 77 (_process (_alias ((sub_wire16)(sub_wire0(t_4_4))))(_simple)
				(_target(18))
				(_sensitivity(17(d_4_4)))
			)))
			(#ASSIGN#78_1 (_architecture 1 0 78 (_process (_alias ((sub_wire15)(sub_wire0(t_14_14))))(_simple)
				(_target(19))
				(_sensitivity(17(d_14_14)))
			)))
			(#ASSIGN#79_2 (_architecture 2 0 79 (_process (_alias ((sub_wire14)(sub_wire0(t_3_3))))(_simple)
				(_target(20))
				(_sensitivity(17(d_3_3)))
			)))
			(#ASSIGN#80_3 (_architecture 3 0 80 (_process (_alias ((sub_wire13)(sub_wire0(t_13_13))))(_simple)
				(_target(21))
				(_sensitivity(17(d_13_13)))
			)))
			(#ASSIGN#81_4 (_architecture 4 0 81 (_process (_alias ((sub_wire12)(sub_wire0(t_2_2))))(_simple)
				(_target(22))
				(_sensitivity(17(d_2_2)))
			)))
			(#ASSIGN#82_5 (_architecture 5 0 82 (_process (_alias ((sub_wire11)(sub_wire0(t_12_12))))(_simple)
				(_target(23))
				(_sensitivity(17(d_12_12)))
			)))
			(#ASSIGN#83_6 (_architecture 6 0 83 (_process (_alias ((sub_wire10)(sub_wire0(t_1_1))))(_simple)
				(_target(24))
				(_sensitivity(17(d_1_1)))
			)))
			(#ASSIGN#84_7 (_architecture 7 0 84 (_process (_alias ((sub_wire9)(sub_wire0(t_11_11))))(_simple)
				(_target(25))
				(_sensitivity(17(d_11_11)))
			)))
			(#ASSIGN#85_8 (_architecture 8 0 85 (_process (_alias ((sub_wire8)(sub_wire0(t_0_0))))(_simple)
				(_target(26))
				(_sensitivity(17(d_0_0)))
			)))
			(#ASSIGN#86_9 (_architecture 9 0 86 (_process (_alias ((sub_wire7)(sub_wire0(t_10_10))))(_simple)
				(_target(27))
				(_sensitivity(17(d_10_10)))
			)))
			(#ASSIGN#87_10 (_architecture 10 0 87 (_process (_alias ((sub_wire6)(sub_wire0(t_9_9))))(_simple)
				(_target(28))
				(_sensitivity(17(d_9_9)))
			)))
			(#ASSIGN#88_11 (_architecture 11 0 88 (_process (_alias ((sub_wire5)(sub_wire0(t_8_8))))(_simple)
				(_target(29))
				(_sensitivity(17(d_8_8)))
			)))
			(#ASSIGN#89_12 (_architecture 12 0 89 (_process (_alias ((sub_wire4)(sub_wire0(t_7_7))))(_simple)
				(_target(30))
				(_sensitivity(17(d_7_7)))
			)))
			(#ASSIGN#90_13 (_architecture 13 0 90 (_process (_alias ((sub_wire3)(sub_wire0(t_6_6))))(_simple)
				(_target(31))
				(_sensitivity(17(d_6_6)))
			)))
			(#ASSIGN#91_14 (_architecture 14 0 91 (_process (_alias ((sub_wire2)(sub_wire0(t_5_5))))(_simple)
				(_target(32))
				(_sensitivity(17(d_5_5)))
			)))
			(#ASSIGN#92_15 (_architecture 15 0 92 (_process (_alias ((sub_wire1)(sub_wire0(t_15_15))))(_simple)
				(_target(33))
				(_sensitivity(17(d_15_15)))
			)))
			(#ASSIGN#93_16 (_architecture 16 0 93 (_process (_alias ((eq0f)(sub_wire1)))(_simple)
				(_target(16))
				(_sensitivity(33))
			)))
			(#ASSIGN#94_17 (_architecture 17 0 94 (_process (_alias ((eq05)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(32))
			)))
			(#ASSIGN#95_18 (_architecture 18 0 95 (_process (_alias ((eq06)(sub_wire3)))(_simple)
				(_target(7))
				(_sensitivity(31))
			)))
			(#ASSIGN#96_19 (_architecture 19 0 96 (_process (_alias ((eq07)(sub_wire4)))(_simple)
				(_target(8))
				(_sensitivity(30))
			)))
			(#ASSIGN#97_20 (_architecture 20 0 97 (_process (_alias ((eq08)(sub_wire5)))(_simple)
				(_target(9))
				(_sensitivity(29))
			)))
			(#ASSIGN#98_21 (_architecture 21 0 98 (_process (_alias ((eq09)(sub_wire6)))(_simple)
				(_target(10))
				(_sensitivity(28))
			)))
			(#ASSIGN#99_22 (_architecture 22 0 99 (_process (_alias ((eq0a)(sub_wire7)))(_simple)
				(_target(11))
				(_sensitivity(27))
			)))
			(#ASSIGN#100_23 (_architecture 23 0 100 (_process (_alias ((eq00)(sub_wire8)))(_simple)
				(_target(1))
				(_sensitivity(26))
			)))
			(#ASSIGN#101_24 (_architecture 24 0 101 (_process (_alias ((eq0b)(sub_wire9)))(_simple)
				(_target(12))
				(_sensitivity(25))
			)))
			(#ASSIGN#102_25 (_architecture 25 0 102 (_process (_alias ((eq01)(sub_wire10)))(_simple)
				(_target(2))
				(_sensitivity(24))
			)))
			(#ASSIGN#103_26 (_architecture 26 0 103 (_process (_alias ((eq0c)(sub_wire11)))(_simple)
				(_target(13))
				(_sensitivity(23))
			)))
			(#ASSIGN#104_27 (_architecture 27 0 104 (_process (_alias ((eq02)(sub_wire12)))(_simple)
				(_target(3))
				(_sensitivity(22))
			)))
			(#ASSIGN#105_28 (_architecture 28 0 105 (_process (_alias ((eq0d)(sub_wire13)))(_simple)
				(_target(14))
				(_sensitivity(21))
			)))
			(#ASSIGN#106_29 (_architecture 29 0 106 (_process (_alias ((eq03)(sub_wire14)))(_simple)
				(_target(4))
				(_sensitivity(20))
			)))
			(#ASSIGN#107_30 (_architecture 30 0 107 (_process (_alias ((eq0e)(sub_wire15)))(_simple)
				(_target(15))
				(_sensitivity(19))
			)))
			(#ASSIGN#108_31 (_architecture 31 0 108 (_process (_alias ((eq04)(sub_wire16)))(_simple)
				(_target(5))
				(_sensitivity(18))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 lpm_decode_component.lpm_decodes (_constant \16\))
		(_toward 0 lpm_decode_component.lpm_type (_string \V"LPM_DECODE"\))
		(_toward 0 lpm_decode_component.lpm_width (_constant \4\))
	)
	(_scope
	)
	(_instantiation lpm_decode_component 0 110 (_entity ovi_lpm  lpm_decode)
		(_port
			((data) (data))
			((eq) (sub_wire0))
			((aclr) (_open))
			((clken) (_open))
			((clock) (_open))
			((enable) (_open))
		)
	)
	(_model . CmdDecoder 33 -1)

)
I 000050 55 6493          1195538924922 FrameCtrl
(_unit VERILOG 6.743.6.418 (FrameCtrl 0 12 (FrameCtrl 0 12 ))
	(_version v38)
	(_time 1195538924406 2007.11.19 22:08:44)
	(_source (\./../../source/framectrl.v\ VERILOG (\./../../source/framectrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 15))
	(_entity
		(_time 1195538924406)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iFlipGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iFlip ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk0 ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 19 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal iAdr0 ~[15:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 20 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD0 ~[8:0]wire~ 0 20 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ0 ~[8:0]wire~ 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn0 ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iClk1 ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iAdr1 ~[15:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iD1 ~[8:0]wire~ 0 27 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ1 ~[8:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn1 ~wire 0 29 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 32 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 33 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 34 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 38 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Face0 ~reg 0 41 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FrameA_Adr ~[15:0]wire~ 0 45 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Clk ~wire 0 48 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FrameA_WrEn ~wire 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_D ~[8:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Q ~[8:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#42_0 (_architecture 0 0 42 (_process 
				(_target(20))
			)))
			(#ALWAYS#54_1 (_architecture 1 0 54 (_process 
				(_target(20))
				(_read(0)(2)(1)(20))
				(_need_init)
			)))
			(#ASSIGN#76_2 (_architecture 2 0 76 (_process (_simple)
				(_target(15))
			)))
			(#ASSIGN#76_3 (_architecture 3 0 76 (_process (_simple)
				(_target(19))
			)))
			(#ASSIGN#76_4 (_architecture 4 0 76 (_process (_simple)
				(_target(17))
			)))
			(#ASSIGN#76_5 (_architecture 5 0 76 (_process (_simple)
				(_target(18))
			)))
			(#ASSIGN#79_6 (_architecture 6 0 79 (_process (_simple)
				(_target(6))
				(_sensitivity(20)(25)(14))
			)))
			(#ASSIGN#80_7 (_architecture 7 0 80 (_process (_simple)
				(_target(11))
				(_sensitivity(20)(14)(25))
			)))
			(#ASSIGN#97_8 (_architecture 8 0 97 (_process (_alias ((FrameA_Adr)(_Face0)(iAdr0)(iAdr1)))(_simple)
				(_target(21))
				(_sensitivity(20)(4)(9))
			)))
			(#ASSIGN#98_9 (_architecture 9 0 98 (_process (_alias ((FrameA_D)(_Face0)(iD0)(iD1)))(_simple)
				(_target(24))
				(_sensitivity(20)(5)(10))
			)))
			(#ASSIGN#99_10 (_architecture 10 0 99 (_process (_alias ((FrameA_WrEn)(_Face0)(iWrEn0)(iWrEn1)))(_simple)
				(_target(23))
				(_sensitivity(20)(7)(12))
			)))
			(#ASSIGN#102_11 (_architecture 11 0 102 (_process (_simple)
				(_target(13))
				(_sensitivity(20)(9)(4))
			)))
			(#ASSIGN#105_12 (_architecture 12 0 105 (_process (_simple)
				(_target(14))
				(_sensitivity(16)(20)(10)(5))
			)))
			(#ASSIGN#106_13 (_architecture 13 0 106 (_process (_alias ((oSRAM_WE_)(_Face0)(iWrEn1)(iWrEn0)))(_simple)
				(_target(16))
				(_sensitivity(20)(12)(7))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FrameA0 0 59 (_entity .  FrameA)
		(_port
			((inclock) (iClk1))
			((outclock) (iClk1))
			((address) (FrameA_Adr))
			((data) (FrameA_D))
			((q) (FrameA_Q))
			((wren) (FrameA_WrEn))
		)
	)
	(_model . FrameCtrl 15 -1)

)
I 000047 55 5722          1195538924926 FrameA
(_unit VERILOG 6.743.6.418 (FrameA 0 39 (FrameA 0 39 ))
	(_version v38)
	(_time 1195538924406 2007.11.19 22:08:44)
	(_source (\./../../lib/framea.v\ VERILOG (\./../../lib/framea.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195538924406)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[15:0]wire~ 0 40 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal address ~[15:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 41 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal data ~[8:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal inclock ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wren ~wire 0 44 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal q ~[8:0]wire~ 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[8:0]wire~ 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#55_0 (_architecture 0 0 55 (_process (_alias ((q)(sub_wire0)))(_simple)
				(_target(5))
				(_sensitivity(6))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altsyncram_component.clock_enable_input_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.clock_enable_output_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.init_file (_string \V"../startup.hex"\))
		(_toward 0 altsyncram_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altsyncram_component.lpm_type (_string \V"altsyncram"\))
		(_toward 0 altsyncram_component.numwords_a (_constant \38400\))
		(_toward 0 altsyncram_component.operation_mode (_string \V"SINGLE_PORT"\))
		(_toward 0 altsyncram_component.outdata_aclr_a (_string \V"NONE"\))
		(_toward 0 altsyncram_component.outdata_reg_a (_string \V"CLOCK1"\))
		(_toward 0 altsyncram_component.power_up_uninitialized (_string \V"FALSE"\))
		(_toward 0 altsyncram_component.widthad_a (_constant \16\))
		(_toward 0 altsyncram_component.width_a (_constant \9\))
		(_toward 0 altsyncram_component.width_byteena_a (_constant \1\))
	)
	(_scope
	)
	(_instantiation altsyncram_component 0 57 (_entity ovi_lpm  altsyncram)
		(_port
			((wren_a) (wren))
			((clock0) (inclock))
			((clock1) (outclock))
			((address_a) (address))
			((data_a) (data))
			((q_a) (sub_wire0))
			((aclr0) (\1 \))
			((aclr1) (\2 \))
			((address_b) (\3 \))
			((addressstall_a) (\4 \))
			((addressstall_b) (\5 \))
			((byteena_a) (\6 \))
			((byteena_b) (\7 \))
			((clocken0) (\8 \))
			((clocken1) (\9 \))
			((clocken2) (\10 \))
			((clocken3) (\11 \))
			((data_b) (\12 \))
			((eccstatus) (_open))
			((q_b) (_open))
			((rden_a) (\13 \))
			((rden_b) (\14 \))
			((wren_b) (\15 \))
		)
	)
	(_model . FrameA 2 -1)

)
I 000045 55 6740          1195538924930 Line
(_unit VERILOG 6.743.6.418 (Line 0 14 (Line 0 14 ))
	(_version v38)
	(_time 1195538924406 2007.11.19 22:08:44)
	(_source (\./../../source/line.v\ VERILOG (\./../../source/line.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1195538924406)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~0 0 16 \240\ (_entity -1 (_code  16))))
		(_port (_internal iClk ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 23 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal iX0 ~[7:0]wire~ 0 23 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iY0 ~[7:0]wire~ 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iX1 ~[7:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iY1 ~[7:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 29 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Done ~reg 0 34 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]wire~S 0 44 (_array ~wire ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal X0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 51 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal dxAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dyAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Steep ~wire 0 60 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 64 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _AddrX ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _AddrY ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~S 0 78 (_array ~reg ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal _X ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Y ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dx ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dy ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Err ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _LastStep ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _NegativeYStep ~reg 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#35_0 (_architecture 0 0 35 (_process 
				(_target(9))
			)))
			(#ASSIGN#37_1 (_architecture 1 0 37 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(9))
			)))
			(#ASSIGN#44_2 (_architecture 2 0 44 (_process (_simple)
				(_target(10))
				(_sensitivity(3))
			)))
			(#ASSIGN#44_3 (_architecture 3 0 44 (_process (_simple)
				(_target(11))
				(_sensitivity(4))
			)))
			(#ASSIGN#44_4 (_architecture 4 0 44 (_process (_simple)
				(_target(12))
			)))
			(#ASSIGN#44_5 (_architecture 5 0 44 (_process (_simple)
				(_target(13))
			)))
			(#INITIAL#52_6 (_architecture 6 0 52 (_process 
				(_target(14))
			)))
			(#ASSIGN#54_7 (_architecture 7 0 54 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(8))
				(_sensitivity(14))
			)))
			(#ASSIGN#58_8 (_architecture 8 0 58 (_process (_alias ((dxAbs)(X1)(X0)(X1)(X0)(X0)(X1)))(_simple)
				(_target(15))
				(_sensitivity(12)(10))
			)))
			(#ASSIGN#58_9 (_architecture 9 0 58 (_process (_alias ((dyAbs)(Y1)(Y0)(Y1)(Y0)(Y0)(Y1)))(_simple)
				(_target(16))
				(_sensitivity(13)(11))
			)))
			(#ASSIGN#60_10 (_architecture 10 0 60 (_process (_alias ((Steep)(dyAbs)(dxAbs)))(_simple)
				(_target(17))
				(_sensitivity(16)(15))
			)))
			(#INITIAL#65_11 (_architecture 11 0 65 (_process 
				(_target(18)(19))
			)))
			(#ASSIGN#70_12 (_architecture 12 0 70 (_process (_simple)
				(_target(7))
				(_sensitivity(18)(19))
			)))
			(#INITIAL#80_13 (_architecture 13 0 80 (_process 
				(_target(20)(21)(22)(23)(25)(26))
			)))
			(#ALWAYS#90_14 (_architecture 14 0 90 (_process 
				(_target(14)(9)(22)(23)(24)(21)(20)(25)(18)(19)(26))
				(_read(0)(1)(12)(10)(16)(11)(13)(17)(15)(2)(20)(25)(21)(24)(23)(22)(26))
				(_need_init)
			)))
			(#INTERNAL#0_15 (_internal 15 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Line 17 -1)

)
I 000053 55 2649          1195538924934 SSHLEDMDCtrl
(_unit VERILOG 6.743.6.418 (SSHLEDMDCtrl 0 14 (SSHLEDMDCtrl 0 14 ))
	(_version v38)
	(_time 1195538924406 2007.11.19 22:08:44)
	(_source (\./../../source/sshledmdctrl.v\ VERILOG (\./../../source/sshledmdctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1195538924406)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 15 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iBCD ~[3:0]wire~ 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 16 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oMatrix ~[6:0]wire~ 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]reg~ 0 19 (_array ~reg ((_downto (i 6) (i 0))))))
		(_signal (_internal _oMatrix ~[6:0]reg~ 0 19 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#20_0 (_architecture 0 0 20 (_process 
				(_target(2))
			)))
			(#ASSIGN#22_1 (_architecture 1 0 22 (_process (_alias ((oMatrix)(_oMatrix)))(_simple)
				(_target(1))
				(_sensitivity(2))
			)))
			(#ALWAYS#26_2 (_architecture 2 0 26 (_process 
				(_target(2))
				(_read)
				(_sensitivity(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . SSHLEDMDCtrl 4 -1)

)
I 000055 55 18437         1195538924938 swankmania_HDL
(_unit VERILOG 6.743.6.418 (swankmania_HDL 0 12 (swankmania_HDL 0 12 ))
	(_version v38)
	(_time 1195538924406 2007.11.19 22:08:44)
	(_source (\./../../source/swankmania_hdl.v\ VERILOG (\./../../source/swankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 60))
	(_entity
		(_time 1195538924406)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate gSSHLEDMDCtrl 0 275 (_verilogfor  (_code  60) (_code  61) (_code  62))
	  (_object
	  	(_type (_internal ~vector~0 0 274 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal gCnt ~vector~0 0 274  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_59 (_internal 59 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation Digit 0 277 (_entity .  SSHLEDMDCtrl)
	  	(_port
	  		((iBCD) (SSHLEDMDCtrlD(_range  63)))
	  		((oMatrix) (SSHLEDMDCtrlQ(_range  64)))
	  	)
	  )
	)
	(_object
		(_port (_internal iClk27 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk50 ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 18 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal iSwitch ~[17:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 19 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iButton_ ~[3:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oLEDR ~[17:0]wire~ 0 22 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 23 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal oLEDG ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 26 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oHex7 ~[6:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex6 ~[6:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex5 ~[6:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex4 ~[6:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex3 ~[6:0]wire~ 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex2 ~[6:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex1 ~[6:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex0 ~[6:0]wire~ 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[23:0]wire~ 0 36 (_array ~wire ((_downto (i 23) (i 0))))))
		(_port (_internal ioGPIO0 ~[23:0]wire~ 0 36 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[25:0]wire~ 0 39 (_array ~wire ((_downto (i 25) (i 0))))))
		(_port (_internal ioGPIO1 ~[25:0]wire~ 0 39 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 43 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 43 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Clk16 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Clk100 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineWrEn ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineDone ~wire 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineAdr ~[15:0]wire~ 0 56 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipWrEn ~wire 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipDone ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipAdr ~[15:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_RGB ~[8:0]wire~ 0 62 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Vsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Hsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_SD ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_MCK ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Adr ~[15:0]wire~ 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComD ~[8:0]wire~ 0 70 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComColor ~[8:0]wire~ 0 71 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComCmd ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFrame ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFlip ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComDrawGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComPolyline ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComTriangle ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 86 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal ComX0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[31:0]wire~ 0 88 (_array ~wire ((_range  65)))))
		(_signal (_internal SSHLEDMDCtrlD ~[31:0]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[55:0]wire~ 0 89 (_array ~wire ((_range  66)))))
		(_signal (_internal SSHLEDMDCtrlQ ~[55:0]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~wire -1 141 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~wire -1 205 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 0 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal \3 \ ~[8:0]reg~ -1 0 (_internal (_uni (_constant \9'h0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~[15:0]wire~ -1 217 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~wire -1 220 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~wire -1 237 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~wire -1 256 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#141_0 (_internal 0 0 141 (_process (_alias ((\1 \)(ComPolyline)(LineDone)(ComFlip)(FlipDone)(ComPolyline)(ComFlip)))(_simple)
				(_target(54))
				(_sensitivity(44)(26)(42)(29))
			)))
			(#INTERNAL#205_1 (_internal 1 0 205 (_process (_alias ((\2 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(55))
				(_sensitivity(43)(42))
			)))
			(#INTERNAL#217_2 (_internal 2 0 217 (_process (_alias ((\5 \)(ComPolyline)(LineAdr)(FlipAdr)))(_simple)
				(_target(58))
				(_sensitivity(44)(27)(30))
			)))
			(#INTERNAL#220_3 (_internal 3 0 220 (_process (_alias ((\6 \)(ComPolyline)(LineWrEn)(ComFlip)(FlipWrEn)))(_simple)
				(_target(59))
				(_sensitivity(44)(25)(42)(28))
			)))
			(#INTERNAL#237_4 (_internal 4 0 237 (_process (_alias ((\7 \)(ComDrawGo)(ComPolyline)))(_simple)
				(_target(60))
				(_sensitivity(43)(44))
			)))
			(#INTERNAL#256_5 (_internal 5 0 256 (_process (_alias ((\8 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(61))
				(_sensitivity(43)(42))
			)))
			(#ASSIGN#102_6 (_architecture 6 0 102 (_process (_alias ((ComFrame)(ACX_Vsync)))(_simple)
				(_target(41))
				(_sensitivity(32))
			)))
			(#ASSIGN#127_7 (_architecture 7 0 127 (_process (_simple)
				(_target(14(0)))
			)))
			(#ASSIGN#127_8 (_architecture 8 0 127 (_process (_alias ((ComD(0))(ioGPIO0(1))))(_simple)
				(_target(37(0)))
				(_sensitivity(14(1)))
			)))
			(#ASSIGN#127_9 (_architecture 9 0 127 (_process (_simple)
				(_target(14(2)))
			)))
			(#ASSIGN#127_10 (_architecture 10 0 127 (_process (_alias ((ComD(1))(ioGPIO0(3))))(_simple)
				(_target(37(1)))
				(_sensitivity(14(3)))
			)))
			(#ASSIGN#127_11 (_architecture 11 0 127 (_process (_simple)
				(_target(14(4)))
			)))
			(#ASSIGN#127_12 (_architecture 12 0 127 (_process (_alias ((ComD(2))(ioGPIO0(5))))(_simple)
				(_target(37(2)))
				(_sensitivity(14(5)))
			)))
			(#ASSIGN#127_13 (_architecture 13 0 127 (_process (_simple)
				(_target(14(6)))
			)))
			(#ASSIGN#127_14 (_architecture 14 0 127 (_process (_alias ((ComD(3))(ioGPIO0(7))))(_simple)
				(_target(37(3)))
				(_sensitivity(14(7)))
			)))
			(#ASSIGN#127_15 (_architecture 15 0 127 (_process (_simple)
				(_target(14(8)))
			)))
			(#ASSIGN#127_16 (_architecture 16 0 127 (_process (_alias ((ComD(4))(ioGPIO0(9))))(_simple)
				(_target(37(4)))
				(_sensitivity(14(9)))
			)))
			(#ASSIGN#127_17 (_architecture 17 0 127 (_process (_simple)
				(_target(14(10)))
			)))
			(#ASSIGN#127_18 (_architecture 18 0 127 (_process (_alias ((ComD(5))(ioGPIO0(11))))(_simple)
				(_target(37(5)))
				(_sensitivity(14(11)))
			)))
			(#ASSIGN#127_19 (_architecture 19 0 127 (_process (_simple)
				(_target(14(12)))
			)))
			(#ASSIGN#127_20 (_architecture 20 0 127 (_process (_alias ((ComD(6))(ioGPIO0(13))))(_simple)
				(_target(37(6)))
				(_sensitivity(14(13)))
			)))
			(#ASSIGN#127_21 (_architecture 21 0 127 (_process (_simple)
				(_target(14(14)))
			)))
			(#ASSIGN#127_22 (_architecture 22 0 127 (_process (_alias ((ComD(7))(ioGPIO0(15))))(_simple)
				(_target(37(7)))
				(_sensitivity(14(15)))
			)))
			(#ASSIGN#127_23 (_architecture 23 0 127 (_process (_simple)
				(_target(14(16)))
			)))
			(#ASSIGN#127_24 (_architecture 24 0 127 (_process (_alias ((ComD(8))(ioGPIO0(17))))(_simple)
				(_target(37(8)))
				(_sensitivity(14(17)))
			)))
			(#ASSIGN#127_25 (_architecture 25 0 127 (_process (_simple)
				(_target(14(18)))
			)))
			(#ASSIGN#127_26 (_architecture 26 0 127 (_process (_alias ((ComGo)(ioGPIO0(19))))(_simple)
				(_target(39))
				(_sensitivity(14(19)))
			)))
			(#ASSIGN#127_27 (_architecture 27 0 127 (_process (_simple)
				(_target(14(20)))
			)))
			(#ASSIGN#127_28 (_architecture 28 0 127 (_process (_alias ((ComCmd)(ioGPIO0(21))))(_simple)
				(_target(40))
				(_sensitivity(14(21)))
			)))
			(#ASSIGN#127_29 (_architecture 29 0 127 (_process (_simple)
				(_target(14(22)))
			)))
			(#ASSIGN#127_30 (_architecture 30 0 127 (_process (_alias ((ioGPIO0(23))(ComFrame)))(_simple)
				(_target(14(23)))
				(_sensitivity(41))
			)))
			(#ASSIGN#186_31 (_architecture 31 0 186 (_process (_simple)
				(_target(15(0)))
			)))
			(#ASSIGN#186_32 (_architecture 32 0 186 (_process (_alias ((ioGPIO1(1))(ACX_RGB(8))))(_simple)
				(_target(15(1)))
				(_sensitivity(31(8)))
			)))
			(#ASSIGN#186_33 (_architecture 33 0 186 (_process (_simple)
				(_target(15(2)))
			)))
			(#ASSIGN#186_34 (_architecture 34 0 186 (_process (_alias ((ioGPIO1(3))(ACX_RGB(7))))(_simple)
				(_target(15(3)))
				(_sensitivity(31(7)))
			)))
			(#ASSIGN#186_35 (_architecture 35 0 186 (_process (_simple)
				(_target(15(4)))
			)))
			(#ASSIGN#186_36 (_architecture 36 0 186 (_process (_alias ((ioGPIO1(5))(ACX_RGB(6))))(_simple)
				(_target(15(5)))
				(_sensitivity(31(6)))
			)))
			(#ASSIGN#186_37 (_architecture 37 0 186 (_process (_simple)
				(_target(15(6)))
			)))
			(#ASSIGN#186_38 (_architecture 38 0 186 (_process (_alias ((ioGPIO1(7))(ACX_RGB(5))))(_simple)
				(_target(15(7)))
				(_sensitivity(31(5)))
			)))
			(#ASSIGN#186_39 (_architecture 39 0 186 (_process (_simple)
				(_target(15(8)))
			)))
			(#ASSIGN#186_40 (_architecture 40 0 186 (_process (_alias ((ioGPIO1(9))(ACX_RGB(4))))(_simple)
				(_target(15(9)))
				(_sensitivity(31(4)))
			)))
			(#ASSIGN#186_41 (_architecture 41 0 186 (_process (_simple)
				(_target(15(10)))
			)))
			(#ASSIGN#186_42 (_architecture 42 0 186 (_process (_alias ((ioGPIO1(11))(ACX_RGB(3))))(_simple)
				(_target(15(11)))
				(_sensitivity(31(3)))
			)))
			(#ASSIGN#186_43 (_architecture 43 0 186 (_process (_simple)
				(_target(15(12)))
			)))
			(#ASSIGN#186_44 (_architecture 44 0 186 (_process (_alias ((ioGPIO1(13))(ACX_RGB(2))))(_simple)
				(_target(15(13)))
				(_sensitivity(31(2)))
			)))
			(#ASSIGN#186_45 (_architecture 45 0 186 (_process (_simple)
				(_target(15(14)))
			)))
			(#ASSIGN#186_46 (_architecture 46 0 186 (_process (_alias ((ioGPIO1(15))(ACX_RGB(1))))(_simple)
				(_target(15(15)))
				(_sensitivity(31(1)))
			)))
			(#ASSIGN#186_47 (_architecture 47 0 186 (_process (_simple)
				(_target(15(16)))
			)))
			(#ASSIGN#186_48 (_architecture 48 0 186 (_process (_alias ((ioGPIO1(17))(ACX_RGB(0))))(_simple)
				(_target(15(17)))
				(_sensitivity(31(0)))
			)))
			(#ASSIGN#186_49 (_architecture 49 0 186 (_process (_simple)
				(_target(15(18)))
			)))
			(#ASSIGN#186_50 (_architecture 50 0 186 (_process (_alias ((ioGPIO1(19))(ACX_Hsync)))(_simple)
				(_target(15(19)))
				(_sensitivity(33))
			)))
			(#ASSIGN#186_51 (_architecture 51 0 186 (_process (_simple)
				(_target(15(20)))
			)))
			(#ASSIGN#186_52 (_architecture 52 0 186 (_process (_alias ((ioGPIO1(21))(ACX_Vsync)))(_simple)
				(_target(15(21)))
				(_sensitivity(32))
			)))
			(#ASSIGN#186_53 (_architecture 53 0 186 (_process (_simple)
				(_target(15(22)))
			)))
			(#ASSIGN#186_54 (_architecture 54 0 186 (_process (_alias ((ioGPIO1(23))(ACX_SD)))(_simple)
				(_target(15(23)))
				(_sensitivity(34))
			)))
			(#ASSIGN#186_55 (_architecture 55 0 186 (_process (_simple)
				(_target(15(24)))
			)))
			(#ASSIGN#186_56 (_architecture 56 0 186 (_process (_alias ((ioGPIO1(25))(ACX_MCK)))(_simple)
				(_target(15(25)))
				(_sensitivity(35))
			)))
			(#ASSIGN#272_57 (_architecture 57 0 272 (_process (_simple)
				(_target(6)(7)(8)(9)(10)(11)(12)(13))
				(_sensitivity(53))
			)))
			(#INTERNAL#0_58 (_internal 58 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation PLL_Sys0 0 93 (_entity .  PLL_Sys)
		(_port
			((inclk0) (iClk50))
			((c0) (Clk16))
			((c1) (Clk100))
		)
	)
	(_instantiation ComCtrl0 0 129 (_entity .  ComCtrl)
		(_port
			((iClk) (Clk100))
			((iD) (ComD))
			((iGo) (ComGo))
			((iCmd) (ComCmd))
			((oGo) (ComDrawGo))
			((iDone) (\1 \))
			((oColor) (ComColor))
			((oX0) (ComX0))
			((oY0) (ComY0))
			((oX1) (ComX1))
			((oY1) (ComY1))
			((oX2) (ComX2))
			((oY2) (ComY2))
			((oFlip) (ComFlip))
			((oPolyline) (ComPolyline))
			((oTriangle) (ComTriangle))
			((oDbgFull) (oLEDR(0)))
			((oDbgFullPersistent) (oLEDR(1)))
			((oDbgUsed) (SSHLEDMDCtrlD))
		)
	)
	(_instantiation ACX705AKM_Ctrl0 0 188 (_entity .  ACX705AKM_Ctrl)
		(_port
			((iClk100) (Clk100))
			((iClk16) (Clk16))
			((oVsync) (ACX_Vsync))
			((oHsync) (ACX_Hsync))
			((oSD) (ACX_SD))
			((oMCK) (ACX_MCK))
			((oAdr) (ACX_Adr))
		)
	)
	(_instantiation FrameCtrl0 0 201 (_entity .  FrameCtrl)
		(_port
			((iClk) (Clk100))
			((iFlipGo) (\2 \))
			((iFlip) (ComFlip))
			((iClk0) (ACX_MCK))
			((iAdr0) (ACX_Adr))
			((iD0) (\3 \))
			((oQ0) (ACX_RGB))
			((iWrEn0) (\4 \))
			((iClk1) (Clk100))
			((iAdr1) (\5 \))
			((iD1) (ComColor))
			((oQ1) (_open))
			((iWrEn1) (\6 \))
			((oSRAM_A) (oSRAM_A))
			((ioSRAM_IO) (ioSRAM_IO))
			((oSRAM_CE_) (oSRAM_CE_))
			((oSRAM_WE_) (oSRAM_WE_))
			((oSRAM_LB_) (oSRAM_LB_))
			((oSRAM_UB_) (oSRAM_UB_))
			((oSRAM_OE_) (oSRAM_OE_))
		)
	)
	(_instantiation Line0 0 233 (_entity .  Line)
		(_port
			((iClk) (Clk100))
			((iGo) (\7 \))
			((oDone) (LineDone))
			((iX0) (ComX0))
			((iY0) (ComY0))
			((iX1) (ComX1))
			((iY1) (ComY1))
			((oAdr) (LineAdr))
			((oWrEn) (LineWrEn))
		)
	)
	(_instantiation Flip0 0 252 (_entity .  Flip)
		(_port
			((iClk) (Clk100))
			((iGo) (\8 \))
			((oDone) (FlipDone))
			((oAdr) (FlipAdr))
			((oWrEn) (FlipWrEn))
		)
	)
	(_model . swankmania_HDL 67 -1)

)
I 000048 55 10448         1195538924942 PLL_Sys
(_unit VERILOG 6.743.6.418 (PLL_Sys 0 39 (PLL_Sys 0 39 ))
	(_version v38)
	(_time 1195538924406 2007.11.19 22:08:44)
	(_source (\./../../lib/pll_sys.v\ VERILOG (\./../../lib/pll_sys.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195538924406)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal inclk0 ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c0 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal c1 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 48 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal sub_wire0 ~[5:0]wire~ 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 49 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire5 ~[0:0]wire~ 0 49 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 50 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire2 ~[1:1]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~[0:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 55 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal sub_wire4 ~[1:0]wire~ 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 0 (_array ~reg ((_downto (i 5) (i 0))))))
		(_signal (_internal \2 \ ~[5:0]reg~ -1 0 (_internal (_uni (_constant \6'h3f\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 0 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal \5 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \17 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#49_0 (_architecture 0 0 49 (_process (_simple)
				(_target(4))
			)))
			(#ASSIGN#50_1 (_architecture 1 0 50 (_process (_alias ((sub_wire2)(sub_wire0(t_1_1))))(_simple)
				(_target(5))
				(_sensitivity(3(d_1_1)))
			)))
			(#ASSIGN#51_2 (_architecture 2 0 51 (_process (_alias ((sub_wire1)(sub_wire0(t_0_0))))(_simple)
				(_target(6))
				(_sensitivity(3(d_0_0)))
			)))
			(#ASSIGN#52_3 (_architecture 3 0 52 (_process (_alias ((c0)(sub_wire1)))(_simple)
				(_target(1))
				(_sensitivity(6))
			)))
			(#ASSIGN#53_4 (_architecture 4 0 53 (_process (_alias ((c1)(sub_wire2)))(_simple)
				(_target(2))
				(_sensitivity(5))
			)))
			(#ASSIGN#54_5 (_architecture 5 0 54 (_process (_alias ((sub_wire3)(inclk0)))(_simple)
				(_target(7))
				(_sensitivity(0))
			)))
			(#ASSIGN#55_6 (_architecture 6 0 55 (_process (_alias ((sub_wire4)(sub_wire5)(sub_wire3)))(_simple)
				(_target(8))
				(_sensitivity(4)(7))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altpll_component.clk0_divide_by (_constant \25\))
		(_toward 0 altpll_component.clk0_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk0_multiply_by (_constant \8\))
		(_toward 0 altpll_component.clk0_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.clk1_divide_by (_constant \1\))
		(_toward 0 altpll_component.clk1_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk1_multiply_by (_constant \2\))
		(_toward 0 altpll_component.clk1_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.compensate_clock (_string \V"CLK0"\))
		(_toward 0 altpll_component.inclk0_input_frequency (_constant \20000\))
		(_toward 0 altpll_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altpll_component.lpm_hint (_string \V"CBX_MODULE_PREFIX=PLL_Sys"\))
		(_toward 0 altpll_component.lpm_type (_string \V"altpll"\))
		(_toward 0 altpll_component.operation_mode (_string \V"NORMAL"\))
		(_toward 0 altpll_component.port_activeclock (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_areset (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkloss (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkswitch (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_configupdate (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_fbin (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_inclk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_inclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_locked (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pfdena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasecounterselect (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasedone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasestep (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phaseupdown (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pllena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanaclr (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclk (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclkena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandata (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandataout (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanread (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanwrite (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk1 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk3 (_string \V"PORT_UNUSED"\))
	)
	(_scope
	)
	(_instantiation altpll_component 0 57 (_entity ovi_lpm  altpll)
		(_port
			((inclk) (sub_wire4))
			((clk) (sub_wire0))
			((activeclock) (_open))
			((areset) (\1 \))
			((clkbad) (_open))
			((clkena) (\2 \))
			((clkloss) (_open))
			((clkswitch) (\3 \))
			((configupdate) (\4 \))
			((enable0) (_open))
			((enable1) (_open))
			((extclk) (_open))
			((extclkena) (\5 \))
			((fbin) (\6 \))
			((fbout) (_open))
			((locked) (_open))
			((pfdena) (\7 \))
			((phasecounterselect) (\8 \))
			((phasedone) (_open))
			((phasestep) (\9 \))
			((phaseupdown) (\10 \))
			((pllena) (\11 \))
			((scanaclr) (\12 \))
			((scanclk) (\13 \))
			((scanclkena) (\14 \))
			((scandata) (\15 \))
			((scandataout) (_open))
			((scandone) (_open))
			((scanread) (\16 \))
			((scanwrite) (\17 \))
			((sclkout0) (_open))
			((sclkout1) (_open))
			((vcooverrange) (_open))
			((vcounderrange) (_open))
		)
	)
	(_model . PLL_Sys 8 -1)

)
I 000045 55 3483          1195538924946 Flip
(_unit VERILOG 6.743.6.418 (Flip 0 12 (Flip 0 12 ))
	(_version v38)
	(_time 1195538924406 2007.11.19 22:08:44)
	(_source (\./../../source/flip.v\ VERILOG (\./../../source/flip.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195538924406)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]reg~ 0 22 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal _Adr ~[15:0]reg~ 0 22 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Done ~reg 0 24 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 26 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#23_0 (_architecture 0 0 23 (_process 
				(_target(5))
			)))
			(#INITIAL#25_1 (_architecture 1 0 25 (_process 
				(_target(6))
			)))
			(#INITIAL#27_2 (_architecture 2 0 27 (_process 
				(_target(7))
			)))
			(#ASSIGN#29_3 (_architecture 3 0 29 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(6))
			)))
			(#ASSIGN#30_4 (_architecture 4 0 30 (_process (_alias ((oAdr)(_Adr)))(_simple)
				(_target(3))
				(_sensitivity(5))
			)))
			(#ASSIGN#31_5 (_architecture 5 0 31 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#33_6 (_architecture 6 0 33 (_process 
				(_target(6)(7)(5))
				(_read(0)(1)(5))
				(_need_init)
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Flip 9 -1)

)
I 000046 55 2572          1195538924950 tbClk
(_unit VERILOG 6.743.6.418 (tbClk 0 13 (tbClk 0 13 ))
	(_version v38)
	(_time 1195538924406 2007.11.19 22:08:44)
	(_source (\./../../source/tbclk.v\ VERILOG (\./../../source/tbclk.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1195538924406)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Timescale_kHz ~vector~0 0 15 \1000000000\ (_entity -1 (_code  3))))
		(_type (_internal ~vector~1 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Frequency_kHz ~vector~1 0 17 \0\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Ticks ~vector~2 0 27 \$unsigned(Timescale_kHz/2*Frequency_kHz)\ (_entity -1 (_code  5)))(_constant))
		(_port (_internal _oClk ~reg 0 19 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#22_0 (_architecture 0 0 22 (_process 
				(_target(0))
			)))
			(#ALWAYS#29_1 (_architecture 1 0 29 (_process 
				(_target(0))
				(_read(0))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . tbClk 6 -1)

)
I 000057 55 2946          1195538924954 tbswankmania_HDL
(_unit VERILOG 6.743.6.418 (tbswankmania_HDL 0 11 (tbswankmania_HDL 0 11 ))
	(_version v38)
	(_time 1195538924406 2007.11.19 22:08:44)
	(_source (\./../../source/tbswankmania_hdl.v\ VERILOG (\./../../source/tbswankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195538924406)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_signal (_internal iClk27 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal iClk50 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#75_0 (_architecture 0 0 75 (_process 
				(_monitor)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbClk0 0 17 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \50000\))
		)
		(_port
			((_oClk) (iClk50))
		)
	)
	(_instantiation tbClk1 0 26 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \27000\))
		)
		(_port
			((_oClk) (iClk27))
		)
	)
	(_instantiation swankmania_HDL0 0 35 (_entity .  swankmania_HDL)
		(_port
			((iClk27) (iClk27))
			((iClk50) (iClk50))
			((iSwitch) (_open))
			((iButton_) (_open))
			((oLEDR) (_open))
			((oLEDG) (_open))
			((oHex7) (_open))
			((oHex6) (_open))
			((oHex5) (_open))
			((oHex4) (_open))
			((oHex3) (_open))
			((oHex2) (_open))
			((oHex1) (_open))
			((oHex0) (_open))
			((ioGPIO0) (_open))
			((ioGPIO1) (_open))
			((oSRAM_A) (_open))
			((ioSRAM_IO) (_open))
			((oSRAM_CE_) (_open))
			((oSRAM_WE_) (_open))
			((oSRAM_LB_) (_open))
			((oSRAM_UB_) (_open))
			((oSRAM_OE_) (_open))
		)
	)
	(_model . tbswankmania_HDL 2 -1)

)
I 000046 55 1729          1195540844437 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1195540843921 2007.11.19 22:40:43)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1195540843921)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbswankmania_HDL 0 0 (_entity .  tbswankmania_HDL)
	)
	(_model . $root 1 -1)

)
I 000055 55 7300          1195540844441 ACX705AKM_Ctrl
(_unit VERILOG 6.743.6.418 (ACX705AKM_Ctrl 0 12 (ACX705AKM_Ctrl 0 12 ))
	(_version v38)
	(_time 1195540843921 2007.11.19 22:40:43)
	(_source (\./../../source/acx705akm_ctrl.v\ VERILOG (\./../../source/acx705akm_ctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 19))
	(_entity
		(_time 1195540843921)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 26 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal MCK_Hz ~vector~0 0 26 \4000000\ (_entity -1 (_code  19)))(_constant))
		(_type (_internal ~vector~1 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Hsync_Frame ~vector~1 0 27 \200\ (_entity -1 (_code  20)))(_constant))
		(_type (_internal ~vector~2 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Vsync_Hz ~vector~2 0 28 \74\ (_entity -1 (_code  21)))(_constant))
		(_type (_internal ~vector~3 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Dots_Frame ~vector~3 0 29 \272\ (_entity -1 (_code  22)))(_constant))
		(_type (_internal ~vector~4 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~4 0 30 \240\ (_entity -1 (_code  23)))(_constant))
		(_type (_internal ~vector~5 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Lines_Frame ~vector~5 0 31 \160\ (_entity -1 (_code  24)))(_constant))
		(_type (_internal ~vector~6 0 32 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Frame ~vector~6 0 32 \Pixels_Line*Lines_Frame\ (_entity -1 (_code  25)))(_constant))
		(_port (_internal iClk100 ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iClk16 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal oVsync ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHsync ~wire 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSD ~wire 0 17 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oMCK ~wire 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 19 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _MCK8 ~reg 0 37 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal _MCK ~reg 0 37 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _MCK100a ~reg 0 60 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _MCK100b ~reg 0 60 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _MCK100 ~reg 0 60 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCK100 ~wire 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 78 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _DotCnt ~[8:0]reg~ 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 79 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _HsyncCnt ~[7:0]reg~ 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _DotCnt100 ~[8:0]reg~ 0 87 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _HsyncCnt100 ~[7:0]reg~ 0 88 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _MCK100Dly ~reg 0 105 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Hsync ~reg 0 149 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Vsync ~reg 0 149 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#23_0 (_architecture 0 0 23 (_process (_simple)
				(_target(4))
			)))
			(#INITIAL#38_1 (_architecture 1 0 38 (_process 
				(_target(7)(8))
			)))
			(#ASSIGN#43_2 (_architecture 2 0 43 (_process (_alias ((oMCK)(_MCK)))(_simple)
				(_target(5))
				(_sensitivity(8))
			)))
			(#ALWAYS#46_3 (_architecture 3 0 46 (_process 
				(_target(7))
				(_read(1)(7))
				(_need_init)
			)))
			(#ALWAYS#52_4 (_architecture 4 0 52 (_process 
				(_target(8))
				(_read(7)(8))
				(_need_init)
			)))
			(#INITIAL#61_5 (_architecture 5 0 61 (_process 
				(_target(9)(10)(11))
			)))
			(#INITIAL#80_6 (_architecture 6 0 80 (_process 
				(_target(13)(14))
			)))
			(#INITIAL#89_7 (_architecture 7 0 89 (_process 
				(_target(15)(16))
			)))
			(#ASSIGN#94_8 (_architecture 8 0 94 (_process (_simple)
				(_target(6))
				(_sensitivity(15)(16))
			)))
			(#ALWAYS#97_9 (_architecture 9 0 97 (_process 
				(_target(13))
				(_read(5)(13))
				(_need_init)
			)))
			(#INITIAL#106_10 (_architecture 10 0 106 (_process 
				(_target(17))
			)))
			(#ALWAYS#107_11 (_architecture 11 0 107 (_process 
				(_target(9)(10)(11)(17)(15))
				(_read(0)(8)(9)(10)(12)(15))
				(_need_init)
			)))
			(#ALWAYS#124_12 (_architecture 12 0 124 (_process 
				(_target(14))
				(_read(5)(13)(14))
				(_need_init)
			)))
			(#ALWAYS#135_13 (_architecture 13 0 135 (_process 
				(_target(16))
				(_read(0)(17)(15)(16))
				(_need_init)
			)))
			(#INITIAL#150_14 (_architecture 14 0 150 (_process 
				(_target(18)(19))
			)))
			(#ALWAYS#155_15 (_architecture 15 0 155 (_process 
				(_target(18)(19))
				(_read(5)(13)(14))
				(_need_init)
			)))
			(#ASSIGN#163_16 (_architecture 16 0 163 (_process (_alias ((oHsync)(_Hsync)))(_simple)
				(_target(3))
				(_sensitivity(18))
			)))
			(#ASSIGN#163_17 (_architecture 17 0 163 (_process (_alias ((oVsync)(_Vsync)))(_simple)
				(_target(2))
				(_sensitivity(19))
			)))
			(#INTERNAL#0_18 (_internal 18 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 69 (_entity .  Debounce)
		(_port
			((iClk) (iClk100))
			((iD) (_MCK100))
			((oQ) (MCK100))
		)
	)
	(_model . ACX705AKM_Ctrl 32 -1)

)
I 000049 55 2647          1195540844445 Debounce
(_unit VERILOG 6.743.6.418 (Debounce 0 12 (Debounce 0 12 ))
	(_version v38)
	(_time 1195540843921 2007.11.19 22:40:43)
	(_source (\./../../source/debounce.v\ VERILOG (\./../../source/debounce.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195540843921)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iD ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oQ ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Q ~reg 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Bounce ~reg 0 21 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#19_0 (_architecture 0 0 19 (_process 
				(_target(3))
			)))
			(#INITIAL#22_1 (_architecture 1 0 22 (_process 
				(_target(4))
			)))
			(#ASSIGN#24_2 (_architecture 2 0 24 (_process (_alias ((oQ)(_Q)))(_simple)
				(_target(2))
				(_sensitivity(3))
			)))
			(#ALWAYS#27_3 (_architecture 3 0 27 (_process 
				(_target(4)(3))
				(_read(0)(1)(4))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Debounce 5 -1)

)
I 000048 55 10644         1195540844449 ComCtrl
(_unit VERILOG 6.743.6.418 (ComCtrl 0 12 (ComCtrl 0 12 ))
	(_version v38)
	(_time 1195540843921 2007.11.19 22:40:43)
	(_source (\./../../source/comctrl.v\ VERILOG (\./../../source/comctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 26))
	(_entity
		(_time 1195540843921)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[8:0]wire~ 0 16 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD ~[8:0]wire~ 0 16 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iGo ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iCmd ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oGo ~wire 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iDone ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oColor ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 24 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal oX0 ~[7:0]wire~ 0 24 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY0 ~[7:0]wire~ 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX1 ~[7:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY1 ~[7:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX2 ~[7:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY2 ~[7:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oFlip ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oPolyline ~wire 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oTriangle ~wire 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDbgFull ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oDbgFullPersistent ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 37 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal oDbgUsed ~[9:0]wire~ 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _FullPersistent ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 44 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _Color ~[8:0]reg~ 0 44 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _SetColor ~reg 0 45 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DebounceGo ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Empty ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _FIFO_Pop ~reg 0 55 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FIFO_Q ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Cmd ~wire 0 59 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FIFO_Used ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderFlip ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderPolyline ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[47:0]reg~ 0 66 (_array ~reg ((_range  26)))))
		(_signal (_internal _VertexBuf ~[47:0]reg~ 0 66 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 70 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _Cnt ~[7:0]reg~ 0 70 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Flip ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Go ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Polyline ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _iGoa ~reg 0 101 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _iGob ~reg 0 101 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _iGoc ~reg 0 101 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _iGo ~reg 0 101 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _FIFO_WrCnt ~[7:0]reg~ 0 137 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _FIFO_RdCnt ~[7:0]reg~ 0 137 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DecoderColor ~wire 0 172 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderDot ~wire 0 172 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _Dot ~reg 0 203 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Y ~reg 0 211 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_virtual \1 \ 0 117 (_uni ((3)(1)))))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#INITIAL#46_1 (_architecture 1 0 46 (_process 
				(_target(20)(21))
			)))
			(#INITIAL#56_2 (_architecture 2 0 56 (_process 
				(_target(24))
			)))
			(#INITIAL#67_3 (_architecture 3 0 67 (_process 
				(_target(30))
			)))
			(#INITIAL#75_4 (_architecture 4 0 75 (_process 
				(_target(31)(32)(33)(34))
			)))
			(#ASSIGN#84_5 (_architecture 5 0 84 (_process (_alias ((oDbgFullPersistent)(_FullPersistent)))(_simple)
				(_target(17))
				(_sensitivity(19))
			)))
			(#ALWAYS#85_6 (_architecture 6 0 85 (_process 
				(_target(19))
				(_read(0)(16))
				(_need_init)
			)))
			(#ASSIGN#90_7 (_architecture 7 0 90 (_process (_alias ((oColor)(_Color)))(_simple)
				(_target(6))
				(_sensitivity(20))
			)))
			(#INITIAL#102_8 (_architecture 8 0 102 (_process 
				(_target(35)(36)(37)(38))
			)))
			(#ASSIGN#111_9 (_architecture 9 0 111 (_process (_alias ((FIFO_Cmd)(FIFO_Q(9))))(_simple)
				(_target(26))
				(_sensitivity(25(9)))
			)))
			(#ASSIGN#112_10 (_architecture 10 0 112 (_process (_alias ((oDbgUsed)(FIFO_Used)))(_simple)
				(_target(18))
				(_sensitivity(27))
			)))
			(#INITIAL#138_11 (_architecture 11 0 138 (_process 
				(_target(39)(40))
			)))
			(#ALWAYS#144_12 (_architecture 12 0 144 (_process 
				(_target(35)(36)(37)(38))
				(_read(0)(22)(35)(36)(37))
				(_need_init)
			)))
			(#ASSIGN#201_13 (_architecture 13 0 201 (_process (_alias ((oX0)(_VertexBuf(d_47_40))))(_simple)
				(_target(7))
				(_sensitivity(30(d_47_40)))
			)))
			(#ASSIGN#201_14 (_architecture 14 0 201 (_process (_alias ((oY0)(_VertexBuf(d_39_32))))(_simple)
				(_target(8))
				(_sensitivity(30(d_39_32)))
			)))
			(#ASSIGN#201_15 (_architecture 15 0 201 (_process (_alias ((oX1)(_VertexBuf(d_31_24))))(_simple)
				(_target(9))
				(_sensitivity(30(d_31_24)))
			)))
			(#ASSIGN#201_16 (_architecture 16 0 201 (_process (_alias ((oY1)(_VertexBuf(d_23_16))))(_simple)
				(_target(10))
				(_sensitivity(30(d_23_16)))
			)))
			(#ASSIGN#201_17 (_architecture 17 0 201 (_process (_alias ((oX2)(_VertexBuf(d_15_8))))(_simple)
				(_target(11))
				(_sensitivity(30(d_15_8)))
			)))
			(#ASSIGN#201_18 (_architecture 18 0 201 (_process (_alias ((oY2)(_VertexBuf(d_7_0))))(_simple)
				(_target(12))
				(_sensitivity(30(d_7_0)))
			)))
			(#INITIAL#204_19 (_architecture 19 0 204 (_process 
				(_target(43))
			)))
			(#ASSIGN#209_20 (_architecture 20 0 209 (_process (_alias ((oFlip)(_Flip)))(_simple)
				(_target(13))
				(_sensitivity(32))
			)))
			(#ASSIGN#209_21 (_architecture 21 0 209 (_process (_alias ((oGo)(_Go)))(_simple)
				(_target(4))
				(_sensitivity(33))
			)))
			(#ASSIGN#209_22 (_architecture 22 0 209 (_process (_alias ((oPolyline)(_Polyline)(_Dot)))(_simple)
				(_target(14))
				(_sensitivity(34)(43))
			)))
			(#INITIAL#212_23 (_architecture 23 0 212 (_process 
				(_target(44))
			)))
			(#ALWAYS#215_24 (_architecture 24 0 215 (_process 
				(_target(24)(33)(31)(44)(34)(43)(32)(21)(20)(30))
				(_read(0)(23)(5)(33)(24)(25(9))(28)(29)(41)(44)(31)(34)(43)(42)(21)(25(d_8_0))(25(d_7_0))(30(d_47_24))(30(d_47_40)))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 93 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (iGo))
			((oQ) (DebounceGo))
		)
	)
	(_instantiation ComFIFO0 0 113 (_entity .  ComFIFO)
		(_port
			((clock) (iClk))
			((data) (\1 \))
			((rdreq) (_FIFO_Pop))
			((wrreq) (_iGo))
			((q) (FIFO_Q))
			((usedw) (FIFO_Used))
			((empty) (FIFO_Empty))
			((full) (oDbgFull))
		)
	)
	(_instantiation CmdDecoder0 0 173 (_entity .  CmdDecoder)
		(_port
			((data) (FIFO_Q(d_3_0)))
			((eq00) (DecoderFlip))
			((eq01) (DecoderPolyline))
			((eq02) (_open))
			((eq03) (_open))
			((eq04) (DecoderColor))
			((eq05) (DecoderDot))
			((eq06) (_open))
			((eq07) (_open))
			((eq08) (_open))
			((eq09) (_open))
			((eq0a) (_open))
			((eq0b) (_open))
			((eq0c) (_open))
			((eq0d) (_open))
			((eq0e) (_open))
			((eq0f) (_open))
		)
	)
	(_model . ComCtrl 27 -1)

)
I 000048 55 4542          1195540844453 ComFIFO
(_unit VERILOG 6.743.6.418 (ComFIFO 0 39 (ComFIFO 0 39 ))
	(_version v38)
	(_time 1195540843921 2007.11.19 22:40:43)
	(_source (\./../../lib/comfifo.v\ VERILOG (\./../../lib/comfifo.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195540843921)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal clock ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 41 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal data ~[9:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal rdreq ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wrreq ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal empty ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal full ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~[9:0]wire~ 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal usedw ~[9:0]wire~ 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire2 ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 61 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#62_0 (_architecture 0 0 62 (_process (_alias ((usedw)(sub_wire0)))(_simple)
				(_target(7))
				(_sensitivity(8))
			)))
			(#ASSIGN#63_1 (_architecture 1 0 63 (_process (_alias ((empty)(sub_wire1)))(_simple)
				(_target(4))
				(_sensitivity(9))
			)))
			(#ASSIGN#64_2 (_architecture 2 0 64 (_process (_alias ((q)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(10))
			)))
			(#ASSIGN#65_3 (_architecture 3 0 65 (_process (_alias ((full)(sub_wire3)))(_simple)
				(_target(5))
				(_sensitivity(11))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 scfifo_component.add_ram_output_register (_string \V"ON"\))
		(_toward 0 scfifo_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 scfifo_component.lpm_numwords (_constant \1024\))
		(_toward 0 scfifo_component.lpm_showahead (_string \V"ON"\))
		(_toward 0 scfifo_component.lpm_type (_string \V"scfifo"\))
		(_toward 0 scfifo_component.lpm_width (_constant \10\))
		(_toward 0 scfifo_component.lpm_widthu (_constant \10\))
		(_toward 0 scfifo_component.overflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.underflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.use_eab (_string \V"ON"\))
	)
	(_scope
	)
	(_instantiation scfifo_component 0 67 (_entity ovi_lpm  scfifo)
		(_port
			((rdreq) (rdreq))
			((clock) (clock))
			((wrreq) (wrreq))
			((data) (data))
			((usedw) (sub_wire0))
			((empty) (sub_wire1))
			((q) (sub_wire2))
			((full) (sub_wire3))
			((aclr) (_open))
			((almost_empty) (_open))
			((almost_full) (_open))
			((sclr) (_open))
		)
	)
	(_model . ComFIFO 5 -1)

)
I 000051 55 11634         1195540844457 CmdDecoder
(_unit VERILOG 6.743.6.418 (CmdDecoder 0 39 (CmdDecoder 0 39 ))
	(_version v38)
	(_time 1195540843921 2007.11.19 22:40:43)
	(_source (\./../../lib/cmddecoder.v\ VERILOG (\./../../lib/cmddecoder.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 33))
	(_entity
		(_time 1195540843921)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 40 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal data ~[3:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal eq00 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq01 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq02 ~wire 0 43 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq03 ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq04 ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq05 ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq06 ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq07 ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq08 ~wire 0 49 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq09 ~wire 0 50 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0a ~wire 0 51 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0b ~wire 0 52 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0c ~wire 0 53 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0d ~wire 0 54 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0e ~wire 0 55 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0f ~wire 0 56 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 76 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal sub_wire0 ~[15:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[4:4]wire~ 0 77 (_array ~wire ((_to (i 4) (i 4))))))
		(_signal (_internal sub_wire16 ~[4:4]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[14:14]wire~ 0 78 (_array ~wire ((_to (i 14) (i 14))))))
		(_signal (_internal sub_wire15 ~[14:14]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:3]wire~ 0 79 (_array ~wire ((_to (i 3) (i 3))))))
		(_signal (_internal sub_wire14 ~[3:3]wire~ 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[13:13]wire~ 0 80 (_array ~wire ((_to (i 13) (i 13))))))
		(_signal (_internal sub_wire13 ~[13:13]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:2]wire~ 0 81 (_array ~wire ((_to (i 2) (i 2))))))
		(_signal (_internal sub_wire12 ~[2:2]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[12:12]wire~ 0 82 (_array ~wire ((_to (i 12) (i 12))))))
		(_signal (_internal sub_wire11 ~[12:12]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 83 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire10 ~[1:1]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:11]wire~ 0 84 (_array ~wire ((_to (i 11) (i 11))))))
		(_signal (_internal sub_wire9 ~[11:11]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 85 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire8 ~[0:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[10:10]wire~ 0 86 (_array ~wire ((_to (i 10) (i 10))))))
		(_signal (_internal sub_wire7 ~[10:10]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:9]wire~ 0 87 (_array ~wire ((_to (i 9) (i 9))))))
		(_signal (_internal sub_wire6 ~[9:9]wire~ 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:8]wire~ 0 88 (_array ~wire ((_to (i 8) (i 8))))))
		(_signal (_internal sub_wire5 ~[8:8]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:7]wire~ 0 89 (_array ~wire ((_to (i 7) (i 7))))))
		(_signal (_internal sub_wire4 ~[7:7]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:6]wire~ 0 90 (_array ~wire ((_to (i 6) (i 6))))))
		(_signal (_internal sub_wire3 ~[6:6]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:5]wire~ 0 91 (_array ~wire ((_to (i 5) (i 5))))))
		(_signal (_internal sub_wire2 ~[5:5]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[15:15]wire~ 0 92 (_array ~wire ((_to (i 15) (i 15))))))
		(_signal (_internal sub_wire1 ~[15:15]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#77_0 (_architecture 0 0 77 (_process (_alias ((sub_wire16)(sub_wire0(t_4_4))))(_simple)
				(_target(18))
				(_sensitivity(17(d_4_4)))
			)))
			(#ASSIGN#78_1 (_architecture 1 0 78 (_process (_alias ((sub_wire15)(sub_wire0(t_14_14))))(_simple)
				(_target(19))
				(_sensitivity(17(d_14_14)))
			)))
			(#ASSIGN#79_2 (_architecture 2 0 79 (_process (_alias ((sub_wire14)(sub_wire0(t_3_3))))(_simple)
				(_target(20))
				(_sensitivity(17(d_3_3)))
			)))
			(#ASSIGN#80_3 (_architecture 3 0 80 (_process (_alias ((sub_wire13)(sub_wire0(t_13_13))))(_simple)
				(_target(21))
				(_sensitivity(17(d_13_13)))
			)))
			(#ASSIGN#81_4 (_architecture 4 0 81 (_process (_alias ((sub_wire12)(sub_wire0(t_2_2))))(_simple)
				(_target(22))
				(_sensitivity(17(d_2_2)))
			)))
			(#ASSIGN#82_5 (_architecture 5 0 82 (_process (_alias ((sub_wire11)(sub_wire0(t_12_12))))(_simple)
				(_target(23))
				(_sensitivity(17(d_12_12)))
			)))
			(#ASSIGN#83_6 (_architecture 6 0 83 (_process (_alias ((sub_wire10)(sub_wire0(t_1_1))))(_simple)
				(_target(24))
				(_sensitivity(17(d_1_1)))
			)))
			(#ASSIGN#84_7 (_architecture 7 0 84 (_process (_alias ((sub_wire9)(sub_wire0(t_11_11))))(_simple)
				(_target(25))
				(_sensitivity(17(d_11_11)))
			)))
			(#ASSIGN#85_8 (_architecture 8 0 85 (_process (_alias ((sub_wire8)(sub_wire0(t_0_0))))(_simple)
				(_target(26))
				(_sensitivity(17(d_0_0)))
			)))
			(#ASSIGN#86_9 (_architecture 9 0 86 (_process (_alias ((sub_wire7)(sub_wire0(t_10_10))))(_simple)
				(_target(27))
				(_sensitivity(17(d_10_10)))
			)))
			(#ASSIGN#87_10 (_architecture 10 0 87 (_process (_alias ((sub_wire6)(sub_wire0(t_9_9))))(_simple)
				(_target(28))
				(_sensitivity(17(d_9_9)))
			)))
			(#ASSIGN#88_11 (_architecture 11 0 88 (_process (_alias ((sub_wire5)(sub_wire0(t_8_8))))(_simple)
				(_target(29))
				(_sensitivity(17(d_8_8)))
			)))
			(#ASSIGN#89_12 (_architecture 12 0 89 (_process (_alias ((sub_wire4)(sub_wire0(t_7_7))))(_simple)
				(_target(30))
				(_sensitivity(17(d_7_7)))
			)))
			(#ASSIGN#90_13 (_architecture 13 0 90 (_process (_alias ((sub_wire3)(sub_wire0(t_6_6))))(_simple)
				(_target(31))
				(_sensitivity(17(d_6_6)))
			)))
			(#ASSIGN#91_14 (_architecture 14 0 91 (_process (_alias ((sub_wire2)(sub_wire0(t_5_5))))(_simple)
				(_target(32))
				(_sensitivity(17(d_5_5)))
			)))
			(#ASSIGN#92_15 (_architecture 15 0 92 (_process (_alias ((sub_wire1)(sub_wire0(t_15_15))))(_simple)
				(_target(33))
				(_sensitivity(17(d_15_15)))
			)))
			(#ASSIGN#93_16 (_architecture 16 0 93 (_process (_alias ((eq0f)(sub_wire1)))(_simple)
				(_target(16))
				(_sensitivity(33))
			)))
			(#ASSIGN#94_17 (_architecture 17 0 94 (_process (_alias ((eq05)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(32))
			)))
			(#ASSIGN#95_18 (_architecture 18 0 95 (_process (_alias ((eq06)(sub_wire3)))(_simple)
				(_target(7))
				(_sensitivity(31))
			)))
			(#ASSIGN#96_19 (_architecture 19 0 96 (_process (_alias ((eq07)(sub_wire4)))(_simple)
				(_target(8))
				(_sensitivity(30))
			)))
			(#ASSIGN#97_20 (_architecture 20 0 97 (_process (_alias ((eq08)(sub_wire5)))(_simple)
				(_target(9))
				(_sensitivity(29))
			)))
			(#ASSIGN#98_21 (_architecture 21 0 98 (_process (_alias ((eq09)(sub_wire6)))(_simple)
				(_target(10))
				(_sensitivity(28))
			)))
			(#ASSIGN#99_22 (_architecture 22 0 99 (_process (_alias ((eq0a)(sub_wire7)))(_simple)
				(_target(11))
				(_sensitivity(27))
			)))
			(#ASSIGN#100_23 (_architecture 23 0 100 (_process (_alias ((eq00)(sub_wire8)))(_simple)
				(_target(1))
				(_sensitivity(26))
			)))
			(#ASSIGN#101_24 (_architecture 24 0 101 (_process (_alias ((eq0b)(sub_wire9)))(_simple)
				(_target(12))
				(_sensitivity(25))
			)))
			(#ASSIGN#102_25 (_architecture 25 0 102 (_process (_alias ((eq01)(sub_wire10)))(_simple)
				(_target(2))
				(_sensitivity(24))
			)))
			(#ASSIGN#103_26 (_architecture 26 0 103 (_process (_alias ((eq0c)(sub_wire11)))(_simple)
				(_target(13))
				(_sensitivity(23))
			)))
			(#ASSIGN#104_27 (_architecture 27 0 104 (_process (_alias ((eq02)(sub_wire12)))(_simple)
				(_target(3))
				(_sensitivity(22))
			)))
			(#ASSIGN#105_28 (_architecture 28 0 105 (_process (_alias ((eq0d)(sub_wire13)))(_simple)
				(_target(14))
				(_sensitivity(21))
			)))
			(#ASSIGN#106_29 (_architecture 29 0 106 (_process (_alias ((eq03)(sub_wire14)))(_simple)
				(_target(4))
				(_sensitivity(20))
			)))
			(#ASSIGN#107_30 (_architecture 30 0 107 (_process (_alias ((eq0e)(sub_wire15)))(_simple)
				(_target(15))
				(_sensitivity(19))
			)))
			(#ASSIGN#108_31 (_architecture 31 0 108 (_process (_alias ((eq04)(sub_wire16)))(_simple)
				(_target(5))
				(_sensitivity(18))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 lpm_decode_component.lpm_decodes (_constant \16\))
		(_toward 0 lpm_decode_component.lpm_type (_string \V"LPM_DECODE"\))
		(_toward 0 lpm_decode_component.lpm_width (_constant \4\))
	)
	(_scope
	)
	(_instantiation lpm_decode_component 0 110 (_entity ovi_lpm  lpm_decode)
		(_port
			((data) (data))
			((eq) (sub_wire0))
			((aclr) (_open))
			((clken) (_open))
			((clock) (_open))
			((enable) (_open))
		)
	)
	(_model . CmdDecoder 33 -1)

)
I 000050 55 6493          1195540844461 FrameCtrl
(_unit VERILOG 6.743.6.418 (FrameCtrl 0 12 (FrameCtrl 0 12 ))
	(_version v38)
	(_time 1195540843921 2007.11.19 22:40:43)
	(_source (\./../../source/framectrl.v\ VERILOG (\./../../source/framectrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 15))
	(_entity
		(_time 1195540843921)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iFlipGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iFlip ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk0 ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 19 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal iAdr0 ~[15:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 20 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD0 ~[8:0]wire~ 0 20 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ0 ~[8:0]wire~ 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn0 ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iClk1 ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iAdr1 ~[15:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iD1 ~[8:0]wire~ 0 27 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ1 ~[8:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn1 ~wire 0 29 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 32 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 33 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 34 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 38 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Face0 ~reg 0 41 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FrameA_Adr ~[15:0]wire~ 0 45 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Clk ~wire 0 48 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FrameA_WrEn ~wire 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_D ~[8:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Q ~[8:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#42_0 (_architecture 0 0 42 (_process 
				(_target(20))
			)))
			(#ALWAYS#54_1 (_architecture 1 0 54 (_process 
				(_target(20))
				(_read(0)(2)(1)(20))
				(_need_init)
			)))
			(#ASSIGN#76_2 (_architecture 2 0 76 (_process (_simple)
				(_target(15))
			)))
			(#ASSIGN#76_3 (_architecture 3 0 76 (_process (_simple)
				(_target(19))
			)))
			(#ASSIGN#76_4 (_architecture 4 0 76 (_process (_simple)
				(_target(17))
			)))
			(#ASSIGN#76_5 (_architecture 5 0 76 (_process (_simple)
				(_target(18))
			)))
			(#ASSIGN#79_6 (_architecture 6 0 79 (_process (_simple)
				(_target(6))
				(_sensitivity(20)(25)(14))
			)))
			(#ASSIGN#80_7 (_architecture 7 0 80 (_process (_simple)
				(_target(11))
				(_sensitivity(20)(14)(25))
			)))
			(#ASSIGN#97_8 (_architecture 8 0 97 (_process (_alias ((FrameA_Adr)(_Face0)(iAdr0)(iAdr1)))(_simple)
				(_target(21))
				(_sensitivity(20)(4)(9))
			)))
			(#ASSIGN#98_9 (_architecture 9 0 98 (_process (_alias ((FrameA_D)(_Face0)(iD0)(iD1)))(_simple)
				(_target(24))
				(_sensitivity(20)(5)(10))
			)))
			(#ASSIGN#99_10 (_architecture 10 0 99 (_process (_alias ((FrameA_WrEn)(_Face0)(iWrEn0)(iWrEn1)))(_simple)
				(_target(23))
				(_sensitivity(20)(7)(12))
			)))
			(#ASSIGN#102_11 (_architecture 11 0 102 (_process (_simple)
				(_target(13))
				(_sensitivity(20)(9)(4))
			)))
			(#ASSIGN#105_12 (_architecture 12 0 105 (_process (_simple)
				(_target(14))
				(_sensitivity(16)(20)(10)(5))
			)))
			(#ASSIGN#106_13 (_architecture 13 0 106 (_process (_alias ((oSRAM_WE_)(_Face0)(iWrEn1)(iWrEn0)))(_simple)
				(_target(16))
				(_sensitivity(20)(12)(7))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FrameA0 0 59 (_entity .  FrameA)
		(_port
			((inclock) (iClk1))
			((outclock) (iClk1))
			((address) (FrameA_Adr))
			((data) (FrameA_D))
			((q) (FrameA_Q))
			((wren) (FrameA_WrEn))
		)
	)
	(_model . FrameCtrl 15 -1)

)
I 000047 55 5722          1195540844465 FrameA
(_unit VERILOG 6.743.6.418 (FrameA 0 39 (FrameA 0 39 ))
	(_version v38)
	(_time 1195540843921 2007.11.19 22:40:43)
	(_source (\./../../lib/framea.v\ VERILOG (\./../../lib/framea.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195540843921)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[15:0]wire~ 0 40 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal address ~[15:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 41 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal data ~[8:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal inclock ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wren ~wire 0 44 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal q ~[8:0]wire~ 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[8:0]wire~ 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#55_0 (_architecture 0 0 55 (_process (_alias ((q)(sub_wire0)))(_simple)
				(_target(5))
				(_sensitivity(6))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altsyncram_component.clock_enable_input_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.clock_enable_output_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.init_file (_string \V"../startup.hex"\))
		(_toward 0 altsyncram_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altsyncram_component.lpm_type (_string \V"altsyncram"\))
		(_toward 0 altsyncram_component.numwords_a (_constant \38400\))
		(_toward 0 altsyncram_component.operation_mode (_string \V"SINGLE_PORT"\))
		(_toward 0 altsyncram_component.outdata_aclr_a (_string \V"NONE"\))
		(_toward 0 altsyncram_component.outdata_reg_a (_string \V"CLOCK1"\))
		(_toward 0 altsyncram_component.power_up_uninitialized (_string \V"FALSE"\))
		(_toward 0 altsyncram_component.widthad_a (_constant \16\))
		(_toward 0 altsyncram_component.width_a (_constant \9\))
		(_toward 0 altsyncram_component.width_byteena_a (_constant \1\))
	)
	(_scope
	)
	(_instantiation altsyncram_component 0 57 (_entity ovi_lpm  altsyncram)
		(_port
			((wren_a) (wren))
			((clock0) (inclock))
			((clock1) (outclock))
			((address_a) (address))
			((data_a) (data))
			((q_a) (sub_wire0))
			((aclr0) (\1 \))
			((aclr1) (\2 \))
			((address_b) (\3 \))
			((addressstall_a) (\4 \))
			((addressstall_b) (\5 \))
			((byteena_a) (\6 \))
			((byteena_b) (\7 \))
			((clocken0) (\8 \))
			((clocken1) (\9 \))
			((clocken2) (\10 \))
			((clocken3) (\11 \))
			((data_b) (\12 \))
			((eccstatus) (_open))
			((q_b) (_open))
			((rden_a) (\13 \))
			((rden_b) (\14 \))
			((wren_b) (\15 \))
		)
	)
	(_model . FrameA 2 -1)

)
I 000045 55 6740          1195540844469 Line
(_unit VERILOG 6.743.6.418 (Line 0 14 (Line 0 14 ))
	(_version v38)
	(_time 1195540843921 2007.11.19 22:40:43)
	(_source (\./../../source/line.v\ VERILOG (\./../../source/line.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1195540843921)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~0 0 16 \240\ (_entity -1 (_code  16))))
		(_port (_internal iClk ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 23 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal iX0 ~[7:0]wire~ 0 23 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iY0 ~[7:0]wire~ 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iX1 ~[7:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iY1 ~[7:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 29 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Done ~reg 0 34 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]wire~S 0 44 (_array ~wire ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal X0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 51 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal dxAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dyAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Steep ~wire 0 60 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 64 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _AddrX ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _AddrY ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~S 0 78 (_array ~reg ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal _X ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Y ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dx ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dy ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Err ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _LastStep ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _NegativeYStep ~reg 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#35_0 (_architecture 0 0 35 (_process 
				(_target(9))
			)))
			(#ASSIGN#37_1 (_architecture 1 0 37 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(9))
			)))
			(#ASSIGN#44_2 (_architecture 2 0 44 (_process (_simple)
				(_target(10))
				(_sensitivity(3))
			)))
			(#ASSIGN#44_3 (_architecture 3 0 44 (_process (_simple)
				(_target(11))
				(_sensitivity(4))
			)))
			(#ASSIGN#44_4 (_architecture 4 0 44 (_process (_simple)
				(_target(12))
			)))
			(#ASSIGN#44_5 (_architecture 5 0 44 (_process (_simple)
				(_target(13))
			)))
			(#INITIAL#52_6 (_architecture 6 0 52 (_process 
				(_target(14))
			)))
			(#ASSIGN#54_7 (_architecture 7 0 54 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(8))
				(_sensitivity(14))
			)))
			(#ASSIGN#58_8 (_architecture 8 0 58 (_process (_alias ((dxAbs)(X1)(X0)(X1)(X0)(X0)(X1)))(_simple)
				(_target(15))
				(_sensitivity(12)(10))
			)))
			(#ASSIGN#58_9 (_architecture 9 0 58 (_process (_alias ((dyAbs)(Y1)(Y0)(Y1)(Y0)(Y0)(Y1)))(_simple)
				(_target(16))
				(_sensitivity(13)(11))
			)))
			(#ASSIGN#60_10 (_architecture 10 0 60 (_process (_alias ((Steep)(dyAbs)(dxAbs)))(_simple)
				(_target(17))
				(_sensitivity(16)(15))
			)))
			(#INITIAL#65_11 (_architecture 11 0 65 (_process 
				(_target(18)(19))
			)))
			(#ASSIGN#70_12 (_architecture 12 0 70 (_process (_simple)
				(_target(7))
				(_sensitivity(18)(19))
			)))
			(#INITIAL#80_13 (_architecture 13 0 80 (_process 
				(_target(20)(21)(22)(23)(25)(26))
			)))
			(#ALWAYS#90_14 (_architecture 14 0 90 (_process 
				(_target(14)(9)(22)(23)(24)(21)(20)(25)(18)(19)(26))
				(_read(0)(1)(12)(10)(16)(11)(13)(17)(15)(2)(20)(25)(21)(24)(23)(22)(26))
				(_need_init)
			)))
			(#INTERNAL#0_15 (_internal 15 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Line 17 -1)

)
I 000053 55 2649          1195540844473 SSHLEDMDCtrl
(_unit VERILOG 6.743.6.418 (SSHLEDMDCtrl 0 14 (SSHLEDMDCtrl 0 14 ))
	(_version v38)
	(_time 1195540843921 2007.11.19 22:40:43)
	(_source (\./../../source/sshledmdctrl.v\ VERILOG (\./../../source/sshledmdctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1195540843921)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 15 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iBCD ~[3:0]wire~ 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 16 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oMatrix ~[6:0]wire~ 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]reg~ 0 19 (_array ~reg ((_downto (i 6) (i 0))))))
		(_signal (_internal _oMatrix ~[6:0]reg~ 0 19 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#20_0 (_architecture 0 0 20 (_process 
				(_target(2))
			)))
			(#ASSIGN#22_1 (_architecture 1 0 22 (_process (_alias ((oMatrix)(_oMatrix)))(_simple)
				(_target(1))
				(_sensitivity(2))
			)))
			(#ALWAYS#26_2 (_architecture 2 0 26 (_process 
				(_target(2))
				(_read)
				(_sensitivity(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . SSHLEDMDCtrl 4 -1)

)
I 000055 55 18437         1195540844477 swankmania_HDL
(_unit VERILOG 6.743.6.418 (swankmania_HDL 0 12 (swankmania_HDL 0 12 ))
	(_version v38)
	(_time 1195540843921 2007.11.19 22:40:43)
	(_source (\./../../source/swankmania_hdl.v\ VERILOG (\./../../source/swankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 60))
	(_entity
		(_time 1195540843921)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate gSSHLEDMDCtrl 0 275 (_verilogfor  (_code  60) (_code  61) (_code  62))
	  (_object
	  	(_type (_internal ~vector~0 0 274 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal gCnt ~vector~0 0 274  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_59 (_internal 59 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation Digit 0 277 (_entity .  SSHLEDMDCtrl)
	  	(_port
	  		((iBCD) (SSHLEDMDCtrlD(_range  63)))
	  		((oMatrix) (SSHLEDMDCtrlQ(_range  64)))
	  	)
	  )
	)
	(_object
		(_port (_internal iClk27 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk50 ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 18 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal iSwitch ~[17:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 19 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iButton_ ~[3:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oLEDR ~[17:0]wire~ 0 22 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 23 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal oLEDG ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 26 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oHex7 ~[6:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex6 ~[6:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex5 ~[6:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex4 ~[6:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex3 ~[6:0]wire~ 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex2 ~[6:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex1 ~[6:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex0 ~[6:0]wire~ 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[23:0]wire~ 0 36 (_array ~wire ((_downto (i 23) (i 0))))))
		(_port (_internal ioGPIO0 ~[23:0]wire~ 0 36 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[25:0]wire~ 0 39 (_array ~wire ((_downto (i 25) (i 0))))))
		(_port (_internal ioGPIO1 ~[25:0]wire~ 0 39 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 43 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 43 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Clk16 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Clk100 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineWrEn ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineDone ~wire 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineAdr ~[15:0]wire~ 0 56 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipWrEn ~wire 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipDone ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipAdr ~[15:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_RGB ~[8:0]wire~ 0 62 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Vsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Hsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_SD ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_MCK ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Adr ~[15:0]wire~ 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComD ~[8:0]wire~ 0 70 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComColor ~[8:0]wire~ 0 71 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComCmd ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFrame ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFlip ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComDrawGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComPolyline ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComTriangle ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 86 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal ComX0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[31:0]wire~ 0 88 (_array ~wire ((_range  65)))))
		(_signal (_internal SSHLEDMDCtrlD ~[31:0]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[55:0]wire~ 0 89 (_array ~wire ((_range  66)))))
		(_signal (_internal SSHLEDMDCtrlQ ~[55:0]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~wire -1 141 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~wire -1 205 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 0 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal \3 \ ~[8:0]reg~ -1 0 (_internal (_uni (_constant \9'h0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~[15:0]wire~ -1 217 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~wire -1 220 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~wire -1 237 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~wire -1 256 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#141_0 (_internal 0 0 141 (_process (_alias ((\1 \)(ComPolyline)(LineDone)(ComFlip)(FlipDone)(ComPolyline)(ComFlip)))(_simple)
				(_target(54))
				(_sensitivity(44)(26)(42)(29))
			)))
			(#INTERNAL#205_1 (_internal 1 0 205 (_process (_alias ((\2 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(55))
				(_sensitivity(43)(42))
			)))
			(#INTERNAL#217_2 (_internal 2 0 217 (_process (_alias ((\5 \)(ComPolyline)(LineAdr)(FlipAdr)))(_simple)
				(_target(58))
				(_sensitivity(44)(27)(30))
			)))
			(#INTERNAL#220_3 (_internal 3 0 220 (_process (_alias ((\6 \)(ComPolyline)(LineWrEn)(ComFlip)(FlipWrEn)))(_simple)
				(_target(59))
				(_sensitivity(44)(25)(42)(28))
			)))
			(#INTERNAL#237_4 (_internal 4 0 237 (_process (_alias ((\7 \)(ComDrawGo)(ComPolyline)))(_simple)
				(_target(60))
				(_sensitivity(43)(44))
			)))
			(#INTERNAL#256_5 (_internal 5 0 256 (_process (_alias ((\8 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(61))
				(_sensitivity(43)(42))
			)))
			(#ASSIGN#102_6 (_architecture 6 0 102 (_process (_alias ((ComFrame)(ACX_Vsync)))(_simple)
				(_target(41))
				(_sensitivity(32))
			)))
			(#ASSIGN#127_7 (_architecture 7 0 127 (_process (_simple)
				(_target(14(0)))
			)))
			(#ASSIGN#127_8 (_architecture 8 0 127 (_process (_alias ((ComD(0))(ioGPIO0(1))))(_simple)
				(_target(37(0)))
				(_sensitivity(14(1)))
			)))
			(#ASSIGN#127_9 (_architecture 9 0 127 (_process (_simple)
				(_target(14(2)))
			)))
			(#ASSIGN#127_10 (_architecture 10 0 127 (_process (_alias ((ComD(1))(ioGPIO0(3))))(_simple)
				(_target(37(1)))
				(_sensitivity(14(3)))
			)))
			(#ASSIGN#127_11 (_architecture 11 0 127 (_process (_simple)
				(_target(14(4)))
			)))
			(#ASSIGN#127_12 (_architecture 12 0 127 (_process (_alias ((ComD(2))(ioGPIO0(5))))(_simple)
				(_target(37(2)))
				(_sensitivity(14(5)))
			)))
			(#ASSIGN#127_13 (_architecture 13 0 127 (_process (_simple)
				(_target(14(6)))
			)))
			(#ASSIGN#127_14 (_architecture 14 0 127 (_process (_alias ((ComD(3))(ioGPIO0(7))))(_simple)
				(_target(37(3)))
				(_sensitivity(14(7)))
			)))
			(#ASSIGN#127_15 (_architecture 15 0 127 (_process (_simple)
				(_target(14(8)))
			)))
			(#ASSIGN#127_16 (_architecture 16 0 127 (_process (_alias ((ComD(4))(ioGPIO0(9))))(_simple)
				(_target(37(4)))
				(_sensitivity(14(9)))
			)))
			(#ASSIGN#127_17 (_architecture 17 0 127 (_process (_simple)
				(_target(14(10)))
			)))
			(#ASSIGN#127_18 (_architecture 18 0 127 (_process (_alias ((ComD(5))(ioGPIO0(11))))(_simple)
				(_target(37(5)))
				(_sensitivity(14(11)))
			)))
			(#ASSIGN#127_19 (_architecture 19 0 127 (_process (_simple)
				(_target(14(12)))
			)))
			(#ASSIGN#127_20 (_architecture 20 0 127 (_process (_alias ((ComD(6))(ioGPIO0(13))))(_simple)
				(_target(37(6)))
				(_sensitivity(14(13)))
			)))
			(#ASSIGN#127_21 (_architecture 21 0 127 (_process (_simple)
				(_target(14(14)))
			)))
			(#ASSIGN#127_22 (_architecture 22 0 127 (_process (_alias ((ComD(7))(ioGPIO0(15))))(_simple)
				(_target(37(7)))
				(_sensitivity(14(15)))
			)))
			(#ASSIGN#127_23 (_architecture 23 0 127 (_process (_simple)
				(_target(14(16)))
			)))
			(#ASSIGN#127_24 (_architecture 24 0 127 (_process (_alias ((ComD(8))(ioGPIO0(17))))(_simple)
				(_target(37(8)))
				(_sensitivity(14(17)))
			)))
			(#ASSIGN#127_25 (_architecture 25 0 127 (_process (_simple)
				(_target(14(18)))
			)))
			(#ASSIGN#127_26 (_architecture 26 0 127 (_process (_alias ((ComGo)(ioGPIO0(19))))(_simple)
				(_target(39))
				(_sensitivity(14(19)))
			)))
			(#ASSIGN#127_27 (_architecture 27 0 127 (_process (_simple)
				(_target(14(20)))
			)))
			(#ASSIGN#127_28 (_architecture 28 0 127 (_process (_alias ((ComCmd)(ioGPIO0(21))))(_simple)
				(_target(40))
				(_sensitivity(14(21)))
			)))
			(#ASSIGN#127_29 (_architecture 29 0 127 (_process (_simple)
				(_target(14(22)))
			)))
			(#ASSIGN#127_30 (_architecture 30 0 127 (_process (_alias ((ioGPIO0(23))(ComFrame)))(_simple)
				(_target(14(23)))
				(_sensitivity(41))
			)))
			(#ASSIGN#186_31 (_architecture 31 0 186 (_process (_simple)
				(_target(15(0)))
			)))
			(#ASSIGN#186_32 (_architecture 32 0 186 (_process (_alias ((ioGPIO1(1))(ACX_RGB(8))))(_simple)
				(_target(15(1)))
				(_sensitivity(31(8)))
			)))
			(#ASSIGN#186_33 (_architecture 33 0 186 (_process (_simple)
				(_target(15(2)))
			)))
			(#ASSIGN#186_34 (_architecture 34 0 186 (_process (_alias ((ioGPIO1(3))(ACX_RGB(7))))(_simple)
				(_target(15(3)))
				(_sensitivity(31(7)))
			)))
			(#ASSIGN#186_35 (_architecture 35 0 186 (_process (_simple)
				(_target(15(4)))
			)))
			(#ASSIGN#186_36 (_architecture 36 0 186 (_process (_alias ((ioGPIO1(5))(ACX_RGB(6))))(_simple)
				(_target(15(5)))
				(_sensitivity(31(6)))
			)))
			(#ASSIGN#186_37 (_architecture 37 0 186 (_process (_simple)
				(_target(15(6)))
			)))
			(#ASSIGN#186_38 (_architecture 38 0 186 (_process (_alias ((ioGPIO1(7))(ACX_RGB(5))))(_simple)
				(_target(15(7)))
				(_sensitivity(31(5)))
			)))
			(#ASSIGN#186_39 (_architecture 39 0 186 (_process (_simple)
				(_target(15(8)))
			)))
			(#ASSIGN#186_40 (_architecture 40 0 186 (_process (_alias ((ioGPIO1(9))(ACX_RGB(4))))(_simple)
				(_target(15(9)))
				(_sensitivity(31(4)))
			)))
			(#ASSIGN#186_41 (_architecture 41 0 186 (_process (_simple)
				(_target(15(10)))
			)))
			(#ASSIGN#186_42 (_architecture 42 0 186 (_process (_alias ((ioGPIO1(11))(ACX_RGB(3))))(_simple)
				(_target(15(11)))
				(_sensitivity(31(3)))
			)))
			(#ASSIGN#186_43 (_architecture 43 0 186 (_process (_simple)
				(_target(15(12)))
			)))
			(#ASSIGN#186_44 (_architecture 44 0 186 (_process (_alias ((ioGPIO1(13))(ACX_RGB(2))))(_simple)
				(_target(15(13)))
				(_sensitivity(31(2)))
			)))
			(#ASSIGN#186_45 (_architecture 45 0 186 (_process (_simple)
				(_target(15(14)))
			)))
			(#ASSIGN#186_46 (_architecture 46 0 186 (_process (_alias ((ioGPIO1(15))(ACX_RGB(1))))(_simple)
				(_target(15(15)))
				(_sensitivity(31(1)))
			)))
			(#ASSIGN#186_47 (_architecture 47 0 186 (_process (_simple)
				(_target(15(16)))
			)))
			(#ASSIGN#186_48 (_architecture 48 0 186 (_process (_alias ((ioGPIO1(17))(ACX_RGB(0))))(_simple)
				(_target(15(17)))
				(_sensitivity(31(0)))
			)))
			(#ASSIGN#186_49 (_architecture 49 0 186 (_process (_simple)
				(_target(15(18)))
			)))
			(#ASSIGN#186_50 (_architecture 50 0 186 (_process (_alias ((ioGPIO1(19))(ACX_Hsync)))(_simple)
				(_target(15(19)))
				(_sensitivity(33))
			)))
			(#ASSIGN#186_51 (_architecture 51 0 186 (_process (_simple)
				(_target(15(20)))
			)))
			(#ASSIGN#186_52 (_architecture 52 0 186 (_process (_alias ((ioGPIO1(21))(ACX_Vsync)))(_simple)
				(_target(15(21)))
				(_sensitivity(32))
			)))
			(#ASSIGN#186_53 (_architecture 53 0 186 (_process (_simple)
				(_target(15(22)))
			)))
			(#ASSIGN#186_54 (_architecture 54 0 186 (_process (_alias ((ioGPIO1(23))(ACX_SD)))(_simple)
				(_target(15(23)))
				(_sensitivity(34))
			)))
			(#ASSIGN#186_55 (_architecture 55 0 186 (_process (_simple)
				(_target(15(24)))
			)))
			(#ASSIGN#186_56 (_architecture 56 0 186 (_process (_alias ((ioGPIO1(25))(ACX_MCK)))(_simple)
				(_target(15(25)))
				(_sensitivity(35))
			)))
			(#ASSIGN#272_57 (_architecture 57 0 272 (_process (_simple)
				(_target(6)(7)(8)(9)(10)(11)(12)(13))
				(_sensitivity(53))
			)))
			(#INTERNAL#0_58 (_internal 58 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation PLL_Sys0 0 93 (_entity .  PLL_Sys)
		(_port
			((inclk0) (iClk50))
			((c0) (Clk16))
			((c1) (Clk100))
		)
	)
	(_instantiation ComCtrl0 0 129 (_entity .  ComCtrl)
		(_port
			((iClk) (Clk100))
			((iD) (ComD))
			((iGo) (ComGo))
			((iCmd) (ComCmd))
			((oGo) (ComDrawGo))
			((iDone) (\1 \))
			((oColor) (ComColor))
			((oX0) (ComX0))
			((oY0) (ComY0))
			((oX1) (ComX1))
			((oY1) (ComY1))
			((oX2) (ComX2))
			((oY2) (ComY2))
			((oFlip) (ComFlip))
			((oPolyline) (ComPolyline))
			((oTriangle) (ComTriangle))
			((oDbgFull) (oLEDR(0)))
			((oDbgFullPersistent) (oLEDR(1)))
			((oDbgUsed) (SSHLEDMDCtrlD))
		)
	)
	(_instantiation ACX705AKM_Ctrl0 0 188 (_entity .  ACX705AKM_Ctrl)
		(_port
			((iClk100) (Clk100))
			((iClk16) (Clk16))
			((oVsync) (ACX_Vsync))
			((oHsync) (ACX_Hsync))
			((oSD) (ACX_SD))
			((oMCK) (ACX_MCK))
			((oAdr) (ACX_Adr))
		)
	)
	(_instantiation FrameCtrl0 0 201 (_entity .  FrameCtrl)
		(_port
			((iClk) (Clk100))
			((iFlipGo) (\2 \))
			((iFlip) (ComFlip))
			((iClk0) (ACX_MCK))
			((iAdr0) (ACX_Adr))
			((iD0) (\3 \))
			((oQ0) (ACX_RGB))
			((iWrEn0) (\4 \))
			((iClk1) (Clk100))
			((iAdr1) (\5 \))
			((iD1) (ComColor))
			((oQ1) (_open))
			((iWrEn1) (\6 \))
			((oSRAM_A) (oSRAM_A))
			((ioSRAM_IO) (ioSRAM_IO))
			((oSRAM_CE_) (oSRAM_CE_))
			((oSRAM_WE_) (oSRAM_WE_))
			((oSRAM_LB_) (oSRAM_LB_))
			((oSRAM_UB_) (oSRAM_UB_))
			((oSRAM_OE_) (oSRAM_OE_))
		)
	)
	(_instantiation Line0 0 233 (_entity .  Line)
		(_port
			((iClk) (Clk100))
			((iGo) (\7 \))
			((oDone) (LineDone))
			((iX0) (ComX0))
			((iY0) (ComY0))
			((iX1) (ComX1))
			((iY1) (ComY1))
			((oAdr) (LineAdr))
			((oWrEn) (LineWrEn))
		)
	)
	(_instantiation Flip0 0 252 (_entity .  Flip)
		(_port
			((iClk) (Clk100))
			((iGo) (\8 \))
			((oDone) (FlipDone))
			((oAdr) (FlipAdr))
			((oWrEn) (FlipWrEn))
		)
	)
	(_model . swankmania_HDL 67 -1)

)
I 000048 55 10448         1195540844481 PLL_Sys
(_unit VERILOG 6.743.6.418 (PLL_Sys 0 39 (PLL_Sys 0 39 ))
	(_version v38)
	(_time 1195540843921 2007.11.19 22:40:43)
	(_source (\./../../lib/pll_sys.v\ VERILOG (\./../../lib/pll_sys.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195540843921)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal inclk0 ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c0 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal c1 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 48 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal sub_wire0 ~[5:0]wire~ 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 49 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire5 ~[0:0]wire~ 0 49 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 50 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire2 ~[1:1]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~[0:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 55 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal sub_wire4 ~[1:0]wire~ 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 0 (_array ~reg ((_downto (i 5) (i 0))))))
		(_signal (_internal \2 \ ~[5:0]reg~ -1 0 (_internal (_uni (_constant \6'h3f\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 0 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal \5 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \17 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#49_0 (_architecture 0 0 49 (_process (_simple)
				(_target(4))
			)))
			(#ASSIGN#50_1 (_architecture 1 0 50 (_process (_alias ((sub_wire2)(sub_wire0(t_1_1))))(_simple)
				(_target(5))
				(_sensitivity(3(d_1_1)))
			)))
			(#ASSIGN#51_2 (_architecture 2 0 51 (_process (_alias ((sub_wire1)(sub_wire0(t_0_0))))(_simple)
				(_target(6))
				(_sensitivity(3(d_0_0)))
			)))
			(#ASSIGN#52_3 (_architecture 3 0 52 (_process (_alias ((c0)(sub_wire1)))(_simple)
				(_target(1))
				(_sensitivity(6))
			)))
			(#ASSIGN#53_4 (_architecture 4 0 53 (_process (_alias ((c1)(sub_wire2)))(_simple)
				(_target(2))
				(_sensitivity(5))
			)))
			(#ASSIGN#54_5 (_architecture 5 0 54 (_process (_alias ((sub_wire3)(inclk0)))(_simple)
				(_target(7))
				(_sensitivity(0))
			)))
			(#ASSIGN#55_6 (_architecture 6 0 55 (_process (_alias ((sub_wire4)(sub_wire5)(sub_wire3)))(_simple)
				(_target(8))
				(_sensitivity(4)(7))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altpll_component.clk0_divide_by (_constant \25\))
		(_toward 0 altpll_component.clk0_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk0_multiply_by (_constant \8\))
		(_toward 0 altpll_component.clk0_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.clk1_divide_by (_constant \1\))
		(_toward 0 altpll_component.clk1_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk1_multiply_by (_constant \2\))
		(_toward 0 altpll_component.clk1_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.compensate_clock (_string \V"CLK0"\))
		(_toward 0 altpll_component.inclk0_input_frequency (_constant \20000\))
		(_toward 0 altpll_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altpll_component.lpm_hint (_string \V"CBX_MODULE_PREFIX=PLL_Sys"\))
		(_toward 0 altpll_component.lpm_type (_string \V"altpll"\))
		(_toward 0 altpll_component.operation_mode (_string \V"NORMAL"\))
		(_toward 0 altpll_component.port_activeclock (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_areset (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkloss (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkswitch (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_configupdate (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_fbin (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_inclk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_inclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_locked (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pfdena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasecounterselect (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasedone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasestep (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phaseupdown (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pllena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanaclr (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclk (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclkena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandata (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandataout (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanread (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanwrite (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk1 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk3 (_string \V"PORT_UNUSED"\))
	)
	(_scope
	)
	(_instantiation altpll_component 0 57 (_entity ovi_lpm  altpll)
		(_port
			((inclk) (sub_wire4))
			((clk) (sub_wire0))
			((activeclock) (_open))
			((areset) (\1 \))
			((clkbad) (_open))
			((clkena) (\2 \))
			((clkloss) (_open))
			((clkswitch) (\3 \))
			((configupdate) (\4 \))
			((enable0) (_open))
			((enable1) (_open))
			((extclk) (_open))
			((extclkena) (\5 \))
			((fbin) (\6 \))
			((fbout) (_open))
			((locked) (_open))
			((pfdena) (\7 \))
			((phasecounterselect) (\8 \))
			((phasedone) (_open))
			((phasestep) (\9 \))
			((phaseupdown) (\10 \))
			((pllena) (\11 \))
			((scanaclr) (\12 \))
			((scanclk) (\13 \))
			((scanclkena) (\14 \))
			((scandata) (\15 \))
			((scandataout) (_open))
			((scandone) (_open))
			((scanread) (\16 \))
			((scanwrite) (\17 \))
			((sclkout0) (_open))
			((sclkout1) (_open))
			((vcooverrange) (_open))
			((vcounderrange) (_open))
		)
	)
	(_model . PLL_Sys 8 -1)

)
I 000045 55 3483          1195540844485 Flip
(_unit VERILOG 6.743.6.418 (Flip 0 12 (Flip 0 12 ))
	(_version v38)
	(_time 1195540843921 2007.11.19 22:40:43)
	(_source (\./../../source/flip.v\ VERILOG (\./../../source/flip.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195540843921)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]reg~ 0 22 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal _Adr ~[15:0]reg~ 0 22 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Done ~reg 0 24 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 26 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#23_0 (_architecture 0 0 23 (_process 
				(_target(5))
			)))
			(#INITIAL#25_1 (_architecture 1 0 25 (_process 
				(_target(6))
			)))
			(#INITIAL#27_2 (_architecture 2 0 27 (_process 
				(_target(7))
			)))
			(#ASSIGN#29_3 (_architecture 3 0 29 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(6))
			)))
			(#ASSIGN#30_4 (_architecture 4 0 30 (_process (_alias ((oAdr)(_Adr)))(_simple)
				(_target(3))
				(_sensitivity(5))
			)))
			(#ASSIGN#31_5 (_architecture 5 0 31 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#33_6 (_architecture 6 0 33 (_process 
				(_target(6)(7)(5))
				(_read(0)(1)(5))
				(_need_init)
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Flip 9 -1)

)
I 000046 55 2572          1195540844489 tbClk
(_unit VERILOG 6.743.6.418 (tbClk 0 13 (tbClk 0 13 ))
	(_version v38)
	(_time 1195540843921 2007.11.19 22:40:43)
	(_source (\./../../source/tbclk.v\ VERILOG (\./../../source/tbclk.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1195540843921)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Timescale_kHz ~vector~0 0 15 \1000000000\ (_entity -1 (_code  3))))
		(_type (_internal ~vector~1 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Frequency_kHz ~vector~1 0 17 \0\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Ticks ~vector~2 0 27 \$unsigned(Timescale_kHz/2*Frequency_kHz)\ (_entity -1 (_code  5)))(_constant))
		(_port (_internal _oClk ~reg 0 19 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#22_0 (_architecture 0 0 22 (_process 
				(_target(0))
			)))
			(#ALWAYS#29_1 (_architecture 1 0 29 (_process 
				(_target(0))
				(_read(0))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . tbClk 6 -1)

)
I 000057 55 2946          1195540844493 tbswankmania_HDL
(_unit VERILOG 6.743.6.418 (tbswankmania_HDL 0 11 (tbswankmania_HDL 0 11 ))
	(_version v38)
	(_time 1195540843921 2007.11.19 22:40:43)
	(_source (\./../../source/tbswankmania_hdl.v\ VERILOG (\./../../source/tbswankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195540843921)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_signal (_internal iClk27 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal iClk50 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#75_0 (_architecture 0 0 75 (_process 
				(_monitor)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbClk0 0 17 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \50000\))
		)
		(_port
			((_oClk) (iClk50))
		)
	)
	(_instantiation tbClk1 0 26 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \27000\))
		)
		(_port
			((_oClk) (iClk27))
		)
	)
	(_instantiation swankmania_HDL0 0 35 (_entity .  swankmania_HDL)
		(_port
			((iClk27) (iClk27))
			((iClk50) (iClk50))
			((iSwitch) (_open))
			((iButton_) (_open))
			((oLEDR) (_open))
			((oLEDG) (_open))
			((oHex7) (_open))
			((oHex6) (_open))
			((oHex5) (_open))
			((oHex4) (_open))
			((oHex3) (_open))
			((oHex2) (_open))
			((oHex1) (_open))
			((oHex0) (_open))
			((ioGPIO0) (_open))
			((ioGPIO1) (_open))
			((oSRAM_A) (_open))
			((ioSRAM_IO) (_open))
			((oSRAM_CE_) (_open))
			((oSRAM_WE_) (_open))
			((oSRAM_LB_) (_open))
			((oSRAM_UB_) (_open))
			((oSRAM_OE_) (_open))
		)
	)
	(_model . tbswankmania_HDL 2 -1)

)
I 000046 55 1782          1195541161359 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1195541160875 2007.11.19 22:46:00)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1195541160875)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbswankmania_HDL 0 0 (_entity .  tbswankmania_HDL)
	)
	(_instantiation ComCtrl 0 0 (_entity .  ComCtrl)
	)
	(_model . $root 1 -1)

)
I 000048 55 10521         1195541161363 ComCtrl
(_unit VERILOG 6.743.6.418 (ComCtrl 0 12 (ComCtrl 0 12 ))
	(_version v38)
	(_time 1195541160875 2007.11.19 22:46:00)
	(_source (\./../../source/comctrl.v\ VERILOG (\./../../source/comctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 25))
	(_entity
		(_time 1195541160875)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[8:0]wire~ 0 16 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD ~[8:0]wire~ 0 16 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iGo ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iCmd ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oGo ~wire 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iDone ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oColor ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 24 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal oX0 ~[7:0]wire~ 0 24 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY0 ~[7:0]wire~ 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX1 ~[7:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY1 ~[7:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX2 ~[7:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY2 ~[7:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oFlip ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oPolyline ~wire 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oTriangle ~wire 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDbgFull ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oDbgFullPersistent ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 37 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal oDbgUsed ~[9:0]wire~ 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _FullPersistent ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 44 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _Color ~[8:0]reg~ 0 44 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _SetColor ~reg 0 45 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DebounceGo ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Empty ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _FIFO_Pop ~reg 0 55 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FIFO_Q ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Cmd ~wire 0 59 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FIFO_Used ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderFlip ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderPolyline ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[47:0]reg~ 0 66 (_array ~reg ((_range  25)))))
		(_signal (_internal _VertexBuf ~[47:0]reg~ 0 66 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 70 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _Cnt ~[7:0]reg~ 0 70 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Flip ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Go ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Polyline ~reg 0 74 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _iGoa ~reg 0 101 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _iGob ~reg 0 101 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _iGoc ~reg 0 101 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _iGo ~reg 0 101 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _FIFO_WrCnt ~[7:0]reg~ 0 137 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _FIFO_RdCnt ~[7:0]reg~ 0 137 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DecoderColor ~wire 0 172 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderDot ~wire 0 172 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _Dot ~reg 0 203 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Y ~reg 0 211 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_virtual \1 \ 0 117 (_uni ((3)(1)))))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#INITIAL#46_1 (_architecture 1 0 46 (_process 
				(_target(20)(21))
			)))
			(#INITIAL#56_2 (_architecture 2 0 56 (_process 
				(_target(24))
			)))
			(#INITIAL#67_3 (_architecture 3 0 67 (_process 
				(_target(30))
			)))
			(#INITIAL#75_4 (_architecture 4 0 75 (_process 
				(_target(31)(32)(33)(34))
			)))
			(#ASSIGN#84_5 (_architecture 5 0 84 (_process (_alias ((oDbgFullPersistent)(_FullPersistent)))(_simple)
				(_target(17))
				(_sensitivity(19))
			)))
			(#ALWAYS#85_6 (_architecture 6 0 85 (_process 
				(_target(19))
				(_read(0)(16))
				(_need_init)
			)))
			(#ASSIGN#90_7 (_architecture 7 0 90 (_process (_alias ((oColor)(_Color)))(_simple)
				(_target(6))
				(_sensitivity(20))
			)))
			(#INITIAL#102_8 (_architecture 8 0 102 (_process 
				(_target(35)(36)(37)(38))
			)))
			(#ASSIGN#111_9 (_architecture 9 0 111 (_process (_alias ((FIFO_Cmd)(FIFO_Q(9))))(_simple)
				(_target(26))
				(_sensitivity(25(9)))
			)))
			(#ASSIGN#112_10 (_architecture 10 0 112 (_process (_alias ((oDbgUsed)(FIFO_Used)))(_simple)
				(_target(18))
				(_sensitivity(27))
			)))
			(#INITIAL#138_11 (_architecture 11 0 138 (_process 
				(_target(39)(40))
			)))
			(#ASSIGN#201_12 (_architecture 12 0 201 (_process (_alias ((oX0)(_VertexBuf(d_47_40))))(_simple)
				(_target(7))
				(_sensitivity(30(d_47_40)))
			)))
			(#ASSIGN#201_13 (_architecture 13 0 201 (_process (_alias ((oY0)(_VertexBuf(d_39_32))))(_simple)
				(_target(8))
				(_sensitivity(30(d_39_32)))
			)))
			(#ASSIGN#201_14 (_architecture 14 0 201 (_process (_alias ((oX1)(_VertexBuf(d_31_24))))(_simple)
				(_target(9))
				(_sensitivity(30(d_31_24)))
			)))
			(#ASSIGN#201_15 (_architecture 15 0 201 (_process (_alias ((oY1)(_VertexBuf(d_23_16))))(_simple)
				(_target(10))
				(_sensitivity(30(d_23_16)))
			)))
			(#ASSIGN#201_16 (_architecture 16 0 201 (_process (_alias ((oX2)(_VertexBuf(d_15_8))))(_simple)
				(_target(11))
				(_sensitivity(30(d_15_8)))
			)))
			(#ASSIGN#201_17 (_architecture 17 0 201 (_process (_alias ((oY2)(_VertexBuf(d_7_0))))(_simple)
				(_target(12))
				(_sensitivity(30(d_7_0)))
			)))
			(#INITIAL#204_18 (_architecture 18 0 204 (_process 
				(_target(43))
			)))
			(#ASSIGN#209_19 (_architecture 19 0 209 (_process (_alias ((oFlip)(_Flip)))(_simple)
				(_target(13))
				(_sensitivity(32))
			)))
			(#ASSIGN#209_20 (_architecture 20 0 209 (_process (_alias ((oGo)(_Go)))(_simple)
				(_target(4))
				(_sensitivity(33))
			)))
			(#ASSIGN#209_21 (_architecture 21 0 209 (_process (_alias ((oPolyline)(_Polyline)(_Dot)))(_simple)
				(_target(14))
				(_sensitivity(34)(43))
			)))
			(#INITIAL#212_22 (_architecture 22 0 212 (_process 
				(_target(44))
			)))
			(#ALWAYS#215_23 (_architecture 23 0 215 (_process 
				(_target(24)(33)(31)(44)(34)(43)(32)(21)(20)(30))
				(_read(0)(23)(5)(33)(24)(25(9))(28)(29)(41)(44)(31)(34)(43)(42)(21)(25(d_8_0))(25(d_7_0))(30(d_47_24))(30(d_47_40)))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 93 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (iGo))
			((oQ) (DebounceGo))
		)
	)
	(_instantiation ComFIFO0 0 113 (_entity .  ComFIFO)
		(_port
			((clock) (iClk))
			((data) (\1 \))
			((rdreq) (_FIFO_Pop))
			((wrreq) (DebounceGo))
			((q) (FIFO_Q))
			((usedw) (FIFO_Used))
			((empty) (FIFO_Empty))
			((full) (oDbgFull))
		)
	)
	(_instantiation CmdDecoder0 0 173 (_entity .  CmdDecoder)
		(_port
			((data) (FIFO_Q(d_3_0)))
			((eq00) (DecoderFlip))
			((eq01) (DecoderPolyline))
			((eq02) (_open))
			((eq03) (_open))
			((eq04) (DecoderColor))
			((eq05) (DecoderDot))
			((eq06) (_open))
			((eq07) (_open))
			((eq08) (_open))
			((eq09) (_open))
			((eq0a) (_open))
			((eq0b) (_open))
			((eq0c) (_open))
			((eq0d) (_open))
			((eq0e) (_open))
			((eq0f) (_open))
		)
	)
	(_model . ComCtrl 26 -1)

)
I 000048 55 4542          1195541161367 ComFIFO
(_unit VERILOG 6.743.6.418 (ComFIFO 0 39 (ComFIFO 0 39 ))
	(_version v38)
	(_time 1195541160875 2007.11.19 22:46:00)
	(_source (\./../../lib/comfifo.v\ VERILOG (\./../../lib/comfifo.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195541160875)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal clock ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 41 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal data ~[9:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal rdreq ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wrreq ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal empty ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal full ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~[9:0]wire~ 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal usedw ~[9:0]wire~ 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire2 ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 61 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#62_0 (_architecture 0 0 62 (_process (_alias ((usedw)(sub_wire0)))(_simple)
				(_target(7))
				(_sensitivity(8))
			)))
			(#ASSIGN#63_1 (_architecture 1 0 63 (_process (_alias ((empty)(sub_wire1)))(_simple)
				(_target(4))
				(_sensitivity(9))
			)))
			(#ASSIGN#64_2 (_architecture 2 0 64 (_process (_alias ((q)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(10))
			)))
			(#ASSIGN#65_3 (_architecture 3 0 65 (_process (_alias ((full)(sub_wire3)))(_simple)
				(_target(5))
				(_sensitivity(11))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 scfifo_component.add_ram_output_register (_string \V"ON"\))
		(_toward 0 scfifo_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 scfifo_component.lpm_numwords (_constant \1024\))
		(_toward 0 scfifo_component.lpm_showahead (_string \V"ON"\))
		(_toward 0 scfifo_component.lpm_type (_string \V"scfifo"\))
		(_toward 0 scfifo_component.lpm_width (_constant \10\))
		(_toward 0 scfifo_component.lpm_widthu (_constant \10\))
		(_toward 0 scfifo_component.overflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.underflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.use_eab (_string \V"ON"\))
	)
	(_scope
	)
	(_instantiation scfifo_component 0 67 (_entity ovi_lpm  scfifo)
		(_port
			((rdreq) (rdreq))
			((clock) (clock))
			((wrreq) (wrreq))
			((data) (data))
			((usedw) (sub_wire0))
			((empty) (sub_wire1))
			((q) (sub_wire2))
			((full) (sub_wire3))
			((aclr) (_open))
			((almost_empty) (_open))
			((almost_full) (_open))
			((sclr) (_open))
		)
	)
	(_model . ComFIFO 5 -1)

)
I 000051 55 11634         1195541161371 CmdDecoder
(_unit VERILOG 6.743.6.418 (CmdDecoder 0 39 (CmdDecoder 0 39 ))
	(_version v38)
	(_time 1195541160875 2007.11.19 22:46:00)
	(_source (\./../../lib/cmddecoder.v\ VERILOG (\./../../lib/cmddecoder.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 33))
	(_entity
		(_time 1195541160875)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 40 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal data ~[3:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal eq00 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq01 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq02 ~wire 0 43 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq03 ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq04 ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq05 ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq06 ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq07 ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq08 ~wire 0 49 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq09 ~wire 0 50 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0a ~wire 0 51 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0b ~wire 0 52 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0c ~wire 0 53 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0d ~wire 0 54 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0e ~wire 0 55 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0f ~wire 0 56 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 76 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal sub_wire0 ~[15:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[4:4]wire~ 0 77 (_array ~wire ((_to (i 4) (i 4))))))
		(_signal (_internal sub_wire16 ~[4:4]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[14:14]wire~ 0 78 (_array ~wire ((_to (i 14) (i 14))))))
		(_signal (_internal sub_wire15 ~[14:14]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:3]wire~ 0 79 (_array ~wire ((_to (i 3) (i 3))))))
		(_signal (_internal sub_wire14 ~[3:3]wire~ 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[13:13]wire~ 0 80 (_array ~wire ((_to (i 13) (i 13))))))
		(_signal (_internal sub_wire13 ~[13:13]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:2]wire~ 0 81 (_array ~wire ((_to (i 2) (i 2))))))
		(_signal (_internal sub_wire12 ~[2:2]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[12:12]wire~ 0 82 (_array ~wire ((_to (i 12) (i 12))))))
		(_signal (_internal sub_wire11 ~[12:12]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 83 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire10 ~[1:1]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:11]wire~ 0 84 (_array ~wire ((_to (i 11) (i 11))))))
		(_signal (_internal sub_wire9 ~[11:11]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 85 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire8 ~[0:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[10:10]wire~ 0 86 (_array ~wire ((_to (i 10) (i 10))))))
		(_signal (_internal sub_wire7 ~[10:10]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:9]wire~ 0 87 (_array ~wire ((_to (i 9) (i 9))))))
		(_signal (_internal sub_wire6 ~[9:9]wire~ 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:8]wire~ 0 88 (_array ~wire ((_to (i 8) (i 8))))))
		(_signal (_internal sub_wire5 ~[8:8]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:7]wire~ 0 89 (_array ~wire ((_to (i 7) (i 7))))))
		(_signal (_internal sub_wire4 ~[7:7]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:6]wire~ 0 90 (_array ~wire ((_to (i 6) (i 6))))))
		(_signal (_internal sub_wire3 ~[6:6]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:5]wire~ 0 91 (_array ~wire ((_to (i 5) (i 5))))))
		(_signal (_internal sub_wire2 ~[5:5]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[15:15]wire~ 0 92 (_array ~wire ((_to (i 15) (i 15))))))
		(_signal (_internal sub_wire1 ~[15:15]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#77_0 (_architecture 0 0 77 (_process (_alias ((sub_wire16)(sub_wire0(t_4_4))))(_simple)
				(_target(18))
				(_sensitivity(17(d_4_4)))
			)))
			(#ASSIGN#78_1 (_architecture 1 0 78 (_process (_alias ((sub_wire15)(sub_wire0(t_14_14))))(_simple)
				(_target(19))
				(_sensitivity(17(d_14_14)))
			)))
			(#ASSIGN#79_2 (_architecture 2 0 79 (_process (_alias ((sub_wire14)(sub_wire0(t_3_3))))(_simple)
				(_target(20))
				(_sensitivity(17(d_3_3)))
			)))
			(#ASSIGN#80_3 (_architecture 3 0 80 (_process (_alias ((sub_wire13)(sub_wire0(t_13_13))))(_simple)
				(_target(21))
				(_sensitivity(17(d_13_13)))
			)))
			(#ASSIGN#81_4 (_architecture 4 0 81 (_process (_alias ((sub_wire12)(sub_wire0(t_2_2))))(_simple)
				(_target(22))
				(_sensitivity(17(d_2_2)))
			)))
			(#ASSIGN#82_5 (_architecture 5 0 82 (_process (_alias ((sub_wire11)(sub_wire0(t_12_12))))(_simple)
				(_target(23))
				(_sensitivity(17(d_12_12)))
			)))
			(#ASSIGN#83_6 (_architecture 6 0 83 (_process (_alias ((sub_wire10)(sub_wire0(t_1_1))))(_simple)
				(_target(24))
				(_sensitivity(17(d_1_1)))
			)))
			(#ASSIGN#84_7 (_architecture 7 0 84 (_process (_alias ((sub_wire9)(sub_wire0(t_11_11))))(_simple)
				(_target(25))
				(_sensitivity(17(d_11_11)))
			)))
			(#ASSIGN#85_8 (_architecture 8 0 85 (_process (_alias ((sub_wire8)(sub_wire0(t_0_0))))(_simple)
				(_target(26))
				(_sensitivity(17(d_0_0)))
			)))
			(#ASSIGN#86_9 (_architecture 9 0 86 (_process (_alias ((sub_wire7)(sub_wire0(t_10_10))))(_simple)
				(_target(27))
				(_sensitivity(17(d_10_10)))
			)))
			(#ASSIGN#87_10 (_architecture 10 0 87 (_process (_alias ((sub_wire6)(sub_wire0(t_9_9))))(_simple)
				(_target(28))
				(_sensitivity(17(d_9_9)))
			)))
			(#ASSIGN#88_11 (_architecture 11 0 88 (_process (_alias ((sub_wire5)(sub_wire0(t_8_8))))(_simple)
				(_target(29))
				(_sensitivity(17(d_8_8)))
			)))
			(#ASSIGN#89_12 (_architecture 12 0 89 (_process (_alias ((sub_wire4)(sub_wire0(t_7_7))))(_simple)
				(_target(30))
				(_sensitivity(17(d_7_7)))
			)))
			(#ASSIGN#90_13 (_architecture 13 0 90 (_process (_alias ((sub_wire3)(sub_wire0(t_6_6))))(_simple)
				(_target(31))
				(_sensitivity(17(d_6_6)))
			)))
			(#ASSIGN#91_14 (_architecture 14 0 91 (_process (_alias ((sub_wire2)(sub_wire0(t_5_5))))(_simple)
				(_target(32))
				(_sensitivity(17(d_5_5)))
			)))
			(#ASSIGN#92_15 (_architecture 15 0 92 (_process (_alias ((sub_wire1)(sub_wire0(t_15_15))))(_simple)
				(_target(33))
				(_sensitivity(17(d_15_15)))
			)))
			(#ASSIGN#93_16 (_architecture 16 0 93 (_process (_alias ((eq0f)(sub_wire1)))(_simple)
				(_target(16))
				(_sensitivity(33))
			)))
			(#ASSIGN#94_17 (_architecture 17 0 94 (_process (_alias ((eq05)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(32))
			)))
			(#ASSIGN#95_18 (_architecture 18 0 95 (_process (_alias ((eq06)(sub_wire3)))(_simple)
				(_target(7))
				(_sensitivity(31))
			)))
			(#ASSIGN#96_19 (_architecture 19 0 96 (_process (_alias ((eq07)(sub_wire4)))(_simple)
				(_target(8))
				(_sensitivity(30))
			)))
			(#ASSIGN#97_20 (_architecture 20 0 97 (_process (_alias ((eq08)(sub_wire5)))(_simple)
				(_target(9))
				(_sensitivity(29))
			)))
			(#ASSIGN#98_21 (_architecture 21 0 98 (_process (_alias ((eq09)(sub_wire6)))(_simple)
				(_target(10))
				(_sensitivity(28))
			)))
			(#ASSIGN#99_22 (_architecture 22 0 99 (_process (_alias ((eq0a)(sub_wire7)))(_simple)
				(_target(11))
				(_sensitivity(27))
			)))
			(#ASSIGN#100_23 (_architecture 23 0 100 (_process (_alias ((eq00)(sub_wire8)))(_simple)
				(_target(1))
				(_sensitivity(26))
			)))
			(#ASSIGN#101_24 (_architecture 24 0 101 (_process (_alias ((eq0b)(sub_wire9)))(_simple)
				(_target(12))
				(_sensitivity(25))
			)))
			(#ASSIGN#102_25 (_architecture 25 0 102 (_process (_alias ((eq01)(sub_wire10)))(_simple)
				(_target(2))
				(_sensitivity(24))
			)))
			(#ASSIGN#103_26 (_architecture 26 0 103 (_process (_alias ((eq0c)(sub_wire11)))(_simple)
				(_target(13))
				(_sensitivity(23))
			)))
			(#ASSIGN#104_27 (_architecture 27 0 104 (_process (_alias ((eq02)(sub_wire12)))(_simple)
				(_target(3))
				(_sensitivity(22))
			)))
			(#ASSIGN#105_28 (_architecture 28 0 105 (_process (_alias ((eq0d)(sub_wire13)))(_simple)
				(_target(14))
				(_sensitivity(21))
			)))
			(#ASSIGN#106_29 (_architecture 29 0 106 (_process (_alias ((eq03)(sub_wire14)))(_simple)
				(_target(4))
				(_sensitivity(20))
			)))
			(#ASSIGN#107_30 (_architecture 30 0 107 (_process (_alias ((eq0e)(sub_wire15)))(_simple)
				(_target(15))
				(_sensitivity(19))
			)))
			(#ASSIGN#108_31 (_architecture 31 0 108 (_process (_alias ((eq04)(sub_wire16)))(_simple)
				(_target(5))
				(_sensitivity(18))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 lpm_decode_component.lpm_decodes (_constant \16\))
		(_toward 0 lpm_decode_component.lpm_type (_string \V"LPM_DECODE"\))
		(_toward 0 lpm_decode_component.lpm_width (_constant \4\))
	)
	(_scope
	)
	(_instantiation lpm_decode_component 0 110 (_entity ovi_lpm  lpm_decode)
		(_port
			((data) (data))
			((eq) (sub_wire0))
			((aclr) (_open))
			((clken) (_open))
			((clock) (_open))
			((enable) (_open))
		)
	)
	(_model . CmdDecoder 33 -1)

)
I 000046 55 1782          1195542591468 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1195542591046 2007.11.19 23:09:51)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1195542591046)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbswankmania_HDL 0 0 (_entity .  tbswankmania_HDL)
	)
	(_instantiation ComCtrl 0 0 (_entity .  ComCtrl)
	)
	(_model . $root 1 -1)

)
I 000048 55 10556         1195542591472 ComCtrl
(_unit VERILOG 6.743.6.418 (ComCtrl 0 12 (ComCtrl 0 12 ))
	(_version v38)
	(_time 1195542591046 2007.11.19 23:09:51)
	(_source (\./../../source/comctrl.v\ VERILOG (\./../../source/comctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 25))
	(_entity
		(_time 1195542591046)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[8:0]wire~ 0 16 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD ~[8:0]wire~ 0 16 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iGo ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iCmd ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oGo ~wire 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iDone ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oColor ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 24 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal oX0 ~[7:0]wire~ 0 24 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY0 ~[7:0]wire~ 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX1 ~[7:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY1 ~[7:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX2 ~[7:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY2 ~[7:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oFlip ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oPolyline ~wire 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oTriangle ~wire 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDbgFull ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oDbgFullPersistent ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 37 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal oDbgUsed ~[9:0]wire~ 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _FullPersistent ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 44 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _Color ~[8:0]reg~ 0 44 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _SetColor ~reg 0 45 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DebounceGo ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Empty ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _FIFO_Pop ~reg 0 55 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FIFO_Q ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Cmd ~wire 0 59 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FIFO_Used ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderFlip ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderPolyline ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~[0:5]~ 0 66 (_array ~reg ((_to (i 0) (i 5)) (_downto (i 7) (i 0))))))
		(_signal (_internal _VertexBuf ~[7:0]reg~[0:5]~ 0 66 (_architecture (_uni ))) (_reg memory) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 77 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _Cnt ~[7:0]reg~ 0 77 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Flip ~reg 0 81 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Go ~reg 0 81 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Polyline ~reg 0 81 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _iGoa ~reg 0 108 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _iGob ~reg 0 108 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _iGoc ~reg 0 108 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _iGo ~reg 0 108 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _FIFO_WrCnt ~[7:0]reg~ 0 144 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _FIFO_RdCnt ~[7:0]reg~ 0 144 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DecoderColor ~wire 0 179 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderDot ~wire 0 179 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _Dot ~reg 0 210 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Y ~reg 0 218 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_virtual \1 \ 0 124 (_uni ((3)(1)))))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#INITIAL#46_1 (_architecture 1 0 46 (_process 
				(_target(20)(21))
			)))
			(#INITIAL#56_2 (_architecture 2 0 56 (_process 
				(_target(24))
			)))
			(#INITIAL#67_3 (_architecture 3 0 67 (_process 
				(_target(30(0))(30(1))(30(2))(30(3))(30(4))(30(5)))
			)))
			(#INITIAL#82_4 (_architecture 4 0 82 (_process 
				(_target(31)(32)(33)(34))
			)))
			(#ASSIGN#91_5 (_architecture 5 0 91 (_process (_alias ((oDbgFullPersistent)(_FullPersistent)))(_simple)
				(_target(17))
				(_sensitivity(19))
			)))
			(#ALWAYS#92_6 (_architecture 6 0 92 (_process 
				(_target(19))
				(_read(0)(16))
				(_need_init)
			)))
			(#ASSIGN#97_7 (_architecture 7 0 97 (_process (_alias ((oColor)(_Color)))(_simple)
				(_target(6))
				(_sensitivity(20))
			)))
			(#INITIAL#109_8 (_architecture 8 0 109 (_process 
				(_target(35)(36)(37)(38))
			)))
			(#ASSIGN#118_9 (_architecture 9 0 118 (_process (_alias ((FIFO_Cmd)(FIFO_Q(9))))(_simple)
				(_target(26))
				(_sensitivity(25(9)))
			)))
			(#ASSIGN#119_10 (_architecture 10 0 119 (_process (_alias ((oDbgUsed)(FIFO_Used)))(_simple)
				(_target(18))
				(_sensitivity(27))
			)))
			(#INITIAL#145_11 (_architecture 11 0 145 (_process 
				(_target(39)(40))
			)))
			(#ASSIGN#208_12 (_architecture 12 0 208 (_process (_alias ((oX0)(_VertexBuf(0))))(_simple)
				(_target(7))
				(_sensitivity(30(0)))
			)))
			(#ASSIGN#208_13 (_architecture 13 0 208 (_process (_alias ((oY0)(_VertexBuf(1))))(_simple)
				(_target(8))
				(_sensitivity(30(1)))
			)))
			(#ASSIGN#208_14 (_architecture 14 0 208 (_process (_alias ((oX1)(_VertexBuf(2))))(_simple)
				(_target(9))
				(_sensitivity(30(2)))
			)))
			(#ASSIGN#208_15 (_architecture 15 0 208 (_process (_alias ((oY1)(_VertexBuf(3))))(_simple)
				(_target(10))
				(_sensitivity(30(3)))
			)))
			(#ASSIGN#208_16 (_architecture 16 0 208 (_process (_alias ((oX2)(_VertexBuf(4))))(_simple)
				(_target(11))
				(_sensitivity(30(4)))
			)))
			(#ASSIGN#208_17 (_architecture 17 0 208 (_process (_alias ((oY2)(_VertexBuf(5))))(_simple)
				(_target(12))
				(_sensitivity(30(5)))
			)))
			(#INITIAL#211_18 (_architecture 18 0 211 (_process 
				(_target(43))
			)))
			(#ASSIGN#216_19 (_architecture 19 0 216 (_process (_alias ((oFlip)(_Flip)))(_simple)
				(_target(13))
				(_sensitivity(32))
			)))
			(#ASSIGN#216_20 (_architecture 20 0 216 (_process (_alias ((oGo)(_Go)))(_simple)
				(_target(4))
				(_sensitivity(33))
			)))
			(#ASSIGN#216_21 (_architecture 21 0 216 (_process (_alias ((oPolyline)(_Polyline)(_Dot)))(_simple)
				(_target(14))
				(_sensitivity(34)(43))
			)))
			(#INITIAL#219_22 (_architecture 22 0 219 (_process 
				(_target(44))
			)))
			(#ALWAYS#222_23 (_architecture 23 0 222 (_process 
				(_target(24)(33)(31)(44)(34)(43)(32)(21)(20)(30(0))(30(1))(30(2))(30(3)))
				(_read(0)(23)(5)(33)(24)(25(9))(28)(29)(41)(44)(31)(34)(43)(42)(21)(25(d_8_0))(25(d_7_0))(30(0))(30(1))(30(2)))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 100 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (iGo))
			((oQ) (DebounceGo))
		)
	)
	(_instantiation ComFIFO0 0 120 (_entity .  ComFIFO)
		(_port
			((clock) (iClk))
			((data) (\1 \))
			((rdreq) (_FIFO_Pop))
			((wrreq) (DebounceGo))
			((q) (FIFO_Q))
			((usedw) (FIFO_Used))
			((empty) (FIFO_Empty))
			((full) (oDbgFull))
		)
	)
	(_instantiation CmdDecoder0 0 180 (_entity .  CmdDecoder)
		(_port
			((data) (FIFO_Q(d_3_0)))
			((eq00) (DecoderFlip))
			((eq01) (DecoderPolyline))
			((eq02) (_open))
			((eq03) (_open))
			((eq04) (DecoderColor))
			((eq05) (DecoderDot))
			((eq06) (_open))
			((eq07) (_open))
			((eq08) (_open))
			((eq09) (_open))
			((eq0a) (_open))
			((eq0b) (_open))
			((eq0c) (_open))
			((eq0d) (_open))
			((eq0e) (_open))
			((eq0f) (_open))
		)
	)
	(_model . ComCtrl 25 -1)

)
I 000048 55 4542          1195542591476 ComFIFO
(_unit VERILOG 6.743.6.418 (ComFIFO 0 39 (ComFIFO 0 39 ))
	(_version v38)
	(_time 1195542591046 2007.11.19 23:09:51)
	(_source (\./../../lib/comfifo.v\ VERILOG (\./../../lib/comfifo.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195542591046)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal clock ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 41 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal data ~[9:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal rdreq ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wrreq ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal empty ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal full ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~[9:0]wire~ 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal usedw ~[9:0]wire~ 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire2 ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 61 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#62_0 (_architecture 0 0 62 (_process (_alias ((usedw)(sub_wire0)))(_simple)
				(_target(7))
				(_sensitivity(8))
			)))
			(#ASSIGN#63_1 (_architecture 1 0 63 (_process (_alias ((empty)(sub_wire1)))(_simple)
				(_target(4))
				(_sensitivity(9))
			)))
			(#ASSIGN#64_2 (_architecture 2 0 64 (_process (_alias ((q)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(10))
			)))
			(#ASSIGN#65_3 (_architecture 3 0 65 (_process (_alias ((full)(sub_wire3)))(_simple)
				(_target(5))
				(_sensitivity(11))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 scfifo_component.add_ram_output_register (_string \V"ON"\))
		(_toward 0 scfifo_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 scfifo_component.lpm_numwords (_constant \1024\))
		(_toward 0 scfifo_component.lpm_showahead (_string \V"ON"\))
		(_toward 0 scfifo_component.lpm_type (_string \V"scfifo"\))
		(_toward 0 scfifo_component.lpm_width (_constant \10\))
		(_toward 0 scfifo_component.lpm_widthu (_constant \10\))
		(_toward 0 scfifo_component.overflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.underflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.use_eab (_string \V"ON"\))
	)
	(_scope
	)
	(_instantiation scfifo_component 0 67 (_entity ovi_lpm  scfifo)
		(_port
			((rdreq) (rdreq))
			((clock) (clock))
			((wrreq) (wrreq))
			((data) (data))
			((usedw) (sub_wire0))
			((empty) (sub_wire1))
			((q) (sub_wire2))
			((full) (sub_wire3))
			((aclr) (_open))
			((almost_empty) (_open))
			((almost_full) (_open))
			((sclr) (_open))
		)
	)
	(_model . ComFIFO 5 -1)

)
I 000051 55 11634         1195542591480 CmdDecoder
(_unit VERILOG 6.743.6.418 (CmdDecoder 0 39 (CmdDecoder 0 39 ))
	(_version v38)
	(_time 1195542591046 2007.11.19 23:09:51)
	(_source (\./../../lib/cmddecoder.v\ VERILOG (\./../../lib/cmddecoder.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 33))
	(_entity
		(_time 1195542591046)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 40 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal data ~[3:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal eq00 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq01 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq02 ~wire 0 43 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq03 ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq04 ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq05 ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq06 ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq07 ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq08 ~wire 0 49 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq09 ~wire 0 50 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0a ~wire 0 51 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0b ~wire 0 52 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0c ~wire 0 53 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0d ~wire 0 54 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0e ~wire 0 55 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0f ~wire 0 56 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 76 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal sub_wire0 ~[15:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[4:4]wire~ 0 77 (_array ~wire ((_to (i 4) (i 4))))))
		(_signal (_internal sub_wire16 ~[4:4]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[14:14]wire~ 0 78 (_array ~wire ((_to (i 14) (i 14))))))
		(_signal (_internal sub_wire15 ~[14:14]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:3]wire~ 0 79 (_array ~wire ((_to (i 3) (i 3))))))
		(_signal (_internal sub_wire14 ~[3:3]wire~ 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[13:13]wire~ 0 80 (_array ~wire ((_to (i 13) (i 13))))))
		(_signal (_internal sub_wire13 ~[13:13]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:2]wire~ 0 81 (_array ~wire ((_to (i 2) (i 2))))))
		(_signal (_internal sub_wire12 ~[2:2]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[12:12]wire~ 0 82 (_array ~wire ((_to (i 12) (i 12))))))
		(_signal (_internal sub_wire11 ~[12:12]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 83 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire10 ~[1:1]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:11]wire~ 0 84 (_array ~wire ((_to (i 11) (i 11))))))
		(_signal (_internal sub_wire9 ~[11:11]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 85 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire8 ~[0:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[10:10]wire~ 0 86 (_array ~wire ((_to (i 10) (i 10))))))
		(_signal (_internal sub_wire7 ~[10:10]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:9]wire~ 0 87 (_array ~wire ((_to (i 9) (i 9))))))
		(_signal (_internal sub_wire6 ~[9:9]wire~ 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:8]wire~ 0 88 (_array ~wire ((_to (i 8) (i 8))))))
		(_signal (_internal sub_wire5 ~[8:8]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:7]wire~ 0 89 (_array ~wire ((_to (i 7) (i 7))))))
		(_signal (_internal sub_wire4 ~[7:7]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:6]wire~ 0 90 (_array ~wire ((_to (i 6) (i 6))))))
		(_signal (_internal sub_wire3 ~[6:6]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:5]wire~ 0 91 (_array ~wire ((_to (i 5) (i 5))))))
		(_signal (_internal sub_wire2 ~[5:5]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[15:15]wire~ 0 92 (_array ~wire ((_to (i 15) (i 15))))))
		(_signal (_internal sub_wire1 ~[15:15]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#77_0 (_architecture 0 0 77 (_process (_alias ((sub_wire16)(sub_wire0(t_4_4))))(_simple)
				(_target(18))
				(_sensitivity(17(d_4_4)))
			)))
			(#ASSIGN#78_1 (_architecture 1 0 78 (_process (_alias ((sub_wire15)(sub_wire0(t_14_14))))(_simple)
				(_target(19))
				(_sensitivity(17(d_14_14)))
			)))
			(#ASSIGN#79_2 (_architecture 2 0 79 (_process (_alias ((sub_wire14)(sub_wire0(t_3_3))))(_simple)
				(_target(20))
				(_sensitivity(17(d_3_3)))
			)))
			(#ASSIGN#80_3 (_architecture 3 0 80 (_process (_alias ((sub_wire13)(sub_wire0(t_13_13))))(_simple)
				(_target(21))
				(_sensitivity(17(d_13_13)))
			)))
			(#ASSIGN#81_4 (_architecture 4 0 81 (_process (_alias ((sub_wire12)(sub_wire0(t_2_2))))(_simple)
				(_target(22))
				(_sensitivity(17(d_2_2)))
			)))
			(#ASSIGN#82_5 (_architecture 5 0 82 (_process (_alias ((sub_wire11)(sub_wire0(t_12_12))))(_simple)
				(_target(23))
				(_sensitivity(17(d_12_12)))
			)))
			(#ASSIGN#83_6 (_architecture 6 0 83 (_process (_alias ((sub_wire10)(sub_wire0(t_1_1))))(_simple)
				(_target(24))
				(_sensitivity(17(d_1_1)))
			)))
			(#ASSIGN#84_7 (_architecture 7 0 84 (_process (_alias ((sub_wire9)(sub_wire0(t_11_11))))(_simple)
				(_target(25))
				(_sensitivity(17(d_11_11)))
			)))
			(#ASSIGN#85_8 (_architecture 8 0 85 (_process (_alias ((sub_wire8)(sub_wire0(t_0_0))))(_simple)
				(_target(26))
				(_sensitivity(17(d_0_0)))
			)))
			(#ASSIGN#86_9 (_architecture 9 0 86 (_process (_alias ((sub_wire7)(sub_wire0(t_10_10))))(_simple)
				(_target(27))
				(_sensitivity(17(d_10_10)))
			)))
			(#ASSIGN#87_10 (_architecture 10 0 87 (_process (_alias ((sub_wire6)(sub_wire0(t_9_9))))(_simple)
				(_target(28))
				(_sensitivity(17(d_9_9)))
			)))
			(#ASSIGN#88_11 (_architecture 11 0 88 (_process (_alias ((sub_wire5)(sub_wire0(t_8_8))))(_simple)
				(_target(29))
				(_sensitivity(17(d_8_8)))
			)))
			(#ASSIGN#89_12 (_architecture 12 0 89 (_process (_alias ((sub_wire4)(sub_wire0(t_7_7))))(_simple)
				(_target(30))
				(_sensitivity(17(d_7_7)))
			)))
			(#ASSIGN#90_13 (_architecture 13 0 90 (_process (_alias ((sub_wire3)(sub_wire0(t_6_6))))(_simple)
				(_target(31))
				(_sensitivity(17(d_6_6)))
			)))
			(#ASSIGN#91_14 (_architecture 14 0 91 (_process (_alias ((sub_wire2)(sub_wire0(t_5_5))))(_simple)
				(_target(32))
				(_sensitivity(17(d_5_5)))
			)))
			(#ASSIGN#92_15 (_architecture 15 0 92 (_process (_alias ((sub_wire1)(sub_wire0(t_15_15))))(_simple)
				(_target(33))
				(_sensitivity(17(d_15_15)))
			)))
			(#ASSIGN#93_16 (_architecture 16 0 93 (_process (_alias ((eq0f)(sub_wire1)))(_simple)
				(_target(16))
				(_sensitivity(33))
			)))
			(#ASSIGN#94_17 (_architecture 17 0 94 (_process (_alias ((eq05)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(32))
			)))
			(#ASSIGN#95_18 (_architecture 18 0 95 (_process (_alias ((eq06)(sub_wire3)))(_simple)
				(_target(7))
				(_sensitivity(31))
			)))
			(#ASSIGN#96_19 (_architecture 19 0 96 (_process (_alias ((eq07)(sub_wire4)))(_simple)
				(_target(8))
				(_sensitivity(30))
			)))
			(#ASSIGN#97_20 (_architecture 20 0 97 (_process (_alias ((eq08)(sub_wire5)))(_simple)
				(_target(9))
				(_sensitivity(29))
			)))
			(#ASSIGN#98_21 (_architecture 21 0 98 (_process (_alias ((eq09)(sub_wire6)))(_simple)
				(_target(10))
				(_sensitivity(28))
			)))
			(#ASSIGN#99_22 (_architecture 22 0 99 (_process (_alias ((eq0a)(sub_wire7)))(_simple)
				(_target(11))
				(_sensitivity(27))
			)))
			(#ASSIGN#100_23 (_architecture 23 0 100 (_process (_alias ((eq00)(sub_wire8)))(_simple)
				(_target(1))
				(_sensitivity(26))
			)))
			(#ASSIGN#101_24 (_architecture 24 0 101 (_process (_alias ((eq0b)(sub_wire9)))(_simple)
				(_target(12))
				(_sensitivity(25))
			)))
			(#ASSIGN#102_25 (_architecture 25 0 102 (_process (_alias ((eq01)(sub_wire10)))(_simple)
				(_target(2))
				(_sensitivity(24))
			)))
			(#ASSIGN#103_26 (_architecture 26 0 103 (_process (_alias ((eq0c)(sub_wire11)))(_simple)
				(_target(13))
				(_sensitivity(23))
			)))
			(#ASSIGN#104_27 (_architecture 27 0 104 (_process (_alias ((eq02)(sub_wire12)))(_simple)
				(_target(3))
				(_sensitivity(22))
			)))
			(#ASSIGN#105_28 (_architecture 28 0 105 (_process (_alias ((eq0d)(sub_wire13)))(_simple)
				(_target(14))
				(_sensitivity(21))
			)))
			(#ASSIGN#106_29 (_architecture 29 0 106 (_process (_alias ((eq03)(sub_wire14)))(_simple)
				(_target(4))
				(_sensitivity(20))
			)))
			(#ASSIGN#107_30 (_architecture 30 0 107 (_process (_alias ((eq0e)(sub_wire15)))(_simple)
				(_target(15))
				(_sensitivity(19))
			)))
			(#ASSIGN#108_31 (_architecture 31 0 108 (_process (_alias ((eq04)(sub_wire16)))(_simple)
				(_target(5))
				(_sensitivity(18))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 lpm_decode_component.lpm_decodes (_constant \16\))
		(_toward 0 lpm_decode_component.lpm_type (_string \V"LPM_DECODE"\))
		(_toward 0 lpm_decode_component.lpm_width (_constant \4\))
	)
	(_scope
	)
	(_instantiation lpm_decode_component 0 110 (_entity ovi_lpm  lpm_decode)
		(_port
			((data) (data))
			((eq) (sub_wire0))
			((aclr) (_open))
			((clken) (_open))
			((clock) (_open))
			((enable) (_open))
		)
	)
	(_model . CmdDecoder 33 -1)

)
V 000046 55 1729          1195617983937 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1195617982734 2007.11.20 20:06:22)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1195617982734)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbswankmania_HDL 0 0 (_entity .  tbswankmania_HDL)
	)
	(_model . $root 1 -1)

)
V 000055 55 7300          1195617983941 ACX705AKM_Ctrl
(_unit VERILOG 6.743.6.418 (ACX705AKM_Ctrl 0 12 (ACX705AKM_Ctrl 0 12 ))
	(_version v38)
	(_time 1195617982734 2007.11.20 20:06:22)
	(_source (\./../../source/acx705akm_ctrl.v\ VERILOG (\./../../source/acx705akm_ctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 19))
	(_entity
		(_time 1195617982734)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 26 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal MCK_Hz ~vector~0 0 26 \4000000\ (_entity -1 (_code  19)))(_constant))
		(_type (_internal ~vector~1 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Hsync_Frame ~vector~1 0 27 \200\ (_entity -1 (_code  20)))(_constant))
		(_type (_internal ~vector~2 0 28 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Vsync_Hz ~vector~2 0 28 \74\ (_entity -1 (_code  21)))(_constant))
		(_type (_internal ~vector~3 0 29 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Dots_Frame ~vector~3 0 29 \272\ (_entity -1 (_code  22)))(_constant))
		(_type (_internal ~vector~4 0 30 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~4 0 30 \240\ (_entity -1 (_code  23)))(_constant))
		(_type (_internal ~vector~5 0 31 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Lines_Frame ~vector~5 0 31 \160\ (_entity -1 (_code  24)))(_constant))
		(_type (_internal ~vector~6 0 32 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Frame ~vector~6 0 32 \Pixels_Line*Lines_Frame\ (_entity -1 (_code  25)))(_constant))
		(_port (_internal iClk100 ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iClk16 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal oVsync ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHsync ~wire 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSD ~wire 0 17 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oMCK ~wire 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 19 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _MCK8 ~reg 0 37 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal _MCK ~reg 0 37 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _MCK100a ~reg 0 60 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _MCK100b ~reg 0 60 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _MCK100 ~reg 0 60 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCK100 ~wire 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 78 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _DotCnt ~[8:0]reg~ 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 79 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _HsyncCnt ~[7:0]reg~ 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _DotCnt100 ~[8:0]reg~ 0 87 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _HsyncCnt100 ~[7:0]reg~ 0 88 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _MCK100Dly ~reg 0 105 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Hsync ~reg 0 149 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Vsync ~reg 0 149 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#23_0 (_architecture 0 0 23 (_process (_simple)
				(_target(4))
			)))
			(#INITIAL#38_1 (_architecture 1 0 38 (_process 
				(_target(7)(8))
			)))
			(#ASSIGN#43_2 (_architecture 2 0 43 (_process (_alias ((oMCK)(_MCK)))(_simple)
				(_target(5))
				(_sensitivity(8))
			)))
			(#ALWAYS#46_3 (_architecture 3 0 46 (_process 
				(_target(7))
				(_read(1)(7))
				(_need_init)
			)))
			(#ALWAYS#52_4 (_architecture 4 0 52 (_process 
				(_target(8))
				(_read(7)(8))
				(_need_init)
			)))
			(#INITIAL#61_5 (_architecture 5 0 61 (_process 
				(_target(9)(10)(11))
			)))
			(#INITIAL#80_6 (_architecture 6 0 80 (_process 
				(_target(13)(14))
			)))
			(#INITIAL#89_7 (_architecture 7 0 89 (_process 
				(_target(15)(16))
			)))
			(#ASSIGN#94_8 (_architecture 8 0 94 (_process (_simple)
				(_target(6))
				(_sensitivity(15)(16))
			)))
			(#ALWAYS#97_9 (_architecture 9 0 97 (_process 
				(_target(13))
				(_read(5)(13))
				(_need_init)
			)))
			(#INITIAL#106_10 (_architecture 10 0 106 (_process 
				(_target(17))
			)))
			(#ALWAYS#107_11 (_architecture 11 0 107 (_process 
				(_target(9)(10)(11)(17)(15))
				(_read(0)(8)(9)(10)(12)(15))
				(_need_init)
			)))
			(#ALWAYS#124_12 (_architecture 12 0 124 (_process 
				(_target(14))
				(_read(5)(13)(14))
				(_need_init)
			)))
			(#ALWAYS#135_13 (_architecture 13 0 135 (_process 
				(_target(16))
				(_read(0)(17)(15)(16))
				(_need_init)
			)))
			(#INITIAL#150_14 (_architecture 14 0 150 (_process 
				(_target(18)(19))
			)))
			(#ALWAYS#155_15 (_architecture 15 0 155 (_process 
				(_target(18)(19))
				(_read(5)(13)(14))
				(_need_init)
			)))
			(#ASSIGN#163_16 (_architecture 16 0 163 (_process (_alias ((oHsync)(_Hsync)))(_simple)
				(_target(3))
				(_sensitivity(18))
			)))
			(#ASSIGN#163_17 (_architecture 17 0 163 (_process (_alias ((oVsync)(_Vsync)))(_simple)
				(_target(2))
				(_sensitivity(19))
			)))
			(#INTERNAL#0_18 (_internal 18 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 69 (_entity .  Debounce)
		(_port
			((iClk) (iClk100))
			((iD) (_MCK100))
			((oQ) (MCK100))
		)
	)
	(_model . ACX705AKM_Ctrl 32 -1)

)
V 000049 55 2647          1195617983945 Debounce
(_unit VERILOG 6.743.6.418 (Debounce 0 12 (Debounce 0 12 ))
	(_version v38)
	(_time 1195617982734 2007.11.20 20:06:22)
	(_source (\./../../source/debounce.v\ VERILOG (\./../../source/debounce.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195617982734)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iD ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oQ ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Q ~reg 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Bounce ~reg 0 21 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#19_0 (_architecture 0 0 19 (_process 
				(_target(3))
			)))
			(#INITIAL#22_1 (_architecture 1 0 22 (_process 
				(_target(4))
			)))
			(#ASSIGN#24_2 (_architecture 2 0 24 (_process (_alias ((oQ)(_Q)))(_simple)
				(_target(2))
				(_sensitivity(3))
			)))
			(#ALWAYS#27_3 (_architecture 3 0 27 (_process 
				(_target(4)(3))
				(_read(0)(1)(4))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Debounce 5 -1)

)
V 000048 55 10556         1195617983949 ComCtrl
(_unit VERILOG 6.743.6.418 (ComCtrl 0 12 (ComCtrl 0 12 ))
	(_version v38)
	(_time 1195617982734 2007.11.20 20:06:22)
	(_source (\./../../source/comctrl.v\ VERILOG (\./../../source/comctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 25))
	(_entity
		(_time 1195617982734)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[8:0]wire~ 0 16 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD ~[8:0]wire~ 0 16 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iGo ~wire 0 17 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iCmd ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oGo ~wire 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iDone ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oColor ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 24 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal oX0 ~[7:0]wire~ 0 24 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY0 ~[7:0]wire~ 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX1 ~[7:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY1 ~[7:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oX2 ~[7:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oY2 ~[7:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oFlip ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oPolyline ~wire 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oTriangle ~wire 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDbgFull ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oDbgFullPersistent ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 37 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal oDbgUsed ~[9:0]wire~ 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _FullPersistent ~reg 0 40 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 44 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal _Color ~[8:0]reg~ 0 44 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _SetColor ~reg 0 45 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DebounceGo ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Empty ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _FIFO_Pop ~reg 0 55 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FIFO_Q ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FIFO_Cmd ~wire 0 59 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FIFO_Used ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderFlip ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderPolyline ~wire 0 64 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~[0:5]~ 0 66 (_array ~reg ((_to (i 0) (i 5)) (_downto (i 7) (i 0))))))
		(_signal (_internal _VertexBuf ~[7:0]reg~[0:5]~ 0 66 (_architecture (_uni ))) (_reg memory) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 77 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _Cnt ~[7:0]reg~ 0 77 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Flip ~reg 0 81 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Go ~reg 0 81 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Polyline ~reg 0 81 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _iGoa ~reg 0 108 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _iGob ~reg 0 108 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _iGoc ~reg 0 108 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _iGo ~reg 0 108 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _FIFO_WrCnt ~[7:0]reg~ 0 144 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _FIFO_RdCnt ~[7:0]reg~ 0 144 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal DecoderColor ~wire 0 179 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DecoderDot ~wire 0 179 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _Dot ~reg 0 210 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Y ~reg 0 218 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_virtual \1 \ 0 124 (_uni ((3)(1)))))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#41_0 (_architecture 0 0 41 (_process 
				(_target(19))
			)))
			(#INITIAL#46_1 (_architecture 1 0 46 (_process 
				(_target(20)(21))
			)))
			(#INITIAL#56_2 (_architecture 2 0 56 (_process 
				(_target(24))
			)))
			(#INITIAL#67_3 (_architecture 3 0 67 (_process 
				(_target(30(0))(30(1))(30(2))(30(3))(30(4))(30(5)))
			)))
			(#INITIAL#82_4 (_architecture 4 0 82 (_process 
				(_target(31)(32)(33)(34))
			)))
			(#ASSIGN#91_5 (_architecture 5 0 91 (_process (_alias ((oDbgFullPersistent)(_FullPersistent)))(_simple)
				(_target(17))
				(_sensitivity(19))
			)))
			(#ALWAYS#92_6 (_architecture 6 0 92 (_process 
				(_target(19))
				(_read(0)(16))
				(_need_init)
			)))
			(#ASSIGN#97_7 (_architecture 7 0 97 (_process (_alias ((oColor)(_Color)))(_simple)
				(_target(6))
				(_sensitivity(20))
			)))
			(#INITIAL#109_8 (_architecture 8 0 109 (_process 
				(_target(35)(36)(37)(38))
			)))
			(#ASSIGN#118_9 (_architecture 9 0 118 (_process (_alias ((FIFO_Cmd)(FIFO_Q(9))))(_simple)
				(_target(26))
				(_sensitivity(25(9)))
			)))
			(#ASSIGN#119_10 (_architecture 10 0 119 (_process (_alias ((oDbgUsed)(FIFO_Used)))(_simple)
				(_target(18))
				(_sensitivity(27))
			)))
			(#INITIAL#145_11 (_architecture 11 0 145 (_process 
				(_target(39)(40))
			)))
			(#ASSIGN#208_12 (_architecture 12 0 208 (_process (_alias ((oX0)(_VertexBuf(0))))(_simple)
				(_target(7))
				(_sensitivity(30(0)))
			)))
			(#ASSIGN#208_13 (_architecture 13 0 208 (_process (_alias ((oY0)(_VertexBuf(1))))(_simple)
				(_target(8))
				(_sensitivity(30(1)))
			)))
			(#ASSIGN#208_14 (_architecture 14 0 208 (_process (_alias ((oX1)(_VertexBuf(2))))(_simple)
				(_target(9))
				(_sensitivity(30(2)))
			)))
			(#ASSIGN#208_15 (_architecture 15 0 208 (_process (_alias ((oY1)(_VertexBuf(3))))(_simple)
				(_target(10))
				(_sensitivity(30(3)))
			)))
			(#ASSIGN#208_16 (_architecture 16 0 208 (_process (_alias ((oX2)(_VertexBuf(4))))(_simple)
				(_target(11))
				(_sensitivity(30(4)))
			)))
			(#ASSIGN#208_17 (_architecture 17 0 208 (_process (_alias ((oY2)(_VertexBuf(5))))(_simple)
				(_target(12))
				(_sensitivity(30(5)))
			)))
			(#INITIAL#211_18 (_architecture 18 0 211 (_process 
				(_target(43))
			)))
			(#ASSIGN#216_19 (_architecture 19 0 216 (_process (_alias ((oFlip)(_Flip)))(_simple)
				(_target(13))
				(_sensitivity(32))
			)))
			(#ASSIGN#216_20 (_architecture 20 0 216 (_process (_alias ((oGo)(_Go)))(_simple)
				(_target(4))
				(_sensitivity(33))
			)))
			(#ASSIGN#216_21 (_architecture 21 0 216 (_process (_alias ((oPolyline)(_Polyline)(_Dot)))(_simple)
				(_target(14))
				(_sensitivity(34)(43))
			)))
			(#INITIAL#219_22 (_architecture 22 0 219 (_process 
				(_target(44))
			)))
			(#ALWAYS#222_23 (_architecture 23 0 222 (_process 
				(_target(24)(33)(31)(44)(34)(43)(32)(21)(20)(30(0))(30(1))(30(2))(30(3)))
				(_read(0)(23)(5)(33)(24)(25(9))(28)(29)(41)(44)(31)(34)(43)(42)(21)(25(d_8_0))(25(d_7_0))(30(0))(30(1))(30(2)))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Debounce0 0 100 (_entity .  Debounce)
		(_port
			((iClk) (iClk))
			((iD) (iGo))
			((oQ) (DebounceGo))
		)
	)
	(_instantiation ComFIFO0 0 120 (_entity .  ComFIFO)
		(_port
			((clock) (iClk))
			((data) (\1 \))
			((rdreq) (_FIFO_Pop))
			((wrreq) (DebounceGo))
			((q) (FIFO_Q))
			((usedw) (FIFO_Used))
			((empty) (FIFO_Empty))
			((full) (oDbgFull))
		)
	)
	(_instantiation CmdDecoder0 0 180 (_entity .  CmdDecoder)
		(_port
			((data) (FIFO_Q(d_3_0)))
			((eq00) (DecoderFlip))
			((eq01) (DecoderPolyline))
			((eq02) (_open))
			((eq03) (_open))
			((eq04) (DecoderColor))
			((eq05) (DecoderDot))
			((eq06) (_open))
			((eq07) (_open))
			((eq08) (_open))
			((eq09) (_open))
			((eq0a) (_open))
			((eq0b) (_open))
			((eq0c) (_open))
			((eq0d) (_open))
			((eq0e) (_open))
			((eq0f) (_open))
		)
	)
	(_model . ComCtrl 25 -1)

)
V 000048 55 4542          1195617983953 ComFIFO
(_unit VERILOG 6.743.6.418 (ComFIFO 0 39 (ComFIFO 0 39 ))
	(_version v38)
	(_time 1195617982734 2007.11.20 20:06:22)
	(_source (\./../../lib/comfifo.v\ VERILOG (\./../../lib/comfifo.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1195617982734)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal clock ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 41 (_array ~wire ((_downto (i 9) (i 0))))))
		(_port (_internal data ~[9:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal rdreq ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wrreq ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal empty ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal full ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~[9:0]wire~ 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal usedw ~[9:0]wire~ 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[9:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire2 ~[9:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 61 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#62_0 (_architecture 0 0 62 (_process (_alias ((usedw)(sub_wire0)))(_simple)
				(_target(7))
				(_sensitivity(8))
			)))
			(#ASSIGN#63_1 (_architecture 1 0 63 (_process (_alias ((empty)(sub_wire1)))(_simple)
				(_target(4))
				(_sensitivity(9))
			)))
			(#ASSIGN#64_2 (_architecture 2 0 64 (_process (_alias ((q)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(10))
			)))
			(#ASSIGN#65_3 (_architecture 3 0 65 (_process (_alias ((full)(sub_wire3)))(_simple)
				(_target(5))
				(_sensitivity(11))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 scfifo_component.add_ram_output_register (_string \V"ON"\))
		(_toward 0 scfifo_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 scfifo_component.lpm_numwords (_constant \1024\))
		(_toward 0 scfifo_component.lpm_showahead (_string \V"ON"\))
		(_toward 0 scfifo_component.lpm_type (_string \V"scfifo"\))
		(_toward 0 scfifo_component.lpm_width (_constant \10\))
		(_toward 0 scfifo_component.lpm_widthu (_constant \10\))
		(_toward 0 scfifo_component.overflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.underflow_checking (_string \V"OFF"\))
		(_toward 0 scfifo_component.use_eab (_string \V"ON"\))
	)
	(_scope
	)
	(_instantiation scfifo_component 0 67 (_entity ovi_lpm  scfifo)
		(_port
			((rdreq) (rdreq))
			((clock) (clock))
			((wrreq) (wrreq))
			((data) (data))
			((usedw) (sub_wire0))
			((empty) (sub_wire1))
			((q) (sub_wire2))
			((full) (sub_wire3))
			((aclr) (_open))
			((almost_empty) (_open))
			((almost_full) (_open))
			((sclr) (_open))
		)
	)
	(_model . ComFIFO 5 -1)

)
V 000051 55 11634         1195617983957 CmdDecoder
(_unit VERILOG 6.743.6.418 (CmdDecoder 0 39 (CmdDecoder 0 39 ))
	(_version v38)
	(_time 1195617982734 2007.11.20 20:06:22)
	(_source (\./../../lib/cmddecoder.v\ VERILOG (\./../../lib/cmddecoder.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 33))
	(_entity
		(_time 1195617982734)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 40 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal data ~[3:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal eq00 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq01 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq02 ~wire 0 43 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq03 ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq04 ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq05 ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq06 ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq07 ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq08 ~wire 0 49 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq09 ~wire 0 50 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0a ~wire 0 51 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0b ~wire 0 52 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0c ~wire 0 53 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0d ~wire 0 54 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0e ~wire 0 55 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal eq0f ~wire 0 56 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 76 (_array ~wire ((_downto (i 15) (i 0))))))
		(_signal (_internal sub_wire0 ~[15:0]wire~ 0 76 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[4:4]wire~ 0 77 (_array ~wire ((_to (i 4) (i 4))))))
		(_signal (_internal sub_wire16 ~[4:4]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[14:14]wire~ 0 78 (_array ~wire ((_to (i 14) (i 14))))))
		(_signal (_internal sub_wire15 ~[14:14]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:3]wire~ 0 79 (_array ~wire ((_to (i 3) (i 3))))))
		(_signal (_internal sub_wire14 ~[3:3]wire~ 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[13:13]wire~ 0 80 (_array ~wire ((_to (i 13) (i 13))))))
		(_signal (_internal sub_wire13 ~[13:13]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:2]wire~ 0 81 (_array ~wire ((_to (i 2) (i 2))))))
		(_signal (_internal sub_wire12 ~[2:2]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[12:12]wire~ 0 82 (_array ~wire ((_to (i 12) (i 12))))))
		(_signal (_internal sub_wire11 ~[12:12]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 83 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire10 ~[1:1]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:11]wire~ 0 84 (_array ~wire ((_to (i 11) (i 11))))))
		(_signal (_internal sub_wire9 ~[11:11]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 85 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire8 ~[0:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[10:10]wire~ 0 86 (_array ~wire ((_to (i 10) (i 10))))))
		(_signal (_internal sub_wire7 ~[10:10]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:9]wire~ 0 87 (_array ~wire ((_to (i 9) (i 9))))))
		(_signal (_internal sub_wire6 ~[9:9]wire~ 0 87 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:8]wire~ 0 88 (_array ~wire ((_to (i 8) (i 8))))))
		(_signal (_internal sub_wire5 ~[8:8]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:7]wire~ 0 89 (_array ~wire ((_to (i 7) (i 7))))))
		(_signal (_internal sub_wire4 ~[7:7]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:6]wire~ 0 90 (_array ~wire ((_to (i 6) (i 6))))))
		(_signal (_internal sub_wire3 ~[6:6]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:5]wire~ 0 91 (_array ~wire ((_to (i 5) (i 5))))))
		(_signal (_internal sub_wire2 ~[5:5]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[15:15]wire~ 0 92 (_array ~wire ((_to (i 15) (i 15))))))
		(_signal (_internal sub_wire1 ~[15:15]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#77_0 (_architecture 0 0 77 (_process (_alias ((sub_wire16)(sub_wire0(t_4_4))))(_simple)
				(_target(18))
				(_sensitivity(17(d_4_4)))
			)))
			(#ASSIGN#78_1 (_architecture 1 0 78 (_process (_alias ((sub_wire15)(sub_wire0(t_14_14))))(_simple)
				(_target(19))
				(_sensitivity(17(d_14_14)))
			)))
			(#ASSIGN#79_2 (_architecture 2 0 79 (_process (_alias ((sub_wire14)(sub_wire0(t_3_3))))(_simple)
				(_target(20))
				(_sensitivity(17(d_3_3)))
			)))
			(#ASSIGN#80_3 (_architecture 3 0 80 (_process (_alias ((sub_wire13)(sub_wire0(t_13_13))))(_simple)
				(_target(21))
				(_sensitivity(17(d_13_13)))
			)))
			(#ASSIGN#81_4 (_architecture 4 0 81 (_process (_alias ((sub_wire12)(sub_wire0(t_2_2))))(_simple)
				(_target(22))
				(_sensitivity(17(d_2_2)))
			)))
			(#ASSIGN#82_5 (_architecture 5 0 82 (_process (_alias ((sub_wire11)(sub_wire0(t_12_12))))(_simple)
				(_target(23))
				(_sensitivity(17(d_12_12)))
			)))
			(#ASSIGN#83_6 (_architecture 6 0 83 (_process (_alias ((sub_wire10)(sub_wire0(t_1_1))))(_simple)
				(_target(24))
				(_sensitivity(17(d_1_1)))
			)))
			(#ASSIGN#84_7 (_architecture 7 0 84 (_process (_alias ((sub_wire9)(sub_wire0(t_11_11))))(_simple)
				(_target(25))
				(_sensitivity(17(d_11_11)))
			)))
			(#ASSIGN#85_8 (_architecture 8 0 85 (_process (_alias ((sub_wire8)(sub_wire0(t_0_0))))(_simple)
				(_target(26))
				(_sensitivity(17(d_0_0)))
			)))
			(#ASSIGN#86_9 (_architecture 9 0 86 (_process (_alias ((sub_wire7)(sub_wire0(t_10_10))))(_simple)
				(_target(27))
				(_sensitivity(17(d_10_10)))
			)))
			(#ASSIGN#87_10 (_architecture 10 0 87 (_process (_alias ((sub_wire6)(sub_wire0(t_9_9))))(_simple)
				(_target(28))
				(_sensitivity(17(d_9_9)))
			)))
			(#ASSIGN#88_11 (_architecture 11 0 88 (_process (_alias ((sub_wire5)(sub_wire0(t_8_8))))(_simple)
				(_target(29))
				(_sensitivity(17(d_8_8)))
			)))
			(#ASSIGN#89_12 (_architecture 12 0 89 (_process (_alias ((sub_wire4)(sub_wire0(t_7_7))))(_simple)
				(_target(30))
				(_sensitivity(17(d_7_7)))
			)))
			(#ASSIGN#90_13 (_architecture 13 0 90 (_process (_alias ((sub_wire3)(sub_wire0(t_6_6))))(_simple)
				(_target(31))
				(_sensitivity(17(d_6_6)))
			)))
			(#ASSIGN#91_14 (_architecture 14 0 91 (_process (_alias ((sub_wire2)(sub_wire0(t_5_5))))(_simple)
				(_target(32))
				(_sensitivity(17(d_5_5)))
			)))
			(#ASSIGN#92_15 (_architecture 15 0 92 (_process (_alias ((sub_wire1)(sub_wire0(t_15_15))))(_simple)
				(_target(33))
				(_sensitivity(17(d_15_15)))
			)))
			(#ASSIGN#93_16 (_architecture 16 0 93 (_process (_alias ((eq0f)(sub_wire1)))(_simple)
				(_target(16))
				(_sensitivity(33))
			)))
			(#ASSIGN#94_17 (_architecture 17 0 94 (_process (_alias ((eq05)(sub_wire2)))(_simple)
				(_target(6))
				(_sensitivity(32))
			)))
			(#ASSIGN#95_18 (_architecture 18 0 95 (_process (_alias ((eq06)(sub_wire3)))(_simple)
				(_target(7))
				(_sensitivity(31))
			)))
			(#ASSIGN#96_19 (_architecture 19 0 96 (_process (_alias ((eq07)(sub_wire4)))(_simple)
				(_target(8))
				(_sensitivity(30))
			)))
			(#ASSIGN#97_20 (_architecture 20 0 97 (_process (_alias ((eq08)(sub_wire5)))(_simple)
				(_target(9))
				(_sensitivity(29))
			)))
			(#ASSIGN#98_21 (_architecture 21 0 98 (_process (_alias ((eq09)(sub_wire6)))(_simple)
				(_target(10))
				(_sensitivity(28))
			)))
			(#ASSIGN#99_22 (_architecture 22 0 99 (_process (_alias ((eq0a)(sub_wire7)))(_simple)
				(_target(11))
				(_sensitivity(27))
			)))
			(#ASSIGN#100_23 (_architecture 23 0 100 (_process (_alias ((eq00)(sub_wire8)))(_simple)
				(_target(1))
				(_sensitivity(26))
			)))
			(#ASSIGN#101_24 (_architecture 24 0 101 (_process (_alias ((eq0b)(sub_wire9)))(_simple)
				(_target(12))
				(_sensitivity(25))
			)))
			(#ASSIGN#102_25 (_architecture 25 0 102 (_process (_alias ((eq01)(sub_wire10)))(_simple)
				(_target(2))
				(_sensitivity(24))
			)))
			(#ASSIGN#103_26 (_architecture 26 0 103 (_process (_alias ((eq0c)(sub_wire11)))(_simple)
				(_target(13))
				(_sensitivity(23))
			)))
			(#ASSIGN#104_27 (_architecture 27 0 104 (_process (_alias ((eq02)(sub_wire12)))(_simple)
				(_target(3))
				(_sensitivity(22))
			)))
			(#ASSIGN#105_28 (_architecture 28 0 105 (_process (_alias ((eq0d)(sub_wire13)))(_simple)
				(_target(14))
				(_sensitivity(21))
			)))
			(#ASSIGN#106_29 (_architecture 29 0 106 (_process (_alias ((eq03)(sub_wire14)))(_simple)
				(_target(4))
				(_sensitivity(20))
			)))
			(#ASSIGN#107_30 (_architecture 30 0 107 (_process (_alias ((eq0e)(sub_wire15)))(_simple)
				(_target(15))
				(_sensitivity(19))
			)))
			(#ASSIGN#108_31 (_architecture 31 0 108 (_process (_alias ((eq04)(sub_wire16)))(_simple)
				(_target(5))
				(_sensitivity(18))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 lpm_decode_component.lpm_decodes (_constant \16\))
		(_toward 0 lpm_decode_component.lpm_type (_string \V"LPM_DECODE"\))
		(_toward 0 lpm_decode_component.lpm_width (_constant \4\))
	)
	(_scope
	)
	(_instantiation lpm_decode_component 0 110 (_entity ovi_lpm  lpm_decode)
		(_port
			((data) (data))
			((eq) (sub_wire0))
			((aclr) (_open))
			((clken) (_open))
			((clock) (_open))
			((enable) (_open))
		)
	)
	(_model . CmdDecoder 33 -1)

)
V 000050 55 6493          1195617983961 FrameCtrl
(_unit VERILOG 6.743.6.418 (FrameCtrl 0 12 (FrameCtrl 0 12 ))
	(_version v38)
	(_time 1195617982734 2007.11.20 20:06:22)
	(_source (\./../../source/framectrl.v\ VERILOG (\./../../source/framectrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 15))
	(_entity
		(_time 1195617982734)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iFlipGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iFlip ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk0 ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 19 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal iAdr0 ~[15:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 20 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal iD0 ~[8:0]wire~ 0 20 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ0 ~[8:0]wire~ 0 21 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn0 ~wire 0 22 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iClk1 ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iAdr1 ~[15:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iD1 ~[8:0]wire~ 0 27 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oQ1 ~[8:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iWrEn1 ~wire 0 29 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 32 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 33 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 34 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 35 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 36 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 37 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 38 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Face0 ~reg 0 41 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal FrameA_Adr ~[15:0]wire~ 0 45 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Clk ~wire 0 48 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal FrameA_WrEn ~wire 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_D ~[8:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FrameA_Q ~[8:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#42_0 (_architecture 0 0 42 (_process 
				(_target(20))
			)))
			(#ALWAYS#54_1 (_architecture 1 0 54 (_process 
				(_target(20))
				(_read(0)(2)(1)(20))
				(_need_init)
			)))
			(#ASSIGN#76_2 (_architecture 2 0 76 (_process (_simple)
				(_target(15))
			)))
			(#ASSIGN#76_3 (_architecture 3 0 76 (_process (_simple)
				(_target(19))
			)))
			(#ASSIGN#76_4 (_architecture 4 0 76 (_process (_simple)
				(_target(17))
			)))
			(#ASSIGN#76_5 (_architecture 5 0 76 (_process (_simple)
				(_target(18))
			)))
			(#ASSIGN#79_6 (_architecture 6 0 79 (_process (_simple)
				(_target(6))
				(_sensitivity(20)(25)(14))
			)))
			(#ASSIGN#80_7 (_architecture 7 0 80 (_process (_simple)
				(_target(11))
				(_sensitivity(20)(14)(25))
			)))
			(#ASSIGN#97_8 (_architecture 8 0 97 (_process (_alias ((FrameA_Adr)(_Face0)(iAdr0)(iAdr1)))(_simple)
				(_target(21))
				(_sensitivity(20)(4)(9))
			)))
			(#ASSIGN#98_9 (_architecture 9 0 98 (_process (_alias ((FrameA_D)(_Face0)(iD0)(iD1)))(_simple)
				(_target(24))
				(_sensitivity(20)(5)(10))
			)))
			(#ASSIGN#99_10 (_architecture 10 0 99 (_process (_alias ((FrameA_WrEn)(_Face0)(iWrEn0)(iWrEn1)))(_simple)
				(_target(23))
				(_sensitivity(20)(7)(12))
			)))
			(#ASSIGN#102_11 (_architecture 11 0 102 (_process (_simple)
				(_target(13))
				(_sensitivity(20)(9)(4))
			)))
			(#ASSIGN#105_12 (_architecture 12 0 105 (_process (_simple)
				(_target(14))
				(_sensitivity(16)(20)(10)(5))
			)))
			(#ASSIGN#106_13 (_architecture 13 0 106 (_process (_alias ((oSRAM_WE_)(_Face0)(iWrEn1)(iWrEn0)))(_simple)
				(_target(16))
				(_sensitivity(20)(12)(7))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FrameA0 0 59 (_entity .  FrameA)
		(_port
			((inclock) (iClk1))
			((outclock) (iClk1))
			((address) (FrameA_Adr))
			((data) (FrameA_D))
			((q) (FrameA_Q))
			((wren) (FrameA_WrEn))
		)
	)
	(_model . FrameCtrl 15 -1)

)
V 000047 55 5722          1195617983965 FrameA
(_unit VERILOG 6.743.6.418 (FrameA 0 39 (FrameA 0 39 ))
	(_version v38)
	(_time 1195617982734 2007.11.20 20:06:22)
	(_source (\./../../lib/framea.v\ VERILOG (\./../../lib/framea.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195617982734)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[15:0]wire~ 0 40 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal address ~[15:0]wire~ 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 41 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal data ~[8:0]wire~ 0 41 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal inclock ~wire 0 42 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 43 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal wren ~wire 0 44 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal q ~[8:0]wire~ 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal sub_wire0 ~[8:0]wire~ 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#55_0 (_architecture 0 0 55 (_process (_alias ((q)(sub_wire0)))(_simple)
				(_target(5))
				(_sensitivity(6))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altsyncram_component.clock_enable_input_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.clock_enable_output_a (_string \V"BYPASS"\))
		(_toward 0 altsyncram_component.init_file (_string \V"../startup.hex"\))
		(_toward 0 altsyncram_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altsyncram_component.lpm_type (_string \V"altsyncram"\))
		(_toward 0 altsyncram_component.numwords_a (_constant \38400\))
		(_toward 0 altsyncram_component.operation_mode (_string \V"SINGLE_PORT"\))
		(_toward 0 altsyncram_component.outdata_aclr_a (_string \V"NONE"\))
		(_toward 0 altsyncram_component.outdata_reg_a (_string \V"CLOCK1"\))
		(_toward 0 altsyncram_component.power_up_uninitialized (_string \V"FALSE"\))
		(_toward 0 altsyncram_component.widthad_a (_constant \16\))
		(_toward 0 altsyncram_component.width_a (_constant \9\))
		(_toward 0 altsyncram_component.width_byteena_a (_constant \1\))
	)
	(_scope
	)
	(_instantiation altsyncram_component 0 57 (_entity ovi_lpm  altsyncram)
		(_port
			((wren_a) (wren))
			((clock0) (inclock))
			((clock1) (outclock))
			((address_a) (address))
			((data_a) (data))
			((q_a) (sub_wire0))
			((aclr0) (\1 \))
			((aclr1) (\2 \))
			((address_b) (\3 \))
			((addressstall_a) (\4 \))
			((addressstall_b) (\5 \))
			((byteena_a) (\6 \))
			((byteena_b) (\7 \))
			((clocken0) (\8 \))
			((clocken1) (\9 \))
			((clocken2) (\10 \))
			((clocken3) (\11 \))
			((data_b) (\12 \))
			((eccstatus) (_open))
			((q_b) (_open))
			((rden_a) (\13 \))
			((rden_b) (\14 \))
			((wren_b) (\15 \))
		)
	)
	(_model . FrameA 2 -1)

)
V 000045 55 6740          1195617983969 Line
(_unit VERILOG 6.743.6.418 (Line 0 14 (Line 0 14 ))
	(_version v38)
	(_time 1195617982734 2007.11.20 20:06:22)
	(_source (\./../../source/line.v\ VERILOG (\./../../source/line.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 16))
	(_entity
		(_time 1195617982734)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Pixels_Line ~vector~0 0 16 \240\ (_entity -1 (_code  16))))
		(_port (_internal iClk ~wire 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 20 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 23 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal iX0 ~[7:0]wire~ 0 23 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iY0 ~[7:0]wire~ 0 24 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal iX1 ~[7:0]wire~ 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iY1 ~[7:0]wire~ 0 26 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 29 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_signal (_internal _Done ~reg 0 34 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]wire~S 0 44 (_array ~wire ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal X0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y0 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y1 ~[8:0]wire~S 0 44 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 51 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal dxAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dyAbs ~[8:0]wire~S 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Steep ~wire 0 60 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 64 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal _AddrX ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _AddrY ~[7:0]reg~ 0 64 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~S 0 78 (_array ~reg ((_downto (i 8) (i 0))))(_attribute signed)))
		(_signal (_internal _X ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Y ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dx ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _dy ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _Err ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _LastStep ~[8:0]reg~S 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal _NegativeYStep ~reg 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#35_0 (_architecture 0 0 35 (_process 
				(_target(9))
			)))
			(#ASSIGN#37_1 (_architecture 1 0 37 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(9))
			)))
			(#ASSIGN#44_2 (_architecture 2 0 44 (_process (_simple)
				(_target(10))
				(_sensitivity(3))
			)))
			(#ASSIGN#44_3 (_architecture 3 0 44 (_process (_simple)
				(_target(11))
				(_sensitivity(4))
			)))
			(#ASSIGN#44_4 (_architecture 4 0 44 (_process (_simple)
				(_target(12))
			)))
			(#ASSIGN#44_5 (_architecture 5 0 44 (_process (_simple)
				(_target(13))
			)))
			(#INITIAL#52_6 (_architecture 6 0 52 (_process 
				(_target(14))
			)))
			(#ASSIGN#54_7 (_architecture 7 0 54 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(8))
				(_sensitivity(14))
			)))
			(#ASSIGN#58_8 (_architecture 8 0 58 (_process (_alias ((dxAbs)(X1)(X0)(X1)(X0)(X0)(X1)))(_simple)
				(_target(15))
				(_sensitivity(12)(10))
			)))
			(#ASSIGN#58_9 (_architecture 9 0 58 (_process (_alias ((dyAbs)(Y1)(Y0)(Y1)(Y0)(Y0)(Y1)))(_simple)
				(_target(16))
				(_sensitivity(13)(11))
			)))
			(#ASSIGN#60_10 (_architecture 10 0 60 (_process (_alias ((Steep)(dyAbs)(dxAbs)))(_simple)
				(_target(17))
				(_sensitivity(16)(15))
			)))
			(#INITIAL#65_11 (_architecture 11 0 65 (_process 
				(_target(18)(19))
			)))
			(#ASSIGN#70_12 (_architecture 12 0 70 (_process (_simple)
				(_target(7))
				(_sensitivity(18)(19))
			)))
			(#INITIAL#80_13 (_architecture 13 0 80 (_process 
				(_target(20)(21)(22)(23)(25)(26))
			)))
			(#ALWAYS#90_14 (_architecture 14 0 90 (_process 
				(_target(14)(9)(22)(23)(24)(21)(20)(25)(18)(19)(26))
				(_read(0)(1)(12)(10)(16)(11)(13)(17)(15)(2)(20)(25)(21)(24)(23)(22)(26))
				(_need_init)
			)))
			(#INTERNAL#0_15 (_internal 15 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Line 17 -1)

)
V 000053 55 2649          1195617983973 SSHLEDMDCtrl
(_unit VERILOG 6.743.6.418 (SSHLEDMDCtrl 0 14 (SSHLEDMDCtrl 0 14 ))
	(_version v38)
	(_time 1195617982734 2007.11.20 20:06:22)
	(_source (\./../../source/sshledmdctrl.v\ VERILOG (\./../../source/sshledmdctrl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1195617982734)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~[3:0]wire~ 0 15 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iBCD ~[3:0]wire~ 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 16 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oMatrix ~[6:0]wire~ 0 16 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]reg~ 0 19 (_array ~reg ((_downto (i 6) (i 0))))))
		(_signal (_internal _oMatrix ~[6:0]reg~ 0 19 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#20_0 (_architecture 0 0 20 (_process 
				(_target(2))
			)))
			(#ASSIGN#22_1 (_architecture 1 0 22 (_process (_alias ((oMatrix)(_oMatrix)))(_simple)
				(_target(1))
				(_sensitivity(2))
			)))
			(#ALWAYS#26_2 (_architecture 2 0 26 (_process 
				(_target(2))
				(_read)
				(_sensitivity(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . SSHLEDMDCtrl 4 -1)

)
V 000055 55 18437         1195617983977 swankmania_HDL
(_unit VERILOG 6.743.6.418 (swankmania_HDL 0 12 (swankmania_HDL 0 12 ))
	(_version v38)
	(_time 1195617982734 2007.11.20 20:06:22)
	(_source (\./../../source/swankmania_hdl.v\ VERILOG (\./../../source/swankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 60))
	(_entity
		(_time 1195617982734)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate gSSHLEDMDCtrl 0 275 (_verilogfor  (_code  60) (_code  61) (_code  62))
	  (_object
	  	(_type (_internal ~vector~0 0 274 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal gCnt ~vector~0 0 274  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_59 (_internal 59 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation Digit 0 277 (_entity .  SSHLEDMDCtrl)
	  	(_port
	  		((iBCD) (SSHLEDMDCtrlD(_range  63)))
	  		((oMatrix) (SSHLEDMDCtrlQ(_range  64)))
	  	)
	  )
	)
	(_object
		(_port (_internal iClk27 ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal iClk50 ~wire 0 15 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[17:0]wire~ 0 18 (_array ~wire ((_downto (i 17) (i 0))))))
		(_port (_internal iSwitch ~[17:0]wire~ 0 18 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 19 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal iButton_ ~[3:0]wire~ 0 19 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oLEDR ~[17:0]wire~ 0 22 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 23 (_array ~wire ((_downto (i 8) (i 0))))))
		(_port (_internal oLEDG ~[8:0]wire~ 0 23 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 26 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal oHex7 ~[6:0]wire~ 0 26 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex6 ~[6:0]wire~ 0 27 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex5 ~[6:0]wire~ 0 28 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex4 ~[6:0]wire~ 0 29 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex3 ~[6:0]wire~ 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex2 ~[6:0]wire~ 0 31 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex1 ~[6:0]wire~ 0 32 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oHex0 ~[6:0]wire~ 0 33 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[23:0]wire~ 0 36 (_array ~wire ((_downto (i 23) (i 0))))))
		(_port (_internal ioGPIO0 ~[23:0]wire~ 0 36 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[25:0]wire~ 0 39 (_array ~wire ((_downto (i 25) (i 0))))))
		(_port (_internal ioGPIO1 ~[25:0]wire~ 0 39 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oSRAM_A ~[17:0]wire~ 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 43 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal ioSRAM_IO ~[15:0]wire~ 0 43 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_CE_ ~wire 0 44 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_WE_ ~wire 0 45 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_LB_ ~wire 0 46 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_UB_ ~wire 0 47 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oSRAM_OE_ ~wire 0 48 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Clk16 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Clk100 ~wire 0 52 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineWrEn ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineDone ~wire 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal LineAdr ~[15:0]wire~ 0 56 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipWrEn ~wire 0 58 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipDone ~wire 0 59 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FlipAdr ~[15:0]wire~ 0 60 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_RGB ~[8:0]wire~ 0 62 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Vsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Hsync ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_SD ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_MCK ~wire 0 67 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ACX_Adr ~[15:0]wire~ 0 68 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComD ~[8:0]wire~ 0 70 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComColor ~[8:0]wire~ 0 71 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComCmd ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFrame ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComFlip ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComDrawGo ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComPolyline ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComTriangle ~wire 0 79 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 86 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal ComX0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY0 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY1 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComX2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ComY2 ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[31:0]wire~ 0 88 (_array ~wire ((_range  65)))))
		(_signal (_internal SSHLEDMDCtrlD ~[31:0]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[55:0]wire~ 0 89 (_array ~wire ((_range  66)))))
		(_signal (_internal SSHLEDMDCtrlQ ~[55:0]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~wire -1 141 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~wire -1 205 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 0 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal \3 \ ~[8:0]reg~ -1 0 (_internal (_uni (_constant \9'h0\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~[15:0]wire~ -1 217 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~wire -1 220 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~wire -1 237 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~wire -1 256 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#141_0 (_internal 0 0 141 (_process (_alias ((\1 \)(ComPolyline)(LineDone)(ComFlip)(FlipDone)(ComPolyline)(ComFlip)))(_simple)
				(_target(54))
				(_sensitivity(44)(26)(42)(29))
			)))
			(#INTERNAL#205_1 (_internal 1 0 205 (_process (_alias ((\2 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(55))
				(_sensitivity(43)(42))
			)))
			(#INTERNAL#217_2 (_internal 2 0 217 (_process (_alias ((\5 \)(ComPolyline)(LineAdr)(FlipAdr)))(_simple)
				(_target(58))
				(_sensitivity(44)(27)(30))
			)))
			(#INTERNAL#220_3 (_internal 3 0 220 (_process (_alias ((\6 \)(ComPolyline)(LineWrEn)(ComFlip)(FlipWrEn)))(_simple)
				(_target(59))
				(_sensitivity(44)(25)(42)(28))
			)))
			(#INTERNAL#237_4 (_internal 4 0 237 (_process (_alias ((\7 \)(ComDrawGo)(ComPolyline)))(_simple)
				(_target(60))
				(_sensitivity(43)(44))
			)))
			(#INTERNAL#256_5 (_internal 5 0 256 (_process (_alias ((\8 \)(ComDrawGo)(ComFlip)))(_simple)
				(_target(61))
				(_sensitivity(43)(42))
			)))
			(#ASSIGN#102_6 (_architecture 6 0 102 (_process (_alias ((ComFrame)(ACX_Vsync)))(_simple)
				(_target(41))
				(_sensitivity(32))
			)))
			(#ASSIGN#127_7 (_architecture 7 0 127 (_process (_simple)
				(_target(14(0)))
			)))
			(#ASSIGN#127_8 (_architecture 8 0 127 (_process (_alias ((ComD(0))(ioGPIO0(1))))(_simple)
				(_target(37(0)))
				(_sensitivity(14(1)))
			)))
			(#ASSIGN#127_9 (_architecture 9 0 127 (_process (_simple)
				(_target(14(2)))
			)))
			(#ASSIGN#127_10 (_architecture 10 0 127 (_process (_alias ((ComD(1))(ioGPIO0(3))))(_simple)
				(_target(37(1)))
				(_sensitivity(14(3)))
			)))
			(#ASSIGN#127_11 (_architecture 11 0 127 (_process (_simple)
				(_target(14(4)))
			)))
			(#ASSIGN#127_12 (_architecture 12 0 127 (_process (_alias ((ComD(2))(ioGPIO0(5))))(_simple)
				(_target(37(2)))
				(_sensitivity(14(5)))
			)))
			(#ASSIGN#127_13 (_architecture 13 0 127 (_process (_simple)
				(_target(14(6)))
			)))
			(#ASSIGN#127_14 (_architecture 14 0 127 (_process (_alias ((ComD(3))(ioGPIO0(7))))(_simple)
				(_target(37(3)))
				(_sensitivity(14(7)))
			)))
			(#ASSIGN#127_15 (_architecture 15 0 127 (_process (_simple)
				(_target(14(8)))
			)))
			(#ASSIGN#127_16 (_architecture 16 0 127 (_process (_alias ((ComD(4))(ioGPIO0(9))))(_simple)
				(_target(37(4)))
				(_sensitivity(14(9)))
			)))
			(#ASSIGN#127_17 (_architecture 17 0 127 (_process (_simple)
				(_target(14(10)))
			)))
			(#ASSIGN#127_18 (_architecture 18 0 127 (_process (_alias ((ComD(5))(ioGPIO0(11))))(_simple)
				(_target(37(5)))
				(_sensitivity(14(11)))
			)))
			(#ASSIGN#127_19 (_architecture 19 0 127 (_process (_simple)
				(_target(14(12)))
			)))
			(#ASSIGN#127_20 (_architecture 20 0 127 (_process (_alias ((ComD(6))(ioGPIO0(13))))(_simple)
				(_target(37(6)))
				(_sensitivity(14(13)))
			)))
			(#ASSIGN#127_21 (_architecture 21 0 127 (_process (_simple)
				(_target(14(14)))
			)))
			(#ASSIGN#127_22 (_architecture 22 0 127 (_process (_alias ((ComD(7))(ioGPIO0(15))))(_simple)
				(_target(37(7)))
				(_sensitivity(14(15)))
			)))
			(#ASSIGN#127_23 (_architecture 23 0 127 (_process (_simple)
				(_target(14(16)))
			)))
			(#ASSIGN#127_24 (_architecture 24 0 127 (_process (_alias ((ComD(8))(ioGPIO0(17))))(_simple)
				(_target(37(8)))
				(_sensitivity(14(17)))
			)))
			(#ASSIGN#127_25 (_architecture 25 0 127 (_process (_simple)
				(_target(14(18)))
			)))
			(#ASSIGN#127_26 (_architecture 26 0 127 (_process (_alias ((ComGo)(ioGPIO0(19))))(_simple)
				(_target(39))
				(_sensitivity(14(19)))
			)))
			(#ASSIGN#127_27 (_architecture 27 0 127 (_process (_simple)
				(_target(14(20)))
			)))
			(#ASSIGN#127_28 (_architecture 28 0 127 (_process (_alias ((ComCmd)(ioGPIO0(21))))(_simple)
				(_target(40))
				(_sensitivity(14(21)))
			)))
			(#ASSIGN#127_29 (_architecture 29 0 127 (_process (_simple)
				(_target(14(22)))
			)))
			(#ASSIGN#127_30 (_architecture 30 0 127 (_process (_alias ((ioGPIO0(23))(ComFrame)))(_simple)
				(_target(14(23)))
				(_sensitivity(41))
			)))
			(#ASSIGN#186_31 (_architecture 31 0 186 (_process (_simple)
				(_target(15(0)))
			)))
			(#ASSIGN#186_32 (_architecture 32 0 186 (_process (_alias ((ioGPIO1(1))(ACX_RGB(8))))(_simple)
				(_target(15(1)))
				(_sensitivity(31(8)))
			)))
			(#ASSIGN#186_33 (_architecture 33 0 186 (_process (_simple)
				(_target(15(2)))
			)))
			(#ASSIGN#186_34 (_architecture 34 0 186 (_process (_alias ((ioGPIO1(3))(ACX_RGB(7))))(_simple)
				(_target(15(3)))
				(_sensitivity(31(7)))
			)))
			(#ASSIGN#186_35 (_architecture 35 0 186 (_process (_simple)
				(_target(15(4)))
			)))
			(#ASSIGN#186_36 (_architecture 36 0 186 (_process (_alias ((ioGPIO1(5))(ACX_RGB(6))))(_simple)
				(_target(15(5)))
				(_sensitivity(31(6)))
			)))
			(#ASSIGN#186_37 (_architecture 37 0 186 (_process (_simple)
				(_target(15(6)))
			)))
			(#ASSIGN#186_38 (_architecture 38 0 186 (_process (_alias ((ioGPIO1(7))(ACX_RGB(5))))(_simple)
				(_target(15(7)))
				(_sensitivity(31(5)))
			)))
			(#ASSIGN#186_39 (_architecture 39 0 186 (_process (_simple)
				(_target(15(8)))
			)))
			(#ASSIGN#186_40 (_architecture 40 0 186 (_process (_alias ((ioGPIO1(9))(ACX_RGB(4))))(_simple)
				(_target(15(9)))
				(_sensitivity(31(4)))
			)))
			(#ASSIGN#186_41 (_architecture 41 0 186 (_process (_simple)
				(_target(15(10)))
			)))
			(#ASSIGN#186_42 (_architecture 42 0 186 (_process (_alias ((ioGPIO1(11))(ACX_RGB(3))))(_simple)
				(_target(15(11)))
				(_sensitivity(31(3)))
			)))
			(#ASSIGN#186_43 (_architecture 43 0 186 (_process (_simple)
				(_target(15(12)))
			)))
			(#ASSIGN#186_44 (_architecture 44 0 186 (_process (_alias ((ioGPIO1(13))(ACX_RGB(2))))(_simple)
				(_target(15(13)))
				(_sensitivity(31(2)))
			)))
			(#ASSIGN#186_45 (_architecture 45 0 186 (_process (_simple)
				(_target(15(14)))
			)))
			(#ASSIGN#186_46 (_architecture 46 0 186 (_process (_alias ((ioGPIO1(15))(ACX_RGB(1))))(_simple)
				(_target(15(15)))
				(_sensitivity(31(1)))
			)))
			(#ASSIGN#186_47 (_architecture 47 0 186 (_process (_simple)
				(_target(15(16)))
			)))
			(#ASSIGN#186_48 (_architecture 48 0 186 (_process (_alias ((ioGPIO1(17))(ACX_RGB(0))))(_simple)
				(_target(15(17)))
				(_sensitivity(31(0)))
			)))
			(#ASSIGN#186_49 (_architecture 49 0 186 (_process (_simple)
				(_target(15(18)))
			)))
			(#ASSIGN#186_50 (_architecture 50 0 186 (_process (_alias ((ioGPIO1(19))(ACX_Hsync)))(_simple)
				(_target(15(19)))
				(_sensitivity(33))
			)))
			(#ASSIGN#186_51 (_architecture 51 0 186 (_process (_simple)
				(_target(15(20)))
			)))
			(#ASSIGN#186_52 (_architecture 52 0 186 (_process (_alias ((ioGPIO1(21))(ACX_Vsync)))(_simple)
				(_target(15(21)))
				(_sensitivity(32))
			)))
			(#ASSIGN#186_53 (_architecture 53 0 186 (_process (_simple)
				(_target(15(22)))
			)))
			(#ASSIGN#186_54 (_architecture 54 0 186 (_process (_alias ((ioGPIO1(23))(ACX_SD)))(_simple)
				(_target(15(23)))
				(_sensitivity(34))
			)))
			(#ASSIGN#186_55 (_architecture 55 0 186 (_process (_simple)
				(_target(15(24)))
			)))
			(#ASSIGN#186_56 (_architecture 56 0 186 (_process (_alias ((ioGPIO1(25))(ACX_MCK)))(_simple)
				(_target(15(25)))
				(_sensitivity(35))
			)))
			(#ASSIGN#272_57 (_architecture 57 0 272 (_process (_simple)
				(_target(6)(7)(8)(9)(10)(11)(12)(13))
				(_sensitivity(53))
			)))
			(#INTERNAL#0_58 (_internal 58 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation PLL_Sys0 0 93 (_entity .  PLL_Sys)
		(_port
			((inclk0) (iClk50))
			((c0) (Clk16))
			((c1) (Clk100))
		)
	)
	(_instantiation ComCtrl0 0 129 (_entity .  ComCtrl)
		(_port
			((iClk) (Clk100))
			((iD) (ComD))
			((iGo) (ComGo))
			((iCmd) (ComCmd))
			((oGo) (ComDrawGo))
			((iDone) (\1 \))
			((oColor) (ComColor))
			((oX0) (ComX0))
			((oY0) (ComY0))
			((oX1) (ComX1))
			((oY1) (ComY1))
			((oX2) (ComX2))
			((oY2) (ComY2))
			((oFlip) (ComFlip))
			((oPolyline) (ComPolyline))
			((oTriangle) (ComTriangle))
			((oDbgFull) (oLEDR(0)))
			((oDbgFullPersistent) (oLEDR(1)))
			((oDbgUsed) (SSHLEDMDCtrlD))
		)
	)
	(_instantiation ACX705AKM_Ctrl0 0 188 (_entity .  ACX705AKM_Ctrl)
		(_port
			((iClk100) (Clk100))
			((iClk16) (Clk16))
			((oVsync) (ACX_Vsync))
			((oHsync) (ACX_Hsync))
			((oSD) (ACX_SD))
			((oMCK) (ACX_MCK))
			((oAdr) (ACX_Adr))
		)
	)
	(_instantiation FrameCtrl0 0 201 (_entity .  FrameCtrl)
		(_port
			((iClk) (Clk100))
			((iFlipGo) (\2 \))
			((iFlip) (ComFlip))
			((iClk0) (ACX_MCK))
			((iAdr0) (ACX_Adr))
			((iD0) (\3 \))
			((oQ0) (ACX_RGB))
			((iWrEn0) (\4 \))
			((iClk1) (Clk100))
			((iAdr1) (\5 \))
			((iD1) (ComColor))
			((oQ1) (_open))
			((iWrEn1) (\6 \))
			((oSRAM_A) (oSRAM_A))
			((ioSRAM_IO) (ioSRAM_IO))
			((oSRAM_CE_) (oSRAM_CE_))
			((oSRAM_WE_) (oSRAM_WE_))
			((oSRAM_LB_) (oSRAM_LB_))
			((oSRAM_UB_) (oSRAM_UB_))
			((oSRAM_OE_) (oSRAM_OE_))
		)
	)
	(_instantiation Line0 0 233 (_entity .  Line)
		(_port
			((iClk) (Clk100))
			((iGo) (\7 \))
			((oDone) (LineDone))
			((iX0) (ComX0))
			((iY0) (ComY0))
			((iX1) (ComX1))
			((iY1) (ComY1))
			((oAdr) (LineAdr))
			((oWrEn) (LineWrEn))
		)
	)
	(_instantiation Flip0 0 252 (_entity .  Flip)
		(_port
			((iClk) (Clk100))
			((iGo) (\8 \))
			((oDone) (FlipDone))
			((oAdr) (FlipAdr))
			((oWrEn) (FlipWrEn))
		)
	)
	(_model . swankmania_HDL 67 -1)

)
V 000048 55 10448         1195617983981 PLL_Sys
(_unit VERILOG 6.743.6.418 (PLL_Sys 0 39 (PLL_Sys 0 39 ))
	(_version v38)
	(_time 1195617982734 2007.11.20 20:06:22)
	(_source (\./../../lib/pll_sys.v\ VERILOG (\./../../lib/pll_sys.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195617982734)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal inclk0 ~wire 0 40 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c0 ~wire 0 41 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal c1 ~wire 0 42 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 48 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal sub_wire0 ~[5:0]wire~ 0 48 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[0:0]wire~ 0 49 (_array ~wire ((_to (i 0) (i 0))))))
		(_signal (_internal sub_wire5 ~[0:0]wire~ 0 49 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:1]wire~ 0 50 (_array ~wire ((_to (i 1) (i 1))))))
		(_signal (_internal sub_wire2 ~[1:1]wire~ 0 50 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire1 ~[0:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal sub_wire3 ~wire 0 54 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 55 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal sub_wire4 ~[1:0]wire~ 0 55 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 0 (_array ~reg ((_downto (i 5) (i 0))))))
		(_signal (_internal \2 \ ~[5:0]reg~ -1 0 (_internal (_uni (_constant \6'h3f\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 0 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal \5 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \6 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \7 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \8 \ ~[3:0]reg~ -1 0 (_internal (_uni (_constant \4'hf\) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \9 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \10 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \11 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \12 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \13 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \14 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \15 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \16 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \17 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#49_0 (_architecture 0 0 49 (_process (_simple)
				(_target(4))
			)))
			(#ASSIGN#50_1 (_architecture 1 0 50 (_process (_alias ((sub_wire2)(sub_wire0(t_1_1))))(_simple)
				(_target(5))
				(_sensitivity(3(d_1_1)))
			)))
			(#ASSIGN#51_2 (_architecture 2 0 51 (_process (_alias ((sub_wire1)(sub_wire0(t_0_0))))(_simple)
				(_target(6))
				(_sensitivity(3(d_0_0)))
			)))
			(#ASSIGN#52_3 (_architecture 3 0 52 (_process (_alias ((c0)(sub_wire1)))(_simple)
				(_target(1))
				(_sensitivity(6))
			)))
			(#ASSIGN#53_4 (_architecture 4 0 53 (_process (_alias ((c1)(sub_wire2)))(_simple)
				(_target(2))
				(_sensitivity(5))
			)))
			(#ASSIGN#54_5 (_architecture 5 0 54 (_process (_alias ((sub_wire3)(inclk0)))(_simple)
				(_target(7))
				(_sensitivity(0))
			)))
			(#ASSIGN#55_6 (_architecture 6 0 55 (_process (_alias ((sub_wire4)(sub_wire5)(sub_wire3)))(_simple)
				(_target(8))
				(_sensitivity(4)(7))
			)))
		)
	)
	
	
	(_defparam
		(_toward 0 altpll_component.clk0_divide_by (_constant \25\))
		(_toward 0 altpll_component.clk0_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk0_multiply_by (_constant \8\))
		(_toward 0 altpll_component.clk0_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.clk1_divide_by (_constant \1\))
		(_toward 0 altpll_component.clk1_duty_cycle (_constant \50\))
		(_toward 0 altpll_component.clk1_multiply_by (_constant \2\))
		(_toward 0 altpll_component.clk1_phase_shift (_string \V"0"\))
		(_toward 0 altpll_component.compensate_clock (_string \V"CLK0"\))
		(_toward 0 altpll_component.inclk0_input_frequency (_constant \20000\))
		(_toward 0 altpll_component.intended_device_family (_string \V"Cyclone II"\))
		(_toward 0 altpll_component.lpm_hint (_string \V"CBX_MODULE_PREFIX=PLL_Sys"\))
		(_toward 0 altpll_component.lpm_type (_string \V"altpll"\))
		(_toward 0 altpll_component.operation_mode (_string \V"NORMAL"\))
		(_toward 0 altpll_component.port_activeclock (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_areset (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkbad1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkloss (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkswitch (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_configupdate (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_fbin (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_inclk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_inclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_locked (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pfdena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasecounterselect (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasedone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phasestep (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_phaseupdown (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_pllena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanaclr (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclk (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanclkena (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandata (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandataout (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scandone (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanread (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_scanwrite (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk0 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk1 (_string \V"PORT_USED"\))
		(_toward 0 altpll_component.port_clk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clk5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena3 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena4 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_clkena5 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk0 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk1 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk2 (_string \V"PORT_UNUSED"\))
		(_toward 0 altpll_component.port_extclk3 (_string \V"PORT_UNUSED"\))
	)
	(_scope
	)
	(_instantiation altpll_component 0 57 (_entity ovi_lpm  altpll)
		(_port
			((inclk) (sub_wire4))
			((clk) (sub_wire0))
			((activeclock) (_open))
			((areset) (\1 \))
			((clkbad) (_open))
			((clkena) (\2 \))
			((clkloss) (_open))
			((clkswitch) (\3 \))
			((configupdate) (\4 \))
			((enable0) (_open))
			((enable1) (_open))
			((extclk) (_open))
			((extclkena) (\5 \))
			((fbin) (\6 \))
			((fbout) (_open))
			((locked) (_open))
			((pfdena) (\7 \))
			((phasecounterselect) (\8 \))
			((phasedone) (_open))
			((phasestep) (\9 \))
			((phaseupdown) (\10 \))
			((pllena) (\11 \))
			((scanaclr) (\12 \))
			((scanclk) (\13 \))
			((scanclkena) (\14 \))
			((scandata) (\15 \))
			((scandataout) (_open))
			((scandone) (_open))
			((scanread) (\16 \))
			((scanwrite) (\17 \))
			((sclkout0) (_open))
			((sclkout1) (_open))
			((vcooverrange) (_open))
			((vcounderrange) (_open))
		)
	)
	(_model . PLL_Sys 8 -1)

)
V 000045 55 3483          1195617983985 Flip
(_unit VERILOG 6.743.6.418 (Flip 0 12 (Flip 0 12 ))
	(_version v38)
	(_time 1195617982734 2007.11.20 20:06:22)
	(_source (\./../../source/flip.v\ VERILOG (\./../../source/flip.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1195617982734)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal iClk ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal iGo ~wire 0 14 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oDone ~wire 0 15 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]wire~ 0 18 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oAdr ~[15:0]wire~ 0 18 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal oWrEn ~wire 0 19 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[15:0]reg~ 0 22 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal _Adr ~[15:0]reg~ 0 22 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _Done ~reg 0 24 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal _WrEn ~reg 0 26 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#23_0 (_architecture 0 0 23 (_process 
				(_target(5))
			)))
			(#INITIAL#25_1 (_architecture 1 0 25 (_process 
				(_target(6))
			)))
			(#INITIAL#27_2 (_architecture 2 0 27 (_process 
				(_target(7))
			)))
			(#ASSIGN#29_3 (_architecture 3 0 29 (_process (_alias ((oDone)(_Done)))(_simple)
				(_target(2))
				(_sensitivity(6))
			)))
			(#ASSIGN#30_4 (_architecture 4 0 30 (_process (_alias ((oAdr)(_Adr)))(_simple)
				(_target(3))
				(_sensitivity(5))
			)))
			(#ASSIGN#31_5 (_architecture 5 0 31 (_process (_alias ((oWrEn)(_WrEn)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#ALWAYS#33_6 (_architecture 6 0 33 (_process 
				(_target(6)(7)(5))
				(_read(0)(1)(5))
				(_need_init)
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . Flip 9 -1)

)
V 000046 55 2572          1195617983989 tbClk
(_unit VERILOG 6.743.6.418 (tbClk 0 13 (tbClk 0 13 ))
	(_version v38)
	(_time 1195617982734 2007.11.20 20:06:22)
	(_source (\./../../source/tbclk.v\ VERILOG (\./../../source/tbclk.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1195617982734)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Timescale_kHz ~vector~0 0 15 \1000000000\ (_entity -1 (_code  3))))
		(_type (_internal ~vector~1 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Frequency_kHz ~vector~1 0 17 \0\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~2 0 27 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal Ticks ~vector~2 0 27 \$unsigned(Timescale_kHz/2*Frequency_kHz)\ (_entity -1 (_code  5)))(_constant))
		(_port (_internal _oClk ~reg 0 19 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#22_0 (_architecture 0 0 22 (_process 
				(_target(0))
			)))
			(#ALWAYS#29_1 (_architecture 1 0 29 (_process 
				(_target(0))
				(_read(0))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . tbClk 6 -1)

)
V 000057 55 2946          1195617983993 tbswankmania_HDL
(_unit VERILOG 6.743.6.418 (tbswankmania_HDL 0 11 (tbswankmania_HDL 0 11 ))
	(_version v38)
	(_time 1195617982734 2007.11.20 20:06:22)
	(_source (\./../../source/tbswankmania_hdl.v\ VERILOG (\./../../source/tbswankmania_hdl.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1195617982734)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_signal (_internal iClk27 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal iClk50 ~wire 0 16 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#75_0 (_architecture 0 0 75 (_process 
				(_monitor)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tbClk0 0 17 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \50000\))
		)
		(_port
			((_oClk) (iClk50))
		)
	)
	(_instantiation tbClk1 0 26 (_entity .  tbClk)
		(_generic
			((Frequency_kHz) (_constant \27000\))
		)
		(_port
			((_oClk) (iClk27))
		)
	)
	(_instantiation swankmania_HDL0 0 35 (_entity .  swankmania_HDL)
		(_port
			((iClk27) (iClk27))
			((iClk50) (iClk50))
			((iSwitch) (_open))
			((iButton_) (_open))
			((oLEDR) (_open))
			((oLEDG) (_open))
			((oHex7) (_open))
			((oHex6) (_open))
			((oHex5) (_open))
			((oHex4) (_open))
			((oHex3) (_open))
			((oHex2) (_open))
			((oHex1) (_open))
			((oHex0) (_open))
			((ioGPIO0) (_open))
			((ioGPIO1) (_open))
			((oSRAM_A) (_open))
			((ioSRAM_IO) (_open))
			((oSRAM_CE_) (_open))
			((oSRAM_WE_) (_open))
			((oSRAM_LB_) (_open))
			((oSRAM_UB_) (_open))
			((oSRAM_OE_) (_open))
		)
	)
	(_model . tbswankmania_HDL 2 -1)

)
