initSidebarItems({"enum":[["OTGHSULPILPEN_A","USB OTG HS ULPI clock enable during Sleep mode"]],"struct":[["BKPSRAMLPEN_W","Write proxy for field `BKPSRAMLPEN`"],["CRCLPEN_W","Write proxy for field `CRCLPEN`"],["DMA1LPEN_W","Write proxy for field `DMA1LPEN`"],["DMA2LPEN_W","Write proxy for field `DMA2LPEN`"],["ETHMACLPEN_W","Write proxy for field `ETHMACLPEN`"],["ETHMACPTPLPEN_W","Write proxy for field `ETHMACPTPLPEN`"],["ETHMACRXLPEN_W","Write proxy for field `ETHMACRXLPEN`"],["ETHMACTXLPEN_W","Write proxy for field `ETHMACTXLPEN`"],["FLITFLPEN_W","Write proxy for field `FLITFLPEN`"],["GPIOALPEN_W","Write proxy for field `GPIOALPEN`"],["GPIOBLPEN_W","Write proxy for field `GPIOBLPEN`"],["GPIOCLPEN_W","Write proxy for field `GPIOCLPEN`"],["GPIODLPEN_W","Write proxy for field `GPIODLPEN`"],["GPIOELPEN_W","Write proxy for field `GPIOELPEN`"],["GPIOFLPEN_W","Write proxy for field `GPIOFLPEN`"],["GPIOGLPEN_W","Write proxy for field `GPIOGLPEN`"],["GPIOHLPEN_W","Write proxy for field `GPIOHLPEN`"],["GPIOILPEN_W","Write proxy for field `GPIOILPEN`"],["OTGHSLPEN_W","Write proxy for field `OTGHSLPEN`"],["OTGHSULPILPEN_W","Write proxy for field `OTGHSULPILPEN`"],["SRAM1LPEN_W","Write proxy for field `SRAM1LPEN`"],["SRAM2LPEN_W","Write proxy for field `SRAM2LPEN`"]],"type":[["BKPSRAMLPEN_A","Backup SRAM interface clock enable during Sleep mode"],["BKPSRAMLPEN_R","Reader of field `BKPSRAMLPEN`"],["CRCLPEN_A","CRC clock enable during Sleep mode"],["CRCLPEN_R","Reader of field `CRCLPEN`"],["DMA1LPEN_A","DMA1 clock enable during Sleep mode"],["DMA1LPEN_R","Reader of field `DMA1LPEN`"],["DMA2LPEN_A","DMA2 clock enable during Sleep mode"],["DMA2LPEN_R","Reader of field `DMA2LPEN`"],["ETHMACLPEN_A","Ethernet MAC clock enable during Sleep mode"],["ETHMACLPEN_R","Reader of field `ETHMACLPEN`"],["ETHMACPTPLPEN_A","Ethernet PTP clock enable during Sleep mode"],["ETHMACPTPLPEN_R","Reader of field `ETHMACPTPLPEN`"],["ETHMACRXLPEN_A","Ethernet reception clock enable during Sleep mode"],["ETHMACRXLPEN_R","Reader of field `ETHMACRXLPEN`"],["ETHMACTXLPEN_A","Ethernet transmission clock enable during Sleep mode"],["ETHMACTXLPEN_R","Reader of field `ETHMACTXLPEN`"],["FLITFLPEN_A","Flash interface clock enable during Sleep mode"],["FLITFLPEN_R","Reader of field `FLITFLPEN`"],["GPIOALPEN_A","IO port A clock enable during sleep mode"],["GPIOALPEN_R","Reader of field `GPIOALPEN`"],["GPIOBLPEN_A","IO port B clock enable during Sleep mode"],["GPIOBLPEN_R","Reader of field `GPIOBLPEN`"],["GPIOCLPEN_A","IO port C clock enable during Sleep mode"],["GPIOCLPEN_R","Reader of field `GPIOCLPEN`"],["GPIODLPEN_A","IO port D clock enable during Sleep mode"],["GPIODLPEN_R","Reader of field `GPIODLPEN`"],["GPIOELPEN_A","IO port E clock enable during Sleep mode"],["GPIOELPEN_R","Reader of field `GPIOELPEN`"],["GPIOFLPEN_A","IO port F clock enable during Sleep mode"],["GPIOFLPEN_R","Reader of field `GPIOFLPEN`"],["GPIOGLPEN_A","IO port G clock enable during Sleep mode"],["GPIOGLPEN_R","Reader of field `GPIOGLPEN`"],["GPIOHLPEN_A","IO port H clock enable during Sleep mode"],["GPIOHLPEN_R","Reader of field `GPIOHLPEN`"],["GPIOILPEN_A","IO port I clock enable during Sleep mode"],["GPIOILPEN_R","Reader of field `GPIOILPEN`"],["OTGHSLPEN_A","USB OTG HS clock enable during Sleep mode"],["OTGHSLPEN_R","Reader of field `OTGHSLPEN`"],["OTGHSULPILPEN_R","Reader of field `OTGHSULPILPEN`"],["R","Reader of register AHB1LPENR"],["SRAM1LPEN_A","SRAM 1interface clock enable during Sleep mode"],["SRAM1LPEN_R","Reader of field `SRAM1LPEN`"],["SRAM2LPEN_A","SRAM 2 interface clock enable during Sleep mode"],["SRAM2LPEN_R","Reader of field `SRAM2LPEN`"],["W","Writer for register AHB1LPENR"]]});