// Seed: 711636896
module module_0 (
    output tri0 id_0,
    input supply1 id_1
);
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input supply1 id_2,
    output wor id_3,
    input wand id_4,
    output tri1 id_5,
    input tri1 id_6,
    input wor id_7,
    input tri0 id_8,
    output uwire id_9,
    input wire id_10,
    output supply0 id_11,
    input tri1 id_12,
    output uwire id_13,
    output wor id_14,
    output tri1 id_15,
    inout uwire id_16,
    output tri id_17,
    input tri id_18,
    input wand id_19,
    output supply0 id_20,
    input wor id_21,
    input tri id_22,
    input tri id_23,
    input wire id_24,
    output tri id_25,
    output supply1 id_26,
    input wor id_27,
    input supply0 id_28,
    output supply0 id_29,
    output uwire id_30,
    output wor id_31,
    output wire id_32
);
  assign id_20 = 1;
  module_0(
      id_25, id_22
  );
endmodule
