{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575409669895 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575409669945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 15:47:49 2019 " "Processing started: Tue Dec 03 15:47:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575409669945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575409669945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bt -c bt " "Command: quartus_map --read_settings_files=on --write_settings_files=off bt -c bt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575409669945 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575409671939 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575409671939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bt-behavior " "Found design unit 1: bt-behavior" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575409688893 ""} { "Info" "ISGN_ENTITY_NAME" "1 bt " "Found entity 1: bt" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575409688893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575409688893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matriz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 matriz-behavior " "Found design unit 1: matriz-behavior" {  } { { "matriz.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/matriz.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575409688907 ""} { "Info" "ISGN_ENTITY_NAME" "1 matriz " "Found entity 1: matriz" {  } { { "matriz.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/matriz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575409688907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575409688907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_sampler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_sampler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_sampler-behavior " "Found design unit 1: rx_sampler-behavior" {  } { { "rx_sampler.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/rx_sampler.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575409688920 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_sampler " "Found entity 1: rx_sampler" {  } { { "rx_sampler.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/rx_sampler.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575409688920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575409688920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrategenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file baudrategenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baudRateGenerator-behavior " "Found design unit 1: baudRateGenerator-behavior" {  } { { "baudRateGenerator.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/baudRateGenerator.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575409688933 ""} { "Info" "ISGN_ENTITY_NAME" "1 baudRateGenerator " "Found entity 1: baudRateGenerator" {  } { { "baudRateGenerator.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/baudRateGenerator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575409688933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575409688933 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bt " "Elaborating entity \"bt\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575409689049 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_done bt.vhd(14) " "Verilog HDL or VHDL warning at bt.vhd(14): object \"rx_done\" assigned a value but never read" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575409689051 "|bt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "baudRateGenerator baudRateGenerator:u1 A:behavior " "Elaborating entity \"baudRateGenerator\" using architecture \"A:behavior\" for hierarchy \"baudRateGenerator:u1\"" {  } { { "bt.vhd" "u1" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575409689054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "rx_sampler rx_sampler:u2 A:behavior " "Elaborating entity \"rx_sampler\" using architecture \"A:behavior\" for hierarchy \"rx_sampler:u2\"" {  } { { "bt.vhd" "u2" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 18 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575409689070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "matriz matriz:u3 A:behavior " "Elaborating entity \"matriz\" using architecture \"A:behavior\" for hierarchy \"matriz:u3\"" {  } { { "bt.vhd" "u3" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 19 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575409689075 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data matriz.vhd(83) " "VHDL Process Statement warning at matriz.vhd(83): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "matriz.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/matriz.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575409689077 "|bt|matriz:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data matriz.vhd(84) " "VHDL Process Statement warning at matriz.vhd(84): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "matriz.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/matriz.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575409689077 "|bt|matriz:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data matriz.vhd(85) " "VHDL Process Statement warning at matriz.vhd(85): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "matriz.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/matriz.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575409689077 "|bt|matriz:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data matriz.vhd(86) " "VHDL Process Statement warning at matriz.vhd(86): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "matriz.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/matriz.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575409689077 "|bt|matriz:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data matriz.vhd(87) " "VHDL Process Statement warning at matriz.vhd(87): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "matriz.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/matriz.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575409689077 "|bt|matriz:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data matriz.vhd(88) " "VHDL Process Statement warning at matriz.vhd(88): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "matriz.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/matriz.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575409689077 "|bt|matriz:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data matriz.vhd(89) " "VHDL Process Statement warning at matriz.vhd(89): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "matriz.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/matriz.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575409689077 "|bt|matriz:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data matriz.vhd(90) " "VHDL Process Statement warning at matriz.vhd(90): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "matriz.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/matriz.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575409689078 "|bt|matriz:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L0 matriz.vhd(147) " "VHDL Process Statement warning at matriz.vhd(147): signal \"L0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "matriz.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/matriz.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575409689078 "|bt|matriz:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L1 matriz.vhd(149) " "VHDL Process Statement warning at matriz.vhd(149): signal \"L1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "matriz.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/matriz.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575409689078 "|bt|matriz:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L2 matriz.vhd(151) " "VHDL Process Statement warning at matriz.vhd(151): signal \"L2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "matriz.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/matriz.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575409689078 "|bt|matriz:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L3 matriz.vhd(153) " "VHDL Process Statement warning at matriz.vhd(153): signal \"L3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "matriz.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/matriz.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575409689078 "|bt|matriz:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L4 matriz.vhd(155) " "VHDL Process Statement warning at matriz.vhd(155): signal \"L4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "matriz.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/matriz.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575409689078 "|bt|matriz:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L5 matriz.vhd(157) " "VHDL Process Statement warning at matriz.vhd(157): signal \"L5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "matriz.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/matriz.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575409689079 "|bt|matriz:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L6 matriz.vhd(159) " "VHDL Process Statement warning at matriz.vhd(159): signal \"L6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "matriz.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/matriz.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575409689079 "|bt|matriz:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L7 matriz.vhd(161) " "VHDL Process Statement warning at matriz.vhd(161): signal \"L7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "matriz.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/matriz.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575409689079 "|bt|matriz:u3"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "din\[0\] " "Inserted always-enabled tri-state buffer between \"din\[0\]\" and its non-tri-state driver." {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575409690785 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "din\[1\] " "Inserted always-enabled tri-state buffer between \"din\[1\]\" and its non-tri-state driver." {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575409690785 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "din\[2\] " "Inserted always-enabled tri-state buffer between \"din\[2\]\" and its non-tri-state driver." {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575409690785 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "din\[3\] " "Inserted always-enabled tri-state buffer between \"din\[3\]\" and its non-tri-state driver." {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575409690785 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "din\[4\] " "Inserted always-enabled tri-state buffer between \"din\[4\]\" and its non-tri-state driver." {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575409690785 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "din\[5\] " "Inserted always-enabled tri-state buffer between \"din\[5\]\" and its non-tri-state driver." {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575409690785 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "din\[6\] " "Inserted always-enabled tri-state buffer between \"din\[6\]\" and its non-tri-state driver." {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575409690785 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "din\[7\] " "Inserted always-enabled tri-state buffer between \"din\[7\]\" and its non-tri-state driver." {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575409690785 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1575409690785 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "din\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"din\[0\]\" is moved to its source" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1575409690787 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "din\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"din\[1\]\" is moved to its source" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1575409690787 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "din\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"din\[2\]\" is moved to its source" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1575409690787 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "din\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"din\[3\]\" is moved to its source" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1575409690787 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "din\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"din\[4\]\" is moved to its source" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1575409690787 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "din\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"din\[5\]\" is moved to its source" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1575409690787 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "din\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"din\[6\]\" is moved to its source" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1575409690787 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "din\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"din\[7\]\" is moved to its source" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1575409690787 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1575409690787 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "din\[0\]~synth " "Node \"din\[0\]~synth\"" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575409691006 ""} { "Warning" "WMLS_MLS_NODE_NAME" "din\[1\]~synth " "Node \"din\[1\]~synth\"" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575409691006 ""} { "Warning" "WMLS_MLS_NODE_NAME" "din\[2\]~synth " "Node \"din\[2\]~synth\"" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575409691006 ""} { "Warning" "WMLS_MLS_NODE_NAME" "din\[3\]~synth " "Node \"din\[3\]~synth\"" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575409691006 ""} { "Warning" "WMLS_MLS_NODE_NAME" "din\[4\]~synth " "Node \"din\[4\]~synth\"" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575409691006 ""} { "Warning" "WMLS_MLS_NODE_NAME" "din\[5\]~synth " "Node \"din\[5\]~synth\"" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575409691006 ""} { "Warning" "WMLS_MLS_NODE_NAME" "din\[6\]~synth " "Node \"din\[6\]~synth\"" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575409691006 ""} { "Warning" "WMLS_MLS_NODE_NAME" "din\[7\]~synth " "Node \"din\[7\]~synth\"" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575409691006 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575409691006 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledsmatriz\[15\] GND " "Pin \"ledsmatriz\[15\]\" is stuck at GND" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575409691006 "|bt|ledsmatriz[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575409691006 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575409691117 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575409693808 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575409693808 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "478 " "Implemented 478 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575409693914 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575409693914 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1575409693914 ""} { "Info" "ICUT_CUT_TM_LCELLS" "452 " "Implemented 452 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575409693914 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575409693914 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575409693956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 15:48:13 2019 " "Processing ended: Tue Dec 03 15:48:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575409693956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575409693956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575409693956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575409693956 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1575409696267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575409696278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 15:48:15 2019 " "Processing started: Tue Dec 03 15:48:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575409696278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1575409696278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bt -c bt " "Command: quartus_fit --read_settings_files=off --write_settings_files=off bt -c bt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1575409696279 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1575409696699 ""}
{ "Info" "0" "" "Project  = bt" {  } {  } 0 0 "Project  = bt" 0 0 "Fitter" 0 0 1575409696700 ""}
{ "Info" "0" "" "Revision = bt" {  } {  } 0 0 "Revision = bt" 0 0 "Fitter" 0 0 1575409696700 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1575409696841 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1575409696842 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "bt 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"bt\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575409696858 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575409697002 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575409697002 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575409697555 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1575409697590 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575409698521 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575409698521 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575409698521 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575409698521 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575409698521 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575409698521 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575409698521 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575409698521 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575409698521 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575409698521 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575409698521 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1575409698521 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/" { { 0 { 0 ""} 0 756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575409698526 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/" { { 0 { 0 ""} 0 758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575409698526 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/" { { 0 { 0 ""} 0 760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575409698526 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/" { { 0 { 0 ""} 0 762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575409698526 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/" { { 0 { 0 ""} 0 764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575409698526 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/" { { 0 { 0 ""} 0 766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575409698526 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/" { { 0 { 0 ""} 0 768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575409698526 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/" { { 0 { 0 ""} 0 770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575409698526 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1575409698526 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575409698530 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575409698530 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575409698530 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575409698530 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1575409698531 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bt.sdc " "Synopsys Design Constraints File file not found: 'bt.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1575409699424 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1575409699424 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1575409699430 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1575409699431 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1575409699431 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk12Mhz~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed)) " "Automatically promoted node clk12Mhz~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575409699483 ""}  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/" { { 0 { 0 ""} 0 749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575409699483 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "matriz:u3\|\\divisor:CUENTA\[22\]  " "Automatically promoted node matriz:u3\|\\divisor:CUENTA\[22\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575409699483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "matriz:u3\|Add0~44 " "Destination node matriz:u3\|Add0~44" {  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/" { { 0 { 0 ""} 0 556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575409699483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "matriz:u3\|Equal0~6 " "Destination node matriz:u3\|Equal0~6" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575409699483 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1575409699483 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575409699483 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "baudRateGenerator:u1\|tick  " "Automatically promoted node baudRateGenerator:u1\|tick " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575409699483 ""}  } { { "baudRateGenerator.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/baudRateGenerator.vhd" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575409699483 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "matriz:u3\|\\divisor:CUENTA\[2\]  " "Automatically promoted node matriz:u3\|\\divisor:CUENTA\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575409699483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "matriz:u3\|Add0~4 " "Destination node matriz:u3\|Add0~4" {  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575409699483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "matriz:u3\|Equal0~0 " "Destination node matriz:u3\|Equal0~0" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575409699483 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1575409699483 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575409699483 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575409699995 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575409699995 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575409699995 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575409699997 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575409699998 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1575409699999 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1575409699999 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575409700000 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575409700028 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1575409700029 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575409700029 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575409700100 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1575409700106 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575409702867 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575409703026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575409703125 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575409705514 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575409705514 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575409706183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1575409708186 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575409708186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1575409710263 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1575409710263 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575409710267 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.53 " "Total time spent on timing analysis during the Fitter is 0.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1575409710484 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575409710494 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575409711106 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575409711107 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575409712557 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575409713936 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1575409714265 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "10 MAX 10 " "10 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[0\] 3.3-V LVTTL A8 " "Pin din\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din\[0\]" } } } } { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575409714276 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[1\] 3.3-V LVTTL A9 " "Pin din\[1\] uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din\[1\]" } } } } { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575409714276 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[2\] 3.3-V LVTTL A10 " "Pin din\[2\] uses I/O standard 3.3-V LVTTL at A10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din\[2\]" } } } } { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575409714276 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[3\] 3.3-V LVTTL B10 " "Pin din\[3\] uses I/O standard 3.3-V LVTTL at B10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din\[3\]" } } } } { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575409714276 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[4\] 3.3-V LVTTL D13 " "Pin din\[4\] uses I/O standard 3.3-V LVTTL at D13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din\[4\]" } } } } { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575409714276 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[5\] 3.3-V LVTTL C13 " "Pin din\[5\] uses I/O standard 3.3-V LVTTL at C13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din\[5\]" } } } } { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575409714276 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[6\] 3.3-V LVTTL E14 " "Pin din\[6\] uses I/O standard 3.3-V LVTTL at E14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din\[6\]" } } } } { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575409714276 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[7\] 3.3-V LVTTL D14 " "Pin din\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din\[7\]" } } } } { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575409714276 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk12Mhz 3.3-V LVTTL N14 " "Pin clk12Mhz uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk12Mhz } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk12Mhz" } } } } { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575409714276 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx 3.3-V LVTTL AB5 " "Pin rx uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { rx } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx" } } } } { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575409714276 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1575409714276 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "din\[0\] a permanently enabled " "Pin din\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din\[0\]" } } } } { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575409714277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "din\[1\] a permanently enabled " "Pin din\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din\[1\]" } } } } { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575409714277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "din\[2\] a permanently enabled " "Pin din\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din\[2\]" } } } } { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575409714277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "din\[3\] a permanently enabled " "Pin din\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din\[3\]" } } } } { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575409714277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "din\[4\] a permanently enabled " "Pin din\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din\[4\]" } } } } { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575409714277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "din\[5\] a permanently enabled " "Pin din\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din\[5\]" } } } } { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575409714277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "din\[6\] a permanently enabled " "Pin din\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din\[6\]" } } } } { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575409714277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "din\[7\] a permanently enabled " "Pin din\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din\[7\]" } } } } { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575409714277 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1575409714277 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/output_files/bt.fit.smsg " "Generated suppressed messages file C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/output_files/bt.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575409714354 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5294 " "Peak virtual memory: 5294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575409714975 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 15:48:34 2019 " "Processing ended: Tue Dec 03 15:48:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575409714975 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575409714975 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575409714975 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575409714975 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1575409716606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575409716616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 15:48:36 2019 " "Processing started: Tue Dec 03 15:48:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575409716616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1575409716616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off bt -c bt " "Command: quartus_asm --read_settings_files=off --write_settings_files=off bt -c bt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1575409716617 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1575409717377 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1575409720149 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1575409720296 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575409721348 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 15:48:41 2019 " "Processing ended: Tue Dec 03 15:48:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575409721348 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575409721348 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575409721348 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1575409721348 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1575409722024 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1575409723580 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575409723591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 15:48:42 2019 " "Processing started: Tue Dec 03 15:48:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575409723591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1575409723591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta bt -c bt " "Command: quartus_sta bt -c bt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1575409723591 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1575409724076 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1575409725313 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1575409725314 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575409725376 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575409725376 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bt.sdc " "Synopsys Design Constraints File file not found: 'bt.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1575409725712 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1575409725713 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk12Mhz clk12Mhz " "create_clock -period 1.000 -name clk12Mhz clk12Mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575409725714 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name baudRateGenerator:u1\|tick baudRateGenerator:u1\|tick " "create_clock -period 1.000 -name baudRateGenerator:u1\|tick baudRateGenerator:u1\|tick" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575409725714 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name matriz:u3\|\\divisor:CUENTA\[2\] matriz:u3\|\\divisor:CUENTA\[2\] " "create_clock -period 1.000 -name matriz:u3\|\\divisor:CUENTA\[2\] matriz:u3\|\\divisor:CUENTA\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575409725714 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name matriz:u3\|\\divisor:CUENTA\[22\] matriz:u3\|\\divisor:CUENTA\[22\] " "create_clock -period 1.000 -name matriz:u3\|\\divisor:CUENTA\[22\] matriz:u3\|\\divisor:CUENTA\[22\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575409725714 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575409725714 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1575409725718 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575409725719 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1575409725719 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1575409725735 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1575409725741 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575409725745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.309 " "Worst-case setup slack is -5.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409725748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409725748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.309             -47.578 matriz:u3\|\\divisor:CUENTA\[22\]  " "   -5.309             -47.578 matriz:u3\|\\divisor:CUENTA\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409725748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.016            -205.325 clk12Mhz  " "   -5.016            -205.325 clk12Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409725748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.845             -42.057 baudRateGenerator:u1\|tick  " "   -1.845             -42.057 baudRateGenerator:u1\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409725748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.154              -0.154 matriz:u3\|\\divisor:CUENTA\[2\]  " "   -0.154              -0.154 matriz:u3\|\\divisor:CUENTA\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409725748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575409725748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.325 " "Worst-case hold slack is 0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409725754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409725754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 baudRateGenerator:u1\|tick  " "    0.325               0.000 baudRateGenerator:u1\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409725754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 matriz:u3\|\\divisor:CUENTA\[2\]  " "    0.340               0.000 matriz:u3\|\\divisor:CUENTA\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409725754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 matriz:u3\|\\divisor:CUENTA\[22\]  " "    0.358               0.000 matriz:u3\|\\divisor:CUENTA\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409725754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.625               0.000 clk12Mhz  " "    0.625               0.000 clk12Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409725754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575409725754 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575409725758 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575409725762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409725765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409725765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -88.583 clk12Mhz  " "   -3.000             -88.583 clk12Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409725765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -72.956 matriz:u3\|\\divisor:CUENTA\[22\]  " "   -1.403             -72.956 matriz:u3\|\\divisor:CUENTA\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409725765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -37.881 baudRateGenerator:u1\|tick  " "   -1.403             -37.881 baudRateGenerator:u1\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409725765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -4.209 matriz:u3\|\\divisor:CUENTA\[2\]  " "   -1.403              -4.209 matriz:u3\|\\divisor:CUENTA\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409725765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575409725765 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1575409725782 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1575409725827 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1575409727418 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575409727529 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575409727539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.817 " "Worst-case setup slack is -4.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409727542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409727542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.817             -41.504 matriz:u3\|\\divisor:CUENTA\[22\]  " "   -4.817             -41.504 matriz:u3\|\\divisor:CUENTA\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409727542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.567            -183.010 clk12Mhz  " "   -4.567            -183.010 clk12Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409727542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.582             -35.667 baudRateGenerator:u1\|tick  " "   -1.582             -35.667 baudRateGenerator:u1\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409727542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.058              -0.058 matriz:u3\|\\divisor:CUENTA\[2\]  " "   -0.058              -0.058 matriz:u3\|\\divisor:CUENTA\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409727542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575409727542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.292 " "Worst-case hold slack is 0.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409727548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409727548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 baudRateGenerator:u1\|tick  " "    0.292               0.000 baudRateGenerator:u1\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409727548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 matriz:u3\|\\divisor:CUENTA\[2\]  " "    0.304               0.000 matriz:u3\|\\divisor:CUENTA\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409727548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 matriz:u3\|\\divisor:CUENTA\[22\]  " "    0.323               0.000 matriz:u3\|\\divisor:CUENTA\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409727548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.581               0.000 clk12Mhz  " "    0.581               0.000 clk12Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409727548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575409727548 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575409727552 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575409727556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409727559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409727559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -88.583 clk12Mhz  " "   -3.000             -88.583 clk12Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409727559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -72.956 matriz:u3\|\\divisor:CUENTA\[22\]  " "   -1.403             -72.956 matriz:u3\|\\divisor:CUENTA\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409727559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -37.881 baudRateGenerator:u1\|tick  " "   -1.403             -37.881 baudRateGenerator:u1\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409727559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -4.209 matriz:u3\|\\divisor:CUENTA\[2\]  " "   -1.403              -4.209 matriz:u3\|\\divisor:CUENTA\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409727559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575409727559 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1575409727575 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575409727769 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575409727772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.725 " "Worst-case setup slack is -1.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409727774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409727774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.725             -60.574 clk12Mhz  " "   -1.725             -60.574 clk12Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409727774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.720             -11.296 matriz:u3\|\\divisor:CUENTA\[22\]  " "   -1.720             -11.296 matriz:u3\|\\divisor:CUENTA\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409727774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.251              -2.909 baudRateGenerator:u1\|tick  " "   -0.251              -2.909 baudRateGenerator:u1\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409727774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.506               0.000 matriz:u3\|\\divisor:CUENTA\[2\]  " "    0.506               0.000 matriz:u3\|\\divisor:CUENTA\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409727774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575409727774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.142 " "Worst-case hold slack is 0.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409727781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409727781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 baudRateGenerator:u1\|tick  " "    0.142               0.000 baudRateGenerator:u1\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409727781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 matriz:u3\|\\divisor:CUENTA\[2\]  " "    0.148               0.000 matriz:u3\|\\divisor:CUENTA\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409727781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 matriz:u3\|\\divisor:CUENTA\[22\]  " "    0.154               0.000 matriz:u3\|\\divisor:CUENTA\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409727781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238               0.000 clk12Mhz  " "    0.238               0.000 clk12Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409727781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575409727781 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575409727785 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575409727789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409727792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409727792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -74.173 clk12Mhz  " "   -3.000             -74.173 clk12Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409727792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -52.000 matriz:u3\|\\divisor:CUENTA\[22\]  " "   -1.000             -52.000 matriz:u3\|\\divisor:CUENTA\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409727792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -27.000 baudRateGenerator:u1\|tick  " "   -1.000             -27.000 baudRateGenerator:u1\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409727792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 matriz:u3\|\\divisor:CUENTA\[2\]  " "   -1.000              -3.000 matriz:u3\|\\divisor:CUENTA\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575409727792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575409727792 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575409728716 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575409728718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575409728779 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 15:48:48 2019 " "Processing ended: Tue Dec 03 15:48:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575409728779 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575409728779 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575409728779 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1575409728779 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 51 s " "Quartus Prime Full Compilation was successful. 0 errors, 51 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1575409729652 ""}
