# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Carry_Look_Ahead_Adder_Subtractor.srcs/sources_1/new/Carry_Look_Ahead.vhd" \
"../../../../Carry_Look_Ahead_Adder_Subtractor.srcs/sources_1/new/Carry_Look_Ahead_Adder_Subtractor.vhd" \
"../../../../Carry_Look_Ahead_Adder_Subtractor.srcs/sources_1/new/Full_Adder.vhd" \
"../../../../Carry_Look_Ahead_Adder_Subtractor.srcs/sources_1/new/Half_Adder.vhd" \
"../../../../Carry_Look_Ahead_Adder_Subtractor.srcs/sim_1/new/Carry_Look_Ahead_Adder_Subtractor_TB.vhd" \

# Do not sort compile order
nosort
