--------------------------------------------------------------------------------
Release 13.1 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/DIST/it/sw/amd64/xilinx/13.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 1 -n 3 -fastpaths -xml FIFO_asynch13_1_tl.twx FIFO_asynch13_1_tl.ncd -o
FIFO_asynch13_1_tl.twr FIFO_asynch13_1_tl.pcf -ucf FIFO_asynch13_1_tl.ucf

Design file:              FIFO_asynch13_1_tl.ncd
Physical constraint file: FIFO_asynch13_1_tl.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.72 2011-02-03, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock rd_clk_i
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
rd_en_i     |    2.335(R)|    0.285(R)|rd_clk_i_BUFGP    |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock wr_clk_i
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
din_i<0>    |    1.443(R)|    1.344(R)|wr_clk_i_BUFGP    |   0.000|
din_i<1>    |    1.552(R)|    1.351(R)|wr_clk_i_BUFGP    |   0.000|
din_i<2>    |    1.333(R)|    1.539(R)|wr_clk_i_BUFGP    |   0.000|
din_i<3>    |    0.642(R)|    2.252(R)|wr_clk_i_BUFGP    |   0.000|
din_i<4>    |    1.587(R)|    1.212(R)|wr_clk_i_BUFGP    |   0.000|
din_i<5>    |    1.130(R)|    1.738(R)|wr_clk_i_BUFGP    |   0.000|
din_i<6>    |    1.285(R)|    1.582(R)|wr_clk_i_BUFGP    |   0.000|
din_i<7>    |    1.569(R)|    2.087(R)|wr_clk_i_BUFGP    |   0.000|
din_i<8>    |    1.210(R)|    2.866(R)|wr_clk_i_BUFGP    |   0.000|
din_i<9>    |    1.324(R)|    2.723(R)|wr_clk_i_BUFGP    |   0.000|
din_i<10>   |    1.151(R)|    2.712(R)|wr_clk_i_BUFGP    |   0.000|
din_i<11>   |    1.278(R)|    2.733(R)|wr_clk_i_BUFGP    |   0.000|
din_i<12>   |    1.536(R)|    2.537(R)|wr_clk_i_BUFGP    |   0.000|
din_i<13>   |    0.705(R)|    2.710(R)|wr_clk_i_BUFGP    |   0.000|
din_i<14>   |    1.738(R)|    2.784(R)|wr_clk_i_BUFGP    |   0.000|
din_i<15>   |    1.151(R)|    3.035(R)|wr_clk_i_BUFGP    |   0.000|
wr_en_i     |    1.941(R)|    1.352(R)|wr_clk_i_BUFGP    |   0.000|
------------+------------+------------+------------------+--------+

Clock rd_clk_i to Pad
-------------------+------------+------------------+--------+
                   | clk (edge) |                  | Clock  |
Destination        |   to PAD   |Internal Clock(s) | Phase  |
-------------------+------------+------------------+--------+
dout_o<0>          |   12.503(R)|rd_clk_i_BUFGP    |   0.000|
dout_o<1>          |   13.146(R)|rd_clk_i_BUFGP    |   0.000|
dout_o<2>          |   13.068(R)|rd_clk_i_BUFGP    |   0.000|
dout_o<3>          |   11.616(R)|rd_clk_i_BUFGP    |   0.000|
dout_o<4>          |   12.623(R)|rd_clk_i_BUFGP    |   0.000|
dout_o<5>          |   12.161(R)|rd_clk_i_BUFGP    |   0.000|
dout_o<6>          |   12.132(R)|rd_clk_i_BUFGP    |   0.000|
dout_o<7>          |   14.440(R)|rd_clk_i_BUFGP    |   0.000|
dout_o<8>          |   13.081(R)|rd_clk_i_BUFGP    |   0.000|
dout_o<9>          |   13.415(R)|rd_clk_i_BUFGP    |   0.000|
dout_o<10>         |   13.322(R)|rd_clk_i_BUFGP    |   0.000|
dout_o<11>         |   13.026(R)|rd_clk_i_BUFGP    |   0.000|
dout_o<12>         |   13.020(R)|rd_clk_i_BUFGP    |   0.000|
dout_o<13>         |   12.827(R)|rd_clk_i_BUFGP    |   0.000|
dout_o<14>         |   13.057(R)|rd_clk_i_BUFGP    |   0.000|
dout_o<15>         |   13.206(R)|rd_clk_i_BUFGP    |   0.000|
empty_o            |   11.822(R)|rd_clk_i_BUFGP    |   0.000|
rd_data_count_o<0> |    8.846(R)|rd_clk_i_BUFGP    |   0.000|
rd_data_count_o<1> |    9.032(R)|rd_clk_i_BUFGP    |   0.000|
rd_data_count_o<2> |    9.065(R)|rd_clk_i_BUFGP    |   0.000|
rd_data_count_o<3> |    8.852(R)|rd_clk_i_BUFGP    |   0.000|
rd_data_count_o<4> |    9.065(R)|rd_clk_i_BUFGP    |   0.000|
rd_data_count_o<5> |    9.015(R)|rd_clk_i_BUFGP    |   0.000|
rd_data_count_o<6> |    9.023(R)|rd_clk_i_BUFGP    |   0.000|
rd_data_count_o<7> |    9.019(R)|rd_clk_i_BUFGP    |   0.000|
rd_data_count_o<8> |    9.026(R)|rd_clk_i_BUFGP    |   0.000|
rd_data_count_o<9> |    8.833(R)|rd_clk_i_BUFGP    |   0.000|
rd_data_count_o<10>|    9.002(R)|rd_clk_i_BUFGP    |   0.000|
rd_data_count_o<11>|    9.038(R)|rd_clk_i_BUFGP    |   0.000|
rd_data_count_o<12>|    8.905(R)|rd_clk_i_BUFGP    |   0.000|
rd_data_count_o<13>|    8.835(R)|rd_clk_i_BUFGP    |   0.000|
rd_data_count_o<14>|    8.840(R)|rd_clk_i_BUFGP    |   0.000|
valid_o            |    9.251(R)|rd_clk_i_BUFGP    |   0.000|
-------------------+------------+------------------+--------+

Clock wr_clk_i to Pad
-------------------+------------+------------------+--------+
                   | clk (edge) |                  | Clock  |
Destination        |   to PAD   |Internal Clock(s) | Phase  |
-------------------+------------+------------------+--------+
almost_full_o      |    9.255(R)|wr_clk_i_BUFGP    |   0.000|
full_o             |   12.005(R)|wr_clk_i_BUFGP    |   0.000|
wr_data_count_o<0> |    9.037(R)|wr_clk_i_BUFGP    |   0.000|
wr_data_count_o<1> |    8.868(R)|wr_clk_i_BUFGP    |   0.000|
wr_data_count_o<2> |    8.969(R)|wr_clk_i_BUFGP    |   0.000|
wr_data_count_o<3> |    8.851(R)|wr_clk_i_BUFGP    |   0.000|
wr_data_count_o<4> |    8.823(R)|wr_clk_i_BUFGP    |   0.000|
wr_data_count_o<5> |    9.012(R)|wr_clk_i_BUFGP    |   0.000|
wr_data_count_o<6> |    8.832(R)|wr_clk_i_BUFGP    |   0.000|
wr_data_count_o<7> |    8.984(R)|wr_clk_i_BUFGP    |   0.000|
wr_data_count_o<8> |    8.995(R)|wr_clk_i_BUFGP    |   0.000|
wr_data_count_o<9> |    8.853(R)|wr_clk_i_BUFGP    |   0.000|
wr_data_count_o<10>|    8.964(R)|wr_clk_i_BUFGP    |   0.000|
wr_data_count_o<11>|    9.015(R)|wr_clk_i_BUFGP    |   0.000|
wr_data_count_o<12>|    8.814(R)|wr_clk_i_BUFGP    |   0.000|
wr_data_count_o<13>|    8.865(R)|wr_clk_i_BUFGP    |   0.000|
wr_data_count_o<14>|    8.951(R)|wr_clk_i_BUFGP    |   0.000|
-------------------+------------+------------------+--------+

Clock to Setup on destination clock rd_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rd_clk_i       |    3.293|         |         |         |
wr_clk_i       |    1.253|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock wr_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rd_clk_i       |    1.489|         |         |         |
wr_clk_i       |    3.478|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Aug 14 16:02:30 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 502 MB



