OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /openLANE_flow/designs/test_1/runs/19-05_21-00/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/test_1/runs/19-05_21-00/tmp/merged_unpadded.lef
Warning: /home/egor/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib line 31, default_operating_condition tt_025C_1v80 not found.
Notice 0: 
Reading DEF file: /openLANE_flow/designs/test_1/runs/19-05_21-00/results/placement/test_1.placement.def
Notice 0: Design: test_1
Notice 0:     Created 6 pins.
Notice 0:     Created 40 components and 171 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 11 nets and 25 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/test_1/runs/19-05_21-00/results/placement/test_1.placement.def
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.01765
[INFO]: Configuring cts characterization...
[INFO]: Performing clock tree synthesis...
[INFO]: Looking for the following net(s): clk
[INFO]: Running Clock Tree Synthesis...
 *****************
 * TritonCTS 2.0 *
 *****************
 *****************************
 *  Create characterization  *
 *****************************
Number of created patterns = 50000.
Number of created patterns = 100000.
Number of created patterns = 150000.
Number of created patterns = 200000.
Number of created patterns = 250000.
Number of created patterns = 300000.
Number of created patterns = 313632.
 Compiling LUT
    Min. len    Max. len    Min. cap    Max. cap   Min. slew   Max. slew
           2           8           1          39           1         199
    [WARNING] 6336 wires are pure wire and no slew degration.
    TritonCTS forced slew degradation on these wires.
    Num wire segments: 216480
    Num keys in characterization LUT: 1875
    Actual min input cap: 2
 **********************
 *  Find clock roots  *
 **********************
 Running TritonCTS with user-specified clock roots: clk
 ************************
 *  Populate TritonCTS  *
 ************************
 Initializing clock nets
 Looking for clock nets in the design
 Net "clk" found
 Initializing clock net for : "clk"
 Clock net "clk" has 2 sinks
 TritonCTS found 1 clock nets.
 ****************************
 *  Check characterization  *
 ****************************
    The chacterization used 4 buffer(s) types. All of them are in the loaded DB.
 ***********************
 *  Build clock trees  *
 ***********************
 Generating H-Tree topology for net clk...
    Tot. number of sinks: 2
    Sinks will be clustered in groups of 20 and a maximum diameter of 50 um
    Number of static layers: 0
 Wire segment unit: 13000 dbu (13 um)
 Original sink region: [(16365, 20340), (25035, 25780)]
 Normalized sink region: [(1.25885, 1.56462), (1.92577, 1.98308)]
    Width:  0.666923
    Height: 0.418462
 [WARNING] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    # sinks per sub-region: 1
    Sub-region size: 0.333462 X 0.418462
    Segment length (rounded): 1
    Key: 216712 outSlew: 11 load: 1 length: 1 isBuffered: 1
 Stop criterion found. Max number of sinks is (15)
 Building clock sub nets...
 Number of sinks covered: 2
 Clock topology of net "clk" done.
 ****************
 * Post CTS opt *
 ****************
 Avg. source sink dist: 5945 dbu.
 Num outlier sinks: 0
 ********************
 * Write data to DB *
 ********************
 Writing clock net "clk" to DB
    Created 3 clock buffers.
    Minimum number of buffers in the clock path: 2.
    Maximum number of buffers in the clock path: 2.
    Created 3 clock nets.
    Fanout distribution for the current clock = 1:2.
    Max level of the clock tree: 1.
 ... End of TritonCTS execution.
[INFO]: Repairing long wires on clock nets...
[INFO]: Legalizing...
Design Stats
--------------------------------
total instances            43
multi row instances         0
fixed instances            31
nets                       16
design area             750.7 u^2
fixed area               98.8 u^2
movable area            117.6 u^2
utilization                18 %
utilization padded         23 %
rows                       12
row height                2.7 u

Placement Analysis
--------------------------------
total displacement       21.8 u
average displacement      0.5 u
max displacement         12.3 u
original HPWL           273.5 u
legalized HPWL          302.3 u
delta HPWL                 11 %

[INFO DPL-0020] Mirrored 8 instances
[INFO DPL-0021] HPWL before             302.3 u
[INFO DPL-0022] HPWL after              271.5 u
[INFO DPL-0023] HPWL delta              -10.2 %
Warning: /home/egor/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib line 32, default_operating_condition ss_100C_1v60 not found.
Warning: /home/egor/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib line 31, default_operating_condition ff_n40C_1v95 not found.
No paths found.
Startpoint: rst (input port clocked by clk)
Endpoint: _8_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.01    0.00    2.00 v rst (in)
     1    0.00                           rst (net)
                  0.01    0.00    2.00 v input1/A (sky130_fd_sc_hd__clkbuf_1)
                  0.04    0.08    2.08 v input1/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net1 (net)
                  0.04    0.00    2.08 v _4_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.05    2.14 ^ _4_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _2_ (net)
                  0.04    0.00    2.14 ^ _8_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  2.14   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.20    0.20   library removal time
                                  0.20   data required time
-----------------------------------------------------------------------------
                                  0.20   data required time
                                 -2.14   data arrival time
-----------------------------------------------------------------------------
                                  1.94   slack (MET)


Startpoint: _8_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _8_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.08    0.23    0.23 ^ _8_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           net2 (net)
                  0.08    0.00    0.23 ^ _5_/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.02    0.25 v _5_/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           _0_ (net)
                  0.02    0.00    0.25 v _8_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.25   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.25   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _9_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.01    0.00    2.00 v rst (in)
     1    0.00                           rst (net)
                  0.01    0.00    2.00 v input1/A (sky130_fd_sc_hd__clkbuf_1)
                  0.04    0.08    2.08 v input1/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net1 (net)
                  0.04    0.00    2.08 v _4_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.05    2.14 ^ _4_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _2_ (net)
                  0.04    0.00    2.14 ^ _7_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.08    0.10    2.24 ^ _7_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           _3_ (net)
                  0.08    0.00    2.24 ^ _9_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  2.24   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _9_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.44   10.44   library recovery time
                                 10.44   data required time
-----------------------------------------------------------------------------
                                 10.44   data required time
                                 -2.24   data arrival time
-----------------------------------------------------------------------------
                                  8.20   slack (MET)


Startpoint: _8_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: val[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.14    0.77    0.77 v _8_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           net2 (net)
                  0.14    0.00    0.77 v output2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.30    1.07 v output2/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           val[0] (net)
                  0.14    0.00    1.07 v val[0] (out)
                                  1.07   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -1.07   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)


No paths found.
wns 0.00
tns 0.00
Clock clk
Latency      CRPR       Skew
_8_/CLK ^
   0.24
_9_/CLK ^
   0.16      0.00       0.08

