Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot riscv_tb_behav xil_defaultlib.riscv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ALUController
Compiling module xil_defaultlib.adder(WIDTH=9)
Compiling module xil_defaultlib.adder_32
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.flopr(WIDTH=9)
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.data_extract
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.imm_Gen
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datamemory
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.riscv
Compiling module xil_defaultlib.riscv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscv_tb_behav
