{
    "name": "Taiga",
    "folder": "Taiga",
    "sim_files": [],
    "files": [
        "core/csr_types.sv",
        "core/lfsr.sv",
        "core/riscv_types.sv",
        "core/set_clr_reg_with_rst.sv",
        "core/shift_counter.sv",
        "core/tag_bank.sv",
        "core/taiga_config.sv",
        "core/taiga_fifo.sv",
        "core/taiga_types.sv",
        "core/tlb_lut_ram.sv",
        "core/toggle_memory.sv",
        "core/toggle_memory_set.sv",
        "core/wishbone_master.sv",
        "core/intel/intel_byte_enable_ram.sv",
        "core/lutrams/lutram_1w_1r.sv",
        "core/lutrams/lutram_1w_mr.sv",
        "core/xilinx/taiga_wrapper_xilinx.sv",
        "core/xilinx/xilinx_byte_enable_ram.sv",
        "debug_module/debug_cfg_types.sv",
        "debug_module/debug_module.sv",
        "debug_module/jtag_module.sv",
        "debug_module/jtag_register.sv",
        "debug_module/jtag_registers.sv",
        "examples/zedboard/taiga_wrapper.sv",
        "l2_arbiter/l2_arbiter.sv",
        "l2_arbiter/l2_config_and_types.sv",
        "l2_arbiter/l2_fifo.sv",
        "l2_arbiter/l2_reservation_logic.sv",
        "l2_arbiter/l2_round_robin.sv",
        "local_memory/local_mem.sv",
        "local_memory/local_memory_interface.sv"
    ],
    "include_dirs": [],
    "repository": "https://gitlab.com/sfu-rcl/Taiga",
    "top_module": "l2_arbiter",
    "extra_flags": [],
    "language_version": "1364-1995",
    "march": "rv32i",
    "two_memory": false,
    "is_simulable": false
}