{
    "code": "module TopModule (\n    input logic clk,  // 1-bit clock signal, active edge not specified yet\n    input logic d,    // 1-bit data input\n    input logic r,    // 1-bit active high synchronous reset\n    output logic q    // 1-bit data output\n);\n\n    always @(posedge clk) begin\n        if (r) begin\n            q <= 1'b0;  // Reset output to 0\n        end else begin\n            q <= d;     // Capture data input\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 2
}