0 fu{0} src{29,14} dst{-1} FE{0,1} DE{1,1} RN{2,1} DI{3,1} IS{4,1} RR{5,1} EX{6,1} WB{7,1} CM{8,1}
1 fu{2} src{29,-1} dst{14} FE{0,1} DE{1,1} RN{2,1} DI{3,1} IS{4,1} RR{5,1} EX{6,5} WB{11,1} CM{12,1}
2 fu{2} src{29,-1} dst{15} FE{0,1} DE{1,1} RN{2,1} DI{3,1} IS{4,1} RR{5,1} EX{6,5} WB{11,1} CM{12,1}
3 fu{2} src{30,-1} dst{19} FE{1,1} DE{2,1} RN{3,1} DI{4,1} IS{5,1} RR{6,1} EX{7,5} WB{12,1} CM{13,1}
4 fu{2} src{14,-1} dst{14} FE{1,1} DE{2,1} RN{3,1} DI{4,1} IS{5,1} RR{6,1} EX{7,5} WB{12,1} CM{13,1}
5 fu{2} src{15,-1} dst{16} FE{1,1} DE{2,1} RN{3,1} DI{4,1} IS{5,1} RR{6,1} EX{7,5} WB{12,1} CM{13,1}
6 fu{0} src{29,14} dst{-1} FE{2,1} DE{3,1} RN{4,1} DI{5,1} IS{6,1} RR{7,1} EX{8,1} WB{9,1} CM{10,5}
7 fu{0} src{19,-1} dst{3} FE{2,1} DE{3,1} RN{4,1} DI{5,1} IS{6,1} RR{7,1} EX{8,1} WB{9,1} CM{10,5}
8 fu{1} src{0,0} dst{23} FE{2,1} DE{3,1} RN{4,1} DI{5,1} IS{6,1} RR{7,1} EX{8,2} WB{10,1} CM{11,4}
9 fu{1} src{0,0} dst{18} FE{3,1} DE{4,1} RN{5,1} DI{6,1} IS{7,1} RR{8,1} EX{9,2} WB{11,1} CM{12,4}
10 fu{0} src{3,0} dst{-1} FE{3,1} DE{4,1} RN{5,1} DI{6,1} IS{7,1} RR{8,1} EX{9,1} WB{10,1} CM{11,5}
11 fu{0} src{0,-1} dst{2} FE{3,1} DE{4,1} RN{5,1} DI{6,1} IS{7,1} RR{8,1} EX{9,1} WB{10,1} CM{11,5}
12 fu{0} src{3,2} dst{-1} FE{4,1} DE{5,1} RN{6,1} DI{7,1} IS{8,1} RR{9,1} EX{10,1} WB{11,1} CM{12,5}
13 fu{0} src{19,-1} dst{3} FE{4,1} DE{5,1} RN{6,1} DI{7,1} IS{8,1} RR{9,1} EX{10,1} WB{11,1} CM{12,5}
14 fu{0} src{3,-1} dst{2} FE{4,1} DE{5,1} RN{6,1} DI{7,1} IS{8,2} RR{10,1} EX{11,1} WB{12,1} CM{13,4}
15 fu{0} src{2,0} dst{-1} FE{5,1} DE{6,1} RN{7,1} DI{8,1} IS{9,1} RR{10,1} EX{11,1} WB{12,1} CM{13,5}
16 fu{0} src{22,-1} dst{2} FE{5,1} DE{6,1} RN{7,1} DI{8,1} IS{9,1} RR{10,1} EX{11,1} WB{12,1} CM{13,5}
17 fu{0} src{2,3} dst{2} FE{5,1} DE{6,1} RN{7,1} DI{8,1} IS{9,2} RR{11,1} EX{12,1} WB{13,1} CM{14,4}
18 fu{0} src{2,0} dst{-1} FE{6,1} DE{7,1} RN{8,1} DI{9,1} IS{10,1} RR{11,1} EX{12,1} WB{13,1} CM{14,5}
19 fu{0} src{21,0} dst{-1} FE{6,1} DE{7,1} RN{8,1} DI{9,1} IS{10,1} RR{11,1} EX{12,1} WB{13,1} CM{14,5}
20 fu{0} src{19,-1} dst{2} FE{6,1} DE{7,1} RN{8,1} DI{9,1} IS{10,2} RR{12,1} EX{13,1} WB{14,1} CM{15,4}
21 fu{0} src{19,-1} dst{3} FE{7,1} DE{8,1} RN{9,1} DI{10,1} IS{11,1} RR{12,1} EX{13,1} WB{14,1} CM{15,5}
22 fu{0} src{2,0} dst{-1} FE{7,1} DE{8,1} RN{9,1} DI{10,1} IS{11,1} RR{12,1} EX{13,1} WB{14,1} CM{15,5}
23 fu{1} src{0,21} dst{17} FE{7,1} DE{8,1} RN{9,1} DI{10,1} IS{11,2} RR{13,1} EX{14,2} WB{16,1} CM{17,3}
24 fu{0} src{21,-1} dst{15} FE{8,1} DE{9,1} RN{10,1} DI{11,1} IS{12,1} RR{13,1} EX{14,1} WB{15,1} CM{16,5}
25 fu{0} src{29,15} dst{-1} FE{8,1} DE{9,1} RN{10,1} DI{11,1} IS{12,2} RR{14,1} EX{15,1} WB{16,1} CM{17,4}
26 fu{0} src{19,-1} dst{19} FE{8,1} DE{9,1} RN{10,1} DI{11,1} IS{12,1} RR{13,1} EX{14,1} WB{15,1} CM{16,5}
27 fu{1} src{0,3} dst{4} FE{9,1} DE{10,1} RN{11,1} DI{12,1} IS{13,1} RR{14,1} EX{15,2} WB{17,1} CM{18,4}
28 fu{0} src{3,-1} dst{2} FE{9,1} DE{10,1} RN{11,1} DI{12,1} IS{13,1} RR{14,1} EX{15,1} WB{16,1} CM{17,5}
29 fu{0} src{2,-1} dst{2} FE{9,1} DE{10,1} RN{11,1} DI{12,1} IS{13,2} RR{15,1} EX{16,1} WB{17,1} CM{18,4}
# === Simulator Command =========
# ./cse561sim 60 15 3 ../inputs/sample_input_gcc
# === Processor Configuration ===
# ROB_SIZE = 60
# IQ_SIZE  = 15
# WIDTH    = 3
# === Simulation Results ========
# Dynamic Instruction Count = 30
# Cycles                    = 21
# Instructions Per Cycle    = 1.43
