Notice 0: Reading LEF file:  Nangate45/Nangate45.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  Nangate45/Nangate45.lef
Notice 0: 
Reading DEF file: reg3.def
Notice 0: Design: reg1
Notice 0:     Created 4 pins.
Notice 0:     Created 5 components and 27 component-terminals.
Notice 0:     Created 2 special nets and 10 connections.
Notice 0:     Created 8 nets and 14 connections.
Notice 0: Finished DEF file: reg3.def
Startpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ r2/CK (DFF_X1)
   0.14    0.14 ^ r2/Q (DFF_X1)
   0.22    0.36 ^ u1/Z (BUF_X1)
   0.15    0.52 ^ u2/ZN (AND2_X1)
   0.00    0.52 ^ r3/D (DFF_X1)
           0.52   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ r3/CK (DFF_X1)
  -0.05    9.95   library setup time
           9.95   data required time
---------------------------------------------------------
           9.95   data required time
          -0.52   data arrival time
---------------------------------------------------------
           9.43   slack (MET)


Startpoint: in1 (input port clocked by clk)
Endpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

    Delay      Time   Description
-------------------------------------------------------------
   0.0000    0.0000   clock clk (rise edge)
   0.0000    0.0000   clock network delay (ideal)
   0.0000    0.0000 v input external delay
   0.0000    0.0000 v in1 (in)
   0.0000    0.0000 v r1/D (DFF_X1)
             0.0000   data arrival time

  10.0000   10.0000   clock clk (rise edge)
   0.0000   10.0000   clock network delay (ideal)
   0.0000   10.0000   clock reconvergence pessimism
            10.0000 ^ r1/CK (DFF_X1)
  -0.0367    9.9633   library setup time
             9.9633   data required time
-------------------------------------------------------------
             9.9633   data required time
            -0.0000   data arrival time
-------------------------------------------------------------
             9.9632   slack (MET)


