{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1657234257937 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "riptide_PVP EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"riptide_PVP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1657234257964 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1657234258005 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1657234258005 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL0:PLL_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL0:PLL_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL0:PLL_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL0:PLL_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll0_altpll.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/db/pll0_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 2378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1657234258045 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL0:PLL_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL0:PLL_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll0_altpll.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/db/pll0_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 2379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1657234258045 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL0:PLL_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[2\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL0:PLL_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll0_altpll.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/db/pll0_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 2380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1657234258045 ""}  } { { "db/pll0_altpll.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/db/pll0_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 2378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1657234258045 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1657234258120 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1657234258124 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1657234258237 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1657234258237 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1657234258237 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1657234258237 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 8460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1657234258243 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 8462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1657234258243 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 8464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1657234258243 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 8466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1657234258243 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1657234258243 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1657234258296 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1657234258997 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1657234259010 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1657234259010 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1657234259010 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1657234259010 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1657234259010 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1657234259045 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1657234259046 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1657234259046 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1657234259046 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1657234259046 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      mem_clk " "  20.000      mem_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1657234259046 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  40.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1657234259046 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  20.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1657234259046 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  20.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1657234259046 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1657234259046 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL0:PLL_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL0:PLL_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1657234259372 ""}  } { { "db/pll0_altpll.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/db/pll0_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 2378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1657234259372 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL0:PLL_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL0:PLL_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1657234259372 ""}  } { { "db/pll0_altpll.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/db/pll0_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 2378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1657234259372 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL0:PLL_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node PLL0:PLL_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1657234259372 ""}  } { { "db/pll0_altpll.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/db/pll0_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 2378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1657234259372 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst  " "Automatically promoted node rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1657234259372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SDRAM8_SP8_B8_I:SDRAM_controller\|sdram_a\[2\] " "Destination node SDRAM8_SP8_B8_I:SDRAM_controller\|sdram_a\[2\]" {  } { { "SDRAM_SP8_B8_I.sv" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/SDRAM_SP8_B8_I.sv" 157 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 1584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657234259372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SDRAM8_SP8_B8_I:SDRAM_controller\|sdram_a\[9\] " "Destination node SDRAM8_SP8_B8_I:SDRAM_controller\|sdram_a\[9\]" {  } { { "SDRAM_SP8_B8_I.sv" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/SDRAM_SP8_B8_I.sv" 157 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 1591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657234259372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SDRAM8_SP8_B8_I:SDRAM_controller\|sdram_a\[10\] " "Destination node SDRAM8_SP8_B8_I:SDRAM_controller\|sdram_a\[10\]" {  } { { "SDRAM_SP8_B8_I.sv" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/SDRAM_SP8_B8_I.sv" 157 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 1592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657234259372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SDRAM8_SP8_B8_I:SDRAM_controller\|sdram_ba " "Destination node SDRAM8_SP8_B8_I:SDRAM_controller\|sdram_ba" {  } { { "SDRAM_SP8_B8_I.sv" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/SDRAM_SP8_B8_I.sv" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 1695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657234259372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serial:serial_inst\|UART:UART_inst\|tx_frame\[0\] " "Destination node serial:serial_inst\|UART:UART_inst\|tx_frame\[0\]" {  } { { "UART.sv" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/UART.sv" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 1396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657234259372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SDRAM8_SP8_B8_I:SDRAM_controller\|sdram_cmd\[0\] " "Destination node SDRAM8_SP8_B8_I:SDRAM_controller\|sdram_cmd\[0\]" {  } { { "SDRAM_SP8_B8_I.sv" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/SDRAM_SP8_B8_I.sv" 157 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 1642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657234259372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SDRAM8_SP8_B8_I:SDRAM_controller\|sdram_cmd\[1\] " "Destination node SDRAM8_SP8_B8_I:SDRAM_controller\|sdram_cmd\[1\]" {  } { { "SDRAM_SP8_B8_I.sv" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/SDRAM_SP8_B8_I.sv" 157 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 1643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657234259372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SDRAM8_SP8_B8_I:SDRAM_controller\|sdram_cmd\[2\] " "Destination node SDRAM8_SP8_B8_I:SDRAM_controller\|sdram_cmd\[2\]" {  } { { "SDRAM_SP8_B8_I.sv" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/SDRAM_SP8_B8_I.sv" 157 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 1644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657234259372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SDRAM8_SP8_B8_I:SDRAM_controller\|sdram_dqm " "Destination node SDRAM8_SP8_B8_I:SDRAM_controller\|sdram_dqm" {  } { { "SDRAM_SP8_B8_I.sv" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/SDRAM_SP8_B8_I.sv" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 1693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657234259372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SDRAM8_SP8_B8_I:SDRAM_controller\|req_flag " "Destination node SDRAM8_SP8_B8_I:SDRAM_controller\|req_flag" {  } { { "SDRAM_SP8_B8_I.sv" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/SDRAM_SP8_B8_I.sv" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 1648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657234259372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1657234259372 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1657234259372 ""}  } { { "toplevel.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/toplevel.v" 149 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 2453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1657234259372 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RIPTIDE_III:CPU_inst\|RST  " "Automatically promoted node RIPTIDE_III:CPU_inst\|RST " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1657234259372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RIPTIDE_III:CPU_inst\|interrupt " "Destination node RIPTIDE_III:CPU_inst\|interrupt" {  } { { "CPU/RIPTIDE-III.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/CPU/RIPTIDE-III.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657234259372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RIPTIDE_III:CPU_inst\|prev_int_rq " "Destination node RIPTIDE_III:CPU_inst\|prev_int_rq" {  } { { "CPU/RIPTIDE-III.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/CPU/RIPTIDE-III.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657234259372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RIPTIDE_III:CPU_inst\|PC:PC0\|call_stack:cstack0\|address\[1\] " "Destination node RIPTIDE_III:CPU_inst\|PC:PC0\|call_stack:cstack0\|address\[1\]" {  } { { "CPU/internal_mem.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/CPU/internal_mem.v" 95 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657234259372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RIPTIDE_III:CPU_inst\|PC:PC0\|call_stack:cstack0\|address\[2\] " "Destination node RIPTIDE_III:CPU_inst\|PC:PC0\|call_stack:cstack0\|address\[2\]" {  } { { "CPU/internal_mem.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/CPU/internal_mem.v" 95 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657234259372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RIPTIDE_III:CPU_inst\|PC:PC0\|call_stack:cstack0\|address\[3\] " "Destination node RIPTIDE_III:CPU_inst\|PC:PC0\|call_stack:cstack0\|address\[3\]" {  } { { "CPU/internal_mem.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/CPU/internal_mem.v" 95 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657234259372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RIPTIDE_III:CPU_inst\|PC:PC0\|decoder_rst~0 " "Destination node RIPTIDE_III:CPU_inst\|PC:PC0\|decoder_rst~0" {  } { { "CPU/PC.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/CPU/PC.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 4102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657234259372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RIPTIDE_III:CPU_inst\|decode_unit:decode_unit0\|dest_waddr_reg\[0\]~1 " "Destination node RIPTIDE_III:CPU_inst\|decode_unit:decode_unit0\|dest_waddr_reg\[0\]~1" {  } { { "CPU/decode_unit.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/CPU/decode_unit.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 4139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657234259372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RIPTIDE_III:CPU_inst\|decode_unit:decode_unit0\|alu_op_reg~0 " "Destination node RIPTIDE_III:CPU_inst\|decode_unit:decode_unit0\|alu_op_reg~0" {  } { { "CPU/decode_unit.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/CPU/decode_unit.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 4582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657234259372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RIPTIDE_III:CPU_inst\|decode_unit:decode_unit0\|rotate_mux_reg~1 " "Destination node RIPTIDE_III:CPU_inst\|decode_unit:decode_unit0\|rotate_mux_reg~1" {  } { { "CPU/decode_unit.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/CPU/decode_unit.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 4646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657234259372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RIPTIDE_III:CPU_inst\|decode_unit:decode_unit0\|I_alternate~0 " "Destination node RIPTIDE_III:CPU_inst\|decode_unit:decode_unit0\|I_alternate~0" {  } { { "CPU/decode_unit.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/CPU/decode_unit.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 4923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1657234259372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1657234259372 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1657234259372 ""}  } { { "CPU/RIPTIDE-III.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/CPU/RIPTIDE-III.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1657234259372 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1657234259792 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1657234259797 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1657234259797 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1657234259803 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1657234259812 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1657234259821 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1657234259821 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1657234259826 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1657234260014 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1657234260020 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1657234260020 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL0:PLL_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|pll1 clk\[2\] sdram_clk~output " "PLL \"PLL0:PLL_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll0_altpll.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/db/pll0_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL0.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/PLL0.v" 99 0 0 } } { "toplevel.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/toplevel.v" 130 0 0 } } { "toplevel.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/toplevel.v" 48 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1657234260076 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657234260150 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1657234260158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1657234260695 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657234261178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1657234261210 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1657234262443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657234262443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1657234263031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1657234264543 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1657234264543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1657234264771 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1657234264771 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1657234264771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657234264773 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.39 " "Total time spent on timing analysis during the Fitter is 1.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1657234264929 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1657234264954 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1657234265258 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1657234265260 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1657234265679 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657234266648 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "19 Cyclone IV E " "19 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i2c_sda 3.3-V LVTTL 144 " "Pin i2c_sda uses I/O standard 3.3-V LVTTL at 144" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { i2c_sda } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i2c_sda" } } } } { "toplevel.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/toplevel.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1657234267020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i2c_scl 3.3-V LVTTL 143 " "Pin i2c_scl uses I/O standard 3.3-V LVTTL at 143" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { i2c_scl } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i2c_scl" } } } } { "toplevel.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/toplevel.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1657234267020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[0\] 3.3-V LVTTL 43 " "Pin sdram_dq\[0\] uses I/O standard 3.3-V LVTTL at 43" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sdram_dq[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } } { "toplevel.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/toplevel.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1657234267020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[1\] 3.3-V LVTTL 44 " "Pin sdram_dq\[1\] uses I/O standard 3.3-V LVTTL at 44" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sdram_dq[1] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } } { "toplevel.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/toplevel.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1657234267020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[2\] 3.3-V LVTTL 46 " "Pin sdram_dq\[2\] uses I/O standard 3.3-V LVTTL at 46" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sdram_dq[2] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } } { "toplevel.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/toplevel.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1657234267020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[3\] 3.3-V LVTTL 49 " "Pin sdram_dq\[3\] uses I/O standard 3.3-V LVTTL at 49" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sdram_dq[3] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } } { "toplevel.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/toplevel.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1657234267020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[4\] 3.3-V LVTTL 50 " "Pin sdram_dq\[4\] uses I/O standard 3.3-V LVTTL at 50" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sdram_dq[4] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } } { "toplevel.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/toplevel.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1657234267020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[5\] 3.3-V LVTTL 51 " "Pin sdram_dq\[5\] uses I/O standard 3.3-V LVTTL at 51" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sdram_dq[5] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } } { "toplevel.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/toplevel.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1657234267020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[6\] 3.3-V LVTTL 52 " "Pin sdram_dq\[6\] uses I/O standard 3.3-V LVTTL at 52" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sdram_dq[6] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } } { "toplevel.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/toplevel.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1657234267020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[7\] 3.3-V LVTTL 53 " "Pin sdram_dq\[7\] uses I/O standard 3.3-V LVTTL at 53" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sdram_dq[7] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } } { "toplevel.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/toplevel.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1657234267020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL 23 " "Pin clk uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "toplevel.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/toplevel.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1657234267020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3-V LVTTL 25 " "Pin reset uses I/O standard 3.3-V LVTTL at 25" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "toplevel.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/toplevel.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1657234267020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_clk_d 3.3-V LVTTL 120 " "Pin ps2_clk_d uses I/O standard 3.3-V LVTTL at 120" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ps2_clk_d } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_clk_d" } } } } { "toplevel.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/toplevel.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1657234267020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "button\[0\] 3.3-V LVTTL 42 " "Pin button\[0\] uses I/O standard 3.3-V LVTTL at 42" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { button[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "button\[0\]" } } } } { "toplevel.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/toplevel.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1657234267020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_data_d 3.3-V LVTTL 119 " "Pin ps2_data_d uses I/O standard 3.3-V LVTTL at 119" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ps2_data_d } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_data_d" } } } } { "toplevel.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/toplevel.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1657234267020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "button\[3\] 3.3-V LVTTL 34 " "Pin button\[3\] uses I/O standard 3.3-V LVTTL at 34" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { button[3] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "button\[3\]" } } } } { "toplevel.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/toplevel.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1657234267020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "button\[1\] 3.3-V LVTTL 39 " "Pin button\[1\] uses I/O standard 3.3-V LVTTL at 39" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { button[1] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "button\[1\]" } } } } { "toplevel.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/toplevel.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1657234267020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RXD 3.3-V LVTTL 1 " "Pin RXD uses I/O standard 3.3-V LVTTL at 1" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { RXD } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXD" } } } } { "toplevel.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/toplevel.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1657234267020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "button\[2\] 3.3-V LVTTL 38 " "Pin button\[2\] uses I/O standard 3.3-V LVTTL at 38" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { button[2] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "button\[2\]" } } } } { "toplevel.v" "" { Text "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/toplevel.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1657234267020 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1657234267020 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/output_files/riptide_PVP.fit.smsg " "Generated suppressed messages file C:/Users/Steve/Workspace/RIPTIDE-III_DragonBoard_V10/output_files/riptide_PVP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1657234267209 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6545 " "Peak virtual memory: 6545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657234267885 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 07 16:51:07 2022 " "Processing ended: Thu Jul 07 16:51:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657234267885 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657234267885 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657234267885 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1657234267885 ""}
