0.6
2019.1
May 24 2019
14:51:52
/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.darknetsrcimage.c_draw_box_with_main.c/solution1/sim/verilog/draw_box.autotb.v,1590727983,systemVerilog,,,,apatb_draw_box_top,/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.darknetsrcimage.c_draw_box_with_main.c/solution1/sim/verilog/draw_box.v,1590727059,systemVerilog,,,,draw_box,/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
