$date
	Sun Oct 23 06:41:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1021147
b10101 !
1"
#1021150
b10101 &
b10101 %
1$
#1021151
0"
#1021154
b1000000 &
b1000000 %
#1021158
b100000 &
b100000 %
#1021162
b10000 &
b10000 %
#1021166
b1000 &
b1000 %
#1021170
b100 &
b100 %
#1021174
b10 &
b10 %
#1021178
b1 &
b1 %
1#
#1021182
b0 &
0#
b0 %
0$
#1986698
b1101 &
b1101 %
1$
b1101 !
1"
#1986699
0"
#1986702
b101000 &
b101000 %
#1986706
b10100 &
b10100 %
#1986710
b1010 &
b1010 %
#1986714
b101 &
b101 %
#1986718
b10000 &
b10000 %
#1986722
b1000 &
b1000 %
#1986726
b100 &
b100 %
#1986730
b10 &
b10 %
#1986734
b1 &
1#
b1 %
#1986738
b0 &
b0 %
0#
0$
#2987674
b10101 &
b10101 %
1$
b10101 !
1"
#2987675
0"
#2987678
b1000000 &
b1000000 %
#2987682
b100000 &
b100000 %
#2987686
b10000 &
b10000 %
#2987690
b1000 &
b1000 %
#2987694
b100 &
b100 %
#2987698
b10 &
b10 %
#2987702
b1 &
1#
b1 %
#2987706
b0 &
b0 %
0#
0$
#4500012
