Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: connect4_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "connect4_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "connect4_top"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : connect4_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : LUT
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "FSM.v" in library work
Compiling verilog file "DisplayGameStatus.v" in library work
Module <FSM> compiled
Compiling verilog file "ClockDelay.v" in library work
Module <DisplayGameStatus> compiled
Compiling verilog file "connect4_top.v" in library work
Compiling verilog include file "ColumnSelector.v"
Module <ClockDelay> compiled
Compiling verilog include file "ColumnCalculator.v"
Module <ColumnSelector> compiled
Compiling verilog include file "ButtonPressDetector.v"
Module <ColumnCalculator> compiled
Compiling verilog include file "DetectWinner.v"
Module <ButtonPressDetector> compiled
Compiling verilog include file "ThreeBitCounter.v"
Module <DetectWinner> compiled
Module <ThreeBitCounter> compiled
Module <connect4_top> compiled
No errors in compilation
Analysis of file <"connect4_top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <connect4_top> in library <work> with parameters.
	column = "001"
	statep = "01"

Analyzing hierarchy for module <ClockDelay> in library <work>.

Analyzing hierarchy for module <ColumnCalculator> in library <work>.

Analyzing hierarchy for module <ThreeBitCounter> in library <work>.

Analyzing hierarchy for module <ColumnSelector> in library <work> with parameters.
	END_GAME = "11"
	GAME_INIT = "00"
	P1_TURN = "01"
	P2_TURN = "10"

Analyzing hierarchy for module <FSM> in library <work> with parameters.
	END_GAME = "11"
	GAME_INIT = "00"
	NEXT_TURN = "00"
	P1_TURN = "01"
	P1_WIN = "01"
	P1_WINS = "01"
	P2_TURN = "10"
	P2_WIN = "10"
	P2_WINS = "10"
	STILL_PLAYING = "00"
	TIE = "11"
	TIE_GAME = "11"

Analyzing hierarchy for module <DetectWinner> in library <work> with parameters.
	p1_wins = "01"
	p2_wins = "10"
	still_playing = "00"
	tie = "11"

Analyzing hierarchy for module <DisplayGameStatus> in library <work> with parameters.
	END_GAME = "11"
	GAME_INIT = "00"
	P1_TURN = "01"
	P1_WINS = "01"
	P2_TURN = "10"
	P2_WINS = "10"
	STILL_PLAYING = "00"
	TIE = "11"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <connect4_top>.
	column = 3'b001
	statep = 2'b01
Module <connect4_top> is correct for synthesis.
 
Analyzing module <ClockDelay> in library <work>.
Module <ClockDelay> is correct for synthesis.
 
Analyzing module <ColumnCalculator> in library <work>.
Module <ColumnCalculator> is correct for synthesis.
 
Analyzing module <ThreeBitCounter> in library <work>.
Module <ThreeBitCounter> is correct for synthesis.
 
Analyzing module <ColumnSelector> in library <work>.
	END_GAME = 2'b11
	GAME_INIT = 2'b00
	P1_TURN = 2'b01
	P2_TURN = 2'b10
Module <ColumnSelector> is correct for synthesis.
 
Analyzing module <FSM> in library <work>.
	END_GAME = 2'b11
	GAME_INIT = 2'b00
	NEXT_TURN = 2'b00
	P1_TURN = 2'b01
	P1_WIN = 2'b01
	P1_WINS = 2'b01
	P2_TURN = 2'b10
	P2_WIN = 2'b10
	P2_WINS = 2'b10
	STILL_PLAYING = 2'b00
	TIE = 2'b11
	TIE_GAME = 2'b11
Module <FSM> is correct for synthesis.
 
Analyzing module <DetectWinner> in library <work>.
	p1_wins = 2'b01
	p2_wins = 2'b10
	still_playing = 2'b00
	tie = 2'b11
Module <DetectWinner> is correct for synthesis.
 
Analyzing module <DisplayGameStatus> in library <work>.
	END_GAME = 2'b11
	GAME_INIT = 2'b00
	P1_TURN = 2'b01
	P1_WINS = 2'b01
	P2_TURN = 2'b10
	P2_WINS = 2'b10
	STILL_PLAYING = 2'b00
	TIE = 2'b11
Module <DisplayGameStatus> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ClockDelay>.
    Related source file is "ClockDelay.v".
    Found 1-bit register for signal <clk_out>.
    Found 28-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <ClockDelay> synthesized.


Synthesizing Unit <ColumnCalculator>.
    Related source file is "ColumnCalculator.v".
    Found 2-bit register for signal <c_register>.
    Found 1-bit register for signal <add>.
    Found 5-bit register for signal <column_position>.
    Found 5-bit adder for signal <column_position$share0000> created at line 41.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ColumnCalculator> synthesized.


Synthesizing Unit <ThreeBitCounter>.
    Related source file is "ThreeBitCounter.v".
    Found 3-bit up counter for signal <counter_0>.
    Found 3-bit up counter for signal <counter_1>.
    Found 3-bit up counter for signal <counter_2>.
    Found 3-bit up counter for signal <counter_3>.
    Summary:
	inferred   4 Counter(s).
Unit <ThreeBitCounter> synthesized.


Synthesizing Unit <ColumnSelector>.
    Related source file is "ColumnSelector.v".
    Found 16-bit register for signal <out_players_cells>.
    Found 16-bit register for signal <out_gameboard>.
    Found 1-bit register for signal <next_player>.
    Found 1-bit 4-to-1 multiplexer for signal <next_player$mux0000> created at line 25.
    Found 1-bit 4-to-1 multiplexer for signal <out_gameboard_0$mux0000> created at line 25.
    Found 1-bit 4-to-1 multiplexer for signal <out_gameboard_1$mux0000> created at line 25.
    Found 1-bit 4-to-1 multiplexer for signal <out_gameboard_10$mux0000> created at line 25.
    Found 1-bit 4-to-1 multiplexer for signal <out_gameboard_11$mux0000> created at line 25.
    Found 1-bit 4-to-1 multiplexer for signal <out_gameboard_12$mux0000> created at line 25.
    Found 1-bit 4-to-1 multiplexer for signal <out_gameboard_13$mux0000> created at line 25.
    Found 1-bit 4-to-1 multiplexer for signal <out_gameboard_14$mux0000> created at line 25.
    Found 1-bit 4-to-1 multiplexer for signal <out_gameboard_15$mux0000> created at line 25.
    Found 1-bit 4-to-1 multiplexer for signal <out_gameboard_2$mux0000> created at line 25.
    Found 1-bit 4-to-1 multiplexer for signal <out_gameboard_3$mux0000> created at line 25.
    Found 1-bit 4-to-1 multiplexer for signal <out_gameboard_4$mux0000> created at line 25.
    Found 1-bit 4-to-1 multiplexer for signal <out_gameboard_5$mux0000> created at line 25.
    Found 1-bit 4-to-1 multiplexer for signal <out_gameboard_6$mux0000> created at line 25.
    Found 1-bit 4-to-1 multiplexer for signal <out_gameboard_7$mux0000> created at line 25.
    Found 1-bit 4-to-1 multiplexer for signal <out_gameboard_8$mux0000> created at line 25.
    Found 1-bit 4-to-1 multiplexer for signal <out_gameboard_9$mux0000> created at line 25.
    Found 1-bit 4-to-1 multiplexer for signal <out_players_cells_0$mux0000> created at line 25.
    Found 1-bit 4-to-1 multiplexer for signal <out_players_cells_1$mux0000> created at line 25.
    Found 1-bit 4-to-1 multiplexer for signal <out_players_cells_10$mux0000> created at line 25.
    Found 1-bit 4-to-1 multiplexer for signal <out_players_cells_11$mux0000> created at line 25.
    Found 1-bit 4-to-1 multiplexer for signal <out_players_cells_12$mux0000> created at line 25.
    Found 1-bit 4-to-1 multiplexer for signal <out_players_cells_13$mux0000> created at line 25.
    Found 1-bit 4-to-1 multiplexer for signal <out_players_cells_14$mux0000> created at line 25.
    Found 1-bit 4-to-1 multiplexer for signal <out_players_cells_15$mux0000> created at line 25.
    Found 1-bit 4-to-1 multiplexer for signal <out_players_cells_2$mux0000> created at line 25.
    Found 1-bit 4-to-1 multiplexer for signal <out_players_cells_3$mux0000> created at line 25.
    Found 1-bit 4-to-1 multiplexer for signal <out_players_cells_4$mux0000> created at line 25.
    Found 1-bit 4-to-1 multiplexer for signal <out_players_cells_5$mux0000> created at line 25.
    Found 1-bit 4-to-1 multiplexer for signal <out_players_cells_6$mux0000> created at line 25.
    Found 1-bit 4-to-1 multiplexer for signal <out_players_cells_7$mux0000> created at line 25.
    Found 1-bit 4-to-1 multiplexer for signal <out_players_cells_8$mux0000> created at line 25.
    Found 1-bit 4-to-1 multiplexer for signal <out_players_cells_9$mux0000> created at line 25.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred  33 Multiplexer(s).
Unit <ColumnSelector> synthesized.


Synthesizing Unit <FSM>.
    Related source file is "FSM.v".
    Found 4x2-bit ROM for signal <out_game_status$mux0001> created at line 59.
    Found 2-bit register for signal <current_state>.
    Found 2-bit register for signal <out_game_status>.
    Found 2-bit 4-to-1 multiplexer for signal <current_state$mux0000> created at line 26.
    Found 2-bit 4-to-1 multiplexer for signal <out_game_status$mux0000> created at line 26.
    Summary:
	inferred   1 ROM(s).
	inferred   4 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <FSM> synthesized.


Synthesizing Unit <DetectWinner>.
    Related source file is "DetectWinner.v".
    Found 2-bit register for signal <game_status>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <DetectWinner> synthesized.


Synthesizing Unit <DisplayGameStatus>.
    Related source file is "DisplayGameStatus.v".
    Found 4x7-bit ROM for signal <LEDs$mux0001> created at line 41.
    Found 7-bit register for signal <LEDs>.
    Found 7-bit 4-to-1 multiplexer for signal <LEDs$mux0000> created at line 36.
    Summary:
	inferred   1 ROM(s).
	inferred   7 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <DisplayGameStatus> synthesized.


Synthesizing Unit <connect4_top>.
    Related source file is "connect4_top.v".
Unit <connect4_top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 4x2-bit ROM                                           : 1
 4x7-bit ROM                                           : 1
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Counters                                             : 5
 28-bit up counter                                     : 1
 3-bit up counter                                      : 4
# Registers                                            : 41
 1-bit register                                        : 35
 2-bit register                                        : 4
 5-bit register                                        : 1
 7-bit register                                        : 1
# Multiplexers                                         : 36
 1-bit 4-to-1 multiplexer                              : 33
 2-bit 4-to-1 multiplexer                              : 2
 7-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 4x2-bit ROM                                           : 1
 4x7-bit ROM                                           : 1
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Counters                                             : 5
 28-bit up counter                                     : 1
 3-bit up counter                                      : 4
# Registers                                            : 55
 Flip-Flops                                            : 55
# Multiplexers                                         : 36
 1-bit 4-to-1 multiplexer                              : 33
 2-bit 4-to-1 multiplexer                              : 2
 7-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <LEDs_1> in Unit <DisplayGameStatus> is equivalent to the following 2 FFs/Latches, which will be removed : <LEDs_2> <LEDs_5> 

Optimizing unit <connect4_top> ...

Optimizing unit <ColumnCalculator> ...

Optimizing unit <ThreeBitCounter> ...

Optimizing unit <ColumnSelector> ...

Optimizing unit <FSM> ...

Optimizing unit <DetectWinner> ...

Optimizing unit <DisplayGameStatus> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block connect4_top, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 93
 Flip-Flops                                            : 93

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : connect4_top.ngr
Top Level Output File Name         : connect4_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 334
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 27
#      LUT2                        : 22
#      LUT2_L                      : 6
#      LUT3                        : 28
#      LUT3_D                      : 7
#      LUT3_L                      : 6
#      LUT4                        : 137
#      LUT4_D                      : 6
#      LUT4_L                      : 8
#      MUXCY                       : 34
#      MUXF5                       : 13
#      VCC                         : 1
#      XORCY                       : 28
# FlipFlops/Latches                : 93
#      FD                          : 34
#      FDC                         : 4
#      FDCE                        : 12
#      FDE                         : 5
#      FDR                         : 28
#      FDRS                        : 1
#      FDS                         : 9
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 6
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      132  out of   4656     2%  
 Number of Slice Flip Flops:             93  out of   9312     0%  
 Number of 4 input LUTs:                257  out of   9312     2%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    232     6%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 29    |
CD/clk_out1                        | BUFG                   | 64    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 16    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.468ns (Maximum Frequency: 105.619MHz)
   Minimum input arrival time before clock: 6.979ns
   Maximum output required time after clock: 4.394ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.179ns (frequency: 193.078MHz)
  Total number of paths / destination ports: 1219 / 58
-------------------------------------------------------------------------
Delay:               5.179ns (Levels of Logic = 8)
  Source:            CD/count_9 (FF)
  Destination:       CD/count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: CD/count_9 to CD/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  CD/count_9 (CD/count_9)
     LUT4:I0->O            1   0.704   0.000  CD/clk_out_cmp_eq0000_wg_lut<0> (CD/clk_out_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  CD/clk_out_cmp_eq0000_wg_cy<0> (CD/clk_out_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  CD/clk_out_cmp_eq0000_wg_cy<1> (CD/clk_out_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  CD/clk_out_cmp_eq0000_wg_cy<2> (CD/clk_out_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  CD/clk_out_cmp_eq0000_wg_cy<3> (CD/clk_out_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  CD/clk_out_cmp_eq0000_wg_cy<4> (CD/clk_out_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  CD/clk_out_cmp_eq0000_wg_cy<5> (CD/clk_out_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O          29   0.331   1.261  CD/clk_out_cmp_eq0000_wg_cy<6> (CD/clk_out_cmp_eq0000)
     FDR:R                     0.911          CD/count_0
    ----------------------------------------
    Total                      5.179ns (3.296ns logic, 1.883ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CD/clk_out1'
  Clock period: 9.468ns (frequency: 105.619MHz)
  Total number of paths / destination ports: 1166 / 81
-------------------------------------------------------------------------
Delay:               4.734ns (Levels of Logic = 3)
  Source:            tbc/counter_2_2 (FF)
  Destination:       columnCounter/column_position_3 (FF)
  Source Clock:      CD/clk_out1 falling
  Destination Clock: CD/clk_out1 rising

  Data Path: tbc/counter_2_2 to columnCounter/column_position_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.591   0.844  tbc/counter_2_2 (tbc/counter_2_2)
     LUT3:I0->O            1   0.704   0.455  columnCounter/column_position_mux0000<3>55 (columnCounter/column_position_mux0000<3>55)
     LUT4:I2->O            1   0.704   0.424  columnCounter/column_position_mux0000<3>77 (columnCounter/column_position_mux0000<3>77)
     LUT4:I3->O            1   0.704   0.000  columnCounter/column_position_mux0000<3>87 (columnCounter/column_position_mux0000<3>)
     FDS:D                     0.308          columnCounter/column_position_3
    ----------------------------------------
    Total                      4.734ns (3.011ns logic, 1.723ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CD/clk_out1'
  Total number of paths / destination ports: 94 / 19
-------------------------------------------------------------------------
Offset:              6.979ns (Levels of Logic = 5)
  Source:            Switch_3 (PAD)
  Destination:       columnCounter/c_register_1 (FF)
  Destination Clock: CD/clk_out1 rising

  Data Path: Switch_3 to columnCounter/c_register_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.218   1.136  Switch_3_IBUF (Switch_3_IBUF)
     LUT2:I0->O            1   0.704   0.595  columnCounter/add_mux0000214 (columnCounter/add_mux0000214)
     LUT4:I0->O            1   0.704   0.455  columnCounter/add_mux0000218 (columnCounter/add_mux0000218)
     LUT4:I2->O            2   0.704   0.451  columnCounter/add_mux0000234 (columnCounter/N4)
     LUT4:I3->O            1   0.704   0.000  columnCounter/c_register_mux0000<0>51 (columnCounter/c_register_mux0000<0>)
     FDE:D                     0.308          columnCounter/c_register_1
    ----------------------------------------
    Total                      6.979ns (4.342ns logic, 2.637ns route)
                                       (62.2% logic, 37.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            CD/clk_out (FF)
  Destination:       clock_pos (PAD)
  Source Clock:      clk rising

  Data Path: CD/clk_out to clock_pos
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.531  CD/clk_out (CD/clk_out1)
     OBUF:I->O                 3.272          clock_pos_OBUF (clock_pos)
    ----------------------------------------
    Total                      4.394ns (3.863ns logic, 0.531ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CD/clk_out1'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            DGS/LEDs_1 (FF)
  Destination:       leds<5> (PAD)
  Source Clock:      CD/clk_out1 rising

  Data Path: DGS/LEDs_1 to leds<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.591   0.531  DGS/LEDs_1 (DGS/LEDs_1)
     OBUF:I->O                 3.272          leds_5_OBUF (leds<5>)
    ----------------------------------------
    Total                      4.394ns (3.863ns logic, 0.531ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.20 secs
 
--> 

Total memory usage is 4529904 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

