module BIOS(address, clk, biosOut, clk_auto);

	input [31:0]address;
	input clk, clk_auto;
	output reg [31:0]biosOut;
	
	reg [31:0] bios[63:0];
	always @(posedge clk)
		begin				
			bios[0] <= 32'b01110000000000000000000000000000;	//nop			
			
		end
	
	always @(posedge clk_auto)
		begin
			biosOut <= bios[address];
		end

	
endmodule

