$date
	Wed Nov 05 02:24:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ringcounter_tb $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # preset $end
$var reg 1 $ reset $end
$scope module ringcounter_ins $end
$var wire 1 " clk $end
$var wire 1 # preset $end
$var wire 1 $ reset $end
$var wire 4 % Q [3:0] $end
$scope module DFF_ins1 $end
$var wire 1 & D $end
$var wire 1 " clk $end
$var wire 1 # preset $end
$var wire 1 $ reset $end
$var reg 1 ' Q $end
$upscope $end
$scope module DFF_ins2 $end
$var wire 1 ( D $end
$var wire 1 " clk $end
$var wire 1 ) preset $end
$var wire 1 $ reset $end
$var reg 1 * Q $end
$upscope $end
$scope module DFF_ins3 $end
$var wire 1 + D $end
$var wire 1 " clk $end
$var wire 1 , preset $end
$var wire 1 $ reset $end
$var reg 1 - Q $end
$upscope $end
$scope module DFF_ins4 $end
$var wire 1 . D $end
$var wire 1 " clk $end
$var wire 1 / preset $end
$var wire 1 $ reset $end
$var reg 1 0 Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
b0 %
1$
0#
0"
b0 !
$end
#2
1(
b1000 !
b1000 %
1'
1#
0$
1"
#4
0#
0"
#6
0(
1+
0'
b100 !
b100 %
1*
1"
#8
0"
#10
0+
1.
0*
b10 !
b10 %
1-
1"
#12
0"
#14
0.
1&
0-
b1 !
b1 %
10
1"
#16
0"
#18
1(
0&
1'
b1000 !
b1000 %
00
1"
#20
0"
#22
0(
1+
0'
b100 !
b100 %
1*
1"
#24
0"
#26
0+
1.
0*
b10 !
b10 %
1-
1"
#28
0"
#30
0.
1&
0-
b1 !
b1 %
10
1"
#32
0"
#34
1(
0&
1'
b1000 !
b1000 %
00
1"
#36
0"
#38
0(
1+
0'
b100 !
b100 %
1*
1"
#40
0"
#42
0+
1.
0*
b10 !
b10 %
1-
1"
#44
0"
