# 16-bits-multi-cycle-CPU
*A CPU Design project for the course "Application and Design of Digital Logic" at Glasgow College, UESTC.*

### Use Vivado 2017 to open "16_bits_multi_cycle_CPU.xpr".


## Architecture diagram of our CPU
![image](https://github.com/Cao1014/16-bits-multi-cycle-CPU/assets/101035289/c2a47ed9-f14b-4314-873f-fd024b322dd0)

## Basic information 
![image](https://github.com/Cao1014/16-bits-multi-cycle-CPU/assets/101035289/5b64ddbb-8b95-415c-b987-e96be4c908fa)

## Input/Output table 
![image](https://github.com/Cao1014/16-bits-multi-cycle-CPU/assets/101035289/276354cc-23f3-4dec-84fb-67a03a038bc8)

## Instruction set
![image](https://github.com/Cao1014/16-bits-multi-cycle-CPU/assets/101035289/2da880e0-1630-4902-a920-054042b55123)

## Testbench on Xilinx Zynq7000 FPGA———Successful
![BC45920EF6ECE24F9638B3D1164C95AB](https://github.com/Cao1014/16-bits-multi-cycle-CPU/assets/101035289/a67f5074-cb8d-4ad6-97d0-8e126f9ef819)
