#include <stdbool.h>
#include "arraylist.h"
#include "bigint.h"
#include "emulate.h"
#include "syscall.h"
#include "util.h"


/* Virtual architecture defined in FlipVM.c */
extern uint8_t *vcode;
extern uint8_t *vmem;
unsigned int vflag;

/* Both types of virtual registers: native and BigInt */
uint64_t *vregs_native;
BigInt **vregs_big;
FlipRegisterMode_t regMode = FRM_NATIVE;

/* An intermediate BigInt is used while in BigInt mode to save cycles on memory allocation and deallocation */
BigInt *l_big, *r_big;

/* Data is originally unencrypted at rest */
uint64_t xorKey = 0x0000000000000000;

/* A pointer to the top of the call stack */
uint64_t *stackPtr;

///////////////////////////////////////////////////////////////////////////////////////////////////
// HELPERS                                                                                       //
///////////////////////////////////////////////////////////////////////////////////////////////////

/**
 * Get the length of operand values.
 * @param ops - Operand info list to consider.
 * @param cnt - Number of operands in the list.
 * @return the sum of all appended value length.
 */
uint32_t getOperandValueLengths(FlipInsnOpInfo *ops, size_t cnt) {
    uint32_t sum = 0;
    for(size_t i = 0; i < cnt; i++)
        sum += ops[i].desc & -(ops[i].type != OP_REG);
    return sum;
}


/**
 * Resolve a memory offset calculation (starting from FLIP_VMEM_SCRATCH).
 * @param memVal - Value of the memory operand.
 * @param width - Width of memVal in bytes.
 * @param frm - The register mode to use.
 * @return the resolved memory offset, truncated to 32 bits (it should only be 20 anyway)
 */
uint32_t resolveMemoryOffset(void *memVal, size_t width, FlipRegisterMode_t frm) {
    // Primitive data used in both cases
    uint32_t base = 0, disp = 0;
    int memHdrByte;
    
    // Switch based on native or BigInt register mode
    switch(frm) {
        // Native mode
        case FRM_NATIVE:
            // Extract the memory header
            uint64_t *native = (uint64_t *)memVal;
            memHdrByte = *native >> ((width * 8) - 4);
            FlipMemHdr memHdr_native = { memHdrByte >> 3, memHdrByte >> 2, memHdrByte >> 1, memHdrByte >> 0 };

            // Resolve the value of the base
            if(memHdr_native.hasBase) {
                if(memHdr_native.baseIsReg) {
                    int regId = (*native >> ((width - 1) * 8)) & 0x0F;
                    base = (vregs_native[regId] ^ xorKey) & 0xFFFFFFFF;
                }
                else {
                    uint64_t mask = 0xFF;
                    for(int i = 1; i < width - 1; i++)
                        mask = (mask << 8) | 0xFF;
                    base = ((uint64_t *)memVal)[0] & mask;
                    break; // Early break since the compiler enforces no displacement with immediate base
                }
            }

            // Resolve the value of the displacement
            if(memHdr_native.hasDisp) {
                if(memHdr_native.dispIsReg) {
                    int regId = ((*native >> ((width - 2) * 8)) & 0xF0) >> 4;
                    disp = (vregs_native[regId] ^ xorKey) & 0xFFFFFFFF;
                }
                else {
                    uint64_t mask = 0xFF;
                    for(int i = 1; i < width - 1; i++)
                        mask = (mask << 8) | 0xFF;
                    disp = ((uint64_t *)memVal)[0] & mask;
                }
            }

            // Done
            break;

        // BigInt mode
        case FRM_BIG:
            // Extract the memory header
            BI_fill(l_big, memVal, width);

            memHdrByte = AL_get(l_big->n, l_big->n->sz - 1) >> (((width % 64) * 8) - 4);
            FlipMemHdr memHdr_big = { memHdrByte >> 3, memHdrByte >> 2, memHdrByte >> 1, memHdrByte >> 0 };

            // Resolve the value of the base
            if(memHdr_big.hasBase) {
                if(memHdr_big.baseIsReg) {
                    int regId = (AL_get(l_big->n, l_big->n->sz - 1) >> (((width % 64) - 1) * 8)) & 0x0F;
                    base = (AL_get(vregs_big[regId]->n, 0) ^ xorKey) & 0xFFFFFFFF;
                }
                else {
                    base = (AL_get(l_big->n, 0) & 0xFFFFFFFF);
                    if(width < 5)
                        base = base << ((5 - width) * 8) >> ((5 - width) * 8);
                    break; // Early break since the compiler enforces no displacement with immediate base
                }
            }

            // Resolve the value of the displacement
            if(memHdr_big.hasDisp) {
                if(memHdr_big.dispIsReg) {
                    int regId = ((AL_get(l_big->n, l_big->n->sz - 1) >> (((width % 64) - 2) * 8)) & 0xF0) >> 4;
                    disp = (AL_get(vregs_big[regId]->n, 0) ^ xorKey) & 0xFFFFFFFF;
                }
                else {
                    disp = (AL_get(l_big->n, 0) & 0xFFFFFFFF);
                    if(width < 5)
                        disp = disp << ((5 - width) * 8) >> ((5 - width) * 8);
                }
            }

            // Done
            break;
    }

    uint32_t resolved = base + disp + FLIP_VMEM_SCRATCH_LO;
    if(resolved >= FLIP_VMEM_SCRATCH_HI - 8) {
        DEBUG_PRINT("ERROR: Tried accessing memory beyond bounds: 0x%x", resolved);
        sys_exit(1);
    }

    // Return the offset, truncating to fit into a 32-bit integer
    return base + disp + FLIP_VMEM_SCRATCH_LO;
}


/**
 * Update the value of a BigInt with the current XOR key.
 * @param bi - BigInt to update.
 * @param key - Key to update with.
 */
void updateBigIntXorState(BigInt *bi, uint64_t key) {
    for(int i = 0; i < bi->n->sz; i++)
        bi->n->arr[i] ^= key;
    return;
}


/**
 * Write a resolved value to a destination operand, respecting the current register mode.
 * @param dst - Operand info for the destination.
 * @param tail - Pointer in vcode to the start the destination's value (if it has one)
 * @param data - The resolved data to write.
 * @param frm - Current register mode.
 */
void writeToDst(FlipInsnOpInfo *dst, uint8_t *tail, void *data, FlipRegisterMode_t frm) {
    switch(frm) {
        case FRM_NATIVE:
            uint64_t native = *(uint64_t *)data;
            switch(dst->type) {
                case OP_REG:
                    vregs_native[dst->desc] = native ^ xorKey;
                    break;
                case OP_MEM:
                    uint32_t memOffs = resolveMemoryOffset(tail, dst->desc, frm);
                    *(uint64_t *)(&vmem[memOffs]) = native ^ xorKey;
                    break;
                default:
                    DEBUG_PRINT("WARNING: Tried moving into immediate.");
            }
            break;

        case FRM_BIG:
            BigInt *big = (BigInt *)data;
            switch(dst->type) {
                case OP_REG:
                    updateBigIntXorState(big, xorKey);
                    BI_copy(vregs_big[dst->desc], big);
                    break;

                case OP_MEM:
                    updateBigIntXorState(big, xorKey);
                    uint32_t memOffs = resolveMemoryOffset(tail, dst->desc, frm);
                    DEBUG_PRINT("Resolved memory offset as 0x%x", memOffs);
                    uint64_t *bigmem = (uint64_t *)(&vmem[memOffs]);
                    for(size_t i = big->n->sz - 1; i < big->n->sz; i--)
                        bigmem[big->n->sz - 1 - i] = AL_get(big->n, i);
                    break;

                default:
                    DEBUG_PRINT("WARNING: Tried writing into immediate.");
                    break;
            }
            break;
    }

    return;
}

///////////////////////////////////////////////////////////////////////////////////////////////////
// OPERAND DATA RETRIEVAL                                                                        //
///////////////////////////////////////////////////////////////////////////////////////////////////

/* Lookup table */
void getOperandData_reg(FlipInsnOpInfo *op, uint8_t *tail, void *out, FlipRegisterMode_t frm);
void getOperandData_imm(FlipInsnOpInfo *op, uint8_t *tail, void *out, FlipRegisterMode_t frm);
void getOperandData_mem(FlipInsnOpInfo *op, uint8_t *tail, void *out, FlipRegisterMode_t frm);
void (*getOperandData_lookup[])(FlipInsnOpInfo*, uint8_t*, void*, FlipRegisterMode_t) = { getOperandData_imm
                                                                                        , NULL
                                                                                        , getOperandData_reg
                                                                                        , getOperandData_mem };


/** Get data from an operand as a register */
void getOperandData_reg(FlipInsnOpInfo *op, uint8_t *tail, void *out, FlipRegisterMode_t frm) {
    switch(frm) {
        case FRM_NATIVE:
            uint64_t *native = (uint64_t *)out;
            *native = vregs_native[op->desc] ^ xorKey;
            break;
        case FRM_BIG:
            BigInt **bigPtr = (BigInt **)out;
            BI_copy(*bigPtr, vregs_big[op->desc]);
            updateBigIntXorState(*bigPtr, xorKey);
            break;
    }
    return;
}


/** Get data from an operand as an immediate */
void getOperandData_imm(FlipInsnOpInfo *op, uint8_t *tail, void *out, FlipRegisterMode_t frm) {
    switch(frm) {
        case FRM_NATIVE:
            uint64_t *native = (uint64_t *)out;
            uint64_t mask = 0xFF;
            for(int i = 1; i < op->desc; i++)
                mask = (mask << 8) | 0xFF;
            *native = ((uint64_t *)tail)[0] & mask;
            break;
        case FRM_BIG:
            BigInt **bigPtr = (BigInt **)out;
            BI_fill(*bigPtr, tail, op->desc);
            break;
    }
    return;
}


/** Get data from an operand as a memory access */
void getOperandData_mem(FlipInsnOpInfo *op, uint8_t *tail, void *out, FlipRegisterMode_t frm) {
    // Extract the value that describes the memory access
    uint64_t mask = 0xFF;
    for(int i = 1; i < op->desc; i++)
        mask = (mask << 8) | 0xFF;
    uint64_t memVal = ((uint64_t *)tail)[0] & mask;

    // Read the uint64_t at the offset
    uint32_t accessOffset = resolveMemoryOffset(&memVal, op->desc, frm);
    uint64_t data = *((uint64_t *)(&vmem[accessOffset]));

    // Assign the data to the appropriate register type
    switch(frm) {
        case FRM_NATIVE:
            uint64_t *native = (uint64_t *)out;
            *native = data ^ xorKey;
            break;
        case FRM_BIG:
            BigInt **bigPtr = (BigInt **)out;
            (*bigPtr)->n->arr[0] = data;
            (*bigPtr)->n->arr[1] = 0;
            (*bigPtr)->n->sz = 1;
            updateBigIntXorState(*bigPtr, xorKey);
            break;
    }
    return;
}


/**
 * Get data from an operand, handling decryption for register and memory operands.
 * @param op - Operand info to help parse.
 * @param tail - Starting position in vcode of the data.
 * @param out - If a BigInt must be used, data is stored here.
 * @return if a native size can be used, the data is returned.
 */
void getOperandData(FlipInsnOpInfo *op, uint8_t *tail, void *out, FlipRegisterMode_t frm) {
    int i = op->type;
    getOperandData_lookup[i](op, tail, out, frm);
    return;
}



///////////////////////////////////////////////////////////////////////////////////////////////////
// HANDLERS: Most functions take the following arguments...                                      //
// * insnHdr - A pointer to the FlipInsnHdr for the instruction.                                 //
// * opN     - A pointer to the FlipInsnOpInfo for the Nth operand of the instruction.           //
// * tail    - A pointer in vcode where the actual operand values start.                         //
///////////////////////////////////////////////////////////////////////////////////////////////////


/** Handle a MOV instruction */
uint32_t handle_mov(FlipInsnHdr *insnHdr, FlipInsnOpInfo *op1, FlipInsnOpInfo *op2, uint8_t *tail, uint32_t vip) {
    uint64_t native;

    // The second operand's data is after the first iff the first is not a register
    size_t adj = (op1->type != OP_REG) * op1->desc;

    // The register mode dictates the source data representation
    switch(regMode) {
        // Register mode is native
        case FRM_NATIVE:
            getOperandData(op2, tail+adj, &native, regMode);
            writeToDst(op1, tail, &native, regMode);
            break;

        // Register mode is BigInt
        case FRM_BIG:
            getOperandData(op2, tail+adj, &r_big, regMode);
            writeToDst(op1, tail, r_big, regMode);
            break;
    }

    // Return next VIP
    return vip + 1 + insnHdr->doXor + 2 + getOperandValueLengths(op1, 2);
}


/** Handle a GET instruction */
uint32_t handle_get(FlipInsnHdr *insnHdr, FlipInsnOpInfo *op1, FlipInsnOpInfo *op2, uint8_t *tail, uint32_t vip) {
    // Cases
    uint64_t native;

    // The second operand's data is after the first iff the first is not a register
    size_t adj = (op1->type != OP_REG) * op1->desc;

    // Parse the parameter number to get
    uint64_t param_i;
    switch(regMode) {
        case FRM_NATIVE:
            getOperandData(op2, tail+adj, &param_i, regMode);
            break;
        case FRM_BIG:
            getOperandData(op2, tail+adj, &r_big, regMode);
            param_i = AL_get(r_big->n, 0);
            break;
    }

    // Validate that there are actually that many parameters on the stackframe
    uint64_t param_cnt = *(stackPtr - 1) ^ xorKey;
    if(param_i > param_cnt) {
        DEBUG_PRINT("ERROR: Tried to get param_%d of %d", param_i, param_cnt);
        return 0xFFFFFF;
    }

    // Calculate the offset into the stackframe that holds the parameter
    uint64_t param_sizes = *(stackPtr - 2) ^ xorKey;
    int offs = 1;
    for(int i = 1; i < param_i; i++) {
        offs += param_sizes & 0xFF;
        param_sizes >>= 8;
    }
    int param_size = param_sizes & 0xFF;
    DEBUG_PRINT("param_%d consists of %x qwords, %x qwords past the size marker", param_i, param_size, offs);
    
    // The register mode decides how much of the parameter is read (all or LS-qword)
    switch(regMode) {
        case FRM_NATIVE:
            native = *(stackPtr - 2 - offs - param_size + 1) ^ xorKey;
            writeToDst(op1, tail, &native, regMode);
            break;
        case FRM_BIG:
            BI_fill(l_big, (uint8_t *)(stackPtr - 2 - offs - param_size + 1), param_size * 8);
            updateBigIntXorState(l_big, xorKey);
            writeToDst(op1, tail, l_big, regMode);
            break;
    }

    // Return next VIP
    return vip + 1 + insnHdr->doXor + 2 + getOperandValueLengths(op1, 2);
}


/** Handle an ADD instruction */
uint32_t handle_add(FlipInsnHdr *insnHdr, FlipInsnOpInfo *op1, FlipInsnOpInfo *op2, uint8_t *tail, uint32_t vip) {
    uint64_t l_native, r_native;

    // The second operand's data is after the first iff the first is not a register
    size_t adj = (op1->type != OP_REG) * op1->desc;

    // The register mode dictates the source data representation
    switch(regMode) {
        case FRM_NATIVE:
            getOperandData(op1, tail, &l_native, regMode);
            getOperandData(op2, tail+adj, &r_native, regMode);
            l_native += r_native;
            writeToDst(op1, tail, &l_native, regMode);
            break;
        case FRM_BIG:
            getOperandData(op1, tail, &l_big, regMode);
            getOperandData(op2, tail+adj, &r_big, regMode);
            BI_add(l_big, r_big);
            writeToDst(op1, tail, l_big, regMode);
            break;
    }

    // Return next VIP
    return vip + 1 + insnHdr->doXor + 2 + getOperandValueLengths(op1, 2);
}


/** Handle a SUB instruction */
uint32_t handle_sub(FlipInsnHdr *insnHdr, FlipInsnOpInfo *op1, FlipInsnOpInfo *op2, uint8_t *tail, uint32_t vip) {
    uint64_t l_native, r_native;

    // The second operand's data is after the first iff the first is not a register
    size_t adj = (op1->type != OP_REG) * op1->desc;

    // The register mode dictates the source data representation
    switch(regMode) {
        case FRM_NATIVE:
            getOperandData(op1, tail, &l_native, regMode);
            getOperandData(op2, tail+adj, &r_native, regMode);
            l_native -= r_native;
            writeToDst(op1, tail, &l_native, regMode);
            break;
        case FRM_BIG:
            getOperandData(op1, tail, &l_big, regMode);
            getOperandData(op2, tail+adj, &r_big, regMode);
            BI_subtract(l_big, r_big);
            writeToDst(op1, tail, l_big, regMode);
            break;
    }

    // Return next VIP
    return vip + 1 + insnHdr->doXor + 2 + getOperandValueLengths(op1, 2);
}


/** Handle a MUL instruction */
uint32_t handle_mul(FlipInsnHdr *insnHdr, FlipInsnOpInfo *op1, FlipInsnOpInfo *op2, uint8_t *tail, uint32_t vip) {
    uint64_t l_native, r_native;

    // The second operand's data is after the first iff the first is not a register
    size_t adj = (op1->type != OP_REG) * op1->desc;

    // The register mode dictates the source data representation
    switch(regMode) {
        case FRM_NATIVE:
            getOperandData(op1, tail, &l_native, regMode);
            getOperandData(op2, tail+adj, &r_native, regMode);
            l_native *= r_native;
            writeToDst(op1, tail, &l_native, regMode);
            break;
        case FRM_BIG:
            getOperandData(op1, tail, &l_big, regMode);
            getOperandData(op2, tail+adj, &r_big, regMode);
            BI_multiply(l_big, r_big);
            writeToDst(op1, tail, l_big, regMode);
            break;
    }

    // Return next VIP
    return vip + 1 + insnHdr->doXor + 2 + getOperandValueLengths(op1, 2);
}


/** Handle a DIV instruction */
uint32_t handle_div(FlipInsnHdr *insnHdr, FlipInsnOpInfo *op1, FlipInsnOpInfo *op2, uint8_t *tail, uint32_t vip) {
    uint64_t l_native, r_native;

    // The second operand's data is after the first iff the first is not a register
    size_t adj = (op1->type != OP_REG) * op1->desc;

    // The register mode dictates the source data representation
    switch(regMode) {
        case FRM_NATIVE:
            getOperandData(op1, tail, &l_native, regMode);
            getOperandData(op2, tail+adj, &r_native, regMode);
            l_native /= r_native;
            writeToDst(op1, tail, &l_native, regMode);
            break;
        case FRM_BIG:
            getOperandData(op1, tail, &l_big, regMode);
            getOperandData(op2, tail+adj, &r_big, regMode);
            BI_divide(l_big, r_big);
            writeToDst(op1, tail, l_big, regMode);
            break;
    }

    // Return next VIP
    return vip + 1 + insnHdr->doXor + 2 + getOperandValueLengths(op1, 2);
}


/** Handle a DIV instruction */
uint32_t handle_mod(FlipInsnHdr *insnHdr, FlipInsnOpInfo *op1, FlipInsnOpInfo *op2, uint8_t *tail, uint32_t vip) {
    uint64_t l_native, r_native;

    // The second operand's data is after the first iff the first is not a register
    size_t adj = (op1->type != OP_REG) * op1->desc;

    // The register mode dictates the source data representation
    switch(regMode) {
        case FRM_NATIVE:
            getOperandData(op1, tail, &l_native, regMode);
            getOperandData(op2, tail+adj, &r_native, regMode);
            l_native %= r_native;
            writeToDst(op1, tail, &l_native, regMode);
            break;
        case FRM_BIG:
            getOperandData(op1, tail, &l_big, regMode);
            getOperandData(op2, tail+adj, &r_big, regMode);
            BI_mod(l_big, r_big);
            writeToDst(op1, tail, l_big, regMode);
            break;
    }

    // Return next VIP
    return vip + 1 + insnHdr->doXor + 2 + getOperandValueLengths(op1, 2);
}


/** Handle an AND instruction */
uint32_t handle_and(FlipInsnHdr *insnHdr, FlipInsnOpInfo *op1, FlipInsnOpInfo *op2, uint8_t *tail, uint32_t vip) {
    uint64_t l_native, r_native;

    // The second operand's data is after the first iff the first is not a register
    size_t adj = (op1->type != OP_REG) * op1->desc;

    // The register mode dictates the source data representation
    switch(regMode) {
        case FRM_NATIVE:
            getOperandData(op1, tail, &l_native, regMode);
            getOperandData(op2, tail+adj, &r_native, regMode);
            l_native &= r_native;
            writeToDst(op1, tail, &l_native, regMode);
            break;
        case FRM_BIG:
            getOperandData(op1, tail, &l_big, regMode);
            getOperandData(op2, tail+adj, &r_big, regMode);
            BI_and(l_big, r_big);
            writeToDst(op1, tail, l_big, regMode);
            break;
    }

    // Return next VIP
    return vip + 1 + insnHdr->doXor + 2 + getOperandValueLengths(op1, 2);
}


/** Handle an OR instruction */
uint32_t handle_or(FlipInsnHdr *insnHdr, FlipInsnOpInfo *op1, FlipInsnOpInfo *op2, uint8_t *tail, uint32_t vip) {
    uint64_t l_native, r_native;

    // The second operand's data is after the first iff the first is not a register
    size_t adj = (op1->type != OP_REG) * op1->desc;

    // The register mode dictates the source data representation
    switch(regMode) {
        case FRM_NATIVE:
            getOperandData(op1, tail, &l_native, regMode);
            getOperandData(op2, tail+adj, &r_native, regMode);
            l_native |= r_native;
            writeToDst(op1, tail, &l_native, regMode);
            break;
        case FRM_BIG:
            getOperandData(op1, tail, &l_big, regMode);
            getOperandData(op2, tail+adj, &r_big, regMode);
            BI_or(l_big, r_big);
            writeToDst(op1, tail, l_big, regMode);
            break;
    }

    // Return next VIP
    return vip + 1 + insnHdr->doXor + 2 + getOperandValueLengths(op1, 2);
}


/** Handle an XOR instruction */
uint32_t handle_xor(FlipInsnHdr *insnHdr, FlipInsnOpInfo *op1, FlipInsnOpInfo *op2, uint8_t *tail, uint32_t vip) {
    uint64_t l_native, r_native;

    // The second operand's data is after the first iff the first is not a register
    size_t adj = (op1->type != OP_REG) * op1->desc;

    // The register mode dictates the source data representation
    switch(regMode) {
        case FRM_NATIVE:
            getOperandData(op1, tail, &l_native, regMode);
            getOperandData(op2, tail+adj, &r_native, regMode);
            l_native ^= r_native;
            writeToDst(op1, tail, &l_native, regMode);
            break;
        case FRM_BIG:
            getOperandData(op1, tail, &l_big, regMode);
            getOperandData(op2, tail+adj, &r_big, regMode);
            BI_xor(l_big, r_big);
            writeToDst(op1, tail, l_big, regMode);
            break;
    }

    // Return next VIP
    return vip + 1 + insnHdr->doXor + 2 + getOperandValueLengths(op1, 2);
}


/** Handle a SHL instruction */
uint32_t handle_shl(FlipInsnHdr *insnHdr, FlipInsnOpInfo *op1, FlipInsnOpInfo *op2, uint8_t *tail, uint32_t vip) {
    // Cases
    uint64_t native;

    // The second operand's data is after the first iff the first is not a register
    size_t adj = (op1->type != OP_REG) * op1->desc;

    // Parse the amount to shift by
    uint64_t shiftAmt;
    switch(regMode) {
        case FRM_NATIVE:
            getOperandData(op2, tail+adj, &shiftAmt, regMode);
            break;
        case FRM_BIG:
            getOperandData(op2, tail+adj, &r_big, regMode);
            shiftAmt = AL_get(r_big->n, 0);
            break;
    }

    // Shift the value in place
    switch(regMode) {
        case FRM_NATIVE:
            getOperandData(op1, tail, &native, regMode);
            native = native << shiftAmt;
            writeToDst(op1, tail, &native, regMode);
            break;
        case FRM_BIG:
            getOperandData(op1, tail, &l_big, regMode);
            BI_shiftLeft(l_big, shiftAmt);
            writeToDst(op1, tail, l_big, regMode);
            break;
    }

    // Return next VIP
    return vip + 1 + insnHdr->doXor + 2 + getOperandValueLengths(op1, 2);
}


/** Handle a SHR instruction */
uint32_t handle_shr(FlipInsnHdr *insnHdr, FlipInsnOpInfo *op1, FlipInsnOpInfo *op2, uint8_t *tail, uint32_t vip) {
    // Cases
    uint64_t native;

    // The second operand's data is after the first iff the first is not a register
    size_t adj = (op1->type != OP_REG) * op1->desc;

    // Parse the amount to shift by
    uint64_t shiftAmt;
    switch(regMode) {
        case FRM_NATIVE:
            getOperandData(op2, tail+adj, &shiftAmt, regMode);
            break;
        case FRM_BIG:
            getOperandData(op2, tail+adj, &r_big, regMode);
            shiftAmt = AL_get(r_big->n, 0);
            break;
    }

    // Shift the value in place
    switch(regMode) {
        case FRM_NATIVE:
            getOperandData(op1, tail, &native, regMode);
            native = native >> shiftAmt;
            writeToDst(op1, tail, &native, regMode);
            break;
        case FRM_BIG:
            getOperandData(op1, tail, &l_big, regMode);
            BI_shiftRight(l_big, shiftAmt);
            writeToDst(op1, tail, l_big, regMode);
            break;
    }

    // Return next VIP
    return vip + 1 + insnHdr->doXor + 2 + getOperandValueLengths(op1, 2);
}


/** Handle a NOT instruction */
uint32_t handle_not(FlipInsnHdr *insnHdr, FlipInsnOpInfo *op1, FlipInsnOpInfo *op2, uint8_t *tail, uint32_t vip) {
    DEBUG_PRINT("Unimplemented instruction: NOT");
    return 0xFFFFFF;
}


/** Handle a CMP instruction */
uint32_t handle_cmp(FlipInsnHdr *insnHdr, FlipInsnOpInfo *op1, FlipInsnOpInfo *op2, uint8_t *tail, uint32_t vip) {
    uint64_t l_native, r_native;

    // The second operand's data is after the first iff the first is not a register
    size_t adj = (op1->type != OP_REG) * op1->desc;

    // The register mode dictates the source data representation
    switch(regMode) {
        case FRM_NATIVE:
            getOperandData(op1, tail, &l_native, regMode);
            getOperandData(op2, tail+adj, &r_native, regMode);
            vflag = (vflag & FFLAG_ERR)
                  | (l_native == r_native) ? FFLAG_EQ : 0
                  | (l_native > r_native)  ? FFLAG_GT : 0
                  | (l_native < r_native)  ? FFLAG_LT : 0;
            break;
        case FRM_BIG:
            getOperandData(op1, tail, &l_big, regMode);
            getOperandData(op2, tail+adj, &r_big, regMode);
            int diff = BI_compare(l_big, r_big);
            vflag = (vflag & FFLAG_ERR)
                  | (diff == 0) ? FFLAG_EQ : 0
                  | (diff > 0)  ? FFLAG_GT : 0
                  | (diff < 0)  ? FFLAG_LT : 0;
            break;
    }
    DEBUG_PRINT("--- Comparison result = %x ---", vflag);

    // Return next VIP
    return vip + 1 + insnHdr->doXor + 2 + getOperandValueLengths(op1, 2);
}


/** Handle a JMP instruction */
uint32_t handle_jmp(FlipInsnHdr *insnHdr, FlipInsnOpInfo *op1, FlipInsnOpInfo *op2, uint8_t *tail, uint32_t vip) {
    tail -= 1;
    uint64_t jmpDst;
    switch(regMode) {
        case FRM_NATIVE:
            getOperandData(op1, tail, &jmpDst, regMode);
            break;
        case FRM_BIG:
            getOperandData(op1, tail, &l_big, regMode);
            jmpDst = AL_get(l_big->n, 0);
            break;
    }
    return jmpDst & 0xFFFFFF;
}


/** Handle a CALL instruction */
uint32_t handle_call(FlipInsnHdr *insnHdr, FlipInsnOpInfo *op1, FlipInsnOpInfo *op2, uint8_t *tail, uint32_t vip) {
    // Get the argument count
    uint8_t argc = *(vcode + vip + 1 + insnHdr->doXor + 1);
    DEBUG_PRINT("Performing call with %x arguments", argc);

    // Save the start of the stackframe, which will store the return address at the very end
    DEBUG_PRINT("(Return stub)       ... *%x = %016x", stackPtr, 0);
    uint64_t *stackFrameStart = stackPtr;
    stackPtr++;

    // Write persistent native registers to stackframe
    for(int i = 0; i < VREG_PR_CNT; i++) {
        DEBUG_PRINT("(Native register %d) ... *%x = %016x", i, stackPtr, vregs_native[i] ^ xorKey);
        *stackPtr = vregs_native[i];
        stackPtr += 1;
    }
    
    // Write persistent BigInt registers to stackframe
    for(int i = 0; i < VREG_PR_CNT; i++) {
        for(size_t j = 0; j < vregs_big[i]->n->sz; j++) {
            DEBUG_PRINT("(Big register %d.%d)  ... *%x = %016x", i, j, stackPtr, AL_get(vregs_big[i]->n, j) ^ xorKey);
            *stackPtr = AL_get(vregs_big[i]->n, j);
            stackPtr++;
        }
    }

    // Write the size of each BigInt register to stackframe (encrypted now)
    // The least signficant digit of the sizes is the next BigInt register on the stack (P3)
    uint64_t vregs_big_sizes = 0;
    for(int i = 0; i < VREG_PR_CNT; i++)
        vregs_big_sizes = (vregs_big_sizes << 8) | vregs_big[i]->n->sz;
    vregs_big_sizes ^= xorKey;
    DEBUG_PRINT("(Big register size) ... *%x = %016x", stackPtr, vregs_big_sizes ^ xorKey);
    *stackPtr = vregs_big_sizes;
    stackPtr++;

    // Read the OpInfo for each of the additional operands and calculate the value adjustments
    FlipInsnOpInfo addOps[8];
    size_t adjs[8] = {0};
    int lastOp = -1;
    for(int i = 0; i < argc; i++) {
        addOps[i] = *((FlipInsnOpInfo *)(tail + i));
        if(i == 0) {
            adjs[i] = 3;
        } else {
            adjs[i] = adjs[i-1] + (addOps[i-1].type != OP_REG) * addOps[i-1].desc;
            if(addOps[i].type != OP_REG)
                lastOp = i;
        }
    }
    
    // The register mode dictates how additional operands are put on the stack
    uint64_t param_sizes = 0;
    switch(regMode) {
        // Register mode is native
        case FRM_NATIVE:
            // Save the function parameters in reverse order (because param_1 should be -1 from the argument count on the stack)
            for(int i = argc - 1; i >= 0; i--) {
                getOperandData(&addOps[i], tail+argc+adjs[i], stackPtr, regMode);
                *stackPtr ^= xorKey;
                DEBUG_PRINT("(Func Parameter %d)  ... *%x = %016x", i+1, stackPtr, *stackPtr ^ xorKey);
                stackPtr++;
            }

            // Parameter sizes for native are all 1
            for(int i = 0; i < argc; i++)
                param_sizes = (param_sizes << 8) | 1;
            break;

        // Register mode is BigInt
        case FRM_BIG:
            // Save the function parameters in reverse order (because param_1 should be -1 from the argument count on the stack)
            for(int i = argc - 1; i >= 0; i--) {
                getOperandData(&addOps[i], tail+argc+adjs[i], &l_big, regMode);
                for(size_t j = 0; j < l_big->n->sz; j++) {
                    uint64_t digit = AL_get(l_big->n, j);
                    digit ^= xorKey;
                    DEBUG_PRINT("(Func Param %d.%d)    ... *%x = %016x", i+1, j, stackPtr, digit ^ xorKey);
                    *stackPtr = digit;
                    stackPtr++;
                }

                // Save the parameter size
                param_sizes = (param_sizes << 8) | (uint8_t)l_big->n->sz;
                l_big->n->sz = 1;
            }
            break;
    }

    // Put the size of each parameter on the stack (encrypted)
    param_sizes ^= xorKey;
    DEBUG_PRINT("(Parameter sizes)   ... *%x = %016x", stackPtr, param_sizes ^ xorKey);
    *stackPtr = param_sizes;
    stackPtr++;

    // Put the number of additional parameters on the stack (encrypted)
    DEBUG_PRINT("(Parameter count)   ... *%x = %016x", stackPtr, argc);
    *stackPtr = (uint64_t) argc ^ xorKey;
    stackPtr++;

    // Validate that the stack is not overflow
    if((uint64_t)stackPtr - (uint64_t)vmem >= FLIP_VMEM_STACK_HI ) {
        DEBUG_PRINT("[ERROR] Exceeded maximum stack size");
        sys_exit(1);
    }
    
    // Correct the return stub from the beginning (encrypted)
    if(argc > 0) {
        *stackFrameStart = tail - vcode + argc + adjs[argc-1];
        if(addOps[argc-1].type != OP_REG)
            *stackFrameStart += addOps[argc-1].desc;
    } else {
        *stackFrameStart = tail - vcode + 3; // +3 to get past the call destination
    }
    *stackFrameStart ^= xorKey;

    // Return the call destination
    uint32_t resolvedCallDst = *((uint32_t *)(tail + argc)) & 0xFFFFFF;

    DEBUG_PRINT("Moving control flow to 0x%06x", resolvedCallDst);
    DEBUG_PRINT("Should return to 0x%06x (stored @ %x)", *stackFrameStart ^ xorKey, stackFrameStart);
    return resolvedCallDst;
}


/** Handle a RET instruction */
uint32_t handle_ret(FlipInsnHdr *insnHdr, FlipInsnOpInfo *op1, FlipInsnOpInfo *op2, uint8_t *tail, uint32_t vip) {
    // Only one operand, so adjust tail
    tail -= 1;

    // Retract the stack pointer to exclude call parameters
    uint64_t param_sizes = *(stackPtr - 2) ^ xorKey;
    uint64_t sum = 0;
    while(param_sizes != 0) {
        sum += param_sizes & 0xFF;
        param_sizes >>= 8;
    }
    stackPtr -= (1 + 2 + sum);
    DEBUG_PRINT("Sizes @ %x", stackPtr);

    // Restore the values into BigInt registers
    uint64_t big_sizes = *stackPtr ^ xorKey;
    stackPtr--;

    for(int i = VREG_PR_CNT - 1; i >= 0; i--) {
        size_t length = big_sizes & 0xFF;
        BI_fill(l_big, (uint8_t *)(stackPtr-length+1), length * 8);
        BI_copy(vregs_big[i], l_big);
        stackPtr -= length;
        big_sizes >>= 8;
    }

    // Resolve the value to return
    uint64_t native;
    switch(regMode) {
        case FRM_NATIVE:
            getOperandData(op1, tail, &native, regMode);
            vregs_native[VREG_R0] = native ^ xorKey;
            break;

        case FRM_BIG:
            getOperandData(op1, tail, &l_big, regMode);
            updateBigIntXorState(l_big, xorKey);
            BI_copy(vregs_big[VREG_R0], l_big);
            break;
    }

    // Restore the values into native registers
    DEBUG_PRINT("Natives start @ %x", stackPtr);
    for(int i = VREG_PR_CNT - 1; i >= 0; i--) {
        vregs_native[i] = *stackPtr;
        stackPtr--;
    }

    // Pop and decrypt the return address
    DEBUG_PRINT("Return address @ %x", stackPtr);
    uint32_t retAddr = *stackPtr ^ xorKey;

    // Return the return address
    DEBUG_PRINT("Should return to %x (%x)", retAddr, xorKey);
    return retAddr;
}


/** Handle a EXIT instruction */
uint32_t handle_exit(FlipInsnHdr *insnHdr, FlipInsnOpInfo *op1, FlipInsnOpInfo *op2, uint8_t *tail, uint32_t vip) {
    return 0xFFFFFF;
}


/** Handle a JMPC instruction */
uint32_t handle_jmpc(FlipInsnHdr *insnHdr, FlipInsnOpInfo *op1, FlipInsnOpInfo *op2, uint8_t *tail, uint32_t vip) {
    uint64_t cond;

    // The second operand's data is after the first iff the first is not a register
    size_t adj = (op1->type != OP_REG) * op1->desc;

    // Parse the jump condition
    uint64_t shiftAmt;
    switch(regMode) {
        case FRM_NATIVE:
            getOperandData(op2, tail+adj, &cond, regMode);
            break;
        case FRM_BIG:
            getOperandData(op2, tail+adj, &r_big, regMode);
            cond = AL_get(r_big->n, 0);
            break;
    }

    // If the condition is met, return the resolved jump destination
    if(vflag & cond) {
        DEBUG_PRINT("--- Jump taken (%x   %x) ---", vflag, cond);
        uint64_t jmpDst;
        switch(regMode) {
            case FRM_NATIVE:
                getOperandData(op1, tail, &jmpDst, regMode);
                break;
            case FRM_BIG:
                getOperandData(op1, tail, &l_big, regMode);
                jmpDst = AL_get(l_big->n, 0);
                break;
        }
        return jmpDst & 0xFFFFFF;
    }
    DEBUG_PRINT("--- Falling through (%x   %x) ---", vflag, cond);

    // Return the fallthrough
    return vip + 1 + insnHdr->doXor + 2 + getOperandValueLengths(op1, 2);
}


/** Handle a MODE instruction */
uint32_t handle_mode(FlipInsnHdr *insnHdr, FlipInsnOpInfo *op1, FlipInsnOpInfo *op2, uint8_t *tail, uint32_t vip) {
    // Only one operand, so adjust tail
    tail -= 1;

    // The register mode dictates the format of the operand data
    uint64_t native;

    // Get the mode to switch into (native is even, BigInt is odd)
    switch(regMode) {
        case FRM_NATIVE:
            getOperandData(op1, tail, &native, regMode);
            break;

        case FRM_BIG:
            getOperandData(op1, tail, &l_big, regMode);
            native = AL_get(l_big->n, 0);
            break;
    }

    // Validate that the mode flip actually flips modes
    if(native % 2 != regMode) {

        // Switch from native to BigInt (only least significant digit updates)
        if(regMode == FRM_NATIVE) {
            for(int i = 0; i < VREG_CNT; i++) {
                AL_set(vregs_big[i]->n, 0, vregs_native[i]);
            }
        }

        // Switch from BigInt to native (only least significant carries over)
        else {
            for(int i = 0; i < VREG_CNT; i++) {
                vregs_native[i] = AL_get(vregs_big[i]->n, 0);
            }
        }

        // Finalize the register mode
        regMode = native % 2;
    }

    // Return next VIP
    return vip + 1 + insnHdr->doXor + 1 + getOperandValueLengths(op1, 1);
}


/** Handle a PRINT instruction */
uint32_t handle_print(FlipInsnHdr *insnHdr, FlipInsnOpInfo *op1, FlipInsnOpInfo *op2, uint8_t *tail, uint32_t vip) {
    // Only one operand, so adjust tail
    tail -= 1;

    // The register mode dictates the format of the operand data
    uint64_t native;

    // Get the bytes to print
    switch(regMode) {
        case FRM_NATIVE:
            getOperandData(op1, tail, &native, regMode);
            sys_printf("%s", (char *)&native);
            break;

        case FRM_BIG:
            getOperandData(op1, tail, &l_big, regMode);
            sys_printf("%s", (char *)&(l_big->n->arr[0]));
            break;
    }

    // Return next VIP
    return vip + 1 + insnHdr->doXor + 1 + getOperandValueLengths(op1, 1);
}


/** Handle a SLEEP instruction */
uint32_t handle_sleep(FlipInsnHdr *insnHdr, FlipInsnOpInfo *op1, FlipInsnOpInfo *op2, uint8_t *tail, uint32_t vip) {
    // Always sleep a native amount
    uint64_t sec, nsec;

    // The second operand's data is after the first iff the first is not a register
    size_t adj = (op1->type != OP_REG) * op1->desc;

    // Get the seconds and nanoseconds to sleep
    switch(regMode) {
        case FRM_NATIVE:
            getOperandData(op1, tail, &sec, regMode);
            getOperandData(op2, tail+adj, &nsec, regMode);
            break;

        case FRM_BIG:
            getOperandData(op1, tail, &l_big, regMode);
            getOperandData(op2, tail+adj, &r_big, regMode);
            sec = AL_get(l_big->n, 0);
            nsec = AL_get(r_big->n, 0);
            break;
    }

    // Perform the system call
    sys_sleep((int)sec, (int)nsec);

    // Return next VIP
    return vip + 1 + insnHdr->doXor + 2 + getOperandValueLengths(op1, 2);
}


///////////////////////////////////////////////////////////////////////////////////////////////////
// HIGH-LEVEL VIRTUALIZATION FUNCTIONS                                                           //
///////////////////////////////////////////////////////////////////////////////////////////////////


/**
 * Update the global xorKey for encryption at rest
 * @param k - The single byte update to apply to the key
 */
void updateXorKey(uint8_t k) {
    // Expand the key change into a 64 bits
    uint64_t mutation = k;
    mutation |= mutation << (7 * 8)
             |  mutation << (6 * 8)
             |  mutation << (5 * 8)
             |  mutation << (4 * 8)
             |  mutation << (3 * 8)
             |  mutation << (2 * 8)
             |  mutation << (1 * 8);

    // Apply the update to native and BigInt registers
    for(int i = 0; i < VREG_CNT; i++) {
        vregs_native[i] ^= mutation;
        updateBigIntXorState(vregs_big[i], mutation);
    }

    // Apply the update to virtual memory
    for(size_t i = 0; i < FLIP_VMEM_SIZE; i += 8) {
        uint64_t *wide_vmem = (uint64_t *)(&vmem[i]);
        *wide_vmem ^= mutation;
    }

    // Update the decryption key
    xorKey ^= mutation;
}


/**
 * Dispatch an instruction to the proper decoder and handler.
 * I'm not sure why, but this needs to be O0 to decrypt the flag correctly???
 * @param vip - Offset of the instruction.
 * @param insnHdr - Known header for the instruction.
 * @return the offset of the next instruciton to execute.
 */
__attribute__((optimize("O0"))) uint32_t dispatch(uint32_t vip, FlipInsnHdr *insnHdr, uint32_t (*handler_lookup[4][32])(FlipInsnHdr*, FlipInsnOpInfo*, FlipInsnOpInfo*, uint8_t*, uint32_t)) {
    // No more than 2 operands in the general case
    FlipInsnOpInfo ops[2];
    ops[0] = *((FlipInsnOpInfo *)(vcode + vip + 1 + insnHdr->doXor + 0));
    ops[1] = *((FlipInsnOpInfo *)(vcode + vip + 1 + insnHdr->doXor + 1));

    // Perform lookup of handler
    uint32_t nextVip = handler_lookup[insnHdr->mode][insnHdr->opcode](insnHdr, &ops[0], &ops[1], vcode + vip + 1 + insnHdr->doXor + 2, vip);

    // Return the next VIP
    return nextVip;
}


/**
 * Emulate code starting from some offset.
 * @param vip - Where to begin emulation from.
 */
void emulate(uint32_t vip) {
    // Initialize the handler maps (populated throughout the function)
    uint32_t (*handler_lookup[4][32])(FlipInsnHdr*, FlipInsnOpInfo*, FlipInsnOpInfo*, uint8_t*, uint32_t);

    // Initialize native and BigInt registers
    size_t valid = 0;
    vregs_native = (uint64_t *)sys_mmap(sizeof(uint64_t) * VREG_CNT, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS);
    handler_lookup[2][FO2_MODE] = handle_mode;
    handler_lookup[2][FO2_PRINT] = handle_print;
    handler_lookup[2][FO2_SLEEP] = handle_sleep;
    handler_lookup[3][FO3_MOV] = handle_mov;
    handler_lookup[3][FO3_GET] = handle_get;
    handler_lookup[3][FO3_ADD] = handle_add;
    handler_lookup[3][FO3_SUB] = handle_sub;
    handler_lookup[3][FO3_MUL] = handle_mul;
    handler_lookup[3][FO3_DIV] = handle_div;
    handler_lookup[3][FO3_MOD] = handle_mod;
    handler_lookup[3][FO3_AND] = handle_and;
    handler_lookup[3][FO3_OR] = handle_or;
    handler_lookup[3][FO3_XOR] = handle_xor;
    handler_lookup[3][FO3_SHL] = handle_shl;
    handler_lookup[3][FO3_SHR] = handle_shr;
    handler_lookup[3][FO3_NOT] = handle_not;
    handler_lookup[3][FO3_EXIT] = handle_exit;
    handler_lookup[3][FO3_JMPC] = handle_jmpc;
    handler_lookup[3][FO3_MODE] = handle_mode;
    handler_lookup[0][FO0_RET] = handle_ret;
    handler_lookup[3][FO3_PRINT] = handle_print;
    handler_lookup[3][FO3_SLEEP] = handle_sleep;
    if(!vregs_native) goto cleanup;
    vregs_big = (BigInt **)sys_mmap(sizeof(BigInt *) * VREG_CNT, PROT_READ|PROT_WRITE, MAP_PRIVATE|MAP_ANONYMOUS);
    if(!vregs_big) goto cleanup;
    handler_lookup[0][FO0_MOV] = handle_mov;
    handler_lookup[0][FO0_GET] = handle_get;
    handler_lookup[0][FO0_ADD] = handle_add;
    handler_lookup[0][FO0_MOD] = handle_mod;
    handler_lookup[0][FO0_AND] = handle_and;
    handler_lookup[0][FO0_OR] = handle_or;
    handler_lookup[0][FO0_EXIT] = handle_exit;
    handler_lookup[0][FO0_JMPC] = handle_jmpc;
    handler_lookup[0][FO0_MODE] = handle_mode;
    handler_lookup[0][FO0_PRINT] = handle_print;
    handler_lookup[0][FO0_SLEEP] = handle_sleep;
    handler_lookup[0][FO0_XOR] = handle_xor;
    handler_lookup[1][FO1_JMP] = handle_jmp;
    handler_lookup[1][FO1_CALL] = handle_call;
    handler_lookup[1][FO1_RET] = handle_ret;
    handler_lookup[1][FO1_EXIT] = handle_exit;
    handler_lookup[1][FO1_JMPC] = handle_jmpc;
    handler_lookup[1][FO1_MODE] = handle_mode;
    handler_lookup[1][FO1_PRINT] = handle_print;
    handler_lookup[1][FO1_SLEEP] = handle_sleep;
    handler_lookup[0][FO0_SHL] = handle_shl;
    handler_lookup[0][FO0_SHR] = handle_shr;
    handler_lookup[0][FO0_NOT] = handle_not;
    handler_lookup[0][FO0_CMP] = handle_cmp;
    handler_lookup[0][FO0_JMP] = handle_jmp;
    handler_lookup[0][FO0_CALL] = handle_call;

    for(int i = 0; i < VREG_CNT; i++) {
        vregs_big[i] = BI_fromPrimitive(0);
        if(!vregs_big[i]) goto cleanup;
        valid++;
    }
    l_big = BI_fromPrimitive(0);
    r_big = BI_fromPrimitive(0);

    // Intialize the virtual flags
    vflag = 0;

    // Fill the registers and memory with garbage to obfuscate the encryption key a little
    // Disabled for a debug build because what a headache
    #ifndef DEBUG
    for(int i = 0; i < VREG_CNT; i++) {
        sys_getrandom(&vregs_native[i], 8, 0);
        sys_getrandom(&vregs_big[i]->n->arr[0], 8, 0);
    }
    sys_getrandom(vmem+FLIP_VMEM_SCRATCH_LO, FLIP_VMEM_SIZE-FLIP_VMEM_SCRATCH_LO, 0);
    #endif
    handler_lookup[1][FO1_MOV] = handle_mov;
    handler_lookup[1][FO1_GET] = handle_get;
    handler_lookup[1][FO1_ADD] = handle_add;
    handler_lookup[1][FO1_SUB] = handle_sub;
    handler_lookup[1][FO1_MUL] = handle_mul;
    handler_lookup[1][FO1_DIV] = handle_div;
    handler_lookup[1][FO1_MOD] = handle_mod;
    handler_lookup[1][FO1_AND] = handle_and;
    handler_lookup[1][FO1_OR] = handle_or;
    handler_lookup[1][FO1_XOR] = handle_xor;
    handler_lookup[1][FO1_SHL] = handle_shl;
    handler_lookup[3][FO3_CMP] = handle_cmp;
    handler_lookup[3][FO3_JMP] = handle_jmp;
    handler_lookup[3][FO3_CALL] = handle_call;
    handler_lookup[3][FO3_RET] = handle_ret;
    handler_lookup[1][FO1_SHR] = handle_shr;
    handler_lookup[1][FO1_NOT] = handle_not;
    handler_lookup[1][FO1_CMP] = handle_cmp;

    // Initialize the call stack
    stackPtr = (uint64_t *)(vmem + FLIP_VMEM_STACK_LO);
    handler_lookup[2][FO2_MOV] = handle_mov;
    handler_lookup[2][FO2_GET] = handle_get;
    handler_lookup[2][FO2_ADD] = handle_add;
    handler_lookup[2][FO2_SUB] = handle_sub;
    handler_lookup[2][FO2_MUL] = handle_mul;
    handler_lookup[2][FO2_DIV] = handle_div;
    handler_lookup[2][FO2_MOD] = handle_mod;
    handler_lookup[2][FO2_AND] = handle_and;
    handler_lookup[2][FO2_OR] = handle_or;
    handler_lookup[2][FO2_XOR] = handle_xor;
    handler_lookup[2][FO2_SHL] = handle_shl;
    handler_lookup[0][FO0_SUB] = handle_sub;
    handler_lookup[0][FO0_MUL] = handle_mul;
    handler_lookup[0][FO0_DIV] = handle_div;
    handler_lookup[2][FO2_SHR] = handle_shr;
    handler_lookup[2][FO2_NOT] = handle_not;
    handler_lookup[2][FO2_CMP] = handle_cmp;
    handler_lookup[2][FO2_JMP] = handle_jmp;
    handler_lookup[2][FO2_CALL] = handle_call;
    handler_lookup[2][FO2_RET] = handle_ret;
    handler_lookup[2][FO2_EXIT] = handle_exit;
    handler_lookup[2][FO2_JMPC] = handle_jmpc;

    // Perform the emulation loop
    DEBUG_PRINT("Initial native register values...");
    DEBUG_PRINT( "R0 = %016x  R1 = %016x  R2 = %016x  R3 = %016x"
            , vregs_native[VREG_R0] ^ xorKey, vregs_native[VREG_R1] ^ xorKey, vregs_native[VREG_R2] ^ xorKey, vregs_native[VREG_R3] ^ xorKey);
    DEBUG_PRINT( "R4 = %016x  R5 = %016x  R6 = %016x  R7 = %016x"
            , vregs_native[VREG_R4] ^ xorKey, vregs_native[VREG_R5] ^ xorKey, vregs_native[VREG_R6] ^ xorKey, vregs_native[VREG_R7] ^ xorKey);
    DEBUG_PRINT( "P0 = %016x  P1 = %016x  P2 = %016x  P3 = %016x"
            , vregs_native[VREG_P0] ^ xorKey, vregs_native[VREG_P1] ^ xorKey, vregs_native[VREG_P2] ^ xorKey, vregs_native[VREG_P3] ^ xorKey);
    DEBUG_PRINT( "C0 = %016x  C1 = %016x  C2 = %016x  C3 = %016x"
            , vregs_native[VREG_C0] ^ xorKey, vregs_native[VREG_C1] ^ xorKey, vregs_native[VREG_C2] ^ xorKey, vregs_native[VREG_C3] ^ xorKey);
    while(vip < 0x0FFFFF) {
        
        // Fetch the next instruction header (mode, opcode, and doXor)
        FlipInsnHdr insnHdr = *((FlipInsnHdr *)(vcode + vip));

        // If doXor, update the encryption key
        if(insnHdr.doXor) {
            updateXorKey(vcode[vip+1]);
        }

        // Dispatch to the proper decoder and handler based on the mode and opcode
        DEBUG_PRINT("%06x", vip);
        vip = dispatch(vip, &insnHdr, handler_lookup);

        // Debug printing for register values
        #ifdef DEBUG
        for(int i = 0; i < VREG_CNT; i++)
            updateBigIntXorState(vregs_big[i], xorKey);
        #endif
        DEBUG_PRINT( "R0 = %016x  R1 = %016x  R2 = %016x  R3 = %016x"
                , vregs_native[VREG_R0] ^ xorKey, vregs_native[VREG_R1] ^ xorKey, vregs_native[VREG_R2] ^ xorKey, vregs_native[VREG_R3] ^ xorKey);
        DEBUG_PRINT( "R4 = %016x  R5 = %016x  R6 = %016x  R7 = %016x"
                , vregs_native[VREG_R4] ^ xorKey, vregs_native[VREG_R5] ^ xorKey, vregs_native[VREG_R6] ^ xorKey, vregs_native[VREG_R7] ^ xorKey);
        DEBUG_PRINT( "P0 = %016x  P1 = %016x  P2 = %016x  P3 = %016x"
                , vregs_native[VREG_P0] ^ xorKey, vregs_native[VREG_P1] ^ xorKey, vregs_native[VREG_P2] ^ xorKey, vregs_native[VREG_P3] ^ xorKey);
        DEBUG_PRINT( "C0 = %016x  C1 = %016x  C2 = %016x  C3 = %016x"
                , vregs_native[VREG_C0] ^ xorKey, vregs_native[VREG_C1] ^ xorKey, vregs_native[VREG_C2] ^ xorKey, vregs_native[VREG_C3] ^ xorKey);
        // DEBUG_PRINT( "B0 = %s  B1 = %s  B2 = %s  B3 = %s"
        //         , BI_toString(vregs_big[VREG_R0]), BI_toString(vregs_big[VREG_R1]), BI_toString(vregs_big[VREG_R2]), BI_toString(vregs_big[VREG_R3]));
        // DEBUG_PRINT( "B4 = %s  B5 = %s  B6 = %s  B7 = %s\n"
        //         , BI_toString(vregs_big[VREG_R4]), BI_toString(vregs_big[VREG_R5]), BI_toString(vregs_big[VREG_R6]), BI_toString(vregs_big[VREG_R7]));
        #ifdef DEBUG
        for(int i = 0; i < VREG_CNT; i++)
            updateBigIntXorState(vregs_big[i], xorKey);
        #endif
    }

    
    // Emulation complete, cleanup and return
    cleanup:
    for(int i = 0; i < valid; i++)
        BI_free(vregs_big[i]);
    if(vregs_big) sys_munmap(vregs_big, sizeof(BigInt *) * VREG_CNT);
    if(vregs_native) sys_munmap(vregs_native, sizeof(uint32_t) * VREG_CNT);
    if(l_big) sys_munmap(l_big, sizeof(BigInt));
    if(r_big) sys_munmap(r_big, sizeof(BigInt));
    return;
}