Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sat Nov 23 03:51:46 2024
| Host         : hacc-gpu0 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -slr -file slr_util_placed.rpt -pb slr_util_placed.pb
| Design       : pfm_top_wrapper
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Fully Placed
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  3965 |       |     23040 | 17.21 |
|   SLR1 -> SLR2                   |  2094 |       |           |  9.09 |
|     Using TX_REG only            |     1 |     1 |           |       |
|     Using RX_REG only            |    18 |    18 |           |       |
|     Using Both TX_REG and RX_REG |   267 |     1 |           |       |
|   SLR2 -> SLR1                   |  1871 |       |           |  8.12 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     4 |     4 |           |       |
|     Using Both TX_REG and RX_REG |   407 |     0 |           |       |
| SLR1 <-> SLR0                    | 11972 |       |     23040 | 51.96 |
|   SLR0 -> SLR1                   |  5438 |       |           | 23.60 |
|     Using TX_REG only            |    71 |    71 |           |       |
|     Using RX_REG only            |    61 |    61 |           |       |
|     Using Both TX_REG and RX_REG |   369 |    55 |           |       |
|   SLR1 -> SLR0                   |  6534 |       |           | 28.36 |
|     Using TX_REG only            |    62 |    62 |           |       |
|     Using RX_REG only            |    72 |    71 |           |       |
|     Using Both TX_REG and RX_REG |   435 |    60 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 15937 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 1736 |  135 |
| SLR1      | 1992 |    0 | 6399 |
| SLR0      |  102 | 5336 |    0 |
+-----------+------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+--------+--------+-------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+--------+--------+-------+--------+--------+--------+
| CLB                        |  54298 |  43270 |  7833 |  98.80 |  80.13 |  14.51 |
|   CLBL                     |  28934 |  23231 |  4057 |  98.82 |  79.34 |  13.86 |
|   CLBM                     |  25364 |  20039 |  3776 |  98.77 |  81.06 |  15.28 |
| CLB LUTs                   | 305763 | 211082 | 35240 |  69.54 |  48.86 |   8.16 |
|   LUT as Logic             | 269509 | 198617 | 32265 |  61.30 |  45.98 |   7.47 |
|     using O5 output only   |   1673 |    477 |  1007 |   0.38 |   0.11 |   0.23 |
|     using O6 output only   | 183588 | 141460 | 19445 |  41.75 |  32.75 |   4.50 |
|     using O5 and O6        |  84248 |  56680 | 11813 |  19.16 |  13.12 |   2.73 |
|   LUT as Memory            |  36254 |  12465 |  2975 |  17.65 |   6.30 |   1.50 |
|     LUT as Distributed RAM |  21560 |   3837 |  1660 |  10.49 |   1.94 |   0.84 |
|       using O5 output only |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |     80 |    215 |    84 |   0.04 |   0.11 |   0.04 |
|       using O5 and O6      |  21480 |   3622 |  1576 |  10.46 |   1.83 |   0.80 |
|     LUT as Shift Register  |  14694 |   8628 |  1315 |   7.15 |   4.36 |   0.66 |
|       using O5 output only |      5 |      0 |     0 |  <0.01 |   0.00 |   0.00 |
|       using O6 output only |  10271 |   6260 |  1185 |   5.00 |   3.17 |   0.60 |
|       using O5 and O6      |   4418 |   2368 |   130 |   2.15 |   1.20 |   0.07 |
| CLB Registers              | 470032 | 281759 | 60143 |  53.45 |  32.61 |   6.96 |
| CARRY8                     |  22656 |  15179 |   313 |  41.22 |  28.11 |   0.58 |
| F7 Muxes                   |   2604 |   2063 |  1054 |   1.18 |   0.96 |   0.49 |
| F8 Muxes                   |    712 |    605 |    47 |   0.65 |   0.56 |   0.04 |
| F9 Muxes                   |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  295.5 |  264.5 |    94 |  43.97 |  39.36 |  13.99 |
|   RAMB36/FIFO              |    294 |    264 |    92 |  43.75 |  39.29 |  13.69 |
|     RAMB36E2 only          |    294 |    264 |    92 |  43.75 |  39.29 |  13.69 |
|   RAMB18                   |      3 |      1 |     4 |   0.22 |   0.07 |   0.30 |
|     RAMB18E2 only          |      3 |      1 |     4 |   0.22 |   0.07 |   0.30 |
| URAM                       |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |     24 |     16 |     4 |   0.83 |   0.52 |   0.13 |
| Unique Control Sets        |   5356 |   2918 |  2714 |   4.87 |   2.70 |   2.51 |
+----------------------------+--------+--------+-------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |        18 |    8.65 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         1 |    0.48 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        19 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


