/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Jaw */
#define Jaw__0__INTTYPE CYREG_PICU12_INTTYPE2
#define Jaw__0__MASK 0x04u
#define Jaw__0__PC CYREG_PRT12_PC2
#define Jaw__0__PORT 12u
#define Jaw__0__SHIFT 2u
#define Jaw__AG CYREG_PRT12_AG
#define Jaw__BIE CYREG_PRT12_BIE
#define Jaw__BIT_MASK CYREG_PRT12_BIT_MASK
#define Jaw__BYP CYREG_PRT12_BYP
#define Jaw__DM0 CYREG_PRT12_DM0
#define Jaw__DM1 CYREG_PRT12_DM1
#define Jaw__DM2 CYREG_PRT12_DM2
#define Jaw__DR CYREG_PRT12_DR
#define Jaw__INP_DIS CYREG_PRT12_INP_DIS
#define Jaw__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Jaw__MASK 0x04u
#define Jaw__PORT 12u
#define Jaw__PRT CYREG_PRT12_PRT
#define Jaw__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Jaw__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Jaw__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Jaw__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Jaw__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Jaw__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Jaw__PS CYREG_PRT12_PS
#define Jaw__SHIFT 2u
#define Jaw__SIO_CFG CYREG_PRT12_SIO_CFG
#define Jaw__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Jaw__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Jaw__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Jaw__SLW CYREG_PRT12_SLW

/* Base */
#define Base_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Base_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define Base_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define Base_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define Base_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define Base_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define Base_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define Base_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define Base_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define Base_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define Base_PWMUDB_genblk1_ctrlreg__7__POS 7
#define Base_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Base_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB07_CTL
#define Base_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define Base_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB07_CTL
#define Base_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define Base_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define Base_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Base_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Base_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB07_MSK
#define Base_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define Base_PWMUDB_genblk8_stsreg__0__POS 0
#define Base_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define Base_PWMUDB_genblk8_stsreg__1__POS 1
#define Base_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Base_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define Base_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define Base_PWMUDB_genblk8_stsreg__2__POS 2
#define Base_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define Base_PWMUDB_genblk8_stsreg__3__POS 3
#define Base_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define Base_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define Base_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Base_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Base_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Base_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define Base_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define Base_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define Base_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define Base_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define Base_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define Base_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define Base_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Base_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define Base_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define Base_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define Base_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB06_A0
#define Base_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB06_A1
#define Base_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define Base_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB06_D0
#define Base_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB06_D1
#define Base_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Base_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define Base_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB06_F0
#define Base_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB06_F1
#define Base_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define Base_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define Base_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define Base_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define Base_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Base_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define Base_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define Base_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define Base_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB07_A0
#define Base_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB07_A1
#define Base_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define Base_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB07_D0
#define Base_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB07_D1
#define Base_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Base_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define Base_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB07_F0
#define Base_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB07_F1
#define Base_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Base_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL

/* Lips */
#define Lips_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Lips_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define Lips_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define Lips_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define Lips_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define Lips_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define Lips_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define Lips_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define Lips_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define Lips_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define Lips_PWMUDB_genblk1_ctrlreg__7__POS 7
#define Lips_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Lips_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB07_CTL
#define Lips_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define Lips_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB07_CTL
#define Lips_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define Lips_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define Lips_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Lips_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Lips_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB07_MSK
#define Lips_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define Lips_PWMUDB_genblk8_stsreg__0__POS 0
#define Lips_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define Lips_PWMUDB_genblk8_stsreg__1__POS 1
#define Lips_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Lips_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define Lips_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define Lips_PWMUDB_genblk8_stsreg__2__POS 2
#define Lips_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define Lips_PWMUDB_genblk8_stsreg__3__POS 3
#define Lips_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define Lips_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB07_MSK
#define Lips_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Lips_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Lips_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Lips_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB07_ST_CTL
#define Lips_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB07_ST_CTL
#define Lips_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB07_ST
#define Lips_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define Lips_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define Lips_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define Lips_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define Lips_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Lips_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define Lips_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define Lips_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define Lips_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB06_A0
#define Lips_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB06_A1
#define Lips_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define Lips_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB06_D0
#define Lips_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB06_D1
#define Lips_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Lips_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define Lips_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB06_F0
#define Lips_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB06_F1
#define Lips_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define Lips_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define Lips_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define Lips_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define Lips_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Lips_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define Lips_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define Lips_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define Lips_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB07_A0
#define Lips_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB07_A1
#define Lips_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define Lips_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB07_D0
#define Lips_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB07_D1
#define Lips_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Lips_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define Lips_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB07_F0
#define Lips_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB07_F1
#define Lips_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Lips_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL

/* Neck */
#define Neck_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Neck_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Neck_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Neck_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Neck_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Neck_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define Neck_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Neck_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define Neck_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Neck_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define Neck_PWMUDB_genblk1_ctrlreg__7__POS 7
#define Neck_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Neck_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB05_CTL
#define Neck_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define Neck_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB05_CTL
#define Neck_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define Neck_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define Neck_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Neck_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Neck_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB05_MSK
#define Neck_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define Neck_PWMUDB_genblk8_stsreg__0__POS 0
#define Neck_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define Neck_PWMUDB_genblk8_stsreg__1__POS 1
#define Neck_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Neck_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define Neck_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define Neck_PWMUDB_genblk8_stsreg__2__POS 2
#define Neck_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define Neck_PWMUDB_genblk8_stsreg__3__POS 3
#define Neck_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define Neck_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB05_MSK
#define Neck_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Neck_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Neck_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Neck_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define Neck_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define Neck_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB05_ST
#define Neck_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define Neck_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define Neck_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define Neck_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define Neck_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Neck_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define Neck_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define Neck_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define Neck_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB04_A0
#define Neck_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB04_A1
#define Neck_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define Neck_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB04_D0
#define Neck_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB04_D1
#define Neck_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Neck_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define Neck_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB04_F0
#define Neck_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB04_F1
#define Neck_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define Neck_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define Neck_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define Neck_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define Neck_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Neck_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define Neck_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define Neck_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define Neck_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB05_A0
#define Neck_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB05_A1
#define Neck_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define Neck_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB05_D0
#define Neck_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB05_D1
#define Neck_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Neck_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define Neck_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB05_F0
#define Neck_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB05_F1
#define Neck_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Neck_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x06u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x40u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x40u

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x02u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x04u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x04u

/* Clock_4 */
#define Clock_4__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Clock_4__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Clock_4__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Clock_4__CFG2_SRC_SEL_MASK 0x07u
#define Clock_4__INDEX 0x05u
#define Clock_4__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_4__PM_ACT_MSK 0x20u
#define Clock_4__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_4__PM_STBY_MSK 0x20u

/* Clock_5 */
#define Clock_5__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_5__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_5__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_5__CFG2_SRC_SEL_MASK 0x07u
#define Clock_5__INDEX 0x03u
#define Clock_5__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_5__PM_ACT_MSK 0x08u
#define Clock_5__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_5__PM_STBY_MSK 0x08u

/* Clock_6 */
#define Clock_6__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_6__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_6__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_6__CFG2_SRC_SEL_MASK 0x07u
#define Clock_6__INDEX 0x01u
#define Clock_6__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_6__PM_ACT_MSK 0x02u
#define Clock_6__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_6__PM_STBY_MSK 0x02u

/* Clock_7 */
#define Clock_7__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clock_7__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clock_7__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clock_7__CFG2_SRC_SEL_MASK 0x07u
#define Clock_7__INDEX 0x04u
#define Clock_7__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_7__PM_ACT_MSK 0x10u
#define Clock_7__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_7__PM_STBY_MSK 0x10u

/* Clock_8 */
#define Clock_8__CFG0 CYREG_CLKDIST_DCFG7_CFG0
#define Clock_8__CFG1 CYREG_CLKDIST_DCFG7_CFG1
#define Clock_8__CFG2 CYREG_CLKDIST_DCFG7_CFG2
#define Clock_8__CFG2_SRC_SEL_MASK 0x07u
#define Clock_8__INDEX 0x07u
#define Clock_8__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_8__PM_ACT_MSK 0x80u
#define Clock_8__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_8__PM_STBY_MSK 0x80u

/* Eyelids */
#define Eyelids_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Eyelids_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define Eyelids_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define Eyelids_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define Eyelids_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define Eyelids_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define Eyelids_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define Eyelids_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define Eyelids_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define Eyelids_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define Eyelids_PWMUDB_genblk1_ctrlreg__7__POS 7
#define Eyelids_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Eyelids_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB13_CTL
#define Eyelids_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define Eyelids_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB13_CTL
#define Eyelids_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define Eyelids_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define Eyelids_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Eyelids_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Eyelids_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB13_MSK
#define Eyelids_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define Eyelids_PWMUDB_genblk8_stsreg__0__POS 0
#define Eyelids_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define Eyelids_PWMUDB_genblk8_stsreg__1__POS 1
#define Eyelids_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Eyelids_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define Eyelids_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define Eyelids_PWMUDB_genblk8_stsreg__2__POS 2
#define Eyelids_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define Eyelids_PWMUDB_genblk8_stsreg__3__POS 3
#define Eyelids_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define Eyelids_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB13_MSK
#define Eyelids_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Eyelids_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Eyelids_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Eyelids_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define Eyelids_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define Eyelids_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB13_ST
#define Eyelids_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define Eyelids_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define Eyelids_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define Eyelids_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define Eyelids_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Eyelids_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define Eyelids_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define Eyelids_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define Eyelids_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB12_A0
#define Eyelids_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB12_A1
#define Eyelids_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define Eyelids_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB12_D0
#define Eyelids_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB12_D1
#define Eyelids_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Eyelids_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define Eyelids_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB12_F0
#define Eyelids_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB12_F1
#define Eyelids_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define Eyelids_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define Eyelids_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define Eyelids_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define Eyelids_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Eyelids_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define Eyelids_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define Eyelids_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define Eyelids_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB13_A0
#define Eyelids_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB13_A1
#define Eyelids_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define Eyelids_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB13_D0
#define Eyelids_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB13_D1
#define Eyelids_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Eyelids_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define Eyelids_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB13_F0
#define Eyelids_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB13_F1
#define Eyelids_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Eyelids_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL

/* LipLeft */
#define LipLeft__0__INTTYPE CYREG_PICU12_INTTYPE4
#define LipLeft__0__MASK 0x10u
#define LipLeft__0__PC CYREG_PRT12_PC4
#define LipLeft__0__PORT 12u
#define LipLeft__0__SHIFT 4u
#define LipLeft__AG CYREG_PRT12_AG
#define LipLeft__BIE CYREG_PRT12_BIE
#define LipLeft__BIT_MASK CYREG_PRT12_BIT_MASK
#define LipLeft__BYP CYREG_PRT12_BYP
#define LipLeft__DM0 CYREG_PRT12_DM0
#define LipLeft__DM1 CYREG_PRT12_DM1
#define LipLeft__DM2 CYREG_PRT12_DM2
#define LipLeft__DR CYREG_PRT12_DR
#define LipLeft__INP_DIS CYREG_PRT12_INP_DIS
#define LipLeft__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LipLeft__MASK 0x10u
#define LipLeft__PORT 12u
#define LipLeft__PRT CYREG_PRT12_PRT
#define LipLeft__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LipLeft__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LipLeft__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LipLeft__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LipLeft__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LipLeft__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LipLeft__PS CYREG_PRT12_PS
#define LipLeft__SHIFT 4u
#define LipLeft__SIO_CFG CYREG_PRT12_SIO_CFG
#define LipLeft__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LipLeft__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LipLeft__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LipLeft__SLW CYREG_PRT12_SLW

/* LipRight */
#define LipRight__0__INTTYPE CYREG_PICU12_INTTYPE3
#define LipRight__0__MASK 0x08u
#define LipRight__0__PC CYREG_PRT12_PC3
#define LipRight__0__PORT 12u
#define LipRight__0__SHIFT 3u
#define LipRight__AG CYREG_PRT12_AG
#define LipRight__BIE CYREG_PRT12_BIE
#define LipRight__BIT_MASK CYREG_PRT12_BIT_MASK
#define LipRight__BYP CYREG_PRT12_BYP
#define LipRight__DM0 CYREG_PRT12_DM0
#define LipRight__DM1 CYREG_PRT12_DM1
#define LipRight__DM2 CYREG_PRT12_DM2
#define LipRight__DR CYREG_PRT12_DR
#define LipRight__INP_DIS CYREG_PRT12_INP_DIS
#define LipRight__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LipRight__MASK 0x08u
#define LipRight__PORT 12u
#define LipRight__PRT CYREG_PRT12_PRT
#define LipRight__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LipRight__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LipRight__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LipRight__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LipRight__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LipRight__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LipRight__PS CYREG_PRT12_PS
#define LipRight__SHIFT 3u
#define LipRight__SIO_CFG CYREG_PRT12_SIO_CFG
#define LipRight__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LipRight__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LipRight__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LipRight__SLW CYREG_PRT12_SLW

/* NeckLeft */
#define NeckLeft__0__INTTYPE CYREG_PICU12_INTTYPE1
#define NeckLeft__0__MASK 0x02u
#define NeckLeft__0__PC CYREG_PRT12_PC1
#define NeckLeft__0__PORT 12u
#define NeckLeft__0__SHIFT 1u
#define NeckLeft__AG CYREG_PRT12_AG
#define NeckLeft__BIE CYREG_PRT12_BIE
#define NeckLeft__BIT_MASK CYREG_PRT12_BIT_MASK
#define NeckLeft__BYP CYREG_PRT12_BYP
#define NeckLeft__DM0 CYREG_PRT12_DM0
#define NeckLeft__DM1 CYREG_PRT12_DM1
#define NeckLeft__DM2 CYREG_PRT12_DM2
#define NeckLeft__DR CYREG_PRT12_DR
#define NeckLeft__INP_DIS CYREG_PRT12_INP_DIS
#define NeckLeft__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define NeckLeft__MASK 0x02u
#define NeckLeft__PORT 12u
#define NeckLeft__PRT CYREG_PRT12_PRT
#define NeckLeft__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define NeckLeft__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define NeckLeft__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define NeckLeft__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define NeckLeft__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define NeckLeft__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define NeckLeft__PS CYREG_PRT12_PS
#define NeckLeft__SHIFT 1u
#define NeckLeft__SIO_CFG CYREG_PRT12_SIO_CFG
#define NeckLeft__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define NeckLeft__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define NeckLeft__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define NeckLeft__SLW CYREG_PRT12_SLW

/* NeckRight */
#define NeckRight__0__INTTYPE CYREG_PICU12_INTTYPE0
#define NeckRight__0__MASK 0x01u
#define NeckRight__0__PC CYREG_PRT12_PC0
#define NeckRight__0__PORT 12u
#define NeckRight__0__SHIFT 0u
#define NeckRight__AG CYREG_PRT12_AG
#define NeckRight__BIE CYREG_PRT12_BIE
#define NeckRight__BIT_MASK CYREG_PRT12_BIT_MASK
#define NeckRight__BYP CYREG_PRT12_BYP
#define NeckRight__DM0 CYREG_PRT12_DM0
#define NeckRight__DM1 CYREG_PRT12_DM1
#define NeckRight__DM2 CYREG_PRT12_DM2
#define NeckRight__DR CYREG_PRT12_DR
#define NeckRight__INP_DIS CYREG_PRT12_INP_DIS
#define NeckRight__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define NeckRight__MASK 0x01u
#define NeckRight__PORT 12u
#define NeckRight__PRT CYREG_PRT12_PRT
#define NeckRight__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define NeckRight__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define NeckRight__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define NeckRight__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define NeckRight__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define NeckRight__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define NeckRight__PS CYREG_PRT12_PS
#define NeckRight__SHIFT 0u
#define NeckRight__SIO_CFG CYREG_PRT12_SIO_CFG
#define NeckRight__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define NeckRight__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define NeckRight__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define NeckRight__SLW CYREG_PRT12_SLW

/* EyelidTilt */
#define EyelidTilt__0__INTTYPE CYREG_PICU12_INTTYPE5
#define EyelidTilt__0__MASK 0x20u
#define EyelidTilt__0__PC CYREG_PRT12_PC5
#define EyelidTilt__0__PORT 12u
#define EyelidTilt__0__SHIFT 5u
#define EyelidTilt__AG CYREG_PRT12_AG
#define EyelidTilt__BIE CYREG_PRT12_BIE
#define EyelidTilt__BIT_MASK CYREG_PRT12_BIT_MASK
#define EyelidTilt__BYP CYREG_PRT12_BYP
#define EyelidTilt__DM0 CYREG_PRT12_DM0
#define EyelidTilt__DM1 CYREG_PRT12_DM1
#define EyelidTilt__DM2 CYREG_PRT12_DM2
#define EyelidTilt__DR CYREG_PRT12_DR
#define EyelidTilt__INP_DIS CYREG_PRT12_INP_DIS
#define EyelidTilt__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define EyelidTilt__MASK 0x20u
#define EyelidTilt__PORT 12u
#define EyelidTilt__PRT CYREG_PRT12_PRT
#define EyelidTilt__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define EyelidTilt__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define EyelidTilt__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define EyelidTilt__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define EyelidTilt__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define EyelidTilt__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define EyelidTilt__PS CYREG_PRT12_PS
#define EyelidTilt__SHIFT 5u
#define EyelidTilt__SIO_CFG CYREG_PRT12_SIO_CFG
#define EyelidTilt__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define EyelidTilt__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define EyelidTilt__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define EyelidTilt__SLW CYREG_PRT12_SLW

/* EyelidClose */
#define EyelidClose__0__INTTYPE CYREG_PICU1_INTTYPE2
#define EyelidClose__0__MASK 0x04u
#define EyelidClose__0__PC CYREG_PRT1_PC2
#define EyelidClose__0__PORT 1u
#define EyelidClose__0__SHIFT 2u
#define EyelidClose__AG CYREG_PRT1_AG
#define EyelidClose__AMUX CYREG_PRT1_AMUX
#define EyelidClose__BIE CYREG_PRT1_BIE
#define EyelidClose__BIT_MASK CYREG_PRT1_BIT_MASK
#define EyelidClose__BYP CYREG_PRT1_BYP
#define EyelidClose__CTL CYREG_PRT1_CTL
#define EyelidClose__DM0 CYREG_PRT1_DM0
#define EyelidClose__DM1 CYREG_PRT1_DM1
#define EyelidClose__DM2 CYREG_PRT1_DM2
#define EyelidClose__DR CYREG_PRT1_DR
#define EyelidClose__INP_DIS CYREG_PRT1_INP_DIS
#define EyelidClose__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define EyelidClose__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define EyelidClose__LCD_EN CYREG_PRT1_LCD_EN
#define EyelidClose__MASK 0x04u
#define EyelidClose__PORT 1u
#define EyelidClose__PRT CYREG_PRT1_PRT
#define EyelidClose__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define EyelidClose__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define EyelidClose__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define EyelidClose__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define EyelidClose__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define EyelidClose__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define EyelidClose__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define EyelidClose__PS CYREG_PRT1_PS
#define EyelidClose__SHIFT 2u
#define EyelidClose__SLW CYREG_PRT1_SLW

/* LeftEyeball */
#define LeftEyeball_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define LeftEyeball_PWMUDB_genblk1_ctrlreg__7__POS 7
#define LeftEyeball_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define LeftEyeball_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB11_CTL
#define LeftEyeball_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define LeftEyeball_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB11_CTL
#define LeftEyeball_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define LeftEyeball_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define LeftEyeball_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define LeftEyeball_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define LeftEyeball_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB11_MSK
#define LeftEyeball_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define LeftEyeball_PWMUDB_genblk8_stsreg__0__POS 0
#define LeftEyeball_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define LeftEyeball_PWMUDB_genblk8_stsreg__1__POS 1
#define LeftEyeball_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define LeftEyeball_PWMUDB_genblk8_stsreg__2__POS 2
#define LeftEyeball_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define LeftEyeball_PWMUDB_genblk8_stsreg__3__POS 3
#define LeftEyeball_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define LeftEyeball_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB11_MSK
#define LeftEyeball_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define LeftEyeball_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define LeftEyeball_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define LeftEyeball_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB11_ST_CTL
#define LeftEyeball_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB11_ST_CTL
#define LeftEyeball_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB11_ST
#define LeftEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define LeftEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define LeftEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define LeftEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define LeftEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define LeftEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define LeftEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define LeftEyeball_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define LeftEyeball_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB10_A0
#define LeftEyeball_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB10_A1
#define LeftEyeball_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define LeftEyeball_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB10_D0
#define LeftEyeball_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB10_D1
#define LeftEyeball_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define LeftEyeball_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define LeftEyeball_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB10_F0
#define LeftEyeball_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB10_F1
#define LeftEyeball_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define LeftEyeball_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB11_A0
#define LeftEyeball_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB11_A1
#define LeftEyeball_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define LeftEyeball_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB11_D0
#define LeftEyeball_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB11_D1
#define LeftEyeball_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define LeftEyeball_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define LeftEyeball_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB11_F0
#define LeftEyeball_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB11_F1
#define LeftEyeball_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define LeftEyeball_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL

/* LeftEyebrow */
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__7__POS 7
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB11_CTL
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB11_CTL
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define LeftEyebrow_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB11_MSK
#define LeftEyebrow_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define LeftEyebrow_PWMUDB_genblk8_stsreg__0__POS 0
#define LeftEyebrow_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define LeftEyebrow_PWMUDB_genblk8_stsreg__1__POS 1
#define LeftEyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define LeftEyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define LeftEyebrow_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define LeftEyebrow_PWMUDB_genblk8_stsreg__2__POS 2
#define LeftEyebrow_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define LeftEyebrow_PWMUDB_genblk8_stsreg__3__POS 3
#define LeftEyebrow_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define LeftEyebrow_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB11_MSK
#define LeftEyebrow_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define LeftEyebrow_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define LeftEyebrow_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define LeftEyebrow_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB11_ST_CTL
#define LeftEyebrow_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB11_ST_CTL
#define LeftEyebrow_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB11_ST
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB10_A0
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB10_A1
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB10_D0
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB10_D1
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB10_F0
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB10_F1
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB11_A0
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB11_A1
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB11_D0
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB11_D1
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB11_F0
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB11_F1
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define LeftEyebrow_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL

/* BaseRotation */
#define BaseRotation__0__INTTYPE CYREG_PICU1_INTTYPE4
#define BaseRotation__0__MASK 0x10u
#define BaseRotation__0__PC CYREG_PRT1_PC4
#define BaseRotation__0__PORT 1u
#define BaseRotation__0__SHIFT 4u
#define BaseRotation__AG CYREG_PRT1_AG
#define BaseRotation__AMUX CYREG_PRT1_AMUX
#define BaseRotation__BIE CYREG_PRT1_BIE
#define BaseRotation__BIT_MASK CYREG_PRT1_BIT_MASK
#define BaseRotation__BYP CYREG_PRT1_BYP
#define BaseRotation__CTL CYREG_PRT1_CTL
#define BaseRotation__DM0 CYREG_PRT1_DM0
#define BaseRotation__DM1 CYREG_PRT1_DM1
#define BaseRotation__DM2 CYREG_PRT1_DM2
#define BaseRotation__DR CYREG_PRT1_DR
#define BaseRotation__INP_DIS CYREG_PRT1_INP_DIS
#define BaseRotation__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define BaseRotation__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define BaseRotation__LCD_EN CYREG_PRT1_LCD_EN
#define BaseRotation__MASK 0x10u
#define BaseRotation__PORT 1u
#define BaseRotation__PRT CYREG_PRT1_PRT
#define BaseRotation__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define BaseRotation__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define BaseRotation__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define BaseRotation__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define BaseRotation__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define BaseRotation__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define BaseRotation__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define BaseRotation__PS CYREG_PRT1_PS
#define BaseRotation__SHIFT 4u
#define BaseRotation__SLW CYREG_PRT1_SLW

/* LeftEyebrow1 */
#define LeftEyebrow1__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LeftEyebrow1__0__MASK 0x01u
#define LeftEyebrow1__0__PC CYREG_PRT2_PC0
#define LeftEyebrow1__0__PORT 2u
#define LeftEyebrow1__0__SHIFT 0u
#define LeftEyebrow1__AG CYREG_PRT2_AG
#define LeftEyebrow1__AMUX CYREG_PRT2_AMUX
#define LeftEyebrow1__BIE CYREG_PRT2_BIE
#define LeftEyebrow1__BIT_MASK CYREG_PRT2_BIT_MASK
#define LeftEyebrow1__BYP CYREG_PRT2_BYP
#define LeftEyebrow1__CTL CYREG_PRT2_CTL
#define LeftEyebrow1__DM0 CYREG_PRT2_DM0
#define LeftEyebrow1__DM1 CYREG_PRT2_DM1
#define LeftEyebrow1__DM2 CYREG_PRT2_DM2
#define LeftEyebrow1__DR CYREG_PRT2_DR
#define LeftEyebrow1__INP_DIS CYREG_PRT2_INP_DIS
#define LeftEyebrow1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LeftEyebrow1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LeftEyebrow1__LCD_EN CYREG_PRT2_LCD_EN
#define LeftEyebrow1__MASK 0x01u
#define LeftEyebrow1__PORT 2u
#define LeftEyebrow1__PRT CYREG_PRT2_PRT
#define LeftEyebrow1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LeftEyebrow1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LeftEyebrow1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LeftEyebrow1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LeftEyebrow1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LeftEyebrow1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LeftEyebrow1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LeftEyebrow1__PS CYREG_PRT2_PS
#define LeftEyebrow1__SHIFT 0u
#define LeftEyebrow1__SLW CYREG_PRT2_SLW

/* LeftEyebrow2 */
#define LeftEyebrow2__0__INTTYPE CYREG_PICU2_INTTYPE3
#define LeftEyebrow2__0__MASK 0x08u
#define LeftEyebrow2__0__PC CYREG_PRT2_PC3
#define LeftEyebrow2__0__PORT 2u
#define LeftEyebrow2__0__SHIFT 3u
#define LeftEyebrow2__AG CYREG_PRT2_AG
#define LeftEyebrow2__AMUX CYREG_PRT2_AMUX
#define LeftEyebrow2__BIE CYREG_PRT2_BIE
#define LeftEyebrow2__BIT_MASK CYREG_PRT2_BIT_MASK
#define LeftEyebrow2__BYP CYREG_PRT2_BYP
#define LeftEyebrow2__CTL CYREG_PRT2_CTL
#define LeftEyebrow2__DM0 CYREG_PRT2_DM0
#define LeftEyebrow2__DM1 CYREG_PRT2_DM1
#define LeftEyebrow2__DM2 CYREG_PRT2_DM2
#define LeftEyebrow2__DR CYREG_PRT2_DR
#define LeftEyebrow2__INP_DIS CYREG_PRT2_INP_DIS
#define LeftEyebrow2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LeftEyebrow2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LeftEyebrow2__LCD_EN CYREG_PRT2_LCD_EN
#define LeftEyebrow2__MASK 0x08u
#define LeftEyebrow2__PORT 2u
#define LeftEyebrow2__PRT CYREG_PRT2_PRT
#define LeftEyebrow2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LeftEyebrow2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LeftEyebrow2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LeftEyebrow2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LeftEyebrow2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LeftEyebrow2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LeftEyebrow2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LeftEyebrow2__PS CYREG_PRT2_PS
#define LeftEyebrow2__SHIFT 3u
#define LeftEyebrow2__SLW CYREG_PRT2_SLW

/* RightEyeball */
#define RightEyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define RightEyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define RightEyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define RightEyeball_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define RightEyeball_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define RightEyeball_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define RightEyeball_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define RightEyeball_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define RightEyeball_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define RightEyeball_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define RightEyeball_PWMUDB_genblk1_ctrlreg__7__POS 7
#define RightEyeball_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define RightEyeball_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB09_CTL
#define RightEyeball_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define RightEyeball_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB09_CTL
#define RightEyeball_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define RightEyeball_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define RightEyeball_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define RightEyeball_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define RightEyeball_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB09_MSK
#define RightEyeball_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define RightEyeball_PWMUDB_genblk8_stsreg__0__POS 0
#define RightEyeball_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define RightEyeball_PWMUDB_genblk8_stsreg__1__POS 1
#define RightEyeball_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define RightEyeball_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define RightEyeball_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define RightEyeball_PWMUDB_genblk8_stsreg__2__POS 2
#define RightEyeball_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define RightEyeball_PWMUDB_genblk8_stsreg__3__POS 3
#define RightEyeball_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define RightEyeball_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB09_MSK
#define RightEyeball_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define RightEyeball_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define RightEyeball_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define RightEyeball_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB09_ST_CTL
#define RightEyeball_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB09_ST_CTL
#define RightEyeball_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB09_ST
#define RightEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define RightEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define RightEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define RightEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define RightEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define RightEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define RightEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define RightEyeball_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define RightEyeball_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB08_A0
#define RightEyeball_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB08_A1
#define RightEyeball_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define RightEyeball_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB08_D0
#define RightEyeball_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB08_D1
#define RightEyeball_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define RightEyeball_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define RightEyeball_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB08_F0
#define RightEyeball_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB08_F1
#define RightEyeball_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define RightEyeball_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define RightEyeball_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define RightEyeball_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define RightEyeball_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define RightEyeball_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define RightEyeball_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define RightEyeball_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define RightEyeball_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB09_A0
#define RightEyeball_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB09_A1
#define RightEyeball_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define RightEyeball_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB09_D0
#define RightEyeball_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB09_D1
#define RightEyeball_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define RightEyeball_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define RightEyeball_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB09_F0
#define RightEyeball_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB09_F1
#define RightEyeball_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define RightEyeball_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL

/* RightEyebrow */
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__7__POS 7
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB09_CTL
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB09_CTL
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define RightEyebrow_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB09_MSK
#define RightEyebrow_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define RightEyebrow_PWMUDB_genblk8_stsreg__0__POS 0
#define RightEyebrow_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define RightEyebrow_PWMUDB_genblk8_stsreg__1__POS 1
#define RightEyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define RightEyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define RightEyebrow_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define RightEyebrow_PWMUDB_genblk8_stsreg__2__POS 2
#define RightEyebrow_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define RightEyebrow_PWMUDB_genblk8_stsreg__3__POS 3
#define RightEyebrow_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define RightEyebrow_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB09_MSK
#define RightEyebrow_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define RightEyebrow_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define RightEyebrow_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define RightEyebrow_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define RightEyebrow_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define RightEyebrow_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB09_ST
#define RightEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define RightEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define RightEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define RightEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define RightEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define RightEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define RightEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define RightEyebrow_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define RightEyebrow_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB08_A0
#define RightEyebrow_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB08_A1
#define RightEyebrow_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define RightEyebrow_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB08_D0
#define RightEyebrow_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB08_D1
#define RightEyebrow_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define RightEyebrow_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define RightEyebrow_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB08_F0
#define RightEyebrow_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB08_F1
#define RightEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define RightEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define RightEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define RightEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define RightEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define RightEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define RightEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define RightEyebrow_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define RightEyebrow_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB09_A0
#define RightEyebrow_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB09_A1
#define RightEyebrow_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define RightEyebrow_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB09_D0
#define RightEyebrow_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB09_D1
#define RightEyebrow_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define RightEyebrow_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define RightEyebrow_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB09_F0
#define RightEyebrow_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB09_F1
#define RightEyebrow_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define RightEyebrow_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL

/* RightEyebrow1 */
#define RightEyebrow1__0__INTTYPE CYREG_PICU2_INTTYPE4
#define RightEyebrow1__0__MASK 0x10u
#define RightEyebrow1__0__PC CYREG_PRT2_PC4
#define RightEyebrow1__0__PORT 2u
#define RightEyebrow1__0__SHIFT 4u
#define RightEyebrow1__AG CYREG_PRT2_AG
#define RightEyebrow1__AMUX CYREG_PRT2_AMUX
#define RightEyebrow1__BIE CYREG_PRT2_BIE
#define RightEyebrow1__BIT_MASK CYREG_PRT2_BIT_MASK
#define RightEyebrow1__BYP CYREG_PRT2_BYP
#define RightEyebrow1__CTL CYREG_PRT2_CTL
#define RightEyebrow1__DM0 CYREG_PRT2_DM0
#define RightEyebrow1__DM1 CYREG_PRT2_DM1
#define RightEyebrow1__DM2 CYREG_PRT2_DM2
#define RightEyebrow1__DR CYREG_PRT2_DR
#define RightEyebrow1__INP_DIS CYREG_PRT2_INP_DIS
#define RightEyebrow1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RightEyebrow1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RightEyebrow1__LCD_EN CYREG_PRT2_LCD_EN
#define RightEyebrow1__MASK 0x10u
#define RightEyebrow1__PORT 2u
#define RightEyebrow1__PRT CYREG_PRT2_PRT
#define RightEyebrow1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RightEyebrow1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RightEyebrow1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RightEyebrow1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RightEyebrow1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RightEyebrow1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RightEyebrow1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RightEyebrow1__PS CYREG_PRT2_PS
#define RightEyebrow1__SHIFT 4u
#define RightEyebrow1__SLW CYREG_PRT2_SLW

/* RightEyebrow2 */
#define RightEyebrow2__0__INTTYPE CYREG_PICU2_INTTYPE5
#define RightEyebrow2__0__MASK 0x20u
#define RightEyebrow2__0__PC CYREG_PRT2_PC5
#define RightEyebrow2__0__PORT 2u
#define RightEyebrow2__0__SHIFT 5u
#define RightEyebrow2__AG CYREG_PRT2_AG
#define RightEyebrow2__AMUX CYREG_PRT2_AMUX
#define RightEyebrow2__BIE CYREG_PRT2_BIE
#define RightEyebrow2__BIT_MASK CYREG_PRT2_BIT_MASK
#define RightEyebrow2__BYP CYREG_PRT2_BYP
#define RightEyebrow2__CTL CYREG_PRT2_CTL
#define RightEyebrow2__DM0 CYREG_PRT2_DM0
#define RightEyebrow2__DM1 CYREG_PRT2_DM1
#define RightEyebrow2__DM2 CYREG_PRT2_DM2
#define RightEyebrow2__DR CYREG_PRT2_DR
#define RightEyebrow2__INP_DIS CYREG_PRT2_INP_DIS
#define RightEyebrow2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RightEyebrow2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RightEyebrow2__LCD_EN CYREG_PRT2_LCD_EN
#define RightEyebrow2__MASK 0x20u
#define RightEyebrow2__PORT 2u
#define RightEyebrow2__PRT CYREG_PRT2_PRT
#define RightEyebrow2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RightEyebrow2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RightEyebrow2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RightEyebrow2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RightEyebrow2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RightEyebrow2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RightEyebrow2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RightEyebrow2__PS CYREG_PRT2_PS
#define RightEyebrow2__SHIFT 5u
#define RightEyebrow2__SLW CYREG_PRT2_SLW

/* LeftEyeballTop */
#define LeftEyeballTop__0__INTTYPE CYREG_PICU12_INTTYPE7
#define LeftEyeballTop__0__MASK 0x80u
#define LeftEyeballTop__0__PC CYREG_PRT12_PC7
#define LeftEyeballTop__0__PORT 12u
#define LeftEyeballTop__0__SHIFT 7u
#define LeftEyeballTop__AG CYREG_PRT12_AG
#define LeftEyeballTop__BIE CYREG_PRT12_BIE
#define LeftEyeballTop__BIT_MASK CYREG_PRT12_BIT_MASK
#define LeftEyeballTop__BYP CYREG_PRT12_BYP
#define LeftEyeballTop__DM0 CYREG_PRT12_DM0
#define LeftEyeballTop__DM1 CYREG_PRT12_DM1
#define LeftEyeballTop__DM2 CYREG_PRT12_DM2
#define LeftEyeballTop__DR CYREG_PRT12_DR
#define LeftEyeballTop__INP_DIS CYREG_PRT12_INP_DIS
#define LeftEyeballTop__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LeftEyeballTop__MASK 0x80u
#define LeftEyeballTop__PORT 12u
#define LeftEyeballTop__PRT CYREG_PRT12_PRT
#define LeftEyeballTop__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LeftEyeballTop__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LeftEyeballTop__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LeftEyeballTop__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LeftEyeballTop__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LeftEyeballTop__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LeftEyeballTop__PS CYREG_PRT12_PS
#define LeftEyeballTop__SHIFT 7u
#define LeftEyeballTop__SIO_CFG CYREG_PRT12_SIO_CFG
#define LeftEyeballTop__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LeftEyeballTop__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LeftEyeballTop__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LeftEyeballTop__SLW CYREG_PRT12_SLW

/* RightEyeballTop */
#define RightEyeballTop__0__INTTYPE CYREG_PICU2_INTTYPE6
#define RightEyeballTop__0__MASK 0x40u
#define RightEyeballTop__0__PC CYREG_PRT2_PC6
#define RightEyeballTop__0__PORT 2u
#define RightEyeballTop__0__SHIFT 6u
#define RightEyeballTop__AG CYREG_PRT2_AG
#define RightEyeballTop__AMUX CYREG_PRT2_AMUX
#define RightEyeballTop__BIE CYREG_PRT2_BIE
#define RightEyeballTop__BIT_MASK CYREG_PRT2_BIT_MASK
#define RightEyeballTop__BYP CYREG_PRT2_BYP
#define RightEyeballTop__CTL CYREG_PRT2_CTL
#define RightEyeballTop__DM0 CYREG_PRT2_DM0
#define RightEyeballTop__DM1 CYREG_PRT2_DM1
#define RightEyeballTop__DM2 CYREG_PRT2_DM2
#define RightEyeballTop__DR CYREG_PRT2_DR
#define RightEyeballTop__INP_DIS CYREG_PRT2_INP_DIS
#define RightEyeballTop__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RightEyeballTop__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RightEyeballTop__LCD_EN CYREG_PRT2_LCD_EN
#define RightEyeballTop__MASK 0x40u
#define RightEyeballTop__PORT 2u
#define RightEyeballTop__PRT CYREG_PRT2_PRT
#define RightEyeballTop__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RightEyeballTop__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RightEyeballTop__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RightEyeballTop__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RightEyeballTop__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RightEyeballTop__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RightEyeballTop__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RightEyeballTop__PS CYREG_PRT2_PS
#define RightEyeballTop__SHIFT 6u
#define RightEyeballTop__SLW CYREG_PRT2_SLW

/* LeftEyeballBottom */
#define LeftEyeballBottom__0__INTTYPE CYREG_PICU12_INTTYPE6
#define LeftEyeballBottom__0__MASK 0x40u
#define LeftEyeballBottom__0__PC CYREG_PRT12_PC6
#define LeftEyeballBottom__0__PORT 12u
#define LeftEyeballBottom__0__SHIFT 6u
#define LeftEyeballBottom__AG CYREG_PRT12_AG
#define LeftEyeballBottom__BIE CYREG_PRT12_BIE
#define LeftEyeballBottom__BIT_MASK CYREG_PRT12_BIT_MASK
#define LeftEyeballBottom__BYP CYREG_PRT12_BYP
#define LeftEyeballBottom__DM0 CYREG_PRT12_DM0
#define LeftEyeballBottom__DM1 CYREG_PRT12_DM1
#define LeftEyeballBottom__DM2 CYREG_PRT12_DM2
#define LeftEyeballBottom__DR CYREG_PRT12_DR
#define LeftEyeballBottom__INP_DIS CYREG_PRT12_INP_DIS
#define LeftEyeballBottom__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LeftEyeballBottom__MASK 0x40u
#define LeftEyeballBottom__PORT 12u
#define LeftEyeballBottom__PRT CYREG_PRT12_PRT
#define LeftEyeballBottom__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LeftEyeballBottom__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LeftEyeballBottom__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LeftEyeballBottom__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LeftEyeballBottom__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LeftEyeballBottom__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LeftEyeballBottom__PS CYREG_PRT12_PS
#define LeftEyeballBottom__SHIFT 6u
#define LeftEyeballBottom__SIO_CFG CYREG_PRT12_SIO_CFG
#define LeftEyeballBottom__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LeftEyeballBottom__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LeftEyeballBottom__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LeftEyeballBottom__SLW CYREG_PRT12_SLW

/* RightEyeballBottom */
#define RightEyeballBottom__0__INTTYPE CYREG_PICU2_INTTYPE7
#define RightEyeballBottom__0__MASK 0x80u
#define RightEyeballBottom__0__PC CYREG_PRT2_PC7
#define RightEyeballBottom__0__PORT 2u
#define RightEyeballBottom__0__SHIFT 7u
#define RightEyeballBottom__AG CYREG_PRT2_AG
#define RightEyeballBottom__AMUX CYREG_PRT2_AMUX
#define RightEyeballBottom__BIE CYREG_PRT2_BIE
#define RightEyeballBottom__BIT_MASK CYREG_PRT2_BIT_MASK
#define RightEyeballBottom__BYP CYREG_PRT2_BYP
#define RightEyeballBottom__CTL CYREG_PRT2_CTL
#define RightEyeballBottom__DM0 CYREG_PRT2_DM0
#define RightEyeballBottom__DM1 CYREG_PRT2_DM1
#define RightEyeballBottom__DM2 CYREG_PRT2_DM2
#define RightEyeballBottom__DR CYREG_PRT2_DR
#define RightEyeballBottom__INP_DIS CYREG_PRT2_INP_DIS
#define RightEyeballBottom__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RightEyeballBottom__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RightEyeballBottom__LCD_EN CYREG_PRT2_LCD_EN
#define RightEyeballBottom__MASK 0x80u
#define RightEyeballBottom__PORT 2u
#define RightEyeballBottom__PRT CYREG_PRT2_PRT
#define RightEyeballBottom__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RightEyeballBottom__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RightEyeballBottom__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RightEyeballBottom__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RightEyeballBottom__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RightEyeballBottom__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RightEyeballBottom__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RightEyeballBottom__PS CYREG_PRT2_PS
#define RightEyeballBottom__SHIFT 7u
#define RightEyeballBottom__SLW CYREG_PRT2_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Control"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
