Regs.v,verilog,xil_defaultlib,../../../../Pipeline_ID.srcs/sources_1/ip/Regs_0/sources_1/new/Regs.v,
Regs_0.v,verilog,xil_defaultlib,../../../../Pipeline_ID.srcs/sources_1/ip/Regs_0/sim/Regs_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
