Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Oct  2 23:32:05 2023
| Host         : LAPTOP-EQQM1SUU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file slc3_sramtop_control_sets_placed.rpt
| Design       : slc3_sramtop
| Device       : xc7s50
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |              21 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              24 |            6 |
| Yes          | Yes                   | No                     |             197 |           79 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                     Enable Signal                     | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------------+------------------+------------------+----------------+--------------+
|  Clk_IBUF_BUFG |                                                       |                  |                2 |              2 |         1.00 |
|  Clk_IBUF_BUFG | slc/state_controller/FSM_sequential_State[4]_i_1_n_0  | hex_seg_OBUF[0]  |                5 |              5 |         1.00 |
|  Clk_IBUF_BUFG | slc/state_controller/E[0]                             | hex_seg_OBUF[0]  |                5 |             16 |         3.20 |
|  Clk_IBUF_BUFG | slc/state_controller/FSM_sequential_State_reg[3]_0[0] | hex_seg_OBUF[0]  |                6 |             16 |         2.67 |
|  Clk_IBUF_BUFG | slc/state_controller/FSM_sequential_State_reg[1]_0[0] | hex_seg_OBUF[0]  |                5 |             16 |         3.20 |
|  Clk_IBUF_BUFG | slc/state_controller/FSM_sequential_State_reg[0]_0[0] | hex_seg_OBUF[0]  |                6 |             16 |         2.67 |
|  Clk_IBUF_BUFG | slc/dp/IR_REG/ld_internal[0]                          | hex_seg_OBUF[0]  |               11 |             16 |         1.45 |
|  Clk_IBUF_BUFG | slc/dp/IR_REG/ld_internal[4]                          | hex_seg_OBUF[0]  |                7 |             16 |         2.29 |
|  Clk_IBUF_BUFG | slc/dp/IR_REG/ld_internal[7]                          | hex_seg_OBUF[0]  |                6 |             16 |         2.67 |
|  Clk_IBUF_BUFG | slc/dp/IR_REG/ld_internal[2]                          | hex_seg_OBUF[0]  |                8 |             16 |         2.00 |
|  Clk_IBUF_BUFG | slc/dp/IR_REG/ld_internal[3]                          | hex_seg_OBUF[0]  |                4 |             16 |         4.00 |
|  Clk_IBUF_BUFG | slc/dp/IR_REG/ld_internal[1]                          | hex_seg_OBUF[0]  |                6 |             16 |         2.67 |
|  Clk_IBUF_BUFG | slc/dp/IR_REG/ld_internal[6]                          | hex_seg_OBUF[0]  |                4 |             16 |         4.00 |
|  Clk_IBUF_BUFG | slc/dp/IR_REG/ld_internal[5]                          | hex_seg_OBUF[0]  |                6 |             16 |         2.67 |
|  Clk_IBUF_BUFG |                                                       | hex_seg_OBUF[0]  |                8 |             23 |         2.88 |
|  Clk_IBUF_BUFG | instaRam/we_select                                    | hex_seg_OBUF[0]  |                6 |             24 |         4.00 |
+----------------+-------------------------------------------------------+------------------+------------------+----------------+--------------+


