===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.3020 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2573 ( 15.6%)    0.2573 ( 19.8%)  FIR Parser
    1.1168 ( 67.6%)    0.7664 ( 58.9%)  'firrtl.circuit' Pipeline
    0.0382 (  2.3%)    0.0382 (  2.9%)    CreateSiFiveMetadata
    0.1380 (  8.4%)    0.0730 (  5.6%)    'firrtl.module' Pipeline
    0.1235 (  7.5%)    0.0650 (  5.0%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0145 (  0.9%)    0.0079 (  0.6%)      LowerCHIRRTL
    0.0148 (  0.9%)    0.0148 (  1.1%)    InferWidths
    0.0565 (  3.4%)    0.0565 (  4.3%)    InferResets
    0.0019 (  0.1%)    0.0019 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0027 (  0.2%)    0.0027 (  0.2%)    PrefixModules
    0.0991 (  6.0%)    0.0991 (  7.6%)    LowerFIRRTLTypes
    0.6066 ( 36.7%)    0.3213 ( 24.7%)    'firrtl.module' Pipeline
    0.0897 (  5.4%)    0.0498 (  3.8%)      ExpandWhens
    0.5169 ( 31.3%)    0.2715 ( 20.9%)      Canonicalizer
    0.0242 (  1.5%)    0.0242 (  1.9%)    Inliner
    0.0286 (  1.7%)    0.0286 (  2.2%)    IMConstProp
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1079 (  6.5%)    0.1079 (  8.3%)    'firrtl.module' Pipeline
    0.1079 (  6.5%)    0.1079 (  8.3%)      Canonicalizer
    0.0896 (  5.4%)    0.0896 (  6.9%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1115 (  6.7%)    0.1115 (  8.6%)  'hw.module' Pipeline
    0.0012 (  0.1%)    0.0012 (  0.1%)    HWCleanup
    0.0287 (  1.7%)    0.0287 (  2.2%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0652 (  3.9%)    0.0652 (  5.0%)    Canonicalizer
    0.0154 (  0.9%)    0.0154 (  1.2%)    PrettifyVerilog
    0.0010 (  0.1%)    0.0010 (  0.1%)    HWLegalizeModules
    0.0071 (  0.4%)    0.0071 (  0.5%)  HWLegalizeNames
    0.0689 (  4.2%)    0.0689 (  5.3%)  ExportVerilog
    0.0010 (  0.1%)    0.0010 (  0.1%)  Rest
    1.6524 (100.0%)    1.3020 (100.0%)  Total

{
  totalTime: 1.313,
  maxMemory: 68026368
}
