// Seed: 987287792
module module_0 (
    output uwire   id_0,
    output supply1 id_1
    , id_3
);
  always disable id_4;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    output uwire id_2,
    output wor id_3,
    input tri id_4,
    input wand id_5,
    input supply0 id_6,
    input logic id_7,
    output supply1 id_8,
    output logic id_9
);
  supply0 id_11;
  assign id_11 = 1;
  wire id_12;
  module_0(
      id_8, id_3
  );
  always @(id_4) begin
    id_2 = 1;
    id_9 <= 1;
    assume (1);
    id_2 = id_4;
    id_9 = id_7;
  end
endmodule
