{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1387580132041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1387580132045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 20:55:30 2013 " "Processing started: Fri Dec 20 20:55:30 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1387580132045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1387580132045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta multicicloMIPSFPGA -c multicicloMIPSFPGA " "Command: quartus_sta multicicloMIPSFPGA -c multicicloMIPSFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1387580132047 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1387580132249 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1387580132950 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1387580133125 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1387580133125 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1387580133971 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "multicicloMIPSFPGA.sdc " "Synopsys Design Constraints File file not found: 'multicicloMIPSFPGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1387580134120 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1387580134121 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] " "create_clock -period 1.000 -name multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134166 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name iKEY\[0\] iKEY\[0\] " "create_clock -period 1.000 -name iKEY\[0\] iKEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134166 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name iCLK_28 iCLK_28 " "create_clock -period 1.000 -name iCLK_28 iCLK_28" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134166 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\] multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\] " "create_clock -period 1.000 -name multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\] multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134166 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134166 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux3~12\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux3~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134184 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux3~11\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux3~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134184 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux3~11\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux3~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134184 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux3~12\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux3~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134184 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134184 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux0~8\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134185 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux0~5\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux0~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134185 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux0~5\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux0~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134185 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux0~8\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux0~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134185 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134185 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux1~16\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux1~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134186 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux1~15\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux1~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134186 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux1~15\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux1~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134186 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux1~16\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux1~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134186 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux1~2\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux1~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134186 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux1~2\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134186 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux1~14\|datac " "Node \"multicicloMIPS0\|operativa\|ula\|Mux1~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134186 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux1~14\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux1~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134186 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux1~16\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux1~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134186 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134186 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux2~13\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux2~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134187 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux2~12\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux2~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134187 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux2~12\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux2~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134187 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux2~13\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux2~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134187 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134187 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux5~11\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux5~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134188 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux5~11\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux5~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134188 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134188 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux7~13\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux7~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134189 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux7~13\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux7~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134189 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134189 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux4~11\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux4~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134190 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux4~11\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux4~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134190 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134190 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux6~10\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux6~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134190 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux6~10\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux6~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134190 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134190 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux8~11\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux8~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134191 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux8~7\|datac " "Node \"multicicloMIPS0\|operativa\|ula\|Mux8~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134191 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux8~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux8~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134191 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux8~11\|datac " "Node \"multicicloMIPS0\|operativa\|ula\|Mux8~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134191 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134191 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux10~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux10~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134192 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux10~3\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux10~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134192 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux10~3\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux10~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134192 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux10~7\|datac " "Node \"multicicloMIPS0\|operativa\|ula\|Mux10~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134192 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134192 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux11~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux11~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134193 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux11~2\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux11~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134193 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux11~2\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux11~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134193 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux11~3\|datac " "Node \"multicicloMIPS0\|operativa\|ula\|Mux11~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134193 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux11~3\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux11~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134193 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux11~7\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux11~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134193 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134193 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux9~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux9~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134194 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux9~2\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux9~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134194 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux9~2\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux9~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134194 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux9~3\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux9~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134194 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux9~3\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux9~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134194 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux9~6\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux9~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134194 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux9~6\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux9~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134194 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux9~7\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux9~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134194 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134194 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux14~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux14~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134195 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux14~3\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux14~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134195 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux14~3\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux14~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134195 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux14~7\|datac " "Node \"multicicloMIPS0\|operativa\|ula\|Mux14~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134195 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134195 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux13~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux13~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134196 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux13~2\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux13~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134196 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux13~2\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux13~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134196 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux13~3\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux13~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134196 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux13~3\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux13~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134196 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux13~7\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux13~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134196 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134196 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux15~10\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux15~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134197 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux15~0\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux15~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134197 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux15~0\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux15~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134197 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux15~6\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux15~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134197 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux15~6\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux15~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134197 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux15~7\|datac " "Node \"multicicloMIPS0\|operativa\|ula\|Mux15~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134197 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux15~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux15~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134197 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux15~10\|datac " "Node \"multicicloMIPS0\|operativa\|ula\|Mux15~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134197 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux15~7\|datad " "Node \"multicicloMIPS0\|operativa\|ula\|Mux15~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134197 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134197 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux24~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux24~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134199 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux24~2\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux24~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134199 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux24~2\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux24~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134199 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux24~3\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux24~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134199 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux24~3\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux24~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134199 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux24~7\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux24~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134199 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134199 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux25~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux25~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134200 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux25~2\|datac " "Node \"multicicloMIPS0\|operativa\|ula\|Mux25~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134200 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux25~2\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux25~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134200 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux25~3\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux25~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134200 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux25~3\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux25~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134200 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux25~7\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux25~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134200 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134200 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux27~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux27~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134201 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux27~2\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux27~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134201 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux27~2\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux27~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134201 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux27~3\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux27~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134201 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux27~3\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux27~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134201 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux27~7\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux27~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134201 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134201 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux26~12\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux26~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134202 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux26~7\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux26~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134202 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux26~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux26~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134202 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux26~8\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux26~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134202 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux26~8\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux26~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134202 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux26~12\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux26~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134202 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134202 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux22~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux22~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134203 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux22~6\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux22~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134203 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux22~6\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux22~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134203 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux22~7\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux22~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134203 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134203 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux20~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux20~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134204 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux20~6\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux20~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134204 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux20~6\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux20~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134204 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux20~7\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux20~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134204 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134204 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux23~9\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux23~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134205 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux23~8\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux23~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134205 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux23~8\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux23~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134205 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux23~9\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux23~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134205 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134205 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux21~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux21~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134206 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux21~6\|datac " "Node \"multicicloMIPS0\|operativa\|ula\|Mux21~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134206 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux21~6\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux21~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134206 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux21~7\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux21~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134206 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134206 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux16~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux16~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134207 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux16~6\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux16~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134207 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux16~6\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux16~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134207 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux16~7\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux16~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134207 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134207 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux19~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux19~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134207 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux19~6\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux19~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134207 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux19~6\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux19~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134207 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux19~7\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux19~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134207 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134207 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux18~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux18~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134208 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux18~6\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux18~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134208 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux18~6\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux18~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134208 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux18~7\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux18~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134208 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134208 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux17~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux17~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134209 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux17~6\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux17~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134209 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux17~6\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux17~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134209 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux17~7\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux17~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134209 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134209 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux29~18\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux29~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134210 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux29~18\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux29~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134210 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134210 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux28~8\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux28~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134211 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux28~8\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux28~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134211 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134211 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux30~8\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux30~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134211 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux30~5\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux30~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134211 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux30~5\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux30~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134211 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux30~8\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux30~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134211 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux30~2\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux30~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134211 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux30~2\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux30~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134211 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux30~4\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux30~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134211 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux30~4\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux30~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134211 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux30~5\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux30~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134211 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134211 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux31~17\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux31~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134213 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux31~14\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux31~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134213 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux31~14\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux31~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134213 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux31~17\|datac " "Node \"multicicloMIPS0\|operativa\|ula\|Mux31~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134213 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux31~12\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux31~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134213 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux31~12\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux31~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134213 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux31~13\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux31~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134213 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux31~13\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux31~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134213 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux31~14\|datac " "Node \"multicicloMIPS0\|operativa\|ula\|Mux31~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134213 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134213 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux12~7\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux12~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134215 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux12~3\|datab " "Node \"multicicloMIPS0\|operativa\|ula\|Mux12~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134215 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux12~3\|combout " "Node \"multicicloMIPS0\|operativa\|ula\|Mux12~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134215 ""} { "Warning" "WSTA_SCC_NODE" "multicicloMIPS0\|operativa\|ula\|Mux12~7\|dataa " "Node \"multicicloMIPS0\|operativa\|ula\|Mux12~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387580134215 ""}  } { { "ulaMIPS.vhd" "" { Text "/home/andressa/Programas/altera/13.1/Projetos/multicicloMIPSFPGA/ulaMIPS.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1387580134215 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1387580134324 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1387580134380 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1387580134555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.126 " "Worst-case setup slack is -15.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.126     -7352.322 iKEY\[0\]  " "  -15.126     -7352.322 iKEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.426       -24.786 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\]  " "   -3.426       -24.786 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.078      -130.773 iCLK_28  " "   -3.078      -130.773 iCLK_28 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.442        -2.662 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\]  " "   -1.442        -2.662 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1387580134557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.175 " "Worst-case hold slack is -3.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.175       -19.307 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\]  " "   -3.175       -19.307 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.785        -7.115 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\]  " "   -2.785        -7.115 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.753       -59.114 iKEY\[0\]  " "   -2.753       -59.114 iKEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.027         0.000 iCLK_28  " "    1.027         0.000 iCLK_28 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1387580134612 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1387580134616 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1387580134619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -329.380 iCLK_28  " "   -2.000      -329.380 iCLK_28 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222     -1189.222 iKEY\[0\]  " "   -1.222     -1189.222 iKEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\]  " "    0.500         0.000 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\]  " "    0.500         0.000 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580134624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1387580134624 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1387580136297 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1387580136303 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1387580136724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.393 " "Worst-case setup slack is -6.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580136738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580136738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.393     -2977.303 iKEY\[0\]  " "   -6.393     -2977.303 iKEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580136738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.460       -55.483 iCLK_28  " "   -1.460       -55.483 iCLK_28 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580136738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.315        -2.916 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\]  " "   -1.315        -2.916 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580136738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.036         0.000 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\]  " "    0.036         0.000 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580136738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1387580136738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.829 " "Worst-case hold slack is -1.829" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580136802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580136802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.829       -12.617 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\]  " "   -1.829       -12.617 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580136802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.632        -4.781 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\]  " "   -1.632        -4.781 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580136802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.570       -38.415 iKEY\[0\]  " "   -1.570       -38.415 iKEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580136802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214         0.000 iCLK_28  " "    0.214         0.000 iCLK_28 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580136802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1387580136802 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1387580136817 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1387580136833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580136851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580136851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -329.380 iCLK_28  " "   -2.000      -329.380 iCLK_28 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580136851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222     -1189.222 iKEY\[0\]  " "   -1.222     -1189.222 iKEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580136851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\]  " "    0.500         0.000 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|estado\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580136851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\]  " "    0.500         0.000 multicicloMIPS:multicicloMIPS0\|controleMIPS:controle\|opALU\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1387580136851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1387580136851 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1387580138597 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1387580138921 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1387580138947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 189 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 189 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "344 " "Peak virtual memory: 344 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1387580139440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 20:55:39 2013 " "Processing ended: Fri Dec 20 20:55:39 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1387580139440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1387580139440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1387580139440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1387580139440 ""}
