// Seed: 2546645660
macromodule module_0 (
    output wand id_0,
    input supply1 id_1,
    input wire id_2,
    input uwire id_3,
    input tri0 id_4,
    output tri0 id_5,
    input supply1 id_6
);
  reg id_8;
  always begin
    @(posedge id_2, negedge 1'b0 or posedge (1)) $display(1);
    if (id_8);
  end
  wire id_9, id_10;
  always begin
    #1 disable id_11;
    id_8 <= 1;
  end
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    output wand id_2,
    input tri1 id_3,
    output wor id_4,
    input tri id_5,
    input wire id_6,
    output uwire id_7,
    input supply0 id_8,
    input tri1 id_9,
    input wand id_10,
    input tri0 id_11
);
  wire id_13, id_14;
  module_0(
      id_2, id_10, id_6, id_9, id_5, id_2, id_6
  );
endmodule
