<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>AXI Responder NAP</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part27.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_2D_Network_on_Chip_User_Guide_UG089.html">Contents</a><span> | </span><a href="part29.htm">Next &gt;</a></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark54">&zwnj;</a>AXI Responder NAP<a name="bookmark60">&zwnj;</a></p><p style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The</p><p class="s19" style="padding-top: 8pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_NAP_AXI_SLAVE</p><p style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">macro presents a 256-bit AXI responder to initiator user logic in the fabric and</p><p style="padding-left: 6pt;text-indent: 0pt;text-align: left;">connects to the rows of the 2D NoC. The resulting connection uses standard AXI4 protocol for read and write transactions and connects the user logic to any peripherals on the 2D NoC, including the interface subsystems, as well as other user logic in the FPGA fabric connected through a NAP. The input clock drives the user logic in the FPGA fabric. The 2D NoC uses this clock for any clock-crossing logic. The following is a block diagram of the AXI responder NAP.</p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 29pt;text-indent: 0pt;text-align: left;"><span><img width="611" height="298" alt="image" src="Image_041.png"/></span></p><p class="s14" style="padding-top: 8pt;padding-left: 30pt;text-indent: 0pt;text-align: center;">Figure 7: <span class="h4">AXI Responder NAP Block Diagram</span></p><p class="s16" style="padding-top: 10pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a href="https://www.achronix.com/documentation/speedster7t-component-library-user-guide-ug086" class="s3" target="_blank">For details on port names and instantiating the component, see the &quot;Speedster7t Network on Chip Primitives&quot; chapter in the </a><a href="https://www.achronix.com/documentation/speedster7t-component-library-user-guide-ug086" class="s21" target="_blank">Speedster7t Component Library User Guide </a>(UG086)<span style=" color: #303030;">.</span></p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part27.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_2D_Network_on_Chip_User_Guide_UG089.html">Contents</a><span> | </span><a href="part29.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
