{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656127076342 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656127076343 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 25 00:17:56 2022 " "Processing started: Sat Jun 25 00:17:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656127076343 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127076343 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uc1 -c uc1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off uc1 -c uc1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127076343 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1656127077070 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656127077070 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type UC_1.v(27) " "Verilog HDL Declaration warning at UC_1.v(27): \"type\" is SystemVerilog-2005 keyword" {  } { { "UC_1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/UC_1.v" 27 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1656127087099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc_1.v 1 1 " "Found 1 design units, including 1 entities, in source file uc_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC_1 " "Found entity 1: UC_1" {  } { { "UC_1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/UC_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656127087100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc2.v 1 1 " "Found 1 design units, including 1 entities, in source file uc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC2 " "Found entity 1: UC2" {  } { { "UC2.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/UC2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656127087103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uc1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uc1 " "Found entity 1: uc1" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656127087106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom1 " "Found entity 1: rom1" {  } { { "rom1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/rom1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656127087109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8.v 1 1 " "Found 1 design units, including 1 entities, in source file reg8.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg8 " "Found entity 1: reg8" {  } { { "reg8.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/reg8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656127087112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087112 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fetch.v(15) " "Verilog HDL information at fetch.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656127087115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656127087115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656127087118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_4 " "Found entity 1: mux8_4" {  } { { "mux8_4.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mux8_4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656127087121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656127087124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "pll1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/pll1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656127087128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom2.v 1 1 " "Found 1 design units, including 1 entities, in source file rom2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom2 " "Found entity 1: rom2" {  } { { "rom2.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/rom2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656127087131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087131 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register_bank.v(30) " "Verilog HDL information at register_bank.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "register_bank.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656127087134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/register_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656127087134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.v 1 1 " "Found 1 design units, including 1 entities, in source file reg16.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "reg16.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/reg16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656127087137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mux2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656127087140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file constant_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 constant_reg " "Found entity 1: constant_reg" {  } { { "constant_reg.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/constant_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656127087142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testbench.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/testbench.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656127087145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656127087148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_block.v 1 1 " "Found 1 design units, including 1 entities, in source file carry_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_block " "Found entity 1: carry_block" {  } { { "carry_block.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/carry_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656127087151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_1.v 1 1 " "Found 1 design units, including 1 entities, in source file block_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block_1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/Block_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656127087154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data.v 1 1 " "Found 1 design units, including 1 entities, in source file data.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA " "Found entity 1: DATA" {  } { { "DATA.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/DATA.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656127087157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.v 0 0 " "Found 0 design units, including 0 entities, in source file block2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block3.v 1 1 " "Found 1 design units, including 1 entities, in source file block3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block3 " "Found entity 1: Block3" {  } { { "Block3.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/Block3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656127087163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087163 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "super_register_bank.v(53) " "Verilog HDL information at super_register_bank.v(53): always construct contains both blocking and non-blocking assignments" {  } { { "super_register_bank.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/super_register_bank.v" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656127087166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "super_register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file super_register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 super_register_bank " "Found entity 1: super_register_bank" {  } { { "super_register_bank.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/super_register_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656127087167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087167 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "stack.v " "Can't analyze file -- file stack.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1656127087176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mir.v 1 1 " "Found 1 design units, including 1 entities, in source file mir.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIR " "Found entity 1: MIR" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656127087179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087179 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "constant_reg.v(17) " "Verilog HDL or VHDL warning at constant_reg.v(17): conditional expression evaluates to a constant" {  } { { "constant_reg.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/constant_reg.v" 17 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1656127087182 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uc1 " "Elaborating entity \"uc1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1656127087318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 pll1:inst9 " "Elaborating entity \"pll1\" for hierarchy \"pll1:inst9\"" {  } { { "uc1.bdf" "inst9" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { -208 224 536 32 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656127087354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll1:inst9\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll1:inst9\|altpll:altpll_component\"" {  } { { "pll1.v" "altpll_component" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/pll1.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656127087410 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll1:inst9\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll1:inst9\|altpll:altpll_component\"" {  } { { "pll1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/pll1.v" 120 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656127087412 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll1:inst9\|altpll:altpll_component " "Instantiated megafunction \"pll1:inst9\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 8000 " "Parameter \"clk1_phase_shift\" = \"8000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 16000 " "Parameter \"clk2_phase_shift\" = \"16000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 2 " "Parameter \"clk3_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 24000 " "Parameter \"clk3_phase_shift\" = \"24000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 2 " "Parameter \"clk4_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 1 " "Parameter \"clk4_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 32000 " "Parameter \"clk4_phase_shift\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087412 ""}  } { { "pll1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/pll1.v" 120 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656127087412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1_altpll " "Found entity 1: pll1_altpll" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/pll1_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656127087481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1_altpll pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated " "Elaborating entity \"pll1_altpll\" for hierarchy \"pll1:inst9\|altpll:altpll_component\|pll1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656127087482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst1 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst1\"" {  } { { "uc1.bdf" "inst1" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { -32 832 1048 176 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656127087486 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rj decoder.v(24) " "Verilog HDL Always Construct warning at decoder.v(24): variable \"Rj\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1656127087488 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decoder.v(28) " "Verilog HDL Case Statement warning at decoder.v(28): incomplete case statement has no default case item" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1656127087488 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUC decoder.v(21) " "Verilog HDL Always Construct warning at decoder.v(21): inferring latch(es) for variable \"ALUC\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656127087488 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SH decoder.v(21) " "Verilog HDL Always Construct warning at decoder.v(21): inferring latch(es) for variable \"SH\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656127087488 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "KMux decoder.v(21) " "Verilog HDL Always Construct warning at decoder.v(21): inferring latch(es) for variable \"KMux\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656127087488 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MR decoder.v(21) " "Verilog HDL Always Construct warning at decoder.v(21): inferring latch(es) for variable \"MR\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656127087488 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MW decoder.v(21) " "Verilog HDL Always Construct warning at decoder.v(21): inferring latch(es) for variable \"MW\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656127087488 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sel_B decoder.v(21) " "Verilog HDL Always Construct warning at decoder.v(21): inferring latch(es) for variable \"Sel_B\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656127087488 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sel_C decoder.v(21) " "Verilog HDL Always Construct warning at decoder.v(21): inferring latch(es) for variable \"Sel_C\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656127087488 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Type decoder.v(21) " "Verilog HDL Always Construct warning at decoder.v(21): inferring latch(es) for variable \"Type\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656127087488 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Dadd decoder.v(21) " "Verilog HDL Always Construct warning at decoder.v(21): inferring latch(es) for variable \"Dadd\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656127087488 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[0\] decoder.v(21) " "Inferred latch for \"Dadd\[0\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087488 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[1\] decoder.v(21) " "Inferred latch for \"Dadd\[1\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087488 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[2\] decoder.v(21) " "Inferred latch for \"Dadd\[2\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087488 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[3\] decoder.v(21) " "Inferred latch for \"Dadd\[3\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087488 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[4\] decoder.v(21) " "Inferred latch for \"Dadd\[4\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087488 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[5\] decoder.v(21) " "Inferred latch for \"Dadd\[5\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087488 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[6\] decoder.v(21) " "Inferred latch for \"Dadd\[6\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087488 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[7\] decoder.v(21) " "Inferred latch for \"Dadd\[7\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087489 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[8\] decoder.v(21) " "Inferred latch for \"Dadd\[8\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087489 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[9\] decoder.v(21) " "Inferred latch for \"Dadd\[9\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087489 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[0\] decoder.v(21) " "Inferred latch for \"Type\[0\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087489 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[1\] decoder.v(21) " "Inferred latch for \"Type\[1\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087489 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[2\] decoder.v(21) " "Inferred latch for \"Type\[2\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087489 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[3\] decoder.v(21) " "Inferred latch for \"Type\[3\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087489 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[4\] decoder.v(21) " "Inferred latch for \"Type\[4\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087489 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[5\] decoder.v(21) " "Inferred latch for \"Type\[5\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087489 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[6\] decoder.v(21) " "Inferred latch for \"Type\[6\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087489 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[0\] decoder.v(21) " "Inferred latch for \"Sel_C\[0\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087489 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[1\] decoder.v(21) " "Inferred latch for \"Sel_C\[1\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087489 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[2\] decoder.v(21) " "Inferred latch for \"Sel_C\[2\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087489 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[3\] decoder.v(21) " "Inferred latch for \"Sel_C\[3\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087489 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[4\] decoder.v(21) " "Inferred latch for \"Sel_C\[4\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087489 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[5\] decoder.v(21) " "Inferred latch for \"Sel_C\[5\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087489 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[0\] decoder.v(21) " "Inferred latch for \"Sel_B\[0\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087489 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[1\] decoder.v(21) " "Inferred latch for \"Sel_B\[1\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087489 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[2\] decoder.v(21) " "Inferred latch for \"Sel_B\[2\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087489 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[3\] decoder.v(21) " "Inferred latch for \"Sel_B\[3\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087489 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[4\] decoder.v(21) " "Inferred latch for \"Sel_B\[4\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087489 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[5\] decoder.v(21) " "Inferred latch for \"Sel_B\[5\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087489 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MW decoder.v(21) " "Inferred latch for \"MW\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087489 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MR decoder.v(21) " "Inferred latch for \"MR\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087489 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KMux decoder.v(21) " "Inferred latch for \"KMux\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087489 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SH\[0\] decoder.v(21) " "Inferred latch for \"SH\[0\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087490 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SH\[1\] decoder.v(21) " "Inferred latch for \"SH\[1\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087490 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[0\] decoder.v(21) " "Inferred latch for \"ALUC\[0\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087490 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[1\] decoder.v(21) " "Inferred latch for \"ALUC\[1\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087490 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[2\] decoder.v(21) " "Inferred latch for \"ALUC\[2\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087490 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[3\] decoder.v(21) " "Inferred latch for \"ALUC\[3\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087490 "|uc1|decoder:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:inst20 " "Elaborating entity \"mux2\" for hierarchy \"mux2:inst20\"" {  } { { "uc1.bdf" "inst20" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 560 408 552 640 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656127087498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mux2:inst20\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"mux2:inst20\|lpm_mux:LPM_MUX_component\"" {  } { { "mux2.v" "LPM_MUX_component" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mux2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656127087538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux2:inst20\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"mux2:inst20\|lpm_mux:LPM_MUX_component\"" {  } { { "mux2.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mux2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656127087539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux2:inst20\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"mux2:inst20\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087539 ""}  } { { "mux2.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mux2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656127087539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/mux_tsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656127087599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tsc mux2:inst20\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated " "Elaborating entity \"mux_tsc\" for hierarchy \"mux2:inst20\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656127087599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom1 rom1:inst " "Elaborating entity \"rom1\" for hierarchy \"rom1:inst\"" {  } { { "uc1.bdf" "inst" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 512 80 296 640 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656127087610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom1:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom1:inst\|altsyncram:altsyncram_component\"" {  } { { "rom1.v" "altsyncram_component" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/rom1.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656127087673 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom1:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom1:inst\|altsyncram:altsyncram_component\"" {  } { { "rom1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/rom1.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656127087674 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom1:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom1:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file prog1.hex " "Parameter \"init_file\" = \"prog1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087674 ""}  } { { "rom1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/rom1.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656127087674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mr91 " "Found entity 1: altsyncram_mr91" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656127087742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mr91 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated " "Elaborating entity \"altsyncram_mr91\" for hierarchy \"rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656127087742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:inst4 " "Elaborating entity \"fetch\" for hierarchy \"fetch:inst4\"" {  } { { "uc1.bdf" "inst4" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 152 288 488 296 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656127087747 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 fetch.v(18) " "Verilog HDL assignment warning at fetch.v(18): truncated value with size 32 to match size of target (11)" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656127087749 "|uc1|fetch:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 fetch.v(29) " "Verilog HDL assignment warning at fetch.v(29): truncated value with size 32 to match size of target (11)" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656127087749 "|uc1|fetch:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 fetch.v(34) " "Verilog HDL assignment warning at fetch.v(34): truncated value with size 32 to match size of target (11)" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656127087749 "|uc1|fetch:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block1 Block1:inst10 " "Elaborating entity \"Block1\" for hierarchy \"Block1:inst10\"" {  } { { "uc1.bdf" "inst10" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 352 208 416 464 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656127087749 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Block_1.v(12) " "Verilog HDL Case Statement warning at Block_1.v(12): incomplete case statement has no default case item" {  } { { "Block_1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/Block_1.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1656127087750 "|uc1|Block1:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B1OUT Block_1.v(10) " "Verilog HDL Always Construct warning at Block_1.v(10): inferring latch(es) for variable \"B1OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "Block_1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/Block_1.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656127087750 "|uc1|Block1:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SR_OUT Block_1.v(10) " "Verilog HDL Always Construct warning at Block_1.v(10): inferring latch(es) for variable \"SR_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "Block_1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/Block_1.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656127087750 "|uc1|Block1:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SR_OUT Block_1.v(10) " "Inferred latch for \"SR_OUT\" at Block_1.v(10)" {  } { { "Block_1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/Block_1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087750 "|uc1|Block1:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1OUT Block_1.v(10) " "Inferred latch for \"B1OUT\" at Block_1.v(10)" {  } { { "Block_1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/Block_1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087751 "|uc1|Block1:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_block carry_block:inst8 " "Elaborating entity \"carry_block\" for hierarchy \"carry_block:inst8\"" {  } { { "uc1.bdf" "inst8" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 544 1136 1280 656 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656127087751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst5 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst5\"" {  } { { "uc1.bdf" "inst5" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 408 1120 1288 520 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656127087753 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cy_in alu.v(17) " "Verilog HDL Always Construct warning at alu.v(17): variable \"cy_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1656127087754 "|uc1|ALU:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z alu.v(9) " "Verilog HDL Always Construct warning at alu.v(9): inferring latch(es) for variable \"z\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656127087754 "|uc1|ALU:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cy_out alu.v(9) " "Verilog HDL Always Construct warning at alu.v(9): inferring latch(es) for variable \"cy_out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656127087754 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy_out alu.v(9) " "Inferred latch for \"cy_out\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087754 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[0\] alu.v(9) " "Inferred latch for \"z\[0\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087754 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[1\] alu.v(9) " "Inferred latch for \"z\[1\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087754 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[2\] alu.v(9) " "Inferred latch for \"z\[2\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087754 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[3\] alu.v(9) " "Inferred latch for \"z\[3\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087754 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[4\] alu.v(9) " "Inferred latch for \"z\[4\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087754 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[5\] alu.v(9) " "Inferred latch for \"z\[5\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087754 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[6\] alu.v(9) " "Inferred latch for \"z\[6\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087754 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[7\] alu.v(9) " "Inferred latch for \"z\[7\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087754 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[8\] alu.v(9) " "Inferred latch for \"z\[8\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087754 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[9\] alu.v(9) " "Inferred latch for \"z\[9\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087754 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[10\] alu.v(9) " "Inferred latch for \"z\[10\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087754 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[11\] alu.v(9) " "Inferred latch for \"z\[11\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087754 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[12\] alu.v(9) " "Inferred latch for \"z\[12\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087754 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[13\] alu.v(9) " "Inferred latch for \"z\[13\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087754 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[14\] alu.v(9) " "Inferred latch for \"z\[14\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087754 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[15\] alu.v(9) " "Inferred latch for \"z\[15\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087754 "|uc1|ALU:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "super_register_bank super_register_bank:inst2 " "Elaborating entity \"super_register_bank\" for hierarchy \"super_register_bank:inst2\"" {  } { { "uc1.bdf" "inst2" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 616 656 928 856 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656127087768 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "updateBlock3 super_register_bank.v(53) " "Verilog HDL warning at super_register_bank.v(53): assignments to updateBlock3 create a combinational loop" {  } { { "super_register_bank.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/super_register_bank.v" 53 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1656127087773 "|uc1|super_register_bank:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block3 super_register_bank:inst2\|Block3:block3 " "Elaborating entity \"Block3\" for hierarchy \"super_register_bank:inst2\|Block3:block3\"" {  } { { "super_register_bank.v" "block3" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/super_register_bank.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656127087774 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Block3.v(24) " "Verilog HDL Case Statement warning at Block3.v(24): incomplete case statement has no default case item" {  } { { "Block3.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/Block3.v" 24 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1656127087776 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "mux_a mux_a Block3.v(17) " "Verilog HDL warning at Block3.v(17): variable mux_a in static task or function mux_a may have unintended latch behavior" {  } { { "Block3.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/Block3.v" 17 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127087776 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "mux_a Block3.v(17) " "Verilog HDL Function Declaration warning at Block3.v(17): function \"mux_a\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "Block3.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/Block3.v" 17 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Analysis & Synthesis" 0 -1 1656127087776 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Block3.v(65) " "Verilog HDL Case Statement warning at Block3.v(65): incomplete case statement has no default case item" {  } { { "Block3.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/Block3.v" 65 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1656127087776 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "mux_b mux_b Block3.v(58) " "Verilog HDL warning at Block3.v(58): variable mux_b in static task or function mux_b may have unintended latch behavior" {  } { { "Block3.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/Block3.v" 58 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127087776 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "mux_b Block3.v(58) " "Verilog HDL Function Declaration warning at Block3.v(58): function \"mux_b\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "Block3.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/Block3.v" 58 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Analysis & Synthesis" 0 -1 1656127087776 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mux_a 0 Block3.v(17) " "Net \"mux_a\" at Block3.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "Block3.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/Block3.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656127087776 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mux_b 0 Block3.v(58) " "Net \"mux_b\" at Block3.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "Block3.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/Block3.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656127087776 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC_1 UC_1:UC1 " "Elaborating entity \"UC_1\" for hierarchy \"UC_1:UC1\"" {  } { { "uc1.bdf" "UC1" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 296 1920 2136 440 "UC1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656127087777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIR MIR:MIR3 " "Elaborating entity \"MIR\" for hierarchy \"MIR:MIR3\"" {  } { { "uc1.bdf" "MIR3" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 488 2336 2576 728 "MIR3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656127087779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA DATA:inst12 " "Elaborating entity \"DATA\" for hierarchy \"DATA:inst12\"" {  } { { "uc1.bdf" "inst12" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 728 184 400 856 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656127087788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DATA:inst12\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DATA:inst12\|altsyncram:altsyncram_component\"" {  } { { "DATA.v" "altsyncram_component" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/DATA.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656127087800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DATA:inst12\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DATA:inst12\|altsyncram:altsyncram_component\"" {  } { { "DATA.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/DATA.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656127087801 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DATA:inst12\|altsyncram:altsyncram_component " "Instantiated megafunction \"DATA:inst12\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DATA.hex " "Parameter \"init_file\" = \"DATA.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127087801 ""}  } { { "DATA.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/DATA.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656127087801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_joi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_joi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_joi1 " "Found entity 1: altsyncram_joi1" {  } { { "db/altsyncram_joi1.tdf" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/db/altsyncram_joi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656127087869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127087869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_joi1 DATA:inst12\|altsyncram:altsyncram_component\|altsyncram_joi1:auto_generated " "Elaborating entity \"altsyncram_joi1\" for hierarchy \"DATA:inst12\|altsyncram:altsyncram_component\|altsyncram_joi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656127087870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_reg constant_reg:inst6 " "Elaborating entity \"constant_reg\" for hierarchy \"constant_reg:inst6\"" {  } { { "uc1.bdf" "inst6" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 264 848 1040 408 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656127087873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:inst7 " "Elaborating entity \"shifter\" for hierarchy \"shifter:inst7\"" {  } { { "uc1.bdf" "inst7" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 760 1224 1456 840 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656127087875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC2 UC2:UC2 " "Elaborating entity \"UC2\" for hierarchy \"UC2:UC2\"" {  } { { "uc1.bdf" "UC2" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { -128 2736 2912 80 "UC2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656127087876 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "super_register_bank:inst2\|updateBlock3 " "Net \"super_register_bank:inst2\|updateBlock3\" is missing source, defaulting to GND" {  } { { "super_register_bank.v" "updateBlock3" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/super_register_bank.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1656127087954 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1656127087954 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fetch:inst4\|stack " "RAM logic \"fetch:inst4\|stack\" is uninferred due to inappropriate RAM size" {  } { { "fetch.v" "stack" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1656127088310 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1656127088310 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:inst1\|Sel_B\[5\] decoder:inst1\|Sel_B\[1\] " "Duplicate LATCH primitive \"decoder:inst1\|Sel_B\[5\]\" merged with LATCH primitive \"decoder:inst1\|Sel_B\[1\]\"" {  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1656127088980 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1656127088980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|KMux " "Latch decoder:inst1\|KMux has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HOLD " "Ports D and ENA on the latch are fed by the same signal HOLD" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 464 1568 1736 480 "HOLD" "" } { 160 -8 24 177 "HOLD" "" } { 600 -120 -92 617 "HOLD" "" } { 696 392 432 713 "HOLD" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088981 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_B\[1\] " "Latch decoder:inst1\|Sel_B\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HOLD " "Ports D and ENA on the latch are fed by the same signal HOLD" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 464 1568 1736 480 "HOLD" "" } { 160 -8 24 177 "HOLD" "" } { 600 -120 -92 617 "HOLD" "" } { 696 392 432 713 "HOLD" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088981 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[5\] " "Latch decoder:inst1\|Sel_C\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HOLD " "Ports D and ENA on the latch are fed by the same signal HOLD" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 464 1568 1736 480 "HOLD" "" } { 160 -8 24 177 "HOLD" "" } { 600 -120 -92 617 "HOLD" "" } { 696 392 432 713 "HOLD" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088981 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[4\] " "Latch decoder:inst1\|Sel_C\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HOLD " "Ports D and ENA on the latch are fed by the same signal HOLD" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 464 1568 1736 480 "HOLD" "" } { 160 -8 24 177 "HOLD" "" } { 600 -120 -92 617 "HOLD" "" } { 696 392 432 713 "HOLD" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088981 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[3\] " "Latch decoder:inst1\|Sel_C\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HOLD " "Ports D and ENA on the latch are fed by the same signal HOLD" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 464 1568 1736 480 "HOLD" "" } { 160 -8 24 177 "HOLD" "" } { 600 -120 -92 617 "HOLD" "" } { 696 392 432 713 "HOLD" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088981 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[2\] " "Latch decoder:inst1\|Sel_C\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HOLD " "Ports D and ENA on the latch are fed by the same signal HOLD" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 464 1568 1736 480 "HOLD" "" } { 160 -8 24 177 "HOLD" "" } { 600 -120 -92 617 "HOLD" "" } { 696 392 432 713 "HOLD" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088981 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[1\] " "Latch decoder:inst1\|Sel_C\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HOLD " "Ports D and ENA on the latch are fed by the same signal HOLD" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 464 1568 1736 480 "HOLD" "" } { 160 -8 24 177 "HOLD" "" } { 600 -120 -92 617 "HOLD" "" } { 696 392 432 713 "HOLD" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088981 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[0\] " "Latch decoder:inst1\|Sel_C\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HOLD " "Ports D and ENA on the latch are fed by the same signal HOLD" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 464 1568 1736 480 "HOLD" "" } { 160 -8 24 177 "HOLD" "" } { 600 -120 -92 617 "HOLD" "" } { 696 392 432 713 "HOLD" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088982 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[15\] " "Latch ALU:inst5\|z\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIR:MIR2\|ALUC_OUT\[2\] " "Ports D and ENA on the latch are fed by the same signal MIR:MIR2\|ALUC_OUT\[2\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088982 ""}  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[14\] " "Latch ALU:inst5\|z\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIR:MIR2\|ALUC_OUT\[1\] " "Ports D and ENA on the latch are fed by the same signal MIR:MIR2\|ALUC_OUT\[1\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088982 ""}  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[13\] " "Latch ALU:inst5\|z\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIR:MIR2\|ALUC_OUT\[1\] " "Ports D and ENA on the latch are fed by the same signal MIR:MIR2\|ALUC_OUT\[1\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088982 ""}  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[12\] " "Latch ALU:inst5\|z\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIR:MIR2\|ALUC_OUT\[1\] " "Ports D and ENA on the latch are fed by the same signal MIR:MIR2\|ALUC_OUT\[1\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088982 ""}  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[11\] " "Latch ALU:inst5\|z\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIR:MIR2\|ALUC_OUT\[1\] " "Ports D and ENA on the latch are fed by the same signal MIR:MIR2\|ALUC_OUT\[1\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088982 ""}  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[10\] " "Latch ALU:inst5\|z\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIR:MIR2\|ALUC_OUT\[1\] " "Ports D and ENA on the latch are fed by the same signal MIR:MIR2\|ALUC_OUT\[1\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088982 ""}  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[9\] " "Latch ALU:inst5\|z\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIR:MIR2\|ALUC_OUT\[1\] " "Ports D and ENA on the latch are fed by the same signal MIR:MIR2\|ALUC_OUT\[1\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088982 ""}  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[8\] " "Latch ALU:inst5\|z\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIR:MIR2\|ALUC_OUT\[1\] " "Ports D and ENA on the latch are fed by the same signal MIR:MIR2\|ALUC_OUT\[1\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088982 ""}  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[7\] " "Latch ALU:inst5\|z\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIR:MIR2\|ALUC_OUT\[1\] " "Ports D and ENA on the latch are fed by the same signal MIR:MIR2\|ALUC_OUT\[1\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088982 ""}  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[6\] " "Latch ALU:inst5\|z\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIR:MIR2\|ALUC_OUT\[1\] " "Ports D and ENA on the latch are fed by the same signal MIR:MIR2\|ALUC_OUT\[1\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088983 ""}  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[5\] " "Latch ALU:inst5\|z\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIR:MIR2\|ALUC_OUT\[1\] " "Ports D and ENA on the latch are fed by the same signal MIR:MIR2\|ALUC_OUT\[1\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088983 ""}  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[4\] " "Latch ALU:inst5\|z\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIR:MIR2\|ALUC_OUT\[1\] " "Ports D and ENA on the latch are fed by the same signal MIR:MIR2\|ALUC_OUT\[1\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088983 ""}  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[3\] " "Latch ALU:inst5\|z\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIR:MIR2\|ALUC_OUT\[1\] " "Ports D and ENA on the latch are fed by the same signal MIR:MIR2\|ALUC_OUT\[1\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088983 ""}  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[2\] " "Latch ALU:inst5\|z\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIR:MIR2\|ALUC_OUT\[1\] " "Ports D and ENA on the latch are fed by the same signal MIR:MIR2\|ALUC_OUT\[1\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088983 ""}  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[1\] " "Latch ALU:inst5\|z\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIR:MIR2\|ALUC_OUT\[1\] " "Ports D and ENA on the latch are fed by the same signal MIR:MIR2\|ALUC_OUT\[1\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088983 ""}  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[0\] " "Latch ALU:inst5\|z\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIR:MIR2\|ALUC_OUT\[2\] " "Ports D and ENA on the latch are fed by the same signal MIR:MIR2\|ALUC_OUT\[2\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088983 ""}  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|ALUC\[3\] " "Latch decoder:inst1\|ALUC\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HOLD " "Ports D and ENA on the latch are fed by the same signal HOLD" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 464 1568 1736 480 "HOLD" "" } { 160 -8 24 177 "HOLD" "" } { 600 -120 -92 617 "HOLD" "" } { 696 392 432 713 "HOLD" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088983 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|ALUC\[2\] " "Latch decoder:inst1\|ALUC\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HOLD " "Ports D and ENA on the latch are fed by the same signal HOLD" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 464 1568 1736 480 "HOLD" "" } { 160 -8 24 177 "HOLD" "" } { 600 -120 -92 617 "HOLD" "" } { 696 392 432 713 "HOLD" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088983 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|ALUC\[1\] " "Latch decoder:inst1\|ALUC\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HOLD " "Ports D and ENA on the latch are fed by the same signal HOLD" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 464 1568 1736 480 "HOLD" "" } { 160 -8 24 177 "HOLD" "" } { 600 -120 -92 617 "HOLD" "" } { 696 392 432 713 "HOLD" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088984 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|ALUC\[0\] " "Latch decoder:inst1\|ALUC\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HOLD " "Ports D and ENA on the latch are fed by the same signal HOLD" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 464 1568 1736 480 "HOLD" "" } { 160 -8 24 177 "HOLD" "" } { 600 -120 -92 617 "HOLD" "" } { 696 392 432 713 "HOLD" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088984 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|MR " "Latch decoder:inst1\|MR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HOLD " "Ports D and ENA on the latch are fed by the same signal HOLD" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 464 1568 1736 480 "HOLD" "" } { 160 -8 24 177 "HOLD" "" } { 600 -120 -92 617 "HOLD" "" } { 696 392 432 713 "HOLD" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088984 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Block1:inst10\|SR_OUT " "Latch Block1:inst10\|SR_OUT has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HOLD " "Ports D and ENA on the latch are fed by the same signal HOLD" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 464 1568 1736 480 "HOLD" "" } { 160 -8 24 177 "HOLD" "" } { 600 -120 -92 617 "HOLD" "" } { 696 392 432 713 "HOLD" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088984 ""}  } { { "Block_1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/Block_1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Block1:inst10\|B1OUT " "Latch Block1:inst10\|B1OUT has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HOLD " "Ports D and ENA on the latch are fed by the same signal HOLD" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 464 1568 1736 480 "HOLD" "" } { 160 -8 24 177 "HOLD" "" } { 600 -120 -92 617 "HOLD" "" } { 696 392 432 713 "HOLD" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088984 ""}  } { { "Block_1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/Block_1.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|MW " "Latch decoder:inst1\|MW has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HOLD " "Ports D and ENA on the latch are fed by the same signal HOLD" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 464 1568 1736 480 "HOLD" "" } { 160 -8 24 177 "HOLD" "" } { 600 -120 -92 617 "HOLD" "" } { 696 392 432 713 "HOLD" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088984 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Dadd\[0\] " "Latch decoder:inst1\|Dadd\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HOLD " "Ports D and ENA on the latch are fed by the same signal HOLD" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 464 1568 1736 480 "HOLD" "" } { 160 -8 24 177 "HOLD" "" } { 600 -120 -92 617 "HOLD" "" } { 696 392 432 713 "HOLD" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088984 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Dadd\[1\] " "Latch decoder:inst1\|Dadd\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HOLD " "Ports D and ENA on the latch are fed by the same signal HOLD" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 464 1568 1736 480 "HOLD" "" } { 160 -8 24 177 "HOLD" "" } { 600 -120 -92 617 "HOLD" "" } { 696 392 432 713 "HOLD" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088984 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Dadd\[2\] " "Latch decoder:inst1\|Dadd\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HOLD " "Ports D and ENA on the latch are fed by the same signal HOLD" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 464 1568 1736 480 "HOLD" "" } { 160 -8 24 177 "HOLD" "" } { 600 -120 -92 617 "HOLD" "" } { 696 392 432 713 "HOLD" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088984 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Dadd\[3\] " "Latch decoder:inst1\|Dadd\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HOLD " "Ports D and ENA on the latch are fed by the same signal HOLD" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 464 1568 1736 480 "HOLD" "" } { 160 -8 24 177 "HOLD" "" } { 600 -120 -92 617 "HOLD" "" } { 696 392 432 713 "HOLD" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088985 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Dadd\[4\] " "Latch decoder:inst1\|Dadd\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HOLD " "Ports D and ENA on the latch are fed by the same signal HOLD" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 464 1568 1736 480 "HOLD" "" } { 160 -8 24 177 "HOLD" "" } { 600 -120 -92 617 "HOLD" "" } { 696 392 432 713 "HOLD" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088985 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Dadd\[5\] " "Latch decoder:inst1\|Dadd\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HOLD " "Ports D and ENA on the latch are fed by the same signal HOLD" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 464 1568 1736 480 "HOLD" "" } { 160 -8 24 177 "HOLD" "" } { 600 -120 -92 617 "HOLD" "" } { 696 392 432 713 "HOLD" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088985 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Dadd\[6\] " "Latch decoder:inst1\|Dadd\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HOLD " "Ports D and ENA on the latch are fed by the same signal HOLD" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 464 1568 1736 480 "HOLD" "" } { 160 -8 24 177 "HOLD" "" } { 600 -120 -92 617 "HOLD" "" } { 696 392 432 713 "HOLD" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088985 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Dadd\[7\] " "Latch decoder:inst1\|Dadd\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HOLD " "Ports D and ENA on the latch are fed by the same signal HOLD" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 464 1568 1736 480 "HOLD" "" } { 160 -8 24 177 "HOLD" "" } { 600 -120 -92 617 "HOLD" "" } { 696 392 432 713 "HOLD" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088985 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Dadd\[8\] " "Latch decoder:inst1\|Dadd\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HOLD " "Ports D and ENA on the latch are fed by the same signal HOLD" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 464 1568 1736 480 "HOLD" "" } { 160 -8 24 177 "HOLD" "" } { 600 -120 -92 617 "HOLD" "" } { 696 392 432 713 "HOLD" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088985 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Dadd\[9\] " "Latch decoder:inst1\|Dadd\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HOLD " "Ports D and ENA on the latch are fed by the same signal HOLD" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 464 1568 1736 480 "HOLD" "" } { 160 -8 24 177 "HOLD" "" } { 600 -120 -92 617 "HOLD" "" } { 696 392 432 713 "HOLD" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088985 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|cy_out " "Latch ALU:inst5\|cy_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIR:MIR2\|ALUC_OUT\[0\] " "Ports D and ENA on the latch are fed by the same signal MIR:MIR2\|ALUC_OUT\[0\]" {  } { { "mir.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/mir.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088986 ""}  } { { "alu.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/alu.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Type\[6\] " "Latch decoder:inst1\|Type\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HOLD " "Ports D and ENA on the latch are fed by the same signal HOLD" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/uc1.bdf" { { 464 1568 1736 480 "HOLD" "" } { 160 -8 24 177 "HOLD" "" } { 600 -120 -92 617 "HOLD" "" } { 696 392 432 713 "HOLD" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656127088986 ""}  } { { "decoder.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656127088986 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fetch:inst4\|PC\[10\] fetch:inst4\|PC\[10\]~_emulated fetch:inst4\|PC\[10\]~1 " "Register \"fetch:inst4\|PC\[10\]\" is converted into an equivalent circuit using register \"fetch:inst4\|PC\[10\]~_emulated\" and latch \"fetch:inst4\|PC\[10\]~1\"" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1656127088990 "|uc1|fetch:inst4|PC[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fetch:inst4\|PC\[9\] fetch:inst4\|PC\[9\]~_emulated fetch:inst4\|PC\[10\]~1 " "Register \"fetch:inst4\|PC\[9\]\" is converted into an equivalent circuit using register \"fetch:inst4\|PC\[9\]~_emulated\" and latch \"fetch:inst4\|PC\[10\]~1\"" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1656127088990 "|uc1|fetch:inst4|PC[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fetch:inst4\|PC\[8\] fetch:inst4\|PC\[8\]~_emulated fetch:inst4\|PC\[10\]~1 " "Register \"fetch:inst4\|PC\[8\]\" is converted into an equivalent circuit using register \"fetch:inst4\|PC\[8\]~_emulated\" and latch \"fetch:inst4\|PC\[10\]~1\"" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1656127088990 "|uc1|fetch:inst4|PC[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fetch:inst4\|PC\[7\] fetch:inst4\|PC\[7\]~_emulated fetch:inst4\|PC\[10\]~1 " "Register \"fetch:inst4\|PC\[7\]\" is converted into an equivalent circuit using register \"fetch:inst4\|PC\[7\]~_emulated\" and latch \"fetch:inst4\|PC\[10\]~1\"" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1656127088990 "|uc1|fetch:inst4|PC[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fetch:inst4\|PC\[6\] fetch:inst4\|PC\[6\]~_emulated fetch:inst4\|PC\[10\]~1 " "Register \"fetch:inst4\|PC\[6\]\" is converted into an equivalent circuit using register \"fetch:inst4\|PC\[6\]~_emulated\" and latch \"fetch:inst4\|PC\[10\]~1\"" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1656127088990 "|uc1|fetch:inst4|PC[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fetch:inst4\|PC\[5\] fetch:inst4\|PC\[5\]~_emulated fetch:inst4\|PC\[10\]~1 " "Register \"fetch:inst4\|PC\[5\]\" is converted into an equivalent circuit using register \"fetch:inst4\|PC\[5\]~_emulated\" and latch \"fetch:inst4\|PC\[10\]~1\"" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1656127088990 "|uc1|fetch:inst4|PC[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fetch:inst4\|PC\[4\] fetch:inst4\|PC\[4\]~_emulated fetch:inst4\|PC\[10\]~1 " "Register \"fetch:inst4\|PC\[4\]\" is converted into an equivalent circuit using register \"fetch:inst4\|PC\[4\]~_emulated\" and latch \"fetch:inst4\|PC\[10\]~1\"" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1656127088990 "|uc1|fetch:inst4|PC[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fetch:inst4\|PC\[3\] fetch:inst4\|PC\[3\]~_emulated fetch:inst4\|PC\[10\]~1 " "Register \"fetch:inst4\|PC\[3\]\" is converted into an equivalent circuit using register \"fetch:inst4\|PC\[3\]~_emulated\" and latch \"fetch:inst4\|PC\[10\]~1\"" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1656127088990 "|uc1|fetch:inst4|PC[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fetch:inst4\|PC\[2\] fetch:inst4\|PC\[2\]~_emulated fetch:inst4\|PC\[10\]~1 " "Register \"fetch:inst4\|PC\[2\]\" is converted into an equivalent circuit using register \"fetch:inst4\|PC\[2\]~_emulated\" and latch \"fetch:inst4\|PC\[10\]~1\"" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1656127088990 "|uc1|fetch:inst4|PC[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fetch:inst4\|PC\[1\] fetch:inst4\|PC\[1\]~_emulated fetch:inst4\|PC\[10\]~1 " "Register \"fetch:inst4\|PC\[1\]\" is converted into an equivalent circuit using register \"fetch:inst4\|PC\[1\]~_emulated\" and latch \"fetch:inst4\|PC\[10\]~1\"" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1656127088990 "|uc1|fetch:inst4|PC[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fetch:inst4\|PC\[0\] fetch:inst4\|PC\[0\]~_emulated fetch:inst4\|PC\[10\]~1 " "Register \"fetch:inst4\|PC\[0\]\" is converted into an equivalent circuit using register \"fetch:inst4\|PC\[0\]~_emulated\" and latch \"fetch:inst4\|PC\[10\]~1\"" {  } { { "fetch.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/fetch.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1656127088990 "|uc1|fetch:inst4|PC[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1656127088990 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1656127089477 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/output_files/uc1.map.smsg " "Generated suppressed messages file C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/output_files/uc1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127090946 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1656127091117 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656127091117 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1482 " "Implemented 1482 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1656127091275 ""} { "Info" "ICUT_CUT_TM_OPINS" "130 " "Implemented 130 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1656127091275 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1316 " "Implemented 1316 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1656127091275 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1656127091275 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1656127091275 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1656127091275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 135 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 135 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656127091315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 25 00:18:11 2022 " "Processing ended: Sat Jun 25 00:18:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656127091315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656127091315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656127091315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656127091315 ""}
