<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.40.1 (20161225.0304)
 -->
<!-- Title: inheritance22566cccd9 Pages: 1 -->
<svg width="576pt" height="56pt"
 viewBox="0.00 0.00 576.00 56.29" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(.4079 .4079) rotate(0) translate(4 134)">
<title>inheritance22566cccd9</title>
<polygon fill="#ffffff" stroke="transparent" points="-4,4 -4,-134 1408,-134 1408,4 -4,4"/>
<!-- pyGHDL.dom.DOMMixin -->
<g id="node1" class="node">
<title>pyGHDL.dom.DOMMixin</title>
<g id="a_node1"><a xlink:href="../pyGHDL.dom.html#pyGHDL.dom.DOMMixin" xlink:title="pyGHDL.dom.DOMMixin" target="_top">
<polygon fill="none" stroke="#000000" stroke-width=".5" points="1031.5,-111 897.5,-111 897.5,-92 1031.5,-92 1031.5,-111"/>
<text text-anchor="middle" x="964.5" y="-99" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00" fill="#000000">pyGHDL.dom.DOMMixin</text>
</a>
</g>
</g>
<!-- pyGHDL.dom.InterfaceItem.PortSignalInterfaceItem -->
<g id="node2" class="node">
<title>pyGHDL.dom.InterfaceItem.PortSignalInterfaceItem</title>
<g id="a_node2"><a xlink:href="../pyGHDL/pyGHDL.dom.InterfaceItem.html#pyGHDL.dom.InterfaceItem.PortSignalInterfaceItem" xlink:title="pyGHDL.dom.InterfaceItem.PortSignalInterfaceItem" target="_top">
<polygon fill="none" stroke="#000000" stroke-width=".5" points="1404,-92 1135,-92 1135,-73 1404,-73 1404,-92"/>
<text text-anchor="middle" x="1269.5" y="-80" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00" fill="#000000">pyGHDL.dom.InterfaceItem.PortSignalInterfaceItem</text>
</a>
</g>
</g>
<!-- pyGHDL.dom.DOMMixin&#45;&gt;pyGHDL.dom.InterfaceItem.PortSignalInterfaceItem -->
<g id="edge2" class="edge">
<title>pyGHDL.dom.DOMMixin&#45;&gt;pyGHDL.dom.InterfaceItem.PortSignalInterfaceItem</title>
<path fill="none" stroke="#000000" stroke-width=".5" d="M1031.8111,-97.3068C1060.7376,-95.5049 1095.6849,-93.3278 1129.7748,-91.2042"/>
<polygon fill="#000000" stroke="#000000" stroke-width=".5" points="1129.916,-92.9489 1134.7974,-90.8913 1129.6983,-89.4557 1129.916,-92.9489"/>
</g>
<!-- pyVHDLModel.SyntaxModel.PortSignalInterfaceItem -->
<g id="node3" class="node">
<title>pyVHDLModel.SyntaxModel.PortSignalInterfaceItem</title>
<polygon fill="none" stroke="#000000" stroke-width=".5" points="1099,-74 830,-74 830,-55 1099,-55 1099,-74"/>
<text text-anchor="middle" x="964.5" y="-62" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00" fill="#000000">pyVHDLModel.SyntaxModel.PortSignalInterfaceItem</text>
</g>
<!-- pyVHDLModel.SyntaxModel.PortSignalInterfaceItem&#45;&gt;pyGHDL.dom.InterfaceItem.PortSignalInterfaceItem -->
<g id="edge1" class="edge">
<title>pyVHDLModel.SyntaxModel.PortSignalInterfaceItem&#45;&gt;pyGHDL.dom.InterfaceItem.PortSignalInterfaceItem</title>
<path fill="none" stroke="#000000" stroke-width=".5" d="M1099.1653,-72.4475C1109.2213,-73.0409 1119.3823,-73.6406 1129.47,-74.2359"/>
<polygon fill="#000000" stroke="#000000" stroke-width=".5" points="1129.6431,-75.9991 1134.7376,-74.5468 1129.8494,-72.5052 1129.6431,-75.9991"/>
</g>
<!-- pyVHDLModel.ModelEntity -->
<g id="node4" class="node">
<title>pyVHDLModel.ModelEntity</title>
<g id="a_node4"><a xlink:title="``ModelEntity`` is the base class for all classes in the VHDL language model,">
<polygon fill="none" stroke="#000000" stroke-width=".5" points="168.5,-74 22.5,-74 22.5,-55 168.5,-55 168.5,-74"/>
<text text-anchor="middle" x="95.5" y="-62" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00" fill="#000000">pyVHDLModel.ModelEntity</text>
</a>
</g>
</g>
<!-- pyVHDLModel.SyntaxModel.Obj -->
<g id="node8" class="node">
<title>pyVHDLModel.SyntaxModel.Obj</title>
<polygon fill="none" stroke="#000000" stroke-width=".5" points="458,-56 288,-56 288,-37 458,-37 458,-56"/>
<text text-anchor="middle" x="373" y="-44" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00" fill="#000000">pyVHDLModel.SyntaxModel.Obj</text>
</g>
<!-- pyVHDLModel.ModelEntity&#45;&gt;pyVHDLModel.SyntaxModel.Obj -->
<g id="edge3" class="edge">
<title>pyVHDLModel.ModelEntity&#45;&gt;pyVHDLModel.SyntaxModel.Obj</title>
<path fill="none" stroke="#000000" stroke-width=".5" d="M168.7728,-59.7472C203.6681,-57.4837 245.7327,-54.7552 282.5944,-52.3641"/>
<polygon fill="#000000" stroke="#000000" stroke-width=".5" points="283.1176,-54.084 287.9938,-52.0139 282.891,-50.5913 283.1176,-54.084"/>
</g>
<!-- pyVHDLModel.MultipleNamedEntity -->
<g id="node5" class="node">
<title>pyVHDLModel.MultipleNamedEntity</title>
<g id="a_node5"><a xlink:title="A ``MultipleNamedEntity`` is a mixin class for all VHDL entities that declare">
<polygon fill="none" stroke="#000000" stroke-width=".5" points="191,-37 0,-37 0,-18 191,-18 191,-37"/>
<text text-anchor="middle" x="95.5" y="-25" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00" fill="#000000">pyVHDLModel.MultipleNamedEntity</text>
</a>
</g>
</g>
<!-- pyVHDLModel.MultipleNamedEntity&#45;&gt;pyVHDLModel.SyntaxModel.Obj -->
<g id="edge4" class="edge">
<title>pyVHDLModel.MultipleNamedEntity&#45;&gt;pyVHDLModel.SyntaxModel.Obj</title>
<path fill="none" stroke="#000000" stroke-width=".5" d="M191.3883,-34.0653C221.007,-36.0933 253.5151,-38.3191 282.7402,-40.32"/>
<polygon fill="#000000" stroke="#000000" stroke-width=".5" points="282.6702,-42.0693 287.7781,-40.665 282.9094,-38.5774 282.6702,-42.0693"/>
</g>
<!-- pyVHDLModel.SyntaxModel.InterfaceItem -->
<g id="node6" class="node">
<title>pyVHDLModel.SyntaxModel.InterfaceItem</title>
<g id="a_node6"><a xlink:title="An ``InterfaceItem`` is a base&#45;class for all mixin&#45;classes for all interface">
<polygon fill="none" stroke="#000000" stroke-width=".5" points="483,-130 263,-130 263,-111 483,-111 483,-130"/>
<text text-anchor="middle" x="373" y="-118" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00" fill="#000000">pyVHDLModel.SyntaxModel.InterfaceItem</text>
</a>
</g>
</g>
<!-- pyVHDLModel.SyntaxModel.PortInterfaceItem -->
<g id="node9" class="node">
<title>pyVHDLModel.SyntaxModel.PortInterfaceItem</title>
<g id="a_node9"><a xlink:title="A ``PortInterfaceItem`` is a mixin class for all port interface items.">
<polygon fill="none" stroke="#000000" stroke-width=".5" points="794,-93 555,-93 555,-74 794,-74 794,-93"/>
<text text-anchor="middle" x="674.5" y="-81" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00" fill="#000000">pyVHDLModel.SyntaxModel.PortInterfaceItem</text>
</a>
</g>
</g>
<!-- pyVHDLModel.SyntaxModel.InterfaceItem&#45;&gt;pyVHDLModel.SyntaxModel.PortInterfaceItem -->
<g id="edge5" class="edge">
<title>pyVHDLModel.SyntaxModel.InterfaceItem&#45;&gt;pyVHDLModel.SyntaxModel.PortInterfaceItem</title>
<path fill="none" stroke="#000000" stroke-width=".5" d="M450.6437,-110.9716C493.9044,-105.6626 547.7631,-99.0531 591.81,-93.6477"/>
<polygon fill="#000000" stroke="#000000" stroke-width=".5" points="592.1082,-95.3743 596.8578,-93.0282 591.6818,-91.9004 592.1082,-95.3743"/>
</g>
<!-- pyVHDLModel.SyntaxModel.InterfaceItemWithMode -->
<g id="node7" class="node">
<title>pyVHDLModel.SyntaxModel.InterfaceItemWithMode</title>
<g id="a_node7"><a xlink:title="An ``InterfaceItemWithMode`` is a mixin&#45;class to provide a ``Mode`` to">
<polygon fill="none" stroke="#000000" stroke-width=".5" points="507.5,-93 238.5,-93 238.5,-74 507.5,-74 507.5,-93"/>
<text text-anchor="middle" x="373" y="-81" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00" fill="#000000">pyVHDLModel.SyntaxModel.InterfaceItemWithMode</text>
</a>
</g>
</g>
<!-- pyVHDLModel.SyntaxModel.InterfaceItemWithMode&#45;&gt;pyVHDLModel.SyntaxModel.PortInterfaceItem -->
<g id="edge6" class="edge">
<title>pyVHDLModel.SyntaxModel.InterfaceItemWithMode&#45;&gt;pyVHDLModel.SyntaxModel.PortInterfaceItem</title>
<path fill="none" stroke="#000000" stroke-width=".5" d="M507.8768,-83.5C521.8408,-83.5 535.9885,-83.5 549.8335,-83.5"/>
<polygon fill="#000000" stroke="#000000" stroke-width=".5" points="549.9197,-85.2501 554.9197,-83.5 549.9197,-81.7501 549.9197,-85.2501"/>
</g>
<!-- pyVHDLModel.SyntaxModel.Signal -->
<g id="node10" class="node">
<title>pyVHDLModel.SyntaxModel.Signal</title>
<polygon fill="none" stroke="#000000" stroke-width=".5" points="766.5,-56 582.5,-56 582.5,-37 766.5,-37 766.5,-56"/>
<text text-anchor="middle" x="674.5" y="-44" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00" fill="#000000">pyVHDLModel.SyntaxModel.Signal</text>
</g>
<!-- pyVHDLModel.SyntaxModel.Obj&#45;&gt;pyVHDLModel.SyntaxModel.Signal -->
<g id="edge9" class="edge">
<title>pyVHDLModel.SyntaxModel.Obj&#45;&gt;pyVHDLModel.SyntaxModel.Signal</title>
<path fill="none" stroke="#000000" stroke-width=".5" d="M458.1889,-46.5C495.269,-46.5 538.9215,-46.5 577.2658,-46.5"/>
<polygon fill="#000000" stroke="#000000" stroke-width=".5" points="577.3974,-48.2501 582.3974,-46.5 577.3974,-44.7501 577.3974,-48.2501"/>
</g>
<!-- pyVHDLModel.SyntaxModel.PortInterfaceItem&#45;&gt;pyVHDLModel.SyntaxModel.PortSignalInterfaceItem -->
<g id="edge8" class="edge">
<title>pyVHDLModel.SyntaxModel.PortInterfaceItem&#45;&gt;pyVHDLModel.SyntaxModel.PortSignalInterfaceItem</title>
<path fill="none" stroke="#000000" stroke-width=".5" d="M794.1284,-75.6623C804.1846,-75.0034 814.4088,-74.3336 824.5994,-73.6659"/>
<polygon fill="#000000" stroke="#000000" stroke-width=".5" points="824.7236,-75.4116 829.5984,-73.3384 824.4947,-71.9191 824.7236,-75.4116"/>
</g>
<!-- pyVHDLModel.SyntaxModel.Signal&#45;&gt;pyVHDLModel.SyntaxModel.PortSignalInterfaceItem -->
<g id="edge7" class="edge">
<title>pyVHDLModel.SyntaxModel.Signal&#45;&gt;pyVHDLModel.SyntaxModel.PortSignalInterfaceItem</title>
<path fill="none" stroke="#000000" stroke-width=".5" d="M766.6563,-52.22C785.233,-53.3731 805.1503,-54.6093 824.9325,-55.8372"/>
<polygon fill="#000000" stroke="#000000" stroke-width=".5" points="824.8593,-57.5859 829.9581,-56.1491 825.0762,-54.0926 824.8593,-57.5859"/>
</g>
<!-- pyVHDLModel.SyntaxModel.WithDefaultExpressionMixin -->
<g id="node11" class="node">
<title>pyVHDLModel.SyntaxModel.WithDefaultExpressionMixin</title>
<g id="a_node11"><a xlink:title="A ``WithDefaultExpression`` is a mixin class for all objects declarations">
<polygon fill="none" stroke="#000000" stroke-width=".5" points="519,-19 227,-19 227,0 519,0 519,-19"/>
<text text-anchor="middle" x="373" y="-7" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00" fill="#000000">pyVHDLModel.SyntaxModel.WithDefaultExpressionMixin</text>
</a>
</g>
</g>
<!-- pyVHDLModel.SyntaxModel.WithDefaultExpressionMixin&#45;&gt;pyVHDLModel.SyntaxModel.Signal -->
<g id="edge10" class="edge">
<title>pyVHDLModel.SyntaxModel.WithDefaultExpressionMixin&#45;&gt;pyVHDLModel.SyntaxModel.Signal</title>
<path fill="none" stroke="#000000" stroke-width=".5" d="M450.6437,-19.0284C493.9044,-24.3374 547.7631,-30.9469 591.81,-36.3523"/>
<polygon fill="#000000" stroke="#000000" stroke-width=".5" points="591.6818,-38.0996 596.8578,-36.9718 592.1082,-34.6257 591.6818,-38.0996"/>
</g>
</g>
</svg>
