|skeleton
resetn => resetn.IN2
ps2_clock <> PS2_Interface:myps2.port2
ps2_data <> PS2_Interface:myps2.port3
debug_data_in[0] <= <GND>
debug_data_in[1] <= <GND>
debug_data_in[2] <= <GND>
debug_data_in[3] <= <GND>
debug_data_in[4] <= <GND>
debug_data_in[5] <= <GND>
debug_data_in[6] <= <GND>
debug_data_in[7] <= <GND>
debug_data_in[8] <= <GND>
debug_data_in[9] <= <GND>
debug_data_in[10] <= <GND>
debug_data_in[11] <= <GND>
debug_data_in[12] <= <GND>
debug_data_in[13] <= <GND>
debug_data_in[14] <= <GND>
debug_data_in[15] <= <GND>
debug_data_in[16] <= <GND>
debug_data_in[17] <= <GND>
debug_data_in[18] <= <GND>
debug_data_in[19] <= <GND>
debug_data_in[20] <= <GND>
debug_data_in[21] <= <GND>
debug_data_in[22] <= <GND>
debug_data_in[23] <= <GND>
debug_data_in[24] <= <GND>
debug_data_in[25] <= <GND>
debug_data_in[26] <= <GND>
debug_data_in[27] <= <GND>
debug_data_in[28] <= <GND>
debug_data_in[29] <= <GND>
debug_data_in[30] <= <GND>
debug_data_in[31] <= <GND>
debug_addr[0] <= <GND>
debug_addr[1] <= <GND>
debug_addr[2] <= <GND>
debug_addr[3] <= <GND>
debug_addr[4] <= <GND>
debug_addr[5] <= <GND>
debug_addr[6] <= <GND>
debug_addr[7] <= <GND>
debug_addr[8] <= <GND>
debug_addr[9] <= <GND>
debug_addr[10] <= <GND>
debug_addr[11] <= <GND>
leds[0] <= <GND>
leds[1] <= <GND>
leds[2] <= <VCC>
leds[3] <= <GND>
leds[4] <= <VCC>
leds[5] <= <GND>
leds[6] <= <GND>
leds[7] <= <GND>
lcd_data[0] <= lcd:mylcd.port4
lcd_data[1] <= lcd:mylcd.port4
lcd_data[2] <= lcd:mylcd.port4
lcd_data[3] <= lcd:mylcd.port4
lcd_data[4] <= lcd:mylcd.port4
lcd_data[5] <= lcd:mylcd.port4
lcd_data[6] <= lcd:mylcd.port4
lcd_data[7] <= lcd:mylcd.port4
lcd_rw <= lcd:mylcd.port5
lcd_en <= lcd:mylcd.port6
lcd_rs <= lcd:mylcd.port7
lcd_on <= lcd:mylcd.port8
lcd_blon <= lcd:mylcd.port9
seg1[0] <= decimal_to_seven_segment:dig1.port1
seg1[1] <= decimal_to_seven_segment:dig1.port1
seg1[2] <= decimal_to_seven_segment:dig1.port1
seg1[3] <= decimal_to_seven_segment:dig1.port1
seg1[4] <= decimal_to_seven_segment:dig1.port1
seg1[5] <= decimal_to_seven_segment:dig1.port1
seg1[6] <= decimal_to_seven_segment:dig1.port1
seg2[0] <= decimal_to_seven_segment:dig2.port1
seg2[1] <= decimal_to_seven_segment:dig2.port1
seg2[2] <= decimal_to_seven_segment:dig2.port1
seg2[3] <= decimal_to_seven_segment:dig2.port1
seg2[4] <= decimal_to_seven_segment:dig2.port1
seg2[5] <= decimal_to_seven_segment:dig2.port1
seg2[6] <= decimal_to_seven_segment:dig2.port1
seg3[0] <= decimal_to_seven_segment:dig3.port1
seg3[1] <= decimal_to_seven_segment:dig3.port1
seg3[2] <= decimal_to_seven_segment:dig3.port1
seg3[3] <= decimal_to_seven_segment:dig3.port1
seg3[4] <= decimal_to_seven_segment:dig3.port1
seg3[5] <= decimal_to_seven_segment:dig3.port1
seg3[6] <= decimal_to_seven_segment:dig3.port1
seg4[0] <= Hexadecimal_To_Seven_Segment:hex4.port1
seg4[1] <= Hexadecimal_To_Seven_Segment:hex4.port1
seg4[2] <= Hexadecimal_To_Seven_Segment:hex4.port1
seg4[3] <= Hexadecimal_To_Seven_Segment:hex4.port1
seg4[4] <= Hexadecimal_To_Seven_Segment:hex4.port1
seg4[5] <= Hexadecimal_To_Seven_Segment:hex4.port1
seg4[6] <= Hexadecimal_To_Seven_Segment:hex4.port1
seg5[0] <= Hexadecimal_To_Seven_Segment:hex5.port1
seg5[1] <= Hexadecimal_To_Seven_Segment:hex5.port1
seg5[2] <= Hexadecimal_To_Seven_Segment:hex5.port1
seg5[3] <= Hexadecimal_To_Seven_Segment:hex5.port1
seg5[4] <= Hexadecimal_To_Seven_Segment:hex5.port1
seg5[5] <= Hexadecimal_To_Seven_Segment:hex5.port1
seg5[6] <= Hexadecimal_To_Seven_Segment:hex5.port1
seg6[0] <= Hexadecimal_To_Seven_Segment:hex6.port1
seg6[1] <= Hexadecimal_To_Seven_Segment:hex6.port1
seg6[2] <= Hexadecimal_To_Seven_Segment:hex6.port1
seg6[3] <= Hexadecimal_To_Seven_Segment:hex6.port1
seg6[4] <= Hexadecimal_To_Seven_Segment:hex6.port1
seg6[5] <= Hexadecimal_To_Seven_Segment:hex6.port1
seg6[6] <= Hexadecimal_To_Seven_Segment:hex6.port1
seg7[0] <= Hexadecimal_To_Seven_Segment:hex7.port1
seg7[1] <= Hexadecimal_To_Seven_Segment:hex7.port1
seg7[2] <= Hexadecimal_To_Seven_Segment:hex7.port1
seg7[3] <= Hexadecimal_To_Seven_Segment:hex7.port1
seg7[4] <= Hexadecimal_To_Seven_Segment:hex7.port1
seg7[5] <= Hexadecimal_To_Seven_Segment:hex7.port1
seg7[6] <= Hexadecimal_To_Seven_Segment:hex7.port1
seg8[0] <= Hexadecimal_To_Seven_Segment:hex8.port1
seg8[1] <= Hexadecimal_To_Seven_Segment:hex8.port1
seg8[2] <= Hexadecimal_To_Seven_Segment:hex8.port1
seg8[3] <= Hexadecimal_To_Seven_Segment:hex8.port1
seg8[4] <= Hexadecimal_To_Seven_Segment:hex8.port1
seg8[5] <= Hexadecimal_To_Seven_Segment:hex8.port1
seg8[6] <= Hexadecimal_To_Seven_Segment:hex8.port1
VGA_CLK <= VGA_CLK.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= vga_controller:vga_ins.oHS
VGA_VS <= vga_controller:vga_ins.oVS
VGA_BLANK <= vga_controller:vga_ins.oBLANK_n
VGA_SYNC <= <GND>
VGA_R[0] <= vga_controller:vga_ins.r_data
VGA_R[1] <= vga_controller:vga_ins.r_data
VGA_R[2] <= vga_controller:vga_ins.r_data
VGA_R[3] <= vga_controller:vga_ins.r_data
VGA_R[4] <= vga_controller:vga_ins.r_data
VGA_R[5] <= vga_controller:vga_ins.r_data
VGA_R[6] <= vga_controller:vga_ins.r_data
VGA_R[7] <= vga_controller:vga_ins.r_data
VGA_G[0] <= vga_controller:vga_ins.g_data
VGA_G[1] <= vga_controller:vga_ins.g_data
VGA_G[2] <= vga_controller:vga_ins.g_data
VGA_G[3] <= vga_controller:vga_ins.g_data
VGA_G[4] <= vga_controller:vga_ins.g_data
VGA_G[5] <= vga_controller:vga_ins.g_data
VGA_G[6] <= vga_controller:vga_ins.g_data
VGA_G[7] <= vga_controller:vga_ins.g_data
VGA_B[0] <= vga_controller:vga_ins.b_data
VGA_B[1] <= vga_controller:vga_ins.b_data
VGA_B[2] <= vga_controller:vga_ins.b_data
VGA_B[3] <= vga_controller:vga_ins.b_data
VGA_B[4] <= vga_controller:vga_ins.b_data
VGA_B[5] <= vga_controller:vga_ins.b_data
VGA_B[6] <= vga_controller:vga_ins.b_data
VGA_B[7] <= vga_controller:vga_ins.b_data
CLOCK_50 => clock.IN6
button_pressed => butt_pressed.IN1


|skeleton|lfsr_32bit:PRNG1
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
clk => data[8]~reg0.CLK
clk => data[9]~reg0.CLK
clk => data[10]~reg0.CLK
clk => data[11]~reg0.CLK
clk => data[12]~reg0.CLK
clk => data[13]~reg0.CLK
clk => data[14]~reg0.CLK
clk => data[15]~reg0.CLK
clk => data[16]~reg0.CLK
clk => data[17]~reg0.CLK
clk => data[18]~reg0.CLK
clk => data[19]~reg0.CLK
clk => data[20]~reg0.CLK
clk => data[21]~reg0.CLK
clk => data[22]~reg0.CLK
clk => data[23]~reg0.CLK
clk => data[24]~reg0.CLK
clk => data[25]~reg0.CLK
clk => data[26]~reg0.CLK
clk => data[27]~reg0.CLK
clk => data[28]~reg0.CLK
clk => data[29]~reg0.CLK
clk => data[30]~reg0.CLK
clk => data[31]~reg0.CLK
rst_n => data[0]~reg0.ALOAD
rst_n => data[1]~reg0.ALOAD
rst_n => data[2]~reg0.ALOAD
rst_n => data[3]~reg0.ALOAD
rst_n => data[4]~reg0.ALOAD
rst_n => data[5]~reg0.ALOAD
rst_n => data[6]~reg0.ALOAD
rst_n => data[7]~reg0.ALOAD
rst_n => data[8]~reg0.ALOAD
rst_n => data[9]~reg0.ALOAD
rst_n => data[10]~reg0.ALOAD
rst_n => data[11]~reg0.ALOAD
rst_n => data[12]~reg0.ALOAD
rst_n => data[13]~reg0.ALOAD
rst_n => data[14]~reg0.ALOAD
rst_n => data[15]~reg0.ALOAD
rst_n => data[16]~reg0.ALOAD
rst_n => data[17]~reg0.ALOAD
rst_n => data[18]~reg0.ALOAD
rst_n => data[19]~reg0.ALOAD
rst_n => data[20]~reg0.ALOAD
rst_n => data[21]~reg0.ALOAD
rst_n => data[22]~reg0.ALOAD
rst_n => data[23]~reg0.ALOAD
rst_n => data[24]~reg0.ALOAD
rst_n => data[25]~reg0.ALOAD
rst_n => data[26]~reg0.ALOAD
rst_n => data[27]~reg0.ALOAD
rst_n => data[28]~reg0.ALOAD
rst_n => data[29]~reg0.ALOAD
rst_n => data[30]~reg0.ALOAD
rst_n => data[31]~reg0.ALOAD
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[18] <= data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[19] <= data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[20] <= data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[21] <= data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[22] <= data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[23] <= data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[24] <= data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[25] <= data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[26] <= data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[27] <= data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[28] <= data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[29] <= data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[30] <= data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[31] <= data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seed[0] => data[0]~reg0.ADATA
seed[1] => data[1]~reg0.ADATA
seed[2] => data[2]~reg0.ADATA
seed[3] => data[3]~reg0.ADATA
seed[4] => data[4]~reg0.ADATA
seed[5] => data[5]~reg0.ADATA
seed[6] => data[6]~reg0.ADATA
seed[7] => data[7]~reg0.ADATA
seed[8] => data[8]~reg0.ADATA
seed[9] => data[9]~reg0.ADATA
seed[10] => data[10]~reg0.ADATA
seed[11] => data[11]~reg0.ADATA
seed[12] => data[12]~reg0.ADATA
seed[13] => data[13]~reg0.ADATA
seed[14] => data[14]~reg0.ADATA
seed[15] => data[15]~reg0.ADATA
seed[16] => data[16]~reg0.ADATA
seed[17] => data[17]~reg0.ADATA
seed[18] => data[18]~reg0.ADATA
seed[19] => data[19]~reg0.ADATA
seed[20] => data[20]~reg0.ADATA
seed[21] => data[21]~reg0.ADATA
seed[22] => data[22]~reg0.ADATA
seed[23] => data[23]~reg0.ADATA
seed[24] => data[24]~reg0.ADATA
seed[25] => data[25]~reg0.ADATA
seed[26] => data[26]~reg0.ADATA
seed[27] => data[27]~reg0.ADATA
seed[28] => data[28]~reg0.ADATA
seed[29] => data[29]~reg0.ADATA
seed[30] => data[30]~reg0.ADATA
seed[31] => data[31]~reg0.ADATA


|skeleton|processor:myprocessor
clock => clock.IN19
reset => reset.IN15
button_pressed => comb.IN1
button_pressed => comb.IN0
bird_y[0] <= regfile:registerfile.port9
bird_y[1] <= regfile:registerfile.port9
bird_y[2] <= regfile:registerfile.port9
bird_y[3] <= regfile:registerfile.port9
bird_y[4] <= regfile:registerfile.port9
bird_y[5] <= regfile:registerfile.port9
bird_y[6] <= regfile:registerfile.port9
bird_y[7] <= regfile:registerfile.port9
bird_y[8] <= regfile:registerfile.port9
bird_y[9] <= regfile:registerfile.port9
bird_y[10] <= regfile:registerfile.port9
bird_y[11] <= regfile:registerfile.port9
bird_y[12] <= regfile:registerfile.port9
bird_y[13] <= regfile:registerfile.port9
bird_y[14] <= regfile:registerfile.port9
bird_y[15] <= regfile:registerfile.port9
bird_y[16] <= regfile:registerfile.port9
bird_y[17] <= regfile:registerfile.port9
bird_y[18] <= regfile:registerfile.port9
bird_y[19] <= regfile:registerfile.port9
bird_y[20] <= regfile:registerfile.port9
bird_y[21] <= regfile:registerfile.port9
bird_y[22] <= regfile:registerfile.port9
bird_y[23] <= regfile:registerfile.port9
bird_y[24] <= regfile:registerfile.port9
bird_y[25] <= regfile:registerfile.port9
bird_y[26] <= regfile:registerfile.port9
bird_y[27] <= regfile:registerfile.port9
bird_y[28] <= regfile:registerfile.port9
bird_y[29] <= regfile:registerfile.port9
bird_y[30] <= regfile:registerfile.port9
bird_y[31] <= regfile:registerfile.port9
pipe1_x[0] <= regfile:registerfile.port10
pipe1_x[1] <= regfile:registerfile.port10
pipe1_x[2] <= regfile:registerfile.port10
pipe1_x[3] <= regfile:registerfile.port10
pipe1_x[4] <= regfile:registerfile.port10
pipe1_x[5] <= regfile:registerfile.port10
pipe1_x[6] <= regfile:registerfile.port10
pipe1_x[7] <= regfile:registerfile.port10
pipe1_x[8] <= regfile:registerfile.port10
pipe1_x[9] <= regfile:registerfile.port10
pipe1_x[10] <= regfile:registerfile.port10
pipe1_x[11] <= regfile:registerfile.port10
pipe1_x[12] <= regfile:registerfile.port10
pipe1_x[13] <= regfile:registerfile.port10
pipe1_x[14] <= regfile:registerfile.port10
pipe1_x[15] <= regfile:registerfile.port10
pipe1_x[16] <= regfile:registerfile.port10
pipe1_x[17] <= regfile:registerfile.port10
pipe1_x[18] <= regfile:registerfile.port10
pipe1_x[19] <= regfile:registerfile.port10
pipe1_x[20] <= regfile:registerfile.port10
pipe1_x[21] <= regfile:registerfile.port10
pipe1_x[22] <= regfile:registerfile.port10
pipe1_x[23] <= regfile:registerfile.port10
pipe1_x[24] <= regfile:registerfile.port10
pipe1_x[25] <= regfile:registerfile.port10
pipe1_x[26] <= regfile:registerfile.port10
pipe1_x[27] <= regfile:registerfile.port10
pipe1_x[28] <= regfile:registerfile.port10
pipe1_x[29] <= regfile:registerfile.port10
pipe1_x[30] <= regfile:registerfile.port10
pipe1_x[31] <= regfile:registerfile.port10
pipe1_y[0] <= regfile:registerfile.port11
pipe1_y[1] <= regfile:registerfile.port11
pipe1_y[2] <= regfile:registerfile.port11
pipe1_y[3] <= regfile:registerfile.port11
pipe1_y[4] <= regfile:registerfile.port11
pipe1_y[5] <= regfile:registerfile.port11
pipe1_y[6] <= regfile:registerfile.port11
pipe1_y[7] <= regfile:registerfile.port11
pipe1_y[8] <= regfile:registerfile.port11
pipe1_y[9] <= regfile:registerfile.port11
pipe1_y[10] <= regfile:registerfile.port11
pipe1_y[11] <= regfile:registerfile.port11
pipe1_y[12] <= regfile:registerfile.port11
pipe1_y[13] <= regfile:registerfile.port11
pipe1_y[14] <= regfile:registerfile.port11
pipe1_y[15] <= regfile:registerfile.port11
pipe1_y[16] <= regfile:registerfile.port11
pipe1_y[17] <= regfile:registerfile.port11
pipe1_y[18] <= regfile:registerfile.port11
pipe1_y[19] <= regfile:registerfile.port11
pipe1_y[20] <= regfile:registerfile.port11
pipe1_y[21] <= regfile:registerfile.port11
pipe1_y[22] <= regfile:registerfile.port11
pipe1_y[23] <= regfile:registerfile.port11
pipe1_y[24] <= regfile:registerfile.port11
pipe1_y[25] <= regfile:registerfile.port11
pipe1_y[26] <= regfile:registerfile.port11
pipe1_y[27] <= regfile:registerfile.port11
pipe1_y[28] <= regfile:registerfile.port11
pipe1_y[29] <= regfile:registerfile.port11
pipe1_y[30] <= regfile:registerfile.port11
pipe1_y[31] <= regfile:registerfile.port11
pipe2_x[0] <= regfile:registerfile.port12
pipe2_x[1] <= regfile:registerfile.port12
pipe2_x[2] <= regfile:registerfile.port12
pipe2_x[3] <= regfile:registerfile.port12
pipe2_x[4] <= regfile:registerfile.port12
pipe2_x[5] <= regfile:registerfile.port12
pipe2_x[6] <= regfile:registerfile.port12
pipe2_x[7] <= regfile:registerfile.port12
pipe2_x[8] <= regfile:registerfile.port12
pipe2_x[9] <= regfile:registerfile.port12
pipe2_x[10] <= regfile:registerfile.port12
pipe2_x[11] <= regfile:registerfile.port12
pipe2_x[12] <= regfile:registerfile.port12
pipe2_x[13] <= regfile:registerfile.port12
pipe2_x[14] <= regfile:registerfile.port12
pipe2_x[15] <= regfile:registerfile.port12
pipe2_x[16] <= regfile:registerfile.port12
pipe2_x[17] <= regfile:registerfile.port12
pipe2_x[18] <= regfile:registerfile.port12
pipe2_x[19] <= regfile:registerfile.port12
pipe2_x[20] <= regfile:registerfile.port12
pipe2_x[21] <= regfile:registerfile.port12
pipe2_x[22] <= regfile:registerfile.port12
pipe2_x[23] <= regfile:registerfile.port12
pipe2_x[24] <= regfile:registerfile.port12
pipe2_x[25] <= regfile:registerfile.port12
pipe2_x[26] <= regfile:registerfile.port12
pipe2_x[27] <= regfile:registerfile.port12
pipe2_x[28] <= regfile:registerfile.port12
pipe2_x[29] <= regfile:registerfile.port12
pipe2_x[30] <= regfile:registerfile.port12
pipe2_x[31] <= regfile:registerfile.port12
pipe2_y[0] <= regfile:registerfile.port13
pipe2_y[1] <= regfile:registerfile.port13
pipe2_y[2] <= regfile:registerfile.port13
pipe2_y[3] <= regfile:registerfile.port13
pipe2_y[4] <= regfile:registerfile.port13
pipe2_y[5] <= regfile:registerfile.port13
pipe2_y[6] <= regfile:registerfile.port13
pipe2_y[7] <= regfile:registerfile.port13
pipe2_y[8] <= regfile:registerfile.port13
pipe2_y[9] <= regfile:registerfile.port13
pipe2_y[10] <= regfile:registerfile.port13
pipe2_y[11] <= regfile:registerfile.port13
pipe2_y[12] <= regfile:registerfile.port13
pipe2_y[13] <= regfile:registerfile.port13
pipe2_y[14] <= regfile:registerfile.port13
pipe2_y[15] <= regfile:registerfile.port13
pipe2_y[16] <= regfile:registerfile.port13
pipe2_y[17] <= regfile:registerfile.port13
pipe2_y[18] <= regfile:registerfile.port13
pipe2_y[19] <= regfile:registerfile.port13
pipe2_y[20] <= regfile:registerfile.port13
pipe2_y[21] <= regfile:registerfile.port13
pipe2_y[22] <= regfile:registerfile.port13
pipe2_y[23] <= regfile:registerfile.port13
pipe2_y[24] <= regfile:registerfile.port13
pipe2_y[25] <= regfile:registerfile.port13
pipe2_y[26] <= regfile:registerfile.port13
pipe2_y[27] <= regfile:registerfile.port13
pipe2_y[28] <= regfile:registerfile.port13
pipe2_y[29] <= regfile:registerfile.port13
pipe2_y[30] <= regfile:registerfile.port13
pipe2_y[31] <= regfile:registerfile.port13
pipe3_x[0] <= regfile:registerfile.port14
pipe3_x[1] <= regfile:registerfile.port14
pipe3_x[2] <= regfile:registerfile.port14
pipe3_x[3] <= regfile:registerfile.port14
pipe3_x[4] <= regfile:registerfile.port14
pipe3_x[5] <= regfile:registerfile.port14
pipe3_x[6] <= regfile:registerfile.port14
pipe3_x[7] <= regfile:registerfile.port14
pipe3_x[8] <= regfile:registerfile.port14
pipe3_x[9] <= regfile:registerfile.port14
pipe3_x[10] <= regfile:registerfile.port14
pipe3_x[11] <= regfile:registerfile.port14
pipe3_x[12] <= regfile:registerfile.port14
pipe3_x[13] <= regfile:registerfile.port14
pipe3_x[14] <= regfile:registerfile.port14
pipe3_x[15] <= regfile:registerfile.port14
pipe3_x[16] <= regfile:registerfile.port14
pipe3_x[17] <= regfile:registerfile.port14
pipe3_x[18] <= regfile:registerfile.port14
pipe3_x[19] <= regfile:registerfile.port14
pipe3_x[20] <= regfile:registerfile.port14
pipe3_x[21] <= regfile:registerfile.port14
pipe3_x[22] <= regfile:registerfile.port14
pipe3_x[23] <= regfile:registerfile.port14
pipe3_x[24] <= regfile:registerfile.port14
pipe3_x[25] <= regfile:registerfile.port14
pipe3_x[26] <= regfile:registerfile.port14
pipe3_x[27] <= regfile:registerfile.port14
pipe3_x[28] <= regfile:registerfile.port14
pipe3_x[29] <= regfile:registerfile.port14
pipe3_x[30] <= regfile:registerfile.port14
pipe3_x[31] <= regfile:registerfile.port14
pipe3_y[0] <= regfile:registerfile.port15
pipe3_y[1] <= regfile:registerfile.port15
pipe3_y[2] <= regfile:registerfile.port15
pipe3_y[3] <= regfile:registerfile.port15
pipe3_y[4] <= regfile:registerfile.port15
pipe3_y[5] <= regfile:registerfile.port15
pipe3_y[6] <= regfile:registerfile.port15
pipe3_y[7] <= regfile:registerfile.port15
pipe3_y[8] <= regfile:registerfile.port15
pipe3_y[9] <= regfile:registerfile.port15
pipe3_y[10] <= regfile:registerfile.port15
pipe3_y[11] <= regfile:registerfile.port15
pipe3_y[12] <= regfile:registerfile.port15
pipe3_y[13] <= regfile:registerfile.port15
pipe3_y[14] <= regfile:registerfile.port15
pipe3_y[15] <= regfile:registerfile.port15
pipe3_y[16] <= regfile:registerfile.port15
pipe3_y[17] <= regfile:registerfile.port15
pipe3_y[18] <= regfile:registerfile.port15
pipe3_y[19] <= regfile:registerfile.port15
pipe3_y[20] <= regfile:registerfile.port15
pipe3_y[21] <= regfile:registerfile.port15
pipe3_y[22] <= regfile:registerfile.port15
pipe3_y[23] <= regfile:registerfile.port15
pipe3_y[24] <= regfile:registerfile.port15
pipe3_y[25] <= regfile:registerfile.port15
pipe3_y[26] <= regfile:registerfile.port15
pipe3_y[27] <= regfile:registerfile.port15
pipe3_y[28] <= regfile:registerfile.port15
pipe3_y[29] <= regfile:registerfile.port15
pipe3_y[30] <= regfile:registerfile.port15
pipe3_y[31] <= regfile:registerfile.port15
pipe_y_rand[0] => pipe_y_rand[0].IN1
pipe_y_rand[1] => pipe_y_rand[1].IN1
pipe_y_rand[2] => pipe_y_rand[2].IN1
pipe_y_rand[3] => pipe_y_rand[3].IN1
pipe_y_rand[4] => pipe_y_rand[4].IN1
pipe_y_rand[5] => pipe_y_rand[5].IN1
pipe_y_rand[6] => pipe_y_rand[6].IN1
pipe_y_rand[7] => pipe_y_rand[7].IN1
pipe_y_rand[8] => pipe_y_rand[8].IN1
pipe_y_rand[9] => pipe_y_rand[9].IN1
pipe_y_rand[10] => pipe_y_rand[10].IN1
pipe_y_rand[11] => pipe_y_rand[11].IN1
pipe_y_rand[12] => pipe_y_rand[12].IN1
pipe_y_rand[13] => pipe_y_rand[13].IN1
pipe_y_rand[14] => pipe_y_rand[14].IN1
pipe_y_rand[15] => pipe_y_rand[15].IN1
pipe_y_rand[16] => pipe_y_rand[16].IN1
pipe_y_rand[17] => pipe_y_rand[17].IN1
pipe_y_rand[18] => pipe_y_rand[18].IN1
pipe_y_rand[19] => pipe_y_rand[19].IN1
pipe_y_rand[20] => pipe_y_rand[20].IN1
pipe_y_rand[21] => pipe_y_rand[21].IN1
pipe_y_rand[22] => pipe_y_rand[22].IN1
pipe_y_rand[23] => pipe_y_rand[23].IN1
pipe_y_rand[24] => pipe_y_rand[24].IN1
pipe_y_rand[25] => pipe_y_rand[25].IN1
pipe_y_rand[26] => pipe_y_rand[26].IN1
pipe_y_rand[27] => pipe_y_rand[27].IN1
pipe_y_rand[28] => pipe_y_rand[28].IN1
pipe_y_rand[29] => pipe_y_rand[29].IN1
pipe_y_rand[30] => pipe_y_rand[30].IN1
pipe_y_rand[31] => pipe_y_rand[31].IN1
gameover_flag <= regfile:registerfile.port17
game_score[0] <= regfile:registerfile.port18
game_score[1] <= regfile:registerfile.port18
game_score[2] <= regfile:registerfile.port18
game_score[3] <= regfile:registerfile.port18
game_score[4] <= regfile:registerfile.port18
game_score[5] <= regfile:registerfile.port18
game_score[6] <= regfile:registerfile.port18
game_score[7] <= regfile:registerfile.port18
game_score[8] <= regfile:registerfile.port18
game_score[9] <= regfile:registerfile.port18
game_score[10] <= regfile:registerfile.port18
game_score[11] <= regfile:registerfile.port18
game_score[12] <= regfile:registerfile.port18
game_score[13] <= regfile:registerfile.port18
game_score[14] <= regfile:registerfile.port18
game_score[15] <= regfile:registerfile.port18
game_score[16] <= regfile:registerfile.port18
game_score[17] <= regfile:registerfile.port18
game_score[18] <= regfile:registerfile.port18
game_score[19] <= regfile:registerfile.port18
game_score[20] <= regfile:registerfile.port18
game_score[21] <= regfile:registerfile.port18
game_score[22] <= regfile:registerfile.port18
game_score[23] <= regfile:registerfile.port18
game_score[24] <= regfile:registerfile.port18
game_score[25] <= regfile:registerfile.port18
game_score[26] <= regfile:registerfile.port18
game_score[27] <= regfile:registerfile.port18
game_score[28] <= regfile:registerfile.port18
game_score[29] <= regfile:registerfile.port18
game_score[30] <= regfile:registerfile.port18
game_score[31] <= regfile:registerfile.port18
collision_flag => collision_flag_long[0].IN1


|skeleton|processor:myprocessor|register:pcreg
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:pcincrement
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
x[9] => x[9].IN1
x[10] => x[10].IN1
x[11] => x[11].IN1
x[12] => x[12].IN1
x[13] => x[13].IN1
x[14] => x[14].IN1
x[15] => x[15].IN1
x[16] => x[16].IN1
x[17] => x[17].IN1
x[18] => x[18].IN1
x[19] => x[19].IN1
x[20] => x[20].IN1
x[21] => x[21].IN1
x[22] => x[22].IN1
x[23] => x[23].IN1
x[24] => x[24].IN1
x[25] => x[25].IN1
x[26] => x[26].IN1
x[27] => x[27].IN1
x[28] => x[28].IN1
x[29] => x[29].IN1
x[30] => x[30].IN1
x[31] => x[31].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
y[8] => y[8].IN1
y[9] => y[9].IN1
y[10] => y[10].IN1
y[11] => y[11].IN1
y[12] => y[12].IN1
y[13] => y[13].IN1
y[14] => y[14].IN1
y[15] => y[15].IN1
y[16] => y[16].IN1
y[17] => y[17].IN1
y[18] => y[18].IN1
y[19] => y[19].IN1
y[20] => y[20].IN1
y[21] => y[21].IN1
y[22] => y[22].IN1
y[23] => y[23].IN1
y[24] => y[24].IN1
y[25] => y[25].IN1
y[26] => y[26].IN1
y[27] => y[27].IN1
y[28] => y[28].IN1
y[29] => y[29].IN1
y[30] => y[30].IN1
y[31] => y[31].IN1
cin => cin.IN4
s[0] <= cla_8bit:m1.port3
s[1] <= cla_8bit:m1.port3
s[2] <= cla_8bit:m1.port3
s[3] <= cla_8bit:m1.port3
s[4] <= cla_8bit:m1.port3
s[5] <= cla_8bit:m1.port3
s[6] <= cla_8bit:m1.port3
s[7] <= cla_8bit:m1.port3
s[8] <= cla_8bit:m2.port3
s[9] <= cla_8bit:m2.port3
s[10] <= cla_8bit:m2.port3
s[11] <= cla_8bit:m2.port3
s[12] <= cla_8bit:m2.port3
s[13] <= cla_8bit:m2.port3
s[14] <= cla_8bit:m2.port3
s[15] <= cla_8bit:m2.port3
s[16] <= cla_8bit:m3.port3
s[17] <= cla_8bit:m3.port3
s[18] <= cla_8bit:m3.port3
s[19] <= cla_8bit:m3.port3
s[20] <= cla_8bit:m3.port3
s[21] <= cla_8bit:m3.port3
s[22] <= cla_8bit:m3.port3
s[23] <= cla_8bit:m3.port3
s[24] <= cla_8bit:m4.port3
s[25] <= cla_8bit:m4.port3
s[26] <= cla_8bit:m4.port3
s[27] <= cla_8bit:m4.port3
s[28] <= cla_8bit:m4.port3
s[29] <= cla_8bit:m4.port3
s[30] <= cla_8bit:m4.port3
s[31] <= cla_8bit:m4.port3


|skeleton|processor:myprocessor|cla32mult:pcincrement|big_g:bg1
bigG <= o1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => ~NO_FANOUT~
p[1] => a7.IN0
p[2] => a6.IN0
p[2] => a7.IN1
p[3] => a5.IN0
p[3] => a6.IN1
p[3] => a7.IN2
p[4] => a4.IN0
p[4] => a5.IN1
p[4] => a6.IN2
p[4] => a7.IN3
p[5] => a3.IN0
p[5] => a4.IN1
p[5] => a5.IN2
p[5] => a6.IN3
p[5] => a7.IN4
p[6] => a2.IN0
p[6] => a3.IN1
p[6] => a4.IN2
p[6] => a5.IN3
p[6] => a6.IN4
p[6] => a7.IN5
p[7] => a1.IN0
p[7] => a2.IN1
p[7] => a3.IN2
p[7] => a4.IN3
p[7] => a5.IN4
p[7] => a6.IN5
p[7] => a7.IN6
g[0] => a7.IN7
g[1] => a6.IN6
g[2] => a5.IN5
g[3] => a4.IN4
g[4] => a3.IN3
g[5] => a2.IN2
g[6] => a1.IN1
g[7] => o1.IN7


|skeleton|processor:myprocessor|cla32mult:pcincrement|big_p:bp1
bigP <= a1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => a1.IN0
p[1] => a1.IN1
p[2] => a1.IN2
p[3] => a1.IN3
p[4] => a1.IN4
p[5] => a1.IN5
p[6] => a1.IN6
p[7] => a1.IN7


|skeleton|processor:myprocessor|cla32mult:pcincrement|big_g:bg2
bigG <= o1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => ~NO_FANOUT~
p[1] => a7.IN0
p[2] => a6.IN0
p[2] => a7.IN1
p[3] => a5.IN0
p[3] => a6.IN1
p[3] => a7.IN2
p[4] => a4.IN0
p[4] => a5.IN1
p[4] => a6.IN2
p[4] => a7.IN3
p[5] => a3.IN0
p[5] => a4.IN1
p[5] => a5.IN2
p[5] => a6.IN3
p[5] => a7.IN4
p[6] => a2.IN0
p[6] => a3.IN1
p[6] => a4.IN2
p[6] => a5.IN3
p[6] => a6.IN4
p[6] => a7.IN5
p[7] => a1.IN0
p[7] => a2.IN1
p[7] => a3.IN2
p[7] => a4.IN3
p[7] => a5.IN4
p[7] => a6.IN5
p[7] => a7.IN6
g[0] => a7.IN7
g[1] => a6.IN6
g[2] => a5.IN5
g[3] => a4.IN4
g[4] => a3.IN3
g[5] => a2.IN2
g[6] => a1.IN1
g[7] => o1.IN7


|skeleton|processor:myprocessor|cla32mult:pcincrement|big_p:bp2
bigP <= a1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => a1.IN0
p[1] => a1.IN1
p[2] => a1.IN2
p[3] => a1.IN3
p[4] => a1.IN4
p[5] => a1.IN5
p[6] => a1.IN6
p[7] => a1.IN7


|skeleton|processor:myprocessor|cla32mult:pcincrement|big_g:bg3
bigG <= o1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => ~NO_FANOUT~
p[1] => a7.IN0
p[2] => a6.IN0
p[2] => a7.IN1
p[3] => a5.IN0
p[3] => a6.IN1
p[3] => a7.IN2
p[4] => a4.IN0
p[4] => a5.IN1
p[4] => a6.IN2
p[4] => a7.IN3
p[5] => a3.IN0
p[5] => a4.IN1
p[5] => a5.IN2
p[5] => a6.IN3
p[5] => a7.IN4
p[6] => a2.IN0
p[6] => a3.IN1
p[6] => a4.IN2
p[6] => a5.IN3
p[6] => a6.IN4
p[6] => a7.IN5
p[7] => a1.IN0
p[7] => a2.IN1
p[7] => a3.IN2
p[7] => a4.IN3
p[7] => a5.IN4
p[7] => a6.IN5
p[7] => a7.IN6
g[0] => a7.IN7
g[1] => a6.IN6
g[2] => a5.IN5
g[3] => a4.IN4
g[4] => a3.IN3
g[5] => a2.IN2
g[6] => a1.IN1
g[7] => o1.IN7


|skeleton|processor:myprocessor|cla32mult:pcincrement|big_p:bp3
bigP <= a1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => a1.IN0
p[1] => a1.IN1
p[2] => a1.IN2
p[3] => a1.IN3
p[4] => a1.IN4
p[5] => a1.IN5
p[6] => a1.IN6
p[7] => a1.IN7


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m2
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m2|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m2|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m2|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m2|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m2|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m2|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m2|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m2|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m2|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m2|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m2|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m2|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m2|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m2|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m2|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m2|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m3
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m3|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m3|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m3|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m3|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m3|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m3|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m3|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m3|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m3|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m3|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m3|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m3|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m3|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m3|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m3|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m3|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m4
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m4|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m4|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m4|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m4|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m4|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m4|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m4|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m4|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m4|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m4|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m4|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m4|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m4|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m4|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m4|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:pcincrement|cla_8bit:m4|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register:FDPC
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:fetchflush
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|mux32bit2to1:fetchflush|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:fetchflush|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:fetchflush|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:fetchflush|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:fetchflush|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:fetchflush|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:fetchflush|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:fetchflush|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:fetchflush|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:fetchflush|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:fetchflush|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:fetchflush|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:fetchflush|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:fetchflush|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:fetchflush|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:fetchflush|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:fetchflush|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:fetchflush|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:fetchflush|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:fetchflush|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:fetchflush|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:fetchflush|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:fetchflush|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:fetchflush|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:fetchflush|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:fetchflush|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:fetchflush|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:fetchflush|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:fetchflush|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:fetchflush|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:fetchflush|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:fetchflush|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register:saveFDIRstall
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:stallsaveir
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:stallsaveir|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:registerfile
clock => clock.IN32
ctrl_writeEnable => writeEn.IN1
ctrl_writeEnable => writeEn.IN1
ctrl_writeEnable => writeEn.IN1
ctrl_writeEnable => writeEn.IN1
ctrl_writeEnable => writeEn.IN1
ctrl_writeEnable => writeEn.IN1
ctrl_writeEnable => writeEn.IN1
ctrl_writeEnable => writeEn.IN1
ctrl_writeEnable => writeEn.IN1
ctrl_writeEnable => writeEn.IN1
ctrl_writeEnable => writeEn.IN1
ctrl_writeEnable => writeEn.IN1
ctrl_writeEnable => writeEn.IN1
ctrl_writeEnable => writeEn.IN1
ctrl_writeEnable => writeEn.IN1
ctrl_writeEnable => writeEn.IN1
ctrl_writeEnable => writeEn.IN1
ctrl_writeEnable => writeEn.IN1
ctrl_writeEnable => writeEn.IN1
ctrl_writeEnable => writeEn.IN1
ctrl_writeEnable => writeEn.IN1
ctrl_writeEnable => writeEn.IN1
ctrl_writeEnable => writeEn.IN1
ctrl_writeEnable => writeEn.IN1
ctrl_writeEnable => writeEn.IN1
ctrl_writeEnable => writeEn.IN1
ctrl_writeEnable => writeEn.IN1
ctrl_writeEnable => writeEn.IN1
ctrl_writeEnable => writeEn.IN1
ctrl_reset => resets[31].IN31
ctrl_writeReg[0] => ctrl_writeReg[0].IN1
ctrl_writeReg[1] => ctrl_writeReg[1].IN1
ctrl_writeReg[2] => ctrl_writeReg[2].IN1
ctrl_writeReg[3] => ctrl_writeReg[3].IN1
ctrl_writeReg[4] => ctrl_writeReg[4].IN1
ctrl_readRegA[0] => ctrl_readRegA[0].IN1
ctrl_readRegA[1] => ctrl_readRegA[1].IN1
ctrl_readRegA[2] => ctrl_readRegA[2].IN1
ctrl_readRegA[3] => ctrl_readRegA[3].IN1
ctrl_readRegA[4] => ctrl_readRegA[4].IN1
ctrl_readRegB[0] => ctrl_readRegB[0].IN1
ctrl_readRegB[1] => ctrl_readRegB[1].IN1
ctrl_readRegB[2] => ctrl_readRegB[2].IN1
ctrl_readRegB[3] => ctrl_readRegB[3].IN1
ctrl_readRegB[4] => ctrl_readRegB[4].IN1
data_writeReg[0] => data_writeReg[0].IN30
data_writeReg[1] => data_writeReg[1].IN30
data_writeReg[2] => data_writeReg[2].IN30
data_writeReg[3] => data_writeReg[3].IN30
data_writeReg[4] => data_writeReg[4].IN30
data_writeReg[5] => data_writeReg[5].IN30
data_writeReg[6] => data_writeReg[6].IN30
data_writeReg[7] => data_writeReg[7].IN30
data_writeReg[8] => data_writeReg[8].IN30
data_writeReg[9] => data_writeReg[9].IN30
data_writeReg[10] => data_writeReg[10].IN30
data_writeReg[11] => data_writeReg[11].IN30
data_writeReg[12] => data_writeReg[12].IN30
data_writeReg[13] => data_writeReg[13].IN30
data_writeReg[14] => data_writeReg[14].IN30
data_writeReg[15] => data_writeReg[15].IN30
data_writeReg[16] => data_writeReg[16].IN30
data_writeReg[17] => data_writeReg[17].IN30
data_writeReg[18] => data_writeReg[18].IN30
data_writeReg[19] => data_writeReg[19].IN30
data_writeReg[20] => data_writeReg[20].IN30
data_writeReg[21] => data_writeReg[21].IN30
data_writeReg[22] => data_writeReg[22].IN30
data_writeReg[23] => data_writeReg[23].IN30
data_writeReg[24] => data_writeReg[24].IN30
data_writeReg[25] => data_writeReg[25].IN30
data_writeReg[26] => data_writeReg[26].IN30
data_writeReg[27] => data_writeReg[27].IN30
data_writeReg[28] => data_writeReg[28].IN30
data_writeReg[29] => data_writeReg[29].IN30
data_writeReg[30] => data_writeReg[30].IN30
data_writeReg[31] => data_writeReg[31].IN30
data_readRegA[0] <= data_readRegA[0].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[1] <= data_readRegA[1].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[2] <= data_readRegA[2].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[3] <= data_readRegA[3].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[4] <= data_readRegA[4].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[5] <= data_readRegA[5].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[6] <= data_readRegA[6].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[7] <= data_readRegA[7].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[8] <= data_readRegA[8].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[9] <= data_readRegA[9].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[10] <= data_readRegA[10].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[11] <= data_readRegA[11].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[12] <= data_readRegA[12].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[13] <= data_readRegA[13].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[14] <= data_readRegA[14].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[15] <= data_readRegA[15].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[16] <= data_readRegA[16].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[17] <= data_readRegA[17].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[18] <= data_readRegA[18].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[19] <= data_readRegA[19].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[20] <= data_readRegA[20].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[21] <= data_readRegA[21].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[22] <= data_readRegA[22].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[23] <= data_readRegA[23].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[24] <= data_readRegA[24].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[25] <= data_readRegA[25].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[26] <= data_readRegA[26].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[27] <= data_readRegA[27].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[28] <= data_readRegA[28].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[29] <= data_readRegA[29].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[30] <= data_readRegA[30].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[31] <= data_readRegA[31].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[0] <= data_readRegB[0].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[1] <= data_readRegB[1].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[2] <= data_readRegB[2].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[3] <= data_readRegB[3].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[4] <= data_readRegB[4].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[5] <= data_readRegB[5].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[6] <= data_readRegB[6].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[7] <= data_readRegB[7].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[8] <= data_readRegB[8].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[9] <= data_readRegB[9].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[10] <= data_readRegB[10].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[11] <= data_readRegB[11].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[12] <= data_readRegB[12].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[13] <= data_readRegB[13].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[14] <= data_readRegB[14].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[15] <= data_readRegB[15].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[16] <= data_readRegB[16].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[17] <= data_readRegB[17].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[18] <= data_readRegB[18].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[19] <= data_readRegB[19].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[20] <= data_readRegB[20].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[21] <= data_readRegB[21].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[22] <= data_readRegB[22].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[23] <= data_readRegB[23].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[24] <= data_readRegB[24].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[25] <= data_readRegB[25].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[26] <= data_readRegB[26].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[27] <= data_readRegB[27].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[28] <= data_readRegB[28].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[29] <= data_readRegB[29].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[30] <= data_readRegB[30].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[31] <= data_readRegB[31].DB_MAX_OUTPUT_PORT_TYPE
bird_y[0] <= register:make_ctrl[1].onereg.readOut
bird_y[1] <= register:make_ctrl[1].onereg.readOut
bird_y[2] <= register:make_ctrl[1].onereg.readOut
bird_y[3] <= register:make_ctrl[1].onereg.readOut
bird_y[4] <= register:make_ctrl[1].onereg.readOut
bird_y[5] <= register:make_ctrl[1].onereg.readOut
bird_y[6] <= register:make_ctrl[1].onereg.readOut
bird_y[7] <= register:make_ctrl[1].onereg.readOut
bird_y[8] <= register:make_ctrl[1].onereg.readOut
bird_y[9] <= register:make_ctrl[1].onereg.readOut
bird_y[10] <= register:make_ctrl[1].onereg.readOut
bird_y[11] <= register:make_ctrl[1].onereg.readOut
bird_y[12] <= register:make_ctrl[1].onereg.readOut
bird_y[13] <= register:make_ctrl[1].onereg.readOut
bird_y[14] <= register:make_ctrl[1].onereg.readOut
bird_y[15] <= register:make_ctrl[1].onereg.readOut
bird_y[16] <= register:make_ctrl[1].onereg.readOut
bird_y[17] <= register:make_ctrl[1].onereg.readOut
bird_y[18] <= register:make_ctrl[1].onereg.readOut
bird_y[19] <= register:make_ctrl[1].onereg.readOut
bird_y[20] <= register:make_ctrl[1].onereg.readOut
bird_y[21] <= register:make_ctrl[1].onereg.readOut
bird_y[22] <= register:make_ctrl[1].onereg.readOut
bird_y[23] <= register:make_ctrl[1].onereg.readOut
bird_y[24] <= register:make_ctrl[1].onereg.readOut
bird_y[25] <= register:make_ctrl[1].onereg.readOut
bird_y[26] <= register:make_ctrl[1].onereg.readOut
bird_y[27] <= register:make_ctrl[1].onereg.readOut
bird_y[28] <= register:make_ctrl[1].onereg.readOut
bird_y[29] <= register:make_ctrl[1].onereg.readOut
bird_y[30] <= register:make_ctrl[1].onereg.readOut
bird_y[31] <= register:make_ctrl[1].onereg.readOut
pipe1_x[0] <= register:make_ctrl[2].onereg.readOut
pipe1_x[1] <= register:make_ctrl[2].onereg.readOut
pipe1_x[2] <= register:make_ctrl[2].onereg.readOut
pipe1_x[3] <= register:make_ctrl[2].onereg.readOut
pipe1_x[4] <= register:make_ctrl[2].onereg.readOut
pipe1_x[5] <= register:make_ctrl[2].onereg.readOut
pipe1_x[6] <= register:make_ctrl[2].onereg.readOut
pipe1_x[7] <= register:make_ctrl[2].onereg.readOut
pipe1_x[8] <= register:make_ctrl[2].onereg.readOut
pipe1_x[9] <= register:make_ctrl[2].onereg.readOut
pipe1_x[10] <= register:make_ctrl[2].onereg.readOut
pipe1_x[11] <= register:make_ctrl[2].onereg.readOut
pipe1_x[12] <= register:make_ctrl[2].onereg.readOut
pipe1_x[13] <= register:make_ctrl[2].onereg.readOut
pipe1_x[14] <= register:make_ctrl[2].onereg.readOut
pipe1_x[15] <= register:make_ctrl[2].onereg.readOut
pipe1_x[16] <= register:make_ctrl[2].onereg.readOut
pipe1_x[17] <= register:make_ctrl[2].onereg.readOut
pipe1_x[18] <= register:make_ctrl[2].onereg.readOut
pipe1_x[19] <= register:make_ctrl[2].onereg.readOut
pipe1_x[20] <= register:make_ctrl[2].onereg.readOut
pipe1_x[21] <= register:make_ctrl[2].onereg.readOut
pipe1_x[22] <= register:make_ctrl[2].onereg.readOut
pipe1_x[23] <= register:make_ctrl[2].onereg.readOut
pipe1_x[24] <= register:make_ctrl[2].onereg.readOut
pipe1_x[25] <= register:make_ctrl[2].onereg.readOut
pipe1_x[26] <= register:make_ctrl[2].onereg.readOut
pipe1_x[27] <= register:make_ctrl[2].onereg.readOut
pipe1_x[28] <= register:make_ctrl[2].onereg.readOut
pipe1_x[29] <= register:make_ctrl[2].onereg.readOut
pipe1_x[30] <= register:make_ctrl[2].onereg.readOut
pipe1_x[31] <= register:make_ctrl[2].onereg.readOut
pipe1_y[0] <= register:make_ctrl[3].onereg.readOut
pipe1_y[1] <= register:make_ctrl[3].onereg.readOut
pipe1_y[2] <= register:make_ctrl[3].onereg.readOut
pipe1_y[3] <= register:make_ctrl[3].onereg.readOut
pipe1_y[4] <= register:make_ctrl[3].onereg.readOut
pipe1_y[5] <= register:make_ctrl[3].onereg.readOut
pipe1_y[6] <= register:make_ctrl[3].onereg.readOut
pipe1_y[7] <= register:make_ctrl[3].onereg.readOut
pipe1_y[8] <= register:make_ctrl[3].onereg.readOut
pipe1_y[9] <= register:make_ctrl[3].onereg.readOut
pipe1_y[10] <= register:make_ctrl[3].onereg.readOut
pipe1_y[11] <= register:make_ctrl[3].onereg.readOut
pipe1_y[12] <= register:make_ctrl[3].onereg.readOut
pipe1_y[13] <= register:make_ctrl[3].onereg.readOut
pipe1_y[14] <= register:make_ctrl[3].onereg.readOut
pipe1_y[15] <= register:make_ctrl[3].onereg.readOut
pipe1_y[16] <= register:make_ctrl[3].onereg.readOut
pipe1_y[17] <= register:make_ctrl[3].onereg.readOut
pipe1_y[18] <= register:make_ctrl[3].onereg.readOut
pipe1_y[19] <= register:make_ctrl[3].onereg.readOut
pipe1_y[20] <= register:make_ctrl[3].onereg.readOut
pipe1_y[21] <= register:make_ctrl[3].onereg.readOut
pipe1_y[22] <= register:make_ctrl[3].onereg.readOut
pipe1_y[23] <= register:make_ctrl[3].onereg.readOut
pipe1_y[24] <= register:make_ctrl[3].onereg.readOut
pipe1_y[25] <= register:make_ctrl[3].onereg.readOut
pipe1_y[26] <= register:make_ctrl[3].onereg.readOut
pipe1_y[27] <= register:make_ctrl[3].onereg.readOut
pipe1_y[28] <= register:make_ctrl[3].onereg.readOut
pipe1_y[29] <= register:make_ctrl[3].onereg.readOut
pipe1_y[30] <= register:make_ctrl[3].onereg.readOut
pipe1_y[31] <= register:make_ctrl[3].onereg.readOut
pipe2_x[0] <= register:make_ctrl[4].onereg.readOut
pipe2_x[1] <= register:make_ctrl[4].onereg.readOut
pipe2_x[2] <= register:make_ctrl[4].onereg.readOut
pipe2_x[3] <= register:make_ctrl[4].onereg.readOut
pipe2_x[4] <= register:make_ctrl[4].onereg.readOut
pipe2_x[5] <= register:make_ctrl[4].onereg.readOut
pipe2_x[6] <= register:make_ctrl[4].onereg.readOut
pipe2_x[7] <= register:make_ctrl[4].onereg.readOut
pipe2_x[8] <= register:make_ctrl[4].onereg.readOut
pipe2_x[9] <= register:make_ctrl[4].onereg.readOut
pipe2_x[10] <= register:make_ctrl[4].onereg.readOut
pipe2_x[11] <= register:make_ctrl[4].onereg.readOut
pipe2_x[12] <= register:make_ctrl[4].onereg.readOut
pipe2_x[13] <= register:make_ctrl[4].onereg.readOut
pipe2_x[14] <= register:make_ctrl[4].onereg.readOut
pipe2_x[15] <= register:make_ctrl[4].onereg.readOut
pipe2_x[16] <= register:make_ctrl[4].onereg.readOut
pipe2_x[17] <= register:make_ctrl[4].onereg.readOut
pipe2_x[18] <= register:make_ctrl[4].onereg.readOut
pipe2_x[19] <= register:make_ctrl[4].onereg.readOut
pipe2_x[20] <= register:make_ctrl[4].onereg.readOut
pipe2_x[21] <= register:make_ctrl[4].onereg.readOut
pipe2_x[22] <= register:make_ctrl[4].onereg.readOut
pipe2_x[23] <= register:make_ctrl[4].onereg.readOut
pipe2_x[24] <= register:make_ctrl[4].onereg.readOut
pipe2_x[25] <= register:make_ctrl[4].onereg.readOut
pipe2_x[26] <= register:make_ctrl[4].onereg.readOut
pipe2_x[27] <= register:make_ctrl[4].onereg.readOut
pipe2_x[28] <= register:make_ctrl[4].onereg.readOut
pipe2_x[29] <= register:make_ctrl[4].onereg.readOut
pipe2_x[30] <= register:make_ctrl[4].onereg.readOut
pipe2_x[31] <= register:make_ctrl[4].onereg.readOut
pipe2_y[0] <= register:make_ctrl[5].onereg.readOut
pipe2_y[1] <= register:make_ctrl[5].onereg.readOut
pipe2_y[2] <= register:make_ctrl[5].onereg.readOut
pipe2_y[3] <= register:make_ctrl[5].onereg.readOut
pipe2_y[4] <= register:make_ctrl[5].onereg.readOut
pipe2_y[5] <= register:make_ctrl[5].onereg.readOut
pipe2_y[6] <= register:make_ctrl[5].onereg.readOut
pipe2_y[7] <= register:make_ctrl[5].onereg.readOut
pipe2_y[8] <= register:make_ctrl[5].onereg.readOut
pipe2_y[9] <= register:make_ctrl[5].onereg.readOut
pipe2_y[10] <= register:make_ctrl[5].onereg.readOut
pipe2_y[11] <= register:make_ctrl[5].onereg.readOut
pipe2_y[12] <= register:make_ctrl[5].onereg.readOut
pipe2_y[13] <= register:make_ctrl[5].onereg.readOut
pipe2_y[14] <= register:make_ctrl[5].onereg.readOut
pipe2_y[15] <= register:make_ctrl[5].onereg.readOut
pipe2_y[16] <= register:make_ctrl[5].onereg.readOut
pipe2_y[17] <= register:make_ctrl[5].onereg.readOut
pipe2_y[18] <= register:make_ctrl[5].onereg.readOut
pipe2_y[19] <= register:make_ctrl[5].onereg.readOut
pipe2_y[20] <= register:make_ctrl[5].onereg.readOut
pipe2_y[21] <= register:make_ctrl[5].onereg.readOut
pipe2_y[22] <= register:make_ctrl[5].onereg.readOut
pipe2_y[23] <= register:make_ctrl[5].onereg.readOut
pipe2_y[24] <= register:make_ctrl[5].onereg.readOut
pipe2_y[25] <= register:make_ctrl[5].onereg.readOut
pipe2_y[26] <= register:make_ctrl[5].onereg.readOut
pipe2_y[27] <= register:make_ctrl[5].onereg.readOut
pipe2_y[28] <= register:make_ctrl[5].onereg.readOut
pipe2_y[29] <= register:make_ctrl[5].onereg.readOut
pipe2_y[30] <= register:make_ctrl[5].onereg.readOut
pipe2_y[31] <= register:make_ctrl[5].onereg.readOut
pipe3_x[0] <= register:make_ctrl[19].onereg.readOut
pipe3_x[1] <= register:make_ctrl[19].onereg.readOut
pipe3_x[2] <= register:make_ctrl[19].onereg.readOut
pipe3_x[3] <= register:make_ctrl[19].onereg.readOut
pipe3_x[4] <= register:make_ctrl[19].onereg.readOut
pipe3_x[5] <= register:make_ctrl[19].onereg.readOut
pipe3_x[6] <= register:make_ctrl[19].onereg.readOut
pipe3_x[7] <= register:make_ctrl[19].onereg.readOut
pipe3_x[8] <= register:make_ctrl[19].onereg.readOut
pipe3_x[9] <= register:make_ctrl[19].onereg.readOut
pipe3_x[10] <= register:make_ctrl[19].onereg.readOut
pipe3_x[11] <= register:make_ctrl[19].onereg.readOut
pipe3_x[12] <= register:make_ctrl[19].onereg.readOut
pipe3_x[13] <= register:make_ctrl[19].onereg.readOut
pipe3_x[14] <= register:make_ctrl[19].onereg.readOut
pipe3_x[15] <= register:make_ctrl[19].onereg.readOut
pipe3_x[16] <= register:make_ctrl[19].onereg.readOut
pipe3_x[17] <= register:make_ctrl[19].onereg.readOut
pipe3_x[18] <= register:make_ctrl[19].onereg.readOut
pipe3_x[19] <= register:make_ctrl[19].onereg.readOut
pipe3_x[20] <= register:make_ctrl[19].onereg.readOut
pipe3_x[21] <= register:make_ctrl[19].onereg.readOut
pipe3_x[22] <= register:make_ctrl[19].onereg.readOut
pipe3_x[23] <= register:make_ctrl[19].onereg.readOut
pipe3_x[24] <= register:make_ctrl[19].onereg.readOut
pipe3_x[25] <= register:make_ctrl[19].onereg.readOut
pipe3_x[26] <= register:make_ctrl[19].onereg.readOut
pipe3_x[27] <= register:make_ctrl[19].onereg.readOut
pipe3_x[28] <= register:make_ctrl[19].onereg.readOut
pipe3_x[29] <= register:make_ctrl[19].onereg.readOut
pipe3_x[30] <= register:make_ctrl[19].onereg.readOut
pipe3_x[31] <= register:make_ctrl[19].onereg.readOut
pipe3_y[0] <= register:make_ctrl[20].onereg.readOut
pipe3_y[1] <= register:make_ctrl[20].onereg.readOut
pipe3_y[2] <= register:make_ctrl[20].onereg.readOut
pipe3_y[3] <= register:make_ctrl[20].onereg.readOut
pipe3_y[4] <= register:make_ctrl[20].onereg.readOut
pipe3_y[5] <= register:make_ctrl[20].onereg.readOut
pipe3_y[6] <= register:make_ctrl[20].onereg.readOut
pipe3_y[7] <= register:make_ctrl[20].onereg.readOut
pipe3_y[8] <= register:make_ctrl[20].onereg.readOut
pipe3_y[9] <= register:make_ctrl[20].onereg.readOut
pipe3_y[10] <= register:make_ctrl[20].onereg.readOut
pipe3_y[11] <= register:make_ctrl[20].onereg.readOut
pipe3_y[12] <= register:make_ctrl[20].onereg.readOut
pipe3_y[13] <= register:make_ctrl[20].onereg.readOut
pipe3_y[14] <= register:make_ctrl[20].onereg.readOut
pipe3_y[15] <= register:make_ctrl[20].onereg.readOut
pipe3_y[16] <= register:make_ctrl[20].onereg.readOut
pipe3_y[17] <= register:make_ctrl[20].onereg.readOut
pipe3_y[18] <= register:make_ctrl[20].onereg.readOut
pipe3_y[19] <= register:make_ctrl[20].onereg.readOut
pipe3_y[20] <= register:make_ctrl[20].onereg.readOut
pipe3_y[21] <= register:make_ctrl[20].onereg.readOut
pipe3_y[22] <= register:make_ctrl[20].onereg.readOut
pipe3_y[23] <= register:make_ctrl[20].onereg.readOut
pipe3_y[24] <= register:make_ctrl[20].onereg.readOut
pipe3_y[25] <= register:make_ctrl[20].onereg.readOut
pipe3_y[26] <= register:make_ctrl[20].onereg.readOut
pipe3_y[27] <= register:make_ctrl[20].onereg.readOut
pipe3_y[28] <= register:make_ctrl[20].onereg.readOut
pipe3_y[29] <= register:make_ctrl[20].onereg.readOut
pipe3_y[30] <= register:make_ctrl[20].onereg.readOut
pipe3_y[31] <= register:make_ctrl[20].onereg.readOut
pipe_y_rand[0] => pipe_y_rand[0].IN1
pipe_y_rand[1] => pipe_y_rand[1].IN1
pipe_y_rand[2] => pipe_y_rand[2].IN1
pipe_y_rand[3] => pipe_y_rand[3].IN1
pipe_y_rand[4] => pipe_y_rand[4].IN1
pipe_y_rand[5] => pipe_y_rand[5].IN1
pipe_y_rand[6] => pipe_y_rand[6].IN1
pipe_y_rand[7] => pipe_y_rand[7].IN1
pipe_y_rand[8] => pipe_y_rand[8].IN1
pipe_y_rand[9] => pipe_y_rand[9].IN1
pipe_y_rand[10] => pipe_y_rand[10].IN1
pipe_y_rand[11] => pipe_y_rand[11].IN1
pipe_y_rand[12] => pipe_y_rand[12].IN1
pipe_y_rand[13] => pipe_y_rand[13].IN1
pipe_y_rand[14] => pipe_y_rand[14].IN1
pipe_y_rand[15] => pipe_y_rand[15].IN1
pipe_y_rand[16] => pipe_y_rand[16].IN1
pipe_y_rand[17] => pipe_y_rand[17].IN1
pipe_y_rand[18] => pipe_y_rand[18].IN1
pipe_y_rand[19] => pipe_y_rand[19].IN1
pipe_y_rand[20] => pipe_y_rand[20].IN1
pipe_y_rand[21] => pipe_y_rand[21].IN1
pipe_y_rand[22] => pipe_y_rand[22].IN1
pipe_y_rand[23] => pipe_y_rand[23].IN1
pipe_y_rand[24] => pipe_y_rand[24].IN1
pipe_y_rand[25] => pipe_y_rand[25].IN1
pipe_y_rand[26] => pipe_y_rand[26].IN1
pipe_y_rand[27] => pipe_y_rand[27].IN1
pipe_y_rand[28] => pipe_y_rand[28].IN1
pipe_y_rand[29] => pipe_y_rand[29].IN1
pipe_y_rand[30] => pipe_y_rand[30].IN1
pipe_y_rand[31] => pipe_y_rand[31].IN1
gameover_flag_long[0] <= register:make_ctrl[10].onereg.readOut
gameover_flag_long[1] <= register:make_ctrl[10].onereg.readOut
gameover_flag_long[2] <= register:make_ctrl[10].onereg.readOut
gameover_flag_long[3] <= register:make_ctrl[10].onereg.readOut
gameover_flag_long[4] <= register:make_ctrl[10].onereg.readOut
gameover_flag_long[5] <= register:make_ctrl[10].onereg.readOut
gameover_flag_long[6] <= register:make_ctrl[10].onereg.readOut
gameover_flag_long[7] <= register:make_ctrl[10].onereg.readOut
gameover_flag_long[8] <= register:make_ctrl[10].onereg.readOut
gameover_flag_long[9] <= register:make_ctrl[10].onereg.readOut
gameover_flag_long[10] <= register:make_ctrl[10].onereg.readOut
gameover_flag_long[11] <= register:make_ctrl[10].onereg.readOut
gameover_flag_long[12] <= register:make_ctrl[10].onereg.readOut
gameover_flag_long[13] <= register:make_ctrl[10].onereg.readOut
gameover_flag_long[14] <= register:make_ctrl[10].onereg.readOut
gameover_flag_long[15] <= register:make_ctrl[10].onereg.readOut
gameover_flag_long[16] <= register:make_ctrl[10].onereg.readOut
gameover_flag_long[17] <= register:make_ctrl[10].onereg.readOut
gameover_flag_long[18] <= register:make_ctrl[10].onereg.readOut
gameover_flag_long[19] <= register:make_ctrl[10].onereg.readOut
gameover_flag_long[20] <= register:make_ctrl[10].onereg.readOut
gameover_flag_long[21] <= register:make_ctrl[10].onereg.readOut
gameover_flag_long[22] <= register:make_ctrl[10].onereg.readOut
gameover_flag_long[23] <= register:make_ctrl[10].onereg.readOut
gameover_flag_long[24] <= register:make_ctrl[10].onereg.readOut
gameover_flag_long[25] <= register:make_ctrl[10].onereg.readOut
gameover_flag_long[26] <= register:make_ctrl[10].onereg.readOut
gameover_flag_long[27] <= register:make_ctrl[10].onereg.readOut
gameover_flag_long[28] <= register:make_ctrl[10].onereg.readOut
gameover_flag_long[29] <= register:make_ctrl[10].onereg.readOut
gameover_flag_long[30] <= register:make_ctrl[10].onereg.readOut
gameover_flag_long[31] <= register:make_ctrl[10].onereg.readOut
game_score[0] <= register:make_ctrl[11].onereg.readOut
game_score[1] <= register:make_ctrl[11].onereg.readOut
game_score[2] <= register:make_ctrl[11].onereg.readOut
game_score[3] <= register:make_ctrl[11].onereg.readOut
game_score[4] <= register:make_ctrl[11].onereg.readOut
game_score[5] <= register:make_ctrl[11].onereg.readOut
game_score[6] <= register:make_ctrl[11].onereg.readOut
game_score[7] <= register:make_ctrl[11].onereg.readOut
game_score[8] <= register:make_ctrl[11].onereg.readOut
game_score[9] <= register:make_ctrl[11].onereg.readOut
game_score[10] <= register:make_ctrl[11].onereg.readOut
game_score[11] <= register:make_ctrl[11].onereg.readOut
game_score[12] <= register:make_ctrl[11].onereg.readOut
game_score[13] <= register:make_ctrl[11].onereg.readOut
game_score[14] <= register:make_ctrl[11].onereg.readOut
game_score[15] <= register:make_ctrl[11].onereg.readOut
game_score[16] <= register:make_ctrl[11].onereg.readOut
game_score[17] <= register:make_ctrl[11].onereg.readOut
game_score[18] <= register:make_ctrl[11].onereg.readOut
game_score[19] <= register:make_ctrl[11].onereg.readOut
game_score[20] <= register:make_ctrl[11].onereg.readOut
game_score[21] <= register:make_ctrl[11].onereg.readOut
game_score[22] <= register:make_ctrl[11].onereg.readOut
game_score[23] <= register:make_ctrl[11].onereg.readOut
game_score[24] <= register:make_ctrl[11].onereg.readOut
game_score[25] <= register:make_ctrl[11].onereg.readOut
game_score[26] <= register:make_ctrl[11].onereg.readOut
game_score[27] <= register:make_ctrl[11].onereg.readOut
game_score[28] <= register:make_ctrl[11].onereg.readOut
game_score[29] <= register:make_ctrl[11].onereg.readOut
game_score[30] <= register:make_ctrl[11].onereg.readOut
game_score[31] <= register:make_ctrl[11].onereg.readOut
collision_flag_long[0] => collision_flag_long[0].IN1
collision_flag_long[1] => collision_flag_long[1].IN1
collision_flag_long[2] => collision_flag_long[2].IN1
collision_flag_long[3] => collision_flag_long[3].IN1
collision_flag_long[4] => collision_flag_long[4].IN1
collision_flag_long[5] => collision_flag_long[5].IN1
collision_flag_long[6] => collision_flag_long[6].IN1
collision_flag_long[7] => collision_flag_long[7].IN1
collision_flag_long[8] => collision_flag_long[8].IN1
collision_flag_long[9] => collision_flag_long[9].IN1
collision_flag_long[10] => collision_flag_long[10].IN1
collision_flag_long[11] => collision_flag_long[11].IN1
collision_flag_long[12] => collision_flag_long[12].IN1
collision_flag_long[13] => collision_flag_long[13].IN1
collision_flag_long[14] => collision_flag_long[14].IN1
collision_flag_long[15] => collision_flag_long[15].IN1
collision_flag_long[16] => collision_flag_long[16].IN1
collision_flag_long[17] => collision_flag_long[17].IN1
collision_flag_long[18] => collision_flag_long[18].IN1
collision_flag_long[19] => collision_flag_long[19].IN1
collision_flag_long[20] => collision_flag_long[20].IN1
collision_flag_long[21] => collision_flag_long[21].IN1
collision_flag_long[22] => collision_flag_long[22].IN1
collision_flag_long[23] => collision_flag_long[23].IN1
collision_flag_long[24] => collision_flag_long[24].IN1
collision_flag_long[25] => collision_flag_long[25].IN1
collision_flag_long[26] => collision_flag_long[26].IN1
collision_flag_long[27] => collision_flag_long[27].IN1
collision_flag_long[28] => collision_flag_long[28].IN1
collision_flag_long[29] => collision_flag_long[29].IN1
collision_flag_long[30] => collision_flag_long[30].IN1
collision_flag_long[31] => collision_flag_long[31].IN1


|skeleton|processor:myprocessor|regfile:registerfile|fiveto32decoder:rw
ctrl[0] => ctrl[0].IN4
ctrl[1] => ctrl[1].IN4
ctrl[2] => ctrl[2].IN4
ctrl[3] => ctrl[3].IN1
ctrl[4] => ctrl[4].IN1
onehot[0] <= threeto8decoder:b1.onehot
onehot[1] <= threeto8decoder:b1.onehot
onehot[2] <= threeto8decoder:b1.onehot
onehot[3] <= threeto8decoder:b1.onehot
onehot[4] <= threeto8decoder:b1.onehot
onehot[5] <= threeto8decoder:b1.onehot
onehot[6] <= threeto8decoder:b1.onehot
onehot[7] <= threeto8decoder:b1.onehot
onehot[8] <= threeto8decoder:b2.onehot
onehot[9] <= threeto8decoder:b2.onehot
onehot[10] <= threeto8decoder:b2.onehot
onehot[11] <= threeto8decoder:b2.onehot
onehot[12] <= threeto8decoder:b2.onehot
onehot[13] <= threeto8decoder:b2.onehot
onehot[14] <= threeto8decoder:b2.onehot
onehot[15] <= threeto8decoder:b2.onehot
onehot[16] <= threeto8decoder:b3.onehot
onehot[17] <= threeto8decoder:b3.onehot
onehot[18] <= threeto8decoder:b3.onehot
onehot[19] <= threeto8decoder:b3.onehot
onehot[20] <= threeto8decoder:b3.onehot
onehot[21] <= threeto8decoder:b3.onehot
onehot[22] <= threeto8decoder:b3.onehot
onehot[23] <= threeto8decoder:b3.onehot
onehot[24] <= threeto8decoder:b4.onehot
onehot[25] <= threeto8decoder:b4.onehot
onehot[26] <= threeto8decoder:b4.onehot
onehot[27] <= threeto8decoder:b4.onehot
onehot[28] <= threeto8decoder:b4.onehot
onehot[29] <= threeto8decoder:b4.onehot
onehot[30] <= threeto8decoder:b4.onehot
onehot[31] <= threeto8decoder:b4.onehot


|skeleton|processor:myprocessor|regfile:registerfile|fiveto32decoder:rw|twoto4decoder:a
ctrl[0] => onehot.IN0
ctrl[0] => onehot.IN0
ctrl[0] => onehot.IN0
ctrl[0] => onehot.IN0
ctrl[1] => onehot.IN1
ctrl[1] => onehot.IN1
ctrl[1] => onehot.IN1
ctrl[1] => onehot.IN1
onehot[0] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[1] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[2] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[3] <= onehot.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:registerfile|fiveto32decoder:rw|threeto8decoder:b1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[1] => onehot.IN0
ctrl[1] => onehot.IN0
ctrl[1] => onehot.IN0
ctrl[1] => onehot.IN0
ctrl[2] => onehot.IN1
ctrl[2] => onehot.IN1
ctrl[2] => onehot.IN1
ctrl[2] => onehot.IN1
onehot[0] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[1] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[2] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[3] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[4] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[5] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[6] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[7] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1


|skeleton|processor:myprocessor|regfile:registerfile|fiveto32decoder:rw|threeto8decoder:b2
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[1] => onehot.IN0
ctrl[1] => onehot.IN0
ctrl[1] => onehot.IN0
ctrl[1] => onehot.IN0
ctrl[2] => onehot.IN1
ctrl[2] => onehot.IN1
ctrl[2] => onehot.IN1
ctrl[2] => onehot.IN1
onehot[0] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[1] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[2] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[3] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[4] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[5] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[6] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[7] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1


|skeleton|processor:myprocessor|regfile:registerfile|fiveto32decoder:rw|threeto8decoder:b3
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[1] => onehot.IN0
ctrl[1] => onehot.IN0
ctrl[1] => onehot.IN0
ctrl[1] => onehot.IN0
ctrl[2] => onehot.IN1
ctrl[2] => onehot.IN1
ctrl[2] => onehot.IN1
ctrl[2] => onehot.IN1
onehot[0] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[1] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[2] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[3] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[4] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[5] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[6] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[7] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1


|skeleton|processor:myprocessor|regfile:registerfile|fiveto32decoder:rw|threeto8decoder:b4
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[1] => onehot.IN0
ctrl[1] => onehot.IN0
ctrl[1] => onehot.IN0
ctrl[1] => onehot.IN0
ctrl[2] => onehot.IN1
ctrl[2] => onehot.IN1
ctrl[2] => onehot.IN1
ctrl[2] => onehot.IN1
onehot[0] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[1] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[2] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[3] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[4] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[5] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[6] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[7] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1


|skeleton|processor:myprocessor|regfile:registerfile|fiveto32decoder:ra
ctrl[0] => ctrl[0].IN4
ctrl[1] => ctrl[1].IN4
ctrl[2] => ctrl[2].IN4
ctrl[3] => ctrl[3].IN1
ctrl[4] => ctrl[4].IN1
onehot[0] <= threeto8decoder:b1.onehot
onehot[1] <= threeto8decoder:b1.onehot
onehot[2] <= threeto8decoder:b1.onehot
onehot[3] <= threeto8decoder:b1.onehot
onehot[4] <= threeto8decoder:b1.onehot
onehot[5] <= threeto8decoder:b1.onehot
onehot[6] <= threeto8decoder:b1.onehot
onehot[7] <= threeto8decoder:b1.onehot
onehot[8] <= threeto8decoder:b2.onehot
onehot[9] <= threeto8decoder:b2.onehot
onehot[10] <= threeto8decoder:b2.onehot
onehot[11] <= threeto8decoder:b2.onehot
onehot[12] <= threeto8decoder:b2.onehot
onehot[13] <= threeto8decoder:b2.onehot
onehot[14] <= threeto8decoder:b2.onehot
onehot[15] <= threeto8decoder:b2.onehot
onehot[16] <= threeto8decoder:b3.onehot
onehot[17] <= threeto8decoder:b3.onehot
onehot[18] <= threeto8decoder:b3.onehot
onehot[19] <= threeto8decoder:b3.onehot
onehot[20] <= threeto8decoder:b3.onehot
onehot[21] <= threeto8decoder:b3.onehot
onehot[22] <= threeto8decoder:b3.onehot
onehot[23] <= threeto8decoder:b3.onehot
onehot[24] <= threeto8decoder:b4.onehot
onehot[25] <= threeto8decoder:b4.onehot
onehot[26] <= threeto8decoder:b4.onehot
onehot[27] <= threeto8decoder:b4.onehot
onehot[28] <= threeto8decoder:b4.onehot
onehot[29] <= threeto8decoder:b4.onehot
onehot[30] <= threeto8decoder:b4.onehot
onehot[31] <= threeto8decoder:b4.onehot


|skeleton|processor:myprocessor|regfile:registerfile|fiveto32decoder:ra|twoto4decoder:a
ctrl[0] => onehot.IN0
ctrl[0] => onehot.IN0
ctrl[0] => onehot.IN0
ctrl[0] => onehot.IN0
ctrl[1] => onehot.IN1
ctrl[1] => onehot.IN1
ctrl[1] => onehot.IN1
ctrl[1] => onehot.IN1
onehot[0] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[1] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[2] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[3] <= onehot.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:registerfile|fiveto32decoder:ra|threeto8decoder:b1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[1] => onehot.IN0
ctrl[1] => onehot.IN0
ctrl[1] => onehot.IN0
ctrl[1] => onehot.IN0
ctrl[2] => onehot.IN1
ctrl[2] => onehot.IN1
ctrl[2] => onehot.IN1
ctrl[2] => onehot.IN1
onehot[0] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[1] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[2] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[3] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[4] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[5] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[6] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[7] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1


|skeleton|processor:myprocessor|regfile:registerfile|fiveto32decoder:ra|threeto8decoder:b2
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[1] => onehot.IN0
ctrl[1] => onehot.IN0
ctrl[1] => onehot.IN0
ctrl[1] => onehot.IN0
ctrl[2] => onehot.IN1
ctrl[2] => onehot.IN1
ctrl[2] => onehot.IN1
ctrl[2] => onehot.IN1
onehot[0] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[1] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[2] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[3] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[4] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[5] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[6] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[7] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1


|skeleton|processor:myprocessor|regfile:registerfile|fiveto32decoder:ra|threeto8decoder:b3
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[1] => onehot.IN0
ctrl[1] => onehot.IN0
ctrl[1] => onehot.IN0
ctrl[1] => onehot.IN0
ctrl[2] => onehot.IN1
ctrl[2] => onehot.IN1
ctrl[2] => onehot.IN1
ctrl[2] => onehot.IN1
onehot[0] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[1] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[2] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[3] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[4] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[5] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[6] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[7] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1


|skeleton|processor:myprocessor|regfile:registerfile|fiveto32decoder:ra|threeto8decoder:b4
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[1] => onehot.IN0
ctrl[1] => onehot.IN0
ctrl[1] => onehot.IN0
ctrl[1] => onehot.IN0
ctrl[2] => onehot.IN1
ctrl[2] => onehot.IN1
ctrl[2] => onehot.IN1
ctrl[2] => onehot.IN1
onehot[0] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[1] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[2] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[3] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[4] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[5] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[6] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[7] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1


|skeleton|processor:myprocessor|regfile:registerfile|fiveto32decoder:rb
ctrl[0] => ctrl[0].IN4
ctrl[1] => ctrl[1].IN4
ctrl[2] => ctrl[2].IN4
ctrl[3] => ctrl[3].IN1
ctrl[4] => ctrl[4].IN1
onehot[0] <= threeto8decoder:b1.onehot
onehot[1] <= threeto8decoder:b1.onehot
onehot[2] <= threeto8decoder:b1.onehot
onehot[3] <= threeto8decoder:b1.onehot
onehot[4] <= threeto8decoder:b1.onehot
onehot[5] <= threeto8decoder:b1.onehot
onehot[6] <= threeto8decoder:b1.onehot
onehot[7] <= threeto8decoder:b1.onehot
onehot[8] <= threeto8decoder:b2.onehot
onehot[9] <= threeto8decoder:b2.onehot
onehot[10] <= threeto8decoder:b2.onehot
onehot[11] <= threeto8decoder:b2.onehot
onehot[12] <= threeto8decoder:b2.onehot
onehot[13] <= threeto8decoder:b2.onehot
onehot[14] <= threeto8decoder:b2.onehot
onehot[15] <= threeto8decoder:b2.onehot
onehot[16] <= threeto8decoder:b3.onehot
onehot[17] <= threeto8decoder:b3.onehot
onehot[18] <= threeto8decoder:b3.onehot
onehot[19] <= threeto8decoder:b3.onehot
onehot[20] <= threeto8decoder:b3.onehot
onehot[21] <= threeto8decoder:b3.onehot
onehot[22] <= threeto8decoder:b3.onehot
onehot[23] <= threeto8decoder:b3.onehot
onehot[24] <= threeto8decoder:b4.onehot
onehot[25] <= threeto8decoder:b4.onehot
onehot[26] <= threeto8decoder:b4.onehot
onehot[27] <= threeto8decoder:b4.onehot
onehot[28] <= threeto8decoder:b4.onehot
onehot[29] <= threeto8decoder:b4.onehot
onehot[30] <= threeto8decoder:b4.onehot
onehot[31] <= threeto8decoder:b4.onehot


|skeleton|processor:myprocessor|regfile:registerfile|fiveto32decoder:rb|twoto4decoder:a
ctrl[0] => onehot.IN0
ctrl[0] => onehot.IN0
ctrl[0] => onehot.IN0
ctrl[0] => onehot.IN0
ctrl[1] => onehot.IN1
ctrl[1] => onehot.IN1
ctrl[1] => onehot.IN1
ctrl[1] => onehot.IN1
onehot[0] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[1] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[2] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[3] <= onehot.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:registerfile|fiveto32decoder:rb|threeto8decoder:b1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[1] => onehot.IN0
ctrl[1] => onehot.IN0
ctrl[1] => onehot.IN0
ctrl[1] => onehot.IN0
ctrl[2] => onehot.IN1
ctrl[2] => onehot.IN1
ctrl[2] => onehot.IN1
ctrl[2] => onehot.IN1
onehot[0] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[1] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[2] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[3] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[4] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[5] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[6] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[7] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1


|skeleton|processor:myprocessor|regfile:registerfile|fiveto32decoder:rb|threeto8decoder:b2
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[1] => onehot.IN0
ctrl[1] => onehot.IN0
ctrl[1] => onehot.IN0
ctrl[1] => onehot.IN0
ctrl[2] => onehot.IN1
ctrl[2] => onehot.IN1
ctrl[2] => onehot.IN1
ctrl[2] => onehot.IN1
onehot[0] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[1] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[2] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[3] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[4] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[5] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[6] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[7] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1


|skeleton|processor:myprocessor|regfile:registerfile|fiveto32decoder:rb|threeto8decoder:b3
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[1] => onehot.IN0
ctrl[1] => onehot.IN0
ctrl[1] => onehot.IN0
ctrl[1] => onehot.IN0
ctrl[2] => onehot.IN1
ctrl[2] => onehot.IN1
ctrl[2] => onehot.IN1
ctrl[2] => onehot.IN1
onehot[0] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[1] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[2] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[3] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[4] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[5] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[6] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[7] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1


|skeleton|processor:myprocessor|regfile:registerfile|fiveto32decoder:rb|threeto8decoder:b4
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[0] => onehot.IN1
ctrl[1] => onehot.IN0
ctrl[1] => onehot.IN0
ctrl[1] => onehot.IN0
ctrl[1] => onehot.IN0
ctrl[2] => onehot.IN1
ctrl[2] => onehot.IN1
ctrl[2] => onehot.IN1
ctrl[2] => onehot.IN1
onehot[0] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[1] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[2] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[3] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[4] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[5] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[6] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
onehot[7] <= onehot.DB_MAX_OUTPUT_PORT_TYPE
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1
ena => onehot.IN1


|skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[0].onereg
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[1].onereg
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[2].onereg
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[3].onereg
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[4].onereg
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[5].onereg
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[6].onereg
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[7].onereg
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[8].onereg
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[9].onereg
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[10].onereg
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[11].onereg
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[12].onereg
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[13].onereg
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[14].onereg
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[15].onereg
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[16].onereg
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[17].onereg
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[18].onereg
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[19].onereg
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[20].onereg
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[21].onereg
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[22].onereg
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[23].onereg
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[24].onereg
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[25].onereg
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[26].onereg
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[27].onereg
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[28].onereg
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[29].onereg
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[30].onereg
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:registerfile|register:make_ctrl[31].onereg
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|dcontrol:dctrl
ir[0] => ~NO_FANOUT~
ir[1] => ~NO_FANOUT~
ir[2] => div.IN1
ir[2] => mul.IN1
ir[3] => div.IN1
ir[4] => div.IN1
ir[5] => div.IN1
ir[6] => div.IN1
ir[7] => ~NO_FANOUT~
ir[8] => ~NO_FANOUT~
ir[9] => ~NO_FANOUT~
ir[10] => ~NO_FANOUT~
ir[11] => ~NO_FANOUT~
ir[12] => rt[0].IN1
ir[13] => rt[1].IN1
ir[14] => rt[2].IN1
ir[15] => rt[3].IN1
ir[16] => rt[4].IN1
ir[17] => rs[0].IN2
ir[18] => rs[1].IN2
ir[19] => rs[2].IN2
ir[20] => rs[3].IN2
ir[21] => rs[4].IN2
ir[22] => rd[0].IN2
ir[23] => rd[1].IN2
ir[24] => rd[2].IN2
ir[25] => rd[3].IN2
ir[26] => rd[4].IN2
ir[27] => WideNor0.IN0
ir[27] => sw.IN1
ir[27] => addi.IN1
ir[27] => lw.IN1
ir[28] => WideNor0.IN1
ir[28] => sw.IN1
ir[28] => lw.IN1
ir[28] => addi.IN1
ir[29] => WideNor0.IN2
ir[29] => sw.IN1
ir[29] => addi.IN1
ir[29] => lw.IN1
ir[30] => WideNor0.IN3
ir[30] => lw.IN0
ir[30] => sw.IN0
ir[30] => addi.IN0
ir[31] => WideNor0.IN4
ir[31] => sw.IN1
ir[31] => lw.IN1
ir[31] => addi.IN1
ra[0] <= mux5bit2to1:pickra.port3
ra[1] <= mux5bit2to1:pickra.port3
ra[2] <= mux5bit2to1:pickra.port3
ra[3] <= mux5bit2to1:pickra.port3
ra[4] <= mux5bit2to1:pickra.port3
rb[0] <= mux5bit2to1:pickrbmux.port3
rb[1] <= mux5bit2to1:pickrbmux.port3
rb[2] <= mux5bit2to1:pickrbmux.port3
rb[3] <= mux5bit2to1:pickrbmux.port3
rb[4] <= mux5bit2to1:pickrbmux.port3
multordiv <= multordiv.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|dcontrol:dctrl|mux5bit2to1:pickra
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
select => select.IN5
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3


|skeleton|processor:myprocessor|dcontrol:dctrl|mux5bit2to1:pickra|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|dcontrol:dctrl|mux5bit2to1:pickra|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|dcontrol:dctrl|mux5bit2to1:pickra|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|dcontrol:dctrl|mux5bit2to1:pickra|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|dcontrol:dctrl|mux5bit2to1:pickra|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|dcontrol:dctrl|mux5bit2to1:pickrb1mux
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
select => select.IN5
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3


|skeleton|processor:myprocessor|dcontrol:dctrl|mux5bit2to1:pickrb1mux|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|dcontrol:dctrl|mux5bit2to1:pickrb1mux|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|dcontrol:dctrl|mux5bit2to1:pickrb1mux|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|dcontrol:dctrl|mux5bit2to1:pickrb1mux|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|dcontrol:dctrl|mux5bit2to1:pickrb1mux|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|dcontrol:dctrl|mux5bit2to1:pickrbmux
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
select => select.IN5
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3


|skeleton|processor:myprocessor|dcontrol:dctrl|mux5bit2to1:pickrbmux|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|dcontrol:dctrl|mux5bit2to1:pickrbmux|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|dcontrol:dctrl|mux5bit2to1:pickrbmux|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|dcontrol:dctrl|mux5bit2to1:pickrbmux|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|dcontrol:dctrl|mux5bit2to1:pickrbmux|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:decodeflush
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:decodeflush|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregA|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassregB|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register:DXPC
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register:DXIR
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register:DXA
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register:DXB
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|xcontrol:xctrl
ir[0] => T[0].DATAIN
ir[0] => N[0].DATAIN
ir[1] => T[1].DATAIN
ir[1] => N[1].DATAIN
ir[2] => ir[2].IN1
ir[3] => ir[3].IN1
ir[4] => ir[4].IN1
ir[5] => ir[5].IN1
ir[6] => ir[6].IN1
ir[7] => shamt[0].DATAIN
ir[7] => N[7].DATAIN
ir[7] => T[7].DATAIN
ir[8] => shamt[1].DATAIN
ir[8] => N[8].DATAIN
ir[8] => T[8].DATAIN
ir[9] => shamt[2].DATAIN
ir[9] => N[9].DATAIN
ir[9] => T[9].DATAIN
ir[10] => shamt[3].DATAIN
ir[10] => N[10].DATAIN
ir[10] => T[10].DATAIN
ir[11] => shamt[4].DATAIN
ir[11] => N[11].DATAIN
ir[11] => T[11].DATAIN
ir[12] => T[12].DATAIN
ir[12] => N[12].DATAIN
ir[13] => T[13].DATAIN
ir[13] => N[13].DATAIN
ir[14] => T[14].DATAIN
ir[14] => N[14].DATAIN
ir[15] => T[15].DATAIN
ir[15] => N[15].DATAIN
ir[16] => T[16].DATAIN
ir[16] => N[17].DATAIN
ir[16] => N[18].DATAIN
ir[16] => N[19].DATAIN
ir[16] => N[20].DATAIN
ir[16] => N[21].DATAIN
ir[16] => N[22].DATAIN
ir[16] => N[23].DATAIN
ir[16] => N[24].DATAIN
ir[16] => N[25].DATAIN
ir[16] => N[26].DATAIN
ir[16] => N[27].DATAIN
ir[16] => N[28].DATAIN
ir[16] => N[29].DATAIN
ir[16] => N[30].DATAIN
ir[16] => N[31].DATAIN
ir[16] => N[16].DATAIN
ir[17] => T[17].DATAIN
ir[18] => T[18].DATAIN
ir[19] => T[19].DATAIN
ir[20] => T[20].DATAIN
ir[21] => T[21].DATAIN
ir[22] => T[22].DATAIN
ir[23] => T[23].DATAIN
ir[24] => T[24].DATAIN
ir[25] => T[25].DATAIN
ir[26] => T[26].DATAIN
ir[27] => j.IN1
ir[27] => jal.IN1
ir[27] => setx.IN1
ir[27] => addi.IN1
ir[27] => sw.IN1
ir[27] => WideNor0.IN0
ir[27] => lw.IN1
ir[27] => bne_check.IN1
ir[27] => blt_check.IN1
ir[27] => jr.IN1
ir[27] => bex_comm.IN1
ir[28] => bne_check.IN1
ir[28] => bex_comm.IN1
ir[28] => sw.IN1
ir[28] => WideNor0.IN1
ir[28] => lw.IN1
ir[28] => addi.IN1
ir[28] => j.IN1
ir[28] => setx.IN1
ir[29] => bex_comm.IN1
ir[29] => sw.IN1
ir[29] => WideNor0.IN2
ir[29] => lw.IN1
ir[29] => bne_check.IN1
ir[30] => lw.IN0
ir[30] => WideNor0.IN3
ir[30] => sw.IN0
ir[30] => bex_comm.IN0
ir[31] => bex_comm.IN1
ir[31] => WideNor0.IN4
ir[31] => lw.IN1
ir[31] => sw.IN1
itype <= itype.DB_MAX_OUTPUT_PORT_TYPE
aluop[0] <= mux5bit2to1:pickaluop2mux.port3
aluop[1] <= mux5bit2to1:pickaluop2mux.port3
aluop[2] <= mux5bit2to1:pickaluop2mux.port3
aluop[3] <= mux5bit2to1:pickaluop2mux.port3
aluop[4] <= mux5bit2to1:pickaluop2mux.port3
shamt[0] <= ir[7].DB_MAX_OUTPUT_PORT_TYPE
shamt[1] <= ir[8].DB_MAX_OUTPUT_PORT_TYPE
shamt[2] <= ir[9].DB_MAX_OUTPUT_PORT_TYPE
shamt[3] <= ir[10].DB_MAX_OUTPUT_PORT_TYPE
shamt[4] <= ir[11].DB_MAX_OUTPUT_PORT_TYPE
N[0] <= ir[0].DB_MAX_OUTPUT_PORT_TYPE
N[1] <= ir[1].DB_MAX_OUTPUT_PORT_TYPE
N[2] <= ir[2].DB_MAX_OUTPUT_PORT_TYPE
N[3] <= ir[3].DB_MAX_OUTPUT_PORT_TYPE
N[4] <= ir[4].DB_MAX_OUTPUT_PORT_TYPE
N[5] <= ir[5].DB_MAX_OUTPUT_PORT_TYPE
N[6] <= ir[6].DB_MAX_OUTPUT_PORT_TYPE
N[7] <= ir[7].DB_MAX_OUTPUT_PORT_TYPE
N[8] <= ir[8].DB_MAX_OUTPUT_PORT_TYPE
N[9] <= ir[9].DB_MAX_OUTPUT_PORT_TYPE
N[10] <= ir[10].DB_MAX_OUTPUT_PORT_TYPE
N[11] <= ir[11].DB_MAX_OUTPUT_PORT_TYPE
N[12] <= ir[12].DB_MAX_OUTPUT_PORT_TYPE
N[13] <= ir[13].DB_MAX_OUTPUT_PORT_TYPE
N[14] <= ir[14].DB_MAX_OUTPUT_PORT_TYPE
N[15] <= ir[15].DB_MAX_OUTPUT_PORT_TYPE
N[16] <= ir[16].DB_MAX_OUTPUT_PORT_TYPE
N[17] <= ir[16].DB_MAX_OUTPUT_PORT_TYPE
N[18] <= ir[16].DB_MAX_OUTPUT_PORT_TYPE
N[19] <= ir[16].DB_MAX_OUTPUT_PORT_TYPE
N[20] <= ir[16].DB_MAX_OUTPUT_PORT_TYPE
N[21] <= ir[16].DB_MAX_OUTPUT_PORT_TYPE
N[22] <= ir[16].DB_MAX_OUTPUT_PORT_TYPE
N[23] <= ir[16].DB_MAX_OUTPUT_PORT_TYPE
N[24] <= ir[16].DB_MAX_OUTPUT_PORT_TYPE
N[25] <= ir[16].DB_MAX_OUTPUT_PORT_TYPE
N[26] <= ir[16].DB_MAX_OUTPUT_PORT_TYPE
N[27] <= ir[16].DB_MAX_OUTPUT_PORT_TYPE
N[28] <= ir[16].DB_MAX_OUTPUT_PORT_TYPE
N[29] <= ir[16].DB_MAX_OUTPUT_PORT_TYPE
N[30] <= ir[16].DB_MAX_OUTPUT_PORT_TYPE
N[31] <= ir[16].DB_MAX_OUTPUT_PORT_TYPE
T[0] <= ir[0].DB_MAX_OUTPUT_PORT_TYPE
T[1] <= ir[1].DB_MAX_OUTPUT_PORT_TYPE
T[2] <= ir[2].DB_MAX_OUTPUT_PORT_TYPE
T[3] <= ir[3].DB_MAX_OUTPUT_PORT_TYPE
T[4] <= ir[4].DB_MAX_OUTPUT_PORT_TYPE
T[5] <= ir[5].DB_MAX_OUTPUT_PORT_TYPE
T[6] <= ir[6].DB_MAX_OUTPUT_PORT_TYPE
T[7] <= ir[7].DB_MAX_OUTPUT_PORT_TYPE
T[8] <= ir[8].DB_MAX_OUTPUT_PORT_TYPE
T[9] <= ir[9].DB_MAX_OUTPUT_PORT_TYPE
T[10] <= ir[10].DB_MAX_OUTPUT_PORT_TYPE
T[11] <= ir[11].DB_MAX_OUTPUT_PORT_TYPE
T[12] <= ir[12].DB_MAX_OUTPUT_PORT_TYPE
T[13] <= ir[13].DB_MAX_OUTPUT_PORT_TYPE
T[14] <= ir[14].DB_MAX_OUTPUT_PORT_TYPE
T[15] <= ir[15].DB_MAX_OUTPUT_PORT_TYPE
T[16] <= ir[16].DB_MAX_OUTPUT_PORT_TYPE
T[17] <= ir[17].DB_MAX_OUTPUT_PORT_TYPE
T[18] <= ir[18].DB_MAX_OUTPUT_PORT_TYPE
T[19] <= ir[19].DB_MAX_OUTPUT_PORT_TYPE
T[20] <= ir[20].DB_MAX_OUTPUT_PORT_TYPE
T[21] <= ir[21].DB_MAX_OUTPUT_PORT_TYPE
T[22] <= ir[22].DB_MAX_OUTPUT_PORT_TYPE
T[23] <= ir[23].DB_MAX_OUTPUT_PORT_TYPE
T[24] <= ir[24].DB_MAX_OUTPUT_PORT_TYPE
T[25] <= ir[25].DB_MAX_OUTPUT_PORT_TYPE
T[26] <= ir[26].DB_MAX_OUTPUT_PORT_TYPE
T[27] <= <GND>
T[28] <= <GND>
T[29] <= <GND>
T[30] <= <GND>
T[31] <= <GND>
bne <= bne_check.DB_MAX_OUTPUT_PORT_TYPE
blt <= blt_check.DB_MAX_OUTPUT_PORT_TYPE
j <= j.DB_MAX_OUTPUT_PORT_TYPE
jr <= jr.DB_MAX_OUTPUT_PORT_TYPE
jal <= jal.DB_MAX_OUTPUT_PORT_TYPE
bex <= bex.DB_MAX_OUTPUT_PORT_TYPE
setx <= setx.DB_MAX_OUTPUT_PORT_TYPE
aluexcept => ~NO_FANOUT~
status[0] => WideOr0.IN0
status[1] => WideOr0.IN1
status[2] => WideOr0.IN2
status[3] => WideOr0.IN3
status[4] => WideOr0.IN4
status[5] => WideOr0.IN5
status[6] => WideOr0.IN6
status[7] => WideOr0.IN7
status[8] => WideOr0.IN8
status[9] => WideOr0.IN9
status[10] => WideOr0.IN10
status[11] => WideOr0.IN11
status[12] => WideOr0.IN12
status[13] => WideOr0.IN13
status[14] => WideOr0.IN14
status[15] => WideOr0.IN15
status[16] => WideOr0.IN16
status[17] => WideOr0.IN17
status[18] => WideOr0.IN18
status[19] => WideOr0.IN19
status[20] => WideOr0.IN20
status[21] => WideOr0.IN21
status[22] => WideOr0.IN22
status[23] => WideOr0.IN23
status[24] => WideOr0.IN24
status[25] => WideOr0.IN25
status[26] => WideOr0.IN26
status[27] => WideOr0.IN27
status[28] => WideOr0.IN28
status[29] => WideOr0.IN29
status[30] => WideOr0.IN30
status[31] => WideOr0.IN31


|skeleton|processor:myprocessor|xcontrol:xctrl|mux5bit2to1:pickaluop1mux
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
select => select.IN5
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3


|skeleton|processor:myprocessor|xcontrol:xctrl|mux5bit2to1:pickaluop1mux|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|xcontrol:xctrl|mux5bit2to1:pickaluop1mux|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|xcontrol:xctrl|mux5bit2to1:pickaluop1mux|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|xcontrol:xctrl|mux5bit2to1:pickaluop1mux|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|xcontrol:xctrl|mux5bit2to1:pickaluop1mux|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|xcontrol:xctrl|mux5bit2to1:pickaluop2mux
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
select => select.IN5
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3


|skeleton|processor:myprocessor|xcontrol:xctrl|mux5bit2to1:pickaluop2mux|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|xcontrol:xctrl|mux5bit2to1:pickaluop2mux|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|xcontrol:xctrl|mux5bit2to1:pickaluop2mux|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|xcontrol:xctrl|mux5bit2to1:pickaluop2mux|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|xcontrol:xctrl|mux5bit2to1:pickaluop2mux|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in3[16] => in3[16].IN1
in3[17] => in3[17].IN1
in3[18] => in3[18].IN1
in3[19] => in3[19].IN1
in3[20] => in3[20].IN1
in3[21] => in3[21].IN1
in3[22] => in3[22].IN1
in3[23] => in3[23].IN1
in3[24] => in3[24].IN1
in3[25] => in3[25].IN1
in3[26] => in3[26].IN1
in3[27] => in3[27].IN1
in3[28] => in3[28].IN1
in3[29] => in3[29].IN1
in3[30] => in3[30].IN1
in3[31] => in3[31].IN1
select[0] => select[0].IN2
select[1] => select[1].IN1
out[0] <= mux32bit2to1:m3.port3
out[1] <= mux32bit2to1:m3.port3
out[2] <= mux32bit2to1:m3.port3
out[3] <= mux32bit2to1:m3.port3
out[4] <= mux32bit2to1:m3.port3
out[5] <= mux32bit2to1:m3.port3
out[6] <= mux32bit2to1:m3.port3
out[7] <= mux32bit2to1:m3.port3
out[8] <= mux32bit2to1:m3.port3
out[9] <= mux32bit2to1:m3.port3
out[10] <= mux32bit2to1:m3.port3
out[11] <= mux32bit2to1:m3.port3
out[12] <= mux32bit2to1:m3.port3
out[13] <= mux32bit2to1:m3.port3
out[14] <= mux32bit2to1:m3.port3
out[15] <= mux32bit2to1:m3.port3
out[16] <= mux32bit2to1:m3.port3
out[17] <= mux32bit2to1:m3.port3
out[18] <= mux32bit2to1:m3.port3
out[19] <= mux32bit2to1:m3.port3
out[20] <= mux32bit2to1:m3.port3
out[21] <= mux32bit2to1:m3.port3
out[22] <= mux32bit2to1:m3.port3
out[23] <= mux32bit2to1:m3.port3
out[24] <= mux32bit2to1:m3.port3
out[25] <= mux32bit2to1:m3.port3
out[26] <= mux32bit2to1:m3.port3
out[27] <= mux32bit2to1:m3.port3
out[28] <= mux32bit2to1:m3.port3
out[29] <= mux32bit2to1:m3.port3
out[30] <= mux32bit2to1:m3.port3
out[31] <= mux32bit2to1:m3.port3


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m0|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m0|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m0|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m0|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m0|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m0|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m0|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m0|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m0|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m0|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m0|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m0|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m0|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m0|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m0|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m0|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m0|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m0|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m0|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m0|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m0|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m0|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m0|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m0|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m0|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m0|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m0|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m0|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m0|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m0|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m0|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m0|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m1|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m1|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m1|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m1|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m1|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m1|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m1|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m1|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m1|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m1|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m1|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m1|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m1|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m1|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m1|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m1|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m1|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m1|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m1|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m1|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m1|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m1|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m1|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m1|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m1|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m1|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m1|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m1|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m1|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m1|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m1|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m1|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassA|mux32bit2to1:m3|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in3[16] => in3[16].IN1
in3[17] => in3[17].IN1
in3[18] => in3[18].IN1
in3[19] => in3[19].IN1
in3[20] => in3[20].IN1
in3[21] => in3[21].IN1
in3[22] => in3[22].IN1
in3[23] => in3[23].IN1
in3[24] => in3[24].IN1
in3[25] => in3[25].IN1
in3[26] => in3[26].IN1
in3[27] => in3[27].IN1
in3[28] => in3[28].IN1
in3[29] => in3[29].IN1
in3[30] => in3[30].IN1
in3[31] => in3[31].IN1
select[0] => select[0].IN2
select[1] => select[1].IN1
out[0] <= mux32bit2to1:m3.port3
out[1] <= mux32bit2to1:m3.port3
out[2] <= mux32bit2to1:m3.port3
out[3] <= mux32bit2to1:m3.port3
out[4] <= mux32bit2to1:m3.port3
out[5] <= mux32bit2to1:m3.port3
out[6] <= mux32bit2to1:m3.port3
out[7] <= mux32bit2to1:m3.port3
out[8] <= mux32bit2to1:m3.port3
out[9] <= mux32bit2to1:m3.port3
out[10] <= mux32bit2to1:m3.port3
out[11] <= mux32bit2to1:m3.port3
out[12] <= mux32bit2to1:m3.port3
out[13] <= mux32bit2to1:m3.port3
out[14] <= mux32bit2to1:m3.port3
out[15] <= mux32bit2to1:m3.port3
out[16] <= mux32bit2to1:m3.port3
out[17] <= mux32bit2to1:m3.port3
out[18] <= mux32bit2to1:m3.port3
out[19] <= mux32bit2to1:m3.port3
out[20] <= mux32bit2to1:m3.port3
out[21] <= mux32bit2to1:m3.port3
out[22] <= mux32bit2to1:m3.port3
out[23] <= mux32bit2to1:m3.port3
out[24] <= mux32bit2to1:m3.port3
out[25] <= mux32bit2to1:m3.port3
out[26] <= mux32bit2to1:m3.port3
out[27] <= mux32bit2to1:m3.port3
out[28] <= mux32bit2to1:m3.port3
out[29] <= mux32bit2to1:m3.port3
out[30] <= mux32bit2to1:m3.port3
out[31] <= mux32bit2to1:m3.port3


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m0|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m0|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m0|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m0|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m0|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m0|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m0|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m0|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m0|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m0|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m0|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m0|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m0|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m0|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m0|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m0|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m0|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m0|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m0|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m0|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m0|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m0|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m0|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m0|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m0|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m0|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m0|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m0|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m0|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m0|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m0|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m0|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m1|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m1|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m1|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m1|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m1|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m1|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m1|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m1|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m1|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m1|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m1|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m1|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m1|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m1|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m1|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m1|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m1|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m1|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m1|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m1|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m1|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m1|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m1|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m1|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m1|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m1|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m1|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m1|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m1|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m1|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m1|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m1|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit4to1:pickbypassB|mux32bit2to1:m3|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickimm
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickimm|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain
data_operandA[0] => data_operandA[0].IN4
data_operandA[1] => data_operandA[1].IN4
data_operandA[2] => data_operandA[2].IN4
data_operandA[3] => data_operandA[3].IN4
data_operandA[4] => data_operandA[4].IN4
data_operandA[5] => data_operandA[5].IN4
data_operandA[6] => data_operandA[6].IN4
data_operandA[7] => data_operandA[7].IN4
data_operandA[8] => data_operandA[8].IN4
data_operandA[9] => data_operandA[9].IN4
data_operandA[10] => data_operandA[10].IN4
data_operandA[11] => data_operandA[11].IN4
data_operandA[12] => data_operandA[12].IN4
data_operandA[13] => data_operandA[13].IN4
data_operandA[14] => data_operandA[14].IN4
data_operandA[15] => data_operandA[15].IN4
data_operandA[16] => data_operandA[16].IN4
data_operandA[17] => data_operandA[17].IN4
data_operandA[18] => data_operandA[18].IN4
data_operandA[19] => data_operandA[19].IN4
data_operandA[20] => data_operandA[20].IN4
data_operandA[21] => data_operandA[21].IN4
data_operandA[22] => data_operandA[22].IN4
data_operandA[23] => data_operandA[23].IN4
data_operandA[24] => data_operandA[24].IN4
data_operandA[25] => data_operandA[25].IN4
data_operandA[26] => data_operandA[26].IN4
data_operandA[27] => data_operandA[27].IN4
data_operandA[28] => data_operandA[28].IN4
data_operandA[29] => data_operandA[29].IN4
data_operandA[30] => data_operandA[30].IN4
data_operandA[31] => data_operandA[31].IN4
data_operandB[0] => data_operandB[0].IN3
data_operandB[1] => data_operandB[1].IN3
data_operandB[2] => data_operandB[2].IN3
data_operandB[3] => data_operandB[3].IN3
data_operandB[4] => data_operandB[4].IN3
data_operandB[5] => data_operandB[5].IN3
data_operandB[6] => data_operandB[6].IN3
data_operandB[7] => data_operandB[7].IN3
data_operandB[8] => data_operandB[8].IN3
data_operandB[9] => data_operandB[9].IN3
data_operandB[10] => data_operandB[10].IN3
data_operandB[11] => data_operandB[11].IN3
data_operandB[12] => data_operandB[12].IN3
data_operandB[13] => data_operandB[13].IN3
data_operandB[14] => data_operandB[14].IN3
data_operandB[15] => data_operandB[15].IN3
data_operandB[16] => data_operandB[16].IN3
data_operandB[17] => data_operandB[17].IN3
data_operandB[18] => data_operandB[18].IN3
data_operandB[19] => data_operandB[19].IN3
data_operandB[20] => data_operandB[20].IN3
data_operandB[21] => data_operandB[21].IN3
data_operandB[22] => data_operandB[22].IN3
data_operandB[23] => data_operandB[23].IN3
data_operandB[24] => data_operandB[24].IN3
data_operandB[25] => data_operandB[25].IN3
data_operandB[26] => data_operandB[26].IN3
data_operandB[27] => data_operandB[27].IN3
data_operandB[28] => data_operandB[28].IN3
data_operandB[29] => data_operandB[29].IN3
data_operandB[30] => data_operandB[30].IN3
data_operandB[31] => data_operandB[31].IN3
ctrl_ALUopcode[0] => ctrl_ALUopcode[0].IN1
ctrl_ALUopcode[1] => ctrl_ALUopcode[1].IN1
ctrl_ALUopcode[2] => ctrl_ALUopcode[2].IN1
ctrl_ALUopcode[3] => ~NO_FANOUT~
ctrl_ALUopcode[4] => ~NO_FANOUT~
ctrl_shiftamt[0] => ctrl_shiftamt[0].IN2
ctrl_shiftamt[1] => ctrl_shiftamt[1].IN2
ctrl_shiftamt[2] => ctrl_shiftamt[2].IN2
ctrl_shiftamt[3] => ctrl_shiftamt[3].IN2
ctrl_shiftamt[4] => ctrl_shiftamt[4].IN2
data_result[0] <= mux32bit8to1:mux2.port9
data_result[1] <= mux32bit8to1:mux2.port9
data_result[2] <= mux32bit8to1:mux2.port9
data_result[3] <= mux32bit8to1:mux2.port9
data_result[4] <= mux32bit8to1:mux2.port9
data_result[5] <= mux32bit8to1:mux2.port9
data_result[6] <= mux32bit8to1:mux2.port9
data_result[7] <= mux32bit8to1:mux2.port9
data_result[8] <= mux32bit8to1:mux2.port9
data_result[9] <= mux32bit8to1:mux2.port9
data_result[10] <= mux32bit8to1:mux2.port9
data_result[11] <= mux32bit8to1:mux2.port9
data_result[12] <= mux32bit8to1:mux2.port9
data_result[13] <= mux32bit8to1:mux2.port9
data_result[14] <= mux32bit8to1:mux2.port9
data_result[15] <= mux32bit8to1:mux2.port9
data_result[16] <= mux32bit8to1:mux2.port9
data_result[17] <= mux32bit8to1:mux2.port9
data_result[18] <= mux32bit8to1:mux2.port9
data_result[19] <= mux32bit8to1:mux2.port9
data_result[20] <= mux32bit8to1:mux2.port9
data_result[21] <= mux32bit8to1:mux2.port9
data_result[22] <= mux32bit8to1:mux2.port9
data_result[23] <= mux32bit8to1:mux2.port9
data_result[24] <= mux32bit8to1:mux2.port9
data_result[25] <= mux32bit8to1:mux2.port9
data_result[26] <= mux32bit8to1:mux2.port9
data_result[27] <= mux32bit8to1:mux2.port9
data_result[28] <= mux32bit8to1:mux2.port9
data_result[29] <= mux32bit8to1:mux2.port9
data_result[30] <= mux32bit8to1:mux2.port9
data_result[31] <= mux32bit8to1:mux2.port9
isNotEqual <= o1.DB_MAX_OUTPUT_PORT_TYPE
isLessThan <= mux32bit8to1:mux2.port9
alu_exception <= alu_exception.DB_MAX_OUTPUT_PORT_TYPE
clock => clock.IN1
multdiv_inprogress <= progresscheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|inverter32bit:i2
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= in[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= in[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= in[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= in[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= in[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= in[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= in[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= in[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= in[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= in[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= in[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= in[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= in[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit2to1:mux1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|alu:alumain|mux32bit2to1:mux1|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit2to1:mux1|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit2to1:mux1|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit2to1:mux1|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit2to1:mux1|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit2to1:mux1|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit2to1:mux1|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit2to1:mux1|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit2to1:mux1|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit2to1:mux1|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit2to1:mux1|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit2to1:mux1|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit2to1:mux1|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit2to1:mux1|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit2to1:mux1|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit2to1:mux1|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit2to1:mux1|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit2to1:mux1|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit2to1:mux1|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit2to1:mux1|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit2to1:mux1|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit2to1:mux1|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit2to1:mux1|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit2to1:mux1|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit2to1:mux1|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit2to1:mux1|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit2to1:mux1|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit2to1:mux1|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit2to1:mux1|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit2to1:mux1|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit2to1:mux1|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit2to1:mux1|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1
in[0] => in[0].IN2
in[1] => in[1].IN2
in[2] => in[2].IN2
in[3] => in[3].IN2
in[4] => in[4].IN2
in[5] => in[5].IN2
in[6] => in[6].IN2
in[7] => in[7].IN2
in[8] => in[8].IN2
in[9] => in[9].IN2
in[10] => in[10].IN2
in[11] => in[11].IN2
in[12] => in[12].IN2
in[13] => in[13].IN2
in[14] => in[14].IN2
in[15] => in[15].IN2
in[16] => in[16].IN2
in[17] => in[17].IN2
in[18] => in[18].IN2
in[19] => in[19].IN2
in[20] => in[20].IN2
in[21] => in[21].IN2
in[22] => in[22].IN2
in[23] => in[23].IN2
in[24] => in[24].IN2
in[25] => in[25].IN2
in[26] => in[26].IN2
in[27] => in[27].IN2
in[28] => in[28].IN2
in[29] => in[29].IN2
in[30] => in[30].IN2
in[31] => in[31].IN2
shamt[0] => shamt[0].IN1
shamt[1] => shamt[1].IN1
shamt[2] => shamt[2].IN1
shamt[3] => shamt[3].IN1
shamt[4] => shamt[4].IN1
out[0] <= mux32bit2to1:m5.port3
out[1] <= mux32bit2to1:m5.port3
out[2] <= mux32bit2to1:m5.port3
out[3] <= mux32bit2to1:m5.port3
out[4] <= mux32bit2to1:m5.port3
out[5] <= mux32bit2to1:m5.port3
out[6] <= mux32bit2to1:m5.port3
out[7] <= mux32bit2to1:m5.port3
out[8] <= mux32bit2to1:m5.port3
out[9] <= mux32bit2to1:m5.port3
out[10] <= mux32bit2to1:m5.port3
out[11] <= mux32bit2to1:m5.port3
out[12] <= mux32bit2to1:m5.port3
out[13] <= mux32bit2to1:m5.port3
out[14] <= mux32bit2to1:m5.port3
out[15] <= mux32bit2to1:m5.port3
out[16] <= mux32bit2to1:m5.port3
out[17] <= mux32bit2to1:m5.port3
out[18] <= mux32bit2to1:m5.port3
out[19] <= mux32bit2to1:m5.port3
out[20] <= mux32bit2to1:m5.port3
out[21] <= mux32bit2to1:m5.port3
out[22] <= mux32bit2to1:m5.port3
out[23] <= mux32bit2to1:m5.port3
out[24] <= mux32bit2to1:m5.port3
out[25] <= mux32bit2to1:m5.port3
out[26] <= mux32bit2to1:m5.port3
out[27] <= mux32bit2to1:m5.port3
out[28] <= mux32bit2to1:m5.port3
out[29] <= mux32bit2to1:m5.port3
out[30] <= mux32bit2to1:m5.port3
out[31] <= mux32bit2to1:m5.port3


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|sll16:s1
in[0] => out[16].DATAIN
in[1] => out[17].DATAIN
in[2] => out[18].DATAIN
in[3] => out[19].DATAIN
in[4] => out[20].DATAIN
in[5] => out[21].DATAIN
in[6] => out[22].DATAIN
in[7] => out[23].DATAIN
in[8] => out[24].DATAIN
in[9] => out[25].DATAIN
in[10] => out[26].DATAIN
in[11] => out[27].DATAIN
in[12] => out[28].DATAIN
in[13] => out[29].DATAIN
in[14] => out[30].DATAIN
in[15] => out[31].DATAIN
in[16] => ~NO_FANOUT~
in[17] => ~NO_FANOUT~
in[18] => ~NO_FANOUT~
in[19] => ~NO_FANOUT~
in[20] => ~NO_FANOUT~
in[21] => ~NO_FANOUT~
in[22] => ~NO_FANOUT~
in[23] => ~NO_FANOUT~
in[24] => ~NO_FANOUT~
in[25] => ~NO_FANOUT~
in[26] => ~NO_FANOUT~
in[27] => ~NO_FANOUT~
in[28] => ~NO_FANOUT~
in[29] => ~NO_FANOUT~
in[30] => ~NO_FANOUT~
in[31] => ~NO_FANOUT~
out[0] <= <GND>
out[1] <= <GND>
out[2] <= <GND>
out[3] <= <GND>
out[4] <= <GND>
out[5] <= <GND>
out[6] <= <GND>
out[7] <= <GND>
out[8] <= <GND>
out[9] <= <GND>
out[10] <= <GND>
out[11] <= <GND>
out[12] <= <GND>
out[13] <= <GND>
out[14] <= <GND>
out[15] <= <GND>
out[16] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= in[13].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= in[14].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[15].DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m1|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m1|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m1|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m1|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m1|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m1|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m1|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m1|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m1|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m1|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m1|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m1|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m1|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m1|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m1|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m1|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m1|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m1|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m1|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m1|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m1|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m1|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m1|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m1|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m1|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m1|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m1|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m1|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m1|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m1|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m1|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m1|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|sll8:s2
in[0] => out[8].DATAIN
in[1] => out[9].DATAIN
in[2] => out[10].DATAIN
in[3] => out[11].DATAIN
in[4] => out[12].DATAIN
in[5] => out[13].DATAIN
in[6] => out[14].DATAIN
in[7] => out[15].DATAIN
in[8] => out[16].DATAIN
in[9] => out[17].DATAIN
in[10] => out[18].DATAIN
in[11] => out[19].DATAIN
in[12] => out[20].DATAIN
in[13] => out[21].DATAIN
in[14] => out[22].DATAIN
in[15] => out[23].DATAIN
in[16] => out[24].DATAIN
in[17] => out[25].DATAIN
in[18] => out[26].DATAIN
in[19] => out[27].DATAIN
in[20] => out[28].DATAIN
in[21] => out[29].DATAIN
in[22] => out[30].DATAIN
in[23] => out[31].DATAIN
in[24] => ~NO_FANOUT~
in[25] => ~NO_FANOUT~
in[26] => ~NO_FANOUT~
in[27] => ~NO_FANOUT~
in[28] => ~NO_FANOUT~
in[29] => ~NO_FANOUT~
in[30] => ~NO_FANOUT~
in[31] => ~NO_FANOUT~
out[0] <= <GND>
out[1] <= <GND>
out[2] <= <GND>
out[3] <= <GND>
out[4] <= <GND>
out[5] <= <GND>
out[6] <= <GND>
out[7] <= <GND>
out[8] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= in[13].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= in[14].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= in[17].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= in[18].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= in[19].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= in[21].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= in[22].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[23].DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m2|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|sll4:s3
in[0] => out[4].DATAIN
in[1] => out[5].DATAIN
in[2] => out[6].DATAIN
in[3] => out[7].DATAIN
in[4] => out[8].DATAIN
in[5] => out[9].DATAIN
in[6] => out[10].DATAIN
in[7] => out[11].DATAIN
in[8] => out[12].DATAIN
in[9] => out[13].DATAIN
in[10] => out[14].DATAIN
in[11] => out[15].DATAIN
in[12] => out[16].DATAIN
in[13] => out[17].DATAIN
in[14] => out[18].DATAIN
in[15] => out[19].DATAIN
in[16] => out[20].DATAIN
in[17] => out[21].DATAIN
in[18] => out[22].DATAIN
in[19] => out[23].DATAIN
in[20] => out[24].DATAIN
in[21] => out[25].DATAIN
in[22] => out[26].DATAIN
in[23] => out[27].DATAIN
in[24] => out[28].DATAIN
in[25] => out[29].DATAIN
in[26] => out[30].DATAIN
in[27] => out[31].DATAIN
in[28] => ~NO_FANOUT~
in[29] => ~NO_FANOUT~
in[30] => ~NO_FANOUT~
in[31] => ~NO_FANOUT~
out[0] <= <GND>
out[1] <= <GND>
out[2] <= <GND>
out[3] <= <GND>
out[4] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= in[13].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= in[14].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= in[17].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= in[18].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= in[19].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= in[21].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= in[22].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= in[23].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= in[24].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= in[25].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= in[26].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[27].DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m3|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|sll2:s4
in[0] => out[2].DATAIN
in[1] => out[3].DATAIN
in[2] => out[4].DATAIN
in[3] => out[5].DATAIN
in[4] => out[6].DATAIN
in[5] => out[7].DATAIN
in[6] => out[8].DATAIN
in[7] => out[9].DATAIN
in[8] => out[10].DATAIN
in[9] => out[11].DATAIN
in[10] => out[12].DATAIN
in[11] => out[13].DATAIN
in[12] => out[14].DATAIN
in[13] => out[15].DATAIN
in[14] => out[16].DATAIN
in[15] => out[17].DATAIN
in[16] => out[18].DATAIN
in[17] => out[19].DATAIN
in[18] => out[20].DATAIN
in[19] => out[21].DATAIN
in[20] => out[22].DATAIN
in[21] => out[23].DATAIN
in[22] => out[24].DATAIN
in[23] => out[25].DATAIN
in[24] => out[26].DATAIN
in[25] => out[27].DATAIN
in[26] => out[28].DATAIN
in[27] => out[29].DATAIN
in[28] => out[30].DATAIN
in[29] => out[31].DATAIN
in[30] => ~NO_FANOUT~
in[31] => ~NO_FANOUT~
out[0] <= <GND>
out[1] <= <GND>
out[2] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[13].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= in[14].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= in[17].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= in[18].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= in[19].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= in[21].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= in[22].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= in[23].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= in[24].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= in[25].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= in[26].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= in[27].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= in[28].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[29].DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m4|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|sll1:s5
in[0] => out[1].DATAIN
in[1] => out[2].DATAIN
in[2] => out[3].DATAIN
in[3] => out[4].DATAIN
in[4] => out[5].DATAIN
in[5] => out[6].DATAIN
in[6] => out[7].DATAIN
in[7] => out[8].DATAIN
in[8] => out[9].DATAIN
in[9] => out[10].DATAIN
in[10] => out[11].DATAIN
in[11] => out[12].DATAIN
in[12] => out[13].DATAIN
in[13] => out[14].DATAIN
in[14] => out[15].DATAIN
in[15] => out[16].DATAIN
in[16] => out[17].DATAIN
in[17] => out[18].DATAIN
in[18] => out[19].DATAIN
in[19] => out[20].DATAIN
in[20] => out[21].DATAIN
in[21] => out[22].DATAIN
in[22] => out[23].DATAIN
in[23] => out[24].DATAIN
in[24] => out[25].DATAIN
in[25] => out[26].DATAIN
in[26] => out[27].DATAIN
in[27] => out[28].DATAIN
in[28] => out[29].DATAIN
in[29] => out[30].DATAIN
in[30] => out[31].DATAIN
in[31] => ~NO_FANOUT~
out[0] <= <GND>
out[1] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[13].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[14].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= in[17].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= in[18].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= in[19].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= in[21].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= in[22].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= in[23].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= in[24].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= in[25].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= in[26].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= in[27].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= in[28].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= in[29].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[30].DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m5
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m5|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m5|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m5|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m5|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m5|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m5|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m5|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m5|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m5|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m5|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m5|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m5|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m5|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m5|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m5|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m5|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m5|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m5|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m5|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m5|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m5|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m5|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m5|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m5|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m5|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m5|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m5|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m5|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m5|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m5|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m5|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sll:shift1|mux32bit2to1:m5|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2
in[0] => in[0].IN2
in[1] => in[1].IN2
in[2] => in[2].IN2
in[3] => in[3].IN2
in[4] => in[4].IN2
in[5] => in[5].IN2
in[6] => in[6].IN2
in[7] => in[7].IN2
in[8] => in[8].IN2
in[9] => in[9].IN2
in[10] => in[10].IN2
in[11] => in[11].IN2
in[12] => in[12].IN2
in[13] => in[13].IN2
in[14] => in[14].IN2
in[15] => in[15].IN2
in[16] => in[16].IN2
in[17] => in[17].IN2
in[18] => in[18].IN2
in[19] => in[19].IN2
in[20] => in[20].IN2
in[21] => in[21].IN2
in[22] => in[22].IN2
in[23] => in[23].IN2
in[24] => in[24].IN2
in[25] => in[25].IN2
in[26] => in[26].IN2
in[27] => in[27].IN2
in[28] => in[28].IN2
in[29] => in[29].IN2
in[30] => in[30].IN2
in[31] => in[31].IN2
shamt[0] => shamt[0].IN1
shamt[1] => shamt[1].IN1
shamt[2] => shamt[2].IN1
shamt[3] => shamt[3].IN1
shamt[4] => shamt[4].IN1
out[0] <= mux32bit2to1:m5.port3
out[1] <= mux32bit2to1:m5.port3
out[2] <= mux32bit2to1:m5.port3
out[3] <= mux32bit2to1:m5.port3
out[4] <= mux32bit2to1:m5.port3
out[5] <= mux32bit2to1:m5.port3
out[6] <= mux32bit2to1:m5.port3
out[7] <= mux32bit2to1:m5.port3
out[8] <= mux32bit2to1:m5.port3
out[9] <= mux32bit2to1:m5.port3
out[10] <= mux32bit2to1:m5.port3
out[11] <= mux32bit2to1:m5.port3
out[12] <= mux32bit2to1:m5.port3
out[13] <= mux32bit2to1:m5.port3
out[14] <= mux32bit2to1:m5.port3
out[15] <= mux32bit2to1:m5.port3
out[16] <= mux32bit2to1:m5.port3
out[17] <= mux32bit2to1:m5.port3
out[18] <= mux32bit2to1:m5.port3
out[19] <= mux32bit2to1:m5.port3
out[20] <= mux32bit2to1:m5.port3
out[21] <= mux32bit2to1:m5.port3
out[22] <= mux32bit2to1:m5.port3
out[23] <= mux32bit2to1:m5.port3
out[24] <= mux32bit2to1:m5.port3
out[25] <= mux32bit2to1:m5.port3
out[26] <= mux32bit2to1:m5.port3
out[27] <= mux32bit2to1:m5.port3
out[28] <= mux32bit2to1:m5.port3
out[29] <= mux32bit2to1:m5.port3
out[30] <= mux32bit2to1:m5.port3
out[31] <= mux32bit2to1:m5.port3


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|sra16:s1
in[0] => ~NO_FANOUT~
in[1] => ~NO_FANOUT~
in[2] => ~NO_FANOUT~
in[3] => ~NO_FANOUT~
in[4] => ~NO_FANOUT~
in[5] => ~NO_FANOUT~
in[6] => ~NO_FANOUT~
in[7] => ~NO_FANOUT~
in[8] => ~NO_FANOUT~
in[9] => ~NO_FANOUT~
in[10] => ~NO_FANOUT~
in[11] => ~NO_FANOUT~
in[12] => ~NO_FANOUT~
in[13] => ~NO_FANOUT~
in[14] => ~NO_FANOUT~
in[15] => ~NO_FANOUT~
in[16] => out[0].DATAIN
in[17] => out[1].DATAIN
in[18] => out[2].DATAIN
in[19] => out[3].DATAIN
in[20] => out[4].DATAIN
in[21] => out[5].DATAIN
in[22] => out[6].DATAIN
in[23] => out[7].DATAIN
in[24] => out[8].DATAIN
in[25] => out[9].DATAIN
in[26] => out[10].DATAIN
in[27] => out[11].DATAIN
in[28] => out[12].DATAIN
in[29] => out[13].DATAIN
in[30] => out[14].DATAIN
in[31] => out[15].DATAIN
in[31] => out[31].DATAIN
in[31] => out[30].DATAIN
in[31] => out[29].DATAIN
in[31] => out[28].DATAIN
in[31] => out[27].DATAIN
in[31] => out[26].DATAIN
in[31] => out[25].DATAIN
in[31] => out[24].DATAIN
in[31] => out[23].DATAIN
in[31] => out[22].DATAIN
in[31] => out[21].DATAIN
in[31] => out[20].DATAIN
in[31] => out[19].DATAIN
in[31] => out[18].DATAIN
in[31] => out[17].DATAIN
in[31] => out[16].DATAIN
out[0] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[17].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[18].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[19].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[21].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[22].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[23].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[24].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[25].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[26].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[27].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[28].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[29].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[30].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[31].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= in[31].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= in[31].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= in[31].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= in[31].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= in[31].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= in[31].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= in[31].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= in[31].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= in[31].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= in[31].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= in[31].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= in[31].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= in[31].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= in[31].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= in[31].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m1|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m1|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m1|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m1|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m1|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m1|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m1|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m1|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m1|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m1|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m1|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m1|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m1|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m1|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m1|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m1|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m1|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m1|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m1|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m1|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m1|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m1|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m1|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m1|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m1|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m1|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m1|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m1|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m1|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m1|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m1|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m1|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|sra8:s2
in[0] => ~NO_FANOUT~
in[1] => ~NO_FANOUT~
in[2] => ~NO_FANOUT~
in[3] => ~NO_FANOUT~
in[4] => ~NO_FANOUT~
in[5] => ~NO_FANOUT~
in[6] => ~NO_FANOUT~
in[7] => ~NO_FANOUT~
in[8] => out[0].DATAIN
in[9] => out[1].DATAIN
in[10] => out[2].DATAIN
in[11] => out[3].DATAIN
in[12] => out[4].DATAIN
in[13] => out[5].DATAIN
in[14] => out[6].DATAIN
in[15] => out[7].DATAIN
in[16] => out[8].DATAIN
in[17] => out[9].DATAIN
in[18] => out[10].DATAIN
in[19] => out[11].DATAIN
in[20] => out[12].DATAIN
in[21] => out[13].DATAIN
in[22] => out[14].DATAIN
in[23] => out[15].DATAIN
in[24] => out[16].DATAIN
in[25] => out[17].DATAIN
in[26] => out[18].DATAIN
in[27] => out[19].DATAIN
in[28] => out[20].DATAIN
in[29] => out[21].DATAIN
in[30] => out[22].DATAIN
in[31] => out[23].DATAIN
in[31] => out[31].DATAIN
in[31] => out[30].DATAIN
in[31] => out[29].DATAIN
in[31] => out[28].DATAIN
in[31] => out[27].DATAIN
in[31] => out[26].DATAIN
in[31] => out[25].DATAIN
in[31] => out[24].DATAIN
out[0] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[13].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[14].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[17].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[18].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[19].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[21].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[22].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[23].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= in[24].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= in[25].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= in[26].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= in[27].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= in[28].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= in[29].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= in[30].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= in[31].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= in[31].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= in[31].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= in[31].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= in[31].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= in[31].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= in[31].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= in[31].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m2|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|sra4:s3
in[0] => ~NO_FANOUT~
in[1] => ~NO_FANOUT~
in[2] => ~NO_FANOUT~
in[3] => ~NO_FANOUT~
in[4] => out[0].DATAIN
in[5] => out[1].DATAIN
in[6] => out[2].DATAIN
in[7] => out[3].DATAIN
in[8] => out[4].DATAIN
in[9] => out[5].DATAIN
in[10] => out[6].DATAIN
in[11] => out[7].DATAIN
in[12] => out[8].DATAIN
in[13] => out[9].DATAIN
in[14] => out[10].DATAIN
in[15] => out[11].DATAIN
in[16] => out[12].DATAIN
in[17] => out[13].DATAIN
in[18] => out[14].DATAIN
in[19] => out[15].DATAIN
in[20] => out[16].DATAIN
in[21] => out[17].DATAIN
in[22] => out[18].DATAIN
in[23] => out[19].DATAIN
in[24] => out[20].DATAIN
in[25] => out[21].DATAIN
in[26] => out[22].DATAIN
in[27] => out[23].DATAIN
in[28] => out[24].DATAIN
in[29] => out[25].DATAIN
in[30] => out[26].DATAIN
in[31] => out[27].DATAIN
in[31] => out[31].DATAIN
in[31] => out[30].DATAIN
in[31] => out[29].DATAIN
in[31] => out[28].DATAIN
out[0] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[13].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[14].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[17].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[18].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[19].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= in[21].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= in[22].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= in[23].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= in[24].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= in[25].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= in[26].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= in[27].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= in[28].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= in[29].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= in[30].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= in[31].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= in[31].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= in[31].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= in[31].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m3|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|sra2:s4
in[0] => ~NO_FANOUT~
in[1] => ~NO_FANOUT~
in[2] => out[0].DATAIN
in[3] => out[1].DATAIN
in[4] => out[2].DATAIN
in[5] => out[3].DATAIN
in[6] => out[4].DATAIN
in[7] => out[5].DATAIN
in[8] => out[6].DATAIN
in[9] => out[7].DATAIN
in[10] => out[8].DATAIN
in[11] => out[9].DATAIN
in[12] => out[10].DATAIN
in[13] => out[11].DATAIN
in[14] => out[12].DATAIN
in[15] => out[13].DATAIN
in[16] => out[14].DATAIN
in[17] => out[15].DATAIN
in[18] => out[16].DATAIN
in[19] => out[17].DATAIN
in[20] => out[18].DATAIN
in[21] => out[19].DATAIN
in[22] => out[20].DATAIN
in[23] => out[21].DATAIN
in[24] => out[22].DATAIN
in[25] => out[23].DATAIN
in[26] => out[24].DATAIN
in[27] => out[25].DATAIN
in[28] => out[26].DATAIN
in[29] => out[27].DATAIN
in[30] => out[28].DATAIN
in[31] => out[29].DATAIN
in[31] => out[31].DATAIN
in[31] => out[30].DATAIN
out[0] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[13].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[14].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[17].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= in[18].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= in[19].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= in[21].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= in[22].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= in[23].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= in[24].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= in[25].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= in[26].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= in[27].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= in[28].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= in[29].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= in[30].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= in[31].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= in[31].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m4|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|sra1:s5
in[0] => ~NO_FANOUT~
in[1] => out[0].DATAIN
in[2] => out[1].DATAIN
in[3] => out[2].DATAIN
in[4] => out[3].DATAIN
in[5] => out[4].DATAIN
in[6] => out[5].DATAIN
in[7] => out[6].DATAIN
in[8] => out[7].DATAIN
in[9] => out[8].DATAIN
in[10] => out[9].DATAIN
in[11] => out[10].DATAIN
in[12] => out[11].DATAIN
in[13] => out[12].DATAIN
in[14] => out[13].DATAIN
in[15] => out[14].DATAIN
in[16] => out[15].DATAIN
in[17] => out[16].DATAIN
in[18] => out[17].DATAIN
in[19] => out[18].DATAIN
in[20] => out[19].DATAIN
in[21] => out[20].DATAIN
in[22] => out[21].DATAIN
in[23] => out[22].DATAIN
in[24] => out[23].DATAIN
in[25] => out[24].DATAIN
in[26] => out[25].DATAIN
in[27] => out[26].DATAIN
in[28] => out[27].DATAIN
in[29] => out[28].DATAIN
in[30] => out[29].DATAIN
in[31] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[13].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[14].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= in[17].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= in[18].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= in[19].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= in[21].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= in[22].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= in[23].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= in[24].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= in[25].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= in[26].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= in[27].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= in[28].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= in[29].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= in[30].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= in[31].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m5
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m5|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m5|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m5|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m5|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m5|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m5|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m5|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m5|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m5|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m5|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m5|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m5|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m5|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m5|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m5|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m5|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m5|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m5|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m5|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m5|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m5|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m5|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m5|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m5|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m5|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m5|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m5|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m5|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m5|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m5|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m5|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|sra:shift2|mux32bit2to1:m5|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
x[9] => x[9].IN1
x[10] => x[10].IN1
x[11] => x[11].IN1
x[12] => x[12].IN1
x[13] => x[13].IN1
x[14] => x[14].IN1
x[15] => x[15].IN1
x[16] => x[16].IN1
x[17] => x[17].IN1
x[18] => x[18].IN1
x[19] => x[19].IN1
x[20] => x[20].IN1
x[21] => x[21].IN1
x[22] => x[22].IN1
x[23] => x[23].IN1
x[24] => x[24].IN1
x[25] => x[25].IN1
x[26] => x[26].IN1
x[27] => x[27].IN1
x[28] => x[28].IN1
x[29] => x[29].IN1
x[30] => x[30].IN1
x[31] => x[31].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
y[8] => y[8].IN1
y[9] => y[9].IN1
y[10] => y[10].IN1
y[11] => y[11].IN1
y[12] => y[12].IN1
y[13] => y[13].IN1
y[14] => y[14].IN1
y[15] => y[15].IN1
y[16] => y[16].IN1
y[17] => y[17].IN1
y[18] => y[18].IN1
y[19] => y[19].IN1
y[20] => y[20].IN1
y[21] => y[21].IN1
y[22] => y[22].IN1
y[23] => y[23].IN1
y[24] => y[24].IN1
y[25] => y[25].IN1
y[26] => y[26].IN1
y[27] => y[27].IN1
y[28] => y[28].IN1
y[29] => y[29].IN1
y[30] => y[30].IN1
y[31] => y[31].IN1
cin => cin.IN4
s[0] <= cla_8bit:m1.port3
s[1] <= cla_8bit:m1.port3
s[2] <= cla_8bit:m1.port3
s[3] <= cla_8bit:m1.port3
s[4] <= cla_8bit:m1.port3
s[5] <= cla_8bit:m1.port3
s[6] <= cla_8bit:m1.port3
s[7] <= cla_8bit:m1.port3
s[8] <= cla_8bit:m2.port3
s[9] <= cla_8bit:m2.port3
s[10] <= cla_8bit:m2.port3
s[11] <= cla_8bit:m2.port3
s[12] <= cla_8bit:m2.port3
s[13] <= cla_8bit:m2.port3
s[14] <= cla_8bit:m2.port3
s[15] <= cla_8bit:m2.port3
s[16] <= cla_8bit:m3.port3
s[17] <= cla_8bit:m3.port3
s[18] <= cla_8bit:m3.port3
s[19] <= cla_8bit:m3.port3
s[20] <= cla_8bit:m3.port3
s[21] <= cla_8bit:m3.port3
s[22] <= cla_8bit:m3.port3
s[23] <= cla_8bit:m3.port3
s[24] <= cla_8bit:m4.port3
s[25] <= cla_8bit:m4.port3
s[26] <= cla_8bit:m4.port3
s[27] <= cla_8bit:m4.port3
s[28] <= cla_8bit:m4.port3
s[29] <= cla_8bit:m4.port3
s[30] <= cla_8bit:m4.port3
s[31] <= cla_8bit:m4.port3
overflow <= cla_8bit:m4.port7
andout[0] <= g[0].DB_MAX_OUTPUT_PORT_TYPE
andout[1] <= g[1].DB_MAX_OUTPUT_PORT_TYPE
andout[2] <= g[2].DB_MAX_OUTPUT_PORT_TYPE
andout[3] <= g[3].DB_MAX_OUTPUT_PORT_TYPE
andout[4] <= g[4].DB_MAX_OUTPUT_PORT_TYPE
andout[5] <= g[5].DB_MAX_OUTPUT_PORT_TYPE
andout[6] <= g[6].DB_MAX_OUTPUT_PORT_TYPE
andout[7] <= g[7].DB_MAX_OUTPUT_PORT_TYPE
andout[8] <= g[8].DB_MAX_OUTPUT_PORT_TYPE
andout[9] <= g[9].DB_MAX_OUTPUT_PORT_TYPE
andout[10] <= g[10].DB_MAX_OUTPUT_PORT_TYPE
andout[11] <= g[11].DB_MAX_OUTPUT_PORT_TYPE
andout[12] <= g[12].DB_MAX_OUTPUT_PORT_TYPE
andout[13] <= g[13].DB_MAX_OUTPUT_PORT_TYPE
andout[14] <= g[14].DB_MAX_OUTPUT_PORT_TYPE
andout[15] <= g[15].DB_MAX_OUTPUT_PORT_TYPE
andout[16] <= g[16].DB_MAX_OUTPUT_PORT_TYPE
andout[17] <= g[17].DB_MAX_OUTPUT_PORT_TYPE
andout[18] <= g[18].DB_MAX_OUTPUT_PORT_TYPE
andout[19] <= g[19].DB_MAX_OUTPUT_PORT_TYPE
andout[20] <= g[20].DB_MAX_OUTPUT_PORT_TYPE
andout[21] <= g[21].DB_MAX_OUTPUT_PORT_TYPE
andout[22] <= g[22].DB_MAX_OUTPUT_PORT_TYPE
andout[23] <= g[23].DB_MAX_OUTPUT_PORT_TYPE
andout[24] <= g[24].DB_MAX_OUTPUT_PORT_TYPE
andout[25] <= g[25].DB_MAX_OUTPUT_PORT_TYPE
andout[26] <= g[26].DB_MAX_OUTPUT_PORT_TYPE
andout[27] <= g[27].DB_MAX_OUTPUT_PORT_TYPE
andout[28] <= g[28].DB_MAX_OUTPUT_PORT_TYPE
andout[29] <= g[29].DB_MAX_OUTPUT_PORT_TYPE
andout[30] <= g[30].DB_MAX_OUTPUT_PORT_TYPE
andout[31] <= g[31].DB_MAX_OUTPUT_PORT_TYPE
orout[0] <= p[0].DB_MAX_OUTPUT_PORT_TYPE
orout[1] <= p[1].DB_MAX_OUTPUT_PORT_TYPE
orout[2] <= p[2].DB_MAX_OUTPUT_PORT_TYPE
orout[3] <= p[3].DB_MAX_OUTPUT_PORT_TYPE
orout[4] <= p[4].DB_MAX_OUTPUT_PORT_TYPE
orout[5] <= p[5].DB_MAX_OUTPUT_PORT_TYPE
orout[6] <= p[6].DB_MAX_OUTPUT_PORT_TYPE
orout[7] <= p[7].DB_MAX_OUTPUT_PORT_TYPE
orout[8] <= p[8].DB_MAX_OUTPUT_PORT_TYPE
orout[9] <= p[9].DB_MAX_OUTPUT_PORT_TYPE
orout[10] <= p[10].DB_MAX_OUTPUT_PORT_TYPE
orout[11] <= p[11].DB_MAX_OUTPUT_PORT_TYPE
orout[12] <= p[12].DB_MAX_OUTPUT_PORT_TYPE
orout[13] <= p[13].DB_MAX_OUTPUT_PORT_TYPE
orout[14] <= p[14].DB_MAX_OUTPUT_PORT_TYPE
orout[15] <= p[15].DB_MAX_OUTPUT_PORT_TYPE
orout[16] <= p[16].DB_MAX_OUTPUT_PORT_TYPE
orout[17] <= p[17].DB_MAX_OUTPUT_PORT_TYPE
orout[18] <= p[18].DB_MAX_OUTPUT_PORT_TYPE
orout[19] <= p[19].DB_MAX_OUTPUT_PORT_TYPE
orout[20] <= p[20].DB_MAX_OUTPUT_PORT_TYPE
orout[21] <= p[21].DB_MAX_OUTPUT_PORT_TYPE
orout[22] <= p[22].DB_MAX_OUTPUT_PORT_TYPE
orout[23] <= p[23].DB_MAX_OUTPUT_PORT_TYPE
orout[24] <= p[24].DB_MAX_OUTPUT_PORT_TYPE
orout[25] <= p[25].DB_MAX_OUTPUT_PORT_TYPE
orout[26] <= p[26].DB_MAX_OUTPUT_PORT_TYPE
orout[27] <= p[27].DB_MAX_OUTPUT_PORT_TYPE
orout[28] <= p[28].DB_MAX_OUTPUT_PORT_TYPE
orout[29] <= p[29].DB_MAX_OUTPUT_PORT_TYPE
orout[30] <= p[30].DB_MAX_OUTPUT_PORT_TYPE
orout[31] <= p[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|big_g:bg1
bigG <= o1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => ~NO_FANOUT~
p[1] => a7.IN0
p[2] => a6.IN0
p[2] => a7.IN1
p[3] => a5.IN0
p[3] => a6.IN1
p[3] => a7.IN2
p[4] => a4.IN0
p[4] => a5.IN1
p[4] => a6.IN2
p[4] => a7.IN3
p[5] => a3.IN0
p[5] => a4.IN1
p[5] => a5.IN2
p[5] => a6.IN3
p[5] => a7.IN4
p[6] => a2.IN0
p[6] => a3.IN1
p[6] => a4.IN2
p[6] => a5.IN3
p[6] => a6.IN4
p[6] => a7.IN5
p[7] => a1.IN0
p[7] => a2.IN1
p[7] => a3.IN2
p[7] => a4.IN3
p[7] => a5.IN4
p[7] => a6.IN5
p[7] => a7.IN6
g[0] => a7.IN7
g[1] => a6.IN6
g[2] => a5.IN5
g[3] => a4.IN4
g[4] => a3.IN3
g[5] => a2.IN2
g[6] => a1.IN1
g[7] => o1.IN7


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|big_p:bp1
bigP <= a1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => a1.IN0
p[1] => a1.IN1
p[2] => a1.IN2
p[3] => a1.IN3
p[4] => a1.IN4
p[5] => a1.IN5
p[6] => a1.IN6
p[7] => a1.IN7


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|big_g:bg2
bigG <= o1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => ~NO_FANOUT~
p[1] => a7.IN0
p[2] => a6.IN0
p[2] => a7.IN1
p[3] => a5.IN0
p[3] => a6.IN1
p[3] => a7.IN2
p[4] => a4.IN0
p[4] => a5.IN1
p[4] => a6.IN2
p[4] => a7.IN3
p[5] => a3.IN0
p[5] => a4.IN1
p[5] => a5.IN2
p[5] => a6.IN3
p[5] => a7.IN4
p[6] => a2.IN0
p[6] => a3.IN1
p[6] => a4.IN2
p[6] => a5.IN3
p[6] => a6.IN4
p[6] => a7.IN5
p[7] => a1.IN0
p[7] => a2.IN1
p[7] => a3.IN2
p[7] => a4.IN3
p[7] => a5.IN4
p[7] => a6.IN5
p[7] => a7.IN6
g[0] => a7.IN7
g[1] => a6.IN6
g[2] => a5.IN5
g[3] => a4.IN4
g[4] => a3.IN3
g[5] => a2.IN2
g[6] => a1.IN1
g[7] => o1.IN7


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|big_p:bp2
bigP <= a1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => a1.IN0
p[1] => a1.IN1
p[2] => a1.IN2
p[3] => a1.IN3
p[4] => a1.IN4
p[5] => a1.IN5
p[6] => a1.IN6
p[7] => a1.IN7


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|big_g:bg3
bigG <= o1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => ~NO_FANOUT~
p[1] => a7.IN0
p[2] => a6.IN0
p[2] => a7.IN1
p[3] => a5.IN0
p[3] => a6.IN1
p[3] => a7.IN2
p[4] => a4.IN0
p[4] => a5.IN1
p[4] => a6.IN2
p[4] => a7.IN3
p[5] => a3.IN0
p[5] => a4.IN1
p[5] => a5.IN2
p[5] => a6.IN3
p[5] => a7.IN4
p[6] => a2.IN0
p[6] => a3.IN1
p[6] => a4.IN2
p[6] => a5.IN3
p[6] => a6.IN4
p[6] => a7.IN5
p[7] => a1.IN0
p[7] => a2.IN1
p[7] => a3.IN2
p[7] => a4.IN3
p[7] => a5.IN4
p[7] => a6.IN5
p[7] => a7.IN6
g[0] => a7.IN7
g[1] => a6.IN6
g[2] => a5.IN5
g[3] => a4.IN4
g[4] => a3.IN3
g[5] => a2.IN2
g[6] => a1.IN1
g[7] => o1.IN7


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|big_p:bp3
bigP <= a1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => a1.IN0
p[1] => a1.IN1
p[2] => a1.IN2
p[3] => a1.IN3
p[4] => a1.IN4
p[5] => a1.IN5
p[6] => a1.IN6
p[7] => a1.IN7


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m1|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m1|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m1|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m1|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m1|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m1|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m1|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m1|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m1|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m1|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m1|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m1|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m1|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m1|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m1|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m1|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m2
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m2|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m2|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m2|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m2|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m2|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m2|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m2|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m2|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m2|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m2|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m2|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m2|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m2|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m2|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m2|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m2|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m3
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m3|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m3|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m3|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m3|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m3|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m3|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m3|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m3|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m3|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m3|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m3|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m3|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m3|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m3|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m3|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m3|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m4
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m4|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m4|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m4|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m4|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m4|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m4|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m4|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m4|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m4|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m4|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m4|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m4|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m4|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m4|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m4|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|cla_32bit:add1|cla_8bit:m4|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1
data_operandA[0] => data_operandA[0].IN2
data_operandA[1] => data_operandA[1].IN2
data_operandA[2] => data_operandA[2].IN2
data_operandA[3] => data_operandA[3].IN2
data_operandA[4] => data_operandA[4].IN2
data_operandA[5] => data_operandA[5].IN2
data_operandA[6] => data_operandA[6].IN2
data_operandA[7] => data_operandA[7].IN2
data_operandA[8] => data_operandA[8].IN2
data_operandA[9] => data_operandA[9].IN2
data_operandA[10] => data_operandA[10].IN2
data_operandA[11] => data_operandA[11].IN2
data_operandA[12] => data_operandA[12].IN2
data_operandA[13] => data_operandA[13].IN2
data_operandA[14] => data_operandA[14].IN2
data_operandA[15] => data_operandA[15].IN2
data_operandA[16] => data_operandA[16].IN2
data_operandA[17] => data_operandA[17].IN2
data_operandA[18] => data_operandA[18].IN2
data_operandA[19] => data_operandA[19].IN2
data_operandA[20] => data_operandA[20].IN2
data_operandA[21] => data_operandA[21].IN2
data_operandA[22] => data_operandA[22].IN2
data_operandA[23] => data_operandA[23].IN2
data_operandA[24] => data_operandA[24].IN2
data_operandA[25] => data_operandA[25].IN2
data_operandA[26] => data_operandA[26].IN2
data_operandA[27] => data_operandA[27].IN2
data_operandA[28] => data_operandA[28].IN2
data_operandA[29] => data_operandA[29].IN2
data_operandA[30] => data_operandA[30].IN2
data_operandA[31] => data_operandA[31].IN2
data_operandB[0] => data_operandB[0].IN2
data_operandB[1] => data_operandB[1].IN2
data_operandB[2] => data_operandB[2].IN2
data_operandB[3] => data_operandB[3].IN2
data_operandB[4] => data_operandB[4].IN2
data_operandB[5] => data_operandB[5].IN2
data_operandB[6] => data_operandB[6].IN2
data_operandB[7] => data_operandB[7].IN2
data_operandB[8] => data_operandB[8].IN2
data_operandB[9] => data_operandB[9].IN2
data_operandB[10] => data_operandB[10].IN2
data_operandB[11] => data_operandB[11].IN2
data_operandB[12] => data_operandB[12].IN2
data_operandB[13] => data_operandB[13].IN2
data_operandB[14] => data_operandB[14].IN2
data_operandB[15] => data_operandB[15].IN2
data_operandB[16] => data_operandB[16].IN2
data_operandB[17] => data_operandB[17].IN2
data_operandB[18] => data_operandB[18].IN2
data_operandB[19] => data_operandB[19].IN2
data_operandB[20] => data_operandB[20].IN2
data_operandB[21] => data_operandB[21].IN2
data_operandB[22] => data_operandB[22].IN2
data_operandB[23] => data_operandB[23].IN2
data_operandB[24] => data_operandB[24].IN2
data_operandB[25] => data_operandB[25].IN2
data_operandB[26] => data_operandB[26].IN2
data_operandB[27] => data_operandB[27].IN2
data_operandB[28] => data_operandB[28].IN2
data_operandB[29] => data_operandB[29].IN2
data_operandB[30] => data_operandB[30].IN2
data_operandB[31] => data_operandB[31].IN2
ctrl_MULT => ctrl_MULT.IN1
ctrl_DIV => ctrl_DIV.IN1
clock => clock.IN3
data_result[0] <= register:resultreg.port4
data_result[1] <= register:resultreg.port4
data_result[2] <= register:resultreg.port4
data_result[3] <= register:resultreg.port4
data_result[4] <= register:resultreg.port4
data_result[5] <= register:resultreg.port4
data_result[6] <= register:resultreg.port4
data_result[7] <= register:resultreg.port4
data_result[8] <= register:resultreg.port4
data_result[9] <= register:resultreg.port4
data_result[10] <= register:resultreg.port4
data_result[11] <= register:resultreg.port4
data_result[12] <= register:resultreg.port4
data_result[13] <= register:resultreg.port4
data_result[14] <= register:resultreg.port4
data_result[15] <= register:resultreg.port4
data_result[16] <= register:resultreg.port4
data_result[17] <= register:resultreg.port4
data_result[18] <= register:resultreg.port4
data_result[19] <= register:resultreg.port4
data_result[20] <= register:resultreg.port4
data_result[21] <= register:resultreg.port4
data_result[22] <= register:resultreg.port4
data_result[23] <= register:resultreg.port4
data_result[24] <= register:resultreg.port4
data_result[25] <= register:resultreg.port4
data_result[26] <= register:resultreg.port4
data_result[27] <= register:resultreg.port4
data_result[28] <= register:resultreg.port4
data_result[29] <= register:resultreg.port4
data_result[30] <= register:resultreg.port4
data_result[31] <= register:resultreg.port4
data_exception <= exceptreg.DB_MAX_OUTPUT_PORT_TYPE
data_resultRDY <= readyreg.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
a[16] => a[16].IN2
a[17] => a[17].IN2
a[18] => a[18].IN2
a[19] => a[19].IN2
a[20] => a[20].IN2
a[21] => a[21].IN2
a[22] => a[22].IN2
a[23] => a[23].IN2
a[24] => a[24].IN2
a[25] => a[25].IN2
a[26] => a[26].IN2
a[27] => a[27].IN2
a[28] => a[28].IN2
a[29] => a[29].IN2
a[30] => a[30].IN2
a[31] => a[31].IN3
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
b[16] => b[16].IN2
b[17] => b[17].IN2
b[18] => b[18].IN2
b[19] => b[19].IN2
b[20] => b[20].IN2
b[21] => b[21].IN2
b[22] => b[22].IN2
b[23] => b[23].IN2
b[24] => b[24].IN2
b[25] => b[25].IN2
b[26] => b[26].IN2
b[27] => b[27].IN2
b[28] => b[28].IN2
b[29] => b[29].IN2
b[30] => b[30].IN2
b[31] => b[31].IN3
clock => clock.IN6
result[0] <= mux32bit2to1:pickresult.port3
result[1] <= mux32bit2to1:pickresult.port3
result[2] <= mux32bit2to1:pickresult.port3
result[3] <= mux32bit2to1:pickresult.port3
result[4] <= mux32bit2to1:pickresult.port3
result[5] <= mux32bit2to1:pickresult.port3
result[6] <= mux32bit2to1:pickresult.port3
result[7] <= mux32bit2to1:pickresult.port3
result[8] <= mux32bit2to1:pickresult.port3
result[9] <= mux32bit2to1:pickresult.port3
result[10] <= mux32bit2to1:pickresult.port3
result[11] <= mux32bit2to1:pickresult.port3
result[12] <= mux32bit2to1:pickresult.port3
result[13] <= mux32bit2to1:pickresult.port3
result[14] <= mux32bit2to1:pickresult.port3
result[15] <= mux32bit2to1:pickresult.port3
result[16] <= mux32bit2to1:pickresult.port3
result[17] <= mux32bit2to1:pickresult.port3
result[18] <= mux32bit2to1:pickresult.port3
result[19] <= mux32bit2to1:pickresult.port3
result[20] <= mux32bit2to1:pickresult.port3
result[21] <= mux32bit2to1:pickresult.port3
result[22] <= mux32bit2to1:pickresult.port3
result[23] <= mux32bit2to1:pickresult.port3
result[24] <= mux32bit2to1:pickresult.port3
result[25] <= mux32bit2to1:pickresult.port3
result[26] <= mux32bit2to1:pickresult.port3
result[27] <= mux32bit2to1:pickresult.port3
result[28] <= mux32bit2to1:pickresult.port3
result[29] <= mux32bit2to1:pickresult.port3
result[30] <= mux32bit2to1:pickresult.port3
result[31] <= mux32bit2to1:pickresult.port3
rdy <= checkcount32.DB_MAX_OUTPUT_PORT_TYPE
except <= except.DB_MAX_OUTPUT_PORT_TYPE
ctrl => ctrl.IN4


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|up_counter:counter
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable => out[0]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
reset => out[0]~reg0.ACLR
reset => out[1]~reg0.ACLR
reset => out[2]~reg0.ACLR
reset => out[3]~reg0.ACLR
reset => out[4]~reg0.ACLR
reset => out[5]~reg0.ACLR


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
out[0] <= cla32mult:negate.port3
out[1] <= cla32mult:negate.port3
out[2] <= cla32mult:negate.port3
out[3] <= cla32mult:negate.port3
out[4] <= cla32mult:negate.port3
out[5] <= cla32mult:negate.port3
out[6] <= cla32mult:negate.port3
out[7] <= cla32mult:negate.port3
out[8] <= cla32mult:negate.port3
out[9] <= cla32mult:negate.port3
out[10] <= cla32mult:negate.port3
out[11] <= cla32mult:negate.port3
out[12] <= cla32mult:negate.port3
out[13] <= cla32mult:negate.port3
out[14] <= cla32mult:negate.port3
out[15] <= cla32mult:negate.port3
out[16] <= cla32mult:negate.port3
out[17] <= cla32mult:negate.port3
out[18] <= cla32mult:negate.port3
out[19] <= cla32mult:negate.port3
out[20] <= cla32mult:negate.port3
out[21] <= cla32mult:negate.port3
out[22] <= cla32mult:negate.port3
out[23] <= cla32mult:negate.port3
out[24] <= cla32mult:negate.port3
out[25] <= cla32mult:negate.port3
out[26] <= cla32mult:negate.port3
out[27] <= cla32mult:negate.port3
out[28] <= cla32mult:negate.port3
out[29] <= cla32mult:negate.port3
out[30] <= cla32mult:negate.port3
out[31] <= cla32mult:negate.port3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|inverter32bit:invert
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= in[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= in[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= in[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= in[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= in[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= in[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= in[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= in[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= in[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= in[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= in[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= in[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= in[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
x[9] => x[9].IN1
x[10] => x[10].IN1
x[11] => x[11].IN1
x[12] => x[12].IN1
x[13] => x[13].IN1
x[14] => x[14].IN1
x[15] => x[15].IN1
x[16] => x[16].IN1
x[17] => x[17].IN1
x[18] => x[18].IN1
x[19] => x[19].IN1
x[20] => x[20].IN1
x[21] => x[21].IN1
x[22] => x[22].IN1
x[23] => x[23].IN1
x[24] => x[24].IN1
x[25] => x[25].IN1
x[26] => x[26].IN1
x[27] => x[27].IN1
x[28] => x[28].IN1
x[29] => x[29].IN1
x[30] => x[30].IN1
x[31] => x[31].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
y[8] => y[8].IN1
y[9] => y[9].IN1
y[10] => y[10].IN1
y[11] => y[11].IN1
y[12] => y[12].IN1
y[13] => y[13].IN1
y[14] => y[14].IN1
y[15] => y[15].IN1
y[16] => y[16].IN1
y[17] => y[17].IN1
y[18] => y[18].IN1
y[19] => y[19].IN1
y[20] => y[20].IN1
y[21] => y[21].IN1
y[22] => y[22].IN1
y[23] => y[23].IN1
y[24] => y[24].IN1
y[25] => y[25].IN1
y[26] => y[26].IN1
y[27] => y[27].IN1
y[28] => y[28].IN1
y[29] => y[29].IN1
y[30] => y[30].IN1
y[31] => y[31].IN1
cin => cin.IN4
s[0] <= cla_8bit:m1.port3
s[1] <= cla_8bit:m1.port3
s[2] <= cla_8bit:m1.port3
s[3] <= cla_8bit:m1.port3
s[4] <= cla_8bit:m1.port3
s[5] <= cla_8bit:m1.port3
s[6] <= cla_8bit:m1.port3
s[7] <= cla_8bit:m1.port3
s[8] <= cla_8bit:m2.port3
s[9] <= cla_8bit:m2.port3
s[10] <= cla_8bit:m2.port3
s[11] <= cla_8bit:m2.port3
s[12] <= cla_8bit:m2.port3
s[13] <= cla_8bit:m2.port3
s[14] <= cla_8bit:m2.port3
s[15] <= cla_8bit:m2.port3
s[16] <= cla_8bit:m3.port3
s[17] <= cla_8bit:m3.port3
s[18] <= cla_8bit:m3.port3
s[19] <= cla_8bit:m3.port3
s[20] <= cla_8bit:m3.port3
s[21] <= cla_8bit:m3.port3
s[22] <= cla_8bit:m3.port3
s[23] <= cla_8bit:m3.port3
s[24] <= cla_8bit:m4.port3
s[25] <= cla_8bit:m4.port3
s[26] <= cla_8bit:m4.port3
s[27] <= cla_8bit:m4.port3
s[28] <= cla_8bit:m4.port3
s[29] <= cla_8bit:m4.port3
s[30] <= cla_8bit:m4.port3
s[31] <= cla_8bit:m4.port3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|big_g:bg1
bigG <= o1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => ~NO_FANOUT~
p[1] => a7.IN0
p[2] => a6.IN0
p[2] => a7.IN1
p[3] => a5.IN0
p[3] => a6.IN1
p[3] => a7.IN2
p[4] => a4.IN0
p[4] => a5.IN1
p[4] => a6.IN2
p[4] => a7.IN3
p[5] => a3.IN0
p[5] => a4.IN1
p[5] => a5.IN2
p[5] => a6.IN3
p[5] => a7.IN4
p[6] => a2.IN0
p[6] => a3.IN1
p[6] => a4.IN2
p[6] => a5.IN3
p[6] => a6.IN4
p[6] => a7.IN5
p[7] => a1.IN0
p[7] => a2.IN1
p[7] => a3.IN2
p[7] => a4.IN3
p[7] => a5.IN4
p[7] => a6.IN5
p[7] => a7.IN6
g[0] => a7.IN7
g[1] => a6.IN6
g[2] => a5.IN5
g[3] => a4.IN4
g[4] => a3.IN3
g[5] => a2.IN2
g[6] => a1.IN1
g[7] => o1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|big_p:bp1
bigP <= a1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => a1.IN0
p[1] => a1.IN1
p[2] => a1.IN2
p[3] => a1.IN3
p[4] => a1.IN4
p[5] => a1.IN5
p[6] => a1.IN6
p[7] => a1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|big_g:bg2
bigG <= o1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => ~NO_FANOUT~
p[1] => a7.IN0
p[2] => a6.IN0
p[2] => a7.IN1
p[3] => a5.IN0
p[3] => a6.IN1
p[3] => a7.IN2
p[4] => a4.IN0
p[4] => a5.IN1
p[4] => a6.IN2
p[4] => a7.IN3
p[5] => a3.IN0
p[5] => a4.IN1
p[5] => a5.IN2
p[5] => a6.IN3
p[5] => a7.IN4
p[6] => a2.IN0
p[6] => a3.IN1
p[6] => a4.IN2
p[6] => a5.IN3
p[6] => a6.IN4
p[6] => a7.IN5
p[7] => a1.IN0
p[7] => a2.IN1
p[7] => a3.IN2
p[7] => a4.IN3
p[7] => a5.IN4
p[7] => a6.IN5
p[7] => a7.IN6
g[0] => a7.IN7
g[1] => a6.IN6
g[2] => a5.IN5
g[3] => a4.IN4
g[4] => a3.IN3
g[5] => a2.IN2
g[6] => a1.IN1
g[7] => o1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|big_p:bp2
bigP <= a1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => a1.IN0
p[1] => a1.IN1
p[2] => a1.IN2
p[3] => a1.IN3
p[4] => a1.IN4
p[5] => a1.IN5
p[6] => a1.IN6
p[7] => a1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|big_g:bg3
bigG <= o1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => ~NO_FANOUT~
p[1] => a7.IN0
p[2] => a6.IN0
p[2] => a7.IN1
p[3] => a5.IN0
p[3] => a6.IN1
p[3] => a7.IN2
p[4] => a4.IN0
p[4] => a5.IN1
p[4] => a6.IN2
p[4] => a7.IN3
p[5] => a3.IN0
p[5] => a4.IN1
p[5] => a5.IN2
p[5] => a6.IN3
p[5] => a7.IN4
p[6] => a2.IN0
p[6] => a3.IN1
p[6] => a4.IN2
p[6] => a5.IN3
p[6] => a6.IN4
p[6] => a7.IN5
p[7] => a1.IN0
p[7] => a2.IN1
p[7] => a3.IN2
p[7] => a4.IN3
p[7] => a5.IN4
p[7] => a6.IN5
p[7] => a7.IN6
g[0] => a7.IN7
g[1] => a6.IN6
g[2] => a5.IN5
g[3] => a4.IN4
g[4] => a3.IN3
g[5] => a2.IN2
g[6] => a1.IN1
g[7] => o1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|big_p:bp3
bigP <= a1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => a1.IN0
p[1] => a1.IN1
p[2] => a1.IN2
p[3] => a1.IN3
p[4] => a1.IN4
p[5] => a1.IN5
p[6] => a1.IN6
p[7] => a1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m1|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m1|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m1|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m1|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m1|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m1|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m1|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m1|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m1|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m1|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m1|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m1|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m1|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m1|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m1|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m1|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m2
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m2|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m2|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m2|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m2|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m2|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m2|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m2|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m2|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m2|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m2|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m2|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m2|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m2|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m2|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m2|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m2|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m3
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m3|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m3|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m3|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m3|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m3|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m3|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m3|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m3|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m3|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m3|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m3|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m3|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m3|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m3|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m3|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m3|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m4
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m4|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m4|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m4|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m4|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m4|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m4|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m4|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m4|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m4|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m4|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m4|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m4|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m4|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m4|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m4|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea|cla32mult:negate|cla_8bit:m4|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknega
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknega|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknega|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknega|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknega|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknega|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknega|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknega|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknega|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknega|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknega|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknega|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknega|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknega|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknega|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknega|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknega|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknega|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknega|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknega|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknega|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknega|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknega|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknega|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknega|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknega|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknega|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknega|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknega|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknega|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknega|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknega|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknega|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|register:multiplicandreg
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
x[9] => x[9].IN1
x[10] => x[10].IN1
x[11] => x[11].IN1
x[12] => x[12].IN1
x[13] => x[13].IN1
x[14] => x[14].IN1
x[15] => x[15].IN1
x[16] => x[16].IN1
x[17] => x[17].IN1
x[18] => x[18].IN1
x[19] => x[19].IN1
x[20] => x[20].IN1
x[21] => x[21].IN1
x[22] => x[22].IN1
x[23] => x[23].IN1
x[24] => x[24].IN1
x[25] => x[25].IN1
x[26] => x[26].IN1
x[27] => x[27].IN1
x[28] => x[28].IN1
x[29] => x[29].IN1
x[30] => x[30].IN1
x[31] => x[31].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
y[8] => y[8].IN1
y[9] => y[9].IN1
y[10] => y[10].IN1
y[11] => y[11].IN1
y[12] => y[12].IN1
y[13] => y[13].IN1
y[14] => y[14].IN1
y[15] => y[15].IN1
y[16] => y[16].IN1
y[17] => y[17].IN1
y[18] => y[18].IN1
y[19] => y[19].IN1
y[20] => y[20].IN1
y[21] => y[21].IN1
y[22] => y[22].IN1
y[23] => y[23].IN1
y[24] => y[24].IN1
y[25] => y[25].IN1
y[26] => y[26].IN1
y[27] => y[27].IN1
y[28] => y[28].IN1
y[29] => y[29].IN1
y[30] => y[30].IN1
y[31] => y[31].IN1
cin => cin.IN4
s[0] <= cla_8bit:m1.port3
s[1] <= cla_8bit:m1.port3
s[2] <= cla_8bit:m1.port3
s[3] <= cla_8bit:m1.port3
s[4] <= cla_8bit:m1.port3
s[5] <= cla_8bit:m1.port3
s[6] <= cla_8bit:m1.port3
s[7] <= cla_8bit:m1.port3
s[8] <= cla_8bit:m2.port3
s[9] <= cla_8bit:m2.port3
s[10] <= cla_8bit:m2.port3
s[11] <= cla_8bit:m2.port3
s[12] <= cla_8bit:m2.port3
s[13] <= cla_8bit:m2.port3
s[14] <= cla_8bit:m2.port3
s[15] <= cla_8bit:m2.port3
s[16] <= cla_8bit:m3.port3
s[17] <= cla_8bit:m3.port3
s[18] <= cla_8bit:m3.port3
s[19] <= cla_8bit:m3.port3
s[20] <= cla_8bit:m3.port3
s[21] <= cla_8bit:m3.port3
s[22] <= cla_8bit:m3.port3
s[23] <= cla_8bit:m3.port3
s[24] <= cla_8bit:m4.port3
s[25] <= cla_8bit:m4.port3
s[26] <= cla_8bit:m4.port3
s[27] <= cla_8bit:m4.port3
s[28] <= cla_8bit:m4.port3
s[29] <= cla_8bit:m4.port3
s[30] <= cla_8bit:m4.port3
s[31] <= cla_8bit:m4.port3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|big_g:bg1
bigG <= o1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => ~NO_FANOUT~
p[1] => a7.IN0
p[2] => a6.IN0
p[2] => a7.IN1
p[3] => a5.IN0
p[3] => a6.IN1
p[3] => a7.IN2
p[4] => a4.IN0
p[4] => a5.IN1
p[4] => a6.IN2
p[4] => a7.IN3
p[5] => a3.IN0
p[5] => a4.IN1
p[5] => a5.IN2
p[5] => a6.IN3
p[5] => a7.IN4
p[6] => a2.IN0
p[6] => a3.IN1
p[6] => a4.IN2
p[6] => a5.IN3
p[6] => a6.IN4
p[6] => a7.IN5
p[7] => a1.IN0
p[7] => a2.IN1
p[7] => a3.IN2
p[7] => a4.IN3
p[7] => a5.IN4
p[7] => a6.IN5
p[7] => a7.IN6
g[0] => a7.IN7
g[1] => a6.IN6
g[2] => a5.IN5
g[3] => a4.IN4
g[4] => a3.IN3
g[5] => a2.IN2
g[6] => a1.IN1
g[7] => o1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|big_p:bp1
bigP <= a1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => a1.IN0
p[1] => a1.IN1
p[2] => a1.IN2
p[3] => a1.IN3
p[4] => a1.IN4
p[5] => a1.IN5
p[6] => a1.IN6
p[7] => a1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|big_g:bg2
bigG <= o1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => ~NO_FANOUT~
p[1] => a7.IN0
p[2] => a6.IN0
p[2] => a7.IN1
p[3] => a5.IN0
p[3] => a6.IN1
p[3] => a7.IN2
p[4] => a4.IN0
p[4] => a5.IN1
p[4] => a6.IN2
p[4] => a7.IN3
p[5] => a3.IN0
p[5] => a4.IN1
p[5] => a5.IN2
p[5] => a6.IN3
p[5] => a7.IN4
p[6] => a2.IN0
p[6] => a3.IN1
p[6] => a4.IN2
p[6] => a5.IN3
p[6] => a6.IN4
p[6] => a7.IN5
p[7] => a1.IN0
p[7] => a2.IN1
p[7] => a3.IN2
p[7] => a4.IN3
p[7] => a5.IN4
p[7] => a6.IN5
p[7] => a7.IN6
g[0] => a7.IN7
g[1] => a6.IN6
g[2] => a5.IN5
g[3] => a4.IN4
g[4] => a3.IN3
g[5] => a2.IN2
g[6] => a1.IN1
g[7] => o1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|big_p:bp2
bigP <= a1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => a1.IN0
p[1] => a1.IN1
p[2] => a1.IN2
p[3] => a1.IN3
p[4] => a1.IN4
p[5] => a1.IN5
p[6] => a1.IN6
p[7] => a1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|big_g:bg3
bigG <= o1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => ~NO_FANOUT~
p[1] => a7.IN0
p[2] => a6.IN0
p[2] => a7.IN1
p[3] => a5.IN0
p[3] => a6.IN1
p[3] => a7.IN2
p[4] => a4.IN0
p[4] => a5.IN1
p[4] => a6.IN2
p[4] => a7.IN3
p[5] => a3.IN0
p[5] => a4.IN1
p[5] => a5.IN2
p[5] => a6.IN3
p[5] => a7.IN4
p[6] => a2.IN0
p[6] => a3.IN1
p[6] => a4.IN2
p[6] => a5.IN3
p[6] => a6.IN4
p[6] => a7.IN5
p[7] => a1.IN0
p[7] => a2.IN1
p[7] => a3.IN2
p[7] => a4.IN3
p[7] => a5.IN4
p[7] => a6.IN5
p[7] => a7.IN6
g[0] => a7.IN7
g[1] => a6.IN6
g[2] => a5.IN5
g[3] => a4.IN4
g[4] => a3.IN3
g[5] => a2.IN2
g[6] => a1.IN1
g[7] => o1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|big_p:bp3
bigP <= a1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => a1.IN0
p[1] => a1.IN1
p[2] => a1.IN2
p[3] => a1.IN3
p[4] => a1.IN4
p[5] => a1.IN5
p[6] => a1.IN6
p[7] => a1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m1|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m1|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m1|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m1|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m1|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m1|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m1|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m1|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m1|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m1|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m1|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m1|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m1|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m1|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m1|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m1|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m2
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m2|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m2|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m2|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m2|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m2|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m2|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m2|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m2|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m2|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m2|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m2|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m2|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m2|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m2|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m2|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m2|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m3
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m3|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m3|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m3|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m3|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m3|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m3|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m3|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m3|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m3|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m3|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m3|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m3|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m3|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m3|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m3|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m3|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m4
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m4|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m4|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m4|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m4|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m4|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m4|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m4|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m4|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m4|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m4|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m4|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m4|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m4|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m4|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m4|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|cla32mult:adder|cla_8bit:m4|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickadd
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickadd|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickadd|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickadd|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickadd|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickadd|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickadd|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickadd|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickadd|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickadd|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickadd|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickadd|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickadd|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickadd|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickadd|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickadd|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickadd|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickadd|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickadd|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickadd|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickadd|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickadd|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickadd|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickadd|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickadd|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickadd|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickadd|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickadd|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickadd|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickadd|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickadd|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickadd|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickadd|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|sra_mult:shiftresult
upper[0] => out[31].DATAIN
upper[1] => out[32].DATAIN
upper[2] => out[33].DATAIN
upper[3] => out[34].DATAIN
upper[4] => out[35].DATAIN
upper[5] => out[36].DATAIN
upper[6] => out[37].DATAIN
upper[7] => out[38].DATAIN
upper[8] => out[39].DATAIN
upper[9] => out[40].DATAIN
upper[10] => out[41].DATAIN
upper[11] => out[42].DATAIN
upper[12] => out[43].DATAIN
upper[13] => out[44].DATAIN
upper[14] => out[45].DATAIN
upper[15] => out[46].DATAIN
upper[16] => out[47].DATAIN
upper[17] => out[48].DATAIN
upper[18] => out[49].DATAIN
upper[19] => out[50].DATAIN
upper[20] => out[51].DATAIN
upper[21] => out[52].DATAIN
upper[22] => out[53].DATAIN
upper[23] => out[54].DATAIN
upper[24] => out[55].DATAIN
upper[25] => out[56].DATAIN
upper[26] => out[57].DATAIN
upper[27] => out[58].DATAIN
upper[28] => out[59].DATAIN
upper[29] => out[60].DATAIN
upper[30] => out[61].DATAIN
upper[31] => out[62].DATAIN
upper[31] => out[63].DATAIN
lower[0] => ~NO_FANOUT~
lower[1] => out[0].DATAIN
lower[2] => out[1].DATAIN
lower[3] => out[2].DATAIN
lower[4] => out[3].DATAIN
lower[5] => out[4].DATAIN
lower[6] => out[5].DATAIN
lower[7] => out[6].DATAIN
lower[8] => out[7].DATAIN
lower[9] => out[8].DATAIN
lower[10] => out[9].DATAIN
lower[11] => out[10].DATAIN
lower[12] => out[11].DATAIN
lower[13] => out[12].DATAIN
lower[14] => out[13].DATAIN
lower[15] => out[14].DATAIN
lower[16] => out[15].DATAIN
lower[17] => out[16].DATAIN
lower[18] => out[17].DATAIN
lower[19] => out[18].DATAIN
lower[20] => out[19].DATAIN
lower[21] => out[20].DATAIN
lower[22] => out[21].DATAIN
lower[23] => out[22].DATAIN
lower[24] => out[23].DATAIN
lower[25] => out[24].DATAIN
lower[26] => out[25].DATAIN
lower[27] => out[26].DATAIN
lower[28] => out[27].DATAIN
lower[29] => out[28].DATAIN
lower[30] => out[29].DATAIN
lower[31] => out[30].DATAIN
out[0] <= lower[1].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= lower[2].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= lower[3].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= lower[4].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= lower[5].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= lower[6].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= lower[7].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= lower[8].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= lower[9].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= lower[10].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= lower[11].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= lower[12].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= lower[13].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= lower[14].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= lower[15].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= lower[16].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= lower[17].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= lower[18].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= lower[19].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= lower[20].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= lower[21].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= lower[22].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= lower[23].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= lower[24].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= lower[25].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= lower[26].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= lower[27].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= lower[28].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= lower[29].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= lower[30].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= lower[31].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= upper[0].DB_MAX_OUTPUT_PORT_TYPE
out[32] <= upper[1].DB_MAX_OUTPUT_PORT_TYPE
out[33] <= upper[2].DB_MAX_OUTPUT_PORT_TYPE
out[34] <= upper[3].DB_MAX_OUTPUT_PORT_TYPE
out[35] <= upper[4].DB_MAX_OUTPUT_PORT_TYPE
out[36] <= upper[5].DB_MAX_OUTPUT_PORT_TYPE
out[37] <= upper[6].DB_MAX_OUTPUT_PORT_TYPE
out[38] <= upper[7].DB_MAX_OUTPUT_PORT_TYPE
out[39] <= upper[8].DB_MAX_OUTPUT_PORT_TYPE
out[40] <= upper[9].DB_MAX_OUTPUT_PORT_TYPE
out[41] <= upper[10].DB_MAX_OUTPUT_PORT_TYPE
out[42] <= upper[11].DB_MAX_OUTPUT_PORT_TYPE
out[43] <= upper[12].DB_MAX_OUTPUT_PORT_TYPE
out[44] <= upper[13].DB_MAX_OUTPUT_PORT_TYPE
out[45] <= upper[14].DB_MAX_OUTPUT_PORT_TYPE
out[46] <= upper[15].DB_MAX_OUTPUT_PORT_TYPE
out[47] <= upper[16].DB_MAX_OUTPUT_PORT_TYPE
out[48] <= upper[17].DB_MAX_OUTPUT_PORT_TYPE
out[49] <= upper[18].DB_MAX_OUTPUT_PORT_TYPE
out[50] <= upper[19].DB_MAX_OUTPUT_PORT_TYPE
out[51] <= upper[20].DB_MAX_OUTPUT_PORT_TYPE
out[52] <= upper[21].DB_MAX_OUTPUT_PORT_TYPE
out[53] <= upper[22].DB_MAX_OUTPUT_PORT_TYPE
out[54] <= upper[23].DB_MAX_OUTPUT_PORT_TYPE
out[55] <= upper[24].DB_MAX_OUTPUT_PORT_TYPE
out[56] <= upper[25].DB_MAX_OUTPUT_PORT_TYPE
out[57] <= upper[26].DB_MAX_OUTPUT_PORT_TYPE
out[58] <= upper[27].DB_MAX_OUTPUT_PORT_TYPE
out[59] <= upper[28].DB_MAX_OUTPUT_PORT_TYPE
out[60] <= upper[29].DB_MAX_OUTPUT_PORT_TYPE
out[61] <= upper[30].DB_MAX_OUTPUT_PORT_TYPE
out[62] <= upper[31].DB_MAX_OUTPUT_PORT_TYPE
out[63] <= upper[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|register:producthigh
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
out[0] <= cla32mult:negate.port3
out[1] <= cla32mult:negate.port3
out[2] <= cla32mult:negate.port3
out[3] <= cla32mult:negate.port3
out[4] <= cla32mult:negate.port3
out[5] <= cla32mult:negate.port3
out[6] <= cla32mult:negate.port3
out[7] <= cla32mult:negate.port3
out[8] <= cla32mult:negate.port3
out[9] <= cla32mult:negate.port3
out[10] <= cla32mult:negate.port3
out[11] <= cla32mult:negate.port3
out[12] <= cla32mult:negate.port3
out[13] <= cla32mult:negate.port3
out[14] <= cla32mult:negate.port3
out[15] <= cla32mult:negate.port3
out[16] <= cla32mult:negate.port3
out[17] <= cla32mult:negate.port3
out[18] <= cla32mult:negate.port3
out[19] <= cla32mult:negate.port3
out[20] <= cla32mult:negate.port3
out[21] <= cla32mult:negate.port3
out[22] <= cla32mult:negate.port3
out[23] <= cla32mult:negate.port3
out[24] <= cla32mult:negate.port3
out[25] <= cla32mult:negate.port3
out[26] <= cla32mult:negate.port3
out[27] <= cla32mult:negate.port3
out[28] <= cla32mult:negate.port3
out[29] <= cla32mult:negate.port3
out[30] <= cla32mult:negate.port3
out[31] <= cla32mult:negate.port3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|inverter32bit:invert
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= in[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= in[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= in[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= in[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= in[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= in[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= in[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= in[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= in[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= in[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= in[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= in[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= in[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
x[9] => x[9].IN1
x[10] => x[10].IN1
x[11] => x[11].IN1
x[12] => x[12].IN1
x[13] => x[13].IN1
x[14] => x[14].IN1
x[15] => x[15].IN1
x[16] => x[16].IN1
x[17] => x[17].IN1
x[18] => x[18].IN1
x[19] => x[19].IN1
x[20] => x[20].IN1
x[21] => x[21].IN1
x[22] => x[22].IN1
x[23] => x[23].IN1
x[24] => x[24].IN1
x[25] => x[25].IN1
x[26] => x[26].IN1
x[27] => x[27].IN1
x[28] => x[28].IN1
x[29] => x[29].IN1
x[30] => x[30].IN1
x[31] => x[31].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
y[8] => y[8].IN1
y[9] => y[9].IN1
y[10] => y[10].IN1
y[11] => y[11].IN1
y[12] => y[12].IN1
y[13] => y[13].IN1
y[14] => y[14].IN1
y[15] => y[15].IN1
y[16] => y[16].IN1
y[17] => y[17].IN1
y[18] => y[18].IN1
y[19] => y[19].IN1
y[20] => y[20].IN1
y[21] => y[21].IN1
y[22] => y[22].IN1
y[23] => y[23].IN1
y[24] => y[24].IN1
y[25] => y[25].IN1
y[26] => y[26].IN1
y[27] => y[27].IN1
y[28] => y[28].IN1
y[29] => y[29].IN1
y[30] => y[30].IN1
y[31] => y[31].IN1
cin => cin.IN4
s[0] <= cla_8bit:m1.port3
s[1] <= cla_8bit:m1.port3
s[2] <= cla_8bit:m1.port3
s[3] <= cla_8bit:m1.port3
s[4] <= cla_8bit:m1.port3
s[5] <= cla_8bit:m1.port3
s[6] <= cla_8bit:m1.port3
s[7] <= cla_8bit:m1.port3
s[8] <= cla_8bit:m2.port3
s[9] <= cla_8bit:m2.port3
s[10] <= cla_8bit:m2.port3
s[11] <= cla_8bit:m2.port3
s[12] <= cla_8bit:m2.port3
s[13] <= cla_8bit:m2.port3
s[14] <= cla_8bit:m2.port3
s[15] <= cla_8bit:m2.port3
s[16] <= cla_8bit:m3.port3
s[17] <= cla_8bit:m3.port3
s[18] <= cla_8bit:m3.port3
s[19] <= cla_8bit:m3.port3
s[20] <= cla_8bit:m3.port3
s[21] <= cla_8bit:m3.port3
s[22] <= cla_8bit:m3.port3
s[23] <= cla_8bit:m3.port3
s[24] <= cla_8bit:m4.port3
s[25] <= cla_8bit:m4.port3
s[26] <= cla_8bit:m4.port3
s[27] <= cla_8bit:m4.port3
s[28] <= cla_8bit:m4.port3
s[29] <= cla_8bit:m4.port3
s[30] <= cla_8bit:m4.port3
s[31] <= cla_8bit:m4.port3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|big_g:bg1
bigG <= o1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => ~NO_FANOUT~
p[1] => a7.IN0
p[2] => a6.IN0
p[2] => a7.IN1
p[3] => a5.IN0
p[3] => a6.IN1
p[3] => a7.IN2
p[4] => a4.IN0
p[4] => a5.IN1
p[4] => a6.IN2
p[4] => a7.IN3
p[5] => a3.IN0
p[5] => a4.IN1
p[5] => a5.IN2
p[5] => a6.IN3
p[5] => a7.IN4
p[6] => a2.IN0
p[6] => a3.IN1
p[6] => a4.IN2
p[6] => a5.IN3
p[6] => a6.IN4
p[6] => a7.IN5
p[7] => a1.IN0
p[7] => a2.IN1
p[7] => a3.IN2
p[7] => a4.IN3
p[7] => a5.IN4
p[7] => a6.IN5
p[7] => a7.IN6
g[0] => a7.IN7
g[1] => a6.IN6
g[2] => a5.IN5
g[3] => a4.IN4
g[4] => a3.IN3
g[5] => a2.IN2
g[6] => a1.IN1
g[7] => o1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|big_p:bp1
bigP <= a1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => a1.IN0
p[1] => a1.IN1
p[2] => a1.IN2
p[3] => a1.IN3
p[4] => a1.IN4
p[5] => a1.IN5
p[6] => a1.IN6
p[7] => a1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|big_g:bg2
bigG <= o1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => ~NO_FANOUT~
p[1] => a7.IN0
p[2] => a6.IN0
p[2] => a7.IN1
p[3] => a5.IN0
p[3] => a6.IN1
p[3] => a7.IN2
p[4] => a4.IN0
p[4] => a5.IN1
p[4] => a6.IN2
p[4] => a7.IN3
p[5] => a3.IN0
p[5] => a4.IN1
p[5] => a5.IN2
p[5] => a6.IN3
p[5] => a7.IN4
p[6] => a2.IN0
p[6] => a3.IN1
p[6] => a4.IN2
p[6] => a5.IN3
p[6] => a6.IN4
p[6] => a7.IN5
p[7] => a1.IN0
p[7] => a2.IN1
p[7] => a3.IN2
p[7] => a4.IN3
p[7] => a5.IN4
p[7] => a6.IN5
p[7] => a7.IN6
g[0] => a7.IN7
g[1] => a6.IN6
g[2] => a5.IN5
g[3] => a4.IN4
g[4] => a3.IN3
g[5] => a2.IN2
g[6] => a1.IN1
g[7] => o1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|big_p:bp2
bigP <= a1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => a1.IN0
p[1] => a1.IN1
p[2] => a1.IN2
p[3] => a1.IN3
p[4] => a1.IN4
p[5] => a1.IN5
p[6] => a1.IN6
p[7] => a1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|big_g:bg3
bigG <= o1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => ~NO_FANOUT~
p[1] => a7.IN0
p[2] => a6.IN0
p[2] => a7.IN1
p[3] => a5.IN0
p[3] => a6.IN1
p[3] => a7.IN2
p[4] => a4.IN0
p[4] => a5.IN1
p[4] => a6.IN2
p[4] => a7.IN3
p[5] => a3.IN0
p[5] => a4.IN1
p[5] => a5.IN2
p[5] => a6.IN3
p[5] => a7.IN4
p[6] => a2.IN0
p[6] => a3.IN1
p[6] => a4.IN2
p[6] => a5.IN3
p[6] => a6.IN4
p[6] => a7.IN5
p[7] => a1.IN0
p[7] => a2.IN1
p[7] => a3.IN2
p[7] => a4.IN3
p[7] => a5.IN4
p[7] => a6.IN5
p[7] => a7.IN6
g[0] => a7.IN7
g[1] => a6.IN6
g[2] => a5.IN5
g[3] => a4.IN4
g[4] => a3.IN3
g[5] => a2.IN2
g[6] => a1.IN1
g[7] => o1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|big_p:bp3
bigP <= a1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => a1.IN0
p[1] => a1.IN1
p[2] => a1.IN2
p[3] => a1.IN3
p[4] => a1.IN4
p[5] => a1.IN5
p[6] => a1.IN6
p[7] => a1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m1|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m1|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m1|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m1|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m1|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m1|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m1|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m1|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m1|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m1|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m1|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m1|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m1|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m1|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m1|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m1|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m2
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m2|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m2|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m2|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m2|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m2|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m2|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m2|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m2|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m2|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m2|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m2|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m2|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m2|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m2|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m2|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m2|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m3
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m3|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m3|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m3|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m3|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m3|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m3|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m3|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m3|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m3|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m3|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m3|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m3|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m3|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m3|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m3|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m3|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m4
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m4|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m4|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m4|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m4|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m4|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m4|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m4|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m4|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m4|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m4|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m4|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m4|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m4|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m4|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m4|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negateb|cla32mult:negate|cla_8bit:m4|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknegb
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknegb|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknegb|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknegb|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknegb|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknegb|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknegb|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknegb|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknegb|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknegb|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknegb|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknegb|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknegb|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknegb|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknegb|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknegb|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknegb|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknegb|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknegb|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknegb|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknegb|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknegb|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknegb|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknegb|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknegb|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknegb|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknegb|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknegb|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknegb|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknegb|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknegb|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknegb|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:picknegb|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickprodlow
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickprodlow|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickprodlow|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickprodlow|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickprodlow|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickprodlow|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickprodlow|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickprodlow|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickprodlow|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickprodlow|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickprodlow|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickprodlow|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickprodlow|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickprodlow|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickprodlow|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickprodlow|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickprodlow|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickprodlow|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickprodlow|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickprodlow|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickprodlow|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickprodlow|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickprodlow|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickprodlow|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickprodlow|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickprodlow|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickprodlow|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickprodlow|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickprodlow|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickprodlow|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickprodlow|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickprodlow|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickprodlow|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|register:productlow
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
out[0] <= cla32mult:negate.port3
out[1] <= cla32mult:negate.port3
out[2] <= cla32mult:negate.port3
out[3] <= cla32mult:negate.port3
out[4] <= cla32mult:negate.port3
out[5] <= cla32mult:negate.port3
out[6] <= cla32mult:negate.port3
out[7] <= cla32mult:negate.port3
out[8] <= cla32mult:negate.port3
out[9] <= cla32mult:negate.port3
out[10] <= cla32mult:negate.port3
out[11] <= cla32mult:negate.port3
out[12] <= cla32mult:negate.port3
out[13] <= cla32mult:negate.port3
out[14] <= cla32mult:negate.port3
out[15] <= cla32mult:negate.port3
out[16] <= cla32mult:negate.port3
out[17] <= cla32mult:negate.port3
out[18] <= cla32mult:negate.port3
out[19] <= cla32mult:negate.port3
out[20] <= cla32mult:negate.port3
out[21] <= cla32mult:negate.port3
out[22] <= cla32mult:negate.port3
out[23] <= cla32mult:negate.port3
out[24] <= cla32mult:negate.port3
out[25] <= cla32mult:negate.port3
out[26] <= cla32mult:negate.port3
out[27] <= cla32mult:negate.port3
out[28] <= cla32mult:negate.port3
out[29] <= cla32mult:negate.port3
out[30] <= cla32mult:negate.port3
out[31] <= cla32mult:negate.port3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|inverter32bit:invert
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= in[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= in[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= in[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= in[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= in[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= in[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= in[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= in[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= in[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= in[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= in[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= in[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= in[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
x[9] => x[9].IN1
x[10] => x[10].IN1
x[11] => x[11].IN1
x[12] => x[12].IN1
x[13] => x[13].IN1
x[14] => x[14].IN1
x[15] => x[15].IN1
x[16] => x[16].IN1
x[17] => x[17].IN1
x[18] => x[18].IN1
x[19] => x[19].IN1
x[20] => x[20].IN1
x[21] => x[21].IN1
x[22] => x[22].IN1
x[23] => x[23].IN1
x[24] => x[24].IN1
x[25] => x[25].IN1
x[26] => x[26].IN1
x[27] => x[27].IN1
x[28] => x[28].IN1
x[29] => x[29].IN1
x[30] => x[30].IN1
x[31] => x[31].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
y[8] => y[8].IN1
y[9] => y[9].IN1
y[10] => y[10].IN1
y[11] => y[11].IN1
y[12] => y[12].IN1
y[13] => y[13].IN1
y[14] => y[14].IN1
y[15] => y[15].IN1
y[16] => y[16].IN1
y[17] => y[17].IN1
y[18] => y[18].IN1
y[19] => y[19].IN1
y[20] => y[20].IN1
y[21] => y[21].IN1
y[22] => y[22].IN1
y[23] => y[23].IN1
y[24] => y[24].IN1
y[25] => y[25].IN1
y[26] => y[26].IN1
y[27] => y[27].IN1
y[28] => y[28].IN1
y[29] => y[29].IN1
y[30] => y[30].IN1
y[31] => y[31].IN1
cin => cin.IN4
s[0] <= cla_8bit:m1.port3
s[1] <= cla_8bit:m1.port3
s[2] <= cla_8bit:m1.port3
s[3] <= cla_8bit:m1.port3
s[4] <= cla_8bit:m1.port3
s[5] <= cla_8bit:m1.port3
s[6] <= cla_8bit:m1.port3
s[7] <= cla_8bit:m1.port3
s[8] <= cla_8bit:m2.port3
s[9] <= cla_8bit:m2.port3
s[10] <= cla_8bit:m2.port3
s[11] <= cla_8bit:m2.port3
s[12] <= cla_8bit:m2.port3
s[13] <= cla_8bit:m2.port3
s[14] <= cla_8bit:m2.port3
s[15] <= cla_8bit:m2.port3
s[16] <= cla_8bit:m3.port3
s[17] <= cla_8bit:m3.port3
s[18] <= cla_8bit:m3.port3
s[19] <= cla_8bit:m3.port3
s[20] <= cla_8bit:m3.port3
s[21] <= cla_8bit:m3.port3
s[22] <= cla_8bit:m3.port3
s[23] <= cla_8bit:m3.port3
s[24] <= cla_8bit:m4.port3
s[25] <= cla_8bit:m4.port3
s[26] <= cla_8bit:m4.port3
s[27] <= cla_8bit:m4.port3
s[28] <= cla_8bit:m4.port3
s[29] <= cla_8bit:m4.port3
s[30] <= cla_8bit:m4.port3
s[31] <= cla_8bit:m4.port3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|big_g:bg1
bigG <= o1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => ~NO_FANOUT~
p[1] => a7.IN0
p[2] => a6.IN0
p[2] => a7.IN1
p[3] => a5.IN0
p[3] => a6.IN1
p[3] => a7.IN2
p[4] => a4.IN0
p[4] => a5.IN1
p[4] => a6.IN2
p[4] => a7.IN3
p[5] => a3.IN0
p[5] => a4.IN1
p[5] => a5.IN2
p[5] => a6.IN3
p[5] => a7.IN4
p[6] => a2.IN0
p[6] => a3.IN1
p[6] => a4.IN2
p[6] => a5.IN3
p[6] => a6.IN4
p[6] => a7.IN5
p[7] => a1.IN0
p[7] => a2.IN1
p[7] => a3.IN2
p[7] => a4.IN3
p[7] => a5.IN4
p[7] => a6.IN5
p[7] => a7.IN6
g[0] => a7.IN7
g[1] => a6.IN6
g[2] => a5.IN5
g[3] => a4.IN4
g[4] => a3.IN3
g[5] => a2.IN2
g[6] => a1.IN1
g[7] => o1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|big_p:bp1
bigP <= a1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => a1.IN0
p[1] => a1.IN1
p[2] => a1.IN2
p[3] => a1.IN3
p[4] => a1.IN4
p[5] => a1.IN5
p[6] => a1.IN6
p[7] => a1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|big_g:bg2
bigG <= o1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => ~NO_FANOUT~
p[1] => a7.IN0
p[2] => a6.IN0
p[2] => a7.IN1
p[3] => a5.IN0
p[3] => a6.IN1
p[3] => a7.IN2
p[4] => a4.IN0
p[4] => a5.IN1
p[4] => a6.IN2
p[4] => a7.IN3
p[5] => a3.IN0
p[5] => a4.IN1
p[5] => a5.IN2
p[5] => a6.IN3
p[5] => a7.IN4
p[6] => a2.IN0
p[6] => a3.IN1
p[6] => a4.IN2
p[6] => a5.IN3
p[6] => a6.IN4
p[6] => a7.IN5
p[7] => a1.IN0
p[7] => a2.IN1
p[7] => a3.IN2
p[7] => a4.IN3
p[7] => a5.IN4
p[7] => a6.IN5
p[7] => a7.IN6
g[0] => a7.IN7
g[1] => a6.IN6
g[2] => a5.IN5
g[3] => a4.IN4
g[4] => a3.IN3
g[5] => a2.IN2
g[6] => a1.IN1
g[7] => o1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|big_p:bp2
bigP <= a1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => a1.IN0
p[1] => a1.IN1
p[2] => a1.IN2
p[3] => a1.IN3
p[4] => a1.IN4
p[5] => a1.IN5
p[6] => a1.IN6
p[7] => a1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|big_g:bg3
bigG <= o1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => ~NO_FANOUT~
p[1] => a7.IN0
p[2] => a6.IN0
p[2] => a7.IN1
p[3] => a5.IN0
p[3] => a6.IN1
p[3] => a7.IN2
p[4] => a4.IN0
p[4] => a5.IN1
p[4] => a6.IN2
p[4] => a7.IN3
p[5] => a3.IN0
p[5] => a4.IN1
p[5] => a5.IN2
p[5] => a6.IN3
p[5] => a7.IN4
p[6] => a2.IN0
p[6] => a3.IN1
p[6] => a4.IN2
p[6] => a5.IN3
p[6] => a6.IN4
p[6] => a7.IN5
p[7] => a1.IN0
p[7] => a2.IN1
p[7] => a3.IN2
p[7] => a4.IN3
p[7] => a5.IN4
p[7] => a6.IN5
p[7] => a7.IN6
g[0] => a7.IN7
g[1] => a6.IN6
g[2] => a5.IN5
g[3] => a4.IN4
g[4] => a3.IN3
g[5] => a2.IN2
g[6] => a1.IN1
g[7] => o1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|big_p:bp3
bigP <= a1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => a1.IN0
p[1] => a1.IN1
p[2] => a1.IN2
p[3] => a1.IN3
p[4] => a1.IN4
p[5] => a1.IN5
p[6] => a1.IN6
p[7] => a1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m1|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m1|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m1|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m1|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m1|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m1|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m1|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m1|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m1|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m1|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m1|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m1|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m1|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m1|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m1|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m1|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m2
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m2|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m2|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m2|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m2|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m2|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m2|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m2|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m2|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m2|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m2|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m2|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m2|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m2|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m2|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m2|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m2|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m3
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m3|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m3|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m3|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m3|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m3|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m3|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m3|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m3|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m3|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m3|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m3|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m3|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m3|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m3|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m3|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m3|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m4
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m4|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m4|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m4|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m4|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m4|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m4|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m4|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m4|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m4|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m4|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m4|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m4|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m4|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m4|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m4|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negprodlow|cla32mult:negate|cla_8bit:m4|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickresult
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickresult|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickresult|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickresult|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickresult|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickresult|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickresult|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickresult|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickresult|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickresult|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickresult|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickresult|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickresult|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickresult|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickresult|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickresult|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickresult|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickresult|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickresult|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickresult|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickresult|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickresult|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickresult|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickresult|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickresult|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickresult|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickresult|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickresult|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickresult|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickresult|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickresult|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickresult|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|mux32bit2to1:pickresult|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
a[16] => a[16].IN2
a[17] => a[17].IN2
a[18] => a[18].IN2
a[19] => a[19].IN2
a[20] => a[20].IN2
a[21] => a[21].IN2
a[22] => a[22].IN2
a[23] => a[23].IN2
a[24] => a[24].IN2
a[25] => a[25].IN2
a[26] => a[26].IN2
a[27] => a[27].IN2
a[28] => a[28].IN2
a[29] => a[29].IN2
a[30] => a[30].IN2
a[31] => a[31].IN3
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
b[16] => b[16].IN2
b[17] => b[17].IN2
b[18] => b[18].IN2
b[19] => b[19].IN2
b[20] => b[20].IN2
b[21] => b[21].IN2
b[22] => b[22].IN2
b[23] => b[23].IN2
b[24] => b[24].IN2
b[25] => b[25].IN2
b[26] => b[26].IN2
b[27] => b[27].IN2
b[28] => b[28].IN2
b[29] => b[29].IN2
b[30] => b[30].IN2
b[31] => b[31].IN3
clock => clock.IN8
result[0] <= mux32bit2to1:picknegresult.port3
result[1] <= mux32bit2to1:picknegresult.port3
result[2] <= mux32bit2to1:picknegresult.port3
result[3] <= mux32bit2to1:picknegresult.port3
result[4] <= mux32bit2to1:picknegresult.port3
result[5] <= mux32bit2to1:picknegresult.port3
result[6] <= mux32bit2to1:picknegresult.port3
result[7] <= mux32bit2to1:picknegresult.port3
result[8] <= mux32bit2to1:picknegresult.port3
result[9] <= mux32bit2to1:picknegresult.port3
result[10] <= mux32bit2to1:picknegresult.port3
result[11] <= mux32bit2to1:picknegresult.port3
result[12] <= mux32bit2to1:picknegresult.port3
result[13] <= mux32bit2to1:picknegresult.port3
result[14] <= mux32bit2to1:picknegresult.port3
result[15] <= mux32bit2to1:picknegresult.port3
result[16] <= mux32bit2to1:picknegresult.port3
result[17] <= mux32bit2to1:picknegresult.port3
result[18] <= mux32bit2to1:picknegresult.port3
result[19] <= mux32bit2to1:picknegresult.port3
result[20] <= mux32bit2to1:picknegresult.port3
result[21] <= mux32bit2to1:picknegresult.port3
result[22] <= mux32bit2to1:picknegresult.port3
result[23] <= mux32bit2to1:picknegresult.port3
result[24] <= mux32bit2to1:picknegresult.port3
result[25] <= mux32bit2to1:picknegresult.port3
result[26] <= mux32bit2to1:picknegresult.port3
result[27] <= mux32bit2to1:picknegresult.port3
result[28] <= mux32bit2to1:picknegresult.port3
result[29] <= mux32bit2to1:picknegresult.port3
result[30] <= mux32bit2to1:picknegresult.port3
result[31] <= mux32bit2to1:picknegresult.port3
rdy <= checkcount32.DB_MAX_OUTPUT_PORT_TYPE
except <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
ctrl => ctrl.IN5


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|up_counter:counter
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable => out[0]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[1]~reg0.ENA
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
reset => out[0]~reg0.ACLR
reset => out[1]~reg0.ACLR
reset => out[2]~reg0.ACLR
reset => out[3]~reg0.ACLR
reset => out[4]~reg0.ACLR
reset => out[5]~reg0.ACLR


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
out[0] <= cla32mult:negate.port3
out[1] <= cla32mult:negate.port3
out[2] <= cla32mult:negate.port3
out[3] <= cla32mult:negate.port3
out[4] <= cla32mult:negate.port3
out[5] <= cla32mult:negate.port3
out[6] <= cla32mult:negate.port3
out[7] <= cla32mult:negate.port3
out[8] <= cla32mult:negate.port3
out[9] <= cla32mult:negate.port3
out[10] <= cla32mult:negate.port3
out[11] <= cla32mult:negate.port3
out[12] <= cla32mult:negate.port3
out[13] <= cla32mult:negate.port3
out[14] <= cla32mult:negate.port3
out[15] <= cla32mult:negate.port3
out[16] <= cla32mult:negate.port3
out[17] <= cla32mult:negate.port3
out[18] <= cla32mult:negate.port3
out[19] <= cla32mult:negate.port3
out[20] <= cla32mult:negate.port3
out[21] <= cla32mult:negate.port3
out[22] <= cla32mult:negate.port3
out[23] <= cla32mult:negate.port3
out[24] <= cla32mult:negate.port3
out[25] <= cla32mult:negate.port3
out[26] <= cla32mult:negate.port3
out[27] <= cla32mult:negate.port3
out[28] <= cla32mult:negate.port3
out[29] <= cla32mult:negate.port3
out[30] <= cla32mult:negate.port3
out[31] <= cla32mult:negate.port3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|inverter32bit:invert
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= in[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= in[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= in[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= in[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= in[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= in[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= in[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= in[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= in[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= in[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= in[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= in[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= in[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
x[9] => x[9].IN1
x[10] => x[10].IN1
x[11] => x[11].IN1
x[12] => x[12].IN1
x[13] => x[13].IN1
x[14] => x[14].IN1
x[15] => x[15].IN1
x[16] => x[16].IN1
x[17] => x[17].IN1
x[18] => x[18].IN1
x[19] => x[19].IN1
x[20] => x[20].IN1
x[21] => x[21].IN1
x[22] => x[22].IN1
x[23] => x[23].IN1
x[24] => x[24].IN1
x[25] => x[25].IN1
x[26] => x[26].IN1
x[27] => x[27].IN1
x[28] => x[28].IN1
x[29] => x[29].IN1
x[30] => x[30].IN1
x[31] => x[31].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
y[8] => y[8].IN1
y[9] => y[9].IN1
y[10] => y[10].IN1
y[11] => y[11].IN1
y[12] => y[12].IN1
y[13] => y[13].IN1
y[14] => y[14].IN1
y[15] => y[15].IN1
y[16] => y[16].IN1
y[17] => y[17].IN1
y[18] => y[18].IN1
y[19] => y[19].IN1
y[20] => y[20].IN1
y[21] => y[21].IN1
y[22] => y[22].IN1
y[23] => y[23].IN1
y[24] => y[24].IN1
y[25] => y[25].IN1
y[26] => y[26].IN1
y[27] => y[27].IN1
y[28] => y[28].IN1
y[29] => y[29].IN1
y[30] => y[30].IN1
y[31] => y[31].IN1
cin => cin.IN4
s[0] <= cla_8bit:m1.port3
s[1] <= cla_8bit:m1.port3
s[2] <= cla_8bit:m1.port3
s[3] <= cla_8bit:m1.port3
s[4] <= cla_8bit:m1.port3
s[5] <= cla_8bit:m1.port3
s[6] <= cla_8bit:m1.port3
s[7] <= cla_8bit:m1.port3
s[8] <= cla_8bit:m2.port3
s[9] <= cla_8bit:m2.port3
s[10] <= cla_8bit:m2.port3
s[11] <= cla_8bit:m2.port3
s[12] <= cla_8bit:m2.port3
s[13] <= cla_8bit:m2.port3
s[14] <= cla_8bit:m2.port3
s[15] <= cla_8bit:m2.port3
s[16] <= cla_8bit:m3.port3
s[17] <= cla_8bit:m3.port3
s[18] <= cla_8bit:m3.port3
s[19] <= cla_8bit:m3.port3
s[20] <= cla_8bit:m3.port3
s[21] <= cla_8bit:m3.port3
s[22] <= cla_8bit:m3.port3
s[23] <= cla_8bit:m3.port3
s[24] <= cla_8bit:m4.port3
s[25] <= cla_8bit:m4.port3
s[26] <= cla_8bit:m4.port3
s[27] <= cla_8bit:m4.port3
s[28] <= cla_8bit:m4.port3
s[29] <= cla_8bit:m4.port3
s[30] <= cla_8bit:m4.port3
s[31] <= cla_8bit:m4.port3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|big_g:bg1
bigG <= o1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => ~NO_FANOUT~
p[1] => a7.IN0
p[2] => a6.IN0
p[2] => a7.IN1
p[3] => a5.IN0
p[3] => a6.IN1
p[3] => a7.IN2
p[4] => a4.IN0
p[4] => a5.IN1
p[4] => a6.IN2
p[4] => a7.IN3
p[5] => a3.IN0
p[5] => a4.IN1
p[5] => a5.IN2
p[5] => a6.IN3
p[5] => a7.IN4
p[6] => a2.IN0
p[6] => a3.IN1
p[6] => a4.IN2
p[6] => a5.IN3
p[6] => a6.IN4
p[6] => a7.IN5
p[7] => a1.IN0
p[7] => a2.IN1
p[7] => a3.IN2
p[7] => a4.IN3
p[7] => a5.IN4
p[7] => a6.IN5
p[7] => a7.IN6
g[0] => a7.IN7
g[1] => a6.IN6
g[2] => a5.IN5
g[3] => a4.IN4
g[4] => a3.IN3
g[5] => a2.IN2
g[6] => a1.IN1
g[7] => o1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|big_p:bp1
bigP <= a1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => a1.IN0
p[1] => a1.IN1
p[2] => a1.IN2
p[3] => a1.IN3
p[4] => a1.IN4
p[5] => a1.IN5
p[6] => a1.IN6
p[7] => a1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|big_g:bg2
bigG <= o1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => ~NO_FANOUT~
p[1] => a7.IN0
p[2] => a6.IN0
p[2] => a7.IN1
p[3] => a5.IN0
p[3] => a6.IN1
p[3] => a7.IN2
p[4] => a4.IN0
p[4] => a5.IN1
p[4] => a6.IN2
p[4] => a7.IN3
p[5] => a3.IN0
p[5] => a4.IN1
p[5] => a5.IN2
p[5] => a6.IN3
p[5] => a7.IN4
p[6] => a2.IN0
p[6] => a3.IN1
p[6] => a4.IN2
p[6] => a5.IN3
p[6] => a6.IN4
p[6] => a7.IN5
p[7] => a1.IN0
p[7] => a2.IN1
p[7] => a3.IN2
p[7] => a4.IN3
p[7] => a5.IN4
p[7] => a6.IN5
p[7] => a7.IN6
g[0] => a7.IN7
g[1] => a6.IN6
g[2] => a5.IN5
g[3] => a4.IN4
g[4] => a3.IN3
g[5] => a2.IN2
g[6] => a1.IN1
g[7] => o1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|big_p:bp2
bigP <= a1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => a1.IN0
p[1] => a1.IN1
p[2] => a1.IN2
p[3] => a1.IN3
p[4] => a1.IN4
p[5] => a1.IN5
p[6] => a1.IN6
p[7] => a1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|big_g:bg3
bigG <= o1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => ~NO_FANOUT~
p[1] => a7.IN0
p[2] => a6.IN0
p[2] => a7.IN1
p[3] => a5.IN0
p[3] => a6.IN1
p[3] => a7.IN2
p[4] => a4.IN0
p[4] => a5.IN1
p[4] => a6.IN2
p[4] => a7.IN3
p[5] => a3.IN0
p[5] => a4.IN1
p[5] => a5.IN2
p[5] => a6.IN3
p[5] => a7.IN4
p[6] => a2.IN0
p[6] => a3.IN1
p[6] => a4.IN2
p[6] => a5.IN3
p[6] => a6.IN4
p[6] => a7.IN5
p[7] => a1.IN0
p[7] => a2.IN1
p[7] => a3.IN2
p[7] => a4.IN3
p[7] => a5.IN4
p[7] => a6.IN5
p[7] => a7.IN6
g[0] => a7.IN7
g[1] => a6.IN6
g[2] => a5.IN5
g[3] => a4.IN4
g[4] => a3.IN3
g[5] => a2.IN2
g[6] => a1.IN1
g[7] => o1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|big_p:bp3
bigP <= a1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => a1.IN0
p[1] => a1.IN1
p[2] => a1.IN2
p[3] => a1.IN3
p[4] => a1.IN4
p[5] => a1.IN5
p[6] => a1.IN6
p[7] => a1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m1|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m1|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m1|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m1|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m1|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m1|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m1|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m1|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m1|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m1|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m1|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m1|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m1|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m1|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m1|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m1|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m2
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m2|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m2|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m2|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m2|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m2|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m2|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m2|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m2|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m2|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m2|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m2|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m2|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m2|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m2|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m2|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m2|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m3
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m3|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m3|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m3|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m3|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m3|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m3|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m3|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m3|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m3|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m3|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m3|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m3|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m3|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m3|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m3|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m3|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m4
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m4|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m4|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m4|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m4|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m4|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m4|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m4|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m4|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m4|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m4|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m4|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m4|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m4|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m4|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m4|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatea|cla32mult:negate|cla_8bit:m4|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknega
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknega|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknega|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknega|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknega|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknega|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknega|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknega|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknega|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknega|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknega|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknega|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknega|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknega|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknega|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknega|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknega|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknega|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknega|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknega|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknega|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknega|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknega|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknega|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknega|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknega|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknega|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknega|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknega|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknega|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknega|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknega|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknega|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
out[0] <= cla32mult:negate.port3
out[1] <= cla32mult:negate.port3
out[2] <= cla32mult:negate.port3
out[3] <= cla32mult:negate.port3
out[4] <= cla32mult:negate.port3
out[5] <= cla32mult:negate.port3
out[6] <= cla32mult:negate.port3
out[7] <= cla32mult:negate.port3
out[8] <= cla32mult:negate.port3
out[9] <= cla32mult:negate.port3
out[10] <= cla32mult:negate.port3
out[11] <= cla32mult:negate.port3
out[12] <= cla32mult:negate.port3
out[13] <= cla32mult:negate.port3
out[14] <= cla32mult:negate.port3
out[15] <= cla32mult:negate.port3
out[16] <= cla32mult:negate.port3
out[17] <= cla32mult:negate.port3
out[18] <= cla32mult:negate.port3
out[19] <= cla32mult:negate.port3
out[20] <= cla32mult:negate.port3
out[21] <= cla32mult:negate.port3
out[22] <= cla32mult:negate.port3
out[23] <= cla32mult:negate.port3
out[24] <= cla32mult:negate.port3
out[25] <= cla32mult:negate.port3
out[26] <= cla32mult:negate.port3
out[27] <= cla32mult:negate.port3
out[28] <= cla32mult:negate.port3
out[29] <= cla32mult:negate.port3
out[30] <= cla32mult:negate.port3
out[31] <= cla32mult:negate.port3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|inverter32bit:invert
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= in[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= in[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= in[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= in[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= in[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= in[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= in[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= in[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= in[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= in[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= in[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= in[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= in[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
x[9] => x[9].IN1
x[10] => x[10].IN1
x[11] => x[11].IN1
x[12] => x[12].IN1
x[13] => x[13].IN1
x[14] => x[14].IN1
x[15] => x[15].IN1
x[16] => x[16].IN1
x[17] => x[17].IN1
x[18] => x[18].IN1
x[19] => x[19].IN1
x[20] => x[20].IN1
x[21] => x[21].IN1
x[22] => x[22].IN1
x[23] => x[23].IN1
x[24] => x[24].IN1
x[25] => x[25].IN1
x[26] => x[26].IN1
x[27] => x[27].IN1
x[28] => x[28].IN1
x[29] => x[29].IN1
x[30] => x[30].IN1
x[31] => x[31].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
y[8] => y[8].IN1
y[9] => y[9].IN1
y[10] => y[10].IN1
y[11] => y[11].IN1
y[12] => y[12].IN1
y[13] => y[13].IN1
y[14] => y[14].IN1
y[15] => y[15].IN1
y[16] => y[16].IN1
y[17] => y[17].IN1
y[18] => y[18].IN1
y[19] => y[19].IN1
y[20] => y[20].IN1
y[21] => y[21].IN1
y[22] => y[22].IN1
y[23] => y[23].IN1
y[24] => y[24].IN1
y[25] => y[25].IN1
y[26] => y[26].IN1
y[27] => y[27].IN1
y[28] => y[28].IN1
y[29] => y[29].IN1
y[30] => y[30].IN1
y[31] => y[31].IN1
cin => cin.IN4
s[0] <= cla_8bit:m1.port3
s[1] <= cla_8bit:m1.port3
s[2] <= cla_8bit:m1.port3
s[3] <= cla_8bit:m1.port3
s[4] <= cla_8bit:m1.port3
s[5] <= cla_8bit:m1.port3
s[6] <= cla_8bit:m1.port3
s[7] <= cla_8bit:m1.port3
s[8] <= cla_8bit:m2.port3
s[9] <= cla_8bit:m2.port3
s[10] <= cla_8bit:m2.port3
s[11] <= cla_8bit:m2.port3
s[12] <= cla_8bit:m2.port3
s[13] <= cla_8bit:m2.port3
s[14] <= cla_8bit:m2.port3
s[15] <= cla_8bit:m2.port3
s[16] <= cla_8bit:m3.port3
s[17] <= cla_8bit:m3.port3
s[18] <= cla_8bit:m3.port3
s[19] <= cla_8bit:m3.port3
s[20] <= cla_8bit:m3.port3
s[21] <= cla_8bit:m3.port3
s[22] <= cla_8bit:m3.port3
s[23] <= cla_8bit:m3.port3
s[24] <= cla_8bit:m4.port3
s[25] <= cla_8bit:m4.port3
s[26] <= cla_8bit:m4.port3
s[27] <= cla_8bit:m4.port3
s[28] <= cla_8bit:m4.port3
s[29] <= cla_8bit:m4.port3
s[30] <= cla_8bit:m4.port3
s[31] <= cla_8bit:m4.port3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|big_g:bg1
bigG <= o1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => ~NO_FANOUT~
p[1] => a7.IN0
p[2] => a6.IN0
p[2] => a7.IN1
p[3] => a5.IN0
p[3] => a6.IN1
p[3] => a7.IN2
p[4] => a4.IN0
p[4] => a5.IN1
p[4] => a6.IN2
p[4] => a7.IN3
p[5] => a3.IN0
p[5] => a4.IN1
p[5] => a5.IN2
p[5] => a6.IN3
p[5] => a7.IN4
p[6] => a2.IN0
p[6] => a3.IN1
p[6] => a4.IN2
p[6] => a5.IN3
p[6] => a6.IN4
p[6] => a7.IN5
p[7] => a1.IN0
p[7] => a2.IN1
p[7] => a3.IN2
p[7] => a4.IN3
p[7] => a5.IN4
p[7] => a6.IN5
p[7] => a7.IN6
g[0] => a7.IN7
g[1] => a6.IN6
g[2] => a5.IN5
g[3] => a4.IN4
g[4] => a3.IN3
g[5] => a2.IN2
g[6] => a1.IN1
g[7] => o1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|big_p:bp1
bigP <= a1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => a1.IN0
p[1] => a1.IN1
p[2] => a1.IN2
p[3] => a1.IN3
p[4] => a1.IN4
p[5] => a1.IN5
p[6] => a1.IN6
p[7] => a1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|big_g:bg2
bigG <= o1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => ~NO_FANOUT~
p[1] => a7.IN0
p[2] => a6.IN0
p[2] => a7.IN1
p[3] => a5.IN0
p[3] => a6.IN1
p[3] => a7.IN2
p[4] => a4.IN0
p[4] => a5.IN1
p[4] => a6.IN2
p[4] => a7.IN3
p[5] => a3.IN0
p[5] => a4.IN1
p[5] => a5.IN2
p[5] => a6.IN3
p[5] => a7.IN4
p[6] => a2.IN0
p[6] => a3.IN1
p[6] => a4.IN2
p[6] => a5.IN3
p[6] => a6.IN4
p[6] => a7.IN5
p[7] => a1.IN0
p[7] => a2.IN1
p[7] => a3.IN2
p[7] => a4.IN3
p[7] => a5.IN4
p[7] => a6.IN5
p[7] => a7.IN6
g[0] => a7.IN7
g[1] => a6.IN6
g[2] => a5.IN5
g[3] => a4.IN4
g[4] => a3.IN3
g[5] => a2.IN2
g[6] => a1.IN1
g[7] => o1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|big_p:bp2
bigP <= a1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => a1.IN0
p[1] => a1.IN1
p[2] => a1.IN2
p[3] => a1.IN3
p[4] => a1.IN4
p[5] => a1.IN5
p[6] => a1.IN6
p[7] => a1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|big_g:bg3
bigG <= o1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => ~NO_FANOUT~
p[1] => a7.IN0
p[2] => a6.IN0
p[2] => a7.IN1
p[3] => a5.IN0
p[3] => a6.IN1
p[3] => a7.IN2
p[4] => a4.IN0
p[4] => a5.IN1
p[4] => a6.IN2
p[4] => a7.IN3
p[5] => a3.IN0
p[5] => a4.IN1
p[5] => a5.IN2
p[5] => a6.IN3
p[5] => a7.IN4
p[6] => a2.IN0
p[6] => a3.IN1
p[6] => a4.IN2
p[6] => a5.IN3
p[6] => a6.IN4
p[6] => a7.IN5
p[7] => a1.IN0
p[7] => a2.IN1
p[7] => a3.IN2
p[7] => a4.IN3
p[7] => a5.IN4
p[7] => a6.IN5
p[7] => a7.IN6
g[0] => a7.IN7
g[1] => a6.IN6
g[2] => a5.IN5
g[3] => a4.IN4
g[4] => a3.IN3
g[5] => a2.IN2
g[6] => a1.IN1
g[7] => o1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|big_p:bp3
bigP <= a1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => a1.IN0
p[1] => a1.IN1
p[2] => a1.IN2
p[3] => a1.IN3
p[4] => a1.IN4
p[5] => a1.IN5
p[6] => a1.IN6
p[7] => a1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m1|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m1|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m1|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m1|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m1|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m1|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m1|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m1|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m1|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m1|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m1|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m1|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m1|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m1|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m1|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m1|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m2
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m2|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m2|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m2|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m2|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m2|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m2|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m2|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m2|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m2|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m2|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m2|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m2|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m2|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m2|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m2|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m2|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m3
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m3|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m3|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m3|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m3|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m3|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m3|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m3|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m3|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m3|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m3|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m3|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m3|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m3|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m3|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m3|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m3|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m4
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m4|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m4|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m4|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m4|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m4|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m4|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m4|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m4|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m4|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m4|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m4|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m4|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m4|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m4|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m4|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negateb|cla32mult:negate|cla_8bit:m4|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegb
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegb|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegb|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegb|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegb|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegb|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegb|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegb|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegb|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegb|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegb|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegb|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegb|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegb|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegb|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegb|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegb|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegb|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegb|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegb|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegb|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegb|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegb|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegb|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegb|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegb|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegb|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegb|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegb|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegb|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegb|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegb|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegb|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|register:divisor
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|inverter32bit:invertb
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= in[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= in[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= in[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= in[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= in[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= in[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= in[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= in[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= in[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= in[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= in[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= in[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= in[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
x[9] => x[9].IN1
x[10] => x[10].IN1
x[11] => x[11].IN1
x[12] => x[12].IN1
x[13] => x[13].IN1
x[14] => x[14].IN1
x[15] => x[15].IN1
x[16] => x[16].IN1
x[17] => x[17].IN1
x[18] => x[18].IN1
x[19] => x[19].IN1
x[20] => x[20].IN1
x[21] => x[21].IN1
x[22] => x[22].IN1
x[23] => x[23].IN1
x[24] => x[24].IN1
x[25] => x[25].IN1
x[26] => x[26].IN1
x[27] => x[27].IN1
x[28] => x[28].IN1
x[29] => x[29].IN1
x[30] => x[30].IN1
x[31] => x[31].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
y[8] => y[8].IN1
y[9] => y[9].IN1
y[10] => y[10].IN1
y[11] => y[11].IN1
y[12] => y[12].IN1
y[13] => y[13].IN1
y[14] => y[14].IN1
y[15] => y[15].IN1
y[16] => y[16].IN1
y[17] => y[17].IN1
y[18] => y[18].IN1
y[19] => y[19].IN1
y[20] => y[20].IN1
y[21] => y[21].IN1
y[22] => y[22].IN1
y[23] => y[23].IN1
y[24] => y[24].IN1
y[25] => y[25].IN1
y[26] => y[26].IN1
y[27] => y[27].IN1
y[28] => y[28].IN1
y[29] => y[29].IN1
y[30] => y[30].IN1
y[31] => y[31].IN1
cin => cin.IN4
s[0] <= cla_8bit:m1.port3
s[1] <= cla_8bit:m1.port3
s[2] <= cla_8bit:m1.port3
s[3] <= cla_8bit:m1.port3
s[4] <= cla_8bit:m1.port3
s[5] <= cla_8bit:m1.port3
s[6] <= cla_8bit:m1.port3
s[7] <= cla_8bit:m1.port3
s[8] <= cla_8bit:m2.port3
s[9] <= cla_8bit:m2.port3
s[10] <= cla_8bit:m2.port3
s[11] <= cla_8bit:m2.port3
s[12] <= cla_8bit:m2.port3
s[13] <= cla_8bit:m2.port3
s[14] <= cla_8bit:m2.port3
s[15] <= cla_8bit:m2.port3
s[16] <= cla_8bit:m3.port3
s[17] <= cla_8bit:m3.port3
s[18] <= cla_8bit:m3.port3
s[19] <= cla_8bit:m3.port3
s[20] <= cla_8bit:m3.port3
s[21] <= cla_8bit:m3.port3
s[22] <= cla_8bit:m3.port3
s[23] <= cla_8bit:m3.port3
s[24] <= cla_8bit:m4.port3
s[25] <= cla_8bit:m4.port3
s[26] <= cla_8bit:m4.port3
s[27] <= cla_8bit:m4.port3
s[28] <= cla_8bit:m4.port3
s[29] <= cla_8bit:m4.port3
s[30] <= cla_8bit:m4.port3
s[31] <= cla_8bit:m4.port3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|big_g:bg1
bigG <= o1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => ~NO_FANOUT~
p[1] => a7.IN0
p[2] => a6.IN0
p[2] => a7.IN1
p[3] => a5.IN0
p[3] => a6.IN1
p[3] => a7.IN2
p[4] => a4.IN0
p[4] => a5.IN1
p[4] => a6.IN2
p[4] => a7.IN3
p[5] => a3.IN0
p[5] => a4.IN1
p[5] => a5.IN2
p[5] => a6.IN3
p[5] => a7.IN4
p[6] => a2.IN0
p[6] => a3.IN1
p[6] => a4.IN2
p[6] => a5.IN3
p[6] => a6.IN4
p[6] => a7.IN5
p[7] => a1.IN0
p[7] => a2.IN1
p[7] => a3.IN2
p[7] => a4.IN3
p[7] => a5.IN4
p[7] => a6.IN5
p[7] => a7.IN6
g[0] => a7.IN7
g[1] => a6.IN6
g[2] => a5.IN5
g[3] => a4.IN4
g[4] => a3.IN3
g[5] => a2.IN2
g[6] => a1.IN1
g[7] => o1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|big_p:bp1
bigP <= a1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => a1.IN0
p[1] => a1.IN1
p[2] => a1.IN2
p[3] => a1.IN3
p[4] => a1.IN4
p[5] => a1.IN5
p[6] => a1.IN6
p[7] => a1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|big_g:bg2
bigG <= o1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => ~NO_FANOUT~
p[1] => a7.IN0
p[2] => a6.IN0
p[2] => a7.IN1
p[3] => a5.IN0
p[3] => a6.IN1
p[3] => a7.IN2
p[4] => a4.IN0
p[4] => a5.IN1
p[4] => a6.IN2
p[4] => a7.IN3
p[5] => a3.IN0
p[5] => a4.IN1
p[5] => a5.IN2
p[5] => a6.IN3
p[5] => a7.IN4
p[6] => a2.IN0
p[6] => a3.IN1
p[6] => a4.IN2
p[6] => a5.IN3
p[6] => a6.IN4
p[6] => a7.IN5
p[7] => a1.IN0
p[7] => a2.IN1
p[7] => a3.IN2
p[7] => a4.IN3
p[7] => a5.IN4
p[7] => a6.IN5
p[7] => a7.IN6
g[0] => a7.IN7
g[1] => a6.IN6
g[2] => a5.IN5
g[3] => a4.IN4
g[4] => a3.IN3
g[5] => a2.IN2
g[6] => a1.IN1
g[7] => o1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|big_p:bp2
bigP <= a1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => a1.IN0
p[1] => a1.IN1
p[2] => a1.IN2
p[3] => a1.IN3
p[4] => a1.IN4
p[5] => a1.IN5
p[6] => a1.IN6
p[7] => a1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|big_g:bg3
bigG <= o1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => ~NO_FANOUT~
p[1] => a7.IN0
p[2] => a6.IN0
p[2] => a7.IN1
p[3] => a5.IN0
p[3] => a6.IN1
p[3] => a7.IN2
p[4] => a4.IN0
p[4] => a5.IN1
p[4] => a6.IN2
p[4] => a7.IN3
p[5] => a3.IN0
p[5] => a4.IN1
p[5] => a5.IN2
p[5] => a6.IN3
p[5] => a7.IN4
p[6] => a2.IN0
p[6] => a3.IN1
p[6] => a4.IN2
p[6] => a5.IN3
p[6] => a6.IN4
p[6] => a7.IN5
p[7] => a1.IN0
p[7] => a2.IN1
p[7] => a3.IN2
p[7] => a4.IN3
p[7] => a5.IN4
p[7] => a6.IN5
p[7] => a7.IN6
g[0] => a7.IN7
g[1] => a6.IN6
g[2] => a5.IN5
g[3] => a4.IN4
g[4] => a3.IN3
g[5] => a2.IN2
g[6] => a1.IN1
g[7] => o1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|big_p:bp3
bigP <= a1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => a1.IN0
p[1] => a1.IN1
p[2] => a1.IN2
p[3] => a1.IN3
p[4] => a1.IN4
p[5] => a1.IN5
p[6] => a1.IN6
p[7] => a1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m1|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m1|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m1|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m1|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m1|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m1|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m1|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m1|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m1|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m1|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m1|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m1|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m1|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m1|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m1|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m1|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m2
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m2|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m2|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m2|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m2|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m2|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m2|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m2|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m2|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m2|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m2|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m2|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m2|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m2|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m2|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m2|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m2|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m3
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m3|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m3|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m3|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m3|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m3|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m3|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m3|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m3|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m3|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m3|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m3|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m3|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m3|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m3|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m3|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m3|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m4
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m4|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m4|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m4|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m4|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m4|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m4|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m4|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m4|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m4|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m4|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m4|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m4|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m4|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m4|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m4|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|cla32mult:subber|cla_8bit:m4|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickrestore|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|register:remhigh
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickremlow
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickremlow|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickremlow|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickremlow|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickremlow|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickremlow|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickremlow|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickremlow|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickremlow|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickremlow|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickremlow|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickremlow|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickremlow|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickremlow|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickremlow|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickremlow|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickremlow|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickremlow|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickremlow|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickremlow|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickremlow|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickremlow|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickremlow|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickremlow|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickremlow|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickremlow|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickremlow|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickremlow|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickremlow|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickremlow|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickremlow|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickremlow|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:pickremlow|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|register:remlow
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|sll_mult:shifter
upper[0] => out[33].DATAIN
upper[1] => out[34].DATAIN
upper[2] => out[35].DATAIN
upper[3] => out[36].DATAIN
upper[4] => out[37].DATAIN
upper[5] => out[38].DATAIN
upper[6] => out[39].DATAIN
upper[7] => out[40].DATAIN
upper[8] => out[41].DATAIN
upper[9] => out[42].DATAIN
upper[10] => out[43].DATAIN
upper[11] => out[44].DATAIN
upper[12] => out[45].DATAIN
upper[13] => out[46].DATAIN
upper[14] => out[47].DATAIN
upper[15] => out[48].DATAIN
upper[16] => out[49].DATAIN
upper[17] => out[50].DATAIN
upper[18] => out[51].DATAIN
upper[19] => out[52].DATAIN
upper[20] => out[53].DATAIN
upper[21] => out[54].DATAIN
upper[22] => out[55].DATAIN
upper[23] => out[56].DATAIN
upper[24] => out[57].DATAIN
upper[25] => out[58].DATAIN
upper[26] => out[59].DATAIN
upper[27] => out[60].DATAIN
upper[28] => out[61].DATAIN
upper[29] => out[62].DATAIN
upper[30] => out[63].DATAIN
upper[31] => ~NO_FANOUT~
lower[0] => out[1].DATAIN
lower[1] => out[2].DATAIN
lower[2] => out[3].DATAIN
lower[3] => out[4].DATAIN
lower[4] => out[5].DATAIN
lower[5] => out[6].DATAIN
lower[6] => out[7].DATAIN
lower[7] => out[8].DATAIN
lower[8] => out[9].DATAIN
lower[9] => out[10].DATAIN
lower[10] => out[11].DATAIN
lower[11] => out[12].DATAIN
lower[12] => out[13].DATAIN
lower[13] => out[14].DATAIN
lower[14] => out[15].DATAIN
lower[15] => out[16].DATAIN
lower[16] => out[17].DATAIN
lower[17] => out[18].DATAIN
lower[18] => out[19].DATAIN
lower[19] => out[20].DATAIN
lower[20] => out[21].DATAIN
lower[21] => out[22].DATAIN
lower[22] => out[23].DATAIN
lower[23] => out[24].DATAIN
lower[24] => out[25].DATAIN
lower[25] => out[26].DATAIN
lower[26] => out[27].DATAIN
lower[27] => out[28].DATAIN
lower[28] => out[29].DATAIN
lower[29] => out[30].DATAIN
lower[30] => out[31].DATAIN
lower[31] => out[32].DATAIN
out[0] <= <GND>
out[1] <= lower[0].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= lower[1].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= lower[2].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= lower[3].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= lower[4].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= lower[5].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= lower[6].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= lower[7].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= lower[8].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= lower[9].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= lower[10].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= lower[11].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= lower[12].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= lower[13].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= lower[14].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= lower[15].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= lower[16].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= lower[17].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= lower[18].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= lower[19].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= lower[20].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= lower[21].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= lower[22].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= lower[23].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= lower[24].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= lower[25].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= lower[26].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= lower[27].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= lower[28].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= lower[29].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= lower[30].DB_MAX_OUTPUT_PORT_TYPE
out[32] <= lower[31].DB_MAX_OUTPUT_PORT_TYPE
out[33] <= upper[0].DB_MAX_OUTPUT_PORT_TYPE
out[34] <= upper[1].DB_MAX_OUTPUT_PORT_TYPE
out[35] <= upper[2].DB_MAX_OUTPUT_PORT_TYPE
out[36] <= upper[3].DB_MAX_OUTPUT_PORT_TYPE
out[37] <= upper[4].DB_MAX_OUTPUT_PORT_TYPE
out[38] <= upper[5].DB_MAX_OUTPUT_PORT_TYPE
out[39] <= upper[6].DB_MAX_OUTPUT_PORT_TYPE
out[40] <= upper[7].DB_MAX_OUTPUT_PORT_TYPE
out[41] <= upper[8].DB_MAX_OUTPUT_PORT_TYPE
out[42] <= upper[9].DB_MAX_OUTPUT_PORT_TYPE
out[43] <= upper[10].DB_MAX_OUTPUT_PORT_TYPE
out[44] <= upper[11].DB_MAX_OUTPUT_PORT_TYPE
out[45] <= upper[12].DB_MAX_OUTPUT_PORT_TYPE
out[46] <= upper[13].DB_MAX_OUTPUT_PORT_TYPE
out[47] <= upper[14].DB_MAX_OUTPUT_PORT_TYPE
out[48] <= upper[15].DB_MAX_OUTPUT_PORT_TYPE
out[49] <= upper[16].DB_MAX_OUTPUT_PORT_TYPE
out[50] <= upper[17].DB_MAX_OUTPUT_PORT_TYPE
out[51] <= upper[18].DB_MAX_OUTPUT_PORT_TYPE
out[52] <= upper[19].DB_MAX_OUTPUT_PORT_TYPE
out[53] <= upper[20].DB_MAX_OUTPUT_PORT_TYPE
out[54] <= upper[21].DB_MAX_OUTPUT_PORT_TYPE
out[55] <= upper[22].DB_MAX_OUTPUT_PORT_TYPE
out[56] <= upper[23].DB_MAX_OUTPUT_PORT_TYPE
out[57] <= upper[24].DB_MAX_OUTPUT_PORT_TYPE
out[58] <= upper[25].DB_MAX_OUTPUT_PORT_TYPE
out[59] <= upper[26].DB_MAX_OUTPUT_PORT_TYPE
out[60] <= upper[27].DB_MAX_OUTPUT_PORT_TYPE
out[61] <= upper[28].DB_MAX_OUTPUT_PORT_TYPE
out[62] <= upper[29].DB_MAX_OUTPUT_PORT_TYPE
out[63] <= upper[30].DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|register:quotient
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
out[0] <= cla32mult:negate.port3
out[1] <= cla32mult:negate.port3
out[2] <= cla32mult:negate.port3
out[3] <= cla32mult:negate.port3
out[4] <= cla32mult:negate.port3
out[5] <= cla32mult:negate.port3
out[6] <= cla32mult:negate.port3
out[7] <= cla32mult:negate.port3
out[8] <= cla32mult:negate.port3
out[9] <= cla32mult:negate.port3
out[10] <= cla32mult:negate.port3
out[11] <= cla32mult:negate.port3
out[12] <= cla32mult:negate.port3
out[13] <= cla32mult:negate.port3
out[14] <= cla32mult:negate.port3
out[15] <= cla32mult:negate.port3
out[16] <= cla32mult:negate.port3
out[17] <= cla32mult:negate.port3
out[18] <= cla32mult:negate.port3
out[19] <= cla32mult:negate.port3
out[20] <= cla32mult:negate.port3
out[21] <= cla32mult:negate.port3
out[22] <= cla32mult:negate.port3
out[23] <= cla32mult:negate.port3
out[24] <= cla32mult:negate.port3
out[25] <= cla32mult:negate.port3
out[26] <= cla32mult:negate.port3
out[27] <= cla32mult:negate.port3
out[28] <= cla32mult:negate.port3
out[29] <= cla32mult:negate.port3
out[30] <= cla32mult:negate.port3
out[31] <= cla32mult:negate.port3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|inverter32bit:invert
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= in[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= in[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= in[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= in[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= in[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= in[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= in[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= in[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= in[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= in[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= in[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= in[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= in[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
x[9] => x[9].IN1
x[10] => x[10].IN1
x[11] => x[11].IN1
x[12] => x[12].IN1
x[13] => x[13].IN1
x[14] => x[14].IN1
x[15] => x[15].IN1
x[16] => x[16].IN1
x[17] => x[17].IN1
x[18] => x[18].IN1
x[19] => x[19].IN1
x[20] => x[20].IN1
x[21] => x[21].IN1
x[22] => x[22].IN1
x[23] => x[23].IN1
x[24] => x[24].IN1
x[25] => x[25].IN1
x[26] => x[26].IN1
x[27] => x[27].IN1
x[28] => x[28].IN1
x[29] => x[29].IN1
x[30] => x[30].IN1
x[31] => x[31].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
y[8] => y[8].IN1
y[9] => y[9].IN1
y[10] => y[10].IN1
y[11] => y[11].IN1
y[12] => y[12].IN1
y[13] => y[13].IN1
y[14] => y[14].IN1
y[15] => y[15].IN1
y[16] => y[16].IN1
y[17] => y[17].IN1
y[18] => y[18].IN1
y[19] => y[19].IN1
y[20] => y[20].IN1
y[21] => y[21].IN1
y[22] => y[22].IN1
y[23] => y[23].IN1
y[24] => y[24].IN1
y[25] => y[25].IN1
y[26] => y[26].IN1
y[27] => y[27].IN1
y[28] => y[28].IN1
y[29] => y[29].IN1
y[30] => y[30].IN1
y[31] => y[31].IN1
cin => cin.IN4
s[0] <= cla_8bit:m1.port3
s[1] <= cla_8bit:m1.port3
s[2] <= cla_8bit:m1.port3
s[3] <= cla_8bit:m1.port3
s[4] <= cla_8bit:m1.port3
s[5] <= cla_8bit:m1.port3
s[6] <= cla_8bit:m1.port3
s[7] <= cla_8bit:m1.port3
s[8] <= cla_8bit:m2.port3
s[9] <= cla_8bit:m2.port3
s[10] <= cla_8bit:m2.port3
s[11] <= cla_8bit:m2.port3
s[12] <= cla_8bit:m2.port3
s[13] <= cla_8bit:m2.port3
s[14] <= cla_8bit:m2.port3
s[15] <= cla_8bit:m2.port3
s[16] <= cla_8bit:m3.port3
s[17] <= cla_8bit:m3.port3
s[18] <= cla_8bit:m3.port3
s[19] <= cla_8bit:m3.port3
s[20] <= cla_8bit:m3.port3
s[21] <= cla_8bit:m3.port3
s[22] <= cla_8bit:m3.port3
s[23] <= cla_8bit:m3.port3
s[24] <= cla_8bit:m4.port3
s[25] <= cla_8bit:m4.port3
s[26] <= cla_8bit:m4.port3
s[27] <= cla_8bit:m4.port3
s[28] <= cla_8bit:m4.port3
s[29] <= cla_8bit:m4.port3
s[30] <= cla_8bit:m4.port3
s[31] <= cla_8bit:m4.port3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|big_g:bg1
bigG <= o1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => ~NO_FANOUT~
p[1] => a7.IN0
p[2] => a6.IN0
p[2] => a7.IN1
p[3] => a5.IN0
p[3] => a6.IN1
p[3] => a7.IN2
p[4] => a4.IN0
p[4] => a5.IN1
p[4] => a6.IN2
p[4] => a7.IN3
p[5] => a3.IN0
p[5] => a4.IN1
p[5] => a5.IN2
p[5] => a6.IN3
p[5] => a7.IN4
p[6] => a2.IN0
p[6] => a3.IN1
p[6] => a4.IN2
p[6] => a5.IN3
p[6] => a6.IN4
p[6] => a7.IN5
p[7] => a1.IN0
p[7] => a2.IN1
p[7] => a3.IN2
p[7] => a4.IN3
p[7] => a5.IN4
p[7] => a6.IN5
p[7] => a7.IN6
g[0] => a7.IN7
g[1] => a6.IN6
g[2] => a5.IN5
g[3] => a4.IN4
g[4] => a3.IN3
g[5] => a2.IN2
g[6] => a1.IN1
g[7] => o1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|big_p:bp1
bigP <= a1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => a1.IN0
p[1] => a1.IN1
p[2] => a1.IN2
p[3] => a1.IN3
p[4] => a1.IN4
p[5] => a1.IN5
p[6] => a1.IN6
p[7] => a1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|big_g:bg2
bigG <= o1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => ~NO_FANOUT~
p[1] => a7.IN0
p[2] => a6.IN0
p[2] => a7.IN1
p[3] => a5.IN0
p[3] => a6.IN1
p[3] => a7.IN2
p[4] => a4.IN0
p[4] => a5.IN1
p[4] => a6.IN2
p[4] => a7.IN3
p[5] => a3.IN0
p[5] => a4.IN1
p[5] => a5.IN2
p[5] => a6.IN3
p[5] => a7.IN4
p[6] => a2.IN0
p[6] => a3.IN1
p[6] => a4.IN2
p[6] => a5.IN3
p[6] => a6.IN4
p[6] => a7.IN5
p[7] => a1.IN0
p[7] => a2.IN1
p[7] => a3.IN2
p[7] => a4.IN3
p[7] => a5.IN4
p[7] => a6.IN5
p[7] => a7.IN6
g[0] => a7.IN7
g[1] => a6.IN6
g[2] => a5.IN5
g[3] => a4.IN4
g[4] => a3.IN3
g[5] => a2.IN2
g[6] => a1.IN1
g[7] => o1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|big_p:bp2
bigP <= a1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => a1.IN0
p[1] => a1.IN1
p[2] => a1.IN2
p[3] => a1.IN3
p[4] => a1.IN4
p[5] => a1.IN5
p[6] => a1.IN6
p[7] => a1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|big_g:bg3
bigG <= o1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => ~NO_FANOUT~
p[1] => a7.IN0
p[2] => a6.IN0
p[2] => a7.IN1
p[3] => a5.IN0
p[3] => a6.IN1
p[3] => a7.IN2
p[4] => a4.IN0
p[4] => a5.IN1
p[4] => a6.IN2
p[4] => a7.IN3
p[5] => a3.IN0
p[5] => a4.IN1
p[5] => a5.IN2
p[5] => a6.IN3
p[5] => a7.IN4
p[6] => a2.IN0
p[6] => a3.IN1
p[6] => a4.IN2
p[6] => a5.IN3
p[6] => a6.IN4
p[6] => a7.IN5
p[7] => a1.IN0
p[7] => a2.IN1
p[7] => a3.IN2
p[7] => a4.IN3
p[7] => a5.IN4
p[7] => a6.IN5
p[7] => a7.IN6
g[0] => a7.IN7
g[1] => a6.IN6
g[2] => a5.IN5
g[3] => a4.IN4
g[4] => a3.IN3
g[5] => a2.IN2
g[6] => a1.IN1
g[7] => o1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|big_p:bp3
bigP <= a1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => a1.IN0
p[1] => a1.IN1
p[2] => a1.IN2
p[3] => a1.IN3
p[4] => a1.IN4
p[5] => a1.IN5
p[6] => a1.IN6
p[7] => a1.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m1|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m1|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m1|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m1|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m1|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m1|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m1|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m1|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m1|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m1|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m1|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m1|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m1|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m1|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m1|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m1|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m2
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m2|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m2|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m2|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m2|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m2|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m2|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m2|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m2|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m2|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m2|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m2|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m2|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m2|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m2|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m2|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m2|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m3
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m3|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m3|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m3|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m3|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m3|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m3|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m3|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m3|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m3|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m3|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m3|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m3|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m3|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m3|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m3|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m3|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m4
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m4|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m4|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m4|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m4|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m4|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m4|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m4|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m4|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m4|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m4|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m4|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m4|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m4|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m4|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m4|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|negator:negatequot|cla32mult:negate|cla_8bit:m4|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegresult
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegresult|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegresult|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegresult|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegresult|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegresult|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegresult|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegresult|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegresult|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegresult|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegresult|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegresult|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegresult|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegresult|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegresult|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegresult|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegresult|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegresult|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegresult|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegresult|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegresult|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegresult|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegresult|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegresult|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegresult|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegresult|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegresult|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegresult|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegresult|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegresult|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegresult|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegresult|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|mux32bit2to1:picknegresult|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux32bit2to1:pickresult|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux1bit2to1:pickexcept
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|mux1bit2to1:pickrdy
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|register:resultreg
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in3[16] => in3[16].IN1
in3[17] => in3[17].IN1
in3[18] => in3[18].IN1
in3[19] => in3[19].IN1
in3[20] => in3[20].IN1
in3[21] => in3[21].IN1
in3[22] => in3[22].IN1
in3[23] => in3[23].IN1
in3[24] => in3[24].IN1
in3[25] => in3[25].IN1
in3[26] => in3[26].IN1
in3[27] => in3[27].IN1
in3[28] => in3[28].IN1
in3[29] => in3[29].IN1
in3[30] => in3[30].IN1
in3[31] => in3[31].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
in4[16] => in4[16].IN1
in4[17] => in4[17].IN1
in4[18] => in4[18].IN1
in4[19] => in4[19].IN1
in4[20] => in4[20].IN1
in4[21] => in4[21].IN1
in4[22] => in4[22].IN1
in4[23] => in4[23].IN1
in4[24] => in4[24].IN1
in4[25] => in4[25].IN1
in4[26] => in4[26].IN1
in4[27] => in4[27].IN1
in4[28] => in4[28].IN1
in4[29] => in4[29].IN1
in4[30] => in4[30].IN1
in4[31] => in4[31].IN1
in5[0] => in5[0].IN1
in5[1] => in5[1].IN1
in5[2] => in5[2].IN1
in5[3] => in5[3].IN1
in5[4] => in5[4].IN1
in5[5] => in5[5].IN1
in5[6] => in5[6].IN1
in5[7] => in5[7].IN1
in5[8] => in5[8].IN1
in5[9] => in5[9].IN1
in5[10] => in5[10].IN1
in5[11] => in5[11].IN1
in5[12] => in5[12].IN1
in5[13] => in5[13].IN1
in5[14] => in5[14].IN1
in5[15] => in5[15].IN1
in5[16] => in5[16].IN1
in5[17] => in5[17].IN1
in5[18] => in5[18].IN1
in5[19] => in5[19].IN1
in5[20] => in5[20].IN1
in5[21] => in5[21].IN1
in5[22] => in5[22].IN1
in5[23] => in5[23].IN1
in5[24] => in5[24].IN1
in5[25] => in5[25].IN1
in5[26] => in5[26].IN1
in5[27] => in5[27].IN1
in5[28] => in5[28].IN1
in5[29] => in5[29].IN1
in5[30] => in5[30].IN1
in5[31] => in5[31].IN1
in6[0] => in6[0].IN1
in6[1] => in6[1].IN1
in6[2] => in6[2].IN1
in6[3] => in6[3].IN1
in6[4] => in6[4].IN1
in6[5] => in6[5].IN1
in6[6] => in6[6].IN1
in6[7] => in6[7].IN1
in6[8] => in6[8].IN1
in6[9] => in6[9].IN1
in6[10] => in6[10].IN1
in6[11] => in6[11].IN1
in6[12] => in6[12].IN1
in6[13] => in6[13].IN1
in6[14] => in6[14].IN1
in6[15] => in6[15].IN1
in6[16] => in6[16].IN1
in6[17] => in6[17].IN1
in6[18] => in6[18].IN1
in6[19] => in6[19].IN1
in6[20] => in6[20].IN1
in6[21] => in6[21].IN1
in6[22] => in6[22].IN1
in6[23] => in6[23].IN1
in6[24] => in6[24].IN1
in6[25] => in6[25].IN1
in6[26] => in6[26].IN1
in6[27] => in6[27].IN1
in6[28] => in6[28].IN1
in6[29] => in6[29].IN1
in6[30] => in6[30].IN1
in6[31] => in6[31].IN1
in7[0] => in7[0].IN1
in7[1] => in7[1].IN1
in7[2] => in7[2].IN1
in7[3] => in7[3].IN1
in7[4] => in7[4].IN1
in7[5] => in7[5].IN1
in7[6] => in7[6].IN1
in7[7] => in7[7].IN1
in7[8] => in7[8].IN1
in7[9] => in7[9].IN1
in7[10] => in7[10].IN1
in7[11] => in7[11].IN1
in7[12] => in7[12].IN1
in7[13] => in7[13].IN1
in7[14] => in7[14].IN1
in7[15] => in7[15].IN1
in7[16] => in7[16].IN1
in7[17] => in7[17].IN1
in7[18] => in7[18].IN1
in7[19] => in7[19].IN1
in7[20] => in7[20].IN1
in7[21] => in7[21].IN1
in7[22] => in7[22].IN1
in7[23] => in7[23].IN1
in7[24] => in7[24].IN1
in7[25] => in7[25].IN1
in7[26] => in7[26].IN1
in7[27] => in7[27].IN1
in7[28] => in7[28].IN1
in7[29] => in7[29].IN1
in7[30] => in7[30].IN1
in7[31] => in7[31].IN1
select[0] => select[0].IN4
select[1] => select[1].IN2
select[2] => select[2].IN1
out[0] <= mux32bit2to1:m6.port3
out[1] <= mux32bit2to1:m6.port3
out[2] <= mux32bit2to1:m6.port3
out[3] <= mux32bit2to1:m6.port3
out[4] <= mux32bit2to1:m6.port3
out[5] <= mux32bit2to1:m6.port3
out[6] <= mux32bit2to1:m6.port3
out[7] <= mux32bit2to1:m6.port3
out[8] <= mux32bit2to1:m6.port3
out[9] <= mux32bit2to1:m6.port3
out[10] <= mux32bit2to1:m6.port3
out[11] <= mux32bit2to1:m6.port3
out[12] <= mux32bit2to1:m6.port3
out[13] <= mux32bit2to1:m6.port3
out[14] <= mux32bit2to1:m6.port3
out[15] <= mux32bit2to1:m6.port3
out[16] <= mux32bit2to1:m6.port3
out[17] <= mux32bit2to1:m6.port3
out[18] <= mux32bit2to1:m6.port3
out[19] <= mux32bit2to1:m6.port3
out[20] <= mux32bit2to1:m6.port3
out[21] <= mux32bit2to1:m6.port3
out[22] <= mux32bit2to1:m6.port3
out[23] <= mux32bit2to1:m6.port3
out[24] <= mux32bit2to1:m6.port3
out[25] <= mux32bit2to1:m6.port3
out[26] <= mux32bit2to1:m6.port3
out[27] <= mux32bit2to1:m6.port3
out[28] <= mux32bit2to1:m6.port3
out[29] <= mux32bit2to1:m6.port3
out[30] <= mux32bit2to1:m6.port3
out[31] <= mux32bit2to1:m6.port3


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m0|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m0|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m0|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m0|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m0|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m0|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m0|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m0|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m0|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m0|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m0|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m0|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m0|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m0|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m0|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m0|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m0|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m0|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m0|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m0|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m0|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m0|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m0|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m0|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m0|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m0|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m0|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m0|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m0|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m0|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m0|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m0|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m1|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m2
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m2|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m2|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m2|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m2|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m2|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m2|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m2|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m2|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m2|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m2|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m2|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m2|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m2|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m2|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m2|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m2|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m2|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m2|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m2|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m2|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m2|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m2|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m2|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m2|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m2|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m2|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m2|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m2|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m2|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m2|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m2|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m2|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m3
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m3|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m3|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m3|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m3|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m3|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m3|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m3|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m3|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m3|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m3|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m3|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m3|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m3|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m3|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m3|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m3|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m3|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m3|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m3|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m3|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m3|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m3|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m3|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m3|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m3|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m3|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m3|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m3|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m3|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m3|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m3|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m3|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m4
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m4|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m4|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m4|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m4|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m4|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m4|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m4|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m4|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m4|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m4|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m4|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m4|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m4|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m4|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m4|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m4|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m4|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m4|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m4|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m4|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m4|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m4|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m4|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m4|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m4|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m4|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m4|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m4|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m4|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m4|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m4|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m4|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m5
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m5|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m5|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m5|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m5|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m5|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m5|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m5|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m5|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m5|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m5|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m5|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m5|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m5|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m5|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m5|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m5|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m5|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m5|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m5|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m5|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m5|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m5|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m5|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m5|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m5|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m5|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m5|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m5|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m5|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m5|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m5|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m5|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:alumain|mux32bit8to1:mux2|mux32bit2to1:m6|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:addNtopc
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
x[9] => x[9].IN1
x[10] => x[10].IN1
x[11] => x[11].IN1
x[12] => x[12].IN1
x[13] => x[13].IN1
x[14] => x[14].IN1
x[15] => x[15].IN1
x[16] => x[16].IN1
x[17] => x[17].IN1
x[18] => x[18].IN1
x[19] => x[19].IN1
x[20] => x[20].IN1
x[21] => x[21].IN1
x[22] => x[22].IN1
x[23] => x[23].IN1
x[24] => x[24].IN1
x[25] => x[25].IN1
x[26] => x[26].IN1
x[27] => x[27].IN1
x[28] => x[28].IN1
x[29] => x[29].IN1
x[30] => x[30].IN1
x[31] => x[31].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
y[8] => y[8].IN1
y[9] => y[9].IN1
y[10] => y[10].IN1
y[11] => y[11].IN1
y[12] => y[12].IN1
y[13] => y[13].IN1
y[14] => y[14].IN1
y[15] => y[15].IN1
y[16] => y[16].IN1
y[17] => y[17].IN1
y[18] => y[18].IN1
y[19] => y[19].IN1
y[20] => y[20].IN1
y[21] => y[21].IN1
y[22] => y[22].IN1
y[23] => y[23].IN1
y[24] => y[24].IN1
y[25] => y[25].IN1
y[26] => y[26].IN1
y[27] => y[27].IN1
y[28] => y[28].IN1
y[29] => y[29].IN1
y[30] => y[30].IN1
y[31] => y[31].IN1
cin => cin.IN4
s[0] <= cla_8bit:m1.port3
s[1] <= cla_8bit:m1.port3
s[2] <= cla_8bit:m1.port3
s[3] <= cla_8bit:m1.port3
s[4] <= cla_8bit:m1.port3
s[5] <= cla_8bit:m1.port3
s[6] <= cla_8bit:m1.port3
s[7] <= cla_8bit:m1.port3
s[8] <= cla_8bit:m2.port3
s[9] <= cla_8bit:m2.port3
s[10] <= cla_8bit:m2.port3
s[11] <= cla_8bit:m2.port3
s[12] <= cla_8bit:m2.port3
s[13] <= cla_8bit:m2.port3
s[14] <= cla_8bit:m2.port3
s[15] <= cla_8bit:m2.port3
s[16] <= cla_8bit:m3.port3
s[17] <= cla_8bit:m3.port3
s[18] <= cla_8bit:m3.port3
s[19] <= cla_8bit:m3.port3
s[20] <= cla_8bit:m3.port3
s[21] <= cla_8bit:m3.port3
s[22] <= cla_8bit:m3.port3
s[23] <= cla_8bit:m3.port3
s[24] <= cla_8bit:m4.port3
s[25] <= cla_8bit:m4.port3
s[26] <= cla_8bit:m4.port3
s[27] <= cla_8bit:m4.port3
s[28] <= cla_8bit:m4.port3
s[29] <= cla_8bit:m4.port3
s[30] <= cla_8bit:m4.port3
s[31] <= cla_8bit:m4.port3


|skeleton|processor:myprocessor|cla32mult:addNtopc|big_g:bg1
bigG <= o1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => ~NO_FANOUT~
p[1] => a7.IN0
p[2] => a6.IN0
p[2] => a7.IN1
p[3] => a5.IN0
p[3] => a6.IN1
p[3] => a7.IN2
p[4] => a4.IN0
p[4] => a5.IN1
p[4] => a6.IN2
p[4] => a7.IN3
p[5] => a3.IN0
p[5] => a4.IN1
p[5] => a5.IN2
p[5] => a6.IN3
p[5] => a7.IN4
p[6] => a2.IN0
p[6] => a3.IN1
p[6] => a4.IN2
p[6] => a5.IN3
p[6] => a6.IN4
p[6] => a7.IN5
p[7] => a1.IN0
p[7] => a2.IN1
p[7] => a3.IN2
p[7] => a4.IN3
p[7] => a5.IN4
p[7] => a6.IN5
p[7] => a7.IN6
g[0] => a7.IN7
g[1] => a6.IN6
g[2] => a5.IN5
g[3] => a4.IN4
g[4] => a3.IN3
g[5] => a2.IN2
g[6] => a1.IN1
g[7] => o1.IN7


|skeleton|processor:myprocessor|cla32mult:addNtopc|big_p:bp1
bigP <= a1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => a1.IN0
p[1] => a1.IN1
p[2] => a1.IN2
p[3] => a1.IN3
p[4] => a1.IN4
p[5] => a1.IN5
p[6] => a1.IN6
p[7] => a1.IN7


|skeleton|processor:myprocessor|cla32mult:addNtopc|big_g:bg2
bigG <= o1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => ~NO_FANOUT~
p[1] => a7.IN0
p[2] => a6.IN0
p[2] => a7.IN1
p[3] => a5.IN0
p[3] => a6.IN1
p[3] => a7.IN2
p[4] => a4.IN0
p[4] => a5.IN1
p[4] => a6.IN2
p[4] => a7.IN3
p[5] => a3.IN0
p[5] => a4.IN1
p[5] => a5.IN2
p[5] => a6.IN3
p[5] => a7.IN4
p[6] => a2.IN0
p[6] => a3.IN1
p[6] => a4.IN2
p[6] => a5.IN3
p[6] => a6.IN4
p[6] => a7.IN5
p[7] => a1.IN0
p[7] => a2.IN1
p[7] => a3.IN2
p[7] => a4.IN3
p[7] => a5.IN4
p[7] => a6.IN5
p[7] => a7.IN6
g[0] => a7.IN7
g[1] => a6.IN6
g[2] => a5.IN5
g[3] => a4.IN4
g[4] => a3.IN3
g[5] => a2.IN2
g[6] => a1.IN1
g[7] => o1.IN7


|skeleton|processor:myprocessor|cla32mult:addNtopc|big_p:bp2
bigP <= a1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => a1.IN0
p[1] => a1.IN1
p[2] => a1.IN2
p[3] => a1.IN3
p[4] => a1.IN4
p[5] => a1.IN5
p[6] => a1.IN6
p[7] => a1.IN7


|skeleton|processor:myprocessor|cla32mult:addNtopc|big_g:bg3
bigG <= o1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => ~NO_FANOUT~
p[1] => a7.IN0
p[2] => a6.IN0
p[2] => a7.IN1
p[3] => a5.IN0
p[3] => a6.IN1
p[3] => a7.IN2
p[4] => a4.IN0
p[4] => a5.IN1
p[4] => a6.IN2
p[4] => a7.IN3
p[5] => a3.IN0
p[5] => a4.IN1
p[5] => a5.IN2
p[5] => a6.IN3
p[5] => a7.IN4
p[6] => a2.IN0
p[6] => a3.IN1
p[6] => a4.IN2
p[6] => a5.IN3
p[6] => a6.IN4
p[6] => a7.IN5
p[7] => a1.IN0
p[7] => a2.IN1
p[7] => a3.IN2
p[7] => a4.IN3
p[7] => a5.IN4
p[7] => a6.IN5
p[7] => a7.IN6
g[0] => a7.IN7
g[1] => a6.IN6
g[2] => a5.IN5
g[3] => a4.IN4
g[4] => a3.IN3
g[5] => a2.IN2
g[6] => a1.IN1
g[7] => o1.IN7


|skeleton|processor:myprocessor|cla32mult:addNtopc|big_p:bp3
bigP <= a1.DB_MAX_OUTPUT_PORT_TYPE
p[0] => a1.IN0
p[1] => a1.IN1
p[2] => a1.IN2
p[3] => a1.IN3
p[4] => a1.IN4
p[5] => a1.IN5
p[6] => a1.IN6
p[7] => a1.IN7


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m1|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m1|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m1|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m1|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m1|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m1|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m1|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m1|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m1|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m1|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m1|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m1|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m1|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m1|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m1|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m1|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m2
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m2|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m2|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m2|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m2|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m2|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m2|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m2|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m2|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m2|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m2|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m2|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m2|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m2|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m2|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m2|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m2|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m3
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m3|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m3|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m3|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m3|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m3|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m3|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m3|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m3|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m3|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m3|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m3|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m3|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m3|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m3|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m3|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m3|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m4
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
cin => cin.IN9
s[0] <= full_add:make_add[0].adder1.s
s[1] <= full_add:make_add[1].adder1.s
s[2] <= full_add:make_add[2].adder1.s
s[3] <= full_add:make_add[3].adder1.s
s[4] <= full_add:make_add[4].adder1.s
s[5] <= full_add:make_add[5].adder1.s
s[6] <= full_add:make_add[6].adder1.s
s[7] <= full_add:make_add[7].adder1.s
cout <= cla8:c8.port0
p[0] => p[0].IN8
p[1] => p[1].IN7
p[2] => p[2].IN6
p[3] => p[3].IN5
p[4] => p[4].IN4
p[5] => p[5].IN3
p[6] => p[6].IN2
p[7] => p[7].IN1
g[0] => g[0].IN8
g[1] => g[1].IN7
g[2] => g[2].IN6
g[3] => g[3].IN5
g[4] => g[4].IN4
g[5] => g[5].IN3
g[6] => g[6].IN2
g[7] => g[7].IN1
overflow <= overflowcheck.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m4|cla1:c1
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g => o1.IN1
p => a1.IN0
cin => a1.IN1


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m4|cla2:c2
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a1.IN0
g[1] => o1.IN2
p[0] => a2.IN0
p[1] => a1.IN1
p[1] => a2.IN1
cin => a2.IN2


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m4|cla3:c3
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a2.IN0
g[1] => a1.IN0
g[2] => o1.IN3
p[0] => a3.IN0
p[1] => a2.IN1
p[1] => a3.IN1
p[2] => a1.IN1
p[2] => a2.IN2
p[2] => a3.IN2
cin => a3.IN3


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m4|cla4:c4
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a3.IN0
g[1] => a2.IN0
g[2] => a1.IN0
g[3] => o1.IN4
p[0] => a4.IN0
p[1] => a3.IN1
p[1] => a4.IN1
p[2] => a2.IN1
p[2] => a3.IN2
p[2] => a4.IN2
p[3] => a1.IN1
p[3] => a2.IN2
p[3] => a3.IN3
p[3] => a4.IN3
cin => a4.IN4


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m4|cla5:c5
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a4.IN0
g[1] => a3.IN0
g[2] => a2.IN0
g[3] => a1.IN0
g[4] => o1.IN5
p[0] => a5.IN0
p[1] => a4.IN1
p[1] => a5.IN1
p[2] => a3.IN1
p[2] => a4.IN2
p[2] => a5.IN2
p[3] => a2.IN1
p[3] => a3.IN2
p[3] => a4.IN3
p[3] => a5.IN3
p[4] => a1.IN1
p[4] => a2.IN2
p[4] => a3.IN3
p[4] => a4.IN4
p[4] => a5.IN4
cin => a5.IN5


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m4|cla6:c6
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a5.IN0
g[1] => a4.IN0
g[2] => a3.IN0
g[3] => a2.IN0
g[4] => a1.IN0
g[5] => o1.IN6
p[0] => a6.IN0
p[1] => a5.IN1
p[1] => a6.IN1
p[2] => a4.IN1
p[2] => a5.IN2
p[2] => a6.IN2
p[3] => a3.IN1
p[3] => a4.IN2
p[3] => a5.IN3
p[3] => a6.IN3
p[4] => a2.IN1
p[4] => a3.IN2
p[4] => a4.IN3
p[4] => a5.IN4
p[4] => a6.IN4
p[5] => a1.IN1
p[5] => a2.IN2
p[5] => a3.IN3
p[5] => a4.IN4
p[5] => a5.IN5
p[5] => a6.IN5
cin => a6.IN6


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m4|cla7:c7
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a6.IN0
g[1] => a5.IN0
g[2] => a4.IN0
g[3] => a3.IN0
g[4] => a2.IN0
g[5] => a1.IN0
g[6] => o1.IN7
p[0] => a7.IN0
p[1] => a6.IN1
p[1] => a7.IN1
p[2] => a5.IN1
p[2] => a6.IN2
p[2] => a7.IN2
p[3] => a4.IN1
p[3] => a5.IN2
p[3] => a6.IN3
p[3] => a7.IN3
p[4] => a3.IN1
p[4] => a4.IN2
p[4] => a5.IN3
p[4] => a6.IN4
p[4] => a7.IN4
p[5] => a2.IN1
p[5] => a3.IN2
p[5] => a4.IN3
p[5] => a5.IN4
p[5] => a6.IN5
p[5] => a7.IN5
p[6] => a1.IN1
p[6] => a2.IN2
p[6] => a3.IN3
p[6] => a4.IN4
p[6] => a5.IN5
p[6] => a6.IN6
p[6] => a7.IN6
cin => a7.IN7


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m4|cla8:c8
cla <= o1.DB_MAX_OUTPUT_PORT_TYPE
g[0] => a7.IN0
g[1] => a6.IN0
g[2] => a5.IN0
g[3] => a4.IN0
g[4] => a3.IN0
g[5] => a2.IN0
g[6] => a1.IN0
g[7] => o1.IN8
p[0] => a8.IN0
p[1] => a7.IN1
p[1] => a8.IN1
p[2] => a6.IN1
p[2] => a7.IN2
p[2] => a8.IN2
p[3] => a5.IN1
p[3] => a6.IN2
p[3] => a7.IN3
p[3] => a8.IN3
p[4] => a4.IN1
p[4] => a5.IN2
p[4] => a6.IN3
p[4] => a7.IN4
p[4] => a8.IN4
p[5] => a3.IN1
p[5] => a4.IN2
p[5] => a5.IN3
p[5] => a6.IN4
p[5] => a7.IN5
p[5] => a8.IN5
p[6] => a2.IN1
p[6] => a3.IN2
p[6] => a4.IN3
p[6] => a5.IN4
p[6] => a6.IN5
p[6] => a7.IN6
p[6] => a8.IN6
p[7] => a1.IN1
p[7] => a2.IN2
p[7] => a3.IN3
p[7] => a4.IN4
p[7] => a5.IN5
p[7] => a6.IN6
p[7] => a7.IN7
p[7] => a8.IN7
cin => a8.IN8


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m4|full_add:make_add[0].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m4|full_add:make_add[1].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m4|full_add:make_add[2].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m4|full_add:make_add[3].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m4|full_add:make_add[4].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m4|full_add:make_add[5].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m4|full_add:make_add[6].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|cla32mult:addNtopc|cla_8bit:m4|full_add:make_add[7].adder1
x => x1.IN0
y => x1.IN1
cin => x1.IN2
s <= x1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbne
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|mux32bit2to1:pickbne|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbne|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbne|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbne|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbne|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbne|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbne|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbne|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbne|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbne|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbne|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbne|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbne|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbne|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbne|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbne|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbne|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbne|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbne|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbne|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbne|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbne|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbne|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbne|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbne|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbne|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbne|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbne|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbne|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbne|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbne|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbne|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickblt
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|mux32bit2to1:pickblt|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickblt|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickblt|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickblt|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickblt|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickblt|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickblt|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickblt|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickblt|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickblt|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickblt|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickblt|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickblt|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickblt|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickblt|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickblt|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickblt|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickblt|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickblt|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickblt|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickblt|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickblt|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickblt|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickblt|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickblt|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickblt|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickblt|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickblt|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickblt|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickblt|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickblt|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickblt|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickj
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|mux32bit2to1:pickj|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickj|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickj|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickj|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickj|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickj|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickj|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickj|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickj|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickj|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickj|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickj|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickj|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickj|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickj|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickj|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickj|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickj|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickj|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickj|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickj|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickj|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickj|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickj|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickj|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickj|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickj|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickj|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickj|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickj|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickj|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickj|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjal
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|mux32bit2to1:pickjal|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjal|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjal|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjal|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjal|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjal|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjal|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjal|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjal|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjal|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjal|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjal|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjal|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjal|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjal|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjal|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjal|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjal|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjal|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjal|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjal|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjal|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjal|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjal|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjal|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjal|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjal|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjal|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjal|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjal|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjal|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjal|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjr
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|mux32bit2to1:pickjr|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjr|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjr|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjr|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjr|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjr|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjr|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjr|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjr|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjr|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjr|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjr|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjr|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjr|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjr|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjr|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjr|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjr|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjr|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjr|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjr|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjr|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjr|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjr|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjr|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjr|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjr|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjr|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjr|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjr|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjr|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickjr|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbex
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|mux32bit2to1:pickbex|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbex|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbex|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbex|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbex|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbex|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbex|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbex|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbex|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbex|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbex|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbex|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbex|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbex|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbex|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbex|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbex|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbex|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbex|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbex|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbex|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbex|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbex|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbex|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbex|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbex|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbex|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbex|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbex|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbex|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbex|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbex|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickstatus
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickstatus|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register:statusreg
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register:XMPC
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register:XMO
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register:XMB
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register:XMIR
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassM
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickbypassM|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mcontrol:mctrl
ir[0] => ~NO_FANOUT~
ir[1] => ~NO_FANOUT~
ir[2] => ~NO_FANOUT~
ir[3] => ~NO_FANOUT~
ir[4] => ~NO_FANOUT~
ir[5] => ~NO_FANOUT~
ir[6] => ~NO_FANOUT~
ir[7] => ~NO_FANOUT~
ir[8] => ~NO_FANOUT~
ir[9] => ~NO_FANOUT~
ir[10] => ~NO_FANOUT~
ir[11] => ~NO_FANOUT~
ir[12] => ~NO_FANOUT~
ir[13] => ~NO_FANOUT~
ir[14] => ~NO_FANOUT~
ir[15] => ~NO_FANOUT~
ir[16] => ~NO_FANOUT~
ir[17] => ~NO_FANOUT~
ir[18] => ~NO_FANOUT~
ir[19] => ~NO_FANOUT~
ir[20] => ~NO_FANOUT~
ir[21] => ~NO_FANOUT~
ir[22] => ~NO_FANOUT~
ir[23] => ~NO_FANOUT~
ir[24] => ~NO_FANOUT~
ir[25] => ~NO_FANOUT~
ir[26] => ~NO_FANOUT~
ir[27] => sw.IN1
ir[28] => sw.IN1
ir[29] => sw.IN1
ir[30] => sw.IN0
ir[31] => sw.IN1
sw <= sw.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register:MWPC
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register:MWO
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|register:MWIR
clock => make_dffe[0].dffe_bit.CLK
clock => make_dffe[1].dffe_bit.CLK
clock => make_dffe[2].dffe_bit.CLK
clock => make_dffe[3].dffe_bit.CLK
clock => make_dffe[4].dffe_bit.CLK
clock => make_dffe[5].dffe_bit.CLK
clock => make_dffe[6].dffe_bit.CLK
clock => make_dffe[7].dffe_bit.CLK
clock => make_dffe[8].dffe_bit.CLK
clock => make_dffe[9].dffe_bit.CLK
clock => make_dffe[10].dffe_bit.CLK
clock => make_dffe[11].dffe_bit.CLK
clock => make_dffe[12].dffe_bit.CLK
clock => make_dffe[13].dffe_bit.CLK
clock => make_dffe[14].dffe_bit.CLK
clock => make_dffe[15].dffe_bit.CLK
clock => make_dffe[16].dffe_bit.CLK
clock => make_dffe[17].dffe_bit.CLK
clock => make_dffe[18].dffe_bit.CLK
clock => make_dffe[19].dffe_bit.CLK
clock => make_dffe[20].dffe_bit.CLK
clock => make_dffe[21].dffe_bit.CLK
clock => make_dffe[22].dffe_bit.CLK
clock => make_dffe[23].dffe_bit.CLK
clock => make_dffe[24].dffe_bit.CLK
clock => make_dffe[25].dffe_bit.CLK
clock => make_dffe[26].dffe_bit.CLK
clock => make_dffe[27].dffe_bit.CLK
clock => make_dffe[28].dffe_bit.CLK
clock => make_dffe[29].dffe_bit.CLK
clock => make_dffe[30].dffe_bit.CLK
clock => make_dffe[31].dffe_bit.CLK
ctrl_writeEnable => make_dffe[0].dffe_bit.ENA
ctrl_writeEnable => make_dffe[1].dffe_bit.ENA
ctrl_writeEnable => make_dffe[2].dffe_bit.ENA
ctrl_writeEnable => make_dffe[3].dffe_bit.ENA
ctrl_writeEnable => make_dffe[4].dffe_bit.ENA
ctrl_writeEnable => make_dffe[5].dffe_bit.ENA
ctrl_writeEnable => make_dffe[6].dffe_bit.ENA
ctrl_writeEnable => make_dffe[7].dffe_bit.ENA
ctrl_writeEnable => make_dffe[8].dffe_bit.ENA
ctrl_writeEnable => make_dffe[9].dffe_bit.ENA
ctrl_writeEnable => make_dffe[10].dffe_bit.ENA
ctrl_writeEnable => make_dffe[11].dffe_bit.ENA
ctrl_writeEnable => make_dffe[12].dffe_bit.ENA
ctrl_writeEnable => make_dffe[13].dffe_bit.ENA
ctrl_writeEnable => make_dffe[14].dffe_bit.ENA
ctrl_writeEnable => make_dffe[15].dffe_bit.ENA
ctrl_writeEnable => make_dffe[16].dffe_bit.ENA
ctrl_writeEnable => make_dffe[17].dffe_bit.ENA
ctrl_writeEnable => make_dffe[18].dffe_bit.ENA
ctrl_writeEnable => make_dffe[19].dffe_bit.ENA
ctrl_writeEnable => make_dffe[20].dffe_bit.ENA
ctrl_writeEnable => make_dffe[21].dffe_bit.ENA
ctrl_writeEnable => make_dffe[22].dffe_bit.ENA
ctrl_writeEnable => make_dffe[23].dffe_bit.ENA
ctrl_writeEnable => make_dffe[24].dffe_bit.ENA
ctrl_writeEnable => make_dffe[25].dffe_bit.ENA
ctrl_writeEnable => make_dffe[26].dffe_bit.ENA
ctrl_writeEnable => make_dffe[27].dffe_bit.ENA
ctrl_writeEnable => make_dffe[28].dffe_bit.ENA
ctrl_writeEnable => make_dffe[29].dffe_bit.ENA
ctrl_writeEnable => make_dffe[30].dffe_bit.ENA
ctrl_writeEnable => make_dffe[31].dffe_bit.ENA
ctrl_reset => make_dffe[0].dffe_bit.ACLR
ctrl_reset => make_dffe[1].dffe_bit.ACLR
ctrl_reset => make_dffe[2].dffe_bit.ACLR
ctrl_reset => make_dffe[3].dffe_bit.ACLR
ctrl_reset => make_dffe[4].dffe_bit.ACLR
ctrl_reset => make_dffe[5].dffe_bit.ACLR
ctrl_reset => make_dffe[6].dffe_bit.ACLR
ctrl_reset => make_dffe[7].dffe_bit.ACLR
ctrl_reset => make_dffe[8].dffe_bit.ACLR
ctrl_reset => make_dffe[9].dffe_bit.ACLR
ctrl_reset => make_dffe[10].dffe_bit.ACLR
ctrl_reset => make_dffe[11].dffe_bit.ACLR
ctrl_reset => make_dffe[12].dffe_bit.ACLR
ctrl_reset => make_dffe[13].dffe_bit.ACLR
ctrl_reset => make_dffe[14].dffe_bit.ACLR
ctrl_reset => make_dffe[15].dffe_bit.ACLR
ctrl_reset => make_dffe[16].dffe_bit.ACLR
ctrl_reset => make_dffe[17].dffe_bit.ACLR
ctrl_reset => make_dffe[18].dffe_bit.ACLR
ctrl_reset => make_dffe[19].dffe_bit.ACLR
ctrl_reset => make_dffe[20].dffe_bit.ACLR
ctrl_reset => make_dffe[21].dffe_bit.ACLR
ctrl_reset => make_dffe[22].dffe_bit.ACLR
ctrl_reset => make_dffe[23].dffe_bit.ACLR
ctrl_reset => make_dffe[24].dffe_bit.ACLR
ctrl_reset => make_dffe[25].dffe_bit.ACLR
ctrl_reset => make_dffe[26].dffe_bit.ACLR
ctrl_reset => make_dffe[27].dffe_bit.ACLR
ctrl_reset => make_dffe[28].dffe_bit.ACLR
ctrl_reset => make_dffe[29].dffe_bit.ACLR
ctrl_reset => make_dffe[30].dffe_bit.ACLR
ctrl_reset => make_dffe[31].dffe_bit.ACLR
writeIn[0] => make_dffe[0].dffe_bit.DATAIN
writeIn[1] => make_dffe[1].dffe_bit.DATAIN
writeIn[2] => make_dffe[2].dffe_bit.DATAIN
writeIn[3] => make_dffe[3].dffe_bit.DATAIN
writeIn[4] => make_dffe[4].dffe_bit.DATAIN
writeIn[5] => make_dffe[5].dffe_bit.DATAIN
writeIn[6] => make_dffe[6].dffe_bit.DATAIN
writeIn[7] => make_dffe[7].dffe_bit.DATAIN
writeIn[8] => make_dffe[8].dffe_bit.DATAIN
writeIn[9] => make_dffe[9].dffe_bit.DATAIN
writeIn[10] => make_dffe[10].dffe_bit.DATAIN
writeIn[11] => make_dffe[11].dffe_bit.DATAIN
writeIn[12] => make_dffe[12].dffe_bit.DATAIN
writeIn[13] => make_dffe[13].dffe_bit.DATAIN
writeIn[14] => make_dffe[14].dffe_bit.DATAIN
writeIn[15] => make_dffe[15].dffe_bit.DATAIN
writeIn[16] => make_dffe[16].dffe_bit.DATAIN
writeIn[17] => make_dffe[17].dffe_bit.DATAIN
writeIn[18] => make_dffe[18].dffe_bit.DATAIN
writeIn[19] => make_dffe[19].dffe_bit.DATAIN
writeIn[20] => make_dffe[20].dffe_bit.DATAIN
writeIn[21] => make_dffe[21].dffe_bit.DATAIN
writeIn[22] => make_dffe[22].dffe_bit.DATAIN
writeIn[23] => make_dffe[23].dffe_bit.DATAIN
writeIn[24] => make_dffe[24].dffe_bit.DATAIN
writeIn[25] => make_dffe[25].dffe_bit.DATAIN
writeIn[26] => make_dffe[26].dffe_bit.DATAIN
writeIn[27] => make_dffe[27].dffe_bit.DATAIN
writeIn[28] => make_dffe[28].dffe_bit.DATAIN
writeIn[29] => make_dffe[29].dffe_bit.DATAIN
writeIn[30] => make_dffe[30].dffe_bit.DATAIN
writeIn[31] => make_dffe[31].dffe_bit.DATAIN
readOut[0] <= make_dffe[0].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[1] <= make_dffe[1].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[2] <= make_dffe[2].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[3] <= make_dffe[3].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[4] <= make_dffe[4].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[5] <= make_dffe[5].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[6] <= make_dffe[6].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[7] <= make_dffe[7].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[8] <= make_dffe[8].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[9] <= make_dffe[9].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[10] <= make_dffe[10].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[11] <= make_dffe[11].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[12] <= make_dffe[12].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[13] <= make_dffe[13].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[14] <= make_dffe[14].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[15] <= make_dffe[15].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[16] <= make_dffe[16].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[17] <= make_dffe[17].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[18] <= make_dffe[18].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[19] <= make_dffe[19].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[20] <= make_dffe[20].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[21] <= make_dffe[21].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[22] <= make_dffe[22].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[23] <= make_dffe[23].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[24] <= make_dffe[24].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[25] <= make_dffe[25].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[26] <= make_dffe[26].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[27] <= make_dffe[27].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[28] <= make_dffe[28].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[29] <= make_dffe[29].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[30] <= make_dffe[30].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE
readOut[31] <= make_dffe[31].dffe_bit.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|wcontrol:wctrl
ir[0] => WideOr0.IN0
ir[1] => WideOr0.IN1
ir[2] => WideOr0.IN2
ir[3] => WideOr0.IN3
ir[4] => WideOr0.IN4
ir[5] => WideOr0.IN5
ir[6] => WideOr0.IN6
ir[7] => WideOr0.IN7
ir[8] => WideOr0.IN8
ir[9] => WideOr0.IN9
ir[10] => WideOr0.IN10
ir[11] => WideOr0.IN11
ir[12] => WideOr0.IN12
ir[13] => WideOr0.IN13
ir[14] => WideOr0.IN14
ir[15] => WideOr0.IN15
ir[16] => WideOr0.IN16
ir[17] => WideOr0.IN17
ir[18] => WideOr0.IN18
ir[19] => WideOr0.IN19
ir[20] => WideOr0.IN20
ir[21] => WideOr0.IN21
ir[22] => rd[0].IN1
ir[23] => rd[1].IN1
ir[24] => rd[2].IN1
ir[25] => rd[3].IN1
ir[26] => rd[4].IN1
ir[27] => WideNor0.IN0
ir[27] => jal_check.IN1
ir[27] => addi.IN1
ir[27] => WideOr0.IN22
ir[27] => lw_check.IN1
ir[28] => WideNor0.IN1
ir[28] => jal_check.IN1
ir[28] => WideOr0.IN23
ir[28] => addi.IN1
ir[28] => lw_check.IN1
ir[29] => WideNor0.IN2
ir[29] => addi.IN1
ir[29] => WideOr0.IN24
ir[29] => jal_check.IN1
ir[29] => lw_check.IN1
ir[30] => WideNor0.IN3
ir[30] => lw_check.IN0
ir[30] => WideOr0.IN25
ir[30] => addi.IN0
ir[31] => WideNor0.IN4
ir[31] => WideOr0.IN26
ir[31] => addi.IN1
ir[31] => lw_check.IN1
rw[0] <= mux5bit2to1:pickrw.port3
rw[1] <= mux5bit2to1:pickrw.port3
rw[2] <= mux5bit2to1:pickrw.port3
rw[3] <= mux5bit2to1:pickrw.port3
rw[4] <= mux5bit2to1:pickrw.port3
we <= we.DB_MAX_OUTPUT_PORT_TYPE
lw <= lw_check.DB_MAX_OUTPUT_PORT_TYPE
jal <= jal_check.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|wcontrol:wctrl|mux5bit2to1:pickrw
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
select => select.IN5
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3


|skeleton|processor:myprocessor|wcontrol:wctrl|mux5bit2to1:pickrw|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|wcontrol:wctrl|mux5bit2to1:pickrw|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|wcontrol:wctrl|mux5bit2to1:pickrw|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|wcontrol:wctrl|mux5bit2to1:pickrw|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|wcontrol:wctrl|mux5bit2to1:pickrw|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback1|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback1|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback1|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback1|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback1|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback1|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback1|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback1|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback1|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback1|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback1|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback1|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback1|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback1|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback1|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback1|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback1|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback1|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback1|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback1|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback1|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback1|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback1|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback1|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback1|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback1|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback1|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback1|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback1|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback1|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback1|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback1|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
select => select.IN32
out[0] <= mux1bit2to1:make_mux[0].m1.port3
out[1] <= mux1bit2to1:make_mux[1].m1.port3
out[2] <= mux1bit2to1:make_mux[2].m1.port3
out[3] <= mux1bit2to1:make_mux[3].m1.port3
out[4] <= mux1bit2to1:make_mux[4].m1.port3
out[5] <= mux1bit2to1:make_mux[5].m1.port3
out[6] <= mux1bit2to1:make_mux[6].m1.port3
out[7] <= mux1bit2to1:make_mux[7].m1.port3
out[8] <= mux1bit2to1:make_mux[8].m1.port3
out[9] <= mux1bit2to1:make_mux[9].m1.port3
out[10] <= mux1bit2to1:make_mux[10].m1.port3
out[11] <= mux1bit2to1:make_mux[11].m1.port3
out[12] <= mux1bit2to1:make_mux[12].m1.port3
out[13] <= mux1bit2to1:make_mux[13].m1.port3
out[14] <= mux1bit2to1:make_mux[14].m1.port3
out[15] <= mux1bit2to1:make_mux[15].m1.port3
out[16] <= mux1bit2to1:make_mux[16].m1.port3
out[17] <= mux1bit2to1:make_mux[17].m1.port3
out[18] <= mux1bit2to1:make_mux[18].m1.port3
out[19] <= mux1bit2to1:make_mux[19].m1.port3
out[20] <= mux1bit2to1:make_mux[20].m1.port3
out[21] <= mux1bit2to1:make_mux[21].m1.port3
out[22] <= mux1bit2to1:make_mux[22].m1.port3
out[23] <= mux1bit2to1:make_mux[23].m1.port3
out[24] <= mux1bit2to1:make_mux[24].m1.port3
out[25] <= mux1bit2to1:make_mux[25].m1.port3
out[26] <= mux1bit2to1:make_mux[26].m1.port3
out[27] <= mux1bit2to1:make_mux[27].m1.port3
out[28] <= mux1bit2to1:make_mux[28].m1.port3
out[29] <= mux1bit2to1:make_mux[29].m1.port3
out[30] <= mux1bit2to1:make_mux[30].m1.port3
out[31] <= mux1bit2to1:make_mux[31].m1.port3


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[0].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[1].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[2].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[3].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[4].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[5].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[6].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[7].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[8].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[9].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[10].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[11].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[12].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[13].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[14].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[15].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[16].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[17].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[18].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[19].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[20].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[21].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[22].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[23].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[24].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[25].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[26].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[27].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[28].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[29].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[30].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux32bit2to1:pickwriteback2|mux1bit2to1:make_mux[31].m1
in0 => and1.IN0
in1 => and2.IN0
select => and2.IN1
select => and1.IN1
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|bypassstallcontrol:bypassstallctrl
fdir[0] => ~NO_FANOUT~
fdir[1] => ~NO_FANOUT~
fdir[2] => ~NO_FANOUT~
fdir[3] => ~NO_FANOUT~
fdir[4] => ~NO_FANOUT~
fdir[5] => ~NO_FANOUT~
fdir[6] => ~NO_FANOUT~
fdir[7] => ~NO_FANOUT~
fdir[8] => ~NO_FANOUT~
fdir[9] => ~NO_FANOUT~
fdir[10] => ~NO_FANOUT~
fdir[11] => ~NO_FANOUT~
fdir[12] => fdir_rt[0].IN2
fdir[13] => fdir_rt[1].IN2
fdir[14] => fdir_rt[2].IN2
fdir[15] => fdir_rt[3].IN2
fdir[16] => fdir_rt[4].IN2
fdir[17] => fdir_rs[0].IN2
fdir[18] => fdir_rs[1].IN2
fdir[19] => fdir_rs[2].IN2
fdir[20] => fdir_rs[3].IN2
fdir[21] => fdir_rs[4].IN2
fdir[22] => fdir_rd[0].IN2
fdir[23] => fdir_rd[1].IN2
fdir[24] => fdir_rd[2].IN2
fdir[25] => fdir_rd[3].IN2
fdir[26] => fdir_rd[4].IN2
fdir[27] => fdir_sw.IN1
fdir[27] => fdir_addi.IN1
fdir[27] => WideNor6.IN0
fdir[27] => fdir_lw.IN1
fdir[27] => fdir_jr.IN1
fdir[27] => fdir_blt.IN1
fdir[27] => fdir_bne.IN1
fdir[28] => fdir_bne.IN1
fdir[28] => fdir_sw.IN1
fdir[28] => WideNor6.IN1
fdir[28] => fdir_lw.IN1
fdir[28] => fdir_jr.IN1
fdir[29] => fdir_sw.IN1
fdir[29] => WideNor6.IN2
fdir[29] => fdir_lw.IN1
fdir[29] => fdir_bne.IN1
fdir[30] => fdir_lw.IN0
fdir[30] => WideNor6.IN3
fdir[30] => fdir_sw.IN0
fdir[31] => WideNor6.IN4
fdir[31] => fdir_sw.IN1
fdir[31] => fdir_lw.IN1
dxir[0] => ~NO_FANOUT~
dxir[1] => ~NO_FANOUT~
dxir[2] => ~NO_FANOUT~
dxir[3] => ~NO_FANOUT~
dxir[4] => ~NO_FANOUT~
dxir[5] => ~NO_FANOUT~
dxir[6] => ~NO_FANOUT~
dxir[7] => ~NO_FANOUT~
dxir[8] => ~NO_FANOUT~
dxir[9] => ~NO_FANOUT~
dxir[10] => ~NO_FANOUT~
dxir[11] => ~NO_FANOUT~
dxir[12] => dxir_rt[0].IN2
dxir[13] => dxir_rt[1].IN2
dxir[14] => dxir_rt[2].IN2
dxir[15] => dxir_rt[3].IN2
dxir[16] => dxir_rt[4].IN2
dxir[17] => dxir_rs[0].IN2
dxir[18] => dxir_rs[1].IN2
dxir[19] => dxir_rs[2].IN2
dxir[20] => dxir_rs[3].IN2
dxir[21] => dxir_rs[4].IN2
dxir[22] => dxir_rd[0].IN5
dxir[23] => dxir_rd[1].IN5
dxir[24] => dxir_rd[2].IN5
dxir[25] => dxir_rd[3].IN5
dxir[26] => dxir_rd[4].IN5
dxir[27] => dxir_sw.IN1
dxir[27] => dxir_addi.IN1
dxir[27] => WideNor5.IN0
dxir[27] => dxir_lw.IN1
dxir[27] => dxir_jr.IN1
dxir[27] => dxir_blt.IN1
dxir[27] => dxir_bne.IN1
dxir[28] => dxir_bne.IN1
dxir[28] => dxir_sw.IN1
dxir[28] => WideNor5.IN1
dxir[28] => dxir_lw.IN1
dxir[28] => dxir_jr.IN1
dxir[29] => dxir_sw.IN1
dxir[29] => WideNor5.IN2
dxir[29] => dxir_lw.IN1
dxir[29] => dxir_bne.IN1
dxir[30] => dxir_lw.IN0
dxir[30] => WideNor5.IN3
dxir[30] => dxir_sw.IN0
dxir[31] => WideNor5.IN4
dxir[31] => dxir_sw.IN1
dxir[31] => dxir_lw.IN1
xmir[0] => WideOr0.IN0
xmir[1] => WideOr0.IN1
xmir[2] => WideOr0.IN2
xmir[3] => WideOr0.IN3
xmir[4] => WideOr0.IN4
xmir[5] => WideOr0.IN5
xmir[6] => WideOr0.IN6
xmir[7] => WideOr0.IN7
xmir[8] => WideOr0.IN8
xmir[9] => WideOr0.IN9
xmir[10] => WideOr0.IN10
xmir[11] => WideOr0.IN11
xmir[12] => WideOr0.IN12
xmir[13] => WideOr0.IN13
xmir[14] => WideOr0.IN14
xmir[15] => WideOr0.IN15
xmir[16] => WideOr0.IN16
xmir[17] => WideOr0.IN17
xmir[18] => WideOr0.IN18
xmir[19] => WideOr0.IN19
xmir[20] => WideOr0.IN20
xmir[21] => WideOr0.IN21
xmir[22] => xmir_rd[0].IN4
xmir[23] => xmir_rd[1].IN4
xmir[24] => xmir_rd[2].IN4
xmir[25] => xmir_rd[3].IN4
xmir[26] => xmir_rd[4].IN4
xmir[27] => WideNor3.IN0
xmir[27] => xmir_jal.IN1
xmir[27] => xmir_addi.IN1
xmir[27] => WideOr0.IN22
xmir[27] => xmir_lw.IN1
xmir[28] => WideNor3.IN1
xmir[28] => xmir_jal.IN1
xmir[28] => WideOr0.IN23
xmir[28] => xmir_addi.IN1
xmir[28] => xmir_lw.IN1
xmir[29] => WideNor3.IN2
xmir[29] => xmir_addi.IN1
xmir[29] => WideOr0.IN24
xmir[29] => xmir_jal.IN1
xmir[29] => xmir_lw.IN1
xmir[30] => WideNor3.IN3
xmir[30] => xmir_lw.IN0
xmir[30] => WideOr0.IN25
xmir[30] => xmir_addi.IN0
xmir[31] => WideNor3.IN4
xmir[31] => WideOr0.IN26
xmir[31] => xmir_addi.IN1
xmir[31] => xmir_lw.IN1
mwir[0] => WideOr1.IN0
mwir[1] => WideOr1.IN1
mwir[2] => WideOr1.IN2
mwir[3] => WideOr1.IN3
mwir[4] => WideOr1.IN4
mwir[5] => WideOr1.IN5
mwir[6] => WideOr1.IN6
mwir[7] => WideOr1.IN7
mwir[8] => WideOr1.IN8
mwir[9] => WideOr1.IN9
mwir[10] => WideOr1.IN10
mwir[11] => WideOr1.IN11
mwir[12] => WideOr1.IN12
mwir[13] => WideOr1.IN13
mwir[14] => WideOr1.IN14
mwir[15] => WideOr1.IN15
mwir[16] => WideOr1.IN16
mwir[17] => WideOr1.IN17
mwir[18] => WideOr1.IN18
mwir[19] => WideOr1.IN19
mwir[20] => WideOr1.IN20
mwir[21] => WideOr1.IN21
mwir[22] => mwir_rd[0].IN7
mwir[23] => mwir_rd[1].IN7
mwir[24] => mwir_rd[2].IN7
mwir[25] => mwir_rd[3].IN7
mwir[26] => mwir_rd[4].IN7
mwir[27] => WideNor4.IN0
mwir[27] => mwir_jal.IN1
mwir[27] => mwir_addi.IN1
mwir[27] => WideOr1.IN22
mwir[27] => mwir_lw.IN1
mwir[28] => WideNor4.IN1
mwir[28] => mwir_jal.IN1
mwir[28] => WideOr1.IN23
mwir[28] => mwir_addi.IN1
mwir[28] => mwir_lw.IN1
mwir[29] => WideNor4.IN2
mwir[29] => mwir_addi.IN1
mwir[29] => WideOr1.IN24
mwir[29] => mwir_jal.IN1
mwir[29] => mwir_lw.IN1
mwir[30] => WideNor4.IN3
mwir[30] => mwir_lw.IN0
mwir[30] => WideOr1.IN25
mwir[30] => mwir_addi.IN0
mwir[31] => WideNor4.IN4
mwir[31] => WideOr1.IN26
mwir[31] => mwir_addi.IN1
mwir[31] => mwir_lw.IN1
bypassA[0] <= bypassA.DB_MAX_OUTPUT_PORT_TYPE
bypassA[1] <= bypassA.DB_MAX_OUTPUT_PORT_TYPE
bypassB[0] <= bypassB.DB_MAX_OUTPUT_PORT_TYPE
bypassB[1] <= bypassB.DB_MAX_OUTPUT_PORT_TYPE
bypassM <= bypassM.DB_MAX_OUTPUT_PORT_TYPE
bypassregA <= bypassregA.DB_MAX_OUTPUT_PORT_TYPE
bypassregB <= bypassregB.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|bypassstallcontrol:bypassstallctrl|regselectequal:dxir_rs_xmir_rd
reg1[0] => isEqual.IN0
reg1[1] => isEqual.IN0
reg1[2] => isEqual.IN0
reg1[3] => isEqual.IN0
reg1[4] => isEqual.IN0
reg2[0] => isEqual.IN1
reg2[1] => isEqual.IN1
reg2[2] => isEqual.IN1
reg2[3] => isEqual.IN1
reg2[4] => isEqual.IN1
isEqual <= isEqual.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|bypassstallcontrol:bypassstallctrl|regselectequal:dxir_rs_mwir_rd
reg1[0] => isEqual.IN0
reg1[1] => isEqual.IN0
reg1[2] => isEqual.IN0
reg1[3] => isEqual.IN0
reg1[4] => isEqual.IN0
reg2[0] => isEqual.IN1
reg2[1] => isEqual.IN1
reg2[2] => isEqual.IN1
reg2[3] => isEqual.IN1
reg2[4] => isEqual.IN1
isEqual <= isEqual.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|bypassstallcontrol:bypassstallctrl|regselectequal:dxir_rt_xmir_rd
reg1[0] => isEqual.IN0
reg1[1] => isEqual.IN0
reg1[2] => isEqual.IN0
reg1[3] => isEqual.IN0
reg1[4] => isEqual.IN0
reg2[0] => isEqual.IN1
reg2[1] => isEqual.IN1
reg2[2] => isEqual.IN1
reg2[3] => isEqual.IN1
reg2[4] => isEqual.IN1
isEqual <= isEqual.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|bypassstallcontrol:bypassstallctrl|regselectequal:dxir_rt_mwir_rd
reg1[0] => isEqual.IN0
reg1[1] => isEqual.IN0
reg1[2] => isEqual.IN0
reg1[3] => isEqual.IN0
reg1[4] => isEqual.IN0
reg2[0] => isEqual.IN1
reg2[1] => isEqual.IN1
reg2[2] => isEqual.IN1
reg2[3] => isEqual.IN1
reg2[4] => isEqual.IN1
isEqual <= isEqual.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|bypassstallcontrol:bypassstallctrl|regselectequal:xmir_rd_mwir_rd
reg1[0] => isEqual.IN0
reg1[1] => isEqual.IN0
reg1[2] => isEqual.IN0
reg1[3] => isEqual.IN0
reg1[4] => isEqual.IN0
reg2[0] => isEqual.IN1
reg2[1] => isEqual.IN1
reg2[2] => isEqual.IN1
reg2[3] => isEqual.IN1
reg2[4] => isEqual.IN1
isEqual <= isEqual.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|bypassstallcontrol:bypassstallctrl|regselectequal:dxir_rd_xmir_rd
reg1[0] => isEqual.IN0
reg1[1] => isEqual.IN0
reg1[2] => isEqual.IN0
reg1[3] => isEqual.IN0
reg1[4] => isEqual.IN0
reg2[0] => isEqual.IN1
reg2[1] => isEqual.IN1
reg2[2] => isEqual.IN1
reg2[3] => isEqual.IN1
reg2[4] => isEqual.IN1
isEqual <= isEqual.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|bypassstallcontrol:bypassstallctrl|regselectequal:dxir_rd_mwir_rd
reg1[0] => isEqual.IN0
reg1[1] => isEqual.IN0
reg1[2] => isEqual.IN0
reg1[3] => isEqual.IN0
reg1[4] => isEqual.IN0
reg2[0] => isEqual.IN1
reg2[1] => isEqual.IN1
reg2[2] => isEqual.IN1
reg2[3] => isEqual.IN1
reg2[4] => isEqual.IN1
isEqual <= isEqual.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|bypassstallcontrol:bypassstallctrl|regselectequal:fdir_rs_mwir_rd
reg1[0] => isEqual.IN0
reg1[1] => isEqual.IN0
reg1[2] => isEqual.IN0
reg1[3] => isEqual.IN0
reg1[4] => isEqual.IN0
reg2[0] => isEqual.IN1
reg2[1] => isEqual.IN1
reg2[2] => isEqual.IN1
reg2[3] => isEqual.IN1
reg2[4] => isEqual.IN1
isEqual <= isEqual.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|bypassstallcontrol:bypassstallctrl|regselectequal:fdir_rt_mwir_rd
reg1[0] => isEqual.IN0
reg1[1] => isEqual.IN0
reg1[2] => isEqual.IN0
reg1[3] => isEqual.IN0
reg1[4] => isEqual.IN0
reg2[0] => isEqual.IN1
reg2[1] => isEqual.IN1
reg2[2] => isEqual.IN1
reg2[3] => isEqual.IN1
reg2[4] => isEqual.IN1
isEqual <= isEqual.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|bypassstallcontrol:bypassstallctrl|regselectequal:fdir_rd_mwir_rd
reg1[0] => isEqual.IN0
reg1[1] => isEqual.IN0
reg1[2] => isEqual.IN0
reg1[3] => isEqual.IN0
reg1[4] => isEqual.IN0
reg2[0] => isEqual.IN1
reg2[1] => isEqual.IN1
reg2[2] => isEqual.IN1
reg2[3] => isEqual.IN1
reg2[4] => isEqual.IN1
isEqual <= isEqual.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|bypassstallcontrol:bypassstallctrl|regselectequal:fdir_rs_dxir_rd
reg1[0] => isEqual.IN0
reg1[1] => isEqual.IN0
reg1[2] => isEqual.IN0
reg1[3] => isEqual.IN0
reg1[4] => isEqual.IN0
reg2[0] => isEqual.IN1
reg2[1] => isEqual.IN1
reg2[2] => isEqual.IN1
reg2[3] => isEqual.IN1
reg2[4] => isEqual.IN1
isEqual <= isEqual.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|bypassstallcontrol:bypassstallctrl|regselectequal:fdir_rt_dxir_rd
reg1[0] => isEqual.IN0
reg1[1] => isEqual.IN0
reg1[2] => isEqual.IN0
reg1[3] => isEqual.IN0
reg1[4] => isEqual.IN0
reg2[0] => isEqual.IN1
reg2[1] => isEqual.IN1
reg2[2] => isEqual.IN1
reg2[3] => isEqual.IN1
reg2[4] => isEqual.IN1
isEqual <= isEqual.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|bypassstallcontrol:bypassstallctrl|regselectequal:fdir_rd_dxir_rd
reg1[0] => isEqual.IN0
reg1[1] => isEqual.IN0
reg1[2] => isEqual.IN0
reg1[3] => isEqual.IN0
reg1[4] => isEqual.IN0
reg2[0] => isEqual.IN1
reg2[1] => isEqual.IN1
reg2[2] => isEqual.IN1
reg2[3] => isEqual.IN1
reg2[4] => isEqual.IN1
isEqual <= isEqual.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|dmem:mydmem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|skeleton|processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component
wren_a => altsyncram_8vc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_8vc1:auto_generated.data_a[0]
data_a[1] => altsyncram_8vc1:auto_generated.data_a[1]
data_a[2] => altsyncram_8vc1:auto_generated.data_a[2]
data_a[3] => altsyncram_8vc1:auto_generated.data_a[3]
data_a[4] => altsyncram_8vc1:auto_generated.data_a[4]
data_a[5] => altsyncram_8vc1:auto_generated.data_a[5]
data_a[6] => altsyncram_8vc1:auto_generated.data_a[6]
data_a[7] => altsyncram_8vc1:auto_generated.data_a[7]
data_a[8] => altsyncram_8vc1:auto_generated.data_a[8]
data_a[9] => altsyncram_8vc1:auto_generated.data_a[9]
data_a[10] => altsyncram_8vc1:auto_generated.data_a[10]
data_a[11] => altsyncram_8vc1:auto_generated.data_a[11]
data_a[12] => altsyncram_8vc1:auto_generated.data_a[12]
data_a[13] => altsyncram_8vc1:auto_generated.data_a[13]
data_a[14] => altsyncram_8vc1:auto_generated.data_a[14]
data_a[15] => altsyncram_8vc1:auto_generated.data_a[15]
data_a[16] => altsyncram_8vc1:auto_generated.data_a[16]
data_a[17] => altsyncram_8vc1:auto_generated.data_a[17]
data_a[18] => altsyncram_8vc1:auto_generated.data_a[18]
data_a[19] => altsyncram_8vc1:auto_generated.data_a[19]
data_a[20] => altsyncram_8vc1:auto_generated.data_a[20]
data_a[21] => altsyncram_8vc1:auto_generated.data_a[21]
data_a[22] => altsyncram_8vc1:auto_generated.data_a[22]
data_a[23] => altsyncram_8vc1:auto_generated.data_a[23]
data_a[24] => altsyncram_8vc1:auto_generated.data_a[24]
data_a[25] => altsyncram_8vc1:auto_generated.data_a[25]
data_a[26] => altsyncram_8vc1:auto_generated.data_a[26]
data_a[27] => altsyncram_8vc1:auto_generated.data_a[27]
data_a[28] => altsyncram_8vc1:auto_generated.data_a[28]
data_a[29] => altsyncram_8vc1:auto_generated.data_a[29]
data_a[30] => altsyncram_8vc1:auto_generated.data_a[30]
data_a[31] => altsyncram_8vc1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_8vc1:auto_generated.address_a[0]
address_a[1] => altsyncram_8vc1:auto_generated.address_a[1]
address_a[2] => altsyncram_8vc1:auto_generated.address_a[2]
address_a[3] => altsyncram_8vc1:auto_generated.address_a[3]
address_a[4] => altsyncram_8vc1:auto_generated.address_a[4]
address_a[5] => altsyncram_8vc1:auto_generated.address_a[5]
address_a[6] => altsyncram_8vc1:auto_generated.address_a[6]
address_a[7] => altsyncram_8vc1:auto_generated.address_a[7]
address_a[8] => altsyncram_8vc1:auto_generated.address_a[8]
address_a[9] => altsyncram_8vc1:auto_generated.address_a[9]
address_a[10] => altsyncram_8vc1:auto_generated.address_a[10]
address_a[11] => altsyncram_8vc1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8vc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_8vc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_8vc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_8vc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_8vc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_8vc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_8vc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_8vc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_8vc1:auto_generated.q_a[7]
q_a[8] <= altsyncram_8vc1:auto_generated.q_a[8]
q_a[9] <= altsyncram_8vc1:auto_generated.q_a[9]
q_a[10] <= altsyncram_8vc1:auto_generated.q_a[10]
q_a[11] <= altsyncram_8vc1:auto_generated.q_a[11]
q_a[12] <= altsyncram_8vc1:auto_generated.q_a[12]
q_a[13] <= altsyncram_8vc1:auto_generated.q_a[13]
q_a[14] <= altsyncram_8vc1:auto_generated.q_a[14]
q_a[15] <= altsyncram_8vc1:auto_generated.q_a[15]
q_a[16] <= altsyncram_8vc1:auto_generated.q_a[16]
q_a[17] <= altsyncram_8vc1:auto_generated.q_a[17]
q_a[18] <= altsyncram_8vc1:auto_generated.q_a[18]
q_a[19] <= altsyncram_8vc1:auto_generated.q_a[19]
q_a[20] <= altsyncram_8vc1:auto_generated.q_a[20]
q_a[21] <= altsyncram_8vc1:auto_generated.q_a[21]
q_a[22] <= altsyncram_8vc1:auto_generated.q_a[22]
q_a[23] <= altsyncram_8vc1:auto_generated.q_a[23]
q_a[24] <= altsyncram_8vc1:auto_generated.q_a[24]
q_a[25] <= altsyncram_8vc1:auto_generated.q_a[25]
q_a[26] <= altsyncram_8vc1:auto_generated.q_a[26]
q_a[27] <= altsyncram_8vc1:auto_generated.q_a[27]
q_a[28] <= altsyncram_8vc1:auto_generated.q_a[28]
q_a[29] <= altsyncram_8vc1:auto_generated.q_a[29]
q_a[30] <= altsyncram_8vc1:auto_generated.q_a[30]
q_a[31] <= altsyncram_8vc1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|skeleton|processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|skeleton|processor:myprocessor|imem:myimem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clken => clken.IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|skeleton|processor:myprocessor|imem:myimem|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2m81:auto_generated.address_a[0]
address_a[1] => altsyncram_2m81:auto_generated.address_a[1]
address_a[2] => altsyncram_2m81:auto_generated.address_a[2]
address_a[3] => altsyncram_2m81:auto_generated.address_a[3]
address_a[4] => altsyncram_2m81:auto_generated.address_a[4]
address_a[5] => altsyncram_2m81:auto_generated.address_a[5]
address_a[6] => altsyncram_2m81:auto_generated.address_a[6]
address_a[7] => altsyncram_2m81:auto_generated.address_a[7]
address_a[8] => altsyncram_2m81:auto_generated.address_a[8]
address_a[9] => altsyncram_2m81:auto_generated.address_a[9]
address_a[10] => altsyncram_2m81:auto_generated.address_a[10]
address_a[11] => altsyncram_2m81:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2m81:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_2m81:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2m81:auto_generated.q_a[0]
q_a[1] <= altsyncram_2m81:auto_generated.q_a[1]
q_a[2] <= altsyncram_2m81:auto_generated.q_a[2]
q_a[3] <= altsyncram_2m81:auto_generated.q_a[3]
q_a[4] <= altsyncram_2m81:auto_generated.q_a[4]
q_a[5] <= altsyncram_2m81:auto_generated.q_a[5]
q_a[6] <= altsyncram_2m81:auto_generated.q_a[6]
q_a[7] <= altsyncram_2m81:auto_generated.q_a[7]
q_a[8] <= altsyncram_2m81:auto_generated.q_a[8]
q_a[9] <= altsyncram_2m81:auto_generated.q_a[9]
q_a[10] <= altsyncram_2m81:auto_generated.q_a[10]
q_a[11] <= altsyncram_2m81:auto_generated.q_a[11]
q_a[12] <= altsyncram_2m81:auto_generated.q_a[12]
q_a[13] <= altsyncram_2m81:auto_generated.q_a[13]
q_a[14] <= altsyncram_2m81:auto_generated.q_a[14]
q_a[15] <= altsyncram_2m81:auto_generated.q_a[15]
q_a[16] <= altsyncram_2m81:auto_generated.q_a[16]
q_a[17] <= altsyncram_2m81:auto_generated.q_a[17]
q_a[18] <= altsyncram_2m81:auto_generated.q_a[18]
q_a[19] <= altsyncram_2m81:auto_generated.q_a[19]
q_a[20] <= altsyncram_2m81:auto_generated.q_a[20]
q_a[21] <= altsyncram_2m81:auto_generated.q_a[21]
q_a[22] <= altsyncram_2m81:auto_generated.q_a[22]
q_a[23] <= altsyncram_2m81:auto_generated.q_a[23]
q_a[24] <= altsyncram_2m81:auto_generated.q_a[24]
q_a[25] <= altsyncram_2m81:auto_generated.q_a[25]
q_a[26] <= altsyncram_2m81:auto_generated.q_a[26]
q_a[27] <= altsyncram_2m81:auto_generated.q_a[27]
q_a[28] <= altsyncram_2m81:auto_generated.q_a[28]
q_a[29] <= altsyncram_2m81:auto_generated.q_a[29]
q_a[30] <= altsyncram_2m81:auto_generated.q_a[30]
q_a[31] <= altsyncram_2m81:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|skeleton|processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ~NO_FANOUT~
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|skeleton|PS2_Interface:myps2
inclock => inclock.IN1
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => _.IN1
ps2_clock <> PS2_Controller:PS2.PS2_CLK
ps2_data <> PS2_Controller:PS2.PS2_DAT
ps2_key_data[0] <= PS2_Controller:PS2.received_data
ps2_key_data[1] <= PS2_Controller:PS2.received_data
ps2_key_data[2] <= PS2_Controller:PS2.received_data
ps2_key_data[3] <= PS2_Controller:PS2.received_data
ps2_key_data[4] <= PS2_Controller:PS2.received_data
ps2_key_data[5] <= PS2_Controller:PS2.received_data
ps2_key_data[6] <= PS2_Controller:PS2.received_data
ps2_key_data[7] <= PS2_Controller:PS2.received_data
ps2_key_pressed <= PS2_Controller:PS2.received_data_en
last_data_received[0] <= last_data_received[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[1] <= last_data_received[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[2] <= last_data_received[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[3] <= last_data_received[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[4] <= last_data_received[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[5] <= last_data_received[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[6] <= last_data_received[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[7] <= last_data_received[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|PS2_Interface:myps2|PS2_Controller:PS2
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2
the_command[0] => the_command_w[0].IN1
the_command[1] => the_command_w[1].IN1
the_command[2] => the_command_w[2].IN1
the_command[3] => the_command_w[3].IN1
the_command[4] => the_command_w[4].IN1
the_command[5] => the_command_w[5].IN1
the_command[6] => the_command_w[6].IN1
the_command[7] => the_command_w[7].IN1
send_command => send_command_w.IN1
PS2_CLK <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_CLK
PS2_DAT <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_DAT
command_was_sent <= Altera_UP_PS2_Command_Out:PS2_Command_Out.command_was_sent
error_communication_timed_out <= Altera_UP_PS2_Command_Out:PS2_Command_Out.error_communication_timed_out
received_data[0] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[1] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[2] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[3] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[4] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[5] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[6] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[7] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data_en <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data_en


|skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In
clk => received_data_en~reg0.CLK
clk => received_data[0]~reg0.CLK
clk => received_data[1]~reg0.CLK
clk => received_data[2]~reg0.CLK
clk => received_data[3]~reg0.CLK
clk => received_data[4]~reg0.CLK
clk => received_data[5]~reg0.CLK
clk => received_data[6]~reg0.CLK
clk => received_data[7]~reg0.CLK
clk => data_shift_reg[0].CLK
clk => data_shift_reg[1].CLK
clk => data_shift_reg[2].CLK
clk => data_shift_reg[3].CLK
clk => data_shift_reg[4].CLK
clk => data_shift_reg[5].CLK
clk => data_shift_reg[6].CLK
clk => data_shift_reg[7].CLK
clk => data_count[0].CLK
clk => data_count[1].CLK
clk => data_count[2].CLK
clk => data_count[3].CLK
clk => s_ps2_receiver~1.DATAIN
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data_en.OUTPUTSELECT
wait_for_incoming_data => always1.IN1
wait_for_incoming_data => ns_ps2_receiver.DATAA
wait_for_incoming_data => ns_ps2_receiver.DATAA
start_receiving_data => always1.IN1
ps2_clk_posedge => always1.IN0
ps2_clk_posedge => always1.IN1
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => always5.IN0
ps2_clk_posedge => Selector4.IN3
ps2_clk_posedge => Selector0.IN4
ps2_clk_posedge => Selector4.IN1
ps2_clk_posedge => Selector3.IN2
ps2_clk_negedge => ~NO_FANOUT~
ps2_data => data_shift_reg.DATAB
ps2_data => always1.IN1
received_data[0] <= received_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[1] <= received_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[2] <= received_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[3] <= received_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[4] <= received_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[5] <= received_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[6] <= received_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[7] <= received_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en <= received_data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
clk => error_communication_timed_out~reg0.CLK
clk => command_was_sent~reg0.CLK
clk => cur_bit[0].CLK
clk => cur_bit[1].CLK
clk => cur_bit[2].CLK
clk => cur_bit[3].CLK
clk => transfer_counter[1].CLK
clk => transfer_counter[2].CLK
clk => transfer_counter[3].CLK
clk => transfer_counter[4].CLK
clk => transfer_counter[5].CLK
clk => transfer_counter[6].CLK
clk => transfer_counter[7].CLK
clk => transfer_counter[8].CLK
clk => transfer_counter[9].CLK
clk => transfer_counter[10].CLK
clk => transfer_counter[11].CLK
clk => transfer_counter[12].CLK
clk => transfer_counter[13].CLK
clk => transfer_counter[14].CLK
clk => transfer_counter[15].CLK
clk => transfer_counter[16].CLK
clk => transfer_counter[17].CLK
clk => waiting_counter[1].CLK
clk => waiting_counter[2].CLK
clk => waiting_counter[3].CLK
clk => waiting_counter[4].CLK
clk => waiting_counter[5].CLK
clk => waiting_counter[6].CLK
clk => waiting_counter[7].CLK
clk => waiting_counter[8].CLK
clk => waiting_counter[9].CLK
clk => waiting_counter[10].CLK
clk => waiting_counter[11].CLK
clk => waiting_counter[12].CLK
clk => waiting_counter[13].CLK
clk => waiting_counter[14].CLK
clk => waiting_counter[15].CLK
clk => waiting_counter[16].CLK
clk => waiting_counter[17].CLK
clk => waiting_counter[18].CLK
clk => waiting_counter[19].CLK
clk => waiting_counter[20].CLK
clk => command_initiate_counter[1].CLK
clk => command_initiate_counter[2].CLK
clk => command_initiate_counter[3].CLK
clk => command_initiate_counter[4].CLK
clk => command_initiate_counter[5].CLK
clk => command_initiate_counter[6].CLK
clk => command_initiate_counter[7].CLK
clk => command_initiate_counter[8].CLK
clk => command_initiate_counter[9].CLK
clk => command_initiate_counter[10].CLK
clk => command_initiate_counter[11].CLK
clk => command_initiate_counter[12].CLK
clk => command_initiate_counter[13].CLK
clk => ps2_command[0].CLK
clk => ps2_command[1].CLK
clk => ps2_command[2].CLK
clk => ps2_command[3].CLK
clk => ps2_command[4].CLK
clk => ps2_command[5].CLK
clk => ps2_command[6].CLK
clk => ps2_command[7].CLK
clk => ps2_command[8].CLK
clk => s_ps2_transmitter~1.DATAIN
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => command_was_sent.OUTPUTSELECT
reset => error_communication_timed_out.OUTPUTSELECT
the_command[0] => WideXor0.IN0
the_command[0] => ps2_command.DATAB
the_command[1] => WideXor0.IN1
the_command[1] => ps2_command.DATAB
the_command[2] => WideXor0.IN2
the_command[2] => ps2_command.DATAB
the_command[3] => WideXor0.IN3
the_command[3] => ps2_command.DATAB
the_command[4] => WideXor0.IN4
the_command[4] => ps2_command.DATAB
the_command[5] => WideXor0.IN5
the_command[5] => ps2_command.DATAB
the_command[6] => WideXor0.IN6
the_command[6] => ps2_command.DATAB
the_command[7] => WideXor0.IN7
the_command[7] => ps2_command.DATAB
send_command => Selector1.IN3
send_command => Selector6.IN2
send_command => Selector7.IN6
send_command => command_was_sent.OUTPUTSELECT
send_command => error_communication_timed_out.OUTPUTSELECT
send_command => Selector0.IN1
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => Selector6.IN3
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always1.IN1
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always6.IN0
ps2_clk_negedge => Selector3.IN3
ps2_clk_negedge => Selector5.IN3
PS2_CLK <> PS2_CLK
PS2_DAT <> PS2_DAT
command_was_sent <= command_was_sent~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_communication_timed_out <= error_communication_timed_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|lcd:mylcd
clock => state2[0].CLK
clock => state2[1].CLK
clock => state2[2].CLK
clock => state2[3].CLK
clock => state2[4].CLK
clock => state2[5].CLK
clock => state2[6].CLK
clock => state2[7].CLK
clock => state2[8].CLK
clock => state2[9].CLK
clock => state2[10].CLK
clock => state2[11].CLK
clock => state2[12].CLK
clock => state2[13].CLK
clock => state2[14].CLK
clock => state2[15].CLK
clock => state2[16].CLK
clock => state2[17].CLK
clock => state2[18].CLK
clock => state2[19].CLK
clock => state2[20].CLK
clock => state2[21].CLK
clock => state2[22].CLK
clock => state2[23].CLK
clock => state2[24].CLK
clock => state2[25].CLK
clock => state2[26].CLK
clock => state2[27].CLK
clock => state2[28].CLK
clock => state2[29].CLK
clock => state2[30].CLK
clock => state2[31].CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => mstart.CLK
clock => prestart.CLK
clock => lcd_en.CLK
clock => cdone.CLK
clock => lcd_rs.CLK
clock => lcd_data[0].CLK
clock => lcd_data[1].CLK
clock => lcd_data[2].CLK
clock => lcd_data[3].CLK
clock => lcd_data[4].CLK
clock => lcd_data[5].CLK
clock => lcd_data[6].CLK
clock => lcd_data[7].CLK
clock => cstart.CLK
clock => delay[0].CLK
clock => delay[1].CLK
clock => delay[2].CLK
clock => delay[3].CLK
clock => delay[4].CLK
clock => delay[5].CLK
clock => delay[6].CLK
clock => delay[7].CLK
clock => delay[8].CLK
clock => delay[9].CLK
clock => delay[10].CLK
clock => delay[11].CLK
clock => delay[12].CLK
clock => delay[13].CLK
clock => delay[14].CLK
clock => delay[15].CLK
clock => delay[16].CLK
clock => delay[17].CLK
clock => state1[0].CLK
clock => state1[1].CLK
clock => state1[2].CLK
clock => state1[3].CLK
clock => state1[4].CLK
clock => state1[5].CLK
clock => state1[6].CLK
clock => state1[7].CLK
clock => state1[8].CLK
clock => state1[9].CLK
clock => state1[10].CLK
clock => state1[11].CLK
clock => state1[12].CLK
clock => state1[13].CLK
clock => state1[14].CLK
clock => state1[15].CLK
clock => state1[16].CLK
clock => state1[17].CLK
clock => state1[18].CLK
clock => state1[19].CLK
clock => state1[20].CLK
clock => state1[21].CLK
clock => state1[22].CLK
clock => state1[23].CLK
clock => state1[24].CLK
clock => state1[25].CLK
clock => state1[26].CLK
clock => state1[27].CLK
clock => state1[28].CLK
clock => state1[29].CLK
clock => state1[30].CLK
clock => state1[31].CLK
clock => index[0].CLK
clock => index[1].CLK
clock => index[2].CLK
clock => index[3].CLK
clock => index[4].CLK
clock => index[5].CLK
clock => buf_changed_ack.CLK
clock => line2[15][0].CLK
clock => line2[15][1].CLK
clock => line2[15][2].CLK
clock => line2[15][3].CLK
clock => line2[15][4].CLK
clock => line2[15][5].CLK
clock => line2[15][6].CLK
clock => line2[15][7].CLK
clock => line2[14][0].CLK
clock => line2[14][1].CLK
clock => line2[14][2].CLK
clock => line2[14][3].CLK
clock => line2[14][4].CLK
clock => line2[14][5].CLK
clock => line2[14][6].CLK
clock => line2[14][7].CLK
clock => line2[13][0].CLK
clock => line2[13][1].CLK
clock => line2[13][2].CLK
clock => line2[13][3].CLK
clock => line2[13][4].CLK
clock => line2[13][5].CLK
clock => line2[13][6].CLK
clock => line2[13][7].CLK
clock => line2[12][0].CLK
clock => line2[12][1].CLK
clock => line2[12][2].CLK
clock => line2[12][3].CLK
clock => line2[12][4].CLK
clock => line2[12][5].CLK
clock => line2[12][6].CLK
clock => line2[12][7].CLK
clock => line2[11][0].CLK
clock => line2[11][1].CLK
clock => line2[11][2].CLK
clock => line2[11][3].CLK
clock => line2[11][4].CLK
clock => line2[11][5].CLK
clock => line2[11][6].CLK
clock => line2[11][7].CLK
clock => line2[10][0].CLK
clock => line2[10][1].CLK
clock => line2[10][2].CLK
clock => line2[10][3].CLK
clock => line2[10][4].CLK
clock => line2[10][5].CLK
clock => line2[10][6].CLK
clock => line2[10][7].CLK
clock => line2[9][0].CLK
clock => line2[9][1].CLK
clock => line2[9][2].CLK
clock => line2[9][3].CLK
clock => line2[9][4].CLK
clock => line2[9][5].CLK
clock => line2[9][6].CLK
clock => line2[9][7].CLK
clock => line2[8][0].CLK
clock => line2[8][1].CLK
clock => line2[8][2].CLK
clock => line2[8][3].CLK
clock => line2[8][4].CLK
clock => line2[8][5].CLK
clock => line2[8][6].CLK
clock => line2[8][7].CLK
clock => line2[7][0].CLK
clock => line2[7][1].CLK
clock => line2[7][2].CLK
clock => line2[7][3].CLK
clock => line2[7][4].CLK
clock => line2[7][5].CLK
clock => line2[7][6].CLK
clock => line2[7][7].CLK
clock => line2[6][0].CLK
clock => line2[6][1].CLK
clock => line2[6][2].CLK
clock => line2[6][3].CLK
clock => line2[6][4].CLK
clock => line2[6][5].CLK
clock => line2[6][6].CLK
clock => line2[6][7].CLK
clock => line2[5][0].CLK
clock => line2[5][1].CLK
clock => line2[5][2].CLK
clock => line2[5][3].CLK
clock => line2[5][4].CLK
clock => line2[5][5].CLK
clock => line2[5][6].CLK
clock => line2[5][7].CLK
clock => line2[4][0].CLK
clock => line2[4][1].CLK
clock => line2[4][2].CLK
clock => line2[4][3].CLK
clock => line2[4][4].CLK
clock => line2[4][5].CLK
clock => line2[4][6].CLK
clock => line2[4][7].CLK
clock => line2[3][0].CLK
clock => line2[3][1].CLK
clock => line2[3][2].CLK
clock => line2[3][3].CLK
clock => line2[3][4].CLK
clock => line2[3][5].CLK
clock => line2[3][6].CLK
clock => line2[3][7].CLK
clock => line2[2][0].CLK
clock => line2[2][1].CLK
clock => line2[2][2].CLK
clock => line2[2][3].CLK
clock => line2[2][4].CLK
clock => line2[2][5].CLK
clock => line2[2][6].CLK
clock => line2[2][7].CLK
clock => line2[1][0].CLK
clock => line2[1][1].CLK
clock => line2[1][2].CLK
clock => line2[1][3].CLK
clock => line2[1][4].CLK
clock => line2[1][5].CLK
clock => line2[1][6].CLK
clock => line2[1][7].CLK
clock => line2[0][0].CLK
clock => line2[0][1].CLK
clock => line2[0][2].CLK
clock => line2[0][3].CLK
clock => line2[0][4].CLK
clock => line2[0][5].CLK
clock => line2[0][6].CLK
clock => line2[0][7].CLK
clock => line1[15][0].CLK
clock => line1[15][1].CLK
clock => line1[15][2].CLK
clock => line1[15][3].CLK
clock => line1[15][4].CLK
clock => line1[15][5].CLK
clock => line1[15][6].CLK
clock => line1[15][7].CLK
clock => line1[14][0].CLK
clock => line1[14][1].CLK
clock => line1[14][2].CLK
clock => line1[14][3].CLK
clock => line1[14][4].CLK
clock => line1[14][5].CLK
clock => line1[14][6].CLK
clock => line1[14][7].CLK
clock => line1[13][0].CLK
clock => line1[13][1].CLK
clock => line1[13][2].CLK
clock => line1[13][3].CLK
clock => line1[13][4].CLK
clock => line1[13][5].CLK
clock => line1[13][6].CLK
clock => line1[13][7].CLK
clock => line1[12][0].CLK
clock => line1[12][1].CLK
clock => line1[12][2].CLK
clock => line1[12][3].CLK
clock => line1[12][4].CLK
clock => line1[12][5].CLK
clock => line1[12][6].CLK
clock => line1[12][7].CLK
clock => line1[11][0].CLK
clock => line1[11][1].CLK
clock => line1[11][2].CLK
clock => line1[11][3].CLK
clock => line1[11][4].CLK
clock => line1[11][5].CLK
clock => line1[11][6].CLK
clock => line1[11][7].CLK
clock => line1[10][0].CLK
clock => line1[10][1].CLK
clock => line1[10][2].CLK
clock => line1[10][3].CLK
clock => line1[10][4].CLK
clock => line1[10][5].CLK
clock => line1[10][6].CLK
clock => line1[10][7].CLK
clock => line1[9][0].CLK
clock => line1[9][1].CLK
clock => line1[9][2].CLK
clock => line1[9][3].CLK
clock => line1[9][4].CLK
clock => line1[9][5].CLK
clock => line1[9][6].CLK
clock => line1[9][7].CLK
clock => line1[8][0].CLK
clock => line1[8][1].CLK
clock => line1[8][2].CLK
clock => line1[8][3].CLK
clock => line1[8][4].CLK
clock => line1[8][5].CLK
clock => line1[8][6].CLK
clock => line1[8][7].CLK
clock => line1[7][0].CLK
clock => line1[7][1].CLK
clock => line1[7][2].CLK
clock => line1[7][3].CLK
clock => line1[7][4].CLK
clock => line1[7][5].CLK
clock => line1[7][6].CLK
clock => line1[7][7].CLK
clock => line1[6][0].CLK
clock => line1[6][1].CLK
clock => line1[6][2].CLK
clock => line1[6][3].CLK
clock => line1[6][4].CLK
clock => line1[6][5].CLK
clock => line1[6][6].CLK
clock => line1[6][7].CLK
clock => line1[5][0].CLK
clock => line1[5][1].CLK
clock => line1[5][2].CLK
clock => line1[5][3].CLK
clock => line1[5][4].CLK
clock => line1[5][5].CLK
clock => line1[5][6].CLK
clock => line1[5][7].CLK
clock => line1[4][0].CLK
clock => line1[4][1].CLK
clock => line1[4][2].CLK
clock => line1[4][3].CLK
clock => line1[4][4].CLK
clock => line1[4][5].CLK
clock => line1[4][6].CLK
clock => line1[4][7].CLK
clock => line1[3][0].CLK
clock => line1[3][1].CLK
clock => line1[3][2].CLK
clock => line1[3][3].CLK
clock => line1[3][4].CLK
clock => line1[3][5].CLK
clock => line1[3][6].CLK
clock => line1[3][7].CLK
clock => line1[2][0].CLK
clock => line1[2][1].CLK
clock => line1[2][2].CLK
clock => line1[2][3].CLK
clock => line1[2][4].CLK
clock => line1[2][5].CLK
clock => line1[2][6].CLK
clock => line1[2][7].CLK
clock => line1[1][0].CLK
clock => line1[1][1].CLK
clock => line1[1][2].CLK
clock => line1[1][3].CLK
clock => line1[1][4].CLK
clock => line1[1][5].CLK
clock => line1[1][6].CLK
clock => line1[1][7].CLK
clock => line1[0][0].CLK
clock => line1[0][1].CLK
clock => line1[0][2].CLK
clock => line1[0][3].CLK
clock => line1[0][4].CLK
clock => line1[0][5].CLK
clock => line1[0][6].CLK
clock => line1[0][7].CLK
clock => ptr[0].CLK
clock => ptr[1].CLK
clock => ptr[2].CLK
clock => ptr[3].CLK
clock => printed_crlf.CLK
clock => buf_changed.CLK
reset => state2[0].ACLR
reset => state2[1].ACLR
reset => state2[2].ACLR
reset => state2[3].ACLR
reset => state2[4].ACLR
reset => state2[5].ACLR
reset => state2[6].ACLR
reset => state2[7].ACLR
reset => state2[8].ACLR
reset => state2[9].ACLR
reset => state2[10].ACLR
reset => state2[11].ACLR
reset => state2[12].ACLR
reset => state2[13].ACLR
reset => state2[14].ACLR
reset => state2[15].ACLR
reset => state2[16].ACLR
reset => state2[17].ACLR
reset => state2[18].ACLR
reset => state2[19].ACLR
reset => state2[20].ACLR
reset => state2[21].ACLR
reset => state2[22].ACLR
reset => state2[23].ACLR
reset => state2[24].ACLR
reset => state2[25].ACLR
reset => state2[26].ACLR
reset => state2[27].ACLR
reset => state2[28].ACLR
reset => state2[29].ACLR
reset => state2[30].ACLR
reset => state2[31].ACLR
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => mstart.ACLR
reset => prestart.ACLR
reset => lcd_en.ACLR
reset => cdone.ACLR
reset => lcd_rs.ACLR
reset => lcd_data[0].ACLR
reset => lcd_data[1].ACLR
reset => lcd_data[2].ACLR
reset => lcd_data[3].ACLR
reset => lcd_data[4].ACLR
reset => lcd_data[5].ACLR
reset => lcd_data[6].ACLR
reset => lcd_data[7].ACLR
reset => cstart.ACLR
reset => delay[0].ACLR
reset => delay[1].ACLR
reset => delay[2].ACLR
reset => delay[3].ACLR
reset => delay[4].ACLR
reset => delay[5].ACLR
reset => delay[6].ACLR
reset => delay[7].ACLR
reset => delay[8].ACLR
reset => delay[9].ACLR
reset => delay[10].ACLR
reset => delay[11].ACLR
reset => delay[12].ACLR
reset => delay[13].ACLR
reset => delay[14].ACLR
reset => delay[15].ACLR
reset => delay[16].ACLR
reset => delay[17].ACLR
reset => state1[0].ACLR
reset => state1[1].ACLR
reset => state1[2].ACLR
reset => state1[3].ACLR
reset => state1[4].ACLR
reset => state1[5].ACLR
reset => state1[6].ACLR
reset => state1[7].ACLR
reset => state1[8].ACLR
reset => state1[9].ACLR
reset => state1[10].ACLR
reset => state1[11].ACLR
reset => state1[12].ACLR
reset => state1[13].ACLR
reset => state1[14].ACLR
reset => state1[15].ACLR
reset => state1[16].ACLR
reset => state1[17].ACLR
reset => state1[18].ACLR
reset => state1[19].ACLR
reset => state1[20].ACLR
reset => state1[21].ACLR
reset => state1[22].ACLR
reset => state1[23].ACLR
reset => state1[24].ACLR
reset => state1[25].ACLR
reset => state1[26].ACLR
reset => state1[27].ACLR
reset => state1[28].ACLR
reset => state1[29].ACLR
reset => state1[30].ACLR
reset => state1[31].ACLR
reset => index[0].ACLR
reset => index[1].ACLR
reset => index[2].ACLR
reset => index[3].ACLR
reset => index[4].ACLR
reset => index[5].ACLR
reset => buf_changed_ack.ACLR
reset => line2[15][0].ACLR
reset => line2[15][1].ACLR
reset => line2[15][2].ACLR
reset => line2[15][3].ACLR
reset => line2[15][4].ACLR
reset => line2[15][5].PRESET
reset => line2[15][6].ACLR
reset => line2[15][7].ACLR
reset => line2[14][0].ACLR
reset => line2[14][1].ACLR
reset => line2[14][2].ACLR
reset => line2[14][3].ACLR
reset => line2[14][4].ACLR
reset => line2[14][5].PRESET
reset => line2[14][6].ACLR
reset => line2[14][7].ACLR
reset => line2[13][0].ACLR
reset => line2[13][1].ACLR
reset => line2[13][2].ACLR
reset => line2[13][3].ACLR
reset => line2[13][4].ACLR
reset => line2[13][5].PRESET
reset => line2[13][6].ACLR
reset => line2[13][7].ACLR
reset => line2[12][0].ACLR
reset => line2[12][1].ACLR
reset => line2[12][2].ACLR
reset => line2[12][3].ACLR
reset => line2[12][4].ACLR
reset => line2[12][5].PRESET
reset => line2[12][6].ACLR
reset => line2[12][7].ACLR
reset => line2[11][0].ACLR
reset => line2[11][1].ACLR
reset => line2[11][2].ACLR
reset => line2[11][3].ACLR
reset => line2[11][4].ACLR
reset => line2[11][5].PRESET
reset => line2[11][6].ACLR
reset => line2[11][7].ACLR
reset => line2[10][0].ACLR
reset => line2[10][1].ACLR
reset => line2[10][2].ACLR
reset => line2[10][3].ACLR
reset => line2[10][4].ACLR
reset => line2[10][5].PRESET
reset => line2[10][6].ACLR
reset => line2[10][7].ACLR
reset => line2[9][0].ACLR
reset => line2[9][1].ACLR
reset => line2[9][2].ACLR
reset => line2[9][3].ACLR
reset => line2[9][4].ACLR
reset => line2[9][5].PRESET
reset => line2[9][6].ACLR
reset => line2[9][7].ACLR
reset => line2[8][0].ACLR
reset => line2[8][1].ACLR
reset => line2[8][2].ACLR
reset => line2[8][3].ACLR
reset => line2[8][4].ACLR
reset => line2[8][5].PRESET
reset => line2[8][6].ACLR
reset => line2[8][7].ACLR
reset => line2[7][0].ACLR
reset => line2[7][1].ACLR
reset => line2[7][2].ACLR
reset => line2[7][3].ACLR
reset => line2[7][4].ACLR
reset => line2[7][5].PRESET
reset => line2[7][6].ACLR
reset => line2[7][7].ACLR
reset => line2[6][0].ACLR
reset => line2[6][1].ACLR
reset => line2[6][2].ACLR
reset => line2[6][3].ACLR
reset => line2[6][4].ACLR
reset => line2[6][5].PRESET
reset => line2[6][6].ACLR
reset => line2[6][7].ACLR
reset => line2[5][0].ACLR
reset => line2[5][1].ACLR
reset => line2[5][2].ACLR
reset => line2[5][3].ACLR
reset => line2[5][4].ACLR
reset => line2[5][5].PRESET
reset => line2[5][6].ACLR
reset => line2[5][7].ACLR
reset => line2[4][0].ACLR
reset => line2[4][1].ACLR
reset => line2[4][2].ACLR
reset => line2[4][3].ACLR
reset => line2[4][4].ACLR
reset => line2[4][5].PRESET
reset => line2[4][6].ACLR
reset => line2[4][7].ACLR
reset => line2[3][0].ACLR
reset => line2[3][1].ACLR
reset => line2[3][2].ACLR
reset => line2[3][3].ACLR
reset => line2[3][4].ACLR
reset => line2[3][5].PRESET
reset => line2[3][6].ACLR
reset => line2[3][7].ACLR
reset => line2[2][0].ACLR
reset => line2[2][1].ACLR
reset => line2[2][2].ACLR
reset => line2[2][3].ACLR
reset => line2[2][4].ACLR
reset => line2[2][5].PRESET
reset => line2[2][6].ACLR
reset => line2[2][7].ACLR
reset => line2[1][0].ACLR
reset => line2[1][1].ACLR
reset => line2[1][2].ACLR
reset => line2[1][3].ACLR
reset => line2[1][4].ACLR
reset => line2[1][5].PRESET
reset => line2[1][6].ACLR
reset => line2[1][7].ACLR
reset => line2[0][0].ACLR
reset => line2[0][1].ACLR
reset => line2[0][2].ACLR
reset => line2[0][3].ACLR
reset => line2[0][4].ACLR
reset => line2[0][5].PRESET
reset => line2[0][6].ACLR
reset => line2[0][7].ACLR
reset => line1[15][0].ACLR
reset => line1[15][1].ACLR
reset => line1[15][2].ACLR
reset => line1[15][3].ACLR
reset => line1[15][4].ACLR
reset => line1[15][5].PRESET
reset => line1[15][6].ACLR
reset => line1[15][7].ACLR
reset => line1[14][0].ACLR
reset => line1[14][1].ACLR
reset => line1[14][2].ACLR
reset => line1[14][3].ACLR
reset => line1[14][4].ACLR
reset => line1[14][5].PRESET
reset => line1[14][6].ACLR
reset => line1[14][7].ACLR
reset => line1[13][0].ACLR
reset => line1[13][1].ACLR
reset => line1[13][2].ACLR
reset => line1[13][3].ACLR
reset => line1[13][4].ACLR
reset => line1[13][5].PRESET
reset => line1[13][6].ACLR
reset => line1[13][7].ACLR
reset => line1[12][0].ACLR
reset => line1[12][1].ACLR
reset => line1[12][2].ACLR
reset => line1[12][3].ACLR
reset => line1[12][4].ACLR
reset => line1[12][5].PRESET
reset => line1[12][6].ACLR
reset => line1[12][7].ACLR
reset => line1[11][0].ACLR
reset => line1[11][1].ACLR
reset => line1[11][2].ACLR
reset => line1[11][3].ACLR
reset => line1[11][4].ACLR
reset => line1[11][5].PRESET
reset => line1[11][6].ACLR
reset => line1[11][7].ACLR
reset => line1[10][0].ACLR
reset => line1[10][1].ACLR
reset => line1[10][2].ACLR
reset => line1[10][3].ACLR
reset => line1[10][4].ACLR
reset => line1[10][5].PRESET
reset => line1[10][6].ACLR
reset => line1[10][7].ACLR
reset => line1[9][0].ACLR
reset => line1[9][1].ACLR
reset => line1[9][2].ACLR
reset => line1[9][3].ACLR
reset => line1[9][4].ACLR
reset => line1[9][5].PRESET
reset => line1[9][6].ACLR
reset => line1[9][7].ACLR
reset => line1[8][0].ACLR
reset => line1[8][1].ACLR
reset => line1[8][2].ACLR
reset => line1[8][3].ACLR
reset => line1[8][4].ACLR
reset => line1[8][5].PRESET
reset => line1[8][6].ACLR
reset => line1[8][7].ACLR
reset => line1[7][0].ACLR
reset => line1[7][1].ACLR
reset => line1[7][2].ACLR
reset => line1[7][3].ACLR
reset => line1[7][4].ACLR
reset => line1[7][5].PRESET
reset => line1[7][6].ACLR
reset => line1[7][7].ACLR
reset => line1[6][0].ACLR
reset => line1[6][1].ACLR
reset => line1[6][2].ACLR
reset => line1[6][3].ACLR
reset => line1[6][4].ACLR
reset => line1[6][5].PRESET
reset => line1[6][6].ACLR
reset => line1[6][7].ACLR
reset => line1[5][0].ACLR
reset => line1[5][1].ACLR
reset => line1[5][2].ACLR
reset => line1[5][3].ACLR
reset => line1[5][4].ACLR
reset => line1[5][5].PRESET
reset => line1[5][6].ACLR
reset => line1[5][7].ACLR
reset => line1[4][0].ACLR
reset => line1[4][1].ACLR
reset => line1[4][2].ACLR
reset => line1[4][3].ACLR
reset => line1[4][4].ACLR
reset => line1[4][5].PRESET
reset => line1[4][6].ACLR
reset => line1[4][7].ACLR
reset => line1[3][0].ACLR
reset => line1[3][1].ACLR
reset => line1[3][2].ACLR
reset => line1[3][3].ACLR
reset => line1[3][4].ACLR
reset => line1[3][5].PRESET
reset => line1[3][6].ACLR
reset => line1[3][7].ACLR
reset => line1[2][0].ACLR
reset => line1[2][1].ACLR
reset => line1[2][2].ACLR
reset => line1[2][3].ACLR
reset => line1[2][4].ACLR
reset => line1[2][5].PRESET
reset => line1[2][6].ACLR
reset => line1[2][7].ACLR
reset => line1[1][0].ACLR
reset => line1[1][1].ACLR
reset => line1[1][2].ACLR
reset => line1[1][3].ACLR
reset => line1[1][4].ACLR
reset => line1[1][5].PRESET
reset => line1[1][6].ACLR
reset => line1[1][7].ACLR
reset => line1[0][0].ACLR
reset => line1[0][1].ACLR
reset => line1[0][2].ACLR
reset => line1[0][3].ACLR
reset => line1[0][4].ACLR
reset => line1[0][5].PRESET
reset => line1[0][6].ACLR
reset => line1[0][7].ACLR
reset => ptr[0].ACLR
reset => ptr[1].ACLR
reset => ptr[2].ACLR
reset => ptr[3].ACLR
reset => printed_crlf.ACLR
reset => buf_changed.ACLR
write_en => buf_changed.OUTPUTSELECT
write_en => printed_crlf.ENA
write_en => ptr[3].ENA
write_en => ptr[2].ENA
write_en => ptr[1].ENA
write_en => ptr[0].ENA
write_en => line1[0][7].ENA
write_en => line1[0][6].ENA
write_en => line1[0][5].ENA
write_en => line1[0][4].ENA
write_en => line1[0][3].ENA
write_en => line1[0][2].ENA
write_en => line1[0][1].ENA
write_en => line1[0][0].ENA
write_en => line1[1][7].ENA
write_en => line1[1][6].ENA
write_en => line1[1][5].ENA
write_en => line1[1][4].ENA
write_en => line1[1][3].ENA
write_en => line1[1][2].ENA
write_en => line1[1][1].ENA
write_en => line1[1][0].ENA
write_en => line1[2][7].ENA
write_en => line1[2][6].ENA
write_en => line1[2][5].ENA
write_en => line1[2][4].ENA
write_en => line1[2][3].ENA
write_en => line1[2][2].ENA
write_en => line1[2][1].ENA
write_en => line1[2][0].ENA
write_en => line1[3][7].ENA
write_en => line1[3][6].ENA
write_en => line1[3][5].ENA
write_en => line1[3][4].ENA
write_en => line1[3][3].ENA
write_en => line1[3][2].ENA
write_en => line1[3][1].ENA
write_en => line1[3][0].ENA
write_en => line1[4][7].ENA
write_en => line1[4][6].ENA
write_en => line1[4][5].ENA
write_en => line1[4][4].ENA
write_en => line1[4][3].ENA
write_en => line1[4][2].ENA
write_en => line1[4][1].ENA
write_en => line1[4][0].ENA
write_en => line1[5][7].ENA
write_en => line1[5][6].ENA
write_en => line1[5][5].ENA
write_en => line1[5][4].ENA
write_en => line1[5][3].ENA
write_en => line1[5][2].ENA
write_en => line1[5][1].ENA
write_en => line1[5][0].ENA
write_en => line1[6][7].ENA
write_en => line1[6][6].ENA
write_en => line1[6][5].ENA
write_en => line1[6][4].ENA
write_en => line1[6][3].ENA
write_en => line1[6][2].ENA
write_en => line1[6][1].ENA
write_en => line1[6][0].ENA
write_en => line1[7][7].ENA
write_en => line1[7][6].ENA
write_en => line1[7][5].ENA
write_en => line1[7][4].ENA
write_en => line1[7][3].ENA
write_en => line1[7][2].ENA
write_en => line1[7][1].ENA
write_en => line1[7][0].ENA
write_en => line1[8][7].ENA
write_en => line1[8][6].ENA
write_en => line1[8][5].ENA
write_en => line1[8][4].ENA
write_en => line1[8][3].ENA
write_en => line1[8][2].ENA
write_en => line1[8][1].ENA
write_en => line1[8][0].ENA
write_en => line1[9][7].ENA
write_en => line1[9][6].ENA
write_en => line1[9][5].ENA
write_en => line1[9][4].ENA
write_en => line1[9][3].ENA
write_en => line1[9][2].ENA
write_en => line1[9][1].ENA
write_en => line1[9][0].ENA
write_en => line1[10][7].ENA
write_en => line1[10][6].ENA
write_en => line1[10][5].ENA
write_en => line1[10][4].ENA
write_en => line1[10][3].ENA
write_en => line1[10][2].ENA
write_en => line1[10][1].ENA
write_en => line1[10][0].ENA
write_en => line1[11][7].ENA
write_en => line1[11][6].ENA
write_en => line1[11][5].ENA
write_en => line1[11][4].ENA
write_en => line1[11][3].ENA
write_en => line1[11][2].ENA
write_en => line1[11][1].ENA
write_en => line1[11][0].ENA
write_en => line1[12][7].ENA
write_en => line1[12][6].ENA
write_en => line1[12][5].ENA
write_en => line1[12][4].ENA
write_en => line1[12][3].ENA
write_en => line1[12][2].ENA
write_en => line1[12][1].ENA
write_en => line1[12][0].ENA
write_en => line1[13][7].ENA
write_en => line1[13][6].ENA
write_en => line1[13][5].ENA
write_en => line1[13][4].ENA
write_en => line1[13][3].ENA
write_en => line1[13][2].ENA
write_en => line1[13][1].ENA
write_en => line1[13][0].ENA
write_en => line1[14][7].ENA
write_en => line1[14][6].ENA
write_en => line1[14][5].ENA
write_en => line1[14][4].ENA
write_en => line1[14][3].ENA
write_en => line1[14][2].ENA
write_en => line1[14][1].ENA
write_en => line1[14][0].ENA
write_en => line1[15][7].ENA
write_en => line1[15][6].ENA
write_en => line1[15][5].ENA
write_en => line1[15][4].ENA
write_en => line1[15][3].ENA
write_en => line1[15][2].ENA
write_en => line1[15][1].ENA
write_en => line1[15][0].ENA
write_en => line2[0][7].ENA
write_en => line2[0][6].ENA
write_en => line2[0][5].ENA
write_en => line2[0][4].ENA
write_en => line2[0][3].ENA
write_en => line2[0][2].ENA
write_en => line2[0][1].ENA
write_en => line2[0][0].ENA
write_en => line2[1][7].ENA
write_en => line2[1][6].ENA
write_en => line2[1][5].ENA
write_en => line2[1][4].ENA
write_en => line2[1][3].ENA
write_en => line2[1][2].ENA
write_en => line2[1][1].ENA
write_en => line2[1][0].ENA
write_en => line2[2][7].ENA
write_en => line2[2][6].ENA
write_en => line2[2][5].ENA
write_en => line2[2][4].ENA
write_en => line2[2][3].ENA
write_en => line2[2][2].ENA
write_en => line2[2][1].ENA
write_en => line2[2][0].ENA
write_en => line2[3][7].ENA
write_en => line2[3][6].ENA
write_en => line2[3][5].ENA
write_en => line2[3][4].ENA
write_en => line2[3][3].ENA
write_en => line2[3][2].ENA
write_en => line2[3][1].ENA
write_en => line2[3][0].ENA
write_en => line2[4][7].ENA
write_en => line2[4][6].ENA
write_en => line2[4][5].ENA
write_en => line2[4][4].ENA
write_en => line2[4][3].ENA
write_en => line2[4][2].ENA
write_en => line2[4][1].ENA
write_en => line2[4][0].ENA
write_en => line2[5][7].ENA
write_en => line2[5][6].ENA
write_en => line2[5][5].ENA
write_en => line2[5][4].ENA
write_en => line2[5][3].ENA
write_en => line2[5][2].ENA
write_en => line2[5][1].ENA
write_en => line2[5][0].ENA
write_en => line2[6][7].ENA
write_en => line2[6][6].ENA
write_en => line2[6][5].ENA
write_en => line2[6][4].ENA
write_en => line2[6][3].ENA
write_en => line2[6][2].ENA
write_en => line2[6][1].ENA
write_en => line2[6][0].ENA
write_en => line2[7][7].ENA
write_en => line2[7][6].ENA
write_en => line2[7][5].ENA
write_en => line2[7][4].ENA
write_en => line2[7][3].ENA
write_en => line2[7][2].ENA
write_en => line2[7][1].ENA
write_en => line2[7][0].ENA
write_en => line2[8][7].ENA
write_en => line2[8][6].ENA
write_en => line2[8][5].ENA
write_en => line2[8][4].ENA
write_en => line2[8][3].ENA
write_en => line2[8][2].ENA
write_en => line2[8][1].ENA
write_en => line2[8][0].ENA
write_en => line2[9][7].ENA
write_en => line2[9][6].ENA
write_en => line2[9][5].ENA
write_en => line2[9][4].ENA
write_en => line2[9][3].ENA
write_en => line2[9][2].ENA
write_en => line2[9][1].ENA
write_en => line2[9][0].ENA
write_en => line2[10][7].ENA
write_en => line2[10][6].ENA
write_en => line2[10][5].ENA
write_en => line2[10][4].ENA
write_en => line2[10][3].ENA
write_en => line2[10][2].ENA
write_en => line2[10][1].ENA
write_en => line2[10][0].ENA
write_en => line2[11][7].ENA
write_en => line2[11][6].ENA
write_en => line2[11][5].ENA
write_en => line2[11][4].ENA
write_en => line2[11][3].ENA
write_en => line2[11][2].ENA
write_en => line2[11][1].ENA
write_en => line2[11][0].ENA
write_en => line2[12][7].ENA
write_en => line2[12][6].ENA
write_en => line2[12][5].ENA
write_en => line2[12][4].ENA
write_en => line2[12][3].ENA
write_en => line2[12][2].ENA
write_en => line2[12][1].ENA
write_en => line2[12][0].ENA
write_en => line2[13][7].ENA
write_en => line2[13][6].ENA
write_en => line2[13][5].ENA
write_en => line2[13][4].ENA
write_en => line2[13][3].ENA
write_en => line2[13][2].ENA
write_en => line2[13][1].ENA
write_en => line2[13][0].ENA
write_en => line2[14][7].ENA
write_en => line2[14][6].ENA
write_en => line2[14][5].ENA
write_en => line2[14][4].ENA
write_en => line2[14][3].ENA
write_en => line2[14][2].ENA
write_en => line2[14][1].ENA
write_en => line2[14][0].ENA
write_en => line2[15][7].ENA
write_en => line2[15][6].ENA
write_en => line2[15][5].ENA
write_en => line2[15][4].ENA
write_en => line2[15][3].ENA
write_en => line2[15][2].ENA
write_en => line2[15][1].ENA
write_en => line2[15][0].ENA
data[0] => LessThan0.IN16
data[0] => LessThan1.IN16
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => Equal0.IN9
data[1] => LessThan0.IN15
data[1] => LessThan1.IN15
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => Equal0.IN5
data[2] => LessThan0.IN14
data[2] => LessThan1.IN14
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => Equal0.IN8
data[3] => LessThan0.IN13
data[3] => LessThan1.IN13
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => Equal0.IN7
data[4] => LessThan0.IN12
data[4] => LessThan1.IN12
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => Equal0.IN4
data[5] => LessThan0.IN11
data[5] => LessThan1.IN11
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => Equal0.IN3
data[6] => LessThan0.IN10
data[6] => LessThan1.IN10
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => Equal0.IN2
data[7] => LessThan0.IN9
data[7] => LessThan1.IN9
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => Equal0.IN1
_lcd_data[0] <= lcd_data[0].DB_MAX_OUTPUT_PORT_TYPE
_lcd_data[1] <= lcd_data[1].DB_MAX_OUTPUT_PORT_TYPE
_lcd_data[2] <= lcd_data[2].DB_MAX_OUTPUT_PORT_TYPE
_lcd_data[3] <= lcd_data[3].DB_MAX_OUTPUT_PORT_TYPE
_lcd_data[4] <= lcd_data[4].DB_MAX_OUTPUT_PORT_TYPE
_lcd_data[5] <= lcd_data[5].DB_MAX_OUTPUT_PORT_TYPE
_lcd_data[6] <= lcd_data[6].DB_MAX_OUTPUT_PORT_TYPE
_lcd_data[7] <= lcd_data[7].DB_MAX_OUTPUT_PORT_TYPE
_lcd_rw <= <GND>
_lcd_en <= lcd_en.DB_MAX_OUTPUT_PORT_TYPE
_lcd_rs <= lcd_rs.DB_MAX_OUTPUT_PORT_TYPE
_lcd_on <= <VCC>
_lcd_blon <= <VCC>


|skeleton|decimal_to_seven_segment:dig1
digit[0] => Equal0.IN63
digit[0] => Equal1.IN63
digit[0] => Equal2.IN63
digit[0] => Equal3.IN63
digit[0] => Equal4.IN63
digit[0] => Equal5.IN63
digit[0] => Equal6.IN63
digit[0] => Equal7.IN63
digit[0] => Equal8.IN63
digit[0] => Equal9.IN63
digit[1] => Equal0.IN62
digit[1] => Equal1.IN62
digit[1] => Equal2.IN62
digit[1] => Equal3.IN62
digit[1] => Equal4.IN62
digit[1] => Equal5.IN62
digit[1] => Equal6.IN62
digit[1] => Equal7.IN62
digit[1] => Equal8.IN62
digit[1] => Equal9.IN62
digit[2] => Equal0.IN61
digit[2] => Equal1.IN61
digit[2] => Equal2.IN61
digit[2] => Equal3.IN61
digit[2] => Equal4.IN61
digit[2] => Equal5.IN61
digit[2] => Equal6.IN61
digit[2] => Equal7.IN61
digit[2] => Equal8.IN61
digit[2] => Equal9.IN61
digit[3] => Equal0.IN60
digit[3] => Equal1.IN60
digit[3] => Equal2.IN60
digit[3] => Equal3.IN60
digit[3] => Equal4.IN60
digit[3] => Equal5.IN60
digit[3] => Equal6.IN60
digit[3] => Equal7.IN60
digit[3] => Equal8.IN60
digit[3] => Equal9.IN60
digit[4] => Equal0.IN59
digit[4] => Equal1.IN59
digit[4] => Equal2.IN59
digit[4] => Equal3.IN59
digit[4] => Equal4.IN59
digit[4] => Equal5.IN59
digit[4] => Equal6.IN59
digit[4] => Equal7.IN59
digit[4] => Equal8.IN59
digit[4] => Equal9.IN59
digit[5] => Equal0.IN58
digit[5] => Equal1.IN58
digit[5] => Equal2.IN58
digit[5] => Equal3.IN58
digit[5] => Equal4.IN58
digit[5] => Equal5.IN58
digit[5] => Equal6.IN58
digit[5] => Equal7.IN58
digit[5] => Equal8.IN58
digit[5] => Equal9.IN58
digit[6] => Equal0.IN57
digit[6] => Equal1.IN57
digit[6] => Equal2.IN57
digit[6] => Equal3.IN57
digit[6] => Equal4.IN57
digit[6] => Equal5.IN57
digit[6] => Equal6.IN57
digit[6] => Equal7.IN57
digit[6] => Equal8.IN57
digit[6] => Equal9.IN57
digit[7] => Equal0.IN56
digit[7] => Equal1.IN56
digit[7] => Equal2.IN56
digit[7] => Equal3.IN56
digit[7] => Equal4.IN56
digit[7] => Equal5.IN56
digit[7] => Equal6.IN56
digit[7] => Equal7.IN56
digit[7] => Equal8.IN56
digit[7] => Equal9.IN56
digit[8] => Equal0.IN55
digit[8] => Equal1.IN55
digit[8] => Equal2.IN55
digit[8] => Equal3.IN55
digit[8] => Equal4.IN55
digit[8] => Equal5.IN55
digit[8] => Equal6.IN55
digit[8] => Equal7.IN55
digit[8] => Equal8.IN55
digit[8] => Equal9.IN55
digit[9] => Equal0.IN54
digit[9] => Equal1.IN54
digit[9] => Equal2.IN54
digit[9] => Equal3.IN54
digit[9] => Equal4.IN54
digit[9] => Equal5.IN54
digit[9] => Equal6.IN54
digit[9] => Equal7.IN54
digit[9] => Equal8.IN54
digit[9] => Equal9.IN54
digit[10] => Equal0.IN53
digit[10] => Equal1.IN53
digit[10] => Equal2.IN53
digit[10] => Equal3.IN53
digit[10] => Equal4.IN53
digit[10] => Equal5.IN53
digit[10] => Equal6.IN53
digit[10] => Equal7.IN53
digit[10] => Equal8.IN53
digit[10] => Equal9.IN53
digit[11] => Equal0.IN52
digit[11] => Equal1.IN52
digit[11] => Equal2.IN52
digit[11] => Equal3.IN52
digit[11] => Equal4.IN52
digit[11] => Equal5.IN52
digit[11] => Equal6.IN52
digit[11] => Equal7.IN52
digit[11] => Equal8.IN52
digit[11] => Equal9.IN52
digit[12] => Equal0.IN51
digit[12] => Equal1.IN51
digit[12] => Equal2.IN51
digit[12] => Equal3.IN51
digit[12] => Equal4.IN51
digit[12] => Equal5.IN51
digit[12] => Equal6.IN51
digit[12] => Equal7.IN51
digit[12] => Equal8.IN51
digit[12] => Equal9.IN51
digit[13] => Equal0.IN50
digit[13] => Equal1.IN50
digit[13] => Equal2.IN50
digit[13] => Equal3.IN50
digit[13] => Equal4.IN50
digit[13] => Equal5.IN50
digit[13] => Equal6.IN50
digit[13] => Equal7.IN50
digit[13] => Equal8.IN50
digit[13] => Equal9.IN50
digit[14] => Equal0.IN49
digit[14] => Equal1.IN49
digit[14] => Equal2.IN49
digit[14] => Equal3.IN49
digit[14] => Equal4.IN49
digit[14] => Equal5.IN49
digit[14] => Equal6.IN49
digit[14] => Equal7.IN49
digit[14] => Equal8.IN49
digit[14] => Equal9.IN49
digit[15] => Equal0.IN48
digit[15] => Equal1.IN48
digit[15] => Equal2.IN48
digit[15] => Equal3.IN48
digit[15] => Equal4.IN48
digit[15] => Equal5.IN48
digit[15] => Equal6.IN48
digit[15] => Equal7.IN48
digit[15] => Equal8.IN48
digit[15] => Equal9.IN48
digit[16] => Equal0.IN47
digit[16] => Equal1.IN47
digit[16] => Equal2.IN47
digit[16] => Equal3.IN47
digit[16] => Equal4.IN47
digit[16] => Equal5.IN47
digit[16] => Equal6.IN47
digit[16] => Equal7.IN47
digit[16] => Equal8.IN47
digit[16] => Equal9.IN47
digit[17] => Equal0.IN46
digit[17] => Equal1.IN46
digit[17] => Equal2.IN46
digit[17] => Equal3.IN46
digit[17] => Equal4.IN46
digit[17] => Equal5.IN46
digit[17] => Equal6.IN46
digit[17] => Equal7.IN46
digit[17] => Equal8.IN46
digit[17] => Equal9.IN46
digit[18] => Equal0.IN45
digit[18] => Equal1.IN45
digit[18] => Equal2.IN45
digit[18] => Equal3.IN45
digit[18] => Equal4.IN45
digit[18] => Equal5.IN45
digit[18] => Equal6.IN45
digit[18] => Equal7.IN45
digit[18] => Equal8.IN45
digit[18] => Equal9.IN45
digit[19] => Equal0.IN44
digit[19] => Equal1.IN44
digit[19] => Equal2.IN44
digit[19] => Equal3.IN44
digit[19] => Equal4.IN44
digit[19] => Equal5.IN44
digit[19] => Equal6.IN44
digit[19] => Equal7.IN44
digit[19] => Equal8.IN44
digit[19] => Equal9.IN44
digit[20] => Equal0.IN43
digit[20] => Equal1.IN43
digit[20] => Equal2.IN43
digit[20] => Equal3.IN43
digit[20] => Equal4.IN43
digit[20] => Equal5.IN43
digit[20] => Equal6.IN43
digit[20] => Equal7.IN43
digit[20] => Equal8.IN43
digit[20] => Equal9.IN43
digit[21] => Equal0.IN42
digit[21] => Equal1.IN42
digit[21] => Equal2.IN42
digit[21] => Equal3.IN42
digit[21] => Equal4.IN42
digit[21] => Equal5.IN42
digit[21] => Equal6.IN42
digit[21] => Equal7.IN42
digit[21] => Equal8.IN42
digit[21] => Equal9.IN42
digit[22] => Equal0.IN41
digit[22] => Equal1.IN41
digit[22] => Equal2.IN41
digit[22] => Equal3.IN41
digit[22] => Equal4.IN41
digit[22] => Equal5.IN41
digit[22] => Equal6.IN41
digit[22] => Equal7.IN41
digit[22] => Equal8.IN41
digit[22] => Equal9.IN41
digit[23] => Equal0.IN40
digit[23] => Equal1.IN40
digit[23] => Equal2.IN40
digit[23] => Equal3.IN40
digit[23] => Equal4.IN40
digit[23] => Equal5.IN40
digit[23] => Equal6.IN40
digit[23] => Equal7.IN40
digit[23] => Equal8.IN40
digit[23] => Equal9.IN40
digit[24] => Equal0.IN39
digit[24] => Equal1.IN39
digit[24] => Equal2.IN39
digit[24] => Equal3.IN39
digit[24] => Equal4.IN39
digit[24] => Equal5.IN39
digit[24] => Equal6.IN39
digit[24] => Equal7.IN39
digit[24] => Equal8.IN39
digit[24] => Equal9.IN39
digit[25] => Equal0.IN38
digit[25] => Equal1.IN38
digit[25] => Equal2.IN38
digit[25] => Equal3.IN38
digit[25] => Equal4.IN38
digit[25] => Equal5.IN38
digit[25] => Equal6.IN38
digit[25] => Equal7.IN38
digit[25] => Equal8.IN38
digit[25] => Equal9.IN38
digit[26] => Equal0.IN37
digit[26] => Equal1.IN37
digit[26] => Equal2.IN37
digit[26] => Equal3.IN37
digit[26] => Equal4.IN37
digit[26] => Equal5.IN37
digit[26] => Equal6.IN37
digit[26] => Equal7.IN37
digit[26] => Equal8.IN37
digit[26] => Equal9.IN37
digit[27] => Equal0.IN36
digit[27] => Equal1.IN36
digit[27] => Equal2.IN36
digit[27] => Equal3.IN36
digit[27] => Equal4.IN36
digit[27] => Equal5.IN36
digit[27] => Equal6.IN36
digit[27] => Equal7.IN36
digit[27] => Equal8.IN36
digit[27] => Equal9.IN36
digit[28] => Equal0.IN35
digit[28] => Equal1.IN35
digit[28] => Equal2.IN35
digit[28] => Equal3.IN35
digit[28] => Equal4.IN35
digit[28] => Equal5.IN35
digit[28] => Equal6.IN35
digit[28] => Equal7.IN35
digit[28] => Equal8.IN35
digit[28] => Equal9.IN35
digit[29] => Equal0.IN34
digit[29] => Equal1.IN34
digit[29] => Equal2.IN34
digit[29] => Equal3.IN34
digit[29] => Equal4.IN34
digit[29] => Equal5.IN34
digit[29] => Equal6.IN34
digit[29] => Equal7.IN34
digit[29] => Equal8.IN34
digit[29] => Equal9.IN34
digit[30] => Equal0.IN33
digit[30] => Equal1.IN33
digit[30] => Equal2.IN33
digit[30] => Equal3.IN33
digit[30] => Equal4.IN33
digit[30] => Equal5.IN33
digit[30] => Equal6.IN33
digit[30] => Equal7.IN33
digit[30] => Equal8.IN33
digit[30] => Equal9.IN33
digit[31] => Equal0.IN32
digit[31] => Equal1.IN32
digit[31] => Equal2.IN32
digit[31] => Equal3.IN32
digit[31] => Equal4.IN32
digit[31] => Equal5.IN32
digit[31] => Equal6.IN32
digit[31] => Equal7.IN32
digit[31] => Equal8.IN32
digit[31] => Equal9.IN32
seven_seg_display[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|decimal_to_seven_segment:dig2
digit[0] => Equal0.IN63
digit[0] => Equal1.IN63
digit[0] => Equal2.IN63
digit[0] => Equal3.IN63
digit[0] => Equal4.IN63
digit[0] => Equal5.IN63
digit[0] => Equal6.IN63
digit[0] => Equal7.IN63
digit[0] => Equal8.IN63
digit[0] => Equal9.IN63
digit[1] => Equal0.IN62
digit[1] => Equal1.IN62
digit[1] => Equal2.IN62
digit[1] => Equal3.IN62
digit[1] => Equal4.IN62
digit[1] => Equal5.IN62
digit[1] => Equal6.IN62
digit[1] => Equal7.IN62
digit[1] => Equal8.IN62
digit[1] => Equal9.IN62
digit[2] => Equal0.IN61
digit[2] => Equal1.IN61
digit[2] => Equal2.IN61
digit[2] => Equal3.IN61
digit[2] => Equal4.IN61
digit[2] => Equal5.IN61
digit[2] => Equal6.IN61
digit[2] => Equal7.IN61
digit[2] => Equal8.IN61
digit[2] => Equal9.IN61
digit[3] => Equal0.IN60
digit[3] => Equal1.IN60
digit[3] => Equal2.IN60
digit[3] => Equal3.IN60
digit[3] => Equal4.IN60
digit[3] => Equal5.IN60
digit[3] => Equal6.IN60
digit[3] => Equal7.IN60
digit[3] => Equal8.IN60
digit[3] => Equal9.IN60
digit[4] => Equal0.IN59
digit[4] => Equal1.IN59
digit[4] => Equal2.IN59
digit[4] => Equal3.IN59
digit[4] => Equal4.IN59
digit[4] => Equal5.IN59
digit[4] => Equal6.IN59
digit[4] => Equal7.IN59
digit[4] => Equal8.IN59
digit[4] => Equal9.IN59
digit[5] => Equal0.IN58
digit[5] => Equal1.IN58
digit[5] => Equal2.IN58
digit[5] => Equal3.IN58
digit[5] => Equal4.IN58
digit[5] => Equal5.IN58
digit[5] => Equal6.IN58
digit[5] => Equal7.IN58
digit[5] => Equal8.IN58
digit[5] => Equal9.IN58
digit[6] => Equal0.IN57
digit[6] => Equal1.IN57
digit[6] => Equal2.IN57
digit[6] => Equal3.IN57
digit[6] => Equal4.IN57
digit[6] => Equal5.IN57
digit[6] => Equal6.IN57
digit[6] => Equal7.IN57
digit[6] => Equal8.IN57
digit[6] => Equal9.IN57
digit[7] => Equal0.IN56
digit[7] => Equal1.IN56
digit[7] => Equal2.IN56
digit[7] => Equal3.IN56
digit[7] => Equal4.IN56
digit[7] => Equal5.IN56
digit[7] => Equal6.IN56
digit[7] => Equal7.IN56
digit[7] => Equal8.IN56
digit[7] => Equal9.IN56
digit[8] => Equal0.IN55
digit[8] => Equal1.IN55
digit[8] => Equal2.IN55
digit[8] => Equal3.IN55
digit[8] => Equal4.IN55
digit[8] => Equal5.IN55
digit[8] => Equal6.IN55
digit[8] => Equal7.IN55
digit[8] => Equal8.IN55
digit[8] => Equal9.IN55
digit[9] => Equal0.IN54
digit[9] => Equal1.IN54
digit[9] => Equal2.IN54
digit[9] => Equal3.IN54
digit[9] => Equal4.IN54
digit[9] => Equal5.IN54
digit[9] => Equal6.IN54
digit[9] => Equal7.IN54
digit[9] => Equal8.IN54
digit[9] => Equal9.IN54
digit[10] => Equal0.IN53
digit[10] => Equal1.IN53
digit[10] => Equal2.IN53
digit[10] => Equal3.IN53
digit[10] => Equal4.IN53
digit[10] => Equal5.IN53
digit[10] => Equal6.IN53
digit[10] => Equal7.IN53
digit[10] => Equal8.IN53
digit[10] => Equal9.IN53
digit[11] => Equal0.IN52
digit[11] => Equal1.IN52
digit[11] => Equal2.IN52
digit[11] => Equal3.IN52
digit[11] => Equal4.IN52
digit[11] => Equal5.IN52
digit[11] => Equal6.IN52
digit[11] => Equal7.IN52
digit[11] => Equal8.IN52
digit[11] => Equal9.IN52
digit[12] => Equal0.IN51
digit[12] => Equal1.IN51
digit[12] => Equal2.IN51
digit[12] => Equal3.IN51
digit[12] => Equal4.IN51
digit[12] => Equal5.IN51
digit[12] => Equal6.IN51
digit[12] => Equal7.IN51
digit[12] => Equal8.IN51
digit[12] => Equal9.IN51
digit[13] => Equal0.IN50
digit[13] => Equal1.IN50
digit[13] => Equal2.IN50
digit[13] => Equal3.IN50
digit[13] => Equal4.IN50
digit[13] => Equal5.IN50
digit[13] => Equal6.IN50
digit[13] => Equal7.IN50
digit[13] => Equal8.IN50
digit[13] => Equal9.IN50
digit[14] => Equal0.IN49
digit[14] => Equal1.IN49
digit[14] => Equal2.IN49
digit[14] => Equal3.IN49
digit[14] => Equal4.IN49
digit[14] => Equal5.IN49
digit[14] => Equal6.IN49
digit[14] => Equal7.IN49
digit[14] => Equal8.IN49
digit[14] => Equal9.IN49
digit[15] => Equal0.IN48
digit[15] => Equal1.IN48
digit[15] => Equal2.IN48
digit[15] => Equal3.IN48
digit[15] => Equal4.IN48
digit[15] => Equal5.IN48
digit[15] => Equal6.IN48
digit[15] => Equal7.IN48
digit[15] => Equal8.IN48
digit[15] => Equal9.IN48
digit[16] => Equal0.IN47
digit[16] => Equal1.IN47
digit[16] => Equal2.IN47
digit[16] => Equal3.IN47
digit[16] => Equal4.IN47
digit[16] => Equal5.IN47
digit[16] => Equal6.IN47
digit[16] => Equal7.IN47
digit[16] => Equal8.IN47
digit[16] => Equal9.IN47
digit[17] => Equal0.IN46
digit[17] => Equal1.IN46
digit[17] => Equal2.IN46
digit[17] => Equal3.IN46
digit[17] => Equal4.IN46
digit[17] => Equal5.IN46
digit[17] => Equal6.IN46
digit[17] => Equal7.IN46
digit[17] => Equal8.IN46
digit[17] => Equal9.IN46
digit[18] => Equal0.IN45
digit[18] => Equal1.IN45
digit[18] => Equal2.IN45
digit[18] => Equal3.IN45
digit[18] => Equal4.IN45
digit[18] => Equal5.IN45
digit[18] => Equal6.IN45
digit[18] => Equal7.IN45
digit[18] => Equal8.IN45
digit[18] => Equal9.IN45
digit[19] => Equal0.IN44
digit[19] => Equal1.IN44
digit[19] => Equal2.IN44
digit[19] => Equal3.IN44
digit[19] => Equal4.IN44
digit[19] => Equal5.IN44
digit[19] => Equal6.IN44
digit[19] => Equal7.IN44
digit[19] => Equal8.IN44
digit[19] => Equal9.IN44
digit[20] => Equal0.IN43
digit[20] => Equal1.IN43
digit[20] => Equal2.IN43
digit[20] => Equal3.IN43
digit[20] => Equal4.IN43
digit[20] => Equal5.IN43
digit[20] => Equal6.IN43
digit[20] => Equal7.IN43
digit[20] => Equal8.IN43
digit[20] => Equal9.IN43
digit[21] => Equal0.IN42
digit[21] => Equal1.IN42
digit[21] => Equal2.IN42
digit[21] => Equal3.IN42
digit[21] => Equal4.IN42
digit[21] => Equal5.IN42
digit[21] => Equal6.IN42
digit[21] => Equal7.IN42
digit[21] => Equal8.IN42
digit[21] => Equal9.IN42
digit[22] => Equal0.IN41
digit[22] => Equal1.IN41
digit[22] => Equal2.IN41
digit[22] => Equal3.IN41
digit[22] => Equal4.IN41
digit[22] => Equal5.IN41
digit[22] => Equal6.IN41
digit[22] => Equal7.IN41
digit[22] => Equal8.IN41
digit[22] => Equal9.IN41
digit[23] => Equal0.IN40
digit[23] => Equal1.IN40
digit[23] => Equal2.IN40
digit[23] => Equal3.IN40
digit[23] => Equal4.IN40
digit[23] => Equal5.IN40
digit[23] => Equal6.IN40
digit[23] => Equal7.IN40
digit[23] => Equal8.IN40
digit[23] => Equal9.IN40
digit[24] => Equal0.IN39
digit[24] => Equal1.IN39
digit[24] => Equal2.IN39
digit[24] => Equal3.IN39
digit[24] => Equal4.IN39
digit[24] => Equal5.IN39
digit[24] => Equal6.IN39
digit[24] => Equal7.IN39
digit[24] => Equal8.IN39
digit[24] => Equal9.IN39
digit[25] => Equal0.IN38
digit[25] => Equal1.IN38
digit[25] => Equal2.IN38
digit[25] => Equal3.IN38
digit[25] => Equal4.IN38
digit[25] => Equal5.IN38
digit[25] => Equal6.IN38
digit[25] => Equal7.IN38
digit[25] => Equal8.IN38
digit[25] => Equal9.IN38
digit[26] => Equal0.IN37
digit[26] => Equal1.IN37
digit[26] => Equal2.IN37
digit[26] => Equal3.IN37
digit[26] => Equal4.IN37
digit[26] => Equal5.IN37
digit[26] => Equal6.IN37
digit[26] => Equal7.IN37
digit[26] => Equal8.IN37
digit[26] => Equal9.IN37
digit[27] => Equal0.IN36
digit[27] => Equal1.IN36
digit[27] => Equal2.IN36
digit[27] => Equal3.IN36
digit[27] => Equal4.IN36
digit[27] => Equal5.IN36
digit[27] => Equal6.IN36
digit[27] => Equal7.IN36
digit[27] => Equal8.IN36
digit[27] => Equal9.IN36
digit[28] => Equal0.IN35
digit[28] => Equal1.IN35
digit[28] => Equal2.IN35
digit[28] => Equal3.IN35
digit[28] => Equal4.IN35
digit[28] => Equal5.IN35
digit[28] => Equal6.IN35
digit[28] => Equal7.IN35
digit[28] => Equal8.IN35
digit[28] => Equal9.IN35
digit[29] => Equal0.IN34
digit[29] => Equal1.IN34
digit[29] => Equal2.IN34
digit[29] => Equal3.IN34
digit[29] => Equal4.IN34
digit[29] => Equal5.IN34
digit[29] => Equal6.IN34
digit[29] => Equal7.IN34
digit[29] => Equal8.IN34
digit[29] => Equal9.IN34
digit[30] => Equal0.IN33
digit[30] => Equal1.IN33
digit[30] => Equal2.IN33
digit[30] => Equal3.IN33
digit[30] => Equal4.IN33
digit[30] => Equal5.IN33
digit[30] => Equal6.IN33
digit[30] => Equal7.IN33
digit[30] => Equal8.IN33
digit[30] => Equal9.IN33
digit[31] => Equal0.IN32
digit[31] => Equal1.IN32
digit[31] => Equal2.IN32
digit[31] => Equal3.IN32
digit[31] => Equal4.IN32
digit[31] => Equal5.IN32
digit[31] => Equal6.IN32
digit[31] => Equal7.IN32
digit[31] => Equal8.IN32
digit[31] => Equal9.IN32
seven_seg_display[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|decimal_to_seven_segment:dig3
digit[0] => Equal0.IN63
digit[0] => Equal1.IN63
digit[0] => Equal2.IN63
digit[0] => Equal3.IN63
digit[0] => Equal4.IN63
digit[0] => Equal5.IN63
digit[0] => Equal6.IN63
digit[0] => Equal7.IN63
digit[0] => Equal8.IN63
digit[0] => Equal9.IN63
digit[1] => Equal0.IN62
digit[1] => Equal1.IN62
digit[1] => Equal2.IN62
digit[1] => Equal3.IN62
digit[1] => Equal4.IN62
digit[1] => Equal5.IN62
digit[1] => Equal6.IN62
digit[1] => Equal7.IN62
digit[1] => Equal8.IN62
digit[1] => Equal9.IN62
digit[2] => Equal0.IN61
digit[2] => Equal1.IN61
digit[2] => Equal2.IN61
digit[2] => Equal3.IN61
digit[2] => Equal4.IN61
digit[2] => Equal5.IN61
digit[2] => Equal6.IN61
digit[2] => Equal7.IN61
digit[2] => Equal8.IN61
digit[2] => Equal9.IN61
digit[3] => Equal0.IN60
digit[3] => Equal1.IN60
digit[3] => Equal2.IN60
digit[3] => Equal3.IN60
digit[3] => Equal4.IN60
digit[3] => Equal5.IN60
digit[3] => Equal6.IN60
digit[3] => Equal7.IN60
digit[3] => Equal8.IN60
digit[3] => Equal9.IN60
digit[4] => Equal0.IN59
digit[4] => Equal1.IN59
digit[4] => Equal2.IN59
digit[4] => Equal3.IN59
digit[4] => Equal4.IN59
digit[4] => Equal5.IN59
digit[4] => Equal6.IN59
digit[4] => Equal7.IN59
digit[4] => Equal8.IN59
digit[4] => Equal9.IN59
digit[5] => Equal0.IN58
digit[5] => Equal1.IN58
digit[5] => Equal2.IN58
digit[5] => Equal3.IN58
digit[5] => Equal4.IN58
digit[5] => Equal5.IN58
digit[5] => Equal6.IN58
digit[5] => Equal7.IN58
digit[5] => Equal8.IN58
digit[5] => Equal9.IN58
digit[6] => Equal0.IN57
digit[6] => Equal1.IN57
digit[6] => Equal2.IN57
digit[6] => Equal3.IN57
digit[6] => Equal4.IN57
digit[6] => Equal5.IN57
digit[6] => Equal6.IN57
digit[6] => Equal7.IN57
digit[6] => Equal8.IN57
digit[6] => Equal9.IN57
digit[7] => Equal0.IN56
digit[7] => Equal1.IN56
digit[7] => Equal2.IN56
digit[7] => Equal3.IN56
digit[7] => Equal4.IN56
digit[7] => Equal5.IN56
digit[7] => Equal6.IN56
digit[7] => Equal7.IN56
digit[7] => Equal8.IN56
digit[7] => Equal9.IN56
digit[8] => Equal0.IN55
digit[8] => Equal1.IN55
digit[8] => Equal2.IN55
digit[8] => Equal3.IN55
digit[8] => Equal4.IN55
digit[8] => Equal5.IN55
digit[8] => Equal6.IN55
digit[8] => Equal7.IN55
digit[8] => Equal8.IN55
digit[8] => Equal9.IN55
digit[9] => Equal0.IN54
digit[9] => Equal1.IN54
digit[9] => Equal2.IN54
digit[9] => Equal3.IN54
digit[9] => Equal4.IN54
digit[9] => Equal5.IN54
digit[9] => Equal6.IN54
digit[9] => Equal7.IN54
digit[9] => Equal8.IN54
digit[9] => Equal9.IN54
digit[10] => Equal0.IN53
digit[10] => Equal1.IN53
digit[10] => Equal2.IN53
digit[10] => Equal3.IN53
digit[10] => Equal4.IN53
digit[10] => Equal5.IN53
digit[10] => Equal6.IN53
digit[10] => Equal7.IN53
digit[10] => Equal8.IN53
digit[10] => Equal9.IN53
digit[11] => Equal0.IN52
digit[11] => Equal1.IN52
digit[11] => Equal2.IN52
digit[11] => Equal3.IN52
digit[11] => Equal4.IN52
digit[11] => Equal5.IN52
digit[11] => Equal6.IN52
digit[11] => Equal7.IN52
digit[11] => Equal8.IN52
digit[11] => Equal9.IN52
digit[12] => Equal0.IN51
digit[12] => Equal1.IN51
digit[12] => Equal2.IN51
digit[12] => Equal3.IN51
digit[12] => Equal4.IN51
digit[12] => Equal5.IN51
digit[12] => Equal6.IN51
digit[12] => Equal7.IN51
digit[12] => Equal8.IN51
digit[12] => Equal9.IN51
digit[13] => Equal0.IN50
digit[13] => Equal1.IN50
digit[13] => Equal2.IN50
digit[13] => Equal3.IN50
digit[13] => Equal4.IN50
digit[13] => Equal5.IN50
digit[13] => Equal6.IN50
digit[13] => Equal7.IN50
digit[13] => Equal8.IN50
digit[13] => Equal9.IN50
digit[14] => Equal0.IN49
digit[14] => Equal1.IN49
digit[14] => Equal2.IN49
digit[14] => Equal3.IN49
digit[14] => Equal4.IN49
digit[14] => Equal5.IN49
digit[14] => Equal6.IN49
digit[14] => Equal7.IN49
digit[14] => Equal8.IN49
digit[14] => Equal9.IN49
digit[15] => Equal0.IN48
digit[15] => Equal1.IN48
digit[15] => Equal2.IN48
digit[15] => Equal3.IN48
digit[15] => Equal4.IN48
digit[15] => Equal5.IN48
digit[15] => Equal6.IN48
digit[15] => Equal7.IN48
digit[15] => Equal8.IN48
digit[15] => Equal9.IN48
digit[16] => Equal0.IN47
digit[16] => Equal1.IN47
digit[16] => Equal2.IN47
digit[16] => Equal3.IN47
digit[16] => Equal4.IN47
digit[16] => Equal5.IN47
digit[16] => Equal6.IN47
digit[16] => Equal7.IN47
digit[16] => Equal8.IN47
digit[16] => Equal9.IN47
digit[17] => Equal0.IN46
digit[17] => Equal1.IN46
digit[17] => Equal2.IN46
digit[17] => Equal3.IN46
digit[17] => Equal4.IN46
digit[17] => Equal5.IN46
digit[17] => Equal6.IN46
digit[17] => Equal7.IN46
digit[17] => Equal8.IN46
digit[17] => Equal9.IN46
digit[18] => Equal0.IN45
digit[18] => Equal1.IN45
digit[18] => Equal2.IN45
digit[18] => Equal3.IN45
digit[18] => Equal4.IN45
digit[18] => Equal5.IN45
digit[18] => Equal6.IN45
digit[18] => Equal7.IN45
digit[18] => Equal8.IN45
digit[18] => Equal9.IN45
digit[19] => Equal0.IN44
digit[19] => Equal1.IN44
digit[19] => Equal2.IN44
digit[19] => Equal3.IN44
digit[19] => Equal4.IN44
digit[19] => Equal5.IN44
digit[19] => Equal6.IN44
digit[19] => Equal7.IN44
digit[19] => Equal8.IN44
digit[19] => Equal9.IN44
digit[20] => Equal0.IN43
digit[20] => Equal1.IN43
digit[20] => Equal2.IN43
digit[20] => Equal3.IN43
digit[20] => Equal4.IN43
digit[20] => Equal5.IN43
digit[20] => Equal6.IN43
digit[20] => Equal7.IN43
digit[20] => Equal8.IN43
digit[20] => Equal9.IN43
digit[21] => Equal0.IN42
digit[21] => Equal1.IN42
digit[21] => Equal2.IN42
digit[21] => Equal3.IN42
digit[21] => Equal4.IN42
digit[21] => Equal5.IN42
digit[21] => Equal6.IN42
digit[21] => Equal7.IN42
digit[21] => Equal8.IN42
digit[21] => Equal9.IN42
digit[22] => Equal0.IN41
digit[22] => Equal1.IN41
digit[22] => Equal2.IN41
digit[22] => Equal3.IN41
digit[22] => Equal4.IN41
digit[22] => Equal5.IN41
digit[22] => Equal6.IN41
digit[22] => Equal7.IN41
digit[22] => Equal8.IN41
digit[22] => Equal9.IN41
digit[23] => Equal0.IN40
digit[23] => Equal1.IN40
digit[23] => Equal2.IN40
digit[23] => Equal3.IN40
digit[23] => Equal4.IN40
digit[23] => Equal5.IN40
digit[23] => Equal6.IN40
digit[23] => Equal7.IN40
digit[23] => Equal8.IN40
digit[23] => Equal9.IN40
digit[24] => Equal0.IN39
digit[24] => Equal1.IN39
digit[24] => Equal2.IN39
digit[24] => Equal3.IN39
digit[24] => Equal4.IN39
digit[24] => Equal5.IN39
digit[24] => Equal6.IN39
digit[24] => Equal7.IN39
digit[24] => Equal8.IN39
digit[24] => Equal9.IN39
digit[25] => Equal0.IN38
digit[25] => Equal1.IN38
digit[25] => Equal2.IN38
digit[25] => Equal3.IN38
digit[25] => Equal4.IN38
digit[25] => Equal5.IN38
digit[25] => Equal6.IN38
digit[25] => Equal7.IN38
digit[25] => Equal8.IN38
digit[25] => Equal9.IN38
digit[26] => Equal0.IN37
digit[26] => Equal1.IN37
digit[26] => Equal2.IN37
digit[26] => Equal3.IN37
digit[26] => Equal4.IN37
digit[26] => Equal5.IN37
digit[26] => Equal6.IN37
digit[26] => Equal7.IN37
digit[26] => Equal8.IN37
digit[26] => Equal9.IN37
digit[27] => Equal0.IN36
digit[27] => Equal1.IN36
digit[27] => Equal2.IN36
digit[27] => Equal3.IN36
digit[27] => Equal4.IN36
digit[27] => Equal5.IN36
digit[27] => Equal6.IN36
digit[27] => Equal7.IN36
digit[27] => Equal8.IN36
digit[27] => Equal9.IN36
digit[28] => Equal0.IN35
digit[28] => Equal1.IN35
digit[28] => Equal2.IN35
digit[28] => Equal3.IN35
digit[28] => Equal4.IN35
digit[28] => Equal5.IN35
digit[28] => Equal6.IN35
digit[28] => Equal7.IN35
digit[28] => Equal8.IN35
digit[28] => Equal9.IN35
digit[29] => Equal0.IN34
digit[29] => Equal1.IN34
digit[29] => Equal2.IN34
digit[29] => Equal3.IN34
digit[29] => Equal4.IN34
digit[29] => Equal5.IN34
digit[29] => Equal6.IN34
digit[29] => Equal7.IN34
digit[29] => Equal8.IN34
digit[29] => Equal9.IN34
digit[30] => Equal0.IN33
digit[30] => Equal1.IN33
digit[30] => Equal2.IN33
digit[30] => Equal3.IN33
digit[30] => Equal4.IN33
digit[30] => Equal5.IN33
digit[30] => Equal6.IN33
digit[30] => Equal7.IN33
digit[30] => Equal8.IN33
digit[30] => Equal9.IN33
digit[31] => Equal0.IN32
digit[31] => Equal1.IN32
digit[31] => Equal2.IN32
digit[31] => Equal3.IN32
digit[31] => Equal4.IN32
digit[31] => Equal5.IN32
digit[31] => Equal6.IN32
digit[31] => Equal7.IN32
digit[31] => Equal8.IN32
digit[31] => Equal9.IN32
seven_seg_display[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Hexadecimal_To_Seven_Segment:hex4
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Hexadecimal_To_Seven_Segment:hex5
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Hexadecimal_To_Seven_Segment:hex6
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Hexadecimal_To_Seven_Segment:hex7
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Hexadecimal_To_Seven_Segment:hex8
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Reset_Delay:r0
iCLK => oRESET~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
oRESET <= oRESET~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|VGA_Audio_PLL:p1
areset => areset.IN1
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk


|skeleton|VGA_Audio_PLL:p1|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|skeleton|vga_controller:vga_ins
iRST_n => rst.IN1
iRST_n => game_score_disp[0]~reg0.ALOAD
iRST_n => game_score_disp[1]~reg0.ALOAD
iRST_n => game_score_disp[2]~reg0.ALOAD
iRST_n => game_score_disp[3]~reg0.ALOAD
iRST_n => game_score_disp[4]~reg0.ALOAD
iRST_n => game_score_disp[5]~reg0.ALOAD
iRST_n => game_score_disp[6]~reg0.ALOAD
iRST_n => game_score_disp[7]~reg0.ALOAD
iRST_n => game_score_disp[8]~reg0.ALOAD
iRST_n => game_score_disp[9]~reg0.ALOAD
iRST_n => game_score_disp[10]~reg0.ALOAD
iRST_n => game_score_disp[11]~reg0.ALOAD
iRST_n => game_score_disp[12]~reg0.ALOAD
iRST_n => game_score_disp[13]~reg0.ALOAD
iRST_n => game_score_disp[14]~reg0.ALOAD
iRST_n => game_score_disp[15]~reg0.ALOAD
iRST_n => game_score_disp[16]~reg0.ALOAD
iRST_n => game_score_disp[17]~reg0.ALOAD
iRST_n => game_score_disp[18]~reg0.ALOAD
iRST_n => game_score_disp[19]~reg0.ALOAD
iRST_n => game_score_disp[20]~reg0.ALOAD
iRST_n => game_score_disp[21]~reg0.ALOAD
iRST_n => game_score_disp[22]~reg0.ALOAD
iRST_n => game_score_disp[23]~reg0.ALOAD
iRST_n => game_score_disp[24]~reg0.ALOAD
iRST_n => game_score_disp[25]~reg0.ALOAD
iRST_n => game_score_disp[26]~reg0.ALOAD
iRST_n => game_score_disp[27]~reg0.ALOAD
iRST_n => game_score_disp[28]~reg0.ALOAD
iRST_n => game_score_disp[29]~reg0.ALOAD
iRST_n => game_score_disp[30]~reg0.ALOAD
iRST_n => game_score_disp[31]~reg0.ALOAD
iRST_n => collision_flag~reg0.ALOAD
iRST_n => gameover_bottom[0].ALOAD
iRST_n => gameover_bottom[1].ALOAD
iRST_n => gameover_bottom[2].ALOAD
iRST_n => gameover_bottom[3].ALOAD
iRST_n => gameover_bottom[4].ALOAD
iRST_n => gameover_bottom[5].ALOAD
iRST_n => gameover_bottom[6].ALOAD
iRST_n => gameover_bottom[7].ALOAD
iRST_n => gameover_bottom[8].ALOAD
iRST_n => gameover_bottom[9].ALOAD
iRST_n => gameover_bottom[10].ALOAD
iRST_n => gameover_bottom[11].ALOAD
iRST_n => gameover_bottom[12].ALOAD
iRST_n => gameover_bottom[13].ALOAD
iRST_n => gameover_bottom[14].ALOAD
iRST_n => gameover_bottom[15].ALOAD
iRST_n => gameover_bottom[16].ALOAD
iRST_n => gameover_bottom[17].ALOAD
iRST_n => gameover_bottom[18].ALOAD
iRST_n => gameover_top[0].ALOAD
iRST_n => gameover_top[1].ALOAD
iRST_n => gameover_top[2].ALOAD
iRST_n => gameover_top[3].ALOAD
iRST_n => gameover_top[4].ALOAD
iRST_n => gameover_top[5].ALOAD
iRST_n => gameover_top[6].ALOAD
iRST_n => gameover_top[7].ALOAD
iRST_n => gameover_top[8].ALOAD
iRST_n => gameover_top[9].ALOAD
iRST_n => gameover_top[10].ALOAD
iRST_n => gameover_top[11].ALOAD
iRST_n => gameover_top[12].ALOAD
iRST_n => gameover_top[13].ALOAD
iRST_n => gameover_top[14].ALOAD
iRST_n => gameover_top[15].ALOAD
iRST_n => gameover_top[16].ALOAD
iRST_n => gameover_top[17].ALOAD
iRST_n => gameover_top[18].ALOAD
iRST_n => gameover_right[0].ALOAD
iRST_n => gameover_right[1].ALOAD
iRST_n => gameover_right[2].ALOAD
iRST_n => gameover_right[3].ALOAD
iRST_n => gameover_right[4].ALOAD
iRST_n => gameover_right[5].ALOAD
iRST_n => gameover_right[6].ALOAD
iRST_n => gameover_right[7].ALOAD
iRST_n => gameover_right[8].ALOAD
iRST_n => gameover_right[9].ALOAD
iRST_n => gameover_right[10].ALOAD
iRST_n => gameover_right[11].ALOAD
iRST_n => gameover_right[12].ALOAD
iRST_n => gameover_right[13].ALOAD
iRST_n => gameover_right[14].ALOAD
iRST_n => gameover_right[15].ALOAD
iRST_n => gameover_right[16].ALOAD
iRST_n => gameover_right[17].ALOAD
iRST_n => gameover_right[18].ALOAD
iRST_n => gameover_left[0].ALOAD
iRST_n => gameover_left[1].ALOAD
iRST_n => gameover_left[2].ALOAD
iRST_n => gameover_left[3].ALOAD
iRST_n => gameover_left[4].ALOAD
iRST_n => gameover_left[5].ALOAD
iRST_n => gameover_left[6].ALOAD
iRST_n => gameover_left[7].ALOAD
iRST_n => gameover_left[8].ALOAD
iRST_n => gameover_left[9].ALOAD
iRST_n => gameover_left[10].ALOAD
iRST_n => gameover_left[11].ALOAD
iRST_n => gameover_left[12].ALOAD
iRST_n => gameover_left[13].ALOAD
iRST_n => gameover_left[14].ALOAD
iRST_n => gameover_left[15].ALOAD
iRST_n => gameover_left[16].ALOAD
iRST_n => gameover_left[17].ALOAD
iRST_n => gameover_left[18].ALOAD
iRST_n => upper_pipe3_bottom[0].ALOAD
iRST_n => upper_pipe3_bottom[1].ALOAD
iRST_n => upper_pipe3_bottom[2].ALOAD
iRST_n => upper_pipe3_bottom[3].ALOAD
iRST_n => upper_pipe3_bottom[4].ALOAD
iRST_n => upper_pipe3_bottom[5].ALOAD
iRST_n => upper_pipe3_bottom[6].ALOAD
iRST_n => upper_pipe3_bottom[7].ALOAD
iRST_n => upper_pipe3_bottom[8].ALOAD
iRST_n => upper_pipe3_bottom[9].ALOAD
iRST_n => upper_pipe3_bottom[10].ALOAD
iRST_n => upper_pipe3_bottom[11].ALOAD
iRST_n => upper_pipe3_bottom[12].ALOAD
iRST_n => upper_pipe3_bottom[13].ALOAD
iRST_n => upper_pipe3_bottom[14].ALOAD
iRST_n => upper_pipe3_bottom[15].ALOAD
iRST_n => upper_pipe3_bottom[16].ALOAD
iRST_n => upper_pipe3_bottom[17].ALOAD
iRST_n => upper_pipe3_bottom[18].ALOAD
iRST_n => upper_pipe3_top[0].ALOAD
iRST_n => upper_pipe3_top[1].ALOAD
iRST_n => upper_pipe3_top[2].ALOAD
iRST_n => upper_pipe3_top[3].ALOAD
iRST_n => upper_pipe3_top[4].ALOAD
iRST_n => upper_pipe3_top[5].ALOAD
iRST_n => upper_pipe3_top[6].ALOAD
iRST_n => upper_pipe3_top[7].ALOAD
iRST_n => upper_pipe3_top[8].ALOAD
iRST_n => upper_pipe3_top[9].ALOAD
iRST_n => upper_pipe3_top[10].ALOAD
iRST_n => upper_pipe3_top[11].ALOAD
iRST_n => upper_pipe3_top[12].ALOAD
iRST_n => upper_pipe3_top[13].ALOAD
iRST_n => upper_pipe3_top[14].ALOAD
iRST_n => upper_pipe3_top[15].ALOAD
iRST_n => upper_pipe3_top[16].ALOAD
iRST_n => upper_pipe3_top[17].ALOAD
iRST_n => upper_pipe3_top[18].ALOAD
iRST_n => upper_pipe3_right[0].ALOAD
iRST_n => upper_pipe3_right[1].ALOAD
iRST_n => upper_pipe3_right[2].ALOAD
iRST_n => upper_pipe3_right[3].ALOAD
iRST_n => upper_pipe3_right[4].ALOAD
iRST_n => upper_pipe3_right[5].ALOAD
iRST_n => upper_pipe3_right[6].ALOAD
iRST_n => upper_pipe3_right[7].ALOAD
iRST_n => upper_pipe3_right[8].ALOAD
iRST_n => upper_pipe3_right[9].ALOAD
iRST_n => upper_pipe3_right[10].ALOAD
iRST_n => upper_pipe3_right[11].ALOAD
iRST_n => upper_pipe3_right[12].ALOAD
iRST_n => upper_pipe3_right[13].ALOAD
iRST_n => upper_pipe3_right[14].ALOAD
iRST_n => upper_pipe3_right[15].ALOAD
iRST_n => upper_pipe3_right[16].ALOAD
iRST_n => upper_pipe3_right[17].ALOAD
iRST_n => upper_pipe3_right[18].ALOAD
iRST_n => upper_pipe3_left[0].ALOAD
iRST_n => upper_pipe3_left[1].ALOAD
iRST_n => upper_pipe3_left[2].ALOAD
iRST_n => upper_pipe3_left[3].ALOAD
iRST_n => upper_pipe3_left[4].ALOAD
iRST_n => upper_pipe3_left[5].ALOAD
iRST_n => upper_pipe3_left[6].ALOAD
iRST_n => upper_pipe3_left[7].ALOAD
iRST_n => upper_pipe3_left[8].ALOAD
iRST_n => upper_pipe3_left[9].ALOAD
iRST_n => upper_pipe3_left[10].ALOAD
iRST_n => upper_pipe3_left[11].ALOAD
iRST_n => upper_pipe3_left[12].ALOAD
iRST_n => upper_pipe3_left[13].ALOAD
iRST_n => upper_pipe3_left[14].ALOAD
iRST_n => upper_pipe3_left[15].ALOAD
iRST_n => upper_pipe3_left[16].ALOAD
iRST_n => upper_pipe3_left[17].ALOAD
iRST_n => upper_pipe3_left[18].ALOAD
iRST_n => lower_pipe3_bottom[0].ALOAD
iRST_n => lower_pipe3_bottom[1].ALOAD
iRST_n => lower_pipe3_bottom[2].ALOAD
iRST_n => lower_pipe3_bottom[3].ALOAD
iRST_n => lower_pipe3_bottom[4].ALOAD
iRST_n => lower_pipe3_bottom[5].ALOAD
iRST_n => lower_pipe3_bottom[6].ALOAD
iRST_n => lower_pipe3_bottom[7].ALOAD
iRST_n => lower_pipe3_bottom[8].ALOAD
iRST_n => lower_pipe3_bottom[9].ALOAD
iRST_n => lower_pipe3_bottom[10].ALOAD
iRST_n => lower_pipe3_bottom[11].ALOAD
iRST_n => lower_pipe3_bottom[12].ALOAD
iRST_n => lower_pipe3_bottom[13].ALOAD
iRST_n => lower_pipe3_bottom[14].ALOAD
iRST_n => lower_pipe3_bottom[15].ALOAD
iRST_n => lower_pipe3_bottom[16].ALOAD
iRST_n => lower_pipe3_bottom[17].ALOAD
iRST_n => lower_pipe3_bottom[18].ALOAD
iRST_n => lower_pipe3_top[0].ALOAD
iRST_n => lower_pipe3_top[1].ALOAD
iRST_n => lower_pipe3_top[2].ALOAD
iRST_n => lower_pipe3_top[3].ALOAD
iRST_n => lower_pipe3_top[4].ALOAD
iRST_n => lower_pipe3_top[5].ALOAD
iRST_n => lower_pipe3_top[6].ALOAD
iRST_n => lower_pipe3_top[7].ALOAD
iRST_n => lower_pipe3_top[8].ALOAD
iRST_n => lower_pipe3_top[9].ALOAD
iRST_n => lower_pipe3_top[10].ALOAD
iRST_n => lower_pipe3_top[11].ALOAD
iRST_n => lower_pipe3_top[12].ALOAD
iRST_n => lower_pipe3_top[13].ALOAD
iRST_n => lower_pipe3_top[14].ALOAD
iRST_n => lower_pipe3_top[15].ALOAD
iRST_n => lower_pipe3_top[16].ALOAD
iRST_n => lower_pipe3_top[17].ALOAD
iRST_n => lower_pipe3_top[18].ALOAD
iRST_n => lower_pipe3_right[0].ALOAD
iRST_n => lower_pipe3_right[1].ALOAD
iRST_n => lower_pipe3_right[2].ALOAD
iRST_n => lower_pipe3_right[3].ALOAD
iRST_n => lower_pipe3_right[4].ALOAD
iRST_n => lower_pipe3_right[5].ALOAD
iRST_n => lower_pipe3_right[6].ALOAD
iRST_n => lower_pipe3_right[7].ALOAD
iRST_n => lower_pipe3_right[8].ALOAD
iRST_n => lower_pipe3_right[9].ALOAD
iRST_n => lower_pipe3_right[10].ALOAD
iRST_n => lower_pipe3_right[11].ALOAD
iRST_n => lower_pipe3_right[12].ALOAD
iRST_n => lower_pipe3_right[13].ALOAD
iRST_n => lower_pipe3_right[14].ALOAD
iRST_n => lower_pipe3_right[15].ALOAD
iRST_n => lower_pipe3_right[16].ALOAD
iRST_n => lower_pipe3_right[17].ALOAD
iRST_n => lower_pipe3_right[18].ALOAD
iRST_n => lower_pipe3_left[0].ALOAD
iRST_n => lower_pipe3_left[1].ALOAD
iRST_n => lower_pipe3_left[2].ALOAD
iRST_n => lower_pipe3_left[3].ALOAD
iRST_n => lower_pipe3_left[4].ALOAD
iRST_n => lower_pipe3_left[5].ALOAD
iRST_n => lower_pipe3_left[6].ALOAD
iRST_n => lower_pipe3_left[7].ALOAD
iRST_n => lower_pipe3_left[8].ALOAD
iRST_n => lower_pipe3_left[9].ALOAD
iRST_n => lower_pipe3_left[10].ALOAD
iRST_n => lower_pipe3_left[11].ALOAD
iRST_n => lower_pipe3_left[12].ALOAD
iRST_n => lower_pipe3_left[13].ALOAD
iRST_n => lower_pipe3_left[14].ALOAD
iRST_n => lower_pipe3_left[15].ALOAD
iRST_n => lower_pipe3_left[16].ALOAD
iRST_n => lower_pipe3_left[17].ALOAD
iRST_n => lower_pipe3_left[18].ALOAD
iRST_n => upper_pipe2_bottom[0].ALOAD
iRST_n => upper_pipe2_bottom[1].ALOAD
iRST_n => upper_pipe2_bottom[2].ALOAD
iRST_n => upper_pipe2_bottom[3].ALOAD
iRST_n => upper_pipe2_bottom[4].ALOAD
iRST_n => upper_pipe2_bottom[5].ALOAD
iRST_n => upper_pipe2_bottom[6].ALOAD
iRST_n => upper_pipe2_bottom[7].ALOAD
iRST_n => upper_pipe2_bottom[8].ALOAD
iRST_n => upper_pipe2_bottom[9].ALOAD
iRST_n => upper_pipe2_bottom[10].ALOAD
iRST_n => upper_pipe2_bottom[11].ALOAD
iRST_n => upper_pipe2_bottom[12].ALOAD
iRST_n => upper_pipe2_bottom[13].ALOAD
iRST_n => upper_pipe2_bottom[14].ALOAD
iRST_n => upper_pipe2_bottom[15].ALOAD
iRST_n => upper_pipe2_bottom[16].ALOAD
iRST_n => upper_pipe2_bottom[17].ALOAD
iRST_n => upper_pipe2_bottom[18].ALOAD
iRST_n => upper_pipe2_top[0].ALOAD
iRST_n => upper_pipe2_top[1].ALOAD
iRST_n => upper_pipe2_top[2].ALOAD
iRST_n => upper_pipe2_top[3].ALOAD
iRST_n => upper_pipe2_top[4].ALOAD
iRST_n => upper_pipe2_top[5].ALOAD
iRST_n => upper_pipe2_top[6].ALOAD
iRST_n => upper_pipe2_top[7].ALOAD
iRST_n => upper_pipe2_top[8].ALOAD
iRST_n => upper_pipe2_top[9].ALOAD
iRST_n => upper_pipe2_top[10].ALOAD
iRST_n => upper_pipe2_top[11].ALOAD
iRST_n => upper_pipe2_top[12].ALOAD
iRST_n => upper_pipe2_top[13].ALOAD
iRST_n => upper_pipe2_top[14].ALOAD
iRST_n => upper_pipe2_top[15].ALOAD
iRST_n => upper_pipe2_top[16].ALOAD
iRST_n => upper_pipe2_top[17].ALOAD
iRST_n => upper_pipe2_top[18].ALOAD
iRST_n => upper_pipe2_right[0].ALOAD
iRST_n => upper_pipe2_right[1].ALOAD
iRST_n => upper_pipe2_right[2].ALOAD
iRST_n => upper_pipe2_right[3].ALOAD
iRST_n => upper_pipe2_right[4].ALOAD
iRST_n => upper_pipe2_right[5].ALOAD
iRST_n => upper_pipe2_right[6].ALOAD
iRST_n => upper_pipe2_right[7].ALOAD
iRST_n => upper_pipe2_right[8].ALOAD
iRST_n => upper_pipe2_right[9].ALOAD
iRST_n => upper_pipe2_right[10].ALOAD
iRST_n => upper_pipe2_right[11].ALOAD
iRST_n => upper_pipe2_right[12].ALOAD
iRST_n => upper_pipe2_right[13].ALOAD
iRST_n => upper_pipe2_right[14].ALOAD
iRST_n => upper_pipe2_right[15].ALOAD
iRST_n => upper_pipe2_right[16].ALOAD
iRST_n => upper_pipe2_right[17].ALOAD
iRST_n => upper_pipe2_right[18].ALOAD
iRST_n => upper_pipe2_left[0].ALOAD
iRST_n => upper_pipe2_left[1].ALOAD
iRST_n => upper_pipe2_left[2].ALOAD
iRST_n => upper_pipe2_left[3].ALOAD
iRST_n => upper_pipe2_left[4].ALOAD
iRST_n => upper_pipe2_left[5].ALOAD
iRST_n => upper_pipe2_left[6].ALOAD
iRST_n => upper_pipe2_left[7].ALOAD
iRST_n => upper_pipe2_left[8].ALOAD
iRST_n => upper_pipe2_left[9].ALOAD
iRST_n => upper_pipe2_left[10].ALOAD
iRST_n => upper_pipe2_left[11].ALOAD
iRST_n => upper_pipe2_left[12].ALOAD
iRST_n => upper_pipe2_left[13].ALOAD
iRST_n => upper_pipe2_left[14].ALOAD
iRST_n => upper_pipe2_left[15].ALOAD
iRST_n => upper_pipe2_left[16].ALOAD
iRST_n => upper_pipe2_left[17].ALOAD
iRST_n => upper_pipe2_left[18].ALOAD
iRST_n => lower_pipe2_bottom[0].ALOAD
iRST_n => lower_pipe2_bottom[1].ALOAD
iRST_n => lower_pipe2_bottom[2].ALOAD
iRST_n => lower_pipe2_bottom[3].ALOAD
iRST_n => lower_pipe2_bottom[4].ALOAD
iRST_n => lower_pipe2_bottom[5].ALOAD
iRST_n => lower_pipe2_bottom[6].ALOAD
iRST_n => lower_pipe2_bottom[7].ALOAD
iRST_n => lower_pipe2_bottom[8].ALOAD
iRST_n => lower_pipe2_bottom[9].ALOAD
iRST_n => lower_pipe2_bottom[10].ALOAD
iRST_n => lower_pipe2_bottom[11].ALOAD
iRST_n => lower_pipe2_bottom[12].ALOAD
iRST_n => lower_pipe2_bottom[13].ALOAD
iRST_n => lower_pipe2_bottom[14].ALOAD
iRST_n => lower_pipe2_bottom[15].ALOAD
iRST_n => lower_pipe2_bottom[16].ALOAD
iRST_n => lower_pipe2_bottom[17].ALOAD
iRST_n => lower_pipe2_bottom[18].ALOAD
iRST_n => lower_pipe2_top[0].ALOAD
iRST_n => lower_pipe2_top[1].ALOAD
iRST_n => lower_pipe2_top[2].ALOAD
iRST_n => lower_pipe2_top[3].ALOAD
iRST_n => lower_pipe2_top[4].ALOAD
iRST_n => lower_pipe2_top[5].ALOAD
iRST_n => lower_pipe2_top[6].ALOAD
iRST_n => lower_pipe2_top[7].ALOAD
iRST_n => lower_pipe2_top[8].ALOAD
iRST_n => lower_pipe2_top[9].ALOAD
iRST_n => lower_pipe2_top[10].ALOAD
iRST_n => lower_pipe2_top[11].ALOAD
iRST_n => lower_pipe2_top[12].ALOAD
iRST_n => lower_pipe2_top[13].ALOAD
iRST_n => lower_pipe2_top[14].ALOAD
iRST_n => lower_pipe2_top[15].ALOAD
iRST_n => lower_pipe2_top[16].ALOAD
iRST_n => lower_pipe2_top[17].ALOAD
iRST_n => lower_pipe2_top[18].ALOAD
iRST_n => lower_pipe2_right[0].ALOAD
iRST_n => lower_pipe2_right[1].ALOAD
iRST_n => lower_pipe2_right[2].ALOAD
iRST_n => lower_pipe2_right[3].ALOAD
iRST_n => lower_pipe2_right[4].ALOAD
iRST_n => lower_pipe2_right[5].ALOAD
iRST_n => lower_pipe2_right[6].ALOAD
iRST_n => lower_pipe2_right[7].ALOAD
iRST_n => lower_pipe2_right[8].ALOAD
iRST_n => lower_pipe2_right[9].ALOAD
iRST_n => lower_pipe2_right[10].ALOAD
iRST_n => lower_pipe2_right[11].ALOAD
iRST_n => lower_pipe2_right[12].ALOAD
iRST_n => lower_pipe2_right[13].ALOAD
iRST_n => lower_pipe2_right[14].ALOAD
iRST_n => lower_pipe2_right[15].ALOAD
iRST_n => lower_pipe2_right[16].ALOAD
iRST_n => lower_pipe2_right[17].ALOAD
iRST_n => lower_pipe2_right[18].ALOAD
iRST_n => lower_pipe2_left[0].ALOAD
iRST_n => lower_pipe2_left[1].ALOAD
iRST_n => lower_pipe2_left[2].ALOAD
iRST_n => lower_pipe2_left[3].ALOAD
iRST_n => lower_pipe2_left[4].ALOAD
iRST_n => lower_pipe2_left[5].ALOAD
iRST_n => lower_pipe2_left[6].ALOAD
iRST_n => lower_pipe2_left[7].ALOAD
iRST_n => lower_pipe2_left[8].ALOAD
iRST_n => lower_pipe2_left[9].ALOAD
iRST_n => lower_pipe2_left[10].ALOAD
iRST_n => lower_pipe2_left[11].ALOAD
iRST_n => lower_pipe2_left[12].ALOAD
iRST_n => lower_pipe2_left[13].ALOAD
iRST_n => lower_pipe2_left[14].ALOAD
iRST_n => lower_pipe2_left[15].ALOAD
iRST_n => lower_pipe2_left[16].ALOAD
iRST_n => lower_pipe2_left[17].ALOAD
iRST_n => lower_pipe2_left[18].ALOAD
iRST_n => upper_pipe_bottom[0].ALOAD
iRST_n => upper_pipe_bottom[1].ALOAD
iRST_n => upper_pipe_bottom[2].ALOAD
iRST_n => upper_pipe_bottom[3].ALOAD
iRST_n => upper_pipe_bottom[4].ALOAD
iRST_n => upper_pipe_bottom[5].ALOAD
iRST_n => upper_pipe_bottom[6].ALOAD
iRST_n => upper_pipe_bottom[7].ALOAD
iRST_n => upper_pipe_bottom[8].ALOAD
iRST_n => upper_pipe_bottom[9].ALOAD
iRST_n => upper_pipe_bottom[10].ALOAD
iRST_n => upper_pipe_bottom[11].ALOAD
iRST_n => upper_pipe_bottom[12].ALOAD
iRST_n => upper_pipe_bottom[13].ALOAD
iRST_n => upper_pipe_bottom[14].ALOAD
iRST_n => upper_pipe_bottom[15].ALOAD
iRST_n => upper_pipe_bottom[16].ALOAD
iRST_n => upper_pipe_bottom[17].ALOAD
iRST_n => upper_pipe_bottom[18].ALOAD
iRST_n => upper_pipe_top[0].ALOAD
iRST_n => upper_pipe_top[1].ALOAD
iRST_n => upper_pipe_top[2].ALOAD
iRST_n => upper_pipe_top[3].ALOAD
iRST_n => upper_pipe_top[4].ALOAD
iRST_n => upper_pipe_top[5].ALOAD
iRST_n => upper_pipe_top[6].ALOAD
iRST_n => upper_pipe_top[7].ALOAD
iRST_n => upper_pipe_top[8].ALOAD
iRST_n => upper_pipe_top[9].ALOAD
iRST_n => upper_pipe_top[10].ALOAD
iRST_n => upper_pipe_top[11].ALOAD
iRST_n => upper_pipe_top[12].ALOAD
iRST_n => upper_pipe_top[13].ALOAD
iRST_n => upper_pipe_top[14].ALOAD
iRST_n => upper_pipe_top[15].ALOAD
iRST_n => upper_pipe_top[16].ALOAD
iRST_n => upper_pipe_top[17].ALOAD
iRST_n => upper_pipe_top[18].ALOAD
iRST_n => upper_pipe_right[0].ALOAD
iRST_n => upper_pipe_right[1].ALOAD
iRST_n => upper_pipe_right[2].ALOAD
iRST_n => upper_pipe_right[3].ALOAD
iRST_n => upper_pipe_right[4].ALOAD
iRST_n => upper_pipe_right[5].ALOAD
iRST_n => upper_pipe_right[6].ALOAD
iRST_n => upper_pipe_right[7].ALOAD
iRST_n => upper_pipe_right[8].ALOAD
iRST_n => upper_pipe_right[9].ALOAD
iRST_n => upper_pipe_right[10].ALOAD
iRST_n => upper_pipe_right[11].ALOAD
iRST_n => upper_pipe_right[12].ALOAD
iRST_n => upper_pipe_right[13].ALOAD
iRST_n => upper_pipe_right[14].ALOAD
iRST_n => upper_pipe_right[15].ALOAD
iRST_n => upper_pipe_right[16].ALOAD
iRST_n => upper_pipe_right[17].ALOAD
iRST_n => upper_pipe_right[18].ALOAD
iRST_n => upper_pipe_left[0].ALOAD
iRST_n => upper_pipe_left[1].ALOAD
iRST_n => upper_pipe_left[2].ALOAD
iRST_n => upper_pipe_left[3].ALOAD
iRST_n => upper_pipe_left[4].ALOAD
iRST_n => upper_pipe_left[5].ALOAD
iRST_n => upper_pipe_left[6].ALOAD
iRST_n => upper_pipe_left[7].ALOAD
iRST_n => upper_pipe_left[8].ALOAD
iRST_n => upper_pipe_left[9].ALOAD
iRST_n => upper_pipe_left[10].ALOAD
iRST_n => upper_pipe_left[11].ALOAD
iRST_n => upper_pipe_left[12].ALOAD
iRST_n => upper_pipe_left[13].ALOAD
iRST_n => upper_pipe_left[14].ALOAD
iRST_n => upper_pipe_left[15].ALOAD
iRST_n => upper_pipe_left[16].ALOAD
iRST_n => upper_pipe_left[17].ALOAD
iRST_n => upper_pipe_left[18].ALOAD
iRST_n => lower_pipe_bottom[0].ALOAD
iRST_n => lower_pipe_bottom[1].ALOAD
iRST_n => lower_pipe_bottom[2].ALOAD
iRST_n => lower_pipe_bottom[3].ALOAD
iRST_n => lower_pipe_bottom[4].ALOAD
iRST_n => lower_pipe_bottom[5].ALOAD
iRST_n => lower_pipe_bottom[6].ALOAD
iRST_n => lower_pipe_bottom[7].ALOAD
iRST_n => lower_pipe_bottom[8].ALOAD
iRST_n => lower_pipe_bottom[9].ALOAD
iRST_n => lower_pipe_bottom[10].ALOAD
iRST_n => lower_pipe_bottom[11].ALOAD
iRST_n => lower_pipe_bottom[12].ALOAD
iRST_n => lower_pipe_bottom[13].ALOAD
iRST_n => lower_pipe_bottom[14].ALOAD
iRST_n => lower_pipe_bottom[15].ALOAD
iRST_n => lower_pipe_bottom[16].ALOAD
iRST_n => lower_pipe_bottom[17].ALOAD
iRST_n => lower_pipe_bottom[18].ALOAD
iRST_n => lower_pipe_top[0].ALOAD
iRST_n => lower_pipe_top[1].ALOAD
iRST_n => lower_pipe_top[2].ALOAD
iRST_n => lower_pipe_top[3].ALOAD
iRST_n => lower_pipe_top[4].ALOAD
iRST_n => lower_pipe_top[5].ALOAD
iRST_n => lower_pipe_top[6].ALOAD
iRST_n => lower_pipe_top[7].ALOAD
iRST_n => lower_pipe_top[8].ALOAD
iRST_n => lower_pipe_top[9].ALOAD
iRST_n => lower_pipe_top[10].ALOAD
iRST_n => lower_pipe_top[11].ALOAD
iRST_n => lower_pipe_top[12].ALOAD
iRST_n => lower_pipe_top[13].ALOAD
iRST_n => lower_pipe_top[14].ALOAD
iRST_n => lower_pipe_top[15].ALOAD
iRST_n => lower_pipe_top[16].ALOAD
iRST_n => lower_pipe_top[17].ALOAD
iRST_n => lower_pipe_top[18].ALOAD
iRST_n => lower_pipe_right[0].ALOAD
iRST_n => lower_pipe_right[1].ALOAD
iRST_n => lower_pipe_right[2].ALOAD
iRST_n => lower_pipe_right[3].ALOAD
iRST_n => lower_pipe_right[4].ALOAD
iRST_n => lower_pipe_right[5].ALOAD
iRST_n => lower_pipe_right[6].ALOAD
iRST_n => lower_pipe_right[7].ALOAD
iRST_n => lower_pipe_right[8].ALOAD
iRST_n => lower_pipe_right[9].ALOAD
iRST_n => lower_pipe_right[10].ALOAD
iRST_n => lower_pipe_right[11].ALOAD
iRST_n => lower_pipe_right[12].ALOAD
iRST_n => lower_pipe_right[13].ALOAD
iRST_n => lower_pipe_right[14].ALOAD
iRST_n => lower_pipe_right[15].ALOAD
iRST_n => lower_pipe_right[16].ALOAD
iRST_n => lower_pipe_right[17].ALOAD
iRST_n => lower_pipe_right[18].ALOAD
iRST_n => lower_pipe_left[0].ALOAD
iRST_n => lower_pipe_left[1].ALOAD
iRST_n => lower_pipe_left[2].ALOAD
iRST_n => lower_pipe_left[3].ALOAD
iRST_n => lower_pipe_left[4].ALOAD
iRST_n => lower_pipe_left[5].ALOAD
iRST_n => lower_pipe_left[6].ALOAD
iRST_n => lower_pipe_left[7].ALOAD
iRST_n => lower_pipe_left[8].ALOAD
iRST_n => lower_pipe_left[9].ALOAD
iRST_n => lower_pipe_left[10].ALOAD
iRST_n => lower_pipe_left[11].ALOAD
iRST_n => lower_pipe_left[12].ALOAD
iRST_n => lower_pipe_left[13].ALOAD
iRST_n => lower_pipe_left[14].ALOAD
iRST_n => lower_pipe_left[15].ALOAD
iRST_n => lower_pipe_left[16].ALOAD
iRST_n => lower_pipe_left[17].ALOAD
iRST_n => lower_pipe_left[18].ALOAD
iRST_n => bird_bottom[0].ALOAD
iRST_n => bird_bottom[1].ALOAD
iRST_n => bird_bottom[2].ALOAD
iRST_n => bird_bottom[3].ALOAD
iRST_n => bird_bottom[4].ALOAD
iRST_n => bird_bottom[5].ALOAD
iRST_n => bird_bottom[6].ALOAD
iRST_n => bird_bottom[7].ALOAD
iRST_n => bird_bottom[8].ALOAD
iRST_n => bird_bottom[9].ALOAD
iRST_n => bird_bottom[10].ALOAD
iRST_n => bird_bottom[11].ALOAD
iRST_n => bird_bottom[12].ALOAD
iRST_n => bird_bottom[13].ALOAD
iRST_n => bird_bottom[14].ALOAD
iRST_n => bird_bottom[15].ALOAD
iRST_n => bird_bottom[16].ALOAD
iRST_n => bird_bottom[17].ALOAD
iRST_n => bird_bottom[18].ALOAD
iRST_n => bird_top[0].ALOAD
iRST_n => bird_top[1].ALOAD
iRST_n => bird_top[2].ALOAD
iRST_n => bird_top[3].ALOAD
iRST_n => bird_top[4].ALOAD
iRST_n => bird_top[5].ALOAD
iRST_n => bird_top[6].ALOAD
iRST_n => bird_top[7].ALOAD
iRST_n => bird_top[8].ALOAD
iRST_n => bird_top[9].ALOAD
iRST_n => bird_top[10].ALOAD
iRST_n => bird_top[11].ALOAD
iRST_n => bird_top[12].ALOAD
iRST_n => bird_top[13].ALOAD
iRST_n => bird_top[14].ALOAD
iRST_n => bird_top[15].ALOAD
iRST_n => bird_top[16].ALOAD
iRST_n => bird_top[17].ALOAD
iRST_n => bird_top[18].ALOAD
iRST_n => bird_right[0].ALOAD
iRST_n => bird_right[1].ALOAD
iRST_n => bird_right[2].ALOAD
iRST_n => bird_right[3].ALOAD
iRST_n => bird_right[4].ALOAD
iRST_n => bird_right[5].ALOAD
iRST_n => bird_right[6].ALOAD
iRST_n => bird_right[7].ALOAD
iRST_n => bird_right[8].ALOAD
iRST_n => bird_right[9].ALOAD
iRST_n => bird_right[10].ALOAD
iRST_n => bird_right[11].ALOAD
iRST_n => bird_right[12].ALOAD
iRST_n => bird_right[13].ALOAD
iRST_n => bird_right[14].ALOAD
iRST_n => bird_right[15].ALOAD
iRST_n => bird_right[16].ALOAD
iRST_n => bird_right[17].ALOAD
iRST_n => bird_right[18].ALOAD
iRST_n => bird_left[0].ALOAD
iRST_n => bird_left[1].ALOAD
iRST_n => bird_left[2].ALOAD
iRST_n => bird_left[3].ALOAD
iRST_n => bird_left[4].ALOAD
iRST_n => bird_left[5].ALOAD
iRST_n => bird_left[6].ALOAD
iRST_n => bird_left[7].ALOAD
iRST_n => bird_left[8].ALOAD
iRST_n => bird_left[9].ALOAD
iRST_n => bird_left[10].ALOAD
iRST_n => bird_left[11].ALOAD
iRST_n => bird_left[12].ALOAD
iRST_n => bird_left[13].ALOAD
iRST_n => bird_left[14].ALOAD
iRST_n => bird_left[15].ALOAD
iRST_n => bird_left[16].ALOAD
iRST_n => bird_left[17].ALOAD
iRST_n => bird_left[18].ALOAD
iRST_n => animation_count[0].ALOAD
iRST_n => animation_count[1].ALOAD
iRST_n => animation_count[2].ALOAD
iRST_n => animation_count[3].ALOAD
iRST_n => animation_count[4].ALOAD
iRST_n => drawing_gameover.ACLR
iRST_n => drawing_upper_pipe3.ACLR
iRST_n => drawing_lower_pipe3.ACLR
iRST_n => drawing_upper_pipe2.ACLR
iRST_n => drawing_lower_pipe2.ACLR
iRST_n => drawing_upper_pipe.ACLR
iRST_n => drawing_lower_pipe.ACLR
iRST_n => drawing_bird.ACLR
iRST_n => gameover_static_curr[0].ALOAD
iRST_n => gameover_static_curr[1].ALOAD
iRST_n => gameover_static_curr[2].ALOAD
iRST_n => gameover_static_curr[3].ALOAD
iRST_n => gameover_static_curr[4].ALOAD
iRST_n => gameover_static_curr[5].ALOAD
iRST_n => gameover_static_curr[6].ALOAD
iRST_n => gameover_static_curr[7].ALOAD
iRST_n => gameover_static_curr[8].ALOAD
iRST_n => gameover_static_curr[9].ALOAD
iRST_n => gameover_static_curr[10].ALOAD
iRST_n => gameover_static_curr[11].ALOAD
iRST_n => gameover_static_curr[12].ALOAD
iRST_n => gameover_static_curr[13].ALOAD
iRST_n => gameover_static_curr[14].ALOAD
iRST_n => gameover_static_curr[15].ALOAD
iRST_n => gameover_static_curr[16].ALOAD
iRST_n => upper_pipe3_static_curr[0].ALOAD
iRST_n => upper_pipe3_static_curr[1].ALOAD
iRST_n => upper_pipe3_static_curr[2].ALOAD
iRST_n => upper_pipe3_static_curr[3].ALOAD
iRST_n => upper_pipe3_static_curr[4].ALOAD
iRST_n => upper_pipe3_static_curr[5].ALOAD
iRST_n => upper_pipe3_static_curr[6].ALOAD
iRST_n => upper_pipe3_static_curr[7].ALOAD
iRST_n => upper_pipe3_static_curr[8].ALOAD
iRST_n => upper_pipe3_static_curr[9].ALOAD
iRST_n => upper_pipe3_static_curr[10].ALOAD
iRST_n => upper_pipe3_static_curr[11].ALOAD
iRST_n => upper_pipe3_static_curr[12].ALOAD
iRST_n => upper_pipe3_static_curr[13].ALOAD
iRST_n => upper_pipe3_static_curr[14].ALOAD
iRST_n => upper_pipe3_static_curr[15].ALOAD
iRST_n => upper_pipe3_static_curr[16].ALOAD
iRST_n => lower_pipe3_static_curr[0].ALOAD
iRST_n => lower_pipe3_static_curr[1].ALOAD
iRST_n => lower_pipe3_static_curr[2].ALOAD
iRST_n => lower_pipe3_static_curr[3].ALOAD
iRST_n => lower_pipe3_static_curr[4].ALOAD
iRST_n => lower_pipe3_static_curr[5].ALOAD
iRST_n => lower_pipe3_static_curr[6].ALOAD
iRST_n => lower_pipe3_static_curr[7].ALOAD
iRST_n => lower_pipe3_static_curr[8].ALOAD
iRST_n => lower_pipe3_static_curr[9].ALOAD
iRST_n => lower_pipe3_static_curr[10].ALOAD
iRST_n => lower_pipe3_static_curr[11].ALOAD
iRST_n => lower_pipe3_static_curr[12].ALOAD
iRST_n => lower_pipe3_static_curr[13].ALOAD
iRST_n => lower_pipe3_static_curr[14].ALOAD
iRST_n => lower_pipe3_static_curr[15].ALOAD
iRST_n => lower_pipe3_static_curr[16].ALOAD
iRST_n => upper_pipe2_static_curr[0].ALOAD
iRST_n => upper_pipe2_static_curr[1].ALOAD
iRST_n => upper_pipe2_static_curr[2].ALOAD
iRST_n => upper_pipe2_static_curr[3].ALOAD
iRST_n => upper_pipe2_static_curr[4].ALOAD
iRST_n => upper_pipe2_static_curr[5].ALOAD
iRST_n => upper_pipe2_static_curr[6].ALOAD
iRST_n => upper_pipe2_static_curr[7].ALOAD
iRST_n => upper_pipe2_static_curr[8].ALOAD
iRST_n => upper_pipe2_static_curr[9].ALOAD
iRST_n => upper_pipe2_static_curr[10].ALOAD
iRST_n => upper_pipe2_static_curr[11].ALOAD
iRST_n => upper_pipe2_static_curr[12].ALOAD
iRST_n => upper_pipe2_static_curr[13].ALOAD
iRST_n => upper_pipe2_static_curr[14].ALOAD
iRST_n => upper_pipe2_static_curr[15].ALOAD
iRST_n => upper_pipe2_static_curr[16].ALOAD
iRST_n => lower_pipe2_static_curr[0].ALOAD
iRST_n => lower_pipe2_static_curr[1].ALOAD
iRST_n => lower_pipe2_static_curr[2].ALOAD
iRST_n => lower_pipe2_static_curr[3].ALOAD
iRST_n => lower_pipe2_static_curr[4].ALOAD
iRST_n => lower_pipe2_static_curr[5].ALOAD
iRST_n => lower_pipe2_static_curr[6].ALOAD
iRST_n => lower_pipe2_static_curr[7].ALOAD
iRST_n => lower_pipe2_static_curr[8].ALOAD
iRST_n => lower_pipe2_static_curr[9].ALOAD
iRST_n => lower_pipe2_static_curr[10].ALOAD
iRST_n => lower_pipe2_static_curr[11].ALOAD
iRST_n => lower_pipe2_static_curr[12].ALOAD
iRST_n => lower_pipe2_static_curr[13].ALOAD
iRST_n => lower_pipe2_static_curr[14].ALOAD
iRST_n => lower_pipe2_static_curr[15].ALOAD
iRST_n => lower_pipe2_static_curr[16].ALOAD
iRST_n => upper_pipe_static_curr[0].ALOAD
iRST_n => upper_pipe_static_curr[1].ALOAD
iRST_n => upper_pipe_static_curr[2].ALOAD
iRST_n => upper_pipe_static_curr[3].ALOAD
iRST_n => upper_pipe_static_curr[4].ALOAD
iRST_n => upper_pipe_static_curr[5].ALOAD
iRST_n => upper_pipe_static_curr[6].ALOAD
iRST_n => upper_pipe_static_curr[7].ALOAD
iRST_n => upper_pipe_static_curr[8].ALOAD
iRST_n => upper_pipe_static_curr[9].ALOAD
iRST_n => upper_pipe_static_curr[10].ALOAD
iRST_n => upper_pipe_static_curr[11].ALOAD
iRST_n => upper_pipe_static_curr[12].ALOAD
iRST_n => upper_pipe_static_curr[13].ALOAD
iRST_n => upper_pipe_static_curr[14].ALOAD
iRST_n => upper_pipe_static_curr[15].ALOAD
iRST_n => upper_pipe_static_curr[16].ALOAD
iRST_n => lower_pipe_static_curr[0].ALOAD
iRST_n => lower_pipe_static_curr[1].ALOAD
iRST_n => lower_pipe_static_curr[2].ALOAD
iRST_n => lower_pipe_static_curr[3].ALOAD
iRST_n => lower_pipe_static_curr[4].ALOAD
iRST_n => lower_pipe_static_curr[5].ALOAD
iRST_n => lower_pipe_static_curr[6].ALOAD
iRST_n => lower_pipe_static_curr[7].ALOAD
iRST_n => lower_pipe_static_curr[8].ALOAD
iRST_n => lower_pipe_static_curr[9].ALOAD
iRST_n => lower_pipe_static_curr[10].ALOAD
iRST_n => lower_pipe_static_curr[11].ALOAD
iRST_n => lower_pipe_static_curr[12].ALOAD
iRST_n => lower_pipe_static_curr[13].ALOAD
iRST_n => lower_pipe_static_curr[14].ALOAD
iRST_n => lower_pipe_static_curr[15].ALOAD
iRST_n => lower_pipe_static_curr[16].ALOAD
iRST_n => bird_static_curr[0].ALOAD
iRST_n => bird_static_curr[1].ALOAD
iRST_n => bird_static_curr[2].ALOAD
iRST_n => bird_static_curr[3].ALOAD
iRST_n => bird_static_curr[4].ALOAD
iRST_n => bird_static_curr[5].ALOAD
iRST_n => bird_static_curr[6].ALOAD
iRST_n => bird_static_curr[7].ALOAD
iRST_n => bird_static_curr[8].ALOAD
iRST_n => bird_static_curr[9].ALOAD
iRST_n => bird_static_curr[10].ALOAD
iRST_n => bird_static_curr[11].ALOAD
iRST_n => bird_static_curr[12].ALOAD
iRST_n => bird_static_curr[13].ALOAD
iRST_n => bird_static_curr[14].ALOAD
iRST_n => bird_static_curr[15].ALOAD
iRST_n => bird_static_curr[16].ALOAD
iRST_n => gameover_pixels_drawn[0].ACLR
iRST_n => gameover_pixels_drawn[1].ACLR
iRST_n => gameover_pixels_drawn[2].ACLR
iRST_n => gameover_pixels_drawn[3].ACLR
iRST_n => gameover_pixels_drawn[4].ACLR
iRST_n => gameover_pixels_drawn[5].ACLR
iRST_n => gameover_pixels_drawn[6].ACLR
iRST_n => gameover_pixels_drawn[7].ACLR
iRST_n => gameover_pixels_drawn[8].ACLR
iRST_n => gameover_pixels_drawn[9].ACLR
iRST_n => gameover_pixels_drawn[10].ACLR
iRST_n => gameover_pixels_drawn[11].ACLR
iRST_n => gameover_pixels_drawn[12].ACLR
iRST_n => gameover_pixels_drawn[13].ACLR
iRST_n => gameover_pixels_drawn[14].ACLR
iRST_n => gameover_pixels_drawn[15].ACLR
iRST_n => gameover_pixels_drawn[16].ACLR
iRST_n => gameover_pixels_drawn[17].ACLR
iRST_n => gameover_pixels_drawn[18].ACLR
iRST_n => upper_pipe3_pixels_drawn[0].ACLR
iRST_n => upper_pipe3_pixels_drawn[1].ACLR
iRST_n => upper_pipe3_pixels_drawn[2].ACLR
iRST_n => upper_pipe3_pixels_drawn[3].ACLR
iRST_n => upper_pipe3_pixels_drawn[4].ACLR
iRST_n => upper_pipe3_pixels_drawn[5].ACLR
iRST_n => upper_pipe3_pixels_drawn[6].ACLR
iRST_n => upper_pipe3_pixels_drawn[7].ACLR
iRST_n => upper_pipe3_pixels_drawn[8].ACLR
iRST_n => upper_pipe3_pixels_drawn[9].ACLR
iRST_n => upper_pipe3_pixels_drawn[10].ACLR
iRST_n => upper_pipe3_pixels_drawn[11].ACLR
iRST_n => upper_pipe3_pixels_drawn[12].ACLR
iRST_n => upper_pipe3_pixels_drawn[13].ACLR
iRST_n => upper_pipe3_pixels_drawn[14].ACLR
iRST_n => upper_pipe3_pixels_drawn[15].ACLR
iRST_n => upper_pipe3_pixels_drawn[16].ACLR
iRST_n => upper_pipe3_pixels_drawn[17].ACLR
iRST_n => upper_pipe3_pixels_drawn[18].ACLR
iRST_n => lower_pipe3_pixels_drawn[0].ACLR
iRST_n => lower_pipe3_pixels_drawn[1].ACLR
iRST_n => lower_pipe3_pixels_drawn[2].ACLR
iRST_n => lower_pipe3_pixels_drawn[3].ACLR
iRST_n => lower_pipe3_pixels_drawn[4].ACLR
iRST_n => lower_pipe3_pixels_drawn[5].ACLR
iRST_n => lower_pipe3_pixels_drawn[6].ACLR
iRST_n => lower_pipe3_pixels_drawn[7].ACLR
iRST_n => lower_pipe3_pixels_drawn[8].ACLR
iRST_n => lower_pipe3_pixels_drawn[9].ACLR
iRST_n => lower_pipe3_pixels_drawn[10].ACLR
iRST_n => lower_pipe3_pixels_drawn[11].ACLR
iRST_n => lower_pipe3_pixels_drawn[12].ACLR
iRST_n => lower_pipe3_pixels_drawn[13].ACLR
iRST_n => lower_pipe3_pixels_drawn[14].ACLR
iRST_n => lower_pipe3_pixels_drawn[15].ACLR
iRST_n => lower_pipe3_pixels_drawn[16].ACLR
iRST_n => lower_pipe3_pixels_drawn[17].ACLR
iRST_n => lower_pipe3_pixels_drawn[18].ACLR
iRST_n => upper_pipe2_pixels_drawn[0].ACLR
iRST_n => upper_pipe2_pixels_drawn[1].ACLR
iRST_n => upper_pipe2_pixels_drawn[2].ACLR
iRST_n => upper_pipe2_pixels_drawn[3].ACLR
iRST_n => upper_pipe2_pixels_drawn[4].ACLR
iRST_n => upper_pipe2_pixels_drawn[5].ACLR
iRST_n => upper_pipe2_pixels_drawn[6].ACLR
iRST_n => upper_pipe2_pixels_drawn[7].ACLR
iRST_n => upper_pipe2_pixels_drawn[8].ACLR
iRST_n => upper_pipe2_pixels_drawn[9].ACLR
iRST_n => upper_pipe2_pixels_drawn[10].ACLR
iRST_n => upper_pipe2_pixels_drawn[11].ACLR
iRST_n => upper_pipe2_pixels_drawn[12].ACLR
iRST_n => upper_pipe2_pixels_drawn[13].ACLR
iRST_n => upper_pipe2_pixels_drawn[14].ACLR
iRST_n => upper_pipe2_pixels_drawn[15].ACLR
iRST_n => upper_pipe2_pixels_drawn[16].ACLR
iRST_n => upper_pipe2_pixels_drawn[17].ACLR
iRST_n => upper_pipe2_pixels_drawn[18].ACLR
iRST_n => lower_pipe2_pixels_drawn[0].ACLR
iRST_n => lower_pipe2_pixels_drawn[1].ACLR
iRST_n => lower_pipe2_pixels_drawn[2].ACLR
iRST_n => lower_pipe2_pixels_drawn[3].ACLR
iRST_n => lower_pipe2_pixels_drawn[4].ACLR
iRST_n => lower_pipe2_pixels_drawn[5].ACLR
iRST_n => lower_pipe2_pixels_drawn[6].ACLR
iRST_n => lower_pipe2_pixels_drawn[7].ACLR
iRST_n => lower_pipe2_pixels_drawn[8].ACLR
iRST_n => lower_pipe2_pixels_drawn[9].ACLR
iRST_n => lower_pipe2_pixels_drawn[10].ACLR
iRST_n => lower_pipe2_pixels_drawn[11].ACLR
iRST_n => lower_pipe2_pixels_drawn[12].ACLR
iRST_n => lower_pipe2_pixels_drawn[13].ACLR
iRST_n => lower_pipe2_pixels_drawn[14].ACLR
iRST_n => lower_pipe2_pixels_drawn[15].ACLR
iRST_n => lower_pipe2_pixels_drawn[16].ACLR
iRST_n => lower_pipe2_pixels_drawn[17].ACLR
iRST_n => lower_pipe2_pixels_drawn[18].ACLR
iRST_n => upper_pipe_pixels_drawn[0].ACLR
iRST_n => upper_pipe_pixels_drawn[1].ACLR
iRST_n => upper_pipe_pixels_drawn[2].ACLR
iRST_n => upper_pipe_pixels_drawn[3].ACLR
iRST_n => upper_pipe_pixels_drawn[4].ACLR
iRST_n => upper_pipe_pixels_drawn[5].ACLR
iRST_n => upper_pipe_pixels_drawn[6].ACLR
iRST_n => upper_pipe_pixels_drawn[7].ACLR
iRST_n => upper_pipe_pixels_drawn[8].ACLR
iRST_n => upper_pipe_pixels_drawn[9].ACLR
iRST_n => upper_pipe_pixels_drawn[10].ACLR
iRST_n => upper_pipe_pixels_drawn[11].ACLR
iRST_n => upper_pipe_pixels_drawn[12].ACLR
iRST_n => upper_pipe_pixels_drawn[13].ACLR
iRST_n => upper_pipe_pixels_drawn[14].ACLR
iRST_n => upper_pipe_pixels_drawn[15].ACLR
iRST_n => upper_pipe_pixels_drawn[16].ACLR
iRST_n => upper_pipe_pixels_drawn[17].ACLR
iRST_n => upper_pipe_pixels_drawn[18].ACLR
iRST_n => lower_pipe_pixels_drawn[0].ACLR
iRST_n => lower_pipe_pixels_drawn[1].ACLR
iRST_n => lower_pipe_pixels_drawn[2].ACLR
iRST_n => lower_pipe_pixels_drawn[3].ACLR
iRST_n => lower_pipe_pixels_drawn[4].ACLR
iRST_n => lower_pipe_pixels_drawn[5].ACLR
iRST_n => lower_pipe_pixels_drawn[6].ACLR
iRST_n => lower_pipe_pixels_drawn[7].ACLR
iRST_n => lower_pipe_pixels_drawn[8].ACLR
iRST_n => lower_pipe_pixels_drawn[9].ACLR
iRST_n => lower_pipe_pixels_drawn[10].ACLR
iRST_n => lower_pipe_pixels_drawn[11].ACLR
iRST_n => lower_pipe_pixels_drawn[12].ACLR
iRST_n => lower_pipe_pixels_drawn[13].ACLR
iRST_n => lower_pipe_pixels_drawn[14].ACLR
iRST_n => lower_pipe_pixels_drawn[15].ACLR
iRST_n => lower_pipe_pixels_drawn[16].ACLR
iRST_n => lower_pipe_pixels_drawn[17].ACLR
iRST_n => lower_pipe_pixels_drawn[18].ACLR
iRST_n => bird_pixels_drawn[0].ACLR
iRST_n => bird_pixels_drawn[1].ACLR
iRST_n => bird_pixels_drawn[2].ACLR
iRST_n => bird_pixels_drawn[3].ACLR
iRST_n => bird_pixels_drawn[4].ACLR
iRST_n => bird_pixels_drawn[5].ACLR
iRST_n => bird_pixels_drawn[6].ACLR
iRST_n => bird_pixels_drawn[7].ACLR
iRST_n => bird_pixels_drawn[8].ACLR
iRST_n => bird_pixels_drawn[9].ACLR
iRST_n => bird_pixels_drawn[10].ACLR
iRST_n => bird_pixels_drawn[11].ACLR
iRST_n => bird_pixels_drawn[12].ACLR
iRST_n => bird_pixels_drawn[13].ACLR
iRST_n => bird_pixels_drawn[14].ACLR
iRST_n => bird_pixels_drawn[15].ACLR
iRST_n => bird_pixels_drawn[16].ACLR
iRST_n => bird_pixels_drawn[17].ACLR
iRST_n => bird_pixels_drawn[18].ACLR
iRST_n => static_ADDR[0].ACLR
iRST_n => static_ADDR[1].ACLR
iRST_n => static_ADDR[2].ACLR
iRST_n => static_ADDR[3].ACLR
iRST_n => static_ADDR[4].ACLR
iRST_n => static_ADDR[5].ACLR
iRST_n => static_ADDR[6].ACLR
iRST_n => static_ADDR[7].ACLR
iRST_n => static_ADDR[8].ACLR
iRST_n => static_ADDR[9].ACLR
iRST_n => static_ADDR[10].ACLR
iRST_n => static_ADDR[11].ACLR
iRST_n => static_ADDR[12].ACLR
iRST_n => static_ADDR[13].ACLR
iRST_n => static_ADDR[14].ACLR
iRST_n => static_ADDR[15].ACLR
iRST_n => static_ADDR[16].ACLR
iRST_n => dynamic_ADDR[0].ACLR
iRST_n => dynamic_ADDR[1].ACLR
iRST_n => dynamic_ADDR[2].ACLR
iRST_n => dynamic_ADDR[3].ACLR
iRST_n => dynamic_ADDR[4].ACLR
iRST_n => dynamic_ADDR[5].ACLR
iRST_n => dynamic_ADDR[6].ACLR
iRST_n => dynamic_ADDR[7].ACLR
iRST_n => dynamic_ADDR[8].ACLR
iRST_n => dynamic_ADDR[9].ACLR
iRST_n => dynamic_ADDR[10].ACLR
iRST_n => dynamic_ADDR[11].ACLR
iRST_n => dynamic_ADDR[12].ACLR
iRST_n => dynamic_ADDR[13].ACLR
iRST_n => dynamic_ADDR[14].ACLR
iRST_n => dynamic_ADDR[15].ACLR
iRST_n => dynamic_ADDR[16].ACLR
iRST_n => dynamic_ADDR[17].ACLR
iRST_n => dynamic_ADDR[18].ACLR
iVGA_CLK => iVGA_CLK.IN2
oBLANK_n <= oBLANK_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
oHS <= oHS~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVS <= oVS~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[0] <= bgr_data[16].DB_MAX_OUTPUT_PORT_TYPE
b_data[1] <= bgr_data[17].DB_MAX_OUTPUT_PORT_TYPE
b_data[2] <= bgr_data[18].DB_MAX_OUTPUT_PORT_TYPE
b_data[3] <= bgr_data[19].DB_MAX_OUTPUT_PORT_TYPE
b_data[4] <= bgr_data[20].DB_MAX_OUTPUT_PORT_TYPE
b_data[5] <= bgr_data[21].DB_MAX_OUTPUT_PORT_TYPE
b_data[6] <= bgr_data[22].DB_MAX_OUTPUT_PORT_TYPE
b_data[7] <= bgr_data[23].DB_MAX_OUTPUT_PORT_TYPE
g_data[0] <= bgr_data[8].DB_MAX_OUTPUT_PORT_TYPE
g_data[1] <= bgr_data[9].DB_MAX_OUTPUT_PORT_TYPE
g_data[2] <= bgr_data[10].DB_MAX_OUTPUT_PORT_TYPE
g_data[3] <= bgr_data[11].DB_MAX_OUTPUT_PORT_TYPE
g_data[4] <= bgr_data[12].DB_MAX_OUTPUT_PORT_TYPE
g_data[5] <= bgr_data[13].DB_MAX_OUTPUT_PORT_TYPE
g_data[6] <= bgr_data[14].DB_MAX_OUTPUT_PORT_TYPE
g_data[7] <= bgr_data[15].DB_MAX_OUTPUT_PORT_TYPE
r_data[0] <= bgr_data[0].DB_MAX_OUTPUT_PORT_TYPE
r_data[1] <= bgr_data[1].DB_MAX_OUTPUT_PORT_TYPE
r_data[2] <= bgr_data[2].DB_MAX_OUTPUT_PORT_TYPE
r_data[3] <= bgr_data[3].DB_MAX_OUTPUT_PORT_TYPE
r_data[4] <= bgr_data[4].DB_MAX_OUTPUT_PORT_TYPE
r_data[5] <= bgr_data[5].DB_MAX_OUTPUT_PORT_TYPE
r_data[6] <= bgr_data[6].DB_MAX_OUTPUT_PORT_TYPE
r_data[7] <= bgr_data[7].DB_MAX_OUTPUT_PORT_TYPE
bird_y_long[0] => Add11.IN38
bird_y_long[0] => bird_top.DATAB
bird_y_long[1] => Add11.IN37
bird_y_long[1] => bird_top.DATAB
bird_y_long[2] => Add11.IN36
bird_y_long[2] => bird_top.DATAB
bird_y_long[3] => Add11.IN35
bird_y_long[3] => bird_top.DATAB
bird_y_long[4] => Add11.IN34
bird_y_long[4] => bird_top.DATAB
bird_y_long[5] => Add11.IN33
bird_y_long[5] => bird_top.DATAB
bird_y_long[6] => Add11.IN32
bird_y_long[6] => bird_top.DATAB
bird_y_long[7] => Add11.IN31
bird_y_long[7] => bird_top.DATAB
bird_y_long[8] => Add11.IN30
bird_y_long[8] => bird_top.DATAB
bird_y_long[9] => Add11.IN29
bird_y_long[9] => bird_top.DATAB
bird_y_long[10] => Add11.IN28
bird_y_long[10] => bird_top.DATAB
bird_y_long[11] => Add11.IN27
bird_y_long[11] => bird_top.DATAB
bird_y_long[12] => Add11.IN26
bird_y_long[12] => bird_top.DATAB
bird_y_long[13] => Add11.IN25
bird_y_long[13] => bird_top.DATAB
bird_y_long[14] => Add11.IN24
bird_y_long[14] => bird_top.DATAB
bird_y_long[15] => Add11.IN23
bird_y_long[15] => bird_top.DATAB
bird_y_long[16] => Add11.IN22
bird_y_long[16] => bird_top.DATAB
bird_y_long[17] => Add11.IN21
bird_y_long[17] => bird_top.DATAB
bird_y_long[18] => Add11.IN20
bird_y_long[18] => bird_top.DATAB
bird_y_long[19] => ~NO_FANOUT~
bird_y_long[20] => ~NO_FANOUT~
bird_y_long[21] => ~NO_FANOUT~
bird_y_long[22] => ~NO_FANOUT~
bird_y_long[23] => ~NO_FANOUT~
bird_y_long[24] => ~NO_FANOUT~
bird_y_long[25] => ~NO_FANOUT~
bird_y_long[26] => ~NO_FANOUT~
bird_y_long[27] => ~NO_FANOUT~
bird_y_long[28] => ~NO_FANOUT~
bird_y_long[29] => ~NO_FANOUT~
bird_y_long[30] => ~NO_FANOUT~
bird_y_long[31] => ~NO_FANOUT~
pipe1_x_long[0] => Add0.IN38
pipe1_x_long[0] => Add2.IN38
pipe1_x_long[1] => Add0.IN37
pipe1_x_long[1] => Add2.IN37
pipe1_x_long[2] => Add0.IN36
pipe1_x_long[2] => Add2.IN36
pipe1_x_long[3] => Add0.IN35
pipe1_x_long[3] => Add2.IN35
pipe1_x_long[4] => Add0.IN34
pipe1_x_long[4] => Add2.IN34
pipe1_x_long[5] => Add0.IN33
pipe1_x_long[5] => Add2.IN33
pipe1_x_long[6] => Add0.IN32
pipe1_x_long[6] => Add2.IN32
pipe1_x_long[7] => Add0.IN31
pipe1_x_long[7] => Add2.IN31
pipe1_x_long[8] => Add0.IN30
pipe1_x_long[8] => Add2.IN30
pipe1_x_long[9] => Add0.IN29
pipe1_x_long[9] => Add2.IN29
pipe1_x_long[10] => Add0.IN28
pipe1_x_long[10] => Add2.IN28
pipe1_x_long[11] => Add0.IN27
pipe1_x_long[11] => Add2.IN27
pipe1_x_long[12] => Add0.IN26
pipe1_x_long[12] => Add2.IN26
pipe1_x_long[13] => Add0.IN25
pipe1_x_long[13] => Add2.IN25
pipe1_x_long[14] => Add0.IN24
pipe1_x_long[14] => Add2.IN24
pipe1_x_long[15] => Add0.IN23
pipe1_x_long[15] => Add2.IN23
pipe1_x_long[16] => Add0.IN22
pipe1_x_long[16] => Add2.IN22
pipe1_x_long[17] => Add0.IN21
pipe1_x_long[17] => Add2.IN21
pipe1_x_long[18] => Add0.IN20
pipe1_x_long[18] => Add2.IN20
pipe1_x_long[19] => ~NO_FANOUT~
pipe1_x_long[20] => ~NO_FANOUT~
pipe1_x_long[21] => ~NO_FANOUT~
pipe1_x_long[22] => ~NO_FANOUT~
pipe1_x_long[23] => ~NO_FANOUT~
pipe1_x_long[24] => ~NO_FANOUT~
pipe1_x_long[25] => ~NO_FANOUT~
pipe1_x_long[26] => ~NO_FANOUT~
pipe1_x_long[27] => ~NO_FANOUT~
pipe1_x_long[28] => ~NO_FANOUT~
pipe1_x_long[29] => ~NO_FANOUT~
pipe1_x_long[30] => ~NO_FANOUT~
pipe1_x_long[31] => ~NO_FANOUT~
pipe1_y_long[0] => Add1.IN38
pipe1_y_long[0] => Add14.IN38
pipe1_y_long[1] => Add1.IN37
pipe1_y_long[1] => Add14.IN37
pipe1_y_long[2] => Add1.IN36
pipe1_y_long[2] => Add14.IN36
pipe1_y_long[3] => Add1.IN35
pipe1_y_long[3] => Add14.IN35
pipe1_y_long[4] => Add1.IN34
pipe1_y_long[4] => Add14.IN34
pipe1_y_long[5] => Add1.IN33
pipe1_y_long[5] => Add14.IN33
pipe1_y_long[6] => Add1.IN32
pipe1_y_long[6] => Add14.IN32
pipe1_y_long[7] => Add1.IN31
pipe1_y_long[7] => Add14.IN31
pipe1_y_long[8] => Add1.IN30
pipe1_y_long[8] => Add14.IN30
pipe1_y_long[9] => Add1.IN29
pipe1_y_long[9] => Add14.IN29
pipe1_y_long[10] => Add1.IN28
pipe1_y_long[10] => Add14.IN28
pipe1_y_long[11] => Add1.IN27
pipe1_y_long[11] => Add14.IN27
pipe1_y_long[12] => Add1.IN26
pipe1_y_long[12] => Add14.IN26
pipe1_y_long[13] => Add1.IN25
pipe1_y_long[13] => Add14.IN25
pipe1_y_long[14] => Add1.IN24
pipe1_y_long[14] => Add14.IN24
pipe1_y_long[15] => Add1.IN23
pipe1_y_long[15] => Add14.IN23
pipe1_y_long[16] => Add1.IN22
pipe1_y_long[16] => Add14.IN22
pipe1_y_long[17] => Add1.IN21
pipe1_y_long[17] => Add14.IN21
pipe1_y_long[18] => Add1.IN20
pipe1_y_long[18] => Add14.IN20
pipe1_y_long[19] => ~NO_FANOUT~
pipe1_y_long[20] => ~NO_FANOUT~
pipe1_y_long[21] => ~NO_FANOUT~
pipe1_y_long[22] => ~NO_FANOUT~
pipe1_y_long[23] => ~NO_FANOUT~
pipe1_y_long[24] => ~NO_FANOUT~
pipe1_y_long[25] => ~NO_FANOUT~
pipe1_y_long[26] => ~NO_FANOUT~
pipe1_y_long[27] => ~NO_FANOUT~
pipe1_y_long[28] => ~NO_FANOUT~
pipe1_y_long[29] => ~NO_FANOUT~
pipe1_y_long[30] => ~NO_FANOUT~
pipe1_y_long[31] => ~NO_FANOUT~
pipe2_x_long[0] => Add3.IN38
pipe2_x_long[0] => Add5.IN38
pipe2_x_long[1] => Add3.IN37
pipe2_x_long[1] => Add5.IN37
pipe2_x_long[2] => Add3.IN36
pipe2_x_long[2] => Add5.IN36
pipe2_x_long[3] => Add3.IN35
pipe2_x_long[3] => Add5.IN35
pipe2_x_long[4] => Add3.IN34
pipe2_x_long[4] => Add5.IN34
pipe2_x_long[5] => Add3.IN33
pipe2_x_long[5] => Add5.IN33
pipe2_x_long[6] => Add3.IN32
pipe2_x_long[6] => Add5.IN32
pipe2_x_long[7] => Add3.IN31
pipe2_x_long[7] => Add5.IN31
pipe2_x_long[8] => Add3.IN30
pipe2_x_long[8] => Add5.IN30
pipe2_x_long[9] => Add3.IN29
pipe2_x_long[9] => Add5.IN29
pipe2_x_long[10] => Add3.IN28
pipe2_x_long[10] => Add5.IN28
pipe2_x_long[11] => Add3.IN27
pipe2_x_long[11] => Add5.IN27
pipe2_x_long[12] => Add3.IN26
pipe2_x_long[12] => Add5.IN26
pipe2_x_long[13] => Add3.IN25
pipe2_x_long[13] => Add5.IN25
pipe2_x_long[14] => Add3.IN24
pipe2_x_long[14] => Add5.IN24
pipe2_x_long[15] => Add3.IN23
pipe2_x_long[15] => Add5.IN23
pipe2_x_long[16] => Add3.IN22
pipe2_x_long[16] => Add5.IN22
pipe2_x_long[17] => Add3.IN21
pipe2_x_long[17] => Add5.IN21
pipe2_x_long[18] => Add3.IN20
pipe2_x_long[18] => Add5.IN20
pipe2_x_long[19] => ~NO_FANOUT~
pipe2_x_long[20] => ~NO_FANOUT~
pipe2_x_long[21] => ~NO_FANOUT~
pipe2_x_long[22] => ~NO_FANOUT~
pipe2_x_long[23] => ~NO_FANOUT~
pipe2_x_long[24] => ~NO_FANOUT~
pipe2_x_long[25] => ~NO_FANOUT~
pipe2_x_long[26] => ~NO_FANOUT~
pipe2_x_long[27] => ~NO_FANOUT~
pipe2_x_long[28] => ~NO_FANOUT~
pipe2_x_long[29] => ~NO_FANOUT~
pipe2_x_long[30] => ~NO_FANOUT~
pipe2_x_long[31] => ~NO_FANOUT~
pipe2_y_long[0] => Add4.IN38
pipe2_y_long[0] => Add17.IN38
pipe2_y_long[1] => Add4.IN37
pipe2_y_long[1] => Add17.IN37
pipe2_y_long[2] => Add4.IN36
pipe2_y_long[2] => Add17.IN36
pipe2_y_long[3] => Add4.IN35
pipe2_y_long[3] => Add17.IN35
pipe2_y_long[4] => Add4.IN34
pipe2_y_long[4] => Add17.IN34
pipe2_y_long[5] => Add4.IN33
pipe2_y_long[5] => Add17.IN33
pipe2_y_long[6] => Add4.IN32
pipe2_y_long[6] => Add17.IN32
pipe2_y_long[7] => Add4.IN31
pipe2_y_long[7] => Add17.IN31
pipe2_y_long[8] => Add4.IN30
pipe2_y_long[8] => Add17.IN30
pipe2_y_long[9] => Add4.IN29
pipe2_y_long[9] => Add17.IN29
pipe2_y_long[10] => Add4.IN28
pipe2_y_long[10] => Add17.IN28
pipe2_y_long[11] => Add4.IN27
pipe2_y_long[11] => Add17.IN27
pipe2_y_long[12] => Add4.IN26
pipe2_y_long[12] => Add17.IN26
pipe2_y_long[13] => Add4.IN25
pipe2_y_long[13] => Add17.IN25
pipe2_y_long[14] => Add4.IN24
pipe2_y_long[14] => Add17.IN24
pipe2_y_long[15] => Add4.IN23
pipe2_y_long[15] => Add17.IN23
pipe2_y_long[16] => Add4.IN22
pipe2_y_long[16] => Add17.IN22
pipe2_y_long[17] => Add4.IN21
pipe2_y_long[17] => Add17.IN21
pipe2_y_long[18] => Add4.IN20
pipe2_y_long[18] => Add17.IN20
pipe2_y_long[19] => ~NO_FANOUT~
pipe2_y_long[20] => ~NO_FANOUT~
pipe2_y_long[21] => ~NO_FANOUT~
pipe2_y_long[22] => ~NO_FANOUT~
pipe2_y_long[23] => ~NO_FANOUT~
pipe2_y_long[24] => ~NO_FANOUT~
pipe2_y_long[25] => ~NO_FANOUT~
pipe2_y_long[26] => ~NO_FANOUT~
pipe2_y_long[27] => ~NO_FANOUT~
pipe2_y_long[28] => ~NO_FANOUT~
pipe2_y_long[29] => ~NO_FANOUT~
pipe2_y_long[30] => ~NO_FANOUT~
pipe2_y_long[31] => ~NO_FANOUT~
pipe3_x_long[0] => Add6.IN38
pipe3_x_long[0] => Add8.IN38
pipe3_x_long[1] => Add6.IN37
pipe3_x_long[1] => Add8.IN37
pipe3_x_long[2] => Add6.IN36
pipe3_x_long[2] => Add8.IN36
pipe3_x_long[3] => Add6.IN35
pipe3_x_long[3] => Add8.IN35
pipe3_x_long[4] => Add6.IN34
pipe3_x_long[4] => Add8.IN34
pipe3_x_long[5] => Add6.IN33
pipe3_x_long[5] => Add8.IN33
pipe3_x_long[6] => Add6.IN32
pipe3_x_long[6] => Add8.IN32
pipe3_x_long[7] => Add6.IN31
pipe3_x_long[7] => Add8.IN31
pipe3_x_long[8] => Add6.IN30
pipe3_x_long[8] => Add8.IN30
pipe3_x_long[9] => Add6.IN29
pipe3_x_long[9] => Add8.IN29
pipe3_x_long[10] => Add6.IN28
pipe3_x_long[10] => Add8.IN28
pipe3_x_long[11] => Add6.IN27
pipe3_x_long[11] => Add8.IN27
pipe3_x_long[12] => Add6.IN26
pipe3_x_long[12] => Add8.IN26
pipe3_x_long[13] => Add6.IN25
pipe3_x_long[13] => Add8.IN25
pipe3_x_long[14] => Add6.IN24
pipe3_x_long[14] => Add8.IN24
pipe3_x_long[15] => Add6.IN23
pipe3_x_long[15] => Add8.IN23
pipe3_x_long[16] => Add6.IN22
pipe3_x_long[16] => Add8.IN22
pipe3_x_long[17] => Add6.IN21
pipe3_x_long[17] => Add8.IN21
pipe3_x_long[18] => Add6.IN20
pipe3_x_long[18] => Add8.IN20
pipe3_x_long[19] => ~NO_FANOUT~
pipe3_x_long[20] => ~NO_FANOUT~
pipe3_x_long[21] => ~NO_FANOUT~
pipe3_x_long[22] => ~NO_FANOUT~
pipe3_x_long[23] => ~NO_FANOUT~
pipe3_x_long[24] => ~NO_FANOUT~
pipe3_x_long[25] => ~NO_FANOUT~
pipe3_x_long[26] => ~NO_FANOUT~
pipe3_x_long[27] => ~NO_FANOUT~
pipe3_x_long[28] => ~NO_FANOUT~
pipe3_x_long[29] => ~NO_FANOUT~
pipe3_x_long[30] => ~NO_FANOUT~
pipe3_x_long[31] => ~NO_FANOUT~
pipe3_y_long[0] => Add7.IN38
pipe3_y_long[0] => Add20.IN38
pipe3_y_long[1] => Add7.IN37
pipe3_y_long[1] => Add20.IN37
pipe3_y_long[2] => Add7.IN36
pipe3_y_long[2] => Add20.IN36
pipe3_y_long[3] => Add7.IN35
pipe3_y_long[3] => Add20.IN35
pipe3_y_long[4] => Add7.IN34
pipe3_y_long[4] => Add20.IN34
pipe3_y_long[5] => Add7.IN33
pipe3_y_long[5] => Add20.IN33
pipe3_y_long[6] => Add7.IN32
pipe3_y_long[6] => Add20.IN32
pipe3_y_long[7] => Add7.IN31
pipe3_y_long[7] => Add20.IN31
pipe3_y_long[8] => Add7.IN30
pipe3_y_long[8] => Add20.IN30
pipe3_y_long[9] => Add7.IN29
pipe3_y_long[9] => Add20.IN29
pipe3_y_long[10] => Add7.IN28
pipe3_y_long[10] => Add20.IN28
pipe3_y_long[11] => Add7.IN27
pipe3_y_long[11] => Add20.IN27
pipe3_y_long[12] => Add7.IN26
pipe3_y_long[12] => Add20.IN26
pipe3_y_long[13] => Add7.IN25
pipe3_y_long[13] => Add20.IN25
pipe3_y_long[14] => Add7.IN24
pipe3_y_long[14] => Add20.IN24
pipe3_y_long[15] => Add7.IN23
pipe3_y_long[15] => Add20.IN23
pipe3_y_long[16] => Add7.IN22
pipe3_y_long[16] => Add20.IN22
pipe3_y_long[17] => Add7.IN21
pipe3_y_long[17] => Add20.IN21
pipe3_y_long[18] => Add7.IN20
pipe3_y_long[18] => Add20.IN20
pipe3_y_long[19] => ~NO_FANOUT~
pipe3_y_long[20] => ~NO_FANOUT~
pipe3_y_long[21] => ~NO_FANOUT~
pipe3_y_long[22] => ~NO_FANOUT~
pipe3_y_long[23] => ~NO_FANOUT~
pipe3_y_long[24] => ~NO_FANOUT~
pipe3_y_long[25] => ~NO_FANOUT~
pipe3_y_long[26] => ~NO_FANOUT~
pipe3_y_long[27] => ~NO_FANOUT~
pipe3_y_long[28] => ~NO_FANOUT~
pipe3_y_long[29] => ~NO_FANOUT~
pipe3_y_long[30] => ~NO_FANOUT~
pipe3_y_long[31] => ~NO_FANOUT~
gameover_flag => drawing_bird.OUTPUTSELECT
gameover_flag => static_ADDR.OUTPUTSELECT
gameover_flag => static_ADDR.OUTPUTSELECT
gameover_flag => static_ADDR.OUTPUTSELECT
gameover_flag => static_ADDR.OUTPUTSELECT
gameover_flag => static_ADDR.OUTPUTSELECT
gameover_flag => static_ADDR.OUTPUTSELECT
gameover_flag => static_ADDR.OUTPUTSELECT
gameover_flag => static_ADDR.OUTPUTSELECT
gameover_flag => static_ADDR.OUTPUTSELECT
gameover_flag => static_ADDR.OUTPUTSELECT
gameover_flag => static_ADDR.OUTPUTSELECT
gameover_flag => static_ADDR.OUTPUTSELECT
gameover_flag => static_ADDR.OUTPUTSELECT
gameover_flag => static_ADDR.OUTPUTSELECT
gameover_flag => static_ADDR.OUTPUTSELECT
gameover_flag => static_ADDR.OUTPUTSELECT
gameover_flag => static_ADDR.OUTPUTSELECT
gameover_flag => bird_pixels_drawn.OUTPUTSELECT
gameover_flag => bird_pixels_drawn.OUTPUTSELECT
gameover_flag => bird_pixels_drawn.OUTPUTSELECT
gameover_flag => bird_pixels_drawn.OUTPUTSELECT
gameover_flag => bird_pixels_drawn.OUTPUTSELECT
gameover_flag => bird_pixels_drawn.OUTPUTSELECT
gameover_flag => bird_pixels_drawn.OUTPUTSELECT
gameover_flag => bird_pixels_drawn.OUTPUTSELECT
gameover_flag => bird_pixels_drawn.OUTPUTSELECT
gameover_flag => bird_pixels_drawn.OUTPUTSELECT
gameover_flag => bird_pixels_drawn.OUTPUTSELECT
gameover_flag => bird_pixels_drawn.OUTPUTSELECT
gameover_flag => bird_pixels_drawn.OUTPUTSELECT
gameover_flag => bird_pixels_drawn.OUTPUTSELECT
gameover_flag => bird_pixels_drawn.OUTPUTSELECT
gameover_flag => bird_pixels_drawn.OUTPUTSELECT
gameover_flag => bird_pixels_drawn.OUTPUTSELECT
gameover_flag => bird_pixels_drawn.OUTPUTSELECT
gameover_flag => bird_pixels_drawn.OUTPUTSELECT
gameover_flag => bird_static_curr.OUTPUTSELECT
gameover_flag => bird_static_curr.OUTPUTSELECT
gameover_flag => bird_static_curr.OUTPUTSELECT
gameover_flag => bird_static_curr.OUTPUTSELECT
gameover_flag => bird_static_curr.OUTPUTSELECT
gameover_flag => bird_static_curr.OUTPUTSELECT
gameover_flag => bird_static_curr.OUTPUTSELECT
gameover_flag => bird_static_curr.OUTPUTSELECT
gameover_flag => bird_static_curr.OUTPUTSELECT
gameover_flag => bird_static_curr.OUTPUTSELECT
gameover_flag => bird_static_curr.OUTPUTSELECT
gameover_flag => bird_static_curr.OUTPUTSELECT
gameover_flag => bird_static_curr.OUTPUTSELECT
gameover_flag => bird_static_curr.OUTPUTSELECT
gameover_flag => bird_static_curr.OUTPUTSELECT
gameover_flag => bird_static_curr.OUTPUTSELECT
gameover_flag => bird_static_curr.OUTPUTSELECT
gameover_flag => drawing_lower_pipe.OUTPUTSELECT
gameover_flag => lower_pipe_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe_static_curr.OUTPUTSELECT
gameover_flag => drawing_upper_pipe.OUTPUTSELECT
gameover_flag => upper_pipe_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe_static_curr.OUTPUTSELECT
gameover_flag => drawing_lower_pipe2.OUTPUTSELECT
gameover_flag => lower_pipe2_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe2_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe2_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe2_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe2_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe2_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe2_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe2_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe2_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe2_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe2_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe2_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe2_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe2_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe2_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe2_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe2_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe2_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe2_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe2_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe2_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe2_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe2_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe2_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe2_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe2_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe2_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe2_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe2_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe2_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe2_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe2_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe2_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe2_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe2_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe2_static_curr.OUTPUTSELECT
gameover_flag => drawing_upper_pipe2.OUTPUTSELECT
gameover_flag => upper_pipe2_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe2_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe2_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe2_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe2_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe2_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe2_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe2_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe2_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe2_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe2_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe2_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe2_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe2_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe2_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe2_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe2_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe2_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe2_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe2_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe2_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe2_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe2_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe2_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe2_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe2_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe2_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe2_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe2_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe2_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe2_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe2_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe2_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe2_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe2_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe2_static_curr.OUTPUTSELECT
gameover_flag => drawing_lower_pipe3.OUTPUTSELECT
gameover_flag => lower_pipe3_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe3_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe3_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe3_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe3_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe3_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe3_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe3_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe3_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe3_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe3_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe3_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe3_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe3_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe3_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe3_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe3_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe3_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe3_pixels_drawn.OUTPUTSELECT
gameover_flag => lower_pipe3_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe3_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe3_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe3_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe3_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe3_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe3_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe3_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe3_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe3_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe3_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe3_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe3_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe3_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe3_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe3_static_curr.OUTPUTSELECT
gameover_flag => lower_pipe3_static_curr.OUTPUTSELECT
gameover_flag => drawing_upper_pipe3.OUTPUTSELECT
gameover_flag => upper_pipe3_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe3_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe3_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe3_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe3_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe3_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe3_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe3_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe3_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe3_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe3_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe3_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe3_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe3_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe3_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe3_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe3_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe3_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe3_pixels_drawn.OUTPUTSELECT
gameover_flag => upper_pipe3_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe3_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe3_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe3_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe3_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe3_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe3_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe3_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe3_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe3_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe3_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe3_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe3_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe3_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe3_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe3_static_curr.OUTPUTSELECT
gameover_flag => upper_pipe3_static_curr.OUTPUTSELECT
gameover_flag => drawing_gameover.OUTPUTSELECT
gameover_flag => gameover_pixels_drawn.OUTPUTSELECT
gameover_flag => gameover_pixels_drawn.OUTPUTSELECT
gameover_flag => gameover_pixels_drawn.OUTPUTSELECT
gameover_flag => gameover_pixels_drawn.OUTPUTSELECT
gameover_flag => gameover_pixels_drawn.OUTPUTSELECT
gameover_flag => gameover_pixels_drawn.OUTPUTSELECT
gameover_flag => gameover_pixels_drawn.OUTPUTSELECT
gameover_flag => gameover_pixels_drawn.OUTPUTSELECT
gameover_flag => gameover_pixels_drawn.OUTPUTSELECT
gameover_flag => gameover_pixels_drawn.OUTPUTSELECT
gameover_flag => gameover_pixels_drawn.OUTPUTSELECT
gameover_flag => gameover_pixels_drawn.OUTPUTSELECT
gameover_flag => gameover_pixels_drawn.OUTPUTSELECT
gameover_flag => gameover_pixels_drawn.OUTPUTSELECT
gameover_flag => gameover_pixels_drawn.OUTPUTSELECT
gameover_flag => gameover_pixels_drawn.OUTPUTSELECT
gameover_flag => gameover_pixels_drawn.OUTPUTSELECT
gameover_flag => gameover_pixels_drawn.OUTPUTSELECT
gameover_flag => gameover_pixels_drawn.OUTPUTSELECT
gameover_flag => gameover_static_curr.OUTPUTSELECT
gameover_flag => gameover_static_curr.OUTPUTSELECT
gameover_flag => gameover_static_curr.OUTPUTSELECT
gameover_flag => gameover_static_curr.OUTPUTSELECT
gameover_flag => gameover_static_curr.OUTPUTSELECT
gameover_flag => gameover_static_curr.OUTPUTSELECT
gameover_flag => gameover_static_curr.OUTPUTSELECT
gameover_flag => gameover_static_curr.OUTPUTSELECT
gameover_flag => gameover_static_curr.OUTPUTSELECT
gameover_flag => gameover_static_curr.OUTPUTSELECT
gameover_flag => gameover_static_curr.OUTPUTSELECT
gameover_flag => gameover_static_curr.OUTPUTSELECT
gameover_flag => gameover_static_curr.OUTPUTSELECT
gameover_flag => gameover_static_curr.OUTPUTSELECT
gameover_flag => gameover_static_curr.OUTPUTSELECT
gameover_flag => gameover_static_curr.OUTPUTSELECT
gameover_flag => gameover_static_curr.OUTPUTSELECT
collision_flag <= collision_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_score[0] => game_score_disp.DATAB
game_score[1] => game_score_disp.DATAB
game_score[2] => game_score_disp.DATAB
game_score[3] => game_score_disp.DATAB
game_score[4] => game_score_disp.DATAB
game_score[5] => game_score_disp.DATAB
game_score[6] => game_score_disp.DATAB
game_score[7] => game_score_disp.DATAB
game_score[8] => game_score_disp.DATAB
game_score[9] => game_score_disp.DATAB
game_score[10] => game_score_disp.DATAB
game_score[11] => game_score_disp.DATAB
game_score[12] => game_score_disp.DATAB
game_score[13] => game_score_disp.DATAB
game_score[14] => game_score_disp.DATAB
game_score[15] => game_score_disp.DATAB
game_score[16] => game_score_disp.DATAB
game_score[17] => game_score_disp.DATAB
game_score[18] => game_score_disp.DATAB
game_score[19] => game_score_disp.DATAB
game_score[20] => game_score_disp.DATAB
game_score[21] => game_score_disp.DATAB
game_score[22] => game_score_disp.DATAB
game_score[23] => game_score_disp.DATAB
game_score[24] => game_score_disp.DATAB
game_score[25] => game_score_disp.DATAB
game_score[26] => game_score_disp.DATAB
game_score[27] => game_score_disp.DATAB
game_score[28] => game_score_disp.DATAB
game_score[29] => game_score_disp.DATAB
game_score[30] => game_score_disp.DATAB
game_score[31] => game_score_disp.DATAB
game_score_disp[0] <= game_score_disp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_score_disp[1] <= game_score_disp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_score_disp[2] <= game_score_disp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_score_disp[3] <= game_score_disp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_score_disp[4] <= game_score_disp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_score_disp[5] <= game_score_disp[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_score_disp[6] <= game_score_disp[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_score_disp[7] <= game_score_disp[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_score_disp[8] <= game_score_disp[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_score_disp[9] <= game_score_disp[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_score_disp[10] <= game_score_disp[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_score_disp[11] <= game_score_disp[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_score_disp[12] <= game_score_disp[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_score_disp[13] <= game_score_disp[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_score_disp[14] <= game_score_disp[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_score_disp[15] <= game_score_disp[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_score_disp[16] <= game_score_disp[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_score_disp[17] <= game_score_disp[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_score_disp[18] <= game_score_disp[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_score_disp[19] <= game_score_disp[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_score_disp[20] <= game_score_disp[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_score_disp[21] <= game_score_disp[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_score_disp[22] <= game_score_disp[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_score_disp[23] <= game_score_disp[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_score_disp[24] <= game_score_disp[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_score_disp[25] <= game_score_disp[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_score_disp[26] <= game_score_disp[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_score_disp[27] <= game_score_disp[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_score_disp[28] <= game_score_disp[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_score_disp[29] <= game_score_disp[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_score_disp[30] <= game_score_disp[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_score_disp[31] <= game_score_disp[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins
reset => v_cnt[0].ACLR
reset => v_cnt[1].ACLR
reset => v_cnt[2].ACLR
reset => v_cnt[3].ACLR
reset => v_cnt[4].ACLR
reset => v_cnt[5].ACLR
reset => v_cnt[6].ACLR
reset => v_cnt[7].ACLR
reset => v_cnt[8].ACLR
reset => v_cnt[9].ACLR
reset => h_cnt[0].ACLR
reset => h_cnt[1].ACLR
reset => h_cnt[2].ACLR
reset => h_cnt[3].ACLR
reset => h_cnt[4].ACLR
reset => h_cnt[5].ACLR
reset => h_cnt[6].ACLR
reset => h_cnt[7].ACLR
reset => h_cnt[8].ACLR
reset => h_cnt[9].ACLR
reset => h_cnt[10].ACLR
vga_clk => v_cnt[0].CLK
vga_clk => v_cnt[1].CLK
vga_clk => v_cnt[2].CLK
vga_clk => v_cnt[3].CLK
vga_clk => v_cnt[4].CLK
vga_clk => v_cnt[5].CLK
vga_clk => v_cnt[6].CLK
vga_clk => v_cnt[7].CLK
vga_clk => v_cnt[8].CLK
vga_clk => v_cnt[9].CLK
vga_clk => h_cnt[0].CLK
vga_clk => h_cnt[1].CLK
vga_clk => h_cnt[2].CLK
vga_clk => h_cnt[3].CLK
vga_clk => h_cnt[4].CLK
vga_clk => h_cnt[5].CLK
vga_clk => h_cnt[6].CLK
vga_clk => h_cnt[7].CLK
vga_clk => h_cnt[8].CLK
vga_clk => h_cnt[9].CLK
vga_clk => h_cnt[10].CLK
vga_clk => blank_n~reg0.CLK
vga_clk => VS~reg0.CLK
vga_clk => HS~reg0.CLK
blank_n <= blank_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
HS <= HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VS <= VS~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|vga_controller:vga_ins|collision_detection:c
bird_left[0] => LessThan1.IN19
bird_left[1] => LessThan1.IN18
bird_left[2] => LessThan1.IN17
bird_left[3] => LessThan1.IN16
bird_left[4] => LessThan1.IN15
bird_left[5] => LessThan1.IN14
bird_left[6] => LessThan1.IN13
bird_left[7] => LessThan1.IN12
bird_left[8] => LessThan1.IN11
bird_left[9] => LessThan1.IN10
bird_left[10] => LessThan1.IN9
bird_left[11] => LessThan1.IN8
bird_left[12] => LessThan1.IN7
bird_left[13] => LessThan1.IN6
bird_left[14] => LessThan1.IN5
bird_left[15] => LessThan1.IN4
bird_left[16] => LessThan1.IN3
bird_left[17] => LessThan1.IN2
bird_left[18] => LessThan1.IN1
bird_right[0] => LessThan0.IN19
bird_right[0] => LessThan2.IN19
bird_right[0] => LessThan3.IN19
bird_right[0] => LessThan4.IN19
bird_right[0] => LessThan5.IN19
bird_right[1] => LessThan0.IN18
bird_right[1] => LessThan2.IN18
bird_right[1] => LessThan3.IN18
bird_right[1] => LessThan4.IN18
bird_right[1] => LessThan5.IN18
bird_right[2] => LessThan0.IN17
bird_right[2] => LessThan2.IN17
bird_right[2] => LessThan3.IN17
bird_right[2] => LessThan4.IN17
bird_right[2] => LessThan5.IN17
bird_right[3] => LessThan0.IN16
bird_right[3] => LessThan2.IN16
bird_right[3] => LessThan3.IN16
bird_right[3] => LessThan4.IN16
bird_right[3] => LessThan5.IN16
bird_right[4] => LessThan0.IN15
bird_right[4] => LessThan2.IN15
bird_right[4] => LessThan3.IN15
bird_right[4] => LessThan4.IN15
bird_right[4] => LessThan5.IN15
bird_right[5] => LessThan0.IN14
bird_right[5] => LessThan2.IN14
bird_right[5] => LessThan3.IN14
bird_right[5] => LessThan4.IN14
bird_right[5] => LessThan5.IN14
bird_right[6] => LessThan0.IN13
bird_right[6] => LessThan2.IN13
bird_right[6] => LessThan3.IN13
bird_right[6] => LessThan4.IN13
bird_right[6] => LessThan5.IN13
bird_right[7] => LessThan0.IN12
bird_right[7] => LessThan2.IN12
bird_right[7] => LessThan3.IN12
bird_right[7] => LessThan4.IN12
bird_right[7] => LessThan5.IN12
bird_right[8] => LessThan0.IN11
bird_right[8] => LessThan2.IN11
bird_right[8] => LessThan3.IN11
bird_right[8] => LessThan4.IN11
bird_right[8] => LessThan5.IN11
bird_right[9] => LessThan0.IN10
bird_right[9] => LessThan2.IN10
bird_right[9] => LessThan3.IN10
bird_right[9] => LessThan4.IN10
bird_right[9] => LessThan5.IN10
bird_right[10] => LessThan0.IN9
bird_right[10] => LessThan2.IN9
bird_right[10] => LessThan3.IN9
bird_right[10] => LessThan4.IN9
bird_right[10] => LessThan5.IN9
bird_right[11] => LessThan0.IN8
bird_right[11] => LessThan2.IN8
bird_right[11] => LessThan3.IN8
bird_right[11] => LessThan4.IN8
bird_right[11] => LessThan5.IN8
bird_right[12] => LessThan0.IN7
bird_right[12] => LessThan2.IN7
bird_right[12] => LessThan3.IN7
bird_right[12] => LessThan4.IN7
bird_right[12] => LessThan5.IN7
bird_right[13] => LessThan0.IN6
bird_right[13] => LessThan2.IN6
bird_right[13] => LessThan3.IN6
bird_right[13] => LessThan4.IN6
bird_right[13] => LessThan5.IN6
bird_right[14] => LessThan0.IN5
bird_right[14] => LessThan2.IN5
bird_right[14] => LessThan3.IN5
bird_right[14] => LessThan4.IN5
bird_right[14] => LessThan5.IN5
bird_right[15] => LessThan0.IN4
bird_right[15] => LessThan2.IN4
bird_right[15] => LessThan3.IN4
bird_right[15] => LessThan4.IN4
bird_right[15] => LessThan5.IN4
bird_right[16] => LessThan0.IN3
bird_right[16] => LessThan2.IN3
bird_right[16] => LessThan3.IN3
bird_right[16] => LessThan4.IN3
bird_right[16] => LessThan5.IN3
bird_right[17] => LessThan0.IN2
bird_right[17] => LessThan2.IN2
bird_right[17] => LessThan3.IN2
bird_right[17] => LessThan4.IN2
bird_right[17] => LessThan5.IN2
bird_right[18] => LessThan0.IN1
bird_right[18] => LessThan2.IN1
bird_right[18] => LessThan3.IN1
bird_right[18] => LessThan4.IN1
bird_right[18] => LessThan5.IN1
bird_top[0] => LessThan6.IN19
bird_top[0] => LessThan8.IN19
bird_top[0] => LessThan10.IN19
bird_top[1] => LessThan6.IN18
bird_top[1] => LessThan8.IN18
bird_top[1] => LessThan10.IN18
bird_top[2] => LessThan6.IN17
bird_top[2] => LessThan8.IN17
bird_top[2] => LessThan10.IN17
bird_top[3] => LessThan6.IN16
bird_top[3] => LessThan8.IN16
bird_top[3] => LessThan10.IN16
bird_top[4] => LessThan6.IN15
bird_top[4] => LessThan8.IN15
bird_top[4] => LessThan10.IN15
bird_top[5] => LessThan6.IN14
bird_top[5] => LessThan8.IN14
bird_top[5] => LessThan10.IN14
bird_top[6] => LessThan6.IN13
bird_top[6] => LessThan8.IN13
bird_top[6] => LessThan10.IN13
bird_top[7] => LessThan6.IN12
bird_top[7] => LessThan8.IN12
bird_top[7] => LessThan10.IN12
bird_top[8] => LessThan6.IN11
bird_top[8] => LessThan8.IN11
bird_top[8] => LessThan10.IN11
bird_top[9] => LessThan6.IN10
bird_top[9] => LessThan8.IN10
bird_top[9] => LessThan10.IN10
bird_top[10] => LessThan6.IN9
bird_top[10] => LessThan8.IN9
bird_top[10] => LessThan10.IN9
bird_top[11] => LessThan6.IN8
bird_top[11] => LessThan8.IN8
bird_top[11] => LessThan10.IN8
bird_top[12] => LessThan6.IN7
bird_top[12] => LessThan8.IN7
bird_top[12] => LessThan10.IN7
bird_top[13] => LessThan6.IN6
bird_top[13] => LessThan8.IN6
bird_top[13] => LessThan10.IN6
bird_top[14] => LessThan6.IN5
bird_top[14] => LessThan8.IN5
bird_top[14] => LessThan10.IN5
bird_top[15] => LessThan6.IN4
bird_top[15] => LessThan8.IN4
bird_top[15] => LessThan10.IN4
bird_top[16] => LessThan6.IN3
bird_top[16] => LessThan8.IN3
bird_top[16] => LessThan10.IN3
bird_top[17] => LessThan6.IN2
bird_top[17] => LessThan8.IN2
bird_top[17] => LessThan10.IN2
bird_top[18] => LessThan6.IN1
bird_top[18] => LessThan8.IN1
bird_top[18] => LessThan10.IN1
bird_bottom[0] => LessThan7.IN19
bird_bottom[0] => LessThan9.IN19
bird_bottom[0] => LessThan11.IN19
bird_bottom[1] => LessThan7.IN18
bird_bottom[1] => LessThan9.IN18
bird_bottom[1] => LessThan11.IN18
bird_bottom[2] => LessThan7.IN17
bird_bottom[2] => LessThan9.IN17
bird_bottom[2] => LessThan11.IN17
bird_bottom[3] => LessThan7.IN16
bird_bottom[3] => LessThan9.IN16
bird_bottom[3] => LessThan11.IN16
bird_bottom[4] => LessThan7.IN15
bird_bottom[4] => LessThan9.IN15
bird_bottom[4] => LessThan11.IN15
bird_bottom[5] => LessThan7.IN14
bird_bottom[5] => LessThan9.IN14
bird_bottom[5] => LessThan11.IN14
bird_bottom[6] => LessThan7.IN13
bird_bottom[6] => LessThan9.IN13
bird_bottom[6] => LessThan11.IN13
bird_bottom[7] => LessThan7.IN12
bird_bottom[7] => LessThan9.IN12
bird_bottom[7] => LessThan11.IN12
bird_bottom[8] => LessThan7.IN11
bird_bottom[8] => LessThan9.IN11
bird_bottom[8] => LessThan11.IN11
bird_bottom[9] => LessThan7.IN10
bird_bottom[9] => LessThan9.IN10
bird_bottom[9] => LessThan11.IN10
bird_bottom[10] => LessThan7.IN9
bird_bottom[10] => LessThan9.IN9
bird_bottom[10] => LessThan11.IN9
bird_bottom[11] => LessThan7.IN8
bird_bottom[11] => LessThan9.IN8
bird_bottom[11] => LessThan11.IN8
bird_bottom[12] => LessThan7.IN7
bird_bottom[12] => LessThan9.IN7
bird_bottom[12] => LessThan11.IN7
bird_bottom[13] => LessThan7.IN6
bird_bottom[13] => LessThan9.IN6
bird_bottom[13] => LessThan11.IN6
bird_bottom[14] => LessThan7.IN5
bird_bottom[14] => LessThan9.IN5
bird_bottom[14] => LessThan11.IN5
bird_bottom[15] => LessThan7.IN4
bird_bottom[15] => LessThan9.IN4
bird_bottom[15] => LessThan11.IN4
bird_bottom[16] => LessThan7.IN3
bird_bottom[16] => LessThan9.IN3
bird_bottom[16] => LessThan11.IN3
bird_bottom[17] => LessThan7.IN2
bird_bottom[17] => LessThan9.IN2
bird_bottom[17] => LessThan11.IN2
bird_bottom[18] => LessThan7.IN1
bird_bottom[18] => LessThan9.IN1
bird_bottom[18] => LessThan11.IN1
pipe1_left[0] => LessThan0.IN38
pipe1_left[1] => LessThan0.IN37
pipe1_left[2] => LessThan0.IN36
pipe1_left[3] => LessThan0.IN35
pipe1_left[4] => LessThan0.IN34
pipe1_left[5] => LessThan0.IN33
pipe1_left[6] => LessThan0.IN32
pipe1_left[7] => LessThan0.IN31
pipe1_left[8] => LessThan0.IN30
pipe1_left[9] => LessThan0.IN29
pipe1_left[10] => LessThan0.IN28
pipe1_left[11] => LessThan0.IN27
pipe1_left[12] => LessThan0.IN26
pipe1_left[13] => LessThan0.IN25
pipe1_left[14] => LessThan0.IN24
pipe1_left[15] => LessThan0.IN23
pipe1_left[16] => LessThan0.IN22
pipe1_left[17] => LessThan0.IN21
pipe1_left[18] => LessThan0.IN20
pipe1_right[0] => LessThan1.IN38
pipe1_right[1] => LessThan1.IN37
pipe1_right[2] => LessThan1.IN36
pipe1_right[3] => LessThan1.IN35
pipe1_right[4] => LessThan1.IN34
pipe1_right[5] => LessThan1.IN33
pipe1_right[6] => LessThan1.IN32
pipe1_right[7] => LessThan1.IN31
pipe1_right[8] => LessThan1.IN30
pipe1_right[9] => LessThan1.IN29
pipe1_right[10] => LessThan1.IN28
pipe1_right[11] => LessThan1.IN27
pipe1_right[12] => LessThan1.IN26
pipe1_right[13] => LessThan1.IN25
pipe1_right[14] => LessThan1.IN24
pipe1_right[15] => LessThan1.IN23
pipe1_right[16] => LessThan1.IN22
pipe1_right[17] => LessThan1.IN21
pipe1_right[18] => LessThan1.IN20
upper_pipe1_bottom[0] => LessThan6.IN38
upper_pipe1_bottom[1] => LessThan6.IN37
upper_pipe1_bottom[2] => LessThan6.IN36
upper_pipe1_bottom[3] => LessThan6.IN35
upper_pipe1_bottom[4] => LessThan6.IN34
upper_pipe1_bottom[5] => LessThan6.IN33
upper_pipe1_bottom[6] => LessThan6.IN32
upper_pipe1_bottom[7] => LessThan6.IN31
upper_pipe1_bottom[8] => LessThan6.IN30
upper_pipe1_bottom[9] => LessThan6.IN29
upper_pipe1_bottom[10] => LessThan6.IN28
upper_pipe1_bottom[11] => LessThan6.IN27
upper_pipe1_bottom[12] => LessThan6.IN26
upper_pipe1_bottom[13] => LessThan6.IN25
upper_pipe1_bottom[14] => LessThan6.IN24
upper_pipe1_bottom[15] => LessThan6.IN23
upper_pipe1_bottom[16] => LessThan6.IN22
upper_pipe1_bottom[17] => LessThan6.IN21
upper_pipe1_bottom[18] => LessThan6.IN20
lower_pipe1_top[0] => LessThan7.IN38
lower_pipe1_top[1] => LessThan7.IN37
lower_pipe1_top[2] => LessThan7.IN36
lower_pipe1_top[3] => LessThan7.IN35
lower_pipe1_top[4] => LessThan7.IN34
lower_pipe1_top[5] => LessThan7.IN33
lower_pipe1_top[6] => LessThan7.IN32
lower_pipe1_top[7] => LessThan7.IN31
lower_pipe1_top[8] => LessThan7.IN30
lower_pipe1_top[9] => LessThan7.IN29
lower_pipe1_top[10] => LessThan7.IN28
lower_pipe1_top[11] => LessThan7.IN27
lower_pipe1_top[12] => LessThan7.IN26
lower_pipe1_top[13] => LessThan7.IN25
lower_pipe1_top[14] => LessThan7.IN24
lower_pipe1_top[15] => LessThan7.IN23
lower_pipe1_top[16] => LessThan7.IN22
lower_pipe1_top[17] => LessThan7.IN21
lower_pipe1_top[18] => LessThan7.IN20
pipe2_left[0] => LessThan2.IN38
pipe2_left[1] => LessThan2.IN37
pipe2_left[2] => LessThan2.IN36
pipe2_left[3] => LessThan2.IN35
pipe2_left[4] => LessThan2.IN34
pipe2_left[5] => LessThan2.IN33
pipe2_left[6] => LessThan2.IN32
pipe2_left[7] => LessThan2.IN31
pipe2_left[8] => LessThan2.IN30
pipe2_left[9] => LessThan2.IN29
pipe2_left[10] => LessThan2.IN28
pipe2_left[11] => LessThan2.IN27
pipe2_left[12] => LessThan2.IN26
pipe2_left[13] => LessThan2.IN25
pipe2_left[14] => LessThan2.IN24
pipe2_left[15] => LessThan2.IN23
pipe2_left[16] => LessThan2.IN22
pipe2_left[17] => LessThan2.IN21
pipe2_left[18] => LessThan2.IN20
pipe2_right[0] => LessThan3.IN38
pipe2_right[1] => LessThan3.IN37
pipe2_right[2] => LessThan3.IN36
pipe2_right[3] => LessThan3.IN35
pipe2_right[4] => LessThan3.IN34
pipe2_right[5] => LessThan3.IN33
pipe2_right[6] => LessThan3.IN32
pipe2_right[7] => LessThan3.IN31
pipe2_right[8] => LessThan3.IN30
pipe2_right[9] => LessThan3.IN29
pipe2_right[10] => LessThan3.IN28
pipe2_right[11] => LessThan3.IN27
pipe2_right[12] => LessThan3.IN26
pipe2_right[13] => LessThan3.IN25
pipe2_right[14] => LessThan3.IN24
pipe2_right[15] => LessThan3.IN23
pipe2_right[16] => LessThan3.IN22
pipe2_right[17] => LessThan3.IN21
pipe2_right[18] => LessThan3.IN20
upper_pipe2_bottom[0] => LessThan8.IN38
upper_pipe2_bottom[1] => LessThan8.IN37
upper_pipe2_bottom[2] => LessThan8.IN36
upper_pipe2_bottom[3] => LessThan8.IN35
upper_pipe2_bottom[4] => LessThan8.IN34
upper_pipe2_bottom[5] => LessThan8.IN33
upper_pipe2_bottom[6] => LessThan8.IN32
upper_pipe2_bottom[7] => LessThan8.IN31
upper_pipe2_bottom[8] => LessThan8.IN30
upper_pipe2_bottom[9] => LessThan8.IN29
upper_pipe2_bottom[10] => LessThan8.IN28
upper_pipe2_bottom[11] => LessThan8.IN27
upper_pipe2_bottom[12] => LessThan8.IN26
upper_pipe2_bottom[13] => LessThan8.IN25
upper_pipe2_bottom[14] => LessThan8.IN24
upper_pipe2_bottom[15] => LessThan8.IN23
upper_pipe2_bottom[16] => LessThan8.IN22
upper_pipe2_bottom[17] => LessThan8.IN21
upper_pipe2_bottom[18] => LessThan8.IN20
lower_pipe2_top[0] => LessThan9.IN38
lower_pipe2_top[1] => LessThan9.IN37
lower_pipe2_top[2] => LessThan9.IN36
lower_pipe2_top[3] => LessThan9.IN35
lower_pipe2_top[4] => LessThan9.IN34
lower_pipe2_top[5] => LessThan9.IN33
lower_pipe2_top[6] => LessThan9.IN32
lower_pipe2_top[7] => LessThan9.IN31
lower_pipe2_top[8] => LessThan9.IN30
lower_pipe2_top[9] => LessThan9.IN29
lower_pipe2_top[10] => LessThan9.IN28
lower_pipe2_top[11] => LessThan9.IN27
lower_pipe2_top[12] => LessThan9.IN26
lower_pipe2_top[13] => LessThan9.IN25
lower_pipe2_top[14] => LessThan9.IN24
lower_pipe2_top[15] => LessThan9.IN23
lower_pipe2_top[16] => LessThan9.IN22
lower_pipe2_top[17] => LessThan9.IN21
lower_pipe2_top[18] => LessThan9.IN20
pipe3_left[0] => LessThan4.IN38
pipe3_left[1] => LessThan4.IN37
pipe3_left[2] => LessThan4.IN36
pipe3_left[3] => LessThan4.IN35
pipe3_left[4] => LessThan4.IN34
pipe3_left[5] => LessThan4.IN33
pipe3_left[6] => LessThan4.IN32
pipe3_left[7] => LessThan4.IN31
pipe3_left[8] => LessThan4.IN30
pipe3_left[9] => LessThan4.IN29
pipe3_left[10] => LessThan4.IN28
pipe3_left[11] => LessThan4.IN27
pipe3_left[12] => LessThan4.IN26
pipe3_left[13] => LessThan4.IN25
pipe3_left[14] => LessThan4.IN24
pipe3_left[15] => LessThan4.IN23
pipe3_left[16] => LessThan4.IN22
pipe3_left[17] => LessThan4.IN21
pipe3_left[18] => LessThan4.IN20
pipe3_right[0] => LessThan5.IN38
pipe3_right[1] => LessThan5.IN37
pipe3_right[2] => LessThan5.IN36
pipe3_right[3] => LessThan5.IN35
pipe3_right[4] => LessThan5.IN34
pipe3_right[5] => LessThan5.IN33
pipe3_right[6] => LessThan5.IN32
pipe3_right[7] => LessThan5.IN31
pipe3_right[8] => LessThan5.IN30
pipe3_right[9] => LessThan5.IN29
pipe3_right[10] => LessThan5.IN28
pipe3_right[11] => LessThan5.IN27
pipe3_right[12] => LessThan5.IN26
pipe3_right[13] => LessThan5.IN25
pipe3_right[14] => LessThan5.IN24
pipe3_right[15] => LessThan5.IN23
pipe3_right[16] => LessThan5.IN22
pipe3_right[17] => LessThan5.IN21
pipe3_right[18] => LessThan5.IN20
upper_pipe3_bottom[0] => LessThan10.IN38
upper_pipe3_bottom[1] => LessThan10.IN37
upper_pipe3_bottom[2] => LessThan10.IN36
upper_pipe3_bottom[3] => LessThan10.IN35
upper_pipe3_bottom[4] => LessThan10.IN34
upper_pipe3_bottom[5] => LessThan10.IN33
upper_pipe3_bottom[6] => LessThan10.IN32
upper_pipe3_bottom[7] => LessThan10.IN31
upper_pipe3_bottom[8] => LessThan10.IN30
upper_pipe3_bottom[9] => LessThan10.IN29
upper_pipe3_bottom[10] => LessThan10.IN28
upper_pipe3_bottom[11] => LessThan10.IN27
upper_pipe3_bottom[12] => LessThan10.IN26
upper_pipe3_bottom[13] => LessThan10.IN25
upper_pipe3_bottom[14] => LessThan10.IN24
upper_pipe3_bottom[15] => LessThan10.IN23
upper_pipe3_bottom[16] => LessThan10.IN22
upper_pipe3_bottom[17] => LessThan10.IN21
upper_pipe3_bottom[18] => LessThan10.IN20
lower_pipe3_top[0] => LessThan11.IN38
lower_pipe3_top[1] => LessThan11.IN37
lower_pipe3_top[2] => LessThan11.IN36
lower_pipe3_top[3] => LessThan11.IN35
lower_pipe3_top[4] => LessThan11.IN34
lower_pipe3_top[5] => LessThan11.IN33
lower_pipe3_top[6] => LessThan11.IN32
lower_pipe3_top[7] => LessThan11.IN31
lower_pipe3_top[8] => LessThan11.IN30
lower_pipe3_top[9] => LessThan11.IN29
lower_pipe3_top[10] => LessThan11.IN28
lower_pipe3_top[11] => LessThan11.IN27
lower_pipe3_top[12] => LessThan11.IN26
lower_pipe3_top[13] => LessThan11.IN25
lower_pipe3_top[14] => LessThan11.IN24
lower_pipe3_top[15] => LessThan11.IN23
lower_pipe3_top[16] => LessThan11.IN22
lower_pipe3_top[17] => LessThan11.IN21
lower_pipe3_top[18] => LessThan11.IN20
collision_flag <= collision_flag.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|vga_controller:vga_ins|img_data:static_data
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|skeleton|vga_controller:vga_ins|img_data:static_data|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ts91:auto_generated.address_a[0]
address_a[1] => altsyncram_ts91:auto_generated.address_a[1]
address_a[2] => altsyncram_ts91:auto_generated.address_a[2]
address_a[3] => altsyncram_ts91:auto_generated.address_a[3]
address_a[4] => altsyncram_ts91:auto_generated.address_a[4]
address_a[5] => altsyncram_ts91:auto_generated.address_a[5]
address_a[6] => altsyncram_ts91:auto_generated.address_a[6]
address_a[7] => altsyncram_ts91:auto_generated.address_a[7]
address_a[8] => altsyncram_ts91:auto_generated.address_a[8]
address_a[9] => altsyncram_ts91:auto_generated.address_a[9]
address_a[10] => altsyncram_ts91:auto_generated.address_a[10]
address_a[11] => altsyncram_ts91:auto_generated.address_a[11]
address_a[12] => altsyncram_ts91:auto_generated.address_a[12]
address_a[13] => altsyncram_ts91:auto_generated.address_a[13]
address_a[14] => altsyncram_ts91:auto_generated.address_a[14]
address_a[15] => altsyncram_ts91:auto_generated.address_a[15]
address_a[16] => altsyncram_ts91:auto_generated.address_a[16]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ts91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ts91:auto_generated.q_a[0]
q_a[1] <= altsyncram_ts91:auto_generated.q_a[1]
q_a[2] <= altsyncram_ts91:auto_generated.q_a[2]
q_a[3] <= altsyncram_ts91:auto_generated.q_a[3]
q_a[4] <= altsyncram_ts91:auto_generated.q_a[4]
q_a[5] <= altsyncram_ts91:auto_generated.q_a[5]
q_a[6] <= altsyncram_ts91:auto_generated.q_a[6]
q_a[7] <= altsyncram_ts91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|skeleton|vga_controller:vga_ins|img_data:static_data|altsyncram:altsyncram_component|altsyncram_ts91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[12] => ram_block1a66.PORTAADDR12
address_a[12] => ram_block1a67.PORTAADDR12
address_a[12] => ram_block1a68.PORTAADDR12
address_a[12] => ram_block1a69.PORTAADDR12
address_a[12] => ram_block1a70.PORTAADDR12
address_a[12] => ram_block1a71.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_u9a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_u9a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_u9a:rden_decode.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_u9a:rden_decode.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[3].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_lob:mux2.result[0]
q_a[1] <= mux_lob:mux2.result[1]
q_a[2] <= mux_lob:mux2.result[2]
q_a[3] <= mux_lob:mux2.result[3]
q_a[4] <= mux_lob:mux2.result[4]
q_a[5] <= mux_lob:mux2.result[5]
q_a[6] <= mux_lob:mux2.result[6]
q_a[7] <= mux_lob:mux2.result[7]


|skeleton|vga_controller:vga_ins|img_data:static_data|altsyncram:altsyncram_component|altsyncram_ts91:auto_generated|decode_u9a:rden_decode
data[0] => w_anode350w[1].IN0
data[0] => w_anode367w[1].IN1
data[0] => w_anode377w[1].IN0
data[0] => w_anode387w[1].IN1
data[0] => w_anode397w[1].IN0
data[0] => w_anode407w[1].IN1
data[0] => w_anode417w[1].IN0
data[0] => w_anode427w[1].IN1
data[0] => w_anode437w[1].IN0
data[0] => w_anode448w[1].IN1
data[0] => w_anode458w[1].IN0
data[0] => w_anode468w[1].IN1
data[0] => w_anode478w[1].IN0
data[0] => w_anode488w[1].IN1
data[0] => w_anode498w[1].IN0
data[0] => w_anode508w[1].IN1
data[1] => w_anode350w[2].IN0
data[1] => w_anode367w[2].IN0
data[1] => w_anode377w[2].IN1
data[1] => w_anode387w[2].IN1
data[1] => w_anode397w[2].IN0
data[1] => w_anode407w[2].IN0
data[1] => w_anode417w[2].IN1
data[1] => w_anode427w[2].IN1
data[1] => w_anode437w[2].IN0
data[1] => w_anode448w[2].IN0
data[1] => w_anode458w[2].IN1
data[1] => w_anode468w[2].IN1
data[1] => w_anode478w[2].IN0
data[1] => w_anode488w[2].IN0
data[1] => w_anode498w[2].IN1
data[1] => w_anode508w[2].IN1
data[2] => w_anode350w[3].IN0
data[2] => w_anode367w[3].IN0
data[2] => w_anode377w[3].IN0
data[2] => w_anode387w[3].IN0
data[2] => w_anode397w[3].IN1
data[2] => w_anode407w[3].IN1
data[2] => w_anode417w[3].IN1
data[2] => w_anode427w[3].IN1
data[2] => w_anode437w[3].IN0
data[2] => w_anode448w[3].IN0
data[2] => w_anode458w[3].IN0
data[2] => w_anode468w[3].IN0
data[2] => w_anode478w[3].IN1
data[2] => w_anode488w[3].IN1
data[2] => w_anode498w[3].IN1
data[2] => w_anode508w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode437w[1].IN0
data[3] => w_anode448w[1].IN0
data[3] => w_anode458w[1].IN0
data[3] => w_anode468w[1].IN0
data[3] => w_anode478w[1].IN0
data[3] => w_anode488w[1].IN0
data[3] => w_anode498w[1].IN0
data[3] => w_anode508w[1].IN0
eq[0] <= w_anode350w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode367w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode377w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode387w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode397w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode407w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode417w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode427w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode437w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode448w[3].DB_MAX_OUTPUT_PORT_TYPE


|skeleton|vga_controller:vga_ins|img_data:static_data|altsyncram:altsyncram_component|altsyncram_ts91:auto_generated|mux_lob:mux2
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[56] => _.IN1
data[57] => _.IN1
data[58] => _.IN1
data[59] => _.IN1
data[60] => _.IN1
data[61] => _.IN1
data[62] => _.IN1
data[63] => _.IN1
data[64] => w_mux_outputs554w[2].IN0
data[65] => w_mux_outputs654w[2].IN0
data[66] => w_mux_outputs754w[2].IN0
data[67] => w_mux_outputs854w[2].IN0
data[68] => w_mux_outputs954w[2].IN0
data[69] => w_mux_outputs1054w[2].IN0
data[70] => w_mux_outputs1154w[2].IN0
data[71] => w_mux_outputs1254w[2].IN0
data[72] => w_mux_outputs554w[2].IN0
data[73] => w_mux_outputs654w[2].IN0
data[74] => w_mux_outputs754w[2].IN0
data[75] => w_mux_outputs854w[2].IN0
data[76] => w_mux_outputs954w[2].IN0
data[77] => w_mux_outputs1054w[2].IN0
data[78] => w_mux_outputs1154w[2].IN0
data[79] => w_mux_outputs1254w[2].IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= muxlut_result1w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= muxlut_result2w.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= muxlut_result3w.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= muxlut_result4w.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= muxlut_result5w.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= muxlut_result6w.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= muxlut_result7w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => w_mux_outputs954w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs1054w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs1154w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs1254w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs554w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs654w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs754w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => w_mux_outputs854w[2].IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0


|skeleton|vga_controller:vga_ins|vga_data:vga_display
aclr => aclr.IN1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
address[17] => address[17].IN1
address[18] => address[18].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|skeleton|vga_controller:vga_ins|vga_data:vga_display|altsyncram:altsyncram_component
wren_a => altsyncram_3qi1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_3qi1:auto_generated.data_a[0]
data_a[1] => altsyncram_3qi1:auto_generated.data_a[1]
data_a[2] => altsyncram_3qi1:auto_generated.data_a[2]
data_a[3] => altsyncram_3qi1:auto_generated.data_a[3]
data_a[4] => altsyncram_3qi1:auto_generated.data_a[4]
data_a[5] => altsyncram_3qi1:auto_generated.data_a[5]
data_a[6] => altsyncram_3qi1:auto_generated.data_a[6]
data_a[7] => altsyncram_3qi1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_3qi1:auto_generated.address_a[0]
address_a[1] => altsyncram_3qi1:auto_generated.address_a[1]
address_a[2] => altsyncram_3qi1:auto_generated.address_a[2]
address_a[3] => altsyncram_3qi1:auto_generated.address_a[3]
address_a[4] => altsyncram_3qi1:auto_generated.address_a[4]
address_a[5] => altsyncram_3qi1:auto_generated.address_a[5]
address_a[6] => altsyncram_3qi1:auto_generated.address_a[6]
address_a[7] => altsyncram_3qi1:auto_generated.address_a[7]
address_a[8] => altsyncram_3qi1:auto_generated.address_a[8]
address_a[9] => altsyncram_3qi1:auto_generated.address_a[9]
address_a[10] => altsyncram_3qi1:auto_generated.address_a[10]
address_a[11] => altsyncram_3qi1:auto_generated.address_a[11]
address_a[12] => altsyncram_3qi1:auto_generated.address_a[12]
address_a[13] => altsyncram_3qi1:auto_generated.address_a[13]
address_a[14] => altsyncram_3qi1:auto_generated.address_a[14]
address_a[15] => altsyncram_3qi1:auto_generated.address_a[15]
address_a[16] => altsyncram_3qi1:auto_generated.address_a[16]
address_a[17] => altsyncram_3qi1:auto_generated.address_a[17]
address_a[18] => altsyncram_3qi1:auto_generated.address_a[18]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3qi1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_3qi1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_3qi1:auto_generated.q_a[0]
q_a[1] <= altsyncram_3qi1:auto_generated.q_a[1]
q_a[2] <= altsyncram_3qi1:auto_generated.q_a[2]
q_a[3] <= altsyncram_3qi1:auto_generated.q_a[3]
q_a[4] <= altsyncram_3qi1:auto_generated.q_a[4]
q_a[5] <= altsyncram_3qi1:auto_generated.q_a[5]
q_a[6] <= altsyncram_3qi1:auto_generated.q_a[6]
q_a[7] <= altsyncram_3qi1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|skeleton|vga_controller:vga_ins|vga_data:vga_display|altsyncram:altsyncram_component|altsyncram_3qi1:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
aclr0 => ram_block1a32.CLR0
aclr0 => ram_block1a33.CLR0
aclr0 => ram_block1a34.CLR0
aclr0 => ram_block1a35.CLR0
aclr0 => ram_block1a36.CLR0
aclr0 => ram_block1a37.CLR0
aclr0 => ram_block1a38.CLR0
aclr0 => ram_block1a39.CLR0
aclr0 => ram_block1a40.CLR0
aclr0 => ram_block1a41.CLR0
aclr0 => ram_block1a42.CLR0
aclr0 => ram_block1a43.CLR0
aclr0 => ram_block1a44.CLR0
aclr0 => ram_block1a45.CLR0
aclr0 => ram_block1a46.CLR0
aclr0 => ram_block1a47.CLR0
aclr0 => ram_block1a48.CLR0
aclr0 => ram_block1a49.CLR0
aclr0 => ram_block1a50.CLR0
aclr0 => ram_block1a51.CLR0
aclr0 => ram_block1a52.CLR0
aclr0 => ram_block1a53.CLR0
aclr0 => ram_block1a54.CLR0
aclr0 => ram_block1a55.CLR0
aclr0 => ram_block1a56.CLR0
aclr0 => ram_block1a57.CLR0
aclr0 => ram_block1a58.CLR0
aclr0 => ram_block1a59.CLR0
aclr0 => ram_block1a60.CLR0
aclr0 => ram_block1a61.CLR0
aclr0 => ram_block1a62.CLR0
aclr0 => ram_block1a63.CLR0
aclr0 => ram_block1a64.CLR0
aclr0 => ram_block1a65.CLR0
aclr0 => ram_block1a66.CLR0
aclr0 => ram_block1a67.CLR0
aclr0 => ram_block1a68.CLR0
aclr0 => ram_block1a69.CLR0
aclr0 => ram_block1a70.CLR0
aclr0 => ram_block1a71.CLR0
aclr0 => ram_block1a72.CLR0
aclr0 => ram_block1a73.CLR0
aclr0 => ram_block1a74.CLR0
aclr0 => ram_block1a75.CLR0
aclr0 => ram_block1a76.CLR0
aclr0 => ram_block1a77.CLR0
aclr0 => ram_block1a78.CLR0
aclr0 => ram_block1a79.CLR0
aclr0 => ram_block1a80.CLR0
aclr0 => ram_block1a81.CLR0
aclr0 => ram_block1a82.CLR0
aclr0 => ram_block1a83.CLR0
aclr0 => ram_block1a84.CLR0
aclr0 => ram_block1a85.CLR0
aclr0 => ram_block1a86.CLR0
aclr0 => ram_block1a87.CLR0
aclr0 => ram_block1a88.CLR0
aclr0 => ram_block1a89.CLR0
aclr0 => ram_block1a90.CLR0
aclr0 => ram_block1a91.CLR0
aclr0 => ram_block1a92.CLR0
aclr0 => ram_block1a93.CLR0
aclr0 => ram_block1a94.CLR0
aclr0 => ram_block1a95.CLR0
aclr0 => ram_block1a96.CLR0
aclr0 => ram_block1a97.CLR0
aclr0 => ram_block1a98.CLR0
aclr0 => ram_block1a99.CLR0
aclr0 => ram_block1a100.CLR0
aclr0 => ram_block1a101.CLR0
aclr0 => ram_block1a102.CLR0
aclr0 => ram_block1a103.CLR0
aclr0 => ram_block1a104.CLR0
aclr0 => ram_block1a105.CLR0
aclr0 => ram_block1a106.CLR0
aclr0 => ram_block1a107.CLR0
aclr0 => ram_block1a108.CLR0
aclr0 => ram_block1a109.CLR0
aclr0 => ram_block1a110.CLR0
aclr0 => ram_block1a111.CLR0
aclr0 => ram_block1a112.CLR0
aclr0 => ram_block1a113.CLR0
aclr0 => ram_block1a114.CLR0
aclr0 => ram_block1a115.CLR0
aclr0 => ram_block1a116.CLR0
aclr0 => ram_block1a117.CLR0
aclr0 => ram_block1a118.CLR0
aclr0 => ram_block1a119.CLR0
aclr0 => ram_block1a120.CLR0
aclr0 => ram_block1a121.CLR0
aclr0 => ram_block1a122.CLR0
aclr0 => ram_block1a123.CLR0
aclr0 => ram_block1a124.CLR0
aclr0 => ram_block1a125.CLR0
aclr0 => ram_block1a126.CLR0
aclr0 => ram_block1a127.CLR0
aclr0 => ram_block1a128.CLR0
aclr0 => ram_block1a129.CLR0
aclr0 => ram_block1a130.CLR0
aclr0 => ram_block1a131.CLR0
aclr0 => ram_block1a132.CLR0
aclr0 => ram_block1a133.CLR0
aclr0 => ram_block1a134.CLR0
aclr0 => ram_block1a135.CLR0
aclr0 => ram_block1a136.CLR0
aclr0 => ram_block1a137.CLR0
aclr0 => ram_block1a138.CLR0
aclr0 => ram_block1a139.CLR0
aclr0 => ram_block1a140.CLR0
aclr0 => ram_block1a141.CLR0
aclr0 => ram_block1a142.CLR0
aclr0 => ram_block1a143.CLR0
aclr0 => ram_block1a144.CLR0
aclr0 => ram_block1a145.CLR0
aclr0 => ram_block1a146.CLR0
aclr0 => ram_block1a147.CLR0
aclr0 => ram_block1a148.CLR0
aclr0 => ram_block1a149.CLR0
aclr0 => ram_block1a150.CLR0
aclr0 => ram_block1a151.CLR0
aclr0 => ram_block1a152.CLR0
aclr0 => ram_block1a153.CLR0
aclr0 => ram_block1a154.CLR0
aclr0 => ram_block1a155.CLR0
aclr0 => ram_block1a156.CLR0
aclr0 => ram_block1a157.CLR0
aclr0 => ram_block1a158.CLR0
aclr0 => ram_block1a159.CLR0
aclr0 => ram_block1a160.CLR0
aclr0 => ram_block1a161.CLR0
aclr0 => ram_block1a162.CLR0
aclr0 => ram_block1a163.CLR0
aclr0 => ram_block1a164.CLR0
aclr0 => ram_block1a165.CLR0
aclr0 => ram_block1a166.CLR0
aclr0 => ram_block1a167.CLR0
aclr0 => ram_block1a168.CLR0
aclr0 => ram_block1a169.CLR0
aclr0 => ram_block1a170.CLR0
aclr0 => ram_block1a171.CLR0
aclr0 => ram_block1a172.CLR0
aclr0 => ram_block1a173.CLR0
aclr0 => ram_block1a174.CLR0
aclr0 => ram_block1a175.CLR0
aclr0 => ram_block1a176.CLR0
aclr0 => ram_block1a177.CLR0
aclr0 => ram_block1a178.CLR0
aclr0 => ram_block1a179.CLR0
aclr0 => ram_block1a180.CLR0
aclr0 => ram_block1a181.CLR0
aclr0 => ram_block1a182.CLR0
aclr0 => ram_block1a183.CLR0
aclr0 => ram_block1a184.CLR0
aclr0 => ram_block1a185.CLR0
aclr0 => ram_block1a186.CLR0
aclr0 => ram_block1a187.CLR0
aclr0 => ram_block1a188.CLR0
aclr0 => ram_block1a189.CLR0
aclr0 => ram_block1a190.CLR0
aclr0 => ram_block1a191.CLR0
aclr0 => ram_block1a192.CLR0
aclr0 => ram_block1a193.CLR0
aclr0 => ram_block1a194.CLR0
aclr0 => ram_block1a195.CLR0
aclr0 => ram_block1a196.CLR0
aclr0 => ram_block1a197.CLR0
aclr0 => ram_block1a198.CLR0
aclr0 => ram_block1a199.CLR0
aclr0 => ram_block1a200.CLR0
aclr0 => ram_block1a201.CLR0
aclr0 => ram_block1a202.CLR0
aclr0 => ram_block1a203.CLR0
aclr0 => ram_block1a204.CLR0
aclr0 => ram_block1a205.CLR0
aclr0 => ram_block1a206.CLR0
aclr0 => ram_block1a207.CLR0
aclr0 => ram_block1a208.CLR0
aclr0 => ram_block1a209.CLR0
aclr0 => ram_block1a210.CLR0
aclr0 => ram_block1a211.CLR0
aclr0 => ram_block1a212.CLR0
aclr0 => ram_block1a213.CLR0
aclr0 => ram_block1a214.CLR0
aclr0 => ram_block1a215.CLR0
aclr0 => ram_block1a216.CLR0
aclr0 => ram_block1a217.CLR0
aclr0 => ram_block1a218.CLR0
aclr0 => ram_block1a219.CLR0
aclr0 => ram_block1a220.CLR0
aclr0 => ram_block1a221.CLR0
aclr0 => ram_block1a222.CLR0
aclr0 => ram_block1a223.CLR0
aclr0 => ram_block1a224.CLR0
aclr0 => ram_block1a225.CLR0
aclr0 => ram_block1a226.CLR0
aclr0 => ram_block1a227.CLR0
aclr0 => ram_block1a228.CLR0
aclr0 => ram_block1a229.CLR0
aclr0 => ram_block1a230.CLR0
aclr0 => ram_block1a231.CLR0
aclr0 => ram_block1a232.CLR0
aclr0 => ram_block1a233.CLR0
aclr0 => ram_block1a234.CLR0
aclr0 => ram_block1a235.CLR0
aclr0 => ram_block1a236.CLR0
aclr0 => ram_block1a237.CLR0
aclr0 => ram_block1a238.CLR0
aclr0 => ram_block1a239.CLR0
aclr0 => ram_block1a240.CLR0
aclr0 => ram_block1a241.CLR0
aclr0 => ram_block1a242.CLR0
aclr0 => ram_block1a243.CLR0
aclr0 => ram_block1a244.CLR0
aclr0 => ram_block1a245.CLR0
aclr0 => ram_block1a246.CLR0
aclr0 => ram_block1a247.CLR0
aclr0 => ram_block1a248.CLR0
aclr0 => ram_block1a249.CLR0
aclr0 => ram_block1a250.CLR0
aclr0 => ram_block1a251.CLR0
aclr0 => ram_block1a252.CLR0
aclr0 => ram_block1a253.CLR0
aclr0 => ram_block1a254.CLR0
aclr0 => ram_block1a255.CLR0
aclr0 => ram_block1a256.CLR0
aclr0 => ram_block1a257.CLR0
aclr0 => ram_block1a258.CLR0
aclr0 => ram_block1a259.CLR0
aclr0 => ram_block1a260.CLR0
aclr0 => ram_block1a261.CLR0
aclr0 => ram_block1a262.CLR0
aclr0 => ram_block1a263.CLR0
aclr0 => ram_block1a264.CLR0
aclr0 => ram_block1a265.CLR0
aclr0 => ram_block1a266.CLR0
aclr0 => ram_block1a267.CLR0
aclr0 => ram_block1a268.CLR0
aclr0 => ram_block1a269.CLR0
aclr0 => ram_block1a270.CLR0
aclr0 => ram_block1a271.CLR0
aclr0 => ram_block1a272.CLR0
aclr0 => ram_block1a273.CLR0
aclr0 => ram_block1a274.CLR0
aclr0 => ram_block1a275.CLR0
aclr0 => ram_block1a276.CLR0
aclr0 => ram_block1a277.CLR0
aclr0 => ram_block1a278.CLR0
aclr0 => ram_block1a279.CLR0
aclr0 => ram_block1a280.CLR0
aclr0 => ram_block1a281.CLR0
aclr0 => ram_block1a282.CLR0
aclr0 => ram_block1a283.CLR0
aclr0 => ram_block1a284.CLR0
aclr0 => ram_block1a285.CLR0
aclr0 => ram_block1a286.CLR0
aclr0 => ram_block1a287.CLR0
aclr0 => ram_block1a288.CLR0
aclr0 => ram_block1a289.CLR0
aclr0 => ram_block1a290.CLR0
aclr0 => ram_block1a291.CLR0
aclr0 => ram_block1a292.CLR0
aclr0 => ram_block1a293.CLR0
aclr0 => ram_block1a294.CLR0
aclr0 => ram_block1a295.CLR0
aclr0 => ram_block1a296.CLR0
aclr0 => ram_block1a297.CLR0
aclr0 => ram_block1a298.CLR0
aclr0 => ram_block1a299.CLR0
aclr0 => ram_block1a300.CLR0
aclr0 => ram_block1a301.CLR0
aclr0 => ram_block1a302.CLR0
aclr0 => ram_block1a303.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[0] => ram_block1a128.PORTAADDR
address_a[0] => ram_block1a129.PORTAADDR
address_a[0] => ram_block1a130.PORTAADDR
address_a[0] => ram_block1a131.PORTAADDR
address_a[0] => ram_block1a132.PORTAADDR
address_a[0] => ram_block1a133.PORTAADDR
address_a[0] => ram_block1a134.PORTAADDR
address_a[0] => ram_block1a135.PORTAADDR
address_a[0] => ram_block1a136.PORTAADDR
address_a[0] => ram_block1a137.PORTAADDR
address_a[0] => ram_block1a138.PORTAADDR
address_a[0] => ram_block1a139.PORTAADDR
address_a[0] => ram_block1a140.PORTAADDR
address_a[0] => ram_block1a141.PORTAADDR
address_a[0] => ram_block1a142.PORTAADDR
address_a[0] => ram_block1a143.PORTAADDR
address_a[0] => ram_block1a144.PORTAADDR
address_a[0] => ram_block1a145.PORTAADDR
address_a[0] => ram_block1a146.PORTAADDR
address_a[0] => ram_block1a147.PORTAADDR
address_a[0] => ram_block1a148.PORTAADDR
address_a[0] => ram_block1a149.PORTAADDR
address_a[0] => ram_block1a150.PORTAADDR
address_a[0] => ram_block1a151.PORTAADDR
address_a[0] => ram_block1a152.PORTAADDR
address_a[0] => ram_block1a153.PORTAADDR
address_a[0] => ram_block1a154.PORTAADDR
address_a[0] => ram_block1a155.PORTAADDR
address_a[0] => ram_block1a156.PORTAADDR
address_a[0] => ram_block1a157.PORTAADDR
address_a[0] => ram_block1a158.PORTAADDR
address_a[0] => ram_block1a159.PORTAADDR
address_a[0] => ram_block1a160.PORTAADDR
address_a[0] => ram_block1a161.PORTAADDR
address_a[0] => ram_block1a162.PORTAADDR
address_a[0] => ram_block1a163.PORTAADDR
address_a[0] => ram_block1a164.PORTAADDR
address_a[0] => ram_block1a165.PORTAADDR
address_a[0] => ram_block1a166.PORTAADDR
address_a[0] => ram_block1a167.PORTAADDR
address_a[0] => ram_block1a168.PORTAADDR
address_a[0] => ram_block1a169.PORTAADDR
address_a[0] => ram_block1a170.PORTAADDR
address_a[0] => ram_block1a171.PORTAADDR
address_a[0] => ram_block1a172.PORTAADDR
address_a[0] => ram_block1a173.PORTAADDR
address_a[0] => ram_block1a174.PORTAADDR
address_a[0] => ram_block1a175.PORTAADDR
address_a[0] => ram_block1a176.PORTAADDR
address_a[0] => ram_block1a177.PORTAADDR
address_a[0] => ram_block1a178.PORTAADDR
address_a[0] => ram_block1a179.PORTAADDR
address_a[0] => ram_block1a180.PORTAADDR
address_a[0] => ram_block1a181.PORTAADDR
address_a[0] => ram_block1a182.PORTAADDR
address_a[0] => ram_block1a183.PORTAADDR
address_a[0] => ram_block1a184.PORTAADDR
address_a[0] => ram_block1a185.PORTAADDR
address_a[0] => ram_block1a186.PORTAADDR
address_a[0] => ram_block1a187.PORTAADDR
address_a[0] => ram_block1a188.PORTAADDR
address_a[0] => ram_block1a189.PORTAADDR
address_a[0] => ram_block1a190.PORTAADDR
address_a[0] => ram_block1a191.PORTAADDR
address_a[0] => ram_block1a192.PORTAADDR
address_a[0] => ram_block1a193.PORTAADDR
address_a[0] => ram_block1a194.PORTAADDR
address_a[0] => ram_block1a195.PORTAADDR
address_a[0] => ram_block1a196.PORTAADDR
address_a[0] => ram_block1a197.PORTAADDR
address_a[0] => ram_block1a198.PORTAADDR
address_a[0] => ram_block1a199.PORTAADDR
address_a[0] => ram_block1a200.PORTAADDR
address_a[0] => ram_block1a201.PORTAADDR
address_a[0] => ram_block1a202.PORTAADDR
address_a[0] => ram_block1a203.PORTAADDR
address_a[0] => ram_block1a204.PORTAADDR
address_a[0] => ram_block1a205.PORTAADDR
address_a[0] => ram_block1a206.PORTAADDR
address_a[0] => ram_block1a207.PORTAADDR
address_a[0] => ram_block1a208.PORTAADDR
address_a[0] => ram_block1a209.PORTAADDR
address_a[0] => ram_block1a210.PORTAADDR
address_a[0] => ram_block1a211.PORTAADDR
address_a[0] => ram_block1a212.PORTAADDR
address_a[0] => ram_block1a213.PORTAADDR
address_a[0] => ram_block1a214.PORTAADDR
address_a[0] => ram_block1a215.PORTAADDR
address_a[0] => ram_block1a216.PORTAADDR
address_a[0] => ram_block1a217.PORTAADDR
address_a[0] => ram_block1a218.PORTAADDR
address_a[0] => ram_block1a219.PORTAADDR
address_a[0] => ram_block1a220.PORTAADDR
address_a[0] => ram_block1a221.PORTAADDR
address_a[0] => ram_block1a222.PORTAADDR
address_a[0] => ram_block1a223.PORTAADDR
address_a[0] => ram_block1a224.PORTAADDR
address_a[0] => ram_block1a225.PORTAADDR
address_a[0] => ram_block1a226.PORTAADDR
address_a[0] => ram_block1a227.PORTAADDR
address_a[0] => ram_block1a228.PORTAADDR
address_a[0] => ram_block1a229.PORTAADDR
address_a[0] => ram_block1a230.PORTAADDR
address_a[0] => ram_block1a231.PORTAADDR
address_a[0] => ram_block1a232.PORTAADDR
address_a[0] => ram_block1a233.PORTAADDR
address_a[0] => ram_block1a234.PORTAADDR
address_a[0] => ram_block1a235.PORTAADDR
address_a[0] => ram_block1a236.PORTAADDR
address_a[0] => ram_block1a237.PORTAADDR
address_a[0] => ram_block1a238.PORTAADDR
address_a[0] => ram_block1a239.PORTAADDR
address_a[0] => ram_block1a240.PORTAADDR
address_a[0] => ram_block1a241.PORTAADDR
address_a[0] => ram_block1a242.PORTAADDR
address_a[0] => ram_block1a243.PORTAADDR
address_a[0] => ram_block1a244.PORTAADDR
address_a[0] => ram_block1a245.PORTAADDR
address_a[0] => ram_block1a246.PORTAADDR
address_a[0] => ram_block1a247.PORTAADDR
address_a[0] => ram_block1a248.PORTAADDR
address_a[0] => ram_block1a249.PORTAADDR
address_a[0] => ram_block1a250.PORTAADDR
address_a[0] => ram_block1a251.PORTAADDR
address_a[0] => ram_block1a252.PORTAADDR
address_a[0] => ram_block1a253.PORTAADDR
address_a[0] => ram_block1a254.PORTAADDR
address_a[0] => ram_block1a255.PORTAADDR
address_a[0] => ram_block1a256.PORTAADDR
address_a[0] => ram_block1a257.PORTAADDR
address_a[0] => ram_block1a258.PORTAADDR
address_a[0] => ram_block1a259.PORTAADDR
address_a[0] => ram_block1a260.PORTAADDR
address_a[0] => ram_block1a261.PORTAADDR
address_a[0] => ram_block1a262.PORTAADDR
address_a[0] => ram_block1a263.PORTAADDR
address_a[0] => ram_block1a264.PORTAADDR
address_a[0] => ram_block1a265.PORTAADDR
address_a[0] => ram_block1a266.PORTAADDR
address_a[0] => ram_block1a267.PORTAADDR
address_a[0] => ram_block1a268.PORTAADDR
address_a[0] => ram_block1a269.PORTAADDR
address_a[0] => ram_block1a270.PORTAADDR
address_a[0] => ram_block1a271.PORTAADDR
address_a[0] => ram_block1a272.PORTAADDR
address_a[0] => ram_block1a273.PORTAADDR
address_a[0] => ram_block1a274.PORTAADDR
address_a[0] => ram_block1a275.PORTAADDR
address_a[0] => ram_block1a276.PORTAADDR
address_a[0] => ram_block1a277.PORTAADDR
address_a[0] => ram_block1a278.PORTAADDR
address_a[0] => ram_block1a279.PORTAADDR
address_a[0] => ram_block1a280.PORTAADDR
address_a[0] => ram_block1a281.PORTAADDR
address_a[0] => ram_block1a282.PORTAADDR
address_a[0] => ram_block1a283.PORTAADDR
address_a[0] => ram_block1a284.PORTAADDR
address_a[0] => ram_block1a285.PORTAADDR
address_a[0] => ram_block1a286.PORTAADDR
address_a[0] => ram_block1a287.PORTAADDR
address_a[0] => ram_block1a288.PORTAADDR
address_a[0] => ram_block1a289.PORTAADDR
address_a[0] => ram_block1a290.PORTAADDR
address_a[0] => ram_block1a291.PORTAADDR
address_a[0] => ram_block1a292.PORTAADDR
address_a[0] => ram_block1a293.PORTAADDR
address_a[0] => ram_block1a294.PORTAADDR
address_a[0] => ram_block1a295.PORTAADDR
address_a[0] => ram_block1a296.PORTAADDR
address_a[0] => ram_block1a297.PORTAADDR
address_a[0] => ram_block1a298.PORTAADDR
address_a[0] => ram_block1a299.PORTAADDR
address_a[0] => ram_block1a300.PORTAADDR
address_a[0] => ram_block1a301.PORTAADDR
address_a[0] => ram_block1a302.PORTAADDR
address_a[0] => ram_block1a303.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[1] => ram_block1a128.PORTAADDR1
address_a[1] => ram_block1a129.PORTAADDR1
address_a[1] => ram_block1a130.PORTAADDR1
address_a[1] => ram_block1a131.PORTAADDR1
address_a[1] => ram_block1a132.PORTAADDR1
address_a[1] => ram_block1a133.PORTAADDR1
address_a[1] => ram_block1a134.PORTAADDR1
address_a[1] => ram_block1a135.PORTAADDR1
address_a[1] => ram_block1a136.PORTAADDR1
address_a[1] => ram_block1a137.PORTAADDR1
address_a[1] => ram_block1a138.PORTAADDR1
address_a[1] => ram_block1a139.PORTAADDR1
address_a[1] => ram_block1a140.PORTAADDR1
address_a[1] => ram_block1a141.PORTAADDR1
address_a[1] => ram_block1a142.PORTAADDR1
address_a[1] => ram_block1a143.PORTAADDR1
address_a[1] => ram_block1a144.PORTAADDR1
address_a[1] => ram_block1a145.PORTAADDR1
address_a[1] => ram_block1a146.PORTAADDR1
address_a[1] => ram_block1a147.PORTAADDR1
address_a[1] => ram_block1a148.PORTAADDR1
address_a[1] => ram_block1a149.PORTAADDR1
address_a[1] => ram_block1a150.PORTAADDR1
address_a[1] => ram_block1a151.PORTAADDR1
address_a[1] => ram_block1a152.PORTAADDR1
address_a[1] => ram_block1a153.PORTAADDR1
address_a[1] => ram_block1a154.PORTAADDR1
address_a[1] => ram_block1a155.PORTAADDR1
address_a[1] => ram_block1a156.PORTAADDR1
address_a[1] => ram_block1a157.PORTAADDR1
address_a[1] => ram_block1a158.PORTAADDR1
address_a[1] => ram_block1a159.PORTAADDR1
address_a[1] => ram_block1a160.PORTAADDR1
address_a[1] => ram_block1a161.PORTAADDR1
address_a[1] => ram_block1a162.PORTAADDR1
address_a[1] => ram_block1a163.PORTAADDR1
address_a[1] => ram_block1a164.PORTAADDR1
address_a[1] => ram_block1a165.PORTAADDR1
address_a[1] => ram_block1a166.PORTAADDR1
address_a[1] => ram_block1a167.PORTAADDR1
address_a[1] => ram_block1a168.PORTAADDR1
address_a[1] => ram_block1a169.PORTAADDR1
address_a[1] => ram_block1a170.PORTAADDR1
address_a[1] => ram_block1a171.PORTAADDR1
address_a[1] => ram_block1a172.PORTAADDR1
address_a[1] => ram_block1a173.PORTAADDR1
address_a[1] => ram_block1a174.PORTAADDR1
address_a[1] => ram_block1a175.PORTAADDR1
address_a[1] => ram_block1a176.PORTAADDR1
address_a[1] => ram_block1a177.PORTAADDR1
address_a[1] => ram_block1a178.PORTAADDR1
address_a[1] => ram_block1a179.PORTAADDR1
address_a[1] => ram_block1a180.PORTAADDR1
address_a[1] => ram_block1a181.PORTAADDR1
address_a[1] => ram_block1a182.PORTAADDR1
address_a[1] => ram_block1a183.PORTAADDR1
address_a[1] => ram_block1a184.PORTAADDR1
address_a[1] => ram_block1a185.PORTAADDR1
address_a[1] => ram_block1a186.PORTAADDR1
address_a[1] => ram_block1a187.PORTAADDR1
address_a[1] => ram_block1a188.PORTAADDR1
address_a[1] => ram_block1a189.PORTAADDR1
address_a[1] => ram_block1a190.PORTAADDR1
address_a[1] => ram_block1a191.PORTAADDR1
address_a[1] => ram_block1a192.PORTAADDR1
address_a[1] => ram_block1a193.PORTAADDR1
address_a[1] => ram_block1a194.PORTAADDR1
address_a[1] => ram_block1a195.PORTAADDR1
address_a[1] => ram_block1a196.PORTAADDR1
address_a[1] => ram_block1a197.PORTAADDR1
address_a[1] => ram_block1a198.PORTAADDR1
address_a[1] => ram_block1a199.PORTAADDR1
address_a[1] => ram_block1a200.PORTAADDR1
address_a[1] => ram_block1a201.PORTAADDR1
address_a[1] => ram_block1a202.PORTAADDR1
address_a[1] => ram_block1a203.PORTAADDR1
address_a[1] => ram_block1a204.PORTAADDR1
address_a[1] => ram_block1a205.PORTAADDR1
address_a[1] => ram_block1a206.PORTAADDR1
address_a[1] => ram_block1a207.PORTAADDR1
address_a[1] => ram_block1a208.PORTAADDR1
address_a[1] => ram_block1a209.PORTAADDR1
address_a[1] => ram_block1a210.PORTAADDR1
address_a[1] => ram_block1a211.PORTAADDR1
address_a[1] => ram_block1a212.PORTAADDR1
address_a[1] => ram_block1a213.PORTAADDR1
address_a[1] => ram_block1a214.PORTAADDR1
address_a[1] => ram_block1a215.PORTAADDR1
address_a[1] => ram_block1a216.PORTAADDR1
address_a[1] => ram_block1a217.PORTAADDR1
address_a[1] => ram_block1a218.PORTAADDR1
address_a[1] => ram_block1a219.PORTAADDR1
address_a[1] => ram_block1a220.PORTAADDR1
address_a[1] => ram_block1a221.PORTAADDR1
address_a[1] => ram_block1a222.PORTAADDR1
address_a[1] => ram_block1a223.PORTAADDR1
address_a[1] => ram_block1a224.PORTAADDR1
address_a[1] => ram_block1a225.PORTAADDR1
address_a[1] => ram_block1a226.PORTAADDR1
address_a[1] => ram_block1a227.PORTAADDR1
address_a[1] => ram_block1a228.PORTAADDR1
address_a[1] => ram_block1a229.PORTAADDR1
address_a[1] => ram_block1a230.PORTAADDR1
address_a[1] => ram_block1a231.PORTAADDR1
address_a[1] => ram_block1a232.PORTAADDR1
address_a[1] => ram_block1a233.PORTAADDR1
address_a[1] => ram_block1a234.PORTAADDR1
address_a[1] => ram_block1a235.PORTAADDR1
address_a[1] => ram_block1a236.PORTAADDR1
address_a[1] => ram_block1a237.PORTAADDR1
address_a[1] => ram_block1a238.PORTAADDR1
address_a[1] => ram_block1a239.PORTAADDR1
address_a[1] => ram_block1a240.PORTAADDR1
address_a[1] => ram_block1a241.PORTAADDR1
address_a[1] => ram_block1a242.PORTAADDR1
address_a[1] => ram_block1a243.PORTAADDR1
address_a[1] => ram_block1a244.PORTAADDR1
address_a[1] => ram_block1a245.PORTAADDR1
address_a[1] => ram_block1a246.PORTAADDR1
address_a[1] => ram_block1a247.PORTAADDR1
address_a[1] => ram_block1a248.PORTAADDR1
address_a[1] => ram_block1a249.PORTAADDR1
address_a[1] => ram_block1a250.PORTAADDR1
address_a[1] => ram_block1a251.PORTAADDR1
address_a[1] => ram_block1a252.PORTAADDR1
address_a[1] => ram_block1a253.PORTAADDR1
address_a[1] => ram_block1a254.PORTAADDR1
address_a[1] => ram_block1a255.PORTAADDR1
address_a[1] => ram_block1a256.PORTAADDR1
address_a[1] => ram_block1a257.PORTAADDR1
address_a[1] => ram_block1a258.PORTAADDR1
address_a[1] => ram_block1a259.PORTAADDR1
address_a[1] => ram_block1a260.PORTAADDR1
address_a[1] => ram_block1a261.PORTAADDR1
address_a[1] => ram_block1a262.PORTAADDR1
address_a[1] => ram_block1a263.PORTAADDR1
address_a[1] => ram_block1a264.PORTAADDR1
address_a[1] => ram_block1a265.PORTAADDR1
address_a[1] => ram_block1a266.PORTAADDR1
address_a[1] => ram_block1a267.PORTAADDR1
address_a[1] => ram_block1a268.PORTAADDR1
address_a[1] => ram_block1a269.PORTAADDR1
address_a[1] => ram_block1a270.PORTAADDR1
address_a[1] => ram_block1a271.PORTAADDR1
address_a[1] => ram_block1a272.PORTAADDR1
address_a[1] => ram_block1a273.PORTAADDR1
address_a[1] => ram_block1a274.PORTAADDR1
address_a[1] => ram_block1a275.PORTAADDR1
address_a[1] => ram_block1a276.PORTAADDR1
address_a[1] => ram_block1a277.PORTAADDR1
address_a[1] => ram_block1a278.PORTAADDR1
address_a[1] => ram_block1a279.PORTAADDR1
address_a[1] => ram_block1a280.PORTAADDR1
address_a[1] => ram_block1a281.PORTAADDR1
address_a[1] => ram_block1a282.PORTAADDR1
address_a[1] => ram_block1a283.PORTAADDR1
address_a[1] => ram_block1a284.PORTAADDR1
address_a[1] => ram_block1a285.PORTAADDR1
address_a[1] => ram_block1a286.PORTAADDR1
address_a[1] => ram_block1a287.PORTAADDR1
address_a[1] => ram_block1a288.PORTAADDR1
address_a[1] => ram_block1a289.PORTAADDR1
address_a[1] => ram_block1a290.PORTAADDR1
address_a[1] => ram_block1a291.PORTAADDR1
address_a[1] => ram_block1a292.PORTAADDR1
address_a[1] => ram_block1a293.PORTAADDR1
address_a[1] => ram_block1a294.PORTAADDR1
address_a[1] => ram_block1a295.PORTAADDR1
address_a[1] => ram_block1a296.PORTAADDR1
address_a[1] => ram_block1a297.PORTAADDR1
address_a[1] => ram_block1a298.PORTAADDR1
address_a[1] => ram_block1a299.PORTAADDR1
address_a[1] => ram_block1a300.PORTAADDR1
address_a[1] => ram_block1a301.PORTAADDR1
address_a[1] => ram_block1a302.PORTAADDR1
address_a[1] => ram_block1a303.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[2] => ram_block1a128.PORTAADDR2
address_a[2] => ram_block1a129.PORTAADDR2
address_a[2] => ram_block1a130.PORTAADDR2
address_a[2] => ram_block1a131.PORTAADDR2
address_a[2] => ram_block1a132.PORTAADDR2
address_a[2] => ram_block1a133.PORTAADDR2
address_a[2] => ram_block1a134.PORTAADDR2
address_a[2] => ram_block1a135.PORTAADDR2
address_a[2] => ram_block1a136.PORTAADDR2
address_a[2] => ram_block1a137.PORTAADDR2
address_a[2] => ram_block1a138.PORTAADDR2
address_a[2] => ram_block1a139.PORTAADDR2
address_a[2] => ram_block1a140.PORTAADDR2
address_a[2] => ram_block1a141.PORTAADDR2
address_a[2] => ram_block1a142.PORTAADDR2
address_a[2] => ram_block1a143.PORTAADDR2
address_a[2] => ram_block1a144.PORTAADDR2
address_a[2] => ram_block1a145.PORTAADDR2
address_a[2] => ram_block1a146.PORTAADDR2
address_a[2] => ram_block1a147.PORTAADDR2
address_a[2] => ram_block1a148.PORTAADDR2
address_a[2] => ram_block1a149.PORTAADDR2
address_a[2] => ram_block1a150.PORTAADDR2
address_a[2] => ram_block1a151.PORTAADDR2
address_a[2] => ram_block1a152.PORTAADDR2
address_a[2] => ram_block1a153.PORTAADDR2
address_a[2] => ram_block1a154.PORTAADDR2
address_a[2] => ram_block1a155.PORTAADDR2
address_a[2] => ram_block1a156.PORTAADDR2
address_a[2] => ram_block1a157.PORTAADDR2
address_a[2] => ram_block1a158.PORTAADDR2
address_a[2] => ram_block1a159.PORTAADDR2
address_a[2] => ram_block1a160.PORTAADDR2
address_a[2] => ram_block1a161.PORTAADDR2
address_a[2] => ram_block1a162.PORTAADDR2
address_a[2] => ram_block1a163.PORTAADDR2
address_a[2] => ram_block1a164.PORTAADDR2
address_a[2] => ram_block1a165.PORTAADDR2
address_a[2] => ram_block1a166.PORTAADDR2
address_a[2] => ram_block1a167.PORTAADDR2
address_a[2] => ram_block1a168.PORTAADDR2
address_a[2] => ram_block1a169.PORTAADDR2
address_a[2] => ram_block1a170.PORTAADDR2
address_a[2] => ram_block1a171.PORTAADDR2
address_a[2] => ram_block1a172.PORTAADDR2
address_a[2] => ram_block1a173.PORTAADDR2
address_a[2] => ram_block1a174.PORTAADDR2
address_a[2] => ram_block1a175.PORTAADDR2
address_a[2] => ram_block1a176.PORTAADDR2
address_a[2] => ram_block1a177.PORTAADDR2
address_a[2] => ram_block1a178.PORTAADDR2
address_a[2] => ram_block1a179.PORTAADDR2
address_a[2] => ram_block1a180.PORTAADDR2
address_a[2] => ram_block1a181.PORTAADDR2
address_a[2] => ram_block1a182.PORTAADDR2
address_a[2] => ram_block1a183.PORTAADDR2
address_a[2] => ram_block1a184.PORTAADDR2
address_a[2] => ram_block1a185.PORTAADDR2
address_a[2] => ram_block1a186.PORTAADDR2
address_a[2] => ram_block1a187.PORTAADDR2
address_a[2] => ram_block1a188.PORTAADDR2
address_a[2] => ram_block1a189.PORTAADDR2
address_a[2] => ram_block1a190.PORTAADDR2
address_a[2] => ram_block1a191.PORTAADDR2
address_a[2] => ram_block1a192.PORTAADDR2
address_a[2] => ram_block1a193.PORTAADDR2
address_a[2] => ram_block1a194.PORTAADDR2
address_a[2] => ram_block1a195.PORTAADDR2
address_a[2] => ram_block1a196.PORTAADDR2
address_a[2] => ram_block1a197.PORTAADDR2
address_a[2] => ram_block1a198.PORTAADDR2
address_a[2] => ram_block1a199.PORTAADDR2
address_a[2] => ram_block1a200.PORTAADDR2
address_a[2] => ram_block1a201.PORTAADDR2
address_a[2] => ram_block1a202.PORTAADDR2
address_a[2] => ram_block1a203.PORTAADDR2
address_a[2] => ram_block1a204.PORTAADDR2
address_a[2] => ram_block1a205.PORTAADDR2
address_a[2] => ram_block1a206.PORTAADDR2
address_a[2] => ram_block1a207.PORTAADDR2
address_a[2] => ram_block1a208.PORTAADDR2
address_a[2] => ram_block1a209.PORTAADDR2
address_a[2] => ram_block1a210.PORTAADDR2
address_a[2] => ram_block1a211.PORTAADDR2
address_a[2] => ram_block1a212.PORTAADDR2
address_a[2] => ram_block1a213.PORTAADDR2
address_a[2] => ram_block1a214.PORTAADDR2
address_a[2] => ram_block1a215.PORTAADDR2
address_a[2] => ram_block1a216.PORTAADDR2
address_a[2] => ram_block1a217.PORTAADDR2
address_a[2] => ram_block1a218.PORTAADDR2
address_a[2] => ram_block1a219.PORTAADDR2
address_a[2] => ram_block1a220.PORTAADDR2
address_a[2] => ram_block1a221.PORTAADDR2
address_a[2] => ram_block1a222.PORTAADDR2
address_a[2] => ram_block1a223.PORTAADDR2
address_a[2] => ram_block1a224.PORTAADDR2
address_a[2] => ram_block1a225.PORTAADDR2
address_a[2] => ram_block1a226.PORTAADDR2
address_a[2] => ram_block1a227.PORTAADDR2
address_a[2] => ram_block1a228.PORTAADDR2
address_a[2] => ram_block1a229.PORTAADDR2
address_a[2] => ram_block1a230.PORTAADDR2
address_a[2] => ram_block1a231.PORTAADDR2
address_a[2] => ram_block1a232.PORTAADDR2
address_a[2] => ram_block1a233.PORTAADDR2
address_a[2] => ram_block1a234.PORTAADDR2
address_a[2] => ram_block1a235.PORTAADDR2
address_a[2] => ram_block1a236.PORTAADDR2
address_a[2] => ram_block1a237.PORTAADDR2
address_a[2] => ram_block1a238.PORTAADDR2
address_a[2] => ram_block1a239.PORTAADDR2
address_a[2] => ram_block1a240.PORTAADDR2
address_a[2] => ram_block1a241.PORTAADDR2
address_a[2] => ram_block1a242.PORTAADDR2
address_a[2] => ram_block1a243.PORTAADDR2
address_a[2] => ram_block1a244.PORTAADDR2
address_a[2] => ram_block1a245.PORTAADDR2
address_a[2] => ram_block1a246.PORTAADDR2
address_a[2] => ram_block1a247.PORTAADDR2
address_a[2] => ram_block1a248.PORTAADDR2
address_a[2] => ram_block1a249.PORTAADDR2
address_a[2] => ram_block1a250.PORTAADDR2
address_a[2] => ram_block1a251.PORTAADDR2
address_a[2] => ram_block1a252.PORTAADDR2
address_a[2] => ram_block1a253.PORTAADDR2
address_a[2] => ram_block1a254.PORTAADDR2
address_a[2] => ram_block1a255.PORTAADDR2
address_a[2] => ram_block1a256.PORTAADDR2
address_a[2] => ram_block1a257.PORTAADDR2
address_a[2] => ram_block1a258.PORTAADDR2
address_a[2] => ram_block1a259.PORTAADDR2
address_a[2] => ram_block1a260.PORTAADDR2
address_a[2] => ram_block1a261.PORTAADDR2
address_a[2] => ram_block1a262.PORTAADDR2
address_a[2] => ram_block1a263.PORTAADDR2
address_a[2] => ram_block1a264.PORTAADDR2
address_a[2] => ram_block1a265.PORTAADDR2
address_a[2] => ram_block1a266.PORTAADDR2
address_a[2] => ram_block1a267.PORTAADDR2
address_a[2] => ram_block1a268.PORTAADDR2
address_a[2] => ram_block1a269.PORTAADDR2
address_a[2] => ram_block1a270.PORTAADDR2
address_a[2] => ram_block1a271.PORTAADDR2
address_a[2] => ram_block1a272.PORTAADDR2
address_a[2] => ram_block1a273.PORTAADDR2
address_a[2] => ram_block1a274.PORTAADDR2
address_a[2] => ram_block1a275.PORTAADDR2
address_a[2] => ram_block1a276.PORTAADDR2
address_a[2] => ram_block1a277.PORTAADDR2
address_a[2] => ram_block1a278.PORTAADDR2
address_a[2] => ram_block1a279.PORTAADDR2
address_a[2] => ram_block1a280.PORTAADDR2
address_a[2] => ram_block1a281.PORTAADDR2
address_a[2] => ram_block1a282.PORTAADDR2
address_a[2] => ram_block1a283.PORTAADDR2
address_a[2] => ram_block1a284.PORTAADDR2
address_a[2] => ram_block1a285.PORTAADDR2
address_a[2] => ram_block1a286.PORTAADDR2
address_a[2] => ram_block1a287.PORTAADDR2
address_a[2] => ram_block1a288.PORTAADDR2
address_a[2] => ram_block1a289.PORTAADDR2
address_a[2] => ram_block1a290.PORTAADDR2
address_a[2] => ram_block1a291.PORTAADDR2
address_a[2] => ram_block1a292.PORTAADDR2
address_a[2] => ram_block1a293.PORTAADDR2
address_a[2] => ram_block1a294.PORTAADDR2
address_a[2] => ram_block1a295.PORTAADDR2
address_a[2] => ram_block1a296.PORTAADDR2
address_a[2] => ram_block1a297.PORTAADDR2
address_a[2] => ram_block1a298.PORTAADDR2
address_a[2] => ram_block1a299.PORTAADDR2
address_a[2] => ram_block1a300.PORTAADDR2
address_a[2] => ram_block1a301.PORTAADDR2
address_a[2] => ram_block1a302.PORTAADDR2
address_a[2] => ram_block1a303.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[3] => ram_block1a128.PORTAADDR3
address_a[3] => ram_block1a129.PORTAADDR3
address_a[3] => ram_block1a130.PORTAADDR3
address_a[3] => ram_block1a131.PORTAADDR3
address_a[3] => ram_block1a132.PORTAADDR3
address_a[3] => ram_block1a133.PORTAADDR3
address_a[3] => ram_block1a134.PORTAADDR3
address_a[3] => ram_block1a135.PORTAADDR3
address_a[3] => ram_block1a136.PORTAADDR3
address_a[3] => ram_block1a137.PORTAADDR3
address_a[3] => ram_block1a138.PORTAADDR3
address_a[3] => ram_block1a139.PORTAADDR3
address_a[3] => ram_block1a140.PORTAADDR3
address_a[3] => ram_block1a141.PORTAADDR3
address_a[3] => ram_block1a142.PORTAADDR3
address_a[3] => ram_block1a143.PORTAADDR3
address_a[3] => ram_block1a144.PORTAADDR3
address_a[3] => ram_block1a145.PORTAADDR3
address_a[3] => ram_block1a146.PORTAADDR3
address_a[3] => ram_block1a147.PORTAADDR3
address_a[3] => ram_block1a148.PORTAADDR3
address_a[3] => ram_block1a149.PORTAADDR3
address_a[3] => ram_block1a150.PORTAADDR3
address_a[3] => ram_block1a151.PORTAADDR3
address_a[3] => ram_block1a152.PORTAADDR3
address_a[3] => ram_block1a153.PORTAADDR3
address_a[3] => ram_block1a154.PORTAADDR3
address_a[3] => ram_block1a155.PORTAADDR3
address_a[3] => ram_block1a156.PORTAADDR3
address_a[3] => ram_block1a157.PORTAADDR3
address_a[3] => ram_block1a158.PORTAADDR3
address_a[3] => ram_block1a159.PORTAADDR3
address_a[3] => ram_block1a160.PORTAADDR3
address_a[3] => ram_block1a161.PORTAADDR3
address_a[3] => ram_block1a162.PORTAADDR3
address_a[3] => ram_block1a163.PORTAADDR3
address_a[3] => ram_block1a164.PORTAADDR3
address_a[3] => ram_block1a165.PORTAADDR3
address_a[3] => ram_block1a166.PORTAADDR3
address_a[3] => ram_block1a167.PORTAADDR3
address_a[3] => ram_block1a168.PORTAADDR3
address_a[3] => ram_block1a169.PORTAADDR3
address_a[3] => ram_block1a170.PORTAADDR3
address_a[3] => ram_block1a171.PORTAADDR3
address_a[3] => ram_block1a172.PORTAADDR3
address_a[3] => ram_block1a173.PORTAADDR3
address_a[3] => ram_block1a174.PORTAADDR3
address_a[3] => ram_block1a175.PORTAADDR3
address_a[3] => ram_block1a176.PORTAADDR3
address_a[3] => ram_block1a177.PORTAADDR3
address_a[3] => ram_block1a178.PORTAADDR3
address_a[3] => ram_block1a179.PORTAADDR3
address_a[3] => ram_block1a180.PORTAADDR3
address_a[3] => ram_block1a181.PORTAADDR3
address_a[3] => ram_block1a182.PORTAADDR3
address_a[3] => ram_block1a183.PORTAADDR3
address_a[3] => ram_block1a184.PORTAADDR3
address_a[3] => ram_block1a185.PORTAADDR3
address_a[3] => ram_block1a186.PORTAADDR3
address_a[3] => ram_block1a187.PORTAADDR3
address_a[3] => ram_block1a188.PORTAADDR3
address_a[3] => ram_block1a189.PORTAADDR3
address_a[3] => ram_block1a190.PORTAADDR3
address_a[3] => ram_block1a191.PORTAADDR3
address_a[3] => ram_block1a192.PORTAADDR3
address_a[3] => ram_block1a193.PORTAADDR3
address_a[3] => ram_block1a194.PORTAADDR3
address_a[3] => ram_block1a195.PORTAADDR3
address_a[3] => ram_block1a196.PORTAADDR3
address_a[3] => ram_block1a197.PORTAADDR3
address_a[3] => ram_block1a198.PORTAADDR3
address_a[3] => ram_block1a199.PORTAADDR3
address_a[3] => ram_block1a200.PORTAADDR3
address_a[3] => ram_block1a201.PORTAADDR3
address_a[3] => ram_block1a202.PORTAADDR3
address_a[3] => ram_block1a203.PORTAADDR3
address_a[3] => ram_block1a204.PORTAADDR3
address_a[3] => ram_block1a205.PORTAADDR3
address_a[3] => ram_block1a206.PORTAADDR3
address_a[3] => ram_block1a207.PORTAADDR3
address_a[3] => ram_block1a208.PORTAADDR3
address_a[3] => ram_block1a209.PORTAADDR3
address_a[3] => ram_block1a210.PORTAADDR3
address_a[3] => ram_block1a211.PORTAADDR3
address_a[3] => ram_block1a212.PORTAADDR3
address_a[3] => ram_block1a213.PORTAADDR3
address_a[3] => ram_block1a214.PORTAADDR3
address_a[3] => ram_block1a215.PORTAADDR3
address_a[3] => ram_block1a216.PORTAADDR3
address_a[3] => ram_block1a217.PORTAADDR3
address_a[3] => ram_block1a218.PORTAADDR3
address_a[3] => ram_block1a219.PORTAADDR3
address_a[3] => ram_block1a220.PORTAADDR3
address_a[3] => ram_block1a221.PORTAADDR3
address_a[3] => ram_block1a222.PORTAADDR3
address_a[3] => ram_block1a223.PORTAADDR3
address_a[3] => ram_block1a224.PORTAADDR3
address_a[3] => ram_block1a225.PORTAADDR3
address_a[3] => ram_block1a226.PORTAADDR3
address_a[3] => ram_block1a227.PORTAADDR3
address_a[3] => ram_block1a228.PORTAADDR3
address_a[3] => ram_block1a229.PORTAADDR3
address_a[3] => ram_block1a230.PORTAADDR3
address_a[3] => ram_block1a231.PORTAADDR3
address_a[3] => ram_block1a232.PORTAADDR3
address_a[3] => ram_block1a233.PORTAADDR3
address_a[3] => ram_block1a234.PORTAADDR3
address_a[3] => ram_block1a235.PORTAADDR3
address_a[3] => ram_block1a236.PORTAADDR3
address_a[3] => ram_block1a237.PORTAADDR3
address_a[3] => ram_block1a238.PORTAADDR3
address_a[3] => ram_block1a239.PORTAADDR3
address_a[3] => ram_block1a240.PORTAADDR3
address_a[3] => ram_block1a241.PORTAADDR3
address_a[3] => ram_block1a242.PORTAADDR3
address_a[3] => ram_block1a243.PORTAADDR3
address_a[3] => ram_block1a244.PORTAADDR3
address_a[3] => ram_block1a245.PORTAADDR3
address_a[3] => ram_block1a246.PORTAADDR3
address_a[3] => ram_block1a247.PORTAADDR3
address_a[3] => ram_block1a248.PORTAADDR3
address_a[3] => ram_block1a249.PORTAADDR3
address_a[3] => ram_block1a250.PORTAADDR3
address_a[3] => ram_block1a251.PORTAADDR3
address_a[3] => ram_block1a252.PORTAADDR3
address_a[3] => ram_block1a253.PORTAADDR3
address_a[3] => ram_block1a254.PORTAADDR3
address_a[3] => ram_block1a255.PORTAADDR3
address_a[3] => ram_block1a256.PORTAADDR3
address_a[3] => ram_block1a257.PORTAADDR3
address_a[3] => ram_block1a258.PORTAADDR3
address_a[3] => ram_block1a259.PORTAADDR3
address_a[3] => ram_block1a260.PORTAADDR3
address_a[3] => ram_block1a261.PORTAADDR3
address_a[3] => ram_block1a262.PORTAADDR3
address_a[3] => ram_block1a263.PORTAADDR3
address_a[3] => ram_block1a264.PORTAADDR3
address_a[3] => ram_block1a265.PORTAADDR3
address_a[3] => ram_block1a266.PORTAADDR3
address_a[3] => ram_block1a267.PORTAADDR3
address_a[3] => ram_block1a268.PORTAADDR3
address_a[3] => ram_block1a269.PORTAADDR3
address_a[3] => ram_block1a270.PORTAADDR3
address_a[3] => ram_block1a271.PORTAADDR3
address_a[3] => ram_block1a272.PORTAADDR3
address_a[3] => ram_block1a273.PORTAADDR3
address_a[3] => ram_block1a274.PORTAADDR3
address_a[3] => ram_block1a275.PORTAADDR3
address_a[3] => ram_block1a276.PORTAADDR3
address_a[3] => ram_block1a277.PORTAADDR3
address_a[3] => ram_block1a278.PORTAADDR3
address_a[3] => ram_block1a279.PORTAADDR3
address_a[3] => ram_block1a280.PORTAADDR3
address_a[3] => ram_block1a281.PORTAADDR3
address_a[3] => ram_block1a282.PORTAADDR3
address_a[3] => ram_block1a283.PORTAADDR3
address_a[3] => ram_block1a284.PORTAADDR3
address_a[3] => ram_block1a285.PORTAADDR3
address_a[3] => ram_block1a286.PORTAADDR3
address_a[3] => ram_block1a287.PORTAADDR3
address_a[3] => ram_block1a288.PORTAADDR3
address_a[3] => ram_block1a289.PORTAADDR3
address_a[3] => ram_block1a290.PORTAADDR3
address_a[3] => ram_block1a291.PORTAADDR3
address_a[3] => ram_block1a292.PORTAADDR3
address_a[3] => ram_block1a293.PORTAADDR3
address_a[3] => ram_block1a294.PORTAADDR3
address_a[3] => ram_block1a295.PORTAADDR3
address_a[3] => ram_block1a296.PORTAADDR3
address_a[3] => ram_block1a297.PORTAADDR3
address_a[3] => ram_block1a298.PORTAADDR3
address_a[3] => ram_block1a299.PORTAADDR3
address_a[3] => ram_block1a300.PORTAADDR3
address_a[3] => ram_block1a301.PORTAADDR3
address_a[3] => ram_block1a302.PORTAADDR3
address_a[3] => ram_block1a303.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[4] => ram_block1a120.PORTAADDR4
address_a[4] => ram_block1a121.PORTAADDR4
address_a[4] => ram_block1a122.PORTAADDR4
address_a[4] => ram_block1a123.PORTAADDR4
address_a[4] => ram_block1a124.PORTAADDR4
address_a[4] => ram_block1a125.PORTAADDR4
address_a[4] => ram_block1a126.PORTAADDR4
address_a[4] => ram_block1a127.PORTAADDR4
address_a[4] => ram_block1a128.PORTAADDR4
address_a[4] => ram_block1a129.PORTAADDR4
address_a[4] => ram_block1a130.PORTAADDR4
address_a[4] => ram_block1a131.PORTAADDR4
address_a[4] => ram_block1a132.PORTAADDR4
address_a[4] => ram_block1a133.PORTAADDR4
address_a[4] => ram_block1a134.PORTAADDR4
address_a[4] => ram_block1a135.PORTAADDR4
address_a[4] => ram_block1a136.PORTAADDR4
address_a[4] => ram_block1a137.PORTAADDR4
address_a[4] => ram_block1a138.PORTAADDR4
address_a[4] => ram_block1a139.PORTAADDR4
address_a[4] => ram_block1a140.PORTAADDR4
address_a[4] => ram_block1a141.PORTAADDR4
address_a[4] => ram_block1a142.PORTAADDR4
address_a[4] => ram_block1a143.PORTAADDR4
address_a[4] => ram_block1a144.PORTAADDR4
address_a[4] => ram_block1a145.PORTAADDR4
address_a[4] => ram_block1a146.PORTAADDR4
address_a[4] => ram_block1a147.PORTAADDR4
address_a[4] => ram_block1a148.PORTAADDR4
address_a[4] => ram_block1a149.PORTAADDR4
address_a[4] => ram_block1a150.PORTAADDR4
address_a[4] => ram_block1a151.PORTAADDR4
address_a[4] => ram_block1a152.PORTAADDR4
address_a[4] => ram_block1a153.PORTAADDR4
address_a[4] => ram_block1a154.PORTAADDR4
address_a[4] => ram_block1a155.PORTAADDR4
address_a[4] => ram_block1a156.PORTAADDR4
address_a[4] => ram_block1a157.PORTAADDR4
address_a[4] => ram_block1a158.PORTAADDR4
address_a[4] => ram_block1a159.PORTAADDR4
address_a[4] => ram_block1a160.PORTAADDR4
address_a[4] => ram_block1a161.PORTAADDR4
address_a[4] => ram_block1a162.PORTAADDR4
address_a[4] => ram_block1a163.PORTAADDR4
address_a[4] => ram_block1a164.PORTAADDR4
address_a[4] => ram_block1a165.PORTAADDR4
address_a[4] => ram_block1a166.PORTAADDR4
address_a[4] => ram_block1a167.PORTAADDR4
address_a[4] => ram_block1a168.PORTAADDR4
address_a[4] => ram_block1a169.PORTAADDR4
address_a[4] => ram_block1a170.PORTAADDR4
address_a[4] => ram_block1a171.PORTAADDR4
address_a[4] => ram_block1a172.PORTAADDR4
address_a[4] => ram_block1a173.PORTAADDR4
address_a[4] => ram_block1a174.PORTAADDR4
address_a[4] => ram_block1a175.PORTAADDR4
address_a[4] => ram_block1a176.PORTAADDR4
address_a[4] => ram_block1a177.PORTAADDR4
address_a[4] => ram_block1a178.PORTAADDR4
address_a[4] => ram_block1a179.PORTAADDR4
address_a[4] => ram_block1a180.PORTAADDR4
address_a[4] => ram_block1a181.PORTAADDR4
address_a[4] => ram_block1a182.PORTAADDR4
address_a[4] => ram_block1a183.PORTAADDR4
address_a[4] => ram_block1a184.PORTAADDR4
address_a[4] => ram_block1a185.PORTAADDR4
address_a[4] => ram_block1a186.PORTAADDR4
address_a[4] => ram_block1a187.PORTAADDR4
address_a[4] => ram_block1a188.PORTAADDR4
address_a[4] => ram_block1a189.PORTAADDR4
address_a[4] => ram_block1a190.PORTAADDR4
address_a[4] => ram_block1a191.PORTAADDR4
address_a[4] => ram_block1a192.PORTAADDR4
address_a[4] => ram_block1a193.PORTAADDR4
address_a[4] => ram_block1a194.PORTAADDR4
address_a[4] => ram_block1a195.PORTAADDR4
address_a[4] => ram_block1a196.PORTAADDR4
address_a[4] => ram_block1a197.PORTAADDR4
address_a[4] => ram_block1a198.PORTAADDR4
address_a[4] => ram_block1a199.PORTAADDR4
address_a[4] => ram_block1a200.PORTAADDR4
address_a[4] => ram_block1a201.PORTAADDR4
address_a[4] => ram_block1a202.PORTAADDR4
address_a[4] => ram_block1a203.PORTAADDR4
address_a[4] => ram_block1a204.PORTAADDR4
address_a[4] => ram_block1a205.PORTAADDR4
address_a[4] => ram_block1a206.PORTAADDR4
address_a[4] => ram_block1a207.PORTAADDR4
address_a[4] => ram_block1a208.PORTAADDR4
address_a[4] => ram_block1a209.PORTAADDR4
address_a[4] => ram_block1a210.PORTAADDR4
address_a[4] => ram_block1a211.PORTAADDR4
address_a[4] => ram_block1a212.PORTAADDR4
address_a[4] => ram_block1a213.PORTAADDR4
address_a[4] => ram_block1a214.PORTAADDR4
address_a[4] => ram_block1a215.PORTAADDR4
address_a[4] => ram_block1a216.PORTAADDR4
address_a[4] => ram_block1a217.PORTAADDR4
address_a[4] => ram_block1a218.PORTAADDR4
address_a[4] => ram_block1a219.PORTAADDR4
address_a[4] => ram_block1a220.PORTAADDR4
address_a[4] => ram_block1a221.PORTAADDR4
address_a[4] => ram_block1a222.PORTAADDR4
address_a[4] => ram_block1a223.PORTAADDR4
address_a[4] => ram_block1a224.PORTAADDR4
address_a[4] => ram_block1a225.PORTAADDR4
address_a[4] => ram_block1a226.PORTAADDR4
address_a[4] => ram_block1a227.PORTAADDR4
address_a[4] => ram_block1a228.PORTAADDR4
address_a[4] => ram_block1a229.PORTAADDR4
address_a[4] => ram_block1a230.PORTAADDR4
address_a[4] => ram_block1a231.PORTAADDR4
address_a[4] => ram_block1a232.PORTAADDR4
address_a[4] => ram_block1a233.PORTAADDR4
address_a[4] => ram_block1a234.PORTAADDR4
address_a[4] => ram_block1a235.PORTAADDR4
address_a[4] => ram_block1a236.PORTAADDR4
address_a[4] => ram_block1a237.PORTAADDR4
address_a[4] => ram_block1a238.PORTAADDR4
address_a[4] => ram_block1a239.PORTAADDR4
address_a[4] => ram_block1a240.PORTAADDR4
address_a[4] => ram_block1a241.PORTAADDR4
address_a[4] => ram_block1a242.PORTAADDR4
address_a[4] => ram_block1a243.PORTAADDR4
address_a[4] => ram_block1a244.PORTAADDR4
address_a[4] => ram_block1a245.PORTAADDR4
address_a[4] => ram_block1a246.PORTAADDR4
address_a[4] => ram_block1a247.PORTAADDR4
address_a[4] => ram_block1a248.PORTAADDR4
address_a[4] => ram_block1a249.PORTAADDR4
address_a[4] => ram_block1a250.PORTAADDR4
address_a[4] => ram_block1a251.PORTAADDR4
address_a[4] => ram_block1a252.PORTAADDR4
address_a[4] => ram_block1a253.PORTAADDR4
address_a[4] => ram_block1a254.PORTAADDR4
address_a[4] => ram_block1a255.PORTAADDR4
address_a[4] => ram_block1a256.PORTAADDR4
address_a[4] => ram_block1a257.PORTAADDR4
address_a[4] => ram_block1a258.PORTAADDR4
address_a[4] => ram_block1a259.PORTAADDR4
address_a[4] => ram_block1a260.PORTAADDR4
address_a[4] => ram_block1a261.PORTAADDR4
address_a[4] => ram_block1a262.PORTAADDR4
address_a[4] => ram_block1a263.PORTAADDR4
address_a[4] => ram_block1a264.PORTAADDR4
address_a[4] => ram_block1a265.PORTAADDR4
address_a[4] => ram_block1a266.PORTAADDR4
address_a[4] => ram_block1a267.PORTAADDR4
address_a[4] => ram_block1a268.PORTAADDR4
address_a[4] => ram_block1a269.PORTAADDR4
address_a[4] => ram_block1a270.PORTAADDR4
address_a[4] => ram_block1a271.PORTAADDR4
address_a[4] => ram_block1a272.PORTAADDR4
address_a[4] => ram_block1a273.PORTAADDR4
address_a[4] => ram_block1a274.PORTAADDR4
address_a[4] => ram_block1a275.PORTAADDR4
address_a[4] => ram_block1a276.PORTAADDR4
address_a[4] => ram_block1a277.PORTAADDR4
address_a[4] => ram_block1a278.PORTAADDR4
address_a[4] => ram_block1a279.PORTAADDR4
address_a[4] => ram_block1a280.PORTAADDR4
address_a[4] => ram_block1a281.PORTAADDR4
address_a[4] => ram_block1a282.PORTAADDR4
address_a[4] => ram_block1a283.PORTAADDR4
address_a[4] => ram_block1a284.PORTAADDR4
address_a[4] => ram_block1a285.PORTAADDR4
address_a[4] => ram_block1a286.PORTAADDR4
address_a[4] => ram_block1a287.PORTAADDR4
address_a[4] => ram_block1a288.PORTAADDR4
address_a[4] => ram_block1a289.PORTAADDR4
address_a[4] => ram_block1a290.PORTAADDR4
address_a[4] => ram_block1a291.PORTAADDR4
address_a[4] => ram_block1a292.PORTAADDR4
address_a[4] => ram_block1a293.PORTAADDR4
address_a[4] => ram_block1a294.PORTAADDR4
address_a[4] => ram_block1a295.PORTAADDR4
address_a[4] => ram_block1a296.PORTAADDR4
address_a[4] => ram_block1a297.PORTAADDR4
address_a[4] => ram_block1a298.PORTAADDR4
address_a[4] => ram_block1a299.PORTAADDR4
address_a[4] => ram_block1a300.PORTAADDR4
address_a[4] => ram_block1a301.PORTAADDR4
address_a[4] => ram_block1a302.PORTAADDR4
address_a[4] => ram_block1a303.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[5] => ram_block1a120.PORTAADDR5
address_a[5] => ram_block1a121.PORTAADDR5
address_a[5] => ram_block1a122.PORTAADDR5
address_a[5] => ram_block1a123.PORTAADDR5
address_a[5] => ram_block1a124.PORTAADDR5
address_a[5] => ram_block1a125.PORTAADDR5
address_a[5] => ram_block1a126.PORTAADDR5
address_a[5] => ram_block1a127.PORTAADDR5
address_a[5] => ram_block1a128.PORTAADDR5
address_a[5] => ram_block1a129.PORTAADDR5
address_a[5] => ram_block1a130.PORTAADDR5
address_a[5] => ram_block1a131.PORTAADDR5
address_a[5] => ram_block1a132.PORTAADDR5
address_a[5] => ram_block1a133.PORTAADDR5
address_a[5] => ram_block1a134.PORTAADDR5
address_a[5] => ram_block1a135.PORTAADDR5
address_a[5] => ram_block1a136.PORTAADDR5
address_a[5] => ram_block1a137.PORTAADDR5
address_a[5] => ram_block1a138.PORTAADDR5
address_a[5] => ram_block1a139.PORTAADDR5
address_a[5] => ram_block1a140.PORTAADDR5
address_a[5] => ram_block1a141.PORTAADDR5
address_a[5] => ram_block1a142.PORTAADDR5
address_a[5] => ram_block1a143.PORTAADDR5
address_a[5] => ram_block1a144.PORTAADDR5
address_a[5] => ram_block1a145.PORTAADDR5
address_a[5] => ram_block1a146.PORTAADDR5
address_a[5] => ram_block1a147.PORTAADDR5
address_a[5] => ram_block1a148.PORTAADDR5
address_a[5] => ram_block1a149.PORTAADDR5
address_a[5] => ram_block1a150.PORTAADDR5
address_a[5] => ram_block1a151.PORTAADDR5
address_a[5] => ram_block1a152.PORTAADDR5
address_a[5] => ram_block1a153.PORTAADDR5
address_a[5] => ram_block1a154.PORTAADDR5
address_a[5] => ram_block1a155.PORTAADDR5
address_a[5] => ram_block1a156.PORTAADDR5
address_a[5] => ram_block1a157.PORTAADDR5
address_a[5] => ram_block1a158.PORTAADDR5
address_a[5] => ram_block1a159.PORTAADDR5
address_a[5] => ram_block1a160.PORTAADDR5
address_a[5] => ram_block1a161.PORTAADDR5
address_a[5] => ram_block1a162.PORTAADDR5
address_a[5] => ram_block1a163.PORTAADDR5
address_a[5] => ram_block1a164.PORTAADDR5
address_a[5] => ram_block1a165.PORTAADDR5
address_a[5] => ram_block1a166.PORTAADDR5
address_a[5] => ram_block1a167.PORTAADDR5
address_a[5] => ram_block1a168.PORTAADDR5
address_a[5] => ram_block1a169.PORTAADDR5
address_a[5] => ram_block1a170.PORTAADDR5
address_a[5] => ram_block1a171.PORTAADDR5
address_a[5] => ram_block1a172.PORTAADDR5
address_a[5] => ram_block1a173.PORTAADDR5
address_a[5] => ram_block1a174.PORTAADDR5
address_a[5] => ram_block1a175.PORTAADDR5
address_a[5] => ram_block1a176.PORTAADDR5
address_a[5] => ram_block1a177.PORTAADDR5
address_a[5] => ram_block1a178.PORTAADDR5
address_a[5] => ram_block1a179.PORTAADDR5
address_a[5] => ram_block1a180.PORTAADDR5
address_a[5] => ram_block1a181.PORTAADDR5
address_a[5] => ram_block1a182.PORTAADDR5
address_a[5] => ram_block1a183.PORTAADDR5
address_a[5] => ram_block1a184.PORTAADDR5
address_a[5] => ram_block1a185.PORTAADDR5
address_a[5] => ram_block1a186.PORTAADDR5
address_a[5] => ram_block1a187.PORTAADDR5
address_a[5] => ram_block1a188.PORTAADDR5
address_a[5] => ram_block1a189.PORTAADDR5
address_a[5] => ram_block1a190.PORTAADDR5
address_a[5] => ram_block1a191.PORTAADDR5
address_a[5] => ram_block1a192.PORTAADDR5
address_a[5] => ram_block1a193.PORTAADDR5
address_a[5] => ram_block1a194.PORTAADDR5
address_a[5] => ram_block1a195.PORTAADDR5
address_a[5] => ram_block1a196.PORTAADDR5
address_a[5] => ram_block1a197.PORTAADDR5
address_a[5] => ram_block1a198.PORTAADDR5
address_a[5] => ram_block1a199.PORTAADDR5
address_a[5] => ram_block1a200.PORTAADDR5
address_a[5] => ram_block1a201.PORTAADDR5
address_a[5] => ram_block1a202.PORTAADDR5
address_a[5] => ram_block1a203.PORTAADDR5
address_a[5] => ram_block1a204.PORTAADDR5
address_a[5] => ram_block1a205.PORTAADDR5
address_a[5] => ram_block1a206.PORTAADDR5
address_a[5] => ram_block1a207.PORTAADDR5
address_a[5] => ram_block1a208.PORTAADDR5
address_a[5] => ram_block1a209.PORTAADDR5
address_a[5] => ram_block1a210.PORTAADDR5
address_a[5] => ram_block1a211.PORTAADDR5
address_a[5] => ram_block1a212.PORTAADDR5
address_a[5] => ram_block1a213.PORTAADDR5
address_a[5] => ram_block1a214.PORTAADDR5
address_a[5] => ram_block1a215.PORTAADDR5
address_a[5] => ram_block1a216.PORTAADDR5
address_a[5] => ram_block1a217.PORTAADDR5
address_a[5] => ram_block1a218.PORTAADDR5
address_a[5] => ram_block1a219.PORTAADDR5
address_a[5] => ram_block1a220.PORTAADDR5
address_a[5] => ram_block1a221.PORTAADDR5
address_a[5] => ram_block1a222.PORTAADDR5
address_a[5] => ram_block1a223.PORTAADDR5
address_a[5] => ram_block1a224.PORTAADDR5
address_a[5] => ram_block1a225.PORTAADDR5
address_a[5] => ram_block1a226.PORTAADDR5
address_a[5] => ram_block1a227.PORTAADDR5
address_a[5] => ram_block1a228.PORTAADDR5
address_a[5] => ram_block1a229.PORTAADDR5
address_a[5] => ram_block1a230.PORTAADDR5
address_a[5] => ram_block1a231.PORTAADDR5
address_a[5] => ram_block1a232.PORTAADDR5
address_a[5] => ram_block1a233.PORTAADDR5
address_a[5] => ram_block1a234.PORTAADDR5
address_a[5] => ram_block1a235.PORTAADDR5
address_a[5] => ram_block1a236.PORTAADDR5
address_a[5] => ram_block1a237.PORTAADDR5
address_a[5] => ram_block1a238.PORTAADDR5
address_a[5] => ram_block1a239.PORTAADDR5
address_a[5] => ram_block1a240.PORTAADDR5
address_a[5] => ram_block1a241.PORTAADDR5
address_a[5] => ram_block1a242.PORTAADDR5
address_a[5] => ram_block1a243.PORTAADDR5
address_a[5] => ram_block1a244.PORTAADDR5
address_a[5] => ram_block1a245.PORTAADDR5
address_a[5] => ram_block1a246.PORTAADDR5
address_a[5] => ram_block1a247.PORTAADDR5
address_a[5] => ram_block1a248.PORTAADDR5
address_a[5] => ram_block1a249.PORTAADDR5
address_a[5] => ram_block1a250.PORTAADDR5
address_a[5] => ram_block1a251.PORTAADDR5
address_a[5] => ram_block1a252.PORTAADDR5
address_a[5] => ram_block1a253.PORTAADDR5
address_a[5] => ram_block1a254.PORTAADDR5
address_a[5] => ram_block1a255.PORTAADDR5
address_a[5] => ram_block1a256.PORTAADDR5
address_a[5] => ram_block1a257.PORTAADDR5
address_a[5] => ram_block1a258.PORTAADDR5
address_a[5] => ram_block1a259.PORTAADDR5
address_a[5] => ram_block1a260.PORTAADDR5
address_a[5] => ram_block1a261.PORTAADDR5
address_a[5] => ram_block1a262.PORTAADDR5
address_a[5] => ram_block1a263.PORTAADDR5
address_a[5] => ram_block1a264.PORTAADDR5
address_a[5] => ram_block1a265.PORTAADDR5
address_a[5] => ram_block1a266.PORTAADDR5
address_a[5] => ram_block1a267.PORTAADDR5
address_a[5] => ram_block1a268.PORTAADDR5
address_a[5] => ram_block1a269.PORTAADDR5
address_a[5] => ram_block1a270.PORTAADDR5
address_a[5] => ram_block1a271.PORTAADDR5
address_a[5] => ram_block1a272.PORTAADDR5
address_a[5] => ram_block1a273.PORTAADDR5
address_a[5] => ram_block1a274.PORTAADDR5
address_a[5] => ram_block1a275.PORTAADDR5
address_a[5] => ram_block1a276.PORTAADDR5
address_a[5] => ram_block1a277.PORTAADDR5
address_a[5] => ram_block1a278.PORTAADDR5
address_a[5] => ram_block1a279.PORTAADDR5
address_a[5] => ram_block1a280.PORTAADDR5
address_a[5] => ram_block1a281.PORTAADDR5
address_a[5] => ram_block1a282.PORTAADDR5
address_a[5] => ram_block1a283.PORTAADDR5
address_a[5] => ram_block1a284.PORTAADDR5
address_a[5] => ram_block1a285.PORTAADDR5
address_a[5] => ram_block1a286.PORTAADDR5
address_a[5] => ram_block1a287.PORTAADDR5
address_a[5] => ram_block1a288.PORTAADDR5
address_a[5] => ram_block1a289.PORTAADDR5
address_a[5] => ram_block1a290.PORTAADDR5
address_a[5] => ram_block1a291.PORTAADDR5
address_a[5] => ram_block1a292.PORTAADDR5
address_a[5] => ram_block1a293.PORTAADDR5
address_a[5] => ram_block1a294.PORTAADDR5
address_a[5] => ram_block1a295.PORTAADDR5
address_a[5] => ram_block1a296.PORTAADDR5
address_a[5] => ram_block1a297.PORTAADDR5
address_a[5] => ram_block1a298.PORTAADDR5
address_a[5] => ram_block1a299.PORTAADDR5
address_a[5] => ram_block1a300.PORTAADDR5
address_a[5] => ram_block1a301.PORTAADDR5
address_a[5] => ram_block1a302.PORTAADDR5
address_a[5] => ram_block1a303.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[6] => ram_block1a120.PORTAADDR6
address_a[6] => ram_block1a121.PORTAADDR6
address_a[6] => ram_block1a122.PORTAADDR6
address_a[6] => ram_block1a123.PORTAADDR6
address_a[6] => ram_block1a124.PORTAADDR6
address_a[6] => ram_block1a125.PORTAADDR6
address_a[6] => ram_block1a126.PORTAADDR6
address_a[6] => ram_block1a127.PORTAADDR6
address_a[6] => ram_block1a128.PORTAADDR6
address_a[6] => ram_block1a129.PORTAADDR6
address_a[6] => ram_block1a130.PORTAADDR6
address_a[6] => ram_block1a131.PORTAADDR6
address_a[6] => ram_block1a132.PORTAADDR6
address_a[6] => ram_block1a133.PORTAADDR6
address_a[6] => ram_block1a134.PORTAADDR6
address_a[6] => ram_block1a135.PORTAADDR6
address_a[6] => ram_block1a136.PORTAADDR6
address_a[6] => ram_block1a137.PORTAADDR6
address_a[6] => ram_block1a138.PORTAADDR6
address_a[6] => ram_block1a139.PORTAADDR6
address_a[6] => ram_block1a140.PORTAADDR6
address_a[6] => ram_block1a141.PORTAADDR6
address_a[6] => ram_block1a142.PORTAADDR6
address_a[6] => ram_block1a143.PORTAADDR6
address_a[6] => ram_block1a144.PORTAADDR6
address_a[6] => ram_block1a145.PORTAADDR6
address_a[6] => ram_block1a146.PORTAADDR6
address_a[6] => ram_block1a147.PORTAADDR6
address_a[6] => ram_block1a148.PORTAADDR6
address_a[6] => ram_block1a149.PORTAADDR6
address_a[6] => ram_block1a150.PORTAADDR6
address_a[6] => ram_block1a151.PORTAADDR6
address_a[6] => ram_block1a152.PORTAADDR6
address_a[6] => ram_block1a153.PORTAADDR6
address_a[6] => ram_block1a154.PORTAADDR6
address_a[6] => ram_block1a155.PORTAADDR6
address_a[6] => ram_block1a156.PORTAADDR6
address_a[6] => ram_block1a157.PORTAADDR6
address_a[6] => ram_block1a158.PORTAADDR6
address_a[6] => ram_block1a159.PORTAADDR6
address_a[6] => ram_block1a160.PORTAADDR6
address_a[6] => ram_block1a161.PORTAADDR6
address_a[6] => ram_block1a162.PORTAADDR6
address_a[6] => ram_block1a163.PORTAADDR6
address_a[6] => ram_block1a164.PORTAADDR6
address_a[6] => ram_block1a165.PORTAADDR6
address_a[6] => ram_block1a166.PORTAADDR6
address_a[6] => ram_block1a167.PORTAADDR6
address_a[6] => ram_block1a168.PORTAADDR6
address_a[6] => ram_block1a169.PORTAADDR6
address_a[6] => ram_block1a170.PORTAADDR6
address_a[6] => ram_block1a171.PORTAADDR6
address_a[6] => ram_block1a172.PORTAADDR6
address_a[6] => ram_block1a173.PORTAADDR6
address_a[6] => ram_block1a174.PORTAADDR6
address_a[6] => ram_block1a175.PORTAADDR6
address_a[6] => ram_block1a176.PORTAADDR6
address_a[6] => ram_block1a177.PORTAADDR6
address_a[6] => ram_block1a178.PORTAADDR6
address_a[6] => ram_block1a179.PORTAADDR6
address_a[6] => ram_block1a180.PORTAADDR6
address_a[6] => ram_block1a181.PORTAADDR6
address_a[6] => ram_block1a182.PORTAADDR6
address_a[6] => ram_block1a183.PORTAADDR6
address_a[6] => ram_block1a184.PORTAADDR6
address_a[6] => ram_block1a185.PORTAADDR6
address_a[6] => ram_block1a186.PORTAADDR6
address_a[6] => ram_block1a187.PORTAADDR6
address_a[6] => ram_block1a188.PORTAADDR6
address_a[6] => ram_block1a189.PORTAADDR6
address_a[6] => ram_block1a190.PORTAADDR6
address_a[6] => ram_block1a191.PORTAADDR6
address_a[6] => ram_block1a192.PORTAADDR6
address_a[6] => ram_block1a193.PORTAADDR6
address_a[6] => ram_block1a194.PORTAADDR6
address_a[6] => ram_block1a195.PORTAADDR6
address_a[6] => ram_block1a196.PORTAADDR6
address_a[6] => ram_block1a197.PORTAADDR6
address_a[6] => ram_block1a198.PORTAADDR6
address_a[6] => ram_block1a199.PORTAADDR6
address_a[6] => ram_block1a200.PORTAADDR6
address_a[6] => ram_block1a201.PORTAADDR6
address_a[6] => ram_block1a202.PORTAADDR6
address_a[6] => ram_block1a203.PORTAADDR6
address_a[6] => ram_block1a204.PORTAADDR6
address_a[6] => ram_block1a205.PORTAADDR6
address_a[6] => ram_block1a206.PORTAADDR6
address_a[6] => ram_block1a207.PORTAADDR6
address_a[6] => ram_block1a208.PORTAADDR6
address_a[6] => ram_block1a209.PORTAADDR6
address_a[6] => ram_block1a210.PORTAADDR6
address_a[6] => ram_block1a211.PORTAADDR6
address_a[6] => ram_block1a212.PORTAADDR6
address_a[6] => ram_block1a213.PORTAADDR6
address_a[6] => ram_block1a214.PORTAADDR6
address_a[6] => ram_block1a215.PORTAADDR6
address_a[6] => ram_block1a216.PORTAADDR6
address_a[6] => ram_block1a217.PORTAADDR6
address_a[6] => ram_block1a218.PORTAADDR6
address_a[6] => ram_block1a219.PORTAADDR6
address_a[6] => ram_block1a220.PORTAADDR6
address_a[6] => ram_block1a221.PORTAADDR6
address_a[6] => ram_block1a222.PORTAADDR6
address_a[6] => ram_block1a223.PORTAADDR6
address_a[6] => ram_block1a224.PORTAADDR6
address_a[6] => ram_block1a225.PORTAADDR6
address_a[6] => ram_block1a226.PORTAADDR6
address_a[6] => ram_block1a227.PORTAADDR6
address_a[6] => ram_block1a228.PORTAADDR6
address_a[6] => ram_block1a229.PORTAADDR6
address_a[6] => ram_block1a230.PORTAADDR6
address_a[6] => ram_block1a231.PORTAADDR6
address_a[6] => ram_block1a232.PORTAADDR6
address_a[6] => ram_block1a233.PORTAADDR6
address_a[6] => ram_block1a234.PORTAADDR6
address_a[6] => ram_block1a235.PORTAADDR6
address_a[6] => ram_block1a236.PORTAADDR6
address_a[6] => ram_block1a237.PORTAADDR6
address_a[6] => ram_block1a238.PORTAADDR6
address_a[6] => ram_block1a239.PORTAADDR6
address_a[6] => ram_block1a240.PORTAADDR6
address_a[6] => ram_block1a241.PORTAADDR6
address_a[6] => ram_block1a242.PORTAADDR6
address_a[6] => ram_block1a243.PORTAADDR6
address_a[6] => ram_block1a244.PORTAADDR6
address_a[6] => ram_block1a245.PORTAADDR6
address_a[6] => ram_block1a246.PORTAADDR6
address_a[6] => ram_block1a247.PORTAADDR6
address_a[6] => ram_block1a248.PORTAADDR6
address_a[6] => ram_block1a249.PORTAADDR6
address_a[6] => ram_block1a250.PORTAADDR6
address_a[6] => ram_block1a251.PORTAADDR6
address_a[6] => ram_block1a252.PORTAADDR6
address_a[6] => ram_block1a253.PORTAADDR6
address_a[6] => ram_block1a254.PORTAADDR6
address_a[6] => ram_block1a255.PORTAADDR6
address_a[6] => ram_block1a256.PORTAADDR6
address_a[6] => ram_block1a257.PORTAADDR6
address_a[6] => ram_block1a258.PORTAADDR6
address_a[6] => ram_block1a259.PORTAADDR6
address_a[6] => ram_block1a260.PORTAADDR6
address_a[6] => ram_block1a261.PORTAADDR6
address_a[6] => ram_block1a262.PORTAADDR6
address_a[6] => ram_block1a263.PORTAADDR6
address_a[6] => ram_block1a264.PORTAADDR6
address_a[6] => ram_block1a265.PORTAADDR6
address_a[6] => ram_block1a266.PORTAADDR6
address_a[6] => ram_block1a267.PORTAADDR6
address_a[6] => ram_block1a268.PORTAADDR6
address_a[6] => ram_block1a269.PORTAADDR6
address_a[6] => ram_block1a270.PORTAADDR6
address_a[6] => ram_block1a271.PORTAADDR6
address_a[6] => ram_block1a272.PORTAADDR6
address_a[6] => ram_block1a273.PORTAADDR6
address_a[6] => ram_block1a274.PORTAADDR6
address_a[6] => ram_block1a275.PORTAADDR6
address_a[6] => ram_block1a276.PORTAADDR6
address_a[6] => ram_block1a277.PORTAADDR6
address_a[6] => ram_block1a278.PORTAADDR6
address_a[6] => ram_block1a279.PORTAADDR6
address_a[6] => ram_block1a280.PORTAADDR6
address_a[6] => ram_block1a281.PORTAADDR6
address_a[6] => ram_block1a282.PORTAADDR6
address_a[6] => ram_block1a283.PORTAADDR6
address_a[6] => ram_block1a284.PORTAADDR6
address_a[6] => ram_block1a285.PORTAADDR6
address_a[6] => ram_block1a286.PORTAADDR6
address_a[6] => ram_block1a287.PORTAADDR6
address_a[6] => ram_block1a288.PORTAADDR6
address_a[6] => ram_block1a289.PORTAADDR6
address_a[6] => ram_block1a290.PORTAADDR6
address_a[6] => ram_block1a291.PORTAADDR6
address_a[6] => ram_block1a292.PORTAADDR6
address_a[6] => ram_block1a293.PORTAADDR6
address_a[6] => ram_block1a294.PORTAADDR6
address_a[6] => ram_block1a295.PORTAADDR6
address_a[6] => ram_block1a296.PORTAADDR6
address_a[6] => ram_block1a297.PORTAADDR6
address_a[6] => ram_block1a298.PORTAADDR6
address_a[6] => ram_block1a299.PORTAADDR6
address_a[6] => ram_block1a300.PORTAADDR6
address_a[6] => ram_block1a301.PORTAADDR6
address_a[6] => ram_block1a302.PORTAADDR6
address_a[6] => ram_block1a303.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[7] => ram_block1a114.PORTAADDR7
address_a[7] => ram_block1a115.PORTAADDR7
address_a[7] => ram_block1a116.PORTAADDR7
address_a[7] => ram_block1a117.PORTAADDR7
address_a[7] => ram_block1a118.PORTAADDR7
address_a[7] => ram_block1a119.PORTAADDR7
address_a[7] => ram_block1a120.PORTAADDR7
address_a[7] => ram_block1a121.PORTAADDR7
address_a[7] => ram_block1a122.PORTAADDR7
address_a[7] => ram_block1a123.PORTAADDR7
address_a[7] => ram_block1a124.PORTAADDR7
address_a[7] => ram_block1a125.PORTAADDR7
address_a[7] => ram_block1a126.PORTAADDR7
address_a[7] => ram_block1a127.PORTAADDR7
address_a[7] => ram_block1a128.PORTAADDR7
address_a[7] => ram_block1a129.PORTAADDR7
address_a[7] => ram_block1a130.PORTAADDR7
address_a[7] => ram_block1a131.PORTAADDR7
address_a[7] => ram_block1a132.PORTAADDR7
address_a[7] => ram_block1a133.PORTAADDR7
address_a[7] => ram_block1a134.PORTAADDR7
address_a[7] => ram_block1a135.PORTAADDR7
address_a[7] => ram_block1a136.PORTAADDR7
address_a[7] => ram_block1a137.PORTAADDR7
address_a[7] => ram_block1a138.PORTAADDR7
address_a[7] => ram_block1a139.PORTAADDR7
address_a[7] => ram_block1a140.PORTAADDR7
address_a[7] => ram_block1a141.PORTAADDR7
address_a[7] => ram_block1a142.PORTAADDR7
address_a[7] => ram_block1a143.PORTAADDR7
address_a[7] => ram_block1a144.PORTAADDR7
address_a[7] => ram_block1a145.PORTAADDR7
address_a[7] => ram_block1a146.PORTAADDR7
address_a[7] => ram_block1a147.PORTAADDR7
address_a[7] => ram_block1a148.PORTAADDR7
address_a[7] => ram_block1a149.PORTAADDR7
address_a[7] => ram_block1a150.PORTAADDR7
address_a[7] => ram_block1a151.PORTAADDR7
address_a[7] => ram_block1a152.PORTAADDR7
address_a[7] => ram_block1a153.PORTAADDR7
address_a[7] => ram_block1a154.PORTAADDR7
address_a[7] => ram_block1a155.PORTAADDR7
address_a[7] => ram_block1a156.PORTAADDR7
address_a[7] => ram_block1a157.PORTAADDR7
address_a[7] => ram_block1a158.PORTAADDR7
address_a[7] => ram_block1a159.PORTAADDR7
address_a[7] => ram_block1a160.PORTAADDR7
address_a[7] => ram_block1a161.PORTAADDR7
address_a[7] => ram_block1a162.PORTAADDR7
address_a[7] => ram_block1a163.PORTAADDR7
address_a[7] => ram_block1a164.PORTAADDR7
address_a[7] => ram_block1a165.PORTAADDR7
address_a[7] => ram_block1a166.PORTAADDR7
address_a[7] => ram_block1a167.PORTAADDR7
address_a[7] => ram_block1a168.PORTAADDR7
address_a[7] => ram_block1a169.PORTAADDR7
address_a[7] => ram_block1a170.PORTAADDR7
address_a[7] => ram_block1a171.PORTAADDR7
address_a[7] => ram_block1a172.PORTAADDR7
address_a[7] => ram_block1a173.PORTAADDR7
address_a[7] => ram_block1a174.PORTAADDR7
address_a[7] => ram_block1a175.PORTAADDR7
address_a[7] => ram_block1a176.PORTAADDR7
address_a[7] => ram_block1a177.PORTAADDR7
address_a[7] => ram_block1a178.PORTAADDR7
address_a[7] => ram_block1a179.PORTAADDR7
address_a[7] => ram_block1a180.PORTAADDR7
address_a[7] => ram_block1a181.PORTAADDR7
address_a[7] => ram_block1a182.PORTAADDR7
address_a[7] => ram_block1a183.PORTAADDR7
address_a[7] => ram_block1a184.PORTAADDR7
address_a[7] => ram_block1a185.PORTAADDR7
address_a[7] => ram_block1a186.PORTAADDR7
address_a[7] => ram_block1a187.PORTAADDR7
address_a[7] => ram_block1a188.PORTAADDR7
address_a[7] => ram_block1a189.PORTAADDR7
address_a[7] => ram_block1a190.PORTAADDR7
address_a[7] => ram_block1a191.PORTAADDR7
address_a[7] => ram_block1a192.PORTAADDR7
address_a[7] => ram_block1a193.PORTAADDR7
address_a[7] => ram_block1a194.PORTAADDR7
address_a[7] => ram_block1a195.PORTAADDR7
address_a[7] => ram_block1a196.PORTAADDR7
address_a[7] => ram_block1a197.PORTAADDR7
address_a[7] => ram_block1a198.PORTAADDR7
address_a[7] => ram_block1a199.PORTAADDR7
address_a[7] => ram_block1a200.PORTAADDR7
address_a[7] => ram_block1a201.PORTAADDR7
address_a[7] => ram_block1a202.PORTAADDR7
address_a[7] => ram_block1a203.PORTAADDR7
address_a[7] => ram_block1a204.PORTAADDR7
address_a[7] => ram_block1a205.PORTAADDR7
address_a[7] => ram_block1a206.PORTAADDR7
address_a[7] => ram_block1a207.PORTAADDR7
address_a[7] => ram_block1a208.PORTAADDR7
address_a[7] => ram_block1a209.PORTAADDR7
address_a[7] => ram_block1a210.PORTAADDR7
address_a[7] => ram_block1a211.PORTAADDR7
address_a[7] => ram_block1a212.PORTAADDR7
address_a[7] => ram_block1a213.PORTAADDR7
address_a[7] => ram_block1a214.PORTAADDR7
address_a[7] => ram_block1a215.PORTAADDR7
address_a[7] => ram_block1a216.PORTAADDR7
address_a[7] => ram_block1a217.PORTAADDR7
address_a[7] => ram_block1a218.PORTAADDR7
address_a[7] => ram_block1a219.PORTAADDR7
address_a[7] => ram_block1a220.PORTAADDR7
address_a[7] => ram_block1a221.PORTAADDR7
address_a[7] => ram_block1a222.PORTAADDR7
address_a[7] => ram_block1a223.PORTAADDR7
address_a[7] => ram_block1a224.PORTAADDR7
address_a[7] => ram_block1a225.PORTAADDR7
address_a[7] => ram_block1a226.PORTAADDR7
address_a[7] => ram_block1a227.PORTAADDR7
address_a[7] => ram_block1a228.PORTAADDR7
address_a[7] => ram_block1a229.PORTAADDR7
address_a[7] => ram_block1a230.PORTAADDR7
address_a[7] => ram_block1a231.PORTAADDR7
address_a[7] => ram_block1a232.PORTAADDR7
address_a[7] => ram_block1a233.PORTAADDR7
address_a[7] => ram_block1a234.PORTAADDR7
address_a[7] => ram_block1a235.PORTAADDR7
address_a[7] => ram_block1a236.PORTAADDR7
address_a[7] => ram_block1a237.PORTAADDR7
address_a[7] => ram_block1a238.PORTAADDR7
address_a[7] => ram_block1a239.PORTAADDR7
address_a[7] => ram_block1a240.PORTAADDR7
address_a[7] => ram_block1a241.PORTAADDR7
address_a[7] => ram_block1a242.PORTAADDR7
address_a[7] => ram_block1a243.PORTAADDR7
address_a[7] => ram_block1a244.PORTAADDR7
address_a[7] => ram_block1a245.PORTAADDR7
address_a[7] => ram_block1a246.PORTAADDR7
address_a[7] => ram_block1a247.PORTAADDR7
address_a[7] => ram_block1a248.PORTAADDR7
address_a[7] => ram_block1a249.PORTAADDR7
address_a[7] => ram_block1a250.PORTAADDR7
address_a[7] => ram_block1a251.PORTAADDR7
address_a[7] => ram_block1a252.PORTAADDR7
address_a[7] => ram_block1a253.PORTAADDR7
address_a[7] => ram_block1a254.PORTAADDR7
address_a[7] => ram_block1a255.PORTAADDR7
address_a[7] => ram_block1a256.PORTAADDR7
address_a[7] => ram_block1a257.PORTAADDR7
address_a[7] => ram_block1a258.PORTAADDR7
address_a[7] => ram_block1a259.PORTAADDR7
address_a[7] => ram_block1a260.PORTAADDR7
address_a[7] => ram_block1a261.PORTAADDR7
address_a[7] => ram_block1a262.PORTAADDR7
address_a[7] => ram_block1a263.PORTAADDR7
address_a[7] => ram_block1a264.PORTAADDR7
address_a[7] => ram_block1a265.PORTAADDR7
address_a[7] => ram_block1a266.PORTAADDR7
address_a[7] => ram_block1a267.PORTAADDR7
address_a[7] => ram_block1a268.PORTAADDR7
address_a[7] => ram_block1a269.PORTAADDR7
address_a[7] => ram_block1a270.PORTAADDR7
address_a[7] => ram_block1a271.PORTAADDR7
address_a[7] => ram_block1a272.PORTAADDR7
address_a[7] => ram_block1a273.PORTAADDR7
address_a[7] => ram_block1a274.PORTAADDR7
address_a[7] => ram_block1a275.PORTAADDR7
address_a[7] => ram_block1a276.PORTAADDR7
address_a[7] => ram_block1a277.PORTAADDR7
address_a[7] => ram_block1a278.PORTAADDR7
address_a[7] => ram_block1a279.PORTAADDR7
address_a[7] => ram_block1a280.PORTAADDR7
address_a[7] => ram_block1a281.PORTAADDR7
address_a[7] => ram_block1a282.PORTAADDR7
address_a[7] => ram_block1a283.PORTAADDR7
address_a[7] => ram_block1a284.PORTAADDR7
address_a[7] => ram_block1a285.PORTAADDR7
address_a[7] => ram_block1a286.PORTAADDR7
address_a[7] => ram_block1a287.PORTAADDR7
address_a[7] => ram_block1a288.PORTAADDR7
address_a[7] => ram_block1a289.PORTAADDR7
address_a[7] => ram_block1a290.PORTAADDR7
address_a[7] => ram_block1a291.PORTAADDR7
address_a[7] => ram_block1a292.PORTAADDR7
address_a[7] => ram_block1a293.PORTAADDR7
address_a[7] => ram_block1a294.PORTAADDR7
address_a[7] => ram_block1a295.PORTAADDR7
address_a[7] => ram_block1a296.PORTAADDR7
address_a[7] => ram_block1a297.PORTAADDR7
address_a[7] => ram_block1a298.PORTAADDR7
address_a[7] => ram_block1a299.PORTAADDR7
address_a[7] => ram_block1a300.PORTAADDR7
address_a[7] => ram_block1a301.PORTAADDR7
address_a[7] => ram_block1a302.PORTAADDR7
address_a[7] => ram_block1a303.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[8] => ram_block1a96.PORTAADDR8
address_a[8] => ram_block1a97.PORTAADDR8
address_a[8] => ram_block1a98.PORTAADDR8
address_a[8] => ram_block1a99.PORTAADDR8
address_a[8] => ram_block1a100.PORTAADDR8
address_a[8] => ram_block1a101.PORTAADDR8
address_a[8] => ram_block1a102.PORTAADDR8
address_a[8] => ram_block1a103.PORTAADDR8
address_a[8] => ram_block1a104.PORTAADDR8
address_a[8] => ram_block1a105.PORTAADDR8
address_a[8] => ram_block1a106.PORTAADDR8
address_a[8] => ram_block1a107.PORTAADDR8
address_a[8] => ram_block1a108.PORTAADDR8
address_a[8] => ram_block1a109.PORTAADDR8
address_a[8] => ram_block1a110.PORTAADDR8
address_a[8] => ram_block1a111.PORTAADDR8
address_a[8] => ram_block1a112.PORTAADDR8
address_a[8] => ram_block1a113.PORTAADDR8
address_a[8] => ram_block1a114.PORTAADDR8
address_a[8] => ram_block1a115.PORTAADDR8
address_a[8] => ram_block1a116.PORTAADDR8
address_a[8] => ram_block1a117.PORTAADDR8
address_a[8] => ram_block1a118.PORTAADDR8
address_a[8] => ram_block1a119.PORTAADDR8
address_a[8] => ram_block1a120.PORTAADDR8
address_a[8] => ram_block1a121.PORTAADDR8
address_a[8] => ram_block1a122.PORTAADDR8
address_a[8] => ram_block1a123.PORTAADDR8
address_a[8] => ram_block1a124.PORTAADDR8
address_a[8] => ram_block1a125.PORTAADDR8
address_a[8] => ram_block1a126.PORTAADDR8
address_a[8] => ram_block1a127.PORTAADDR8
address_a[8] => ram_block1a128.PORTAADDR8
address_a[8] => ram_block1a129.PORTAADDR8
address_a[8] => ram_block1a130.PORTAADDR8
address_a[8] => ram_block1a131.PORTAADDR8
address_a[8] => ram_block1a132.PORTAADDR8
address_a[8] => ram_block1a133.PORTAADDR8
address_a[8] => ram_block1a134.PORTAADDR8
address_a[8] => ram_block1a135.PORTAADDR8
address_a[8] => ram_block1a136.PORTAADDR8
address_a[8] => ram_block1a137.PORTAADDR8
address_a[8] => ram_block1a138.PORTAADDR8
address_a[8] => ram_block1a139.PORTAADDR8
address_a[8] => ram_block1a140.PORTAADDR8
address_a[8] => ram_block1a141.PORTAADDR8
address_a[8] => ram_block1a142.PORTAADDR8
address_a[8] => ram_block1a143.PORTAADDR8
address_a[8] => ram_block1a144.PORTAADDR8
address_a[8] => ram_block1a145.PORTAADDR8
address_a[8] => ram_block1a146.PORTAADDR8
address_a[8] => ram_block1a147.PORTAADDR8
address_a[8] => ram_block1a148.PORTAADDR8
address_a[8] => ram_block1a149.PORTAADDR8
address_a[8] => ram_block1a150.PORTAADDR8
address_a[8] => ram_block1a151.PORTAADDR8
address_a[8] => ram_block1a152.PORTAADDR8
address_a[8] => ram_block1a153.PORTAADDR8
address_a[8] => ram_block1a154.PORTAADDR8
address_a[8] => ram_block1a155.PORTAADDR8
address_a[8] => ram_block1a156.PORTAADDR8
address_a[8] => ram_block1a157.PORTAADDR8
address_a[8] => ram_block1a158.PORTAADDR8
address_a[8] => ram_block1a159.PORTAADDR8
address_a[8] => ram_block1a160.PORTAADDR8
address_a[8] => ram_block1a161.PORTAADDR8
address_a[8] => ram_block1a162.PORTAADDR8
address_a[8] => ram_block1a163.PORTAADDR8
address_a[8] => ram_block1a164.PORTAADDR8
address_a[8] => ram_block1a165.PORTAADDR8
address_a[8] => ram_block1a166.PORTAADDR8
address_a[8] => ram_block1a167.PORTAADDR8
address_a[8] => ram_block1a168.PORTAADDR8
address_a[8] => ram_block1a169.PORTAADDR8
address_a[8] => ram_block1a170.PORTAADDR8
address_a[8] => ram_block1a171.PORTAADDR8
address_a[8] => ram_block1a172.PORTAADDR8
address_a[8] => ram_block1a173.PORTAADDR8
address_a[8] => ram_block1a174.PORTAADDR8
address_a[8] => ram_block1a175.PORTAADDR8
address_a[8] => ram_block1a176.PORTAADDR8
address_a[8] => ram_block1a177.PORTAADDR8
address_a[8] => ram_block1a178.PORTAADDR8
address_a[8] => ram_block1a179.PORTAADDR8
address_a[8] => ram_block1a180.PORTAADDR8
address_a[8] => ram_block1a181.PORTAADDR8
address_a[8] => ram_block1a182.PORTAADDR8
address_a[8] => ram_block1a183.PORTAADDR8
address_a[8] => ram_block1a184.PORTAADDR8
address_a[8] => ram_block1a185.PORTAADDR8
address_a[8] => ram_block1a186.PORTAADDR8
address_a[8] => ram_block1a187.PORTAADDR8
address_a[8] => ram_block1a188.PORTAADDR8
address_a[8] => ram_block1a189.PORTAADDR8
address_a[8] => ram_block1a190.PORTAADDR8
address_a[8] => ram_block1a191.PORTAADDR8
address_a[8] => ram_block1a192.PORTAADDR8
address_a[8] => ram_block1a193.PORTAADDR8
address_a[8] => ram_block1a194.PORTAADDR8
address_a[8] => ram_block1a195.PORTAADDR8
address_a[8] => ram_block1a196.PORTAADDR8
address_a[8] => ram_block1a197.PORTAADDR8
address_a[8] => ram_block1a198.PORTAADDR8
address_a[8] => ram_block1a199.PORTAADDR8
address_a[8] => ram_block1a200.PORTAADDR8
address_a[8] => ram_block1a201.PORTAADDR8
address_a[8] => ram_block1a202.PORTAADDR8
address_a[8] => ram_block1a203.PORTAADDR8
address_a[8] => ram_block1a204.PORTAADDR8
address_a[8] => ram_block1a205.PORTAADDR8
address_a[8] => ram_block1a206.PORTAADDR8
address_a[8] => ram_block1a207.PORTAADDR8
address_a[8] => ram_block1a208.PORTAADDR8
address_a[8] => ram_block1a209.PORTAADDR8
address_a[8] => ram_block1a210.PORTAADDR8
address_a[8] => ram_block1a211.PORTAADDR8
address_a[8] => ram_block1a212.PORTAADDR8
address_a[8] => ram_block1a213.PORTAADDR8
address_a[8] => ram_block1a214.PORTAADDR8
address_a[8] => ram_block1a215.PORTAADDR8
address_a[8] => ram_block1a216.PORTAADDR8
address_a[8] => ram_block1a217.PORTAADDR8
address_a[8] => ram_block1a218.PORTAADDR8
address_a[8] => ram_block1a219.PORTAADDR8
address_a[8] => ram_block1a220.PORTAADDR8
address_a[8] => ram_block1a221.PORTAADDR8
address_a[8] => ram_block1a222.PORTAADDR8
address_a[8] => ram_block1a223.PORTAADDR8
address_a[8] => ram_block1a224.PORTAADDR8
address_a[8] => ram_block1a225.PORTAADDR8
address_a[8] => ram_block1a226.PORTAADDR8
address_a[8] => ram_block1a227.PORTAADDR8
address_a[8] => ram_block1a228.PORTAADDR8
address_a[8] => ram_block1a229.PORTAADDR8
address_a[8] => ram_block1a230.PORTAADDR8
address_a[8] => ram_block1a231.PORTAADDR8
address_a[8] => ram_block1a232.PORTAADDR8
address_a[8] => ram_block1a233.PORTAADDR8
address_a[8] => ram_block1a234.PORTAADDR8
address_a[8] => ram_block1a235.PORTAADDR8
address_a[8] => ram_block1a236.PORTAADDR8
address_a[8] => ram_block1a237.PORTAADDR8
address_a[8] => ram_block1a238.PORTAADDR8
address_a[8] => ram_block1a239.PORTAADDR8
address_a[8] => ram_block1a240.PORTAADDR8
address_a[8] => ram_block1a241.PORTAADDR8
address_a[8] => ram_block1a242.PORTAADDR8
address_a[8] => ram_block1a243.PORTAADDR8
address_a[8] => ram_block1a244.PORTAADDR8
address_a[8] => ram_block1a245.PORTAADDR8
address_a[8] => ram_block1a246.PORTAADDR8
address_a[8] => ram_block1a247.PORTAADDR8
address_a[8] => ram_block1a248.PORTAADDR8
address_a[8] => ram_block1a249.PORTAADDR8
address_a[8] => ram_block1a250.PORTAADDR8
address_a[8] => ram_block1a251.PORTAADDR8
address_a[8] => ram_block1a252.PORTAADDR8
address_a[8] => ram_block1a253.PORTAADDR8
address_a[8] => ram_block1a254.PORTAADDR8
address_a[8] => ram_block1a255.PORTAADDR8
address_a[8] => ram_block1a256.PORTAADDR8
address_a[8] => ram_block1a257.PORTAADDR8
address_a[8] => ram_block1a258.PORTAADDR8
address_a[8] => ram_block1a259.PORTAADDR8
address_a[8] => ram_block1a260.PORTAADDR8
address_a[8] => ram_block1a261.PORTAADDR8
address_a[8] => ram_block1a262.PORTAADDR8
address_a[8] => ram_block1a263.PORTAADDR8
address_a[8] => ram_block1a264.PORTAADDR8
address_a[8] => ram_block1a265.PORTAADDR8
address_a[8] => ram_block1a266.PORTAADDR8
address_a[8] => ram_block1a267.PORTAADDR8
address_a[8] => ram_block1a268.PORTAADDR8
address_a[8] => ram_block1a269.PORTAADDR8
address_a[8] => ram_block1a270.PORTAADDR8
address_a[8] => ram_block1a271.PORTAADDR8
address_a[8] => ram_block1a272.PORTAADDR8
address_a[8] => ram_block1a273.PORTAADDR8
address_a[8] => ram_block1a274.PORTAADDR8
address_a[8] => ram_block1a275.PORTAADDR8
address_a[8] => ram_block1a276.PORTAADDR8
address_a[8] => ram_block1a277.PORTAADDR8
address_a[8] => ram_block1a278.PORTAADDR8
address_a[8] => ram_block1a279.PORTAADDR8
address_a[8] => ram_block1a280.PORTAADDR8
address_a[8] => ram_block1a281.PORTAADDR8
address_a[8] => ram_block1a282.PORTAADDR8
address_a[8] => ram_block1a283.PORTAADDR8
address_a[8] => ram_block1a284.PORTAADDR8
address_a[8] => ram_block1a285.PORTAADDR8
address_a[8] => ram_block1a286.PORTAADDR8
address_a[8] => ram_block1a287.PORTAADDR8
address_a[8] => ram_block1a288.PORTAADDR8
address_a[8] => ram_block1a289.PORTAADDR8
address_a[8] => ram_block1a290.PORTAADDR8
address_a[8] => ram_block1a291.PORTAADDR8
address_a[8] => ram_block1a292.PORTAADDR8
address_a[8] => ram_block1a293.PORTAADDR8
address_a[8] => ram_block1a294.PORTAADDR8
address_a[8] => ram_block1a295.PORTAADDR8
address_a[8] => ram_block1a296.PORTAADDR8
address_a[8] => ram_block1a297.PORTAADDR8
address_a[8] => ram_block1a298.PORTAADDR8
address_a[8] => ram_block1a299.PORTAADDR8
address_a[8] => ram_block1a300.PORTAADDR8
address_a[8] => ram_block1a301.PORTAADDR8
address_a[8] => ram_block1a302.PORTAADDR8
address_a[8] => ram_block1a303.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[9] => ram_block1a96.PORTAADDR9
address_a[9] => ram_block1a97.PORTAADDR9
address_a[9] => ram_block1a98.PORTAADDR9
address_a[9] => ram_block1a99.PORTAADDR9
address_a[9] => ram_block1a100.PORTAADDR9
address_a[9] => ram_block1a101.PORTAADDR9
address_a[9] => ram_block1a102.PORTAADDR9
address_a[9] => ram_block1a103.PORTAADDR9
address_a[9] => ram_block1a104.PORTAADDR9
address_a[9] => ram_block1a105.PORTAADDR9
address_a[9] => ram_block1a106.PORTAADDR9
address_a[9] => ram_block1a107.PORTAADDR9
address_a[9] => ram_block1a108.PORTAADDR9
address_a[9] => ram_block1a109.PORTAADDR9
address_a[9] => ram_block1a110.PORTAADDR9
address_a[9] => ram_block1a111.PORTAADDR9
address_a[9] => ram_block1a112.PORTAADDR9
address_a[9] => ram_block1a113.PORTAADDR9
address_a[9] => ram_block1a114.PORTAADDR9
address_a[9] => ram_block1a115.PORTAADDR9
address_a[9] => ram_block1a116.PORTAADDR9
address_a[9] => ram_block1a117.PORTAADDR9
address_a[9] => ram_block1a118.PORTAADDR9
address_a[9] => ram_block1a119.PORTAADDR9
address_a[9] => ram_block1a120.PORTAADDR9
address_a[9] => ram_block1a121.PORTAADDR9
address_a[9] => ram_block1a122.PORTAADDR9
address_a[9] => ram_block1a123.PORTAADDR9
address_a[9] => ram_block1a124.PORTAADDR9
address_a[9] => ram_block1a125.PORTAADDR9
address_a[9] => ram_block1a126.PORTAADDR9
address_a[9] => ram_block1a127.PORTAADDR9
address_a[9] => ram_block1a128.PORTAADDR9
address_a[9] => ram_block1a129.PORTAADDR9
address_a[9] => ram_block1a130.PORTAADDR9
address_a[9] => ram_block1a131.PORTAADDR9
address_a[9] => ram_block1a132.PORTAADDR9
address_a[9] => ram_block1a133.PORTAADDR9
address_a[9] => ram_block1a134.PORTAADDR9
address_a[9] => ram_block1a135.PORTAADDR9
address_a[9] => ram_block1a136.PORTAADDR9
address_a[9] => ram_block1a137.PORTAADDR9
address_a[9] => ram_block1a138.PORTAADDR9
address_a[9] => ram_block1a139.PORTAADDR9
address_a[9] => ram_block1a140.PORTAADDR9
address_a[9] => ram_block1a141.PORTAADDR9
address_a[9] => ram_block1a142.PORTAADDR9
address_a[9] => ram_block1a143.PORTAADDR9
address_a[9] => ram_block1a144.PORTAADDR9
address_a[9] => ram_block1a145.PORTAADDR9
address_a[9] => ram_block1a146.PORTAADDR9
address_a[9] => ram_block1a147.PORTAADDR9
address_a[9] => ram_block1a148.PORTAADDR9
address_a[9] => ram_block1a149.PORTAADDR9
address_a[9] => ram_block1a150.PORTAADDR9
address_a[9] => ram_block1a151.PORTAADDR9
address_a[9] => ram_block1a152.PORTAADDR9
address_a[9] => ram_block1a153.PORTAADDR9
address_a[9] => ram_block1a154.PORTAADDR9
address_a[9] => ram_block1a155.PORTAADDR9
address_a[9] => ram_block1a156.PORTAADDR9
address_a[9] => ram_block1a157.PORTAADDR9
address_a[9] => ram_block1a158.PORTAADDR9
address_a[9] => ram_block1a159.PORTAADDR9
address_a[9] => ram_block1a160.PORTAADDR9
address_a[9] => ram_block1a161.PORTAADDR9
address_a[9] => ram_block1a162.PORTAADDR9
address_a[9] => ram_block1a163.PORTAADDR9
address_a[9] => ram_block1a164.PORTAADDR9
address_a[9] => ram_block1a165.PORTAADDR9
address_a[9] => ram_block1a166.PORTAADDR9
address_a[9] => ram_block1a167.PORTAADDR9
address_a[9] => ram_block1a168.PORTAADDR9
address_a[9] => ram_block1a169.PORTAADDR9
address_a[9] => ram_block1a170.PORTAADDR9
address_a[9] => ram_block1a171.PORTAADDR9
address_a[9] => ram_block1a172.PORTAADDR9
address_a[9] => ram_block1a173.PORTAADDR9
address_a[9] => ram_block1a174.PORTAADDR9
address_a[9] => ram_block1a175.PORTAADDR9
address_a[9] => ram_block1a176.PORTAADDR9
address_a[9] => ram_block1a177.PORTAADDR9
address_a[9] => ram_block1a178.PORTAADDR9
address_a[9] => ram_block1a179.PORTAADDR9
address_a[9] => ram_block1a180.PORTAADDR9
address_a[9] => ram_block1a181.PORTAADDR9
address_a[9] => ram_block1a182.PORTAADDR9
address_a[9] => ram_block1a183.PORTAADDR9
address_a[9] => ram_block1a184.PORTAADDR9
address_a[9] => ram_block1a185.PORTAADDR9
address_a[9] => ram_block1a186.PORTAADDR9
address_a[9] => ram_block1a187.PORTAADDR9
address_a[9] => ram_block1a188.PORTAADDR9
address_a[9] => ram_block1a189.PORTAADDR9
address_a[9] => ram_block1a190.PORTAADDR9
address_a[9] => ram_block1a191.PORTAADDR9
address_a[9] => ram_block1a192.PORTAADDR9
address_a[9] => ram_block1a193.PORTAADDR9
address_a[9] => ram_block1a194.PORTAADDR9
address_a[9] => ram_block1a195.PORTAADDR9
address_a[9] => ram_block1a196.PORTAADDR9
address_a[9] => ram_block1a197.PORTAADDR9
address_a[9] => ram_block1a198.PORTAADDR9
address_a[9] => ram_block1a199.PORTAADDR9
address_a[9] => ram_block1a200.PORTAADDR9
address_a[9] => ram_block1a201.PORTAADDR9
address_a[9] => ram_block1a202.PORTAADDR9
address_a[9] => ram_block1a203.PORTAADDR9
address_a[9] => ram_block1a204.PORTAADDR9
address_a[9] => ram_block1a205.PORTAADDR9
address_a[9] => ram_block1a206.PORTAADDR9
address_a[9] => ram_block1a207.PORTAADDR9
address_a[9] => ram_block1a208.PORTAADDR9
address_a[9] => ram_block1a209.PORTAADDR9
address_a[9] => ram_block1a210.PORTAADDR9
address_a[9] => ram_block1a211.PORTAADDR9
address_a[9] => ram_block1a212.PORTAADDR9
address_a[9] => ram_block1a213.PORTAADDR9
address_a[9] => ram_block1a214.PORTAADDR9
address_a[9] => ram_block1a215.PORTAADDR9
address_a[9] => ram_block1a216.PORTAADDR9
address_a[9] => ram_block1a217.PORTAADDR9
address_a[9] => ram_block1a218.PORTAADDR9
address_a[9] => ram_block1a219.PORTAADDR9
address_a[9] => ram_block1a220.PORTAADDR9
address_a[9] => ram_block1a221.PORTAADDR9
address_a[9] => ram_block1a222.PORTAADDR9
address_a[9] => ram_block1a223.PORTAADDR9
address_a[9] => ram_block1a224.PORTAADDR9
address_a[9] => ram_block1a225.PORTAADDR9
address_a[9] => ram_block1a226.PORTAADDR9
address_a[9] => ram_block1a227.PORTAADDR9
address_a[9] => ram_block1a228.PORTAADDR9
address_a[9] => ram_block1a229.PORTAADDR9
address_a[9] => ram_block1a230.PORTAADDR9
address_a[9] => ram_block1a231.PORTAADDR9
address_a[9] => ram_block1a232.PORTAADDR9
address_a[9] => ram_block1a233.PORTAADDR9
address_a[9] => ram_block1a234.PORTAADDR9
address_a[9] => ram_block1a235.PORTAADDR9
address_a[9] => ram_block1a236.PORTAADDR9
address_a[9] => ram_block1a237.PORTAADDR9
address_a[9] => ram_block1a238.PORTAADDR9
address_a[9] => ram_block1a239.PORTAADDR9
address_a[9] => ram_block1a240.PORTAADDR9
address_a[9] => ram_block1a241.PORTAADDR9
address_a[9] => ram_block1a242.PORTAADDR9
address_a[9] => ram_block1a243.PORTAADDR9
address_a[9] => ram_block1a244.PORTAADDR9
address_a[9] => ram_block1a245.PORTAADDR9
address_a[9] => ram_block1a246.PORTAADDR9
address_a[9] => ram_block1a247.PORTAADDR9
address_a[9] => ram_block1a248.PORTAADDR9
address_a[9] => ram_block1a249.PORTAADDR9
address_a[9] => ram_block1a250.PORTAADDR9
address_a[9] => ram_block1a251.PORTAADDR9
address_a[9] => ram_block1a252.PORTAADDR9
address_a[9] => ram_block1a253.PORTAADDR9
address_a[9] => ram_block1a254.PORTAADDR9
address_a[9] => ram_block1a255.PORTAADDR9
address_a[9] => ram_block1a256.PORTAADDR9
address_a[9] => ram_block1a257.PORTAADDR9
address_a[9] => ram_block1a258.PORTAADDR9
address_a[9] => ram_block1a259.PORTAADDR9
address_a[9] => ram_block1a260.PORTAADDR9
address_a[9] => ram_block1a261.PORTAADDR9
address_a[9] => ram_block1a262.PORTAADDR9
address_a[9] => ram_block1a263.PORTAADDR9
address_a[9] => ram_block1a264.PORTAADDR9
address_a[9] => ram_block1a265.PORTAADDR9
address_a[9] => ram_block1a266.PORTAADDR9
address_a[9] => ram_block1a267.PORTAADDR9
address_a[9] => ram_block1a268.PORTAADDR9
address_a[9] => ram_block1a269.PORTAADDR9
address_a[9] => ram_block1a270.PORTAADDR9
address_a[9] => ram_block1a271.PORTAADDR9
address_a[9] => ram_block1a272.PORTAADDR9
address_a[9] => ram_block1a273.PORTAADDR9
address_a[9] => ram_block1a274.PORTAADDR9
address_a[9] => ram_block1a275.PORTAADDR9
address_a[9] => ram_block1a276.PORTAADDR9
address_a[9] => ram_block1a277.PORTAADDR9
address_a[9] => ram_block1a278.PORTAADDR9
address_a[9] => ram_block1a279.PORTAADDR9
address_a[9] => ram_block1a280.PORTAADDR9
address_a[9] => ram_block1a281.PORTAADDR9
address_a[9] => ram_block1a282.PORTAADDR9
address_a[9] => ram_block1a283.PORTAADDR9
address_a[9] => ram_block1a284.PORTAADDR9
address_a[9] => ram_block1a285.PORTAADDR9
address_a[9] => ram_block1a286.PORTAADDR9
address_a[9] => ram_block1a287.PORTAADDR9
address_a[9] => ram_block1a288.PORTAADDR9
address_a[9] => ram_block1a289.PORTAADDR9
address_a[9] => ram_block1a290.PORTAADDR9
address_a[9] => ram_block1a291.PORTAADDR9
address_a[9] => ram_block1a292.PORTAADDR9
address_a[9] => ram_block1a293.PORTAADDR9
address_a[9] => ram_block1a294.PORTAADDR9
address_a[9] => ram_block1a295.PORTAADDR9
address_a[9] => ram_block1a296.PORTAADDR9
address_a[9] => ram_block1a297.PORTAADDR9
address_a[9] => ram_block1a298.PORTAADDR9
address_a[9] => ram_block1a299.PORTAADDR9
address_a[9] => ram_block1a300.PORTAADDR9
address_a[9] => ram_block1a301.PORTAADDR9
address_a[9] => ram_block1a302.PORTAADDR9
address_a[9] => ram_block1a303.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[10] => ram_block1a90.PORTAADDR10
address_a[10] => ram_block1a91.PORTAADDR10
address_a[10] => ram_block1a92.PORTAADDR10
address_a[10] => ram_block1a93.PORTAADDR10
address_a[10] => ram_block1a94.PORTAADDR10
address_a[10] => ram_block1a95.PORTAADDR10
address_a[10] => ram_block1a96.PORTAADDR10
address_a[10] => ram_block1a97.PORTAADDR10
address_a[10] => ram_block1a98.PORTAADDR10
address_a[10] => ram_block1a99.PORTAADDR10
address_a[10] => ram_block1a100.PORTAADDR10
address_a[10] => ram_block1a101.PORTAADDR10
address_a[10] => ram_block1a102.PORTAADDR10
address_a[10] => ram_block1a103.PORTAADDR10
address_a[10] => ram_block1a104.PORTAADDR10
address_a[10] => ram_block1a105.PORTAADDR10
address_a[10] => ram_block1a106.PORTAADDR10
address_a[10] => ram_block1a107.PORTAADDR10
address_a[10] => ram_block1a108.PORTAADDR10
address_a[10] => ram_block1a109.PORTAADDR10
address_a[10] => ram_block1a110.PORTAADDR10
address_a[10] => ram_block1a111.PORTAADDR10
address_a[10] => ram_block1a112.PORTAADDR10
address_a[10] => ram_block1a113.PORTAADDR10
address_a[10] => ram_block1a114.PORTAADDR10
address_a[10] => ram_block1a115.PORTAADDR10
address_a[10] => ram_block1a116.PORTAADDR10
address_a[10] => ram_block1a117.PORTAADDR10
address_a[10] => ram_block1a118.PORTAADDR10
address_a[10] => ram_block1a119.PORTAADDR10
address_a[10] => ram_block1a120.PORTAADDR10
address_a[10] => ram_block1a121.PORTAADDR10
address_a[10] => ram_block1a122.PORTAADDR10
address_a[10] => ram_block1a123.PORTAADDR10
address_a[10] => ram_block1a124.PORTAADDR10
address_a[10] => ram_block1a125.PORTAADDR10
address_a[10] => ram_block1a126.PORTAADDR10
address_a[10] => ram_block1a127.PORTAADDR10
address_a[10] => ram_block1a128.PORTAADDR10
address_a[10] => ram_block1a129.PORTAADDR10
address_a[10] => ram_block1a130.PORTAADDR10
address_a[10] => ram_block1a131.PORTAADDR10
address_a[10] => ram_block1a132.PORTAADDR10
address_a[10] => ram_block1a133.PORTAADDR10
address_a[10] => ram_block1a134.PORTAADDR10
address_a[10] => ram_block1a135.PORTAADDR10
address_a[10] => ram_block1a136.PORTAADDR10
address_a[10] => ram_block1a137.PORTAADDR10
address_a[10] => ram_block1a138.PORTAADDR10
address_a[10] => ram_block1a139.PORTAADDR10
address_a[10] => ram_block1a140.PORTAADDR10
address_a[10] => ram_block1a141.PORTAADDR10
address_a[10] => ram_block1a142.PORTAADDR10
address_a[10] => ram_block1a143.PORTAADDR10
address_a[10] => ram_block1a144.PORTAADDR10
address_a[10] => ram_block1a145.PORTAADDR10
address_a[10] => ram_block1a146.PORTAADDR10
address_a[10] => ram_block1a147.PORTAADDR10
address_a[10] => ram_block1a148.PORTAADDR10
address_a[10] => ram_block1a149.PORTAADDR10
address_a[10] => ram_block1a150.PORTAADDR10
address_a[10] => ram_block1a151.PORTAADDR10
address_a[10] => ram_block1a152.PORTAADDR10
address_a[10] => ram_block1a153.PORTAADDR10
address_a[10] => ram_block1a154.PORTAADDR10
address_a[10] => ram_block1a155.PORTAADDR10
address_a[10] => ram_block1a156.PORTAADDR10
address_a[10] => ram_block1a157.PORTAADDR10
address_a[10] => ram_block1a158.PORTAADDR10
address_a[10] => ram_block1a159.PORTAADDR10
address_a[10] => ram_block1a160.PORTAADDR10
address_a[10] => ram_block1a161.PORTAADDR10
address_a[10] => ram_block1a162.PORTAADDR10
address_a[10] => ram_block1a163.PORTAADDR10
address_a[10] => ram_block1a164.PORTAADDR10
address_a[10] => ram_block1a165.PORTAADDR10
address_a[10] => ram_block1a166.PORTAADDR10
address_a[10] => ram_block1a167.PORTAADDR10
address_a[10] => ram_block1a168.PORTAADDR10
address_a[10] => ram_block1a169.PORTAADDR10
address_a[10] => ram_block1a170.PORTAADDR10
address_a[10] => ram_block1a171.PORTAADDR10
address_a[10] => ram_block1a172.PORTAADDR10
address_a[10] => ram_block1a173.PORTAADDR10
address_a[10] => ram_block1a174.PORTAADDR10
address_a[10] => ram_block1a175.PORTAADDR10
address_a[10] => ram_block1a176.PORTAADDR10
address_a[10] => ram_block1a177.PORTAADDR10
address_a[10] => ram_block1a178.PORTAADDR10
address_a[10] => ram_block1a179.PORTAADDR10
address_a[10] => ram_block1a180.PORTAADDR10
address_a[10] => ram_block1a181.PORTAADDR10
address_a[10] => ram_block1a182.PORTAADDR10
address_a[10] => ram_block1a183.PORTAADDR10
address_a[10] => ram_block1a184.PORTAADDR10
address_a[10] => ram_block1a185.PORTAADDR10
address_a[10] => ram_block1a186.PORTAADDR10
address_a[10] => ram_block1a187.PORTAADDR10
address_a[10] => ram_block1a188.PORTAADDR10
address_a[10] => ram_block1a189.PORTAADDR10
address_a[10] => ram_block1a190.PORTAADDR10
address_a[10] => ram_block1a191.PORTAADDR10
address_a[10] => ram_block1a192.PORTAADDR10
address_a[10] => ram_block1a193.PORTAADDR10
address_a[10] => ram_block1a194.PORTAADDR10
address_a[10] => ram_block1a195.PORTAADDR10
address_a[10] => ram_block1a196.PORTAADDR10
address_a[10] => ram_block1a197.PORTAADDR10
address_a[10] => ram_block1a198.PORTAADDR10
address_a[10] => ram_block1a199.PORTAADDR10
address_a[10] => ram_block1a200.PORTAADDR10
address_a[10] => ram_block1a201.PORTAADDR10
address_a[10] => ram_block1a202.PORTAADDR10
address_a[10] => ram_block1a203.PORTAADDR10
address_a[10] => ram_block1a204.PORTAADDR10
address_a[10] => ram_block1a205.PORTAADDR10
address_a[10] => ram_block1a206.PORTAADDR10
address_a[10] => ram_block1a207.PORTAADDR10
address_a[10] => ram_block1a208.PORTAADDR10
address_a[10] => ram_block1a209.PORTAADDR10
address_a[10] => ram_block1a210.PORTAADDR10
address_a[10] => ram_block1a211.PORTAADDR10
address_a[10] => ram_block1a212.PORTAADDR10
address_a[10] => ram_block1a213.PORTAADDR10
address_a[10] => ram_block1a214.PORTAADDR10
address_a[10] => ram_block1a215.PORTAADDR10
address_a[10] => ram_block1a216.PORTAADDR10
address_a[10] => ram_block1a217.PORTAADDR10
address_a[10] => ram_block1a218.PORTAADDR10
address_a[10] => ram_block1a219.PORTAADDR10
address_a[10] => ram_block1a220.PORTAADDR10
address_a[10] => ram_block1a221.PORTAADDR10
address_a[10] => ram_block1a222.PORTAADDR10
address_a[10] => ram_block1a223.PORTAADDR10
address_a[10] => ram_block1a224.PORTAADDR10
address_a[10] => ram_block1a225.PORTAADDR10
address_a[10] => ram_block1a226.PORTAADDR10
address_a[10] => ram_block1a227.PORTAADDR10
address_a[10] => ram_block1a228.PORTAADDR10
address_a[10] => ram_block1a229.PORTAADDR10
address_a[10] => ram_block1a230.PORTAADDR10
address_a[10] => ram_block1a231.PORTAADDR10
address_a[10] => ram_block1a232.PORTAADDR10
address_a[10] => ram_block1a233.PORTAADDR10
address_a[10] => ram_block1a234.PORTAADDR10
address_a[10] => ram_block1a235.PORTAADDR10
address_a[10] => ram_block1a236.PORTAADDR10
address_a[10] => ram_block1a237.PORTAADDR10
address_a[10] => ram_block1a238.PORTAADDR10
address_a[10] => ram_block1a239.PORTAADDR10
address_a[10] => ram_block1a240.PORTAADDR10
address_a[10] => ram_block1a241.PORTAADDR10
address_a[10] => ram_block1a242.PORTAADDR10
address_a[10] => ram_block1a243.PORTAADDR10
address_a[10] => ram_block1a244.PORTAADDR10
address_a[10] => ram_block1a245.PORTAADDR10
address_a[10] => ram_block1a246.PORTAADDR10
address_a[10] => ram_block1a247.PORTAADDR10
address_a[10] => ram_block1a248.PORTAADDR10
address_a[10] => ram_block1a249.PORTAADDR10
address_a[10] => ram_block1a250.PORTAADDR10
address_a[10] => ram_block1a251.PORTAADDR10
address_a[10] => ram_block1a252.PORTAADDR10
address_a[10] => ram_block1a253.PORTAADDR10
address_a[10] => ram_block1a254.PORTAADDR10
address_a[10] => ram_block1a255.PORTAADDR10
address_a[10] => ram_block1a256.PORTAADDR10
address_a[10] => ram_block1a257.PORTAADDR10
address_a[10] => ram_block1a258.PORTAADDR10
address_a[10] => ram_block1a259.PORTAADDR10
address_a[10] => ram_block1a260.PORTAADDR10
address_a[10] => ram_block1a261.PORTAADDR10
address_a[10] => ram_block1a262.PORTAADDR10
address_a[10] => ram_block1a263.PORTAADDR10
address_a[10] => ram_block1a264.PORTAADDR10
address_a[10] => ram_block1a265.PORTAADDR10
address_a[10] => ram_block1a266.PORTAADDR10
address_a[10] => ram_block1a267.PORTAADDR10
address_a[10] => ram_block1a268.PORTAADDR10
address_a[10] => ram_block1a269.PORTAADDR10
address_a[10] => ram_block1a270.PORTAADDR10
address_a[10] => ram_block1a271.PORTAADDR10
address_a[10] => ram_block1a272.PORTAADDR10
address_a[10] => ram_block1a273.PORTAADDR10
address_a[10] => ram_block1a274.PORTAADDR10
address_a[10] => ram_block1a275.PORTAADDR10
address_a[10] => ram_block1a276.PORTAADDR10
address_a[10] => ram_block1a277.PORTAADDR10
address_a[10] => ram_block1a278.PORTAADDR10
address_a[10] => ram_block1a279.PORTAADDR10
address_a[10] => ram_block1a280.PORTAADDR10
address_a[10] => ram_block1a281.PORTAADDR10
address_a[10] => ram_block1a282.PORTAADDR10
address_a[10] => ram_block1a283.PORTAADDR10
address_a[10] => ram_block1a284.PORTAADDR10
address_a[10] => ram_block1a285.PORTAADDR10
address_a[10] => ram_block1a286.PORTAADDR10
address_a[10] => ram_block1a287.PORTAADDR10
address_a[10] => ram_block1a288.PORTAADDR10
address_a[10] => ram_block1a289.PORTAADDR10
address_a[10] => ram_block1a290.PORTAADDR10
address_a[10] => ram_block1a291.PORTAADDR10
address_a[10] => ram_block1a292.PORTAADDR10
address_a[10] => ram_block1a293.PORTAADDR10
address_a[10] => ram_block1a294.PORTAADDR10
address_a[10] => ram_block1a295.PORTAADDR10
address_a[10] => ram_block1a296.PORTAADDR10
address_a[10] => ram_block1a297.PORTAADDR10
address_a[10] => ram_block1a298.PORTAADDR10
address_a[10] => ram_block1a299.PORTAADDR10
address_a[10] => ram_block1a300.PORTAADDR10
address_a[10] => ram_block1a301.PORTAADDR10
address_a[10] => ram_block1a302.PORTAADDR10
address_a[10] => ram_block1a303.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[11] => ram_block1a80.PORTAADDR11
address_a[11] => ram_block1a81.PORTAADDR11
address_a[11] => ram_block1a82.PORTAADDR11
address_a[11] => ram_block1a83.PORTAADDR11
address_a[11] => ram_block1a84.PORTAADDR11
address_a[11] => ram_block1a85.PORTAADDR11
address_a[11] => ram_block1a86.PORTAADDR11
address_a[11] => ram_block1a87.PORTAADDR11
address_a[11] => ram_block1a88.PORTAADDR11
address_a[11] => ram_block1a89.PORTAADDR11
address_a[11] => ram_block1a90.PORTAADDR11
address_a[11] => ram_block1a91.PORTAADDR11
address_a[11] => ram_block1a92.PORTAADDR11
address_a[11] => ram_block1a93.PORTAADDR11
address_a[11] => ram_block1a94.PORTAADDR11
address_a[11] => ram_block1a95.PORTAADDR11
address_a[11] => ram_block1a96.PORTAADDR11
address_a[11] => ram_block1a97.PORTAADDR11
address_a[11] => ram_block1a98.PORTAADDR11
address_a[11] => ram_block1a99.PORTAADDR11
address_a[11] => ram_block1a100.PORTAADDR11
address_a[11] => ram_block1a101.PORTAADDR11
address_a[11] => ram_block1a102.PORTAADDR11
address_a[11] => ram_block1a103.PORTAADDR11
address_a[11] => ram_block1a104.PORTAADDR11
address_a[11] => ram_block1a105.PORTAADDR11
address_a[11] => ram_block1a106.PORTAADDR11
address_a[11] => ram_block1a107.PORTAADDR11
address_a[11] => ram_block1a108.PORTAADDR11
address_a[11] => ram_block1a109.PORTAADDR11
address_a[11] => ram_block1a110.PORTAADDR11
address_a[11] => ram_block1a111.PORTAADDR11
address_a[11] => ram_block1a112.PORTAADDR11
address_a[11] => ram_block1a113.PORTAADDR11
address_a[11] => ram_block1a114.PORTAADDR11
address_a[11] => ram_block1a115.PORTAADDR11
address_a[11] => ram_block1a116.PORTAADDR11
address_a[11] => ram_block1a117.PORTAADDR11
address_a[11] => ram_block1a118.PORTAADDR11
address_a[11] => ram_block1a119.PORTAADDR11
address_a[11] => ram_block1a120.PORTAADDR11
address_a[11] => ram_block1a121.PORTAADDR11
address_a[11] => ram_block1a122.PORTAADDR11
address_a[11] => ram_block1a123.PORTAADDR11
address_a[11] => ram_block1a124.PORTAADDR11
address_a[11] => ram_block1a125.PORTAADDR11
address_a[11] => ram_block1a126.PORTAADDR11
address_a[11] => ram_block1a127.PORTAADDR11
address_a[11] => ram_block1a128.PORTAADDR11
address_a[11] => ram_block1a129.PORTAADDR11
address_a[11] => ram_block1a130.PORTAADDR11
address_a[11] => ram_block1a131.PORTAADDR11
address_a[11] => ram_block1a132.PORTAADDR11
address_a[11] => ram_block1a133.PORTAADDR11
address_a[11] => ram_block1a134.PORTAADDR11
address_a[11] => ram_block1a135.PORTAADDR11
address_a[11] => ram_block1a136.PORTAADDR11
address_a[11] => ram_block1a137.PORTAADDR11
address_a[11] => ram_block1a138.PORTAADDR11
address_a[11] => ram_block1a139.PORTAADDR11
address_a[11] => ram_block1a140.PORTAADDR11
address_a[11] => ram_block1a141.PORTAADDR11
address_a[11] => ram_block1a142.PORTAADDR11
address_a[11] => ram_block1a143.PORTAADDR11
address_a[11] => ram_block1a144.PORTAADDR11
address_a[11] => ram_block1a145.PORTAADDR11
address_a[11] => ram_block1a146.PORTAADDR11
address_a[11] => ram_block1a147.PORTAADDR11
address_a[11] => ram_block1a148.PORTAADDR11
address_a[11] => ram_block1a149.PORTAADDR11
address_a[11] => ram_block1a150.PORTAADDR11
address_a[11] => ram_block1a151.PORTAADDR11
address_a[11] => ram_block1a152.PORTAADDR11
address_a[11] => ram_block1a153.PORTAADDR11
address_a[11] => ram_block1a154.PORTAADDR11
address_a[11] => ram_block1a155.PORTAADDR11
address_a[11] => ram_block1a156.PORTAADDR11
address_a[11] => ram_block1a157.PORTAADDR11
address_a[11] => ram_block1a158.PORTAADDR11
address_a[11] => ram_block1a159.PORTAADDR11
address_a[11] => ram_block1a160.PORTAADDR11
address_a[11] => ram_block1a161.PORTAADDR11
address_a[11] => ram_block1a162.PORTAADDR11
address_a[11] => ram_block1a163.PORTAADDR11
address_a[11] => ram_block1a164.PORTAADDR11
address_a[11] => ram_block1a165.PORTAADDR11
address_a[11] => ram_block1a166.PORTAADDR11
address_a[11] => ram_block1a167.PORTAADDR11
address_a[11] => ram_block1a168.PORTAADDR11
address_a[11] => ram_block1a169.PORTAADDR11
address_a[11] => ram_block1a170.PORTAADDR11
address_a[11] => ram_block1a171.PORTAADDR11
address_a[11] => ram_block1a172.PORTAADDR11
address_a[11] => ram_block1a173.PORTAADDR11
address_a[11] => ram_block1a174.PORTAADDR11
address_a[11] => ram_block1a175.PORTAADDR11
address_a[11] => ram_block1a176.PORTAADDR11
address_a[11] => ram_block1a177.PORTAADDR11
address_a[11] => ram_block1a178.PORTAADDR11
address_a[11] => ram_block1a179.PORTAADDR11
address_a[11] => ram_block1a180.PORTAADDR11
address_a[11] => ram_block1a181.PORTAADDR11
address_a[11] => ram_block1a182.PORTAADDR11
address_a[11] => ram_block1a183.PORTAADDR11
address_a[11] => ram_block1a184.PORTAADDR11
address_a[11] => ram_block1a185.PORTAADDR11
address_a[11] => ram_block1a186.PORTAADDR11
address_a[11] => ram_block1a187.PORTAADDR11
address_a[11] => ram_block1a188.PORTAADDR11
address_a[11] => ram_block1a189.PORTAADDR11
address_a[11] => ram_block1a190.PORTAADDR11
address_a[11] => ram_block1a191.PORTAADDR11
address_a[11] => ram_block1a192.PORTAADDR11
address_a[11] => ram_block1a193.PORTAADDR11
address_a[11] => ram_block1a194.PORTAADDR11
address_a[11] => ram_block1a195.PORTAADDR11
address_a[11] => ram_block1a196.PORTAADDR11
address_a[11] => ram_block1a197.PORTAADDR11
address_a[11] => ram_block1a198.PORTAADDR11
address_a[11] => ram_block1a199.PORTAADDR11
address_a[11] => ram_block1a200.PORTAADDR11
address_a[11] => ram_block1a201.PORTAADDR11
address_a[11] => ram_block1a202.PORTAADDR11
address_a[11] => ram_block1a203.PORTAADDR11
address_a[11] => ram_block1a204.PORTAADDR11
address_a[11] => ram_block1a205.PORTAADDR11
address_a[11] => ram_block1a206.PORTAADDR11
address_a[11] => ram_block1a207.PORTAADDR11
address_a[11] => ram_block1a208.PORTAADDR11
address_a[11] => ram_block1a209.PORTAADDR11
address_a[11] => ram_block1a210.PORTAADDR11
address_a[11] => ram_block1a211.PORTAADDR11
address_a[11] => ram_block1a212.PORTAADDR11
address_a[11] => ram_block1a213.PORTAADDR11
address_a[11] => ram_block1a214.PORTAADDR11
address_a[11] => ram_block1a215.PORTAADDR11
address_a[11] => ram_block1a216.PORTAADDR11
address_a[11] => ram_block1a217.PORTAADDR11
address_a[11] => ram_block1a218.PORTAADDR11
address_a[11] => ram_block1a219.PORTAADDR11
address_a[11] => ram_block1a220.PORTAADDR11
address_a[11] => ram_block1a221.PORTAADDR11
address_a[11] => ram_block1a222.PORTAADDR11
address_a[11] => ram_block1a223.PORTAADDR11
address_a[11] => ram_block1a224.PORTAADDR11
address_a[11] => ram_block1a225.PORTAADDR11
address_a[11] => ram_block1a226.PORTAADDR11
address_a[11] => ram_block1a227.PORTAADDR11
address_a[11] => ram_block1a228.PORTAADDR11
address_a[11] => ram_block1a229.PORTAADDR11
address_a[11] => ram_block1a230.PORTAADDR11
address_a[11] => ram_block1a231.PORTAADDR11
address_a[11] => ram_block1a232.PORTAADDR11
address_a[11] => ram_block1a233.PORTAADDR11
address_a[11] => ram_block1a234.PORTAADDR11
address_a[11] => ram_block1a235.PORTAADDR11
address_a[11] => ram_block1a236.PORTAADDR11
address_a[11] => ram_block1a237.PORTAADDR11
address_a[11] => ram_block1a238.PORTAADDR11
address_a[11] => ram_block1a239.PORTAADDR11
address_a[11] => ram_block1a240.PORTAADDR11
address_a[11] => ram_block1a241.PORTAADDR11
address_a[11] => ram_block1a242.PORTAADDR11
address_a[11] => ram_block1a243.PORTAADDR11
address_a[11] => ram_block1a244.PORTAADDR11
address_a[11] => ram_block1a245.PORTAADDR11
address_a[11] => ram_block1a246.PORTAADDR11
address_a[11] => ram_block1a247.PORTAADDR11
address_a[11] => ram_block1a248.PORTAADDR11
address_a[11] => ram_block1a249.PORTAADDR11
address_a[11] => ram_block1a250.PORTAADDR11
address_a[11] => ram_block1a251.PORTAADDR11
address_a[11] => ram_block1a252.PORTAADDR11
address_a[11] => ram_block1a253.PORTAADDR11
address_a[11] => ram_block1a254.PORTAADDR11
address_a[11] => ram_block1a255.PORTAADDR11
address_a[11] => ram_block1a256.PORTAADDR11
address_a[11] => ram_block1a257.PORTAADDR11
address_a[11] => ram_block1a258.PORTAADDR11
address_a[11] => ram_block1a259.PORTAADDR11
address_a[11] => ram_block1a260.PORTAADDR11
address_a[11] => ram_block1a261.PORTAADDR11
address_a[11] => ram_block1a262.PORTAADDR11
address_a[11] => ram_block1a263.PORTAADDR11
address_a[11] => ram_block1a264.PORTAADDR11
address_a[11] => ram_block1a265.PORTAADDR11
address_a[11] => ram_block1a266.PORTAADDR11
address_a[11] => ram_block1a267.PORTAADDR11
address_a[11] => ram_block1a268.PORTAADDR11
address_a[11] => ram_block1a269.PORTAADDR11
address_a[11] => ram_block1a270.PORTAADDR11
address_a[11] => ram_block1a271.PORTAADDR11
address_a[11] => ram_block1a272.PORTAADDR11
address_a[11] => ram_block1a273.PORTAADDR11
address_a[11] => ram_block1a274.PORTAADDR11
address_a[11] => ram_block1a275.PORTAADDR11
address_a[11] => ram_block1a276.PORTAADDR11
address_a[11] => ram_block1a277.PORTAADDR11
address_a[11] => ram_block1a278.PORTAADDR11
address_a[11] => ram_block1a279.PORTAADDR11
address_a[11] => ram_block1a280.PORTAADDR11
address_a[11] => ram_block1a281.PORTAADDR11
address_a[11] => ram_block1a282.PORTAADDR11
address_a[11] => ram_block1a283.PORTAADDR11
address_a[11] => ram_block1a284.PORTAADDR11
address_a[11] => ram_block1a285.PORTAADDR11
address_a[11] => ram_block1a286.PORTAADDR11
address_a[11] => ram_block1a287.PORTAADDR11
address_a[11] => ram_block1a288.PORTAADDR11
address_a[11] => ram_block1a289.PORTAADDR11
address_a[11] => ram_block1a290.PORTAADDR11
address_a[11] => ram_block1a291.PORTAADDR11
address_a[11] => ram_block1a292.PORTAADDR11
address_a[11] => ram_block1a293.PORTAADDR11
address_a[11] => ram_block1a294.PORTAADDR11
address_a[11] => ram_block1a295.PORTAADDR11
address_a[11] => ram_block1a296.PORTAADDR11
address_a[11] => ram_block1a297.PORTAADDR11
address_a[11] => ram_block1a298.PORTAADDR11
address_a[11] => ram_block1a299.PORTAADDR11
address_a[11] => ram_block1a300.PORTAADDR11
address_a[11] => ram_block1a301.PORTAADDR11
address_a[11] => ram_block1a302.PORTAADDR11
address_a[11] => ram_block1a303.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[12] => ram_block1a66.PORTAADDR12
address_a[12] => ram_block1a67.PORTAADDR12
address_a[12] => ram_block1a68.PORTAADDR12
address_a[12] => ram_block1a69.PORTAADDR12
address_a[12] => ram_block1a70.PORTAADDR12
address_a[12] => ram_block1a71.PORTAADDR12
address_a[12] => ram_block1a72.PORTAADDR12
address_a[12] => ram_block1a73.PORTAADDR12
address_a[12] => ram_block1a74.PORTAADDR12
address_a[12] => ram_block1a75.PORTAADDR12
address_a[12] => ram_block1a76.PORTAADDR12
address_a[12] => ram_block1a77.PORTAADDR12
address_a[12] => ram_block1a78.PORTAADDR12
address_a[12] => ram_block1a79.PORTAADDR12
address_a[12] => ram_block1a80.PORTAADDR12
address_a[12] => ram_block1a81.PORTAADDR12
address_a[12] => ram_block1a82.PORTAADDR12
address_a[12] => ram_block1a83.PORTAADDR12
address_a[12] => ram_block1a84.PORTAADDR12
address_a[12] => ram_block1a85.PORTAADDR12
address_a[12] => ram_block1a86.PORTAADDR12
address_a[12] => ram_block1a87.PORTAADDR12
address_a[12] => ram_block1a88.PORTAADDR12
address_a[12] => ram_block1a89.PORTAADDR12
address_a[12] => ram_block1a90.PORTAADDR12
address_a[12] => ram_block1a91.PORTAADDR12
address_a[12] => ram_block1a92.PORTAADDR12
address_a[12] => ram_block1a93.PORTAADDR12
address_a[12] => ram_block1a94.PORTAADDR12
address_a[12] => ram_block1a95.PORTAADDR12
address_a[12] => ram_block1a96.PORTAADDR12
address_a[12] => ram_block1a97.PORTAADDR12
address_a[12] => ram_block1a98.PORTAADDR12
address_a[12] => ram_block1a99.PORTAADDR12
address_a[12] => ram_block1a100.PORTAADDR12
address_a[12] => ram_block1a101.PORTAADDR12
address_a[12] => ram_block1a102.PORTAADDR12
address_a[12] => ram_block1a103.PORTAADDR12
address_a[12] => ram_block1a104.PORTAADDR12
address_a[12] => ram_block1a105.PORTAADDR12
address_a[12] => ram_block1a106.PORTAADDR12
address_a[12] => ram_block1a107.PORTAADDR12
address_a[12] => ram_block1a108.PORTAADDR12
address_a[12] => ram_block1a109.PORTAADDR12
address_a[12] => ram_block1a110.PORTAADDR12
address_a[12] => ram_block1a111.PORTAADDR12
address_a[12] => ram_block1a112.PORTAADDR12
address_a[12] => ram_block1a113.PORTAADDR12
address_a[12] => ram_block1a114.PORTAADDR12
address_a[12] => ram_block1a115.PORTAADDR12
address_a[12] => ram_block1a116.PORTAADDR12
address_a[12] => ram_block1a117.PORTAADDR12
address_a[12] => ram_block1a118.PORTAADDR12
address_a[12] => ram_block1a119.PORTAADDR12
address_a[12] => ram_block1a120.PORTAADDR12
address_a[12] => ram_block1a121.PORTAADDR12
address_a[12] => ram_block1a122.PORTAADDR12
address_a[12] => ram_block1a123.PORTAADDR12
address_a[12] => ram_block1a124.PORTAADDR12
address_a[12] => ram_block1a125.PORTAADDR12
address_a[12] => ram_block1a126.PORTAADDR12
address_a[12] => ram_block1a127.PORTAADDR12
address_a[12] => ram_block1a128.PORTAADDR12
address_a[12] => ram_block1a129.PORTAADDR12
address_a[12] => ram_block1a130.PORTAADDR12
address_a[12] => ram_block1a131.PORTAADDR12
address_a[12] => ram_block1a132.PORTAADDR12
address_a[12] => ram_block1a133.PORTAADDR12
address_a[12] => ram_block1a134.PORTAADDR12
address_a[12] => ram_block1a135.PORTAADDR12
address_a[12] => ram_block1a136.PORTAADDR12
address_a[12] => ram_block1a137.PORTAADDR12
address_a[12] => ram_block1a138.PORTAADDR12
address_a[12] => ram_block1a139.PORTAADDR12
address_a[12] => ram_block1a140.PORTAADDR12
address_a[12] => ram_block1a141.PORTAADDR12
address_a[12] => ram_block1a142.PORTAADDR12
address_a[12] => ram_block1a143.PORTAADDR12
address_a[12] => ram_block1a144.PORTAADDR12
address_a[12] => ram_block1a145.PORTAADDR12
address_a[12] => ram_block1a146.PORTAADDR12
address_a[12] => ram_block1a147.PORTAADDR12
address_a[12] => ram_block1a148.PORTAADDR12
address_a[12] => ram_block1a149.PORTAADDR12
address_a[12] => ram_block1a150.PORTAADDR12
address_a[12] => ram_block1a151.PORTAADDR12
address_a[12] => ram_block1a152.PORTAADDR12
address_a[12] => ram_block1a153.PORTAADDR12
address_a[12] => ram_block1a154.PORTAADDR12
address_a[12] => ram_block1a155.PORTAADDR12
address_a[12] => ram_block1a156.PORTAADDR12
address_a[12] => ram_block1a157.PORTAADDR12
address_a[12] => ram_block1a158.PORTAADDR12
address_a[12] => ram_block1a159.PORTAADDR12
address_a[12] => ram_block1a160.PORTAADDR12
address_a[12] => ram_block1a161.PORTAADDR12
address_a[12] => ram_block1a162.PORTAADDR12
address_a[12] => ram_block1a163.PORTAADDR12
address_a[12] => ram_block1a164.PORTAADDR12
address_a[12] => ram_block1a165.PORTAADDR12
address_a[12] => ram_block1a166.PORTAADDR12
address_a[12] => ram_block1a167.PORTAADDR12
address_a[12] => ram_block1a168.PORTAADDR12
address_a[12] => ram_block1a169.PORTAADDR12
address_a[12] => ram_block1a170.PORTAADDR12
address_a[12] => ram_block1a171.PORTAADDR12
address_a[12] => ram_block1a172.PORTAADDR12
address_a[12] => ram_block1a173.PORTAADDR12
address_a[12] => ram_block1a174.PORTAADDR12
address_a[12] => ram_block1a175.PORTAADDR12
address_a[12] => ram_block1a176.PORTAADDR12
address_a[12] => ram_block1a177.PORTAADDR12
address_a[12] => ram_block1a178.PORTAADDR12
address_a[12] => ram_block1a179.PORTAADDR12
address_a[12] => ram_block1a180.PORTAADDR12
address_a[12] => ram_block1a181.PORTAADDR12
address_a[12] => ram_block1a182.PORTAADDR12
address_a[12] => ram_block1a183.PORTAADDR12
address_a[12] => ram_block1a184.PORTAADDR12
address_a[12] => ram_block1a185.PORTAADDR12
address_a[12] => ram_block1a186.PORTAADDR12
address_a[12] => ram_block1a187.PORTAADDR12
address_a[12] => ram_block1a188.PORTAADDR12
address_a[12] => ram_block1a189.PORTAADDR12
address_a[12] => ram_block1a190.PORTAADDR12
address_a[12] => ram_block1a191.PORTAADDR12
address_a[12] => ram_block1a192.PORTAADDR12
address_a[12] => ram_block1a193.PORTAADDR12
address_a[12] => ram_block1a194.PORTAADDR12
address_a[12] => ram_block1a195.PORTAADDR12
address_a[12] => ram_block1a196.PORTAADDR12
address_a[12] => ram_block1a197.PORTAADDR12
address_a[12] => ram_block1a198.PORTAADDR12
address_a[12] => ram_block1a199.PORTAADDR12
address_a[12] => ram_block1a200.PORTAADDR12
address_a[12] => ram_block1a201.PORTAADDR12
address_a[12] => ram_block1a202.PORTAADDR12
address_a[12] => ram_block1a203.PORTAADDR12
address_a[12] => ram_block1a204.PORTAADDR12
address_a[12] => ram_block1a205.PORTAADDR12
address_a[12] => ram_block1a206.PORTAADDR12
address_a[12] => ram_block1a207.PORTAADDR12
address_a[12] => ram_block1a208.PORTAADDR12
address_a[12] => ram_block1a209.PORTAADDR12
address_a[12] => ram_block1a210.PORTAADDR12
address_a[12] => ram_block1a211.PORTAADDR12
address_a[12] => ram_block1a212.PORTAADDR12
address_a[12] => ram_block1a213.PORTAADDR12
address_a[12] => ram_block1a214.PORTAADDR12
address_a[12] => ram_block1a215.PORTAADDR12
address_a[12] => ram_block1a216.PORTAADDR12
address_a[12] => ram_block1a217.PORTAADDR12
address_a[12] => ram_block1a218.PORTAADDR12
address_a[12] => ram_block1a219.PORTAADDR12
address_a[12] => ram_block1a220.PORTAADDR12
address_a[12] => ram_block1a221.PORTAADDR12
address_a[12] => ram_block1a222.PORTAADDR12
address_a[12] => ram_block1a223.PORTAADDR12
address_a[12] => ram_block1a224.PORTAADDR12
address_a[12] => ram_block1a225.PORTAADDR12
address_a[12] => ram_block1a226.PORTAADDR12
address_a[12] => ram_block1a227.PORTAADDR12
address_a[12] => ram_block1a228.PORTAADDR12
address_a[12] => ram_block1a229.PORTAADDR12
address_a[12] => ram_block1a230.PORTAADDR12
address_a[12] => ram_block1a231.PORTAADDR12
address_a[12] => ram_block1a232.PORTAADDR12
address_a[12] => ram_block1a233.PORTAADDR12
address_a[12] => ram_block1a234.PORTAADDR12
address_a[12] => ram_block1a235.PORTAADDR12
address_a[12] => ram_block1a236.PORTAADDR12
address_a[12] => ram_block1a237.PORTAADDR12
address_a[12] => ram_block1a238.PORTAADDR12
address_a[12] => ram_block1a239.PORTAADDR12
address_a[12] => ram_block1a240.PORTAADDR12
address_a[12] => ram_block1a241.PORTAADDR12
address_a[12] => ram_block1a242.PORTAADDR12
address_a[12] => ram_block1a243.PORTAADDR12
address_a[12] => ram_block1a244.PORTAADDR12
address_a[12] => ram_block1a245.PORTAADDR12
address_a[12] => ram_block1a246.PORTAADDR12
address_a[12] => ram_block1a247.PORTAADDR12
address_a[12] => ram_block1a248.PORTAADDR12
address_a[12] => ram_block1a249.PORTAADDR12
address_a[12] => ram_block1a250.PORTAADDR12
address_a[12] => ram_block1a251.PORTAADDR12
address_a[12] => ram_block1a252.PORTAADDR12
address_a[12] => ram_block1a253.PORTAADDR12
address_a[12] => ram_block1a254.PORTAADDR12
address_a[12] => ram_block1a255.PORTAADDR12
address_a[12] => ram_block1a256.PORTAADDR12
address_a[12] => ram_block1a257.PORTAADDR12
address_a[12] => ram_block1a258.PORTAADDR12
address_a[12] => ram_block1a259.PORTAADDR12
address_a[12] => ram_block1a260.PORTAADDR12
address_a[12] => ram_block1a261.PORTAADDR12
address_a[12] => ram_block1a262.PORTAADDR12
address_a[12] => ram_block1a263.PORTAADDR12
address_a[12] => ram_block1a264.PORTAADDR12
address_a[12] => ram_block1a265.PORTAADDR12
address_a[12] => ram_block1a266.PORTAADDR12
address_a[12] => ram_block1a267.PORTAADDR12
address_a[12] => ram_block1a268.PORTAADDR12
address_a[12] => ram_block1a269.PORTAADDR12
address_a[12] => ram_block1a270.PORTAADDR12
address_a[12] => ram_block1a271.PORTAADDR12
address_a[12] => ram_block1a272.PORTAADDR12
address_a[12] => ram_block1a273.PORTAADDR12
address_a[12] => ram_block1a274.PORTAADDR12
address_a[12] => ram_block1a275.PORTAADDR12
address_a[12] => ram_block1a276.PORTAADDR12
address_a[12] => ram_block1a277.PORTAADDR12
address_a[12] => ram_block1a278.PORTAADDR12
address_a[12] => ram_block1a279.PORTAADDR12
address_a[12] => ram_block1a280.PORTAADDR12
address_a[12] => ram_block1a281.PORTAADDR12
address_a[12] => ram_block1a282.PORTAADDR12
address_a[12] => ram_block1a283.PORTAADDR12
address_a[12] => ram_block1a284.PORTAADDR12
address_a[12] => ram_block1a285.PORTAADDR12
address_a[12] => ram_block1a286.PORTAADDR12
address_a[12] => ram_block1a287.PORTAADDR12
address_a[12] => ram_block1a288.PORTAADDR12
address_a[12] => ram_block1a289.PORTAADDR12
address_a[12] => ram_block1a290.PORTAADDR12
address_a[12] => ram_block1a291.PORTAADDR12
address_a[12] => ram_block1a292.PORTAADDR12
address_a[12] => ram_block1a293.PORTAADDR12
address_a[12] => ram_block1a294.PORTAADDR12
address_a[12] => ram_block1a295.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_hua:decode3.data[0]
address_a[13] => decode_aaa:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_hua:decode3.data[1]
address_a[14] => decode_aaa:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_hua:decode3.data[2]
address_a[15] => decode_aaa:rden_decode.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_hua:decode3.data[3]
address_a[16] => decode_aaa:rden_decode.data[3]
address_a[17] => address_reg_a[4].DATAIN
address_a[17] => decode_hua:decode3.data[4]
address_a[17] => decode_aaa:rden_decode.data[4]
address_a[18] => address_reg_a[5].DATAIN
address_a[18] => decode_hua:decode3.data[5]
address_a[18] => decode_aaa:rden_decode.data[5]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
clock0 => ram_block1a128.CLK0
clock0 => ram_block1a129.CLK0
clock0 => ram_block1a130.CLK0
clock0 => ram_block1a131.CLK0
clock0 => ram_block1a132.CLK0
clock0 => ram_block1a133.CLK0
clock0 => ram_block1a134.CLK0
clock0 => ram_block1a135.CLK0
clock0 => ram_block1a136.CLK0
clock0 => ram_block1a137.CLK0
clock0 => ram_block1a138.CLK0
clock0 => ram_block1a139.CLK0
clock0 => ram_block1a140.CLK0
clock0 => ram_block1a141.CLK0
clock0 => ram_block1a142.CLK0
clock0 => ram_block1a143.CLK0
clock0 => ram_block1a144.CLK0
clock0 => ram_block1a145.CLK0
clock0 => ram_block1a146.CLK0
clock0 => ram_block1a147.CLK0
clock0 => ram_block1a148.CLK0
clock0 => ram_block1a149.CLK0
clock0 => ram_block1a150.CLK0
clock0 => ram_block1a151.CLK0
clock0 => ram_block1a152.CLK0
clock0 => ram_block1a153.CLK0
clock0 => ram_block1a154.CLK0
clock0 => ram_block1a155.CLK0
clock0 => ram_block1a156.CLK0
clock0 => ram_block1a157.CLK0
clock0 => ram_block1a158.CLK0
clock0 => ram_block1a159.CLK0
clock0 => ram_block1a160.CLK0
clock0 => ram_block1a161.CLK0
clock0 => ram_block1a162.CLK0
clock0 => ram_block1a163.CLK0
clock0 => ram_block1a164.CLK0
clock0 => ram_block1a165.CLK0
clock0 => ram_block1a166.CLK0
clock0 => ram_block1a167.CLK0
clock0 => ram_block1a168.CLK0
clock0 => ram_block1a169.CLK0
clock0 => ram_block1a170.CLK0
clock0 => ram_block1a171.CLK0
clock0 => ram_block1a172.CLK0
clock0 => ram_block1a173.CLK0
clock0 => ram_block1a174.CLK0
clock0 => ram_block1a175.CLK0
clock0 => ram_block1a176.CLK0
clock0 => ram_block1a177.CLK0
clock0 => ram_block1a178.CLK0
clock0 => ram_block1a179.CLK0
clock0 => ram_block1a180.CLK0
clock0 => ram_block1a181.CLK0
clock0 => ram_block1a182.CLK0
clock0 => ram_block1a183.CLK0
clock0 => ram_block1a184.CLK0
clock0 => ram_block1a185.CLK0
clock0 => ram_block1a186.CLK0
clock0 => ram_block1a187.CLK0
clock0 => ram_block1a188.CLK0
clock0 => ram_block1a189.CLK0
clock0 => ram_block1a190.CLK0
clock0 => ram_block1a191.CLK0
clock0 => ram_block1a192.CLK0
clock0 => ram_block1a193.CLK0
clock0 => ram_block1a194.CLK0
clock0 => ram_block1a195.CLK0
clock0 => ram_block1a196.CLK0
clock0 => ram_block1a197.CLK0
clock0 => ram_block1a198.CLK0
clock0 => ram_block1a199.CLK0
clock0 => ram_block1a200.CLK0
clock0 => ram_block1a201.CLK0
clock0 => ram_block1a202.CLK0
clock0 => ram_block1a203.CLK0
clock0 => ram_block1a204.CLK0
clock0 => ram_block1a205.CLK0
clock0 => ram_block1a206.CLK0
clock0 => ram_block1a207.CLK0
clock0 => ram_block1a208.CLK0
clock0 => ram_block1a209.CLK0
clock0 => ram_block1a210.CLK0
clock0 => ram_block1a211.CLK0
clock0 => ram_block1a212.CLK0
clock0 => ram_block1a213.CLK0
clock0 => ram_block1a214.CLK0
clock0 => ram_block1a215.CLK0
clock0 => ram_block1a216.CLK0
clock0 => ram_block1a217.CLK0
clock0 => ram_block1a218.CLK0
clock0 => ram_block1a219.CLK0
clock0 => ram_block1a220.CLK0
clock0 => ram_block1a221.CLK0
clock0 => ram_block1a222.CLK0
clock0 => ram_block1a223.CLK0
clock0 => ram_block1a224.CLK0
clock0 => ram_block1a225.CLK0
clock0 => ram_block1a226.CLK0
clock0 => ram_block1a227.CLK0
clock0 => ram_block1a228.CLK0
clock0 => ram_block1a229.CLK0
clock0 => ram_block1a230.CLK0
clock0 => ram_block1a231.CLK0
clock0 => ram_block1a232.CLK0
clock0 => ram_block1a233.CLK0
clock0 => ram_block1a234.CLK0
clock0 => ram_block1a235.CLK0
clock0 => ram_block1a236.CLK0
clock0 => ram_block1a237.CLK0
clock0 => ram_block1a238.CLK0
clock0 => ram_block1a239.CLK0
clock0 => ram_block1a240.CLK0
clock0 => ram_block1a241.CLK0
clock0 => ram_block1a242.CLK0
clock0 => ram_block1a243.CLK0
clock0 => ram_block1a244.CLK0
clock0 => ram_block1a245.CLK0
clock0 => ram_block1a246.CLK0
clock0 => ram_block1a247.CLK0
clock0 => ram_block1a248.CLK0
clock0 => ram_block1a249.CLK0
clock0 => ram_block1a250.CLK0
clock0 => ram_block1a251.CLK0
clock0 => ram_block1a252.CLK0
clock0 => ram_block1a253.CLK0
clock0 => ram_block1a254.CLK0
clock0 => ram_block1a255.CLK0
clock0 => ram_block1a256.CLK0
clock0 => ram_block1a257.CLK0
clock0 => ram_block1a258.CLK0
clock0 => ram_block1a259.CLK0
clock0 => ram_block1a260.CLK0
clock0 => ram_block1a261.CLK0
clock0 => ram_block1a262.CLK0
clock0 => ram_block1a263.CLK0
clock0 => ram_block1a264.CLK0
clock0 => ram_block1a265.CLK0
clock0 => ram_block1a266.CLK0
clock0 => ram_block1a267.CLK0
clock0 => ram_block1a268.CLK0
clock0 => ram_block1a269.CLK0
clock0 => ram_block1a270.CLK0
clock0 => ram_block1a271.CLK0
clock0 => ram_block1a272.CLK0
clock0 => ram_block1a273.CLK0
clock0 => ram_block1a274.CLK0
clock0 => ram_block1a275.CLK0
clock0 => ram_block1a276.CLK0
clock0 => ram_block1a277.CLK0
clock0 => ram_block1a278.CLK0
clock0 => ram_block1a279.CLK0
clock0 => ram_block1a280.CLK0
clock0 => ram_block1a281.CLK0
clock0 => ram_block1a282.CLK0
clock0 => ram_block1a283.CLK0
clock0 => ram_block1a284.CLK0
clock0 => ram_block1a285.CLK0
clock0 => ram_block1a286.CLK0
clock0 => ram_block1a287.CLK0
clock0 => ram_block1a288.CLK0
clock0 => ram_block1a289.CLK0
clock0 => ram_block1a290.CLK0
clock0 => ram_block1a291.CLK0
clock0 => ram_block1a292.CLK0
clock0 => ram_block1a293.CLK0
clock0 => ram_block1a294.CLK0
clock0 => ram_block1a295.CLK0
clock0 => ram_block1a296.CLK0
clock0 => ram_block1a297.CLK0
clock0 => ram_block1a298.CLK0
clock0 => ram_block1a299.CLK0
clock0 => ram_block1a300.CLK0
clock0 => ram_block1a301.CLK0
clock0 => ram_block1a302.CLK0
clock0 => ram_block1a303.CLK0
clock0 => address_reg_a[5].CLK
clock0 => address_reg_a[4].CLK
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[5].CLK
clock0 => out_address_reg_a[4].CLK
clock0 => out_address_reg_a[3].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a40.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[0] => ram_block1a56.PORTADATAIN
data_a[0] => ram_block1a64.PORTADATAIN
data_a[0] => ram_block1a72.PORTADATAIN
data_a[0] => ram_block1a80.PORTADATAIN
data_a[0] => ram_block1a88.PORTADATAIN
data_a[0] => ram_block1a96.PORTADATAIN
data_a[0] => ram_block1a104.PORTADATAIN
data_a[0] => ram_block1a112.PORTADATAIN
data_a[0] => ram_block1a120.PORTADATAIN
data_a[0] => ram_block1a128.PORTADATAIN
data_a[0] => ram_block1a136.PORTADATAIN
data_a[0] => ram_block1a144.PORTADATAIN
data_a[0] => ram_block1a152.PORTADATAIN
data_a[0] => ram_block1a160.PORTADATAIN
data_a[0] => ram_block1a168.PORTADATAIN
data_a[0] => ram_block1a176.PORTADATAIN
data_a[0] => ram_block1a184.PORTADATAIN
data_a[0] => ram_block1a192.PORTADATAIN
data_a[0] => ram_block1a200.PORTADATAIN
data_a[0] => ram_block1a208.PORTADATAIN
data_a[0] => ram_block1a216.PORTADATAIN
data_a[0] => ram_block1a224.PORTADATAIN
data_a[0] => ram_block1a232.PORTADATAIN
data_a[0] => ram_block1a240.PORTADATAIN
data_a[0] => ram_block1a248.PORTADATAIN
data_a[0] => ram_block1a256.PORTADATAIN
data_a[0] => ram_block1a264.PORTADATAIN
data_a[0] => ram_block1a272.PORTADATAIN
data_a[0] => ram_block1a280.PORTADATAIN
data_a[0] => ram_block1a288.PORTADATAIN
data_a[0] => ram_block1a296.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[1] => ram_block1a41.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[1] => ram_block1a57.PORTADATAIN
data_a[1] => ram_block1a65.PORTADATAIN
data_a[1] => ram_block1a73.PORTADATAIN
data_a[1] => ram_block1a81.PORTADATAIN
data_a[1] => ram_block1a89.PORTADATAIN
data_a[1] => ram_block1a97.PORTADATAIN
data_a[1] => ram_block1a105.PORTADATAIN
data_a[1] => ram_block1a113.PORTADATAIN
data_a[1] => ram_block1a121.PORTADATAIN
data_a[1] => ram_block1a129.PORTADATAIN
data_a[1] => ram_block1a137.PORTADATAIN
data_a[1] => ram_block1a145.PORTADATAIN
data_a[1] => ram_block1a153.PORTADATAIN
data_a[1] => ram_block1a161.PORTADATAIN
data_a[1] => ram_block1a169.PORTADATAIN
data_a[1] => ram_block1a177.PORTADATAIN
data_a[1] => ram_block1a185.PORTADATAIN
data_a[1] => ram_block1a193.PORTADATAIN
data_a[1] => ram_block1a201.PORTADATAIN
data_a[1] => ram_block1a209.PORTADATAIN
data_a[1] => ram_block1a217.PORTADATAIN
data_a[1] => ram_block1a225.PORTADATAIN
data_a[1] => ram_block1a233.PORTADATAIN
data_a[1] => ram_block1a241.PORTADATAIN
data_a[1] => ram_block1a249.PORTADATAIN
data_a[1] => ram_block1a257.PORTADATAIN
data_a[1] => ram_block1a265.PORTADATAIN
data_a[1] => ram_block1a273.PORTADATAIN
data_a[1] => ram_block1a281.PORTADATAIN
data_a[1] => ram_block1a289.PORTADATAIN
data_a[1] => ram_block1a297.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[2] => ram_block1a42.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[2] => ram_block1a58.PORTADATAIN
data_a[2] => ram_block1a66.PORTADATAIN
data_a[2] => ram_block1a74.PORTADATAIN
data_a[2] => ram_block1a82.PORTADATAIN
data_a[2] => ram_block1a90.PORTADATAIN
data_a[2] => ram_block1a98.PORTADATAIN
data_a[2] => ram_block1a106.PORTADATAIN
data_a[2] => ram_block1a114.PORTADATAIN
data_a[2] => ram_block1a122.PORTADATAIN
data_a[2] => ram_block1a130.PORTADATAIN
data_a[2] => ram_block1a138.PORTADATAIN
data_a[2] => ram_block1a146.PORTADATAIN
data_a[2] => ram_block1a154.PORTADATAIN
data_a[2] => ram_block1a162.PORTADATAIN
data_a[2] => ram_block1a170.PORTADATAIN
data_a[2] => ram_block1a178.PORTADATAIN
data_a[2] => ram_block1a186.PORTADATAIN
data_a[2] => ram_block1a194.PORTADATAIN
data_a[2] => ram_block1a202.PORTADATAIN
data_a[2] => ram_block1a210.PORTADATAIN
data_a[2] => ram_block1a218.PORTADATAIN
data_a[2] => ram_block1a226.PORTADATAIN
data_a[2] => ram_block1a234.PORTADATAIN
data_a[2] => ram_block1a242.PORTADATAIN
data_a[2] => ram_block1a250.PORTADATAIN
data_a[2] => ram_block1a258.PORTADATAIN
data_a[2] => ram_block1a266.PORTADATAIN
data_a[2] => ram_block1a274.PORTADATAIN
data_a[2] => ram_block1a282.PORTADATAIN
data_a[2] => ram_block1a290.PORTADATAIN
data_a[2] => ram_block1a298.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[3] => ram_block1a43.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[3] => ram_block1a59.PORTADATAIN
data_a[3] => ram_block1a67.PORTADATAIN
data_a[3] => ram_block1a75.PORTADATAIN
data_a[3] => ram_block1a83.PORTADATAIN
data_a[3] => ram_block1a91.PORTADATAIN
data_a[3] => ram_block1a99.PORTADATAIN
data_a[3] => ram_block1a107.PORTADATAIN
data_a[3] => ram_block1a115.PORTADATAIN
data_a[3] => ram_block1a123.PORTADATAIN
data_a[3] => ram_block1a131.PORTADATAIN
data_a[3] => ram_block1a139.PORTADATAIN
data_a[3] => ram_block1a147.PORTADATAIN
data_a[3] => ram_block1a155.PORTADATAIN
data_a[3] => ram_block1a163.PORTADATAIN
data_a[3] => ram_block1a171.PORTADATAIN
data_a[3] => ram_block1a179.PORTADATAIN
data_a[3] => ram_block1a187.PORTADATAIN
data_a[3] => ram_block1a195.PORTADATAIN
data_a[3] => ram_block1a203.PORTADATAIN
data_a[3] => ram_block1a211.PORTADATAIN
data_a[3] => ram_block1a219.PORTADATAIN
data_a[3] => ram_block1a227.PORTADATAIN
data_a[3] => ram_block1a235.PORTADATAIN
data_a[3] => ram_block1a243.PORTADATAIN
data_a[3] => ram_block1a251.PORTADATAIN
data_a[3] => ram_block1a259.PORTADATAIN
data_a[3] => ram_block1a267.PORTADATAIN
data_a[3] => ram_block1a275.PORTADATAIN
data_a[3] => ram_block1a283.PORTADATAIN
data_a[3] => ram_block1a291.PORTADATAIN
data_a[3] => ram_block1a299.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[4] => ram_block1a44.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[4] => ram_block1a60.PORTADATAIN
data_a[4] => ram_block1a68.PORTADATAIN
data_a[4] => ram_block1a76.PORTADATAIN
data_a[4] => ram_block1a84.PORTADATAIN
data_a[4] => ram_block1a92.PORTADATAIN
data_a[4] => ram_block1a100.PORTADATAIN
data_a[4] => ram_block1a108.PORTADATAIN
data_a[4] => ram_block1a116.PORTADATAIN
data_a[4] => ram_block1a124.PORTADATAIN
data_a[4] => ram_block1a132.PORTADATAIN
data_a[4] => ram_block1a140.PORTADATAIN
data_a[4] => ram_block1a148.PORTADATAIN
data_a[4] => ram_block1a156.PORTADATAIN
data_a[4] => ram_block1a164.PORTADATAIN
data_a[4] => ram_block1a172.PORTADATAIN
data_a[4] => ram_block1a180.PORTADATAIN
data_a[4] => ram_block1a188.PORTADATAIN
data_a[4] => ram_block1a196.PORTADATAIN
data_a[4] => ram_block1a204.PORTADATAIN
data_a[4] => ram_block1a212.PORTADATAIN
data_a[4] => ram_block1a220.PORTADATAIN
data_a[4] => ram_block1a228.PORTADATAIN
data_a[4] => ram_block1a236.PORTADATAIN
data_a[4] => ram_block1a244.PORTADATAIN
data_a[4] => ram_block1a252.PORTADATAIN
data_a[4] => ram_block1a260.PORTADATAIN
data_a[4] => ram_block1a268.PORTADATAIN
data_a[4] => ram_block1a276.PORTADATAIN
data_a[4] => ram_block1a284.PORTADATAIN
data_a[4] => ram_block1a292.PORTADATAIN
data_a[4] => ram_block1a300.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[5] => ram_block1a45.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[5] => ram_block1a61.PORTADATAIN
data_a[5] => ram_block1a69.PORTADATAIN
data_a[5] => ram_block1a77.PORTADATAIN
data_a[5] => ram_block1a85.PORTADATAIN
data_a[5] => ram_block1a93.PORTADATAIN
data_a[5] => ram_block1a101.PORTADATAIN
data_a[5] => ram_block1a109.PORTADATAIN
data_a[5] => ram_block1a117.PORTADATAIN
data_a[5] => ram_block1a125.PORTADATAIN
data_a[5] => ram_block1a133.PORTADATAIN
data_a[5] => ram_block1a141.PORTADATAIN
data_a[5] => ram_block1a149.PORTADATAIN
data_a[5] => ram_block1a157.PORTADATAIN
data_a[5] => ram_block1a165.PORTADATAIN
data_a[5] => ram_block1a173.PORTADATAIN
data_a[5] => ram_block1a181.PORTADATAIN
data_a[5] => ram_block1a189.PORTADATAIN
data_a[5] => ram_block1a197.PORTADATAIN
data_a[5] => ram_block1a205.PORTADATAIN
data_a[5] => ram_block1a213.PORTADATAIN
data_a[5] => ram_block1a221.PORTADATAIN
data_a[5] => ram_block1a229.PORTADATAIN
data_a[5] => ram_block1a237.PORTADATAIN
data_a[5] => ram_block1a245.PORTADATAIN
data_a[5] => ram_block1a253.PORTADATAIN
data_a[5] => ram_block1a261.PORTADATAIN
data_a[5] => ram_block1a269.PORTADATAIN
data_a[5] => ram_block1a277.PORTADATAIN
data_a[5] => ram_block1a285.PORTADATAIN
data_a[5] => ram_block1a293.PORTADATAIN
data_a[5] => ram_block1a301.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[6] => ram_block1a46.PORTADATAIN
data_a[6] => ram_block1a54.PORTADATAIN
data_a[6] => ram_block1a62.PORTADATAIN
data_a[6] => ram_block1a70.PORTADATAIN
data_a[6] => ram_block1a78.PORTADATAIN
data_a[6] => ram_block1a86.PORTADATAIN
data_a[6] => ram_block1a94.PORTADATAIN
data_a[6] => ram_block1a102.PORTADATAIN
data_a[6] => ram_block1a110.PORTADATAIN
data_a[6] => ram_block1a118.PORTADATAIN
data_a[6] => ram_block1a126.PORTADATAIN
data_a[6] => ram_block1a134.PORTADATAIN
data_a[6] => ram_block1a142.PORTADATAIN
data_a[6] => ram_block1a150.PORTADATAIN
data_a[6] => ram_block1a158.PORTADATAIN
data_a[6] => ram_block1a166.PORTADATAIN
data_a[6] => ram_block1a174.PORTADATAIN
data_a[6] => ram_block1a182.PORTADATAIN
data_a[6] => ram_block1a190.PORTADATAIN
data_a[6] => ram_block1a198.PORTADATAIN
data_a[6] => ram_block1a206.PORTADATAIN
data_a[6] => ram_block1a214.PORTADATAIN
data_a[6] => ram_block1a222.PORTADATAIN
data_a[6] => ram_block1a230.PORTADATAIN
data_a[6] => ram_block1a238.PORTADATAIN
data_a[6] => ram_block1a246.PORTADATAIN
data_a[6] => ram_block1a254.PORTADATAIN
data_a[6] => ram_block1a262.PORTADATAIN
data_a[6] => ram_block1a270.PORTADATAIN
data_a[6] => ram_block1a278.PORTADATAIN
data_a[6] => ram_block1a286.PORTADATAIN
data_a[6] => ram_block1a294.PORTADATAIN
data_a[6] => ram_block1a302.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[7] => ram_block1a47.PORTADATAIN
data_a[7] => ram_block1a55.PORTADATAIN
data_a[7] => ram_block1a63.PORTADATAIN
data_a[7] => ram_block1a71.PORTADATAIN
data_a[7] => ram_block1a79.PORTADATAIN
data_a[7] => ram_block1a87.PORTADATAIN
data_a[7] => ram_block1a95.PORTADATAIN
data_a[7] => ram_block1a103.PORTADATAIN
data_a[7] => ram_block1a111.PORTADATAIN
data_a[7] => ram_block1a119.PORTADATAIN
data_a[7] => ram_block1a127.PORTADATAIN
data_a[7] => ram_block1a135.PORTADATAIN
data_a[7] => ram_block1a143.PORTADATAIN
data_a[7] => ram_block1a151.PORTADATAIN
data_a[7] => ram_block1a159.PORTADATAIN
data_a[7] => ram_block1a167.PORTADATAIN
data_a[7] => ram_block1a175.PORTADATAIN
data_a[7] => ram_block1a183.PORTADATAIN
data_a[7] => ram_block1a191.PORTADATAIN
data_a[7] => ram_block1a199.PORTADATAIN
data_a[7] => ram_block1a207.PORTADATAIN
data_a[7] => ram_block1a215.PORTADATAIN
data_a[7] => ram_block1a223.PORTADATAIN
data_a[7] => ram_block1a231.PORTADATAIN
data_a[7] => ram_block1a239.PORTADATAIN
data_a[7] => ram_block1a247.PORTADATAIN
data_a[7] => ram_block1a255.PORTADATAIN
data_a[7] => ram_block1a263.PORTADATAIN
data_a[7] => ram_block1a271.PORTADATAIN
data_a[7] => ram_block1a279.PORTADATAIN
data_a[7] => ram_block1a287.PORTADATAIN
data_a[7] => ram_block1a295.PORTADATAIN
data_a[7] => ram_block1a303.PORTADATAIN
q_a[0] <= mux_1pb:mux2.result[0]
q_a[1] <= mux_1pb:mux2.result[1]
q_a[2] <= mux_1pb:mux2.result[2]
q_a[3] <= mux_1pb:mux2.result[3]
q_a[4] <= mux_1pb:mux2.result[4]
q_a[5] <= mux_1pb:mux2.result[5]
q_a[6] <= mux_1pb:mux2.result[6]
q_a[7] <= mux_1pb:mux2.result[7]
wren_a => decode_hua:decode3.enable


|skeleton|vga_controller:vga_ins|vga_data:vga_display|altsyncram:altsyncram_component|altsyncram_3qi1:auto_generated|decode_hua:decode3
data[0] => w_anode2011w[1].IN0
data[0] => w_anode2028w[1].IN1
data[0] => w_anode2038w[1].IN0
data[0] => w_anode2048w[1].IN1
data[0] => w_anode2058w[1].IN0
data[0] => w_anode2068w[1].IN1
data[0] => w_anode2078w[1].IN0
data[0] => w_anode2088w[1].IN1
data[0] => w_anode2111w[1].IN0
data[0] => w_anode2122w[1].IN1
data[0] => w_anode2132w[1].IN0
data[0] => w_anode2142w[1].IN1
data[0] => w_anode2152w[1].IN0
data[0] => w_anode2162w[1].IN1
data[0] => w_anode2172w[1].IN0
data[0] => w_anode2182w[1].IN1
data[0] => w_anode2204w[1].IN0
data[0] => w_anode2215w[1].IN1
data[0] => w_anode2225w[1].IN0
data[0] => w_anode2235w[1].IN1
data[0] => w_anode2245w[1].IN0
data[0] => w_anode2255w[1].IN1
data[0] => w_anode2265w[1].IN0
data[0] => w_anode2275w[1].IN1
data[0] => w_anode2297w[1].IN0
data[0] => w_anode2308w[1].IN1
data[0] => w_anode2318w[1].IN0
data[0] => w_anode2328w[1].IN1
data[0] => w_anode2338w[1].IN0
data[0] => w_anode2348w[1].IN1
data[0] => w_anode2358w[1].IN0
data[0] => w_anode2368w[1].IN1
data[0] => w_anode2390w[1].IN0
data[0] => w_anode2401w[1].IN1
data[0] => w_anode2411w[1].IN0
data[0] => w_anode2421w[1].IN1
data[0] => w_anode2431w[1].IN0
data[0] => w_anode2441w[1].IN1
data[0] => w_anode2451w[1].IN0
data[0] => w_anode2461w[1].IN1
data[0] => w_anode2483w[1].IN0
data[0] => w_anode2494w[1].IN1
data[0] => w_anode2504w[1].IN0
data[0] => w_anode2514w[1].IN1
data[0] => w_anode2524w[1].IN0
data[0] => w_anode2534w[1].IN1
data[0] => w_anode2544w[1].IN0
data[0] => w_anode2554w[1].IN1
data[0] => w_anode2576w[1].IN0
data[0] => w_anode2587w[1].IN1
data[0] => w_anode2597w[1].IN0
data[0] => w_anode2607w[1].IN1
data[0] => w_anode2617w[1].IN0
data[0] => w_anode2627w[1].IN1
data[0] => w_anode2637w[1].IN0
data[0] => w_anode2647w[1].IN1
data[0] => w_anode2669w[1].IN0
data[0] => w_anode2680w[1].IN1
data[0] => w_anode2690w[1].IN0
data[0] => w_anode2700w[1].IN1
data[0] => w_anode2710w[1].IN0
data[0] => w_anode2720w[1].IN1
data[0] => w_anode2730w[1].IN0
data[0] => w_anode2740w[1].IN1
data[1] => w_anode2011w[2].IN0
data[1] => w_anode2028w[2].IN0
data[1] => w_anode2038w[2].IN1
data[1] => w_anode2048w[2].IN1
data[1] => w_anode2058w[2].IN0
data[1] => w_anode2068w[2].IN0
data[1] => w_anode2078w[2].IN1
data[1] => w_anode2088w[2].IN1
data[1] => w_anode2111w[2].IN0
data[1] => w_anode2122w[2].IN0
data[1] => w_anode2132w[2].IN1
data[1] => w_anode2142w[2].IN1
data[1] => w_anode2152w[2].IN0
data[1] => w_anode2162w[2].IN0
data[1] => w_anode2172w[2].IN1
data[1] => w_anode2182w[2].IN1
data[1] => w_anode2204w[2].IN0
data[1] => w_anode2215w[2].IN0
data[1] => w_anode2225w[2].IN1
data[1] => w_anode2235w[2].IN1
data[1] => w_anode2245w[2].IN0
data[1] => w_anode2255w[2].IN0
data[1] => w_anode2265w[2].IN1
data[1] => w_anode2275w[2].IN1
data[1] => w_anode2297w[2].IN0
data[1] => w_anode2308w[2].IN0
data[1] => w_anode2318w[2].IN1
data[1] => w_anode2328w[2].IN1
data[1] => w_anode2338w[2].IN0
data[1] => w_anode2348w[2].IN0
data[1] => w_anode2358w[2].IN1
data[1] => w_anode2368w[2].IN1
data[1] => w_anode2390w[2].IN0
data[1] => w_anode2401w[2].IN0
data[1] => w_anode2411w[2].IN1
data[1] => w_anode2421w[2].IN1
data[1] => w_anode2431w[2].IN0
data[1] => w_anode2441w[2].IN0
data[1] => w_anode2451w[2].IN1
data[1] => w_anode2461w[2].IN1
data[1] => w_anode2483w[2].IN0
data[1] => w_anode2494w[2].IN0
data[1] => w_anode2504w[2].IN1
data[1] => w_anode2514w[2].IN1
data[1] => w_anode2524w[2].IN0
data[1] => w_anode2534w[2].IN0
data[1] => w_anode2544w[2].IN1
data[1] => w_anode2554w[2].IN1
data[1] => w_anode2576w[2].IN0
data[1] => w_anode2587w[2].IN0
data[1] => w_anode2597w[2].IN1
data[1] => w_anode2607w[2].IN1
data[1] => w_anode2617w[2].IN0
data[1] => w_anode2627w[2].IN0
data[1] => w_anode2637w[2].IN1
data[1] => w_anode2647w[2].IN1
data[1] => w_anode2669w[2].IN0
data[1] => w_anode2680w[2].IN0
data[1] => w_anode2690w[2].IN1
data[1] => w_anode2700w[2].IN1
data[1] => w_anode2710w[2].IN0
data[1] => w_anode2720w[2].IN0
data[1] => w_anode2730w[2].IN1
data[1] => w_anode2740w[2].IN1
data[2] => w_anode2011w[3].IN0
data[2] => w_anode2028w[3].IN0
data[2] => w_anode2038w[3].IN0
data[2] => w_anode2048w[3].IN0
data[2] => w_anode2058w[3].IN1
data[2] => w_anode2068w[3].IN1
data[2] => w_anode2078w[3].IN1
data[2] => w_anode2088w[3].IN1
data[2] => w_anode2111w[3].IN0
data[2] => w_anode2122w[3].IN0
data[2] => w_anode2132w[3].IN0
data[2] => w_anode2142w[3].IN0
data[2] => w_anode2152w[3].IN1
data[2] => w_anode2162w[3].IN1
data[2] => w_anode2172w[3].IN1
data[2] => w_anode2182w[3].IN1
data[2] => w_anode2204w[3].IN0
data[2] => w_anode2215w[3].IN0
data[2] => w_anode2225w[3].IN0
data[2] => w_anode2235w[3].IN0
data[2] => w_anode2245w[3].IN1
data[2] => w_anode2255w[3].IN1
data[2] => w_anode2265w[3].IN1
data[2] => w_anode2275w[3].IN1
data[2] => w_anode2297w[3].IN0
data[2] => w_anode2308w[3].IN0
data[2] => w_anode2318w[3].IN0
data[2] => w_anode2328w[3].IN0
data[2] => w_anode2338w[3].IN1
data[2] => w_anode2348w[3].IN1
data[2] => w_anode2358w[3].IN1
data[2] => w_anode2368w[3].IN1
data[2] => w_anode2390w[3].IN0
data[2] => w_anode2401w[3].IN0
data[2] => w_anode2411w[3].IN0
data[2] => w_anode2421w[3].IN0
data[2] => w_anode2431w[3].IN1
data[2] => w_anode2441w[3].IN1
data[2] => w_anode2451w[3].IN1
data[2] => w_anode2461w[3].IN1
data[2] => w_anode2483w[3].IN0
data[2] => w_anode2494w[3].IN0
data[2] => w_anode2504w[3].IN0
data[2] => w_anode2514w[3].IN0
data[2] => w_anode2524w[3].IN1
data[2] => w_anode2534w[3].IN1
data[2] => w_anode2544w[3].IN1
data[2] => w_anode2554w[3].IN1
data[2] => w_anode2576w[3].IN0
data[2] => w_anode2587w[3].IN0
data[2] => w_anode2597w[3].IN0
data[2] => w_anode2607w[3].IN0
data[2] => w_anode2617w[3].IN1
data[2] => w_anode2627w[3].IN1
data[2] => w_anode2637w[3].IN1
data[2] => w_anode2647w[3].IN1
data[2] => w_anode2669w[3].IN0
data[2] => w_anode2680w[3].IN0
data[2] => w_anode2690w[3].IN0
data[2] => w_anode2700w[3].IN0
data[2] => w_anode2710w[3].IN1
data[2] => w_anode2720w[3].IN1
data[2] => w_anode2730w[3].IN1
data[2] => w_anode2740w[3].IN1
data[3] => w_anode1994w[1].IN0
data[3] => w_anode2100w[1].IN1
data[3] => w_anode2193w[1].IN0
data[3] => w_anode2286w[1].IN1
data[3] => w_anode2379w[1].IN0
data[3] => w_anode2472w[1].IN1
data[3] => w_anode2565w[1].IN0
data[3] => w_anode2658w[1].IN1
data[4] => w_anode1994w[2].IN0
data[4] => w_anode2100w[2].IN0
data[4] => w_anode2193w[2].IN1
data[4] => w_anode2286w[2].IN1
data[4] => w_anode2379w[2].IN0
data[4] => w_anode2472w[2].IN0
data[4] => w_anode2565w[2].IN1
data[4] => w_anode2658w[2].IN1
data[5] => w_anode1994w[3].IN0
data[5] => w_anode2100w[3].IN0
data[5] => w_anode2193w[3].IN0
data[5] => w_anode2286w[3].IN0
data[5] => w_anode2379w[3].IN1
data[5] => w_anode2472w[3].IN1
data[5] => w_anode2565w[3].IN1
data[5] => w_anode2658w[3].IN1
enable => w_anode1994w[1].IN0
enable => w_anode2100w[1].IN0
enable => w_anode2193w[1].IN0
enable => w_anode2286w[1].IN0
enable => w_anode2379w[1].IN0
enable => w_anode2472w[1].IN0
enable => w_anode2565w[1].IN0
enable => w_anode2658w[1].IN0
eq[0] <= w_anode2011w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode2028w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode2038w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode2048w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode2058w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode2068w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode2078w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode2088w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode2111w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode2122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode2132w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode2142w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode2152w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode2162w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode2172w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode2182w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode2204w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode2215w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode2225w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode2235w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode2245w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode2255w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode2265w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode2275w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode2297w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode2308w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode2318w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode2328w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode2338w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode2348w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode2358w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode2368w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode2390w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode2401w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode2411w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode2421w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode2431w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode2441w[3].DB_MAX_OUTPUT_PORT_TYPE


|skeleton|vga_controller:vga_ins|vga_data:vga_display|altsyncram:altsyncram_component|altsyncram_3qi1:auto_generated|decode_aaa:rden_decode
data[0] => w_anode1319w[1].IN0
data[0] => w_anode1336w[1].IN1
data[0] => w_anode1346w[1].IN0
data[0] => w_anode1356w[1].IN1
data[0] => w_anode1366w[1].IN0
data[0] => w_anode1376w[1].IN1
data[0] => w_anode1386w[1].IN0
data[0] => w_anode1396w[1].IN1
data[0] => w_anode1420w[1].IN0
data[0] => w_anode1431w[1].IN1
data[0] => w_anode1441w[1].IN0
data[0] => w_anode1451w[1].IN1
data[0] => w_anode1461w[1].IN0
data[0] => w_anode1471w[1].IN1
data[0] => w_anode1481w[1].IN0
data[0] => w_anode1491w[1].IN1
data[0] => w_anode1514w[1].IN0
data[0] => w_anode1525w[1].IN1
data[0] => w_anode1535w[1].IN0
data[0] => w_anode1545w[1].IN1
data[0] => w_anode1555w[1].IN0
data[0] => w_anode1565w[1].IN1
data[0] => w_anode1575w[1].IN0
data[0] => w_anode1585w[1].IN1
data[0] => w_anode1608w[1].IN0
data[0] => w_anode1619w[1].IN1
data[0] => w_anode1629w[1].IN0
data[0] => w_anode1639w[1].IN1
data[0] => w_anode1649w[1].IN0
data[0] => w_anode1659w[1].IN1
data[0] => w_anode1669w[1].IN0
data[0] => w_anode1679w[1].IN1
data[0] => w_anode1702w[1].IN0
data[0] => w_anode1713w[1].IN1
data[0] => w_anode1723w[1].IN0
data[0] => w_anode1733w[1].IN1
data[0] => w_anode1743w[1].IN0
data[0] => w_anode1753w[1].IN1
data[0] => w_anode1763w[1].IN0
data[0] => w_anode1773w[1].IN1
data[0] => w_anode1796w[1].IN0
data[0] => w_anode1807w[1].IN1
data[0] => w_anode1817w[1].IN0
data[0] => w_anode1827w[1].IN1
data[0] => w_anode1837w[1].IN0
data[0] => w_anode1847w[1].IN1
data[0] => w_anode1857w[1].IN0
data[0] => w_anode1867w[1].IN1
data[0] => w_anode1890w[1].IN0
data[0] => w_anode1901w[1].IN1
data[0] => w_anode1911w[1].IN0
data[0] => w_anode1921w[1].IN1
data[0] => w_anode1931w[1].IN0
data[0] => w_anode1941w[1].IN1
data[0] => w_anode1951w[1].IN0
data[0] => w_anode1961w[1].IN1
data[0] => w_anode1984w[1].IN0
data[0] => w_anode1995w[1].IN1
data[0] => w_anode2005w[1].IN0
data[0] => w_anode2015w[1].IN1
data[0] => w_anode2025w[1].IN0
data[0] => w_anode2035w[1].IN1
data[0] => w_anode2045w[1].IN0
data[0] => w_anode2055w[1].IN1
data[1] => w_anode1319w[2].IN0
data[1] => w_anode1336w[2].IN0
data[1] => w_anode1346w[2].IN1
data[1] => w_anode1356w[2].IN1
data[1] => w_anode1366w[2].IN0
data[1] => w_anode1376w[2].IN0
data[1] => w_anode1386w[2].IN1
data[1] => w_anode1396w[2].IN1
data[1] => w_anode1420w[2].IN0
data[1] => w_anode1431w[2].IN0
data[1] => w_anode1441w[2].IN1
data[1] => w_anode1451w[2].IN1
data[1] => w_anode1461w[2].IN0
data[1] => w_anode1471w[2].IN0
data[1] => w_anode1481w[2].IN1
data[1] => w_anode1491w[2].IN1
data[1] => w_anode1514w[2].IN0
data[1] => w_anode1525w[2].IN0
data[1] => w_anode1535w[2].IN1
data[1] => w_anode1545w[2].IN1
data[1] => w_anode1555w[2].IN0
data[1] => w_anode1565w[2].IN0
data[1] => w_anode1575w[2].IN1
data[1] => w_anode1585w[2].IN1
data[1] => w_anode1608w[2].IN0
data[1] => w_anode1619w[2].IN0
data[1] => w_anode1629w[2].IN1
data[1] => w_anode1639w[2].IN1
data[1] => w_anode1649w[2].IN0
data[1] => w_anode1659w[2].IN0
data[1] => w_anode1669w[2].IN1
data[1] => w_anode1679w[2].IN1
data[1] => w_anode1702w[2].IN0
data[1] => w_anode1713w[2].IN0
data[1] => w_anode1723w[2].IN1
data[1] => w_anode1733w[2].IN1
data[1] => w_anode1743w[2].IN0
data[1] => w_anode1753w[2].IN0
data[1] => w_anode1763w[2].IN1
data[1] => w_anode1773w[2].IN1
data[1] => w_anode1796w[2].IN0
data[1] => w_anode1807w[2].IN0
data[1] => w_anode1817w[2].IN1
data[1] => w_anode1827w[2].IN1
data[1] => w_anode1837w[2].IN0
data[1] => w_anode1847w[2].IN0
data[1] => w_anode1857w[2].IN1
data[1] => w_anode1867w[2].IN1
data[1] => w_anode1890w[2].IN0
data[1] => w_anode1901w[2].IN0
data[1] => w_anode1911w[2].IN1
data[1] => w_anode1921w[2].IN1
data[1] => w_anode1931w[2].IN0
data[1] => w_anode1941w[2].IN0
data[1] => w_anode1951w[2].IN1
data[1] => w_anode1961w[2].IN1
data[1] => w_anode1984w[2].IN0
data[1] => w_anode1995w[2].IN0
data[1] => w_anode2005w[2].IN1
data[1] => w_anode2015w[2].IN1
data[1] => w_anode2025w[2].IN0
data[1] => w_anode2035w[2].IN0
data[1] => w_anode2045w[2].IN1
data[1] => w_anode2055w[2].IN1
data[2] => w_anode1319w[3].IN0
data[2] => w_anode1336w[3].IN0
data[2] => w_anode1346w[3].IN0
data[2] => w_anode1356w[3].IN0
data[2] => w_anode1366w[3].IN1
data[2] => w_anode1376w[3].IN1
data[2] => w_anode1386w[3].IN1
data[2] => w_anode1396w[3].IN1
data[2] => w_anode1420w[3].IN0
data[2] => w_anode1431w[3].IN0
data[2] => w_anode1441w[3].IN0
data[2] => w_anode1451w[3].IN0
data[2] => w_anode1461w[3].IN1
data[2] => w_anode1471w[3].IN1
data[2] => w_anode1481w[3].IN1
data[2] => w_anode1491w[3].IN1
data[2] => w_anode1514w[3].IN0
data[2] => w_anode1525w[3].IN0
data[2] => w_anode1535w[3].IN0
data[2] => w_anode1545w[3].IN0
data[2] => w_anode1555w[3].IN1
data[2] => w_anode1565w[3].IN1
data[2] => w_anode1575w[3].IN1
data[2] => w_anode1585w[3].IN1
data[2] => w_anode1608w[3].IN0
data[2] => w_anode1619w[3].IN0
data[2] => w_anode1629w[3].IN0
data[2] => w_anode1639w[3].IN0
data[2] => w_anode1649w[3].IN1
data[2] => w_anode1659w[3].IN1
data[2] => w_anode1669w[3].IN1
data[2] => w_anode1679w[3].IN1
data[2] => w_anode1702w[3].IN0
data[2] => w_anode1713w[3].IN0
data[2] => w_anode1723w[3].IN0
data[2] => w_anode1733w[3].IN0
data[2] => w_anode1743w[3].IN1
data[2] => w_anode1753w[3].IN1
data[2] => w_anode1763w[3].IN1
data[2] => w_anode1773w[3].IN1
data[2] => w_anode1796w[3].IN0
data[2] => w_anode1807w[3].IN0
data[2] => w_anode1817w[3].IN0
data[2] => w_anode1827w[3].IN0
data[2] => w_anode1837w[3].IN1
data[2] => w_anode1847w[3].IN1
data[2] => w_anode1857w[3].IN1
data[2] => w_anode1867w[3].IN1
data[2] => w_anode1890w[3].IN0
data[2] => w_anode1901w[3].IN0
data[2] => w_anode1911w[3].IN0
data[2] => w_anode1921w[3].IN0
data[2] => w_anode1931w[3].IN1
data[2] => w_anode1941w[3].IN1
data[2] => w_anode1951w[3].IN1
data[2] => w_anode1961w[3].IN1
data[2] => w_anode1984w[3].IN0
data[2] => w_anode1995w[3].IN0
data[2] => w_anode2005w[3].IN0
data[2] => w_anode2015w[3].IN0
data[2] => w_anode2025w[3].IN1
data[2] => w_anode2035w[3].IN1
data[2] => w_anode2045w[3].IN1
data[2] => w_anode2055w[3].IN1
data[3] => w_anode1301w[1].IN0
data[3] => w_anode1408w[1].IN1
data[3] => w_anode1502w[1].IN0
data[3] => w_anode1596w[1].IN1
data[3] => w_anode1690w[1].IN0
data[3] => w_anode1784w[1].IN1
data[3] => w_anode1878w[1].IN0
data[3] => w_anode1972w[1].IN1
data[4] => w_anode1301w[2].IN0
data[4] => w_anode1408w[2].IN0
data[4] => w_anode1502w[2].IN1
data[4] => w_anode1596w[2].IN1
data[4] => w_anode1690w[2].IN0
data[4] => w_anode1784w[2].IN0
data[4] => w_anode1878w[2].IN1
data[4] => w_anode1972w[2].IN1
data[5] => w_anode1301w[3].IN0
data[5] => w_anode1408w[3].IN0
data[5] => w_anode1502w[3].IN0
data[5] => w_anode1596w[3].IN0
data[5] => w_anode1690w[3].IN1
data[5] => w_anode1784w[3].IN1
data[5] => w_anode1878w[3].IN1
data[5] => w_anode1972w[3].IN1
eq[0] <= w_anode1319w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1336w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1346w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1356w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1366w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1376w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1386w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1396w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode1420w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode1431w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode1441w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode1451w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode1461w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode1471w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode1481w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode1491w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode1514w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode1525w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode1535w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode1545w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode1555w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode1565w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode1575w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode1585w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode1608w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode1619w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode1629w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode1639w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode1649w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode1659w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode1669w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode1679w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode1702w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode1713w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode1723w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode1733w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode1743w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode1753w[3].DB_MAX_OUTPUT_PORT_TYPE


|skeleton|vga_controller:vga_ins|vga_data:vga_display|altsyncram:altsyncram_component|altsyncram_3qi1:auto_generated|mux_1pb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[47] => _.IN0
data[48] => _.IN1
data[48] => _.IN1
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[88] => _.IN0
data[88] => _.IN0
data[88] => _.IN0
data[88] => _.IN0
data[89] => _.IN0
data[89] => _.IN0
data[89] => _.IN0
data[89] => _.IN0
data[90] => _.IN0
data[90] => _.IN0
data[90] => _.IN0
data[90] => _.IN0
data[91] => _.IN0
data[91] => _.IN0
data[91] => _.IN0
data[91] => _.IN0
data[92] => _.IN0
data[92] => _.IN0
data[92] => _.IN0
data[92] => _.IN0
data[93] => _.IN0
data[93] => _.IN0
data[93] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[94] => _.IN0
data[94] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
data[95] => _.IN0
data[95] => _.IN0
data[95] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[99] => _.IN0
data[99] => _.IN0
data[99] => _.IN0
data[99] => _.IN0
data[100] => _.IN0
data[100] => _.IN0
data[100] => _.IN0
data[100] => _.IN0
data[101] => _.IN0
data[101] => _.IN0
data[101] => _.IN0
data[101] => _.IN0
data[102] => _.IN0
data[102] => _.IN0
data[102] => _.IN0
data[102] => _.IN0
data[103] => _.IN0
data[103] => _.IN0
data[103] => _.IN0
data[103] => _.IN0
data[104] => _.IN0
data[104] => _.IN0
data[105] => _.IN0
data[105] => _.IN0
data[106] => _.IN0
data[106] => _.IN0
data[107] => _.IN0
data[107] => _.IN0
data[108] => _.IN0
data[108] => _.IN0
data[109] => _.IN0
data[109] => _.IN0
data[110] => _.IN0
data[110] => _.IN0
data[111] => _.IN0
data[111] => _.IN0
data[112] => _.IN1
data[112] => _.IN1
data[112] => _.IN1
data[112] => _.IN1
data[113] => _.IN1
data[113] => _.IN1
data[113] => _.IN1
data[113] => _.IN1
data[114] => _.IN1
data[114] => _.IN1
data[114] => _.IN1
data[114] => _.IN1
data[115] => _.IN1
data[115] => _.IN1
data[115] => _.IN1
data[115] => _.IN1
data[116] => _.IN1
data[116] => _.IN1
data[116] => _.IN1
data[116] => _.IN1
data[117] => _.IN1
data[117] => _.IN1
data[117] => _.IN1
data[117] => _.IN1
data[118] => _.IN1
data[118] => _.IN1
data[118] => _.IN1
data[118] => _.IN1
data[119] => _.IN1
data[119] => _.IN1
data[119] => _.IN1
data[119] => _.IN1
data[120] => _.IN0
data[120] => _.IN0
data[121] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
data[127] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[136] => _.IN0
data[136] => _.IN0
data[137] => _.IN0
data[137] => _.IN0
data[138] => _.IN0
data[138] => _.IN0
data[139] => _.IN0
data[139] => _.IN0
data[140] => _.IN0
data[140] => _.IN0
data[141] => _.IN0
data[141] => _.IN0
data[142] => _.IN0
data[142] => _.IN0
data[143] => _.IN0
data[143] => _.IN0
data[144] => _.IN1
data[144] => _.IN1
data[144] => _.IN1
data[144] => _.IN1
data[145] => _.IN1
data[145] => _.IN1
data[145] => _.IN1
data[145] => _.IN1
data[146] => _.IN1
data[146] => _.IN1
data[146] => _.IN1
data[146] => _.IN1
data[147] => _.IN1
data[147] => _.IN1
data[147] => _.IN1
data[147] => _.IN1
data[148] => _.IN1
data[148] => _.IN1
data[148] => _.IN1
data[148] => _.IN1
data[149] => _.IN1
data[149] => _.IN1
data[149] => _.IN1
data[149] => _.IN1
data[150] => _.IN1
data[150] => _.IN1
data[150] => _.IN1
data[150] => _.IN1
data[151] => _.IN1
data[151] => _.IN1
data[151] => _.IN1
data[151] => _.IN1
data[152] => _.IN0
data[152] => _.IN0
data[153] => _.IN0
data[153] => _.IN0
data[154] => _.IN0
data[154] => _.IN0
data[155] => _.IN0
data[155] => _.IN0
data[156] => _.IN0
data[156] => _.IN0
data[157] => _.IN0
data[157] => _.IN0
data[158] => _.IN0
data[158] => _.IN0
data[159] => _.IN0
data[159] => _.IN0
data[160] => _.IN0
data[160] => _.IN0
data[161] => _.IN0
data[161] => _.IN0
data[162] => _.IN0
data[162] => _.IN0
data[163] => _.IN0
data[163] => _.IN0
data[164] => _.IN0
data[164] => _.IN0
data[165] => _.IN0
data[165] => _.IN0
data[166] => _.IN0
data[166] => _.IN0
data[167] => _.IN0
data[167] => _.IN0
data[168] => _.IN0
data[169] => _.IN0
data[170] => _.IN0
data[171] => _.IN0
data[172] => _.IN0
data[173] => _.IN0
data[174] => _.IN0
data[175] => _.IN0
data[176] => _.IN1
data[176] => _.IN1
data[177] => _.IN1
data[177] => _.IN1
data[178] => _.IN1
data[178] => _.IN1
data[179] => _.IN1
data[179] => _.IN1
data[180] => _.IN1
data[180] => _.IN1
data[181] => _.IN1
data[181] => _.IN1
data[182] => _.IN1
data[182] => _.IN1
data[183] => _.IN1
data[183] => _.IN1
data[184] => _.IN0
data[185] => _.IN0
data[186] => _.IN0
data[187] => _.IN0
data[188] => _.IN0
data[189] => _.IN0
data[190] => _.IN0
data[191] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[198] => _.IN0
data[198] => _.IN0
data[198] => _.IN0
data[198] => _.IN0
data[199] => _.IN0
data[199] => _.IN0
data[199] => _.IN0
data[199] => _.IN0
data[200] => _.IN0
data[200] => _.IN0
data[201] => _.IN0
data[201] => _.IN0
data[202] => _.IN0
data[202] => _.IN0
data[203] => _.IN0
data[203] => _.IN0
data[204] => _.IN0
data[204] => _.IN0
data[205] => _.IN0
data[205] => _.IN0
data[206] => _.IN0
data[206] => _.IN0
data[207] => _.IN0
data[207] => _.IN0
data[208] => _.IN1
data[208] => _.IN1
data[208] => _.IN1
data[208] => _.IN1
data[209] => _.IN1
data[209] => _.IN1
data[209] => _.IN1
data[209] => _.IN1
data[210] => _.IN1
data[210] => _.IN1
data[210] => _.IN1
data[210] => _.IN1
data[211] => _.IN1
data[211] => _.IN1
data[211] => _.IN1
data[211] => _.IN1
data[212] => _.IN1
data[212] => _.IN1
data[212] => _.IN1
data[212] => _.IN1
data[213] => _.IN1
data[213] => _.IN1
data[213] => _.IN1
data[213] => _.IN1
data[214] => _.IN1
data[214] => _.IN1
data[214] => _.IN1
data[214] => _.IN1
data[215] => _.IN1
data[215] => _.IN1
data[215] => _.IN1
data[215] => _.IN1
data[216] => _.IN0
data[216] => _.IN0
data[217] => _.IN0
data[217] => _.IN0
data[218] => _.IN0
data[218] => _.IN0
data[219] => _.IN0
data[219] => _.IN0
data[220] => _.IN0
data[220] => _.IN0
data[221] => _.IN0
data[221] => _.IN0
data[222] => _.IN0
data[222] => _.IN0
data[223] => _.IN0
data[223] => _.IN0
data[224] => _.IN0
data[224] => _.IN0
data[225] => _.IN0
data[225] => _.IN0
data[226] => _.IN0
data[226] => _.IN0
data[227] => _.IN0
data[227] => _.IN0
data[228] => _.IN0
data[228] => _.IN0
data[229] => _.IN0
data[229] => _.IN0
data[230] => _.IN0
data[230] => _.IN0
data[231] => _.IN0
data[231] => _.IN0
data[232] => _.IN0
data[233] => _.IN0
data[234] => _.IN0
data[235] => _.IN0
data[236] => _.IN0
data[237] => _.IN0
data[238] => _.IN0
data[239] => _.IN0
data[240] => _.IN1
data[240] => _.IN1
data[241] => _.IN1
data[241] => _.IN1
data[242] => _.IN1
data[242] => _.IN1
data[243] => _.IN1
data[243] => _.IN1
data[244] => _.IN1
data[244] => _.IN1
data[245] => _.IN1
data[245] => _.IN1
data[246] => _.IN1
data[246] => _.IN1
data[247] => _.IN1
data[247] => _.IN1
data[248] => _.IN0
data[249] => _.IN0
data[250] => _.IN0
data[251] => _.IN0
data[252] => _.IN0
data[253] => _.IN0
data[254] => _.IN0
data[255] => _.IN0
data[256] => _.IN0
data[256] => _.IN0
data[256] => _.IN0
data[256] => _.IN0
data[256] => _.IN0
data[256] => _.IN0
data[256] => _.IN0
data[256] => _.IN0
data[257] => _.IN0
data[257] => _.IN0
data[257] => _.IN0
data[257] => _.IN0
data[257] => _.IN0
data[257] => _.IN0
data[257] => _.IN0
data[257] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[264] => _.IN0
data[264] => _.IN0
data[264] => _.IN0
data[264] => _.IN0
data[265] => _.IN0
data[265] => _.IN0
data[265] => _.IN0
data[265] => _.IN0
data[266] => _.IN0
data[266] => _.IN0
data[266] => _.IN0
data[266] => _.IN0
data[267] => _.IN0
data[267] => _.IN0
data[267] => _.IN0
data[267] => _.IN0
data[268] => _.IN0
data[268] => _.IN0
data[268] => _.IN0
data[268] => _.IN0
data[269] => _.IN0
data[269] => _.IN0
data[269] => _.IN0
data[269] => _.IN0
data[270] => _.IN0
data[270] => _.IN0
data[270] => _.IN0
data[270] => _.IN0
data[271] => _.IN0
data[271] => _.IN0
data[271] => _.IN0
data[271] => _.IN0
data[272] => _.IN1
data[272] => _.IN1
data[272] => _.IN1
data[272] => _.IN1
data[272] => _.IN1
data[272] => _.IN1
data[272] => _.IN1
data[272] => _.IN1
data[273] => _.IN1
data[273] => _.IN1
data[273] => _.IN1
data[273] => _.IN1
data[273] => _.IN1
data[273] => _.IN1
data[273] => _.IN1
data[273] => _.IN1
data[274] => _.IN1
data[274] => _.IN1
data[274] => _.IN1
data[274] => _.IN1
data[274] => _.IN1
data[274] => _.IN1
data[274] => _.IN1
data[274] => _.IN1
data[275] => _.IN1
data[275] => _.IN1
data[275] => _.IN1
data[275] => _.IN1
data[275] => _.IN1
data[275] => _.IN1
data[275] => _.IN1
data[275] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[280] => _.IN0
data[280] => _.IN0
data[280] => _.IN0
data[280] => _.IN0
data[281] => _.IN0
data[281] => _.IN0
data[281] => _.IN0
data[281] => _.IN0
data[282] => _.IN0
data[282] => _.IN0
data[282] => _.IN0
data[282] => _.IN0
data[283] => _.IN0
data[283] => _.IN0
data[283] => _.IN0
data[283] => _.IN0
data[284] => _.IN0
data[284] => _.IN0
data[284] => _.IN0
data[284] => _.IN0
data[285] => _.IN0
data[285] => _.IN0
data[285] => _.IN0
data[285] => _.IN0
data[286] => _.IN0
data[286] => _.IN0
data[286] => _.IN0
data[286] => _.IN0
data[287] => _.IN0
data[287] => _.IN0
data[287] => _.IN0
data[287] => _.IN0
data[288] => _.IN0
data[288] => _.IN0
data[288] => _.IN0
data[288] => _.IN0
data[289] => _.IN0
data[289] => _.IN0
data[289] => _.IN0
data[289] => _.IN0
data[290] => _.IN0
data[290] => _.IN0
data[290] => _.IN0
data[290] => _.IN0
data[291] => _.IN0
data[291] => _.IN0
data[291] => _.IN0
data[291] => _.IN0
data[292] => _.IN0
data[292] => _.IN0
data[292] => _.IN0
data[292] => _.IN0
data[293] => _.IN0
data[293] => _.IN0
data[293] => _.IN0
data[293] => _.IN0
data[294] => _.IN0
data[294] => _.IN0
data[294] => _.IN0
data[294] => _.IN0
data[295] => _.IN0
data[295] => _.IN0
data[295] => _.IN0
data[295] => _.IN0
data[296] => _.IN0
data[296] => _.IN0
data[297] => _.IN0
data[297] => _.IN0
data[298] => _.IN0
data[298] => _.IN0
data[299] => _.IN0
data[299] => _.IN0
data[300] => _.IN0
data[300] => _.IN0
data[301] => _.IN0
data[301] => _.IN0
data[302] => _.IN0
data[302] => _.IN0
data[303] => _.IN0
data[303] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0


|skeleton|vga_controller:vga_ins|img_index:img_index_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a


|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_3gc1:auto_generated.address_a[0]
address_a[1] => altsyncram_3gc1:auto_generated.address_a[1]
address_a[2] => altsyncram_3gc1:auto_generated.address_a[2]
address_a[3] => altsyncram_3gc1:auto_generated.address_a[3]
address_a[4] => altsyncram_3gc1:auto_generated.address_a[4]
address_a[5] => altsyncram_3gc1:auto_generated.address_a[5]
address_a[6] => altsyncram_3gc1:auto_generated.address_a[6]
address_a[7] => altsyncram_3gc1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3gc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_3gc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_3gc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_3gc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_3gc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_3gc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_3gc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_3gc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_3gc1:auto_generated.q_a[7]
q_a[8] <= altsyncram_3gc1:auto_generated.q_a[8]
q_a[9] <= altsyncram_3gc1:auto_generated.q_a[9]
q_a[10] <= altsyncram_3gc1:auto_generated.q_a[10]
q_a[11] <= altsyncram_3gc1:auto_generated.q_a[11]
q_a[12] <= altsyncram_3gc1:auto_generated.q_a[12]
q_a[13] <= altsyncram_3gc1:auto_generated.q_a[13]
q_a[14] <= altsyncram_3gc1:auto_generated.q_a[14]
q_a[15] <= altsyncram_3gc1:auto_generated.q_a[15]
q_a[16] <= altsyncram_3gc1:auto_generated.q_a[16]
q_a[17] <= altsyncram_3gc1:auto_generated.q_a[17]
q_a[18] <= altsyncram_3gc1:auto_generated.q_a[18]
q_a[19] <= altsyncram_3gc1:auto_generated.q_a[19]
q_a[20] <= altsyncram_3gc1:auto_generated.q_a[20]
q_a[21] <= altsyncram_3gc1:auto_generated.q_a[21]
q_a[22] <= altsyncram_3gc1:auto_generated.q_a[22]
q_a[23] <= altsyncram_3gc1:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_3gc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT


