[options]
isa rv32i

[depth]
insn            20
reg       15    25
pc_fwd    10    30
pc_bwd    10    30
liveness  1  10 30
unique    1  10 30
causal    10    30
csrw            30

[defines]
`define RISCV_FORMAL_ALIGNED_MEM

[script-sources]
read_verilog -sv @basedir@/cores/@core@/wrapper.sv
read_verilog @basedir@/cores/@core@/verilog/mkFormalWrapper.v
read_verilog @basedir@/cores/@core@/verilog/SizedFIFO.v
read_verilog @basedir@/cores/@core@/verilog/Counter.v
read_verilog @basedir@/cores/@core@/verilog/FIFO1.v
read_verilog @basedir@/cores/@core@/verilog/FIFOL1.v
read_verilog @basedir@/cores/@core@/verilog/FIFO2.v
read_verilog @basedir@/cores/@core@/verilog/FIFO20.v
read_verilog @basedir@/cores/@core@/verilog/mkeclass_axi4lite.v
read_verilog @basedir@/cores/@core@/verilog/module_fn_pmp_lookup.v
read_verilog @basedir@/cores/@core@/verilog/mkriscv.v
read_verilog @basedir@/cores/@core@/verilog/mkstage3.v
read_verilog @basedir@/cores/@core@/verilog/mkstage2.v
read_verilog @basedir@/cores/@core@/verilog/mkstage1.v
read_verilog @basedir@/cores/@core@/verilog/module_decode_word32.v
read_verilog @basedir@/cores/@core@/verilog/module_decoder_func_32.v
read_verilog @basedir@/cores/@core@/verilog/module_chk_interrupt.v
read_verilog @basedir@/cores/@core@/verilog/RegFile.v
read_verilog @basedir@/cores/@core@/verilog/mkalu.v
read_verilog @basedir@/cores/@core@/verilog/mkcsr.v
read_verilog @basedir@/cores/@core@/verilog/mkcsrfile.v
read_verilog @basedir@/cores/@core@/verilog/module_fn_alu.v
read_verilog @basedir@/cores/@core@/verilog/module_address_valid.v
