mem_app.v,verilog,xil_defaultlib,../../../../pj_column_layer.srcs/sources_1/ip/mem_app/sim/mem_app.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
