// Seed: 1888992428
module module_0 (
    input tri id_0
);
  wire id_2;
endmodule
module module_1 #(
    parameter id_14 = 32'd24,
    parameter id_6  = 32'd15
) (
    input tri id_0,
    output tri id_1,
    output tri0 id_2,
    input tri1 id_3,
    input uwire id_4,
    output uwire id_5,
    input wire _id_6,
    output logic id_7,
    output logic id_8,
    output supply1 id_9,
    output supply1 id_10
    , _id_14,
    input supply0 id_11,
    input supply0 id_12
);
  final begin : LABEL_0
    id_7 = id_6 && -1;
    id_7 = 1;
    fork : SymbolIdentifier
      id_15;
    join_none
  end
  module_0 modCall_1 (id_4);
  assign modCall_1.LABEL_0.id_0 = 0;
  wire [{  1  ,  id_14  } : -1] id_16;
  always @(1 or -1) begin : LABEL_1
    if (1) #1;
    else id_8 <= -1'b0;
  end
  assign id_5 = -1;
  logic [-1 : id_6] id_17;
  ;
endmodule
