v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 45900 46100 1 0 0 inductor-1.sym
{
T 46100 46600 5 10 0 0 0 0 1
device=INDUCTOR
T 46200 46400 5 10 1 1 0 6 1
refdes=L1
T 46100 46800 5 10 0 1 0 0 1
symversion=0.1
T 45900 46100 5 10 0 0 0 0 1
footprint=ACY200
}
C 45900 45100 1 90 0 capacitor-1.sym
{
T 45200 45300 5 10 0 0 90 0 1
device=CAPACITOR
T 45700 44800 5 10 1 1 0 5 1
refdes=C8
T 45000 45300 5 10 0 1 90 0 1
symversion=0.1
T 45900 45100 5 10 0 0 0 0 1
footprint=ACY200
}
N 44400 46200 45900 46200 4
C 45400 45100 1 90 0 capacitor-1.sym
{
T 44700 45300 5 10 0 0 90 0 1
device=CAPACITOR
T 45200 44800 5 10 1 1 0 5 1
refdes=C7
T 44500 45300 5 10 0 1 90 0 1
symversion=0.1
T 45400 45100 5 10 0 0 0 0 1
footprint=ACY200
}
N 45900 47300 45900 46200 4
N 46800 46200 46800 47300 4
C 47700 46100 1 0 0 inductor-1.sym
{
T 47900 46600 5 10 0 0 0 0 1
device=INDUCTOR
T 47900 46800 5 10 0 1 0 0 1
symversion=0.1
T 48000 46400 5 10 1 1 0 6 1
refdes=L2
T 47700 46100 5 10 0 0 0 0 1
footprint=ACY200
}
C 47700 45100 1 90 0 capacitor-1.sym
{
T 47000 45300 5 10 0 0 90 0 1
device=CAPACITOR
T 46800 45300 5 10 0 1 90 0 1
symversion=0.1
T 47500 44800 5 10 1 1 0 5 1
refdes=C10
T 47700 45100 5 10 0 0 0 0 1
footprint=ACY200
}
N 46800 46200 47700 46200 4
C 47200 45100 1 90 0 capacitor-1.sym
{
T 46500 45300 5 10 0 0 90 0 1
device=CAPACITOR
T 46300 45300 5 10 0 1 90 0 1
symversion=0.1
T 47000 44800 5 10 1 1 0 5 1
refdes=C9
T 47200 45100 5 10 0 0 0 0 1
footprint=ACY200
}
N 48600 46200 48600 47300 4
C 49500 46100 1 0 0 inductor-1.sym
{
T 49700 46600 5 10 0 0 0 0 1
device=INDUCTOR
T 49700 46800 5 10 0 1 0 0 1
symversion=0.1
T 49800 46400 5 10 1 1 0 6 1
refdes=L3
T 49500 46100 5 10 0 0 0 0 1
footprint=ACY200
}
C 49500 45100 1 90 0 capacitor-1.sym
{
T 48800 45300 5 10 0 0 90 0 1
device=CAPACITOR
T 48600 45300 5 10 0 1 90 0 1
symversion=0.1
T 49300 44800 5 10 1 1 0 5 1
refdes=C12
T 49500 45100 5 10 0 0 0 0 1
footprint=ACY200
}
N 48600 46200 49500 46200 4
C 49000 45100 1 90 0 capacitor-1.sym
{
T 48300 45300 5 10 0 0 90 0 1
device=CAPACITOR
T 48100 45300 5 10 0 1 90 0 1
symversion=0.1
T 48800 44800 5 10 1 1 0 5 1
refdes=C11
T 49000 45100 5 10 0 0 0 0 1
footprint=ACY200
}
N 47700 47300 47700 46200 4
N 50400 46200 50400 47300 4
C 50800 45100 1 90 0 capacitor-1.sym
{
T 50100 45300 5 10 0 0 90 0 1
device=CAPACITOR
T 49900 45300 5 10 0 1 90 0 1
symversion=0.1
T 50600 44800 5 10 1 1 0 5 1
refdes=C13
T 50800 45100 5 10 0 0 0 0 1
footprint=ACY200
}
C 51300 45100 1 90 0 capacitor-1.sym
{
T 50600 45300 5 10 0 0 90 0 1
device=CAPACITOR
T 50400 45300 5 10 0 1 90 0 1
symversion=0.1
T 51100 44800 5 10 1 1 0 5 1
refdes=C14
T 51300 45100 5 10 0 0 0 0 1
footprint=ACY200
}
N 50400 46200 51900 46200 4
N 44400 45000 51900 45000 4
C 46800 47000 1 180 0 capacitor-1.sym
{
T 46600 46300 5 10 0 0 180 6 1
device=CAPACITOR
T 46600 46100 5 10 0 1 180 6 1
symversion=0.1
T 46200 46900 5 10 1 1 0 6 1
refdes=C2
T 46800 47000 5 10 0 0 0 6 1
footprint=ACY200
}
C 46800 47500 1 180 0 capacitor-1.sym
{
T 46600 46800 5 10 0 0 180 6 1
device=CAPACITOR
T 46600 46600 5 10 0 1 180 6 1
symversion=0.1
T 46200 47400 5 10 1 1 0 6 1
refdes=C1
T 46800 47500 5 10 0 0 0 6 1
footprint=ACY200
}
C 48600 47500 1 180 0 capacitor-1.sym
{
T 48400 46800 5 10 0 0 180 6 1
device=CAPACITOR
T 48400 46600 5 10 0 1 180 6 1
symversion=0.1
T 48000 47400 5 10 1 1 0 6 1
refdes=C3
T 48600 47500 5 10 0 0 0 6 1
footprint=ACY200
}
C 48600 47000 1 180 0 capacitor-1.sym
{
T 48400 46300 5 10 0 0 180 6 1
device=CAPACITOR
T 48400 46100 5 10 0 1 180 6 1
symversion=0.1
T 48000 46900 5 10 1 1 0 6 1
refdes=C4
T 48600 47000 5 10 0 0 0 6 1
footprint=ACY200
}
N 49500 46200 49500 47300 4
C 50400 47500 1 180 0 capacitor-1.sym
{
T 50200 46800 5 10 0 0 180 6 1
device=CAPACITOR
T 50200 46600 5 10 0 1 180 6 1
symversion=0.1
T 49800 47400 5 10 1 1 0 6 1
refdes=C5
T 50400 47500 5 10 0 0 0 6 1
footprint=ACY200
}
C 50400 47000 1 180 0 capacitor-1.sym
{
T 50200 46300 5 10 0 0 180 6 1
device=CAPACITOR
T 50200 46100 5 10 0 1 180 6 1
symversion=0.1
T 49800 46900 5 10 1 1 0 6 1
refdes=C6
T 50400 47000 5 10 0 0 0 6 1
footprint=ACY200
}
C 44400 44800 1 0 1 header-4-1.sym
{
T 44400 46400 5 10 0 1 0 6 1
device=HEADER4
T 44000 46500 5 10 1 1 0 6 1
refdes=J1
T 44400 44800 5 10 0 0 0 0 1
footprint=SIP4
}
C 51900 44800 1 0 0 header-4-1.sym
{
T 51900 46400 5 10 0 1 0 0 1
device=HEADER4
T 52300 46500 5 10 1 1 0 0 1
refdes=J2
T 51900 44800 5 10 0 0 0 0 1
footprint=SIP4
}
N 47000 45100 47000 45000 4
N 47500 45100 47500 45000 4
N 48800 45100 48800 45000 4
N 49300 45000 49300 45100 4
N 50600 45000 50600 45100 4
N 51100 45100 51100 45000 4
N 51100 46000 51100 46200 4
N 50600 46000 50600 46200 4
N 49300 46000 49300 46200 4
N 48800 46000 48800 46200 4
N 47500 46000 47500 46200 4
N 47000 46000 47000 46200 4
N 45700 46000 45700 46200 4
N 45200 46000 45200 46200 4
N 45200 45000 45200 45100 4
N 45700 45100 45700 45000 4
N 44400 45400 44500 45400 4
N 44500 45400 44500 45000 4
N 44400 45800 44500 45800 4
N 44500 45800 44500 46200 4
N 51900 45800 51800 45800 4
N 51800 45800 51800 46200 4
N 51900 45400 51800 45400 4
N 51800 45400 51800 45000 4
