
1_task_creation.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004df4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08004fc4  08004fc4  00005fc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005034  08005034  00007010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005034  08005034  00006034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800503c  0800503c  00007010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800503c  0800503c  0000603c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005040  08005040  00006040  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08005044  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004a08  20000010  08005054  00007010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004a18  08005054  00007a18  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016822  00000000  00000000  00007040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003204  00000000  00000000  0001d862  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001438  00000000  00000000  00020a68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fbe  00000000  00000000  00021ea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003c20  00000000  00000000  00022e5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016701  00000000  00000000  00026a7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000db23d  00000000  00000000  0003d17f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001183bc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000558c  00000000  00000000  00118400  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  0011d98c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000010 	.word	0x20000010
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08004fac 	.word	0x08004fac

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000014 	.word	0x20000014
 800020c:	08004fac 	.word	0x08004fac

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b988 	b.w	8000538 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	468e      	mov	lr, r1
 8000248:	4604      	mov	r4, r0
 800024a:	4688      	mov	r8, r1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d14a      	bne.n	80002e6 <__udivmoddi4+0xa6>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d962      	bls.n	800031c <__udivmoddi4+0xdc>
 8000256:	fab2 f682 	clz	r6, r2
 800025a:	b14e      	cbz	r6, 8000270 <__udivmoddi4+0x30>
 800025c:	f1c6 0320 	rsb	r3, r6, #32
 8000260:	fa01 f806 	lsl.w	r8, r1, r6
 8000264:	fa20 f303 	lsr.w	r3, r0, r3
 8000268:	40b7      	lsls	r7, r6
 800026a:	ea43 0808 	orr.w	r8, r3, r8
 800026e:	40b4      	lsls	r4, r6
 8000270:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000274:	fa1f fc87 	uxth.w	ip, r7
 8000278:	fbb8 f1fe 	udiv	r1, r8, lr
 800027c:	0c23      	lsrs	r3, r4, #16
 800027e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000282:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000286:	fb01 f20c 	mul.w	r2, r1, ip
 800028a:	429a      	cmp	r2, r3
 800028c:	d909      	bls.n	80002a2 <__udivmoddi4+0x62>
 800028e:	18fb      	adds	r3, r7, r3
 8000290:	f101 30ff 	add.w	r0, r1, #4294967295
 8000294:	f080 80ea 	bcs.w	800046c <__udivmoddi4+0x22c>
 8000298:	429a      	cmp	r2, r3
 800029a:	f240 80e7 	bls.w	800046c <__udivmoddi4+0x22c>
 800029e:	3902      	subs	r1, #2
 80002a0:	443b      	add	r3, r7
 80002a2:	1a9a      	subs	r2, r3, r2
 80002a4:	b2a3      	uxth	r3, r4
 80002a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002b6:	459c      	cmp	ip, r3
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0x8e>
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c0:	f080 80d6 	bcs.w	8000470 <__udivmoddi4+0x230>
 80002c4:	459c      	cmp	ip, r3
 80002c6:	f240 80d3 	bls.w	8000470 <__udivmoddi4+0x230>
 80002ca:	443b      	add	r3, r7
 80002cc:	3802      	subs	r0, #2
 80002ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d2:	eba3 030c 	sub.w	r3, r3, ip
 80002d6:	2100      	movs	r1, #0
 80002d8:	b11d      	cbz	r5, 80002e2 <__udivmoddi4+0xa2>
 80002da:	40f3      	lsrs	r3, r6
 80002dc:	2200      	movs	r2, #0
 80002de:	e9c5 3200 	strd	r3, r2, [r5]
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d905      	bls.n	80002f6 <__udivmoddi4+0xb6>
 80002ea:	b10d      	cbz	r5, 80002f0 <__udivmoddi4+0xb0>
 80002ec:	e9c5 0100 	strd	r0, r1, [r5]
 80002f0:	2100      	movs	r1, #0
 80002f2:	4608      	mov	r0, r1
 80002f4:	e7f5      	b.n	80002e2 <__udivmoddi4+0xa2>
 80002f6:	fab3 f183 	clz	r1, r3
 80002fa:	2900      	cmp	r1, #0
 80002fc:	d146      	bne.n	800038c <__udivmoddi4+0x14c>
 80002fe:	4573      	cmp	r3, lr
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xc8>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 8105 	bhi.w	8000512 <__udivmoddi4+0x2d2>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb6e 0203 	sbc.w	r2, lr, r3
 800030e:	2001      	movs	r0, #1
 8000310:	4690      	mov	r8, r2
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e5      	beq.n	80002e2 <__udivmoddi4+0xa2>
 8000316:	e9c5 4800 	strd	r4, r8, [r5]
 800031a:	e7e2      	b.n	80002e2 <__udivmoddi4+0xa2>
 800031c:	2a00      	cmp	r2, #0
 800031e:	f000 8090 	beq.w	8000442 <__udivmoddi4+0x202>
 8000322:	fab2 f682 	clz	r6, r2
 8000326:	2e00      	cmp	r6, #0
 8000328:	f040 80a4 	bne.w	8000474 <__udivmoddi4+0x234>
 800032c:	1a8a      	subs	r2, r1, r2
 800032e:	0c03      	lsrs	r3, r0, #16
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	b280      	uxth	r0, r0
 8000336:	b2bc      	uxth	r4, r7
 8000338:	2101      	movs	r1, #1
 800033a:	fbb2 fcfe 	udiv	ip, r2, lr
 800033e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000346:	fb04 f20c 	mul.w	r2, r4, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d907      	bls.n	800035e <__udivmoddi4+0x11e>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x11c>
 8000356:	429a      	cmp	r2, r3
 8000358:	f200 80e0 	bhi.w	800051c <__udivmoddi4+0x2dc>
 800035c:	46c4      	mov	ip, r8
 800035e:	1a9b      	subs	r3, r3, r2
 8000360:	fbb3 f2fe 	udiv	r2, r3, lr
 8000364:	fb0e 3312 	mls	r3, lr, r2, r3
 8000368:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800036c:	fb02 f404 	mul.w	r4, r2, r4
 8000370:	429c      	cmp	r4, r3
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x144>
 8000374:	18fb      	adds	r3, r7, r3
 8000376:	f102 30ff 	add.w	r0, r2, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x142>
 800037c:	429c      	cmp	r4, r3
 800037e:	f200 80ca 	bhi.w	8000516 <__udivmoddi4+0x2d6>
 8000382:	4602      	mov	r2, r0
 8000384:	1b1b      	subs	r3, r3, r4
 8000386:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800038a:	e7a5      	b.n	80002d8 <__udivmoddi4+0x98>
 800038c:	f1c1 0620 	rsb	r6, r1, #32
 8000390:	408b      	lsls	r3, r1
 8000392:	fa22 f706 	lsr.w	r7, r2, r6
 8000396:	431f      	orrs	r7, r3
 8000398:	fa0e f401 	lsl.w	r4, lr, r1
 800039c:	fa20 f306 	lsr.w	r3, r0, r6
 80003a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003a8:	4323      	orrs	r3, r4
 80003aa:	fa00 f801 	lsl.w	r8, r0, r1
 80003ae:	fa1f fc87 	uxth.w	ip, r7
 80003b2:	fbbe f0f9 	udiv	r0, lr, r9
 80003b6:	0c1c      	lsrs	r4, r3, #16
 80003b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003c4:	45a6      	cmp	lr, r4
 80003c6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ca:	d909      	bls.n	80003e0 <__udivmoddi4+0x1a0>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 3aff 	add.w	sl, r0, #4294967295
 80003d2:	f080 809c 	bcs.w	800050e <__udivmoddi4+0x2ce>
 80003d6:	45a6      	cmp	lr, r4
 80003d8:	f240 8099 	bls.w	800050e <__udivmoddi4+0x2ce>
 80003dc:	3802      	subs	r0, #2
 80003de:	443c      	add	r4, r7
 80003e0:	eba4 040e 	sub.w	r4, r4, lr
 80003e4:	fa1f fe83 	uxth.w	lr, r3
 80003e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ec:	fb09 4413 	mls	r4, r9, r3, r4
 80003f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1ce>
 80003fc:	193c      	adds	r4, r7, r4
 80003fe:	f103 3eff 	add.w	lr, r3, #4294967295
 8000402:	f080 8082 	bcs.w	800050a <__udivmoddi4+0x2ca>
 8000406:	45a4      	cmp	ip, r4
 8000408:	d97f      	bls.n	800050a <__udivmoddi4+0x2ca>
 800040a:	3b02      	subs	r3, #2
 800040c:	443c      	add	r4, r7
 800040e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000412:	eba4 040c 	sub.w	r4, r4, ip
 8000416:	fba0 ec02 	umull	lr, ip, r0, r2
 800041a:	4564      	cmp	r4, ip
 800041c:	4673      	mov	r3, lr
 800041e:	46e1      	mov	r9, ip
 8000420:	d362      	bcc.n	80004e8 <__udivmoddi4+0x2a8>
 8000422:	d05f      	beq.n	80004e4 <__udivmoddi4+0x2a4>
 8000424:	b15d      	cbz	r5, 800043e <__udivmoddi4+0x1fe>
 8000426:	ebb8 0203 	subs.w	r2, r8, r3
 800042a:	eb64 0409 	sbc.w	r4, r4, r9
 800042e:	fa04 f606 	lsl.w	r6, r4, r6
 8000432:	fa22 f301 	lsr.w	r3, r2, r1
 8000436:	431e      	orrs	r6, r3
 8000438:	40cc      	lsrs	r4, r1
 800043a:	e9c5 6400 	strd	r6, r4, [r5]
 800043e:	2100      	movs	r1, #0
 8000440:	e74f      	b.n	80002e2 <__udivmoddi4+0xa2>
 8000442:	fbb1 fcf2 	udiv	ip, r1, r2
 8000446:	0c01      	lsrs	r1, r0, #16
 8000448:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800044c:	b280      	uxth	r0, r0
 800044e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000452:	463b      	mov	r3, r7
 8000454:	4638      	mov	r0, r7
 8000456:	463c      	mov	r4, r7
 8000458:	46b8      	mov	r8, r7
 800045a:	46be      	mov	lr, r7
 800045c:	2620      	movs	r6, #32
 800045e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000462:	eba2 0208 	sub.w	r2, r2, r8
 8000466:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046a:	e766      	b.n	800033a <__udivmoddi4+0xfa>
 800046c:	4601      	mov	r1, r0
 800046e:	e718      	b.n	80002a2 <__udivmoddi4+0x62>
 8000470:	4610      	mov	r0, r2
 8000472:	e72c      	b.n	80002ce <__udivmoddi4+0x8e>
 8000474:	f1c6 0220 	rsb	r2, r6, #32
 8000478:	fa2e f302 	lsr.w	r3, lr, r2
 800047c:	40b7      	lsls	r7, r6
 800047e:	40b1      	lsls	r1, r6
 8000480:	fa20 f202 	lsr.w	r2, r0, r2
 8000484:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000488:	430a      	orrs	r2, r1
 800048a:	fbb3 f8fe 	udiv	r8, r3, lr
 800048e:	b2bc      	uxth	r4, r7
 8000490:	fb0e 3318 	mls	r3, lr, r8, r3
 8000494:	0c11      	lsrs	r1, r2, #16
 8000496:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049a:	fb08 f904 	mul.w	r9, r8, r4
 800049e:	40b0      	lsls	r0, r6
 80004a0:	4589      	cmp	r9, r1
 80004a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004a6:	b280      	uxth	r0, r0
 80004a8:	d93e      	bls.n	8000528 <__udivmoddi4+0x2e8>
 80004aa:	1879      	adds	r1, r7, r1
 80004ac:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b0:	d201      	bcs.n	80004b6 <__udivmoddi4+0x276>
 80004b2:	4589      	cmp	r9, r1
 80004b4:	d81f      	bhi.n	80004f6 <__udivmoddi4+0x2b6>
 80004b6:	eba1 0109 	sub.w	r1, r1, r9
 80004ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004c6:	b292      	uxth	r2, r2
 80004c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d229      	bcs.n	8000524 <__udivmoddi4+0x2e4>
 80004d0:	18ba      	adds	r2, r7, r2
 80004d2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004d6:	d2c4      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004d8:	4542      	cmp	r2, r8
 80004da:	d2c2      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004dc:	f1a9 0102 	sub.w	r1, r9, #2
 80004e0:	443a      	add	r2, r7
 80004e2:	e7be      	b.n	8000462 <__udivmoddi4+0x222>
 80004e4:	45f0      	cmp	r8, lr
 80004e6:	d29d      	bcs.n	8000424 <__udivmoddi4+0x1e4>
 80004e8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f0:	3801      	subs	r0, #1
 80004f2:	46e1      	mov	r9, ip
 80004f4:	e796      	b.n	8000424 <__udivmoddi4+0x1e4>
 80004f6:	eba7 0909 	sub.w	r9, r7, r9
 80004fa:	4449      	add	r1, r9
 80004fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000500:	fbb1 f9fe 	udiv	r9, r1, lr
 8000504:	fb09 f804 	mul.w	r8, r9, r4
 8000508:	e7db      	b.n	80004c2 <__udivmoddi4+0x282>
 800050a:	4673      	mov	r3, lr
 800050c:	e77f      	b.n	800040e <__udivmoddi4+0x1ce>
 800050e:	4650      	mov	r0, sl
 8000510:	e766      	b.n	80003e0 <__udivmoddi4+0x1a0>
 8000512:	4608      	mov	r0, r1
 8000514:	e6fd      	b.n	8000312 <__udivmoddi4+0xd2>
 8000516:	443b      	add	r3, r7
 8000518:	3a02      	subs	r2, #2
 800051a:	e733      	b.n	8000384 <__udivmoddi4+0x144>
 800051c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000520:	443b      	add	r3, r7
 8000522:	e71c      	b.n	800035e <__udivmoddi4+0x11e>
 8000524:	4649      	mov	r1, r9
 8000526:	e79c      	b.n	8000462 <__udivmoddi4+0x222>
 8000528:	eba1 0109 	sub.w	r1, r1, r9
 800052c:	46c4      	mov	ip, r8
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	e7c4      	b.n	80004c2 <__udivmoddi4+0x282>

08000538 <__aeabi_idiv0>:
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop

0800053c <main>:
typedef uint32_t TaskProfiler;

TaskProfiler BlueTaskProfiler, RedTaskProfiler, GreenTaskProfiler;

int main(void)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b082      	sub	sp, #8
 8000540:	af02      	add	r7, sp, #8

  HAL_Init();
 8000542:	f000 fa67 	bl	8000a14 <HAL_Init>
  SystemClock_Config();
 8000546:	f000 f857 	bl	80005f8 <SystemClock_Config>
  MX_GPIO_Init();
 800054a:	f000 f8ed 	bl	8000728 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800054e:	f000 f8c1 	bl	80006d4 <MX_USART2_UART_Init>

  xTaskCreate(vBlueLedControllerTask,
 8000552:	2300      	movs	r3, #0
 8000554:	9301      	str	r3, [sp, #4]
 8000556:	2301      	movs	r3, #1
 8000558:	9300      	str	r3, [sp, #0]
 800055a:	2300      	movs	r3, #0
 800055c:	2264      	movs	r2, #100	@ 0x64
 800055e:	490e      	ldr	r1, [pc, #56]	@ (8000598 <main+0x5c>)
 8000560:	480e      	ldr	r0, [pc, #56]	@ (800059c <main+0x60>)
 8000562:	f002 fedb 	bl	800331c <xTaskCreate>
		  	  100,
			  NULL,
			  1,
			  NULL);

  xTaskCreate(vRedLedControllerTask,
 8000566:	2300      	movs	r3, #0
 8000568:	9301      	str	r3, [sp, #4]
 800056a:	2301      	movs	r3, #1
 800056c:	9300      	str	r3, [sp, #0]
 800056e:	2300      	movs	r3, #0
 8000570:	2264      	movs	r2, #100	@ 0x64
 8000572:	490b      	ldr	r1, [pc, #44]	@ (80005a0 <main+0x64>)
 8000574:	480b      	ldr	r0, [pc, #44]	@ (80005a4 <main+0x68>)
 8000576:	f002 fed1 	bl	800331c <xTaskCreate>
  		  	  100,
  			  NULL,
  			  1,
  			  NULL);

  xTaskCreate(vGreenLedControllerTask,
 800057a:	2300      	movs	r3, #0
 800057c:	9301      	str	r3, [sp, #4]
 800057e:	2301      	movs	r3, #1
 8000580:	9300      	str	r3, [sp, #0]
 8000582:	2300      	movs	r3, #0
 8000584:	2264      	movs	r2, #100	@ 0x64
 8000586:	4908      	ldr	r1, [pc, #32]	@ (80005a8 <main+0x6c>)
 8000588:	4808      	ldr	r0, [pc, #32]	@ (80005ac <main+0x70>)
 800058a:	f002 fec7 	bl	800331c <xTaskCreate>
  		  	  100,
  			  NULL,
  			  1,
  			  NULL);

  vTaskStartScheduler();
 800058e:	f003 f80b 	bl	80035a8 <vTaskStartScheduler>


  while (1)
 8000592:	bf00      	nop
 8000594:	e7fd      	b.n	8000592 <main+0x56>
 8000596:	bf00      	nop
 8000598:	08004fc4 	.word	0x08004fc4
 800059c:	080005b1 	.word	0x080005b1
 80005a0:	08004fd8 	.word	0x08004fd8
 80005a4:	080005c9 	.word	0x080005c9
 80005a8:	08004fec 	.word	0x08004fec
 80005ac:	080005e1 	.word	0x080005e1

080005b0 <vBlueLedControllerTask>:
  }

}

void vBlueLedControllerTask(void *pvParameters)
{
 80005b0:	b480      	push	{r7}
 80005b2:	b083      	sub	sp, #12
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
	while(1)
	{
		BlueTaskProfiler++;
 80005b8:	4b02      	ldr	r3, [pc, #8]	@ (80005c4 <vBlueLedControllerTask+0x14>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	3301      	adds	r3, #1
 80005be:	4a01      	ldr	r2, [pc, #4]	@ (80005c4 <vBlueLedControllerTask+0x14>)
 80005c0:	6013      	str	r3, [r2, #0]
 80005c2:	e7f9      	b.n	80005b8 <vBlueLedControllerTask+0x8>
 80005c4:	20000074 	.word	0x20000074

080005c8 <vRedLedControllerTask>:
	}
}

void vRedLedControllerTask(void *pvParameters)
{
 80005c8:	b480      	push	{r7}
 80005ca:	b083      	sub	sp, #12
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]
	while(1)
	{
		RedTaskProfiler++;
 80005d0:	4b02      	ldr	r3, [pc, #8]	@ (80005dc <vRedLedControllerTask+0x14>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	3301      	adds	r3, #1
 80005d6:	4a01      	ldr	r2, [pc, #4]	@ (80005dc <vRedLedControllerTask+0x14>)
 80005d8:	6013      	str	r3, [r2, #0]
 80005da:	e7f9      	b.n	80005d0 <vRedLedControllerTask+0x8>
 80005dc:	20000078 	.word	0x20000078

080005e0 <vGreenLedControllerTask>:
	}
}

void vGreenLedControllerTask(void *pvParameters)
{
 80005e0:	b480      	push	{r7}
 80005e2:	b083      	sub	sp, #12
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
	while(1)
	{
		GreenTaskProfiler++;
 80005e8:	4b02      	ldr	r3, [pc, #8]	@ (80005f4 <vGreenLedControllerTask+0x14>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	3301      	adds	r3, #1
 80005ee:	4a01      	ldr	r2, [pc, #4]	@ (80005f4 <vGreenLedControllerTask+0x14>)
 80005f0:	6013      	str	r3, [r2, #0]
 80005f2:	e7f9      	b.n	80005e8 <vGreenLedControllerTask+0x8>
 80005f4:	2000007c 	.word	0x2000007c

080005f8 <SystemClock_Config>:
	HAL_UART_Transmit(&huart2, (uint8_t *) &ch, 1, 0xFFFF);
	return ch;
}

void SystemClock_Config(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b094      	sub	sp, #80	@ 0x50
 80005fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005fe:	f107 031c 	add.w	r3, r7, #28
 8000602:	2234      	movs	r2, #52	@ 0x34
 8000604:	2100      	movs	r1, #0
 8000606:	4618      	mov	r0, r3
 8000608:	f004 fc96 	bl	8004f38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800060c:	f107 0308 	add.w	r3, r7, #8
 8000610:	2200      	movs	r2, #0
 8000612:	601a      	str	r2, [r3, #0]
 8000614:	605a      	str	r2, [r3, #4]
 8000616:	609a      	str	r2, [r3, #8]
 8000618:	60da      	str	r2, [r3, #12]
 800061a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800061c:	2300      	movs	r3, #0
 800061e:	607b      	str	r3, [r7, #4]
 8000620:	4b2a      	ldr	r3, [pc, #168]	@ (80006cc <SystemClock_Config+0xd4>)
 8000622:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000624:	4a29      	ldr	r2, [pc, #164]	@ (80006cc <SystemClock_Config+0xd4>)
 8000626:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800062a:	6413      	str	r3, [r2, #64]	@ 0x40
 800062c:	4b27      	ldr	r3, [pc, #156]	@ (80006cc <SystemClock_Config+0xd4>)
 800062e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000630:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000634:	607b      	str	r3, [r7, #4]
 8000636:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000638:	2300      	movs	r3, #0
 800063a:	603b      	str	r3, [r7, #0]
 800063c:	4b24      	ldr	r3, [pc, #144]	@ (80006d0 <SystemClock_Config+0xd8>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000644:	4a22      	ldr	r2, [pc, #136]	@ (80006d0 <SystemClock_Config+0xd8>)
 8000646:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800064a:	6013      	str	r3, [r2, #0]
 800064c:	4b20      	ldr	r3, [pc, #128]	@ (80006d0 <SystemClock_Config+0xd8>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000654:	603b      	str	r3, [r7, #0]
 8000656:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000658:	2302      	movs	r3, #2
 800065a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800065c:	2301      	movs	r3, #1
 800065e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000660:	2310      	movs	r3, #16
 8000662:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000664:	2302      	movs	r3, #2
 8000666:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000668:	2300      	movs	r3, #0
 800066a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 800066c:	2310      	movs	r3, #16
 800066e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000670:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000674:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000676:	2304      	movs	r3, #4
 8000678:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800067a:	2302      	movs	r3, #2
 800067c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800067e:	2302      	movs	r3, #2
 8000680:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000682:	f107 031c 	add.w	r3, r7, #28
 8000686:	4618      	mov	r0, r3
 8000688:	f000 fff8 	bl	800167c <HAL_RCC_OscConfig>
 800068c:	4603      	mov	r3, r0
 800068e:	2b00      	cmp	r3, #0
 8000690:	d001      	beq.n	8000696 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000692:	f000 f875 	bl	8000780 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000696:	230f      	movs	r3, #15
 8000698:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800069a:	2302      	movs	r3, #2
 800069c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800069e:	2300      	movs	r3, #0
 80006a0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006a6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006a8:	2300      	movs	r3, #0
 80006aa:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006ac:	f107 0308 	add.w	r3, r7, #8
 80006b0:	2102      	movs	r1, #2
 80006b2:	4618      	mov	r0, r3
 80006b4:	f000 fc66 	bl	8000f84 <HAL_RCC_ClockConfig>
 80006b8:	4603      	mov	r3, r0
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d001      	beq.n	80006c2 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80006be:	f000 f85f 	bl	8000780 <Error_Handler>
  }
}
 80006c2:	bf00      	nop
 80006c4:	3750      	adds	r7, #80	@ 0x50
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	40023800 	.word	0x40023800
 80006d0:	40007000 	.word	0x40007000

080006d4 <MX_USART2_UART_Init>:


static void MX_USART2_UART_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006d8:	4b11      	ldr	r3, [pc, #68]	@ (8000720 <MX_USART2_UART_Init+0x4c>)
 80006da:	4a12      	ldr	r2, [pc, #72]	@ (8000724 <MX_USART2_UART_Init+0x50>)
 80006dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006de:	4b10      	ldr	r3, [pc, #64]	@ (8000720 <MX_USART2_UART_Init+0x4c>)
 80006e0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80006e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000720 <MX_USART2_UART_Init+0x4c>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006ec:	4b0c      	ldr	r3, [pc, #48]	@ (8000720 <MX_USART2_UART_Init+0x4c>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006f2:	4b0b      	ldr	r3, [pc, #44]	@ (8000720 <MX_USART2_UART_Init+0x4c>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006f8:	4b09      	ldr	r3, [pc, #36]	@ (8000720 <MX_USART2_UART_Init+0x4c>)
 80006fa:	220c      	movs	r2, #12
 80006fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006fe:	4b08      	ldr	r3, [pc, #32]	@ (8000720 <MX_USART2_UART_Init+0x4c>)
 8000700:	2200      	movs	r2, #0
 8000702:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000704:	4b06      	ldr	r3, [pc, #24]	@ (8000720 <MX_USART2_UART_Init+0x4c>)
 8000706:	2200      	movs	r2, #0
 8000708:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800070a:	4805      	ldr	r0, [pc, #20]	@ (8000720 <MX_USART2_UART_Init+0x4c>)
 800070c:	f001 fcf0 	bl	80020f0 <HAL_UART_Init>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d001      	beq.n	800071a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000716:	f000 f833 	bl	8000780 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800071a:	bf00      	nop
 800071c:	bd80      	pop	{r7, pc}
 800071e:	bf00      	nop
 8000720:	2000002c 	.word	0x2000002c
 8000724:	40004400 	.word	0x40004400

08000728 <MX_GPIO_Init>:


static void MX_GPIO_Init(void)
{
 8000728:	b480      	push	{r7}
 800072a:	b083      	sub	sp, #12
 800072c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800072e:	2300      	movs	r3, #0
 8000730:	607b      	str	r3, [r7, #4]
 8000732:	4b09      	ldr	r3, [pc, #36]	@ (8000758 <MX_GPIO_Init+0x30>)
 8000734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000736:	4a08      	ldr	r2, [pc, #32]	@ (8000758 <MX_GPIO_Init+0x30>)
 8000738:	f043 0301 	orr.w	r3, r3, #1
 800073c:	6313      	str	r3, [r2, #48]	@ 0x30
 800073e:	4b06      	ldr	r3, [pc, #24]	@ (8000758 <MX_GPIO_Init+0x30>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000742:	f003 0301 	and.w	r3, r3, #1
 8000746:	607b      	str	r3, [r7, #4]
 8000748:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800074a:	bf00      	nop
 800074c:	370c      	adds	r7, #12
 800074e:	46bd      	mov	sp, r7
 8000750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000754:	4770      	bx	lr
 8000756:	bf00      	nop
 8000758:	40023800 	.word	0x40023800

0800075c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b082      	sub	sp, #8
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	4a04      	ldr	r2, [pc, #16]	@ (800077c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800076a:	4293      	cmp	r3, r2
 800076c:	d101      	bne.n	8000772 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800076e:	f000 f973 	bl	8000a58 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000772:	bf00      	nop
 8000774:	3708      	adds	r7, #8
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	40010000 	.word	0x40010000

08000780 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000780:	b480      	push	{r7}
 8000782:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000784:	b672      	cpsid	i
}
 8000786:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000788:	bf00      	nop
 800078a:	e7fd      	b.n	8000788 <Error_Handler+0x8>

0800078c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800078c:	b480      	push	{r7}
 800078e:	b083      	sub	sp, #12
 8000790:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000792:	2300      	movs	r3, #0
 8000794:	607b      	str	r3, [r7, #4]
 8000796:	4b10      	ldr	r3, [pc, #64]	@ (80007d8 <HAL_MspInit+0x4c>)
 8000798:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800079a:	4a0f      	ldr	r2, [pc, #60]	@ (80007d8 <HAL_MspInit+0x4c>)
 800079c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80007a2:	4b0d      	ldr	r3, [pc, #52]	@ (80007d8 <HAL_MspInit+0x4c>)
 80007a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80007aa:	607b      	str	r3, [r7, #4]
 80007ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007ae:	2300      	movs	r3, #0
 80007b0:	603b      	str	r3, [r7, #0]
 80007b2:	4b09      	ldr	r3, [pc, #36]	@ (80007d8 <HAL_MspInit+0x4c>)
 80007b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007b6:	4a08      	ldr	r2, [pc, #32]	@ (80007d8 <HAL_MspInit+0x4c>)
 80007b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80007be:	4b06      	ldr	r3, [pc, #24]	@ (80007d8 <HAL_MspInit+0x4c>)
 80007c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007c6:	603b      	str	r3, [r7, #0]
 80007c8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007ca:	bf00      	nop
 80007cc:	370c      	adds	r7, #12
 80007ce:	46bd      	mov	sp, r7
 80007d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d4:	4770      	bx	lr
 80007d6:	bf00      	nop
 80007d8:	40023800 	.word	0x40023800

080007dc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b08a      	sub	sp, #40	@ 0x28
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007e4:	f107 0314 	add.w	r3, r7, #20
 80007e8:	2200      	movs	r2, #0
 80007ea:	601a      	str	r2, [r3, #0]
 80007ec:	605a      	str	r2, [r3, #4]
 80007ee:	609a      	str	r2, [r3, #8]
 80007f0:	60da      	str	r2, [r3, #12]
 80007f2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	4a19      	ldr	r2, [pc, #100]	@ (8000860 <HAL_UART_MspInit+0x84>)
 80007fa:	4293      	cmp	r3, r2
 80007fc:	d12b      	bne.n	8000856 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80007fe:	2300      	movs	r3, #0
 8000800:	613b      	str	r3, [r7, #16]
 8000802:	4b18      	ldr	r3, [pc, #96]	@ (8000864 <HAL_UART_MspInit+0x88>)
 8000804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000806:	4a17      	ldr	r2, [pc, #92]	@ (8000864 <HAL_UART_MspInit+0x88>)
 8000808:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800080c:	6413      	str	r3, [r2, #64]	@ 0x40
 800080e:	4b15      	ldr	r3, [pc, #84]	@ (8000864 <HAL_UART_MspInit+0x88>)
 8000810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000812:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000816:	613b      	str	r3, [r7, #16]
 8000818:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800081a:	2300      	movs	r3, #0
 800081c:	60fb      	str	r3, [r7, #12]
 800081e:	4b11      	ldr	r3, [pc, #68]	@ (8000864 <HAL_UART_MspInit+0x88>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000822:	4a10      	ldr	r2, [pc, #64]	@ (8000864 <HAL_UART_MspInit+0x88>)
 8000824:	f043 0301 	orr.w	r3, r3, #1
 8000828:	6313      	str	r3, [r2, #48]	@ 0x30
 800082a:	4b0e      	ldr	r3, [pc, #56]	@ (8000864 <HAL_UART_MspInit+0x88>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082e:	f003 0301 	and.w	r3, r3, #1
 8000832:	60fb      	str	r3, [r7, #12]
 8000834:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000836:	230c      	movs	r3, #12
 8000838:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800083a:	2302      	movs	r3, #2
 800083c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083e:	2300      	movs	r3, #0
 8000840:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000842:	2303      	movs	r3, #3
 8000844:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000846:	2307      	movs	r3, #7
 8000848:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800084a:	f107 0314 	add.w	r3, r7, #20
 800084e:	4619      	mov	r1, r3
 8000850:	4805      	ldr	r0, [pc, #20]	@ (8000868 <HAL_UART_MspInit+0x8c>)
 8000852:	f000 fa03 	bl	8000c5c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000856:	bf00      	nop
 8000858:	3728      	adds	r7, #40	@ 0x28
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	40004400 	.word	0x40004400
 8000864:	40023800 	.word	0x40023800
 8000868:	40020000 	.word	0x40020000

0800086c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b08c      	sub	sp, #48	@ 0x30
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000874:	2300      	movs	r3, #0
 8000876:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000878:	2300      	movs	r3, #0
 800087a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800087c:	2300      	movs	r3, #0
 800087e:	60bb      	str	r3, [r7, #8]
 8000880:	4b2e      	ldr	r3, [pc, #184]	@ (800093c <HAL_InitTick+0xd0>)
 8000882:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000884:	4a2d      	ldr	r2, [pc, #180]	@ (800093c <HAL_InitTick+0xd0>)
 8000886:	f043 0301 	orr.w	r3, r3, #1
 800088a:	6453      	str	r3, [r2, #68]	@ 0x44
 800088c:	4b2b      	ldr	r3, [pc, #172]	@ (800093c <HAL_InitTick+0xd0>)
 800088e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000890:	f003 0301 	and.w	r3, r3, #1
 8000894:	60bb      	str	r3, [r7, #8]
 8000896:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000898:	f107 020c 	add.w	r2, r7, #12
 800089c:	f107 0310 	add.w	r3, r7, #16
 80008a0:	4611      	mov	r1, r2
 80008a2:	4618      	mov	r0, r3
 80008a4:	f000 fc88 	bl	80011b8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80008a8:	f000 fc72 	bl	8001190 <HAL_RCC_GetPCLK2Freq>
 80008ac:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80008ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80008b0:	4a23      	ldr	r2, [pc, #140]	@ (8000940 <HAL_InitTick+0xd4>)
 80008b2:	fba2 2303 	umull	r2, r3, r2, r3
 80008b6:	0c9b      	lsrs	r3, r3, #18
 80008b8:	3b01      	subs	r3, #1
 80008ba:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80008bc:	4b21      	ldr	r3, [pc, #132]	@ (8000944 <HAL_InitTick+0xd8>)
 80008be:	4a22      	ldr	r2, [pc, #136]	@ (8000948 <HAL_InitTick+0xdc>)
 80008c0:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80008c2:	4b20      	ldr	r3, [pc, #128]	@ (8000944 <HAL_InitTick+0xd8>)
 80008c4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80008c8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80008ca:	4a1e      	ldr	r2, [pc, #120]	@ (8000944 <HAL_InitTick+0xd8>)
 80008cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008ce:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80008d0:	4b1c      	ldr	r3, [pc, #112]	@ (8000944 <HAL_InitTick+0xd8>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008d6:	4b1b      	ldr	r3, [pc, #108]	@ (8000944 <HAL_InitTick+0xd8>)
 80008d8:	2200      	movs	r2, #0
 80008da:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008dc:	4b19      	ldr	r3, [pc, #100]	@ (8000944 <HAL_InitTick+0xd8>)
 80008de:	2200      	movs	r2, #0
 80008e0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80008e2:	4818      	ldr	r0, [pc, #96]	@ (8000944 <HAL_InitTick+0xd8>)
 80008e4:	f001 f968 	bl	8001bb8 <HAL_TIM_Base_Init>
 80008e8:	4603      	mov	r3, r0
 80008ea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80008ee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d11b      	bne.n	800092e <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80008f6:	4813      	ldr	r0, [pc, #76]	@ (8000944 <HAL_InitTick+0xd8>)
 80008f8:	f001 f9b8 	bl	8001c6c <HAL_TIM_Base_Start_IT>
 80008fc:	4603      	mov	r3, r0
 80008fe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000902:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000906:	2b00      	cmp	r3, #0
 8000908:	d111      	bne.n	800092e <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800090a:	2019      	movs	r0, #25
 800090c:	f000 f998 	bl	8000c40 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	2b0f      	cmp	r3, #15
 8000914:	d808      	bhi.n	8000928 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000916:	2200      	movs	r2, #0
 8000918:	6879      	ldr	r1, [r7, #4]
 800091a:	2019      	movs	r0, #25
 800091c:	f000 f974 	bl	8000c08 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000920:	4a0a      	ldr	r2, [pc, #40]	@ (800094c <HAL_InitTick+0xe0>)
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	6013      	str	r3, [r2, #0]
 8000926:	e002      	b.n	800092e <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000928:	2301      	movs	r3, #1
 800092a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800092e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000932:	4618      	mov	r0, r3
 8000934:	3730      	adds	r7, #48	@ 0x30
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	40023800 	.word	0x40023800
 8000940:	431bde83 	.word	0x431bde83
 8000944:	20000080 	.word	0x20000080
 8000948:	40010000 	.word	0x40010000
 800094c:	20000004 	.word	0x20000004

08000950 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000954:	bf00      	nop
 8000956:	e7fd      	b.n	8000954 <NMI_Handler+0x4>

08000958 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000958:	b480      	push	{r7}
 800095a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800095c:	bf00      	nop
 800095e:	e7fd      	b.n	800095c <HardFault_Handler+0x4>

08000960 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000960:	b480      	push	{r7}
 8000962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000964:	bf00      	nop
 8000966:	e7fd      	b.n	8000964 <MemManage_Handler+0x4>

08000968 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000968:	b480      	push	{r7}
 800096a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800096c:	bf00      	nop
 800096e:	e7fd      	b.n	800096c <BusFault_Handler+0x4>

08000970 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000974:	bf00      	nop
 8000976:	e7fd      	b.n	8000974 <UsageFault_Handler+0x4>

08000978 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800097c:	bf00      	nop
 800097e:	46bd      	mov	sp, r7
 8000980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000984:	4770      	bx	lr
	...

08000988 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800098c:	4802      	ldr	r0, [pc, #8]	@ (8000998 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800098e:	f001 f9dd 	bl	8001d4c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000992:	bf00      	nop
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	20000080 	.word	0x20000080

0800099c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800099c:	b480      	push	{r7}
 800099e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009a0:	4b06      	ldr	r3, [pc, #24]	@ (80009bc <SystemInit+0x20>)
 80009a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80009a6:	4a05      	ldr	r2, [pc, #20]	@ (80009bc <SystemInit+0x20>)
 80009a8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80009ac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009b0:	bf00      	nop
 80009b2:	46bd      	mov	sp, r7
 80009b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b8:	4770      	bx	lr
 80009ba:	bf00      	nop
 80009bc:	e000ed00 	.word	0xe000ed00

080009c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80009c0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80009f8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80009c4:	f7ff ffea 	bl	800099c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80009c8:	480c      	ldr	r0, [pc, #48]	@ (80009fc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80009ca:	490d      	ldr	r1, [pc, #52]	@ (8000a00 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80009cc:	4a0d      	ldr	r2, [pc, #52]	@ (8000a04 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80009ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009d0:	e002      	b.n	80009d8 <LoopCopyDataInit>

080009d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009d6:	3304      	adds	r3, #4

080009d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009dc:	d3f9      	bcc.n	80009d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009de:	4a0a      	ldr	r2, [pc, #40]	@ (8000a08 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80009e0:	4c0a      	ldr	r4, [pc, #40]	@ (8000a0c <LoopFillZerobss+0x22>)
  movs r3, #0
 80009e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009e4:	e001      	b.n	80009ea <LoopFillZerobss>

080009e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009e8:	3204      	adds	r2, #4

080009ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009ec:	d3fb      	bcc.n	80009e6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80009ee:	f004 faab 	bl	8004f48 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009f2:	f7ff fda3 	bl	800053c <main>
  bx  lr    
 80009f6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80009f8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80009fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a00:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000a04:	08005044 	.word	0x08005044
  ldr r2, =_sbss
 8000a08:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000a0c:	20004a18 	.word	0x20004a18

08000a10 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a10:	e7fe      	b.n	8000a10 <ADC_IRQHandler>
	...

08000a14 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000a18:	4b0e      	ldr	r3, [pc, #56]	@ (8000a54 <HAL_Init+0x40>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	4a0d      	ldr	r2, [pc, #52]	@ (8000a54 <HAL_Init+0x40>)
 8000a1e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000a22:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000a24:	4b0b      	ldr	r3, [pc, #44]	@ (8000a54 <HAL_Init+0x40>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	4a0a      	ldr	r2, [pc, #40]	@ (8000a54 <HAL_Init+0x40>)
 8000a2a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000a2e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a30:	4b08      	ldr	r3, [pc, #32]	@ (8000a54 <HAL_Init+0x40>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	4a07      	ldr	r2, [pc, #28]	@ (8000a54 <HAL_Init+0x40>)
 8000a36:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a3a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a3c:	2003      	movs	r0, #3
 8000a3e:	f000 f8d8 	bl	8000bf2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a42:	200f      	movs	r0, #15
 8000a44:	f7ff ff12 	bl	800086c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a48:	f7ff fea0 	bl	800078c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a4c:	2300      	movs	r3, #0
}
 8000a4e:	4618      	mov	r0, r3
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	40023c00 	.word	0x40023c00

08000a58 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a5c:	4b06      	ldr	r3, [pc, #24]	@ (8000a78 <HAL_IncTick+0x20>)
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	461a      	mov	r2, r3
 8000a62:	4b06      	ldr	r3, [pc, #24]	@ (8000a7c <HAL_IncTick+0x24>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	4413      	add	r3, r2
 8000a68:	4a04      	ldr	r2, [pc, #16]	@ (8000a7c <HAL_IncTick+0x24>)
 8000a6a:	6013      	str	r3, [r2, #0]
}
 8000a6c:	bf00      	nop
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop
 8000a78:	20000008 	.word	0x20000008
 8000a7c:	200000c8 	.word	0x200000c8

08000a80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
  return uwTick;
 8000a84:	4b03      	ldr	r3, [pc, #12]	@ (8000a94 <HAL_GetTick+0x14>)
 8000a86:	681b      	ldr	r3, [r3, #0]
}
 8000a88:	4618      	mov	r0, r3
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop
 8000a94:	200000c8 	.word	0x200000c8

08000a98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	b085      	sub	sp, #20
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	f003 0307 	and.w	r3, r3, #7
 8000aa6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000aa8:	4b0c      	ldr	r3, [pc, #48]	@ (8000adc <__NVIC_SetPriorityGrouping+0x44>)
 8000aaa:	68db      	ldr	r3, [r3, #12]
 8000aac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000aae:	68ba      	ldr	r2, [r7, #8]
 8000ab0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ab4:	4013      	ands	r3, r2
 8000ab6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000abc:	68bb      	ldr	r3, [r7, #8]
 8000abe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ac0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ac4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ac8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000aca:	4a04      	ldr	r2, [pc, #16]	@ (8000adc <__NVIC_SetPriorityGrouping+0x44>)
 8000acc:	68bb      	ldr	r3, [r7, #8]
 8000ace:	60d3      	str	r3, [r2, #12]
}
 8000ad0:	bf00      	nop
 8000ad2:	3714      	adds	r7, #20
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ada:	4770      	bx	lr
 8000adc:	e000ed00 	.word	0xe000ed00

08000ae0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ae4:	4b04      	ldr	r3, [pc, #16]	@ (8000af8 <__NVIC_GetPriorityGrouping+0x18>)
 8000ae6:	68db      	ldr	r3, [r3, #12]
 8000ae8:	0a1b      	lsrs	r3, r3, #8
 8000aea:	f003 0307 	and.w	r3, r3, #7
}
 8000aee:	4618      	mov	r0, r3
 8000af0:	46bd      	mov	sp, r7
 8000af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af6:	4770      	bx	lr
 8000af8:	e000ed00 	.word	0xe000ed00

08000afc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000afc:	b480      	push	{r7}
 8000afe:	b083      	sub	sp, #12
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	4603      	mov	r3, r0
 8000b04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	db0b      	blt.n	8000b26 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b0e:	79fb      	ldrb	r3, [r7, #7]
 8000b10:	f003 021f 	and.w	r2, r3, #31
 8000b14:	4907      	ldr	r1, [pc, #28]	@ (8000b34 <__NVIC_EnableIRQ+0x38>)
 8000b16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b1a:	095b      	lsrs	r3, r3, #5
 8000b1c:	2001      	movs	r0, #1
 8000b1e:	fa00 f202 	lsl.w	r2, r0, r2
 8000b22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000b26:	bf00      	nop
 8000b28:	370c      	adds	r7, #12
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop
 8000b34:	e000e100 	.word	0xe000e100

08000b38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	b083      	sub	sp, #12
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	4603      	mov	r3, r0
 8000b40:	6039      	str	r1, [r7, #0]
 8000b42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	db0a      	blt.n	8000b62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b4c:	683b      	ldr	r3, [r7, #0]
 8000b4e:	b2da      	uxtb	r2, r3
 8000b50:	490c      	ldr	r1, [pc, #48]	@ (8000b84 <__NVIC_SetPriority+0x4c>)
 8000b52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b56:	0112      	lsls	r2, r2, #4
 8000b58:	b2d2      	uxtb	r2, r2
 8000b5a:	440b      	add	r3, r1
 8000b5c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b60:	e00a      	b.n	8000b78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b62:	683b      	ldr	r3, [r7, #0]
 8000b64:	b2da      	uxtb	r2, r3
 8000b66:	4908      	ldr	r1, [pc, #32]	@ (8000b88 <__NVIC_SetPriority+0x50>)
 8000b68:	79fb      	ldrb	r3, [r7, #7]
 8000b6a:	f003 030f 	and.w	r3, r3, #15
 8000b6e:	3b04      	subs	r3, #4
 8000b70:	0112      	lsls	r2, r2, #4
 8000b72:	b2d2      	uxtb	r2, r2
 8000b74:	440b      	add	r3, r1
 8000b76:	761a      	strb	r2, [r3, #24]
}
 8000b78:	bf00      	nop
 8000b7a:	370c      	adds	r7, #12
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b82:	4770      	bx	lr
 8000b84:	e000e100 	.word	0xe000e100
 8000b88:	e000ed00 	.word	0xe000ed00

08000b8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	b089      	sub	sp, #36	@ 0x24
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	60f8      	str	r0, [r7, #12]
 8000b94:	60b9      	str	r1, [r7, #8]
 8000b96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	f003 0307 	and.w	r3, r3, #7
 8000b9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ba0:	69fb      	ldr	r3, [r7, #28]
 8000ba2:	f1c3 0307 	rsb	r3, r3, #7
 8000ba6:	2b04      	cmp	r3, #4
 8000ba8:	bf28      	it	cs
 8000baa:	2304      	movcs	r3, #4
 8000bac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bae:	69fb      	ldr	r3, [r7, #28]
 8000bb0:	3304      	adds	r3, #4
 8000bb2:	2b06      	cmp	r3, #6
 8000bb4:	d902      	bls.n	8000bbc <NVIC_EncodePriority+0x30>
 8000bb6:	69fb      	ldr	r3, [r7, #28]
 8000bb8:	3b03      	subs	r3, #3
 8000bba:	e000      	b.n	8000bbe <NVIC_EncodePriority+0x32>
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bc0:	f04f 32ff 	mov.w	r2, #4294967295
 8000bc4:	69bb      	ldr	r3, [r7, #24]
 8000bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000bca:	43da      	mvns	r2, r3
 8000bcc:	68bb      	ldr	r3, [r7, #8]
 8000bce:	401a      	ands	r2, r3
 8000bd0:	697b      	ldr	r3, [r7, #20]
 8000bd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bd4:	f04f 31ff 	mov.w	r1, #4294967295
 8000bd8:	697b      	ldr	r3, [r7, #20]
 8000bda:	fa01 f303 	lsl.w	r3, r1, r3
 8000bde:	43d9      	mvns	r1, r3
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000be4:	4313      	orrs	r3, r2
         );
}
 8000be6:	4618      	mov	r0, r3
 8000be8:	3724      	adds	r7, #36	@ 0x24
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr

08000bf2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bf2:	b580      	push	{r7, lr}
 8000bf4:	b082      	sub	sp, #8
 8000bf6:	af00      	add	r7, sp, #0
 8000bf8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000bfa:	6878      	ldr	r0, [r7, #4]
 8000bfc:	f7ff ff4c 	bl	8000a98 <__NVIC_SetPriorityGrouping>
}
 8000c00:	bf00      	nop
 8000c02:	3708      	adds	r7, #8
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}

08000c08 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b086      	sub	sp, #24
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	4603      	mov	r3, r0
 8000c10:	60b9      	str	r1, [r7, #8]
 8000c12:	607a      	str	r2, [r7, #4]
 8000c14:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c16:	2300      	movs	r3, #0
 8000c18:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c1a:	f7ff ff61 	bl	8000ae0 <__NVIC_GetPriorityGrouping>
 8000c1e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c20:	687a      	ldr	r2, [r7, #4]
 8000c22:	68b9      	ldr	r1, [r7, #8]
 8000c24:	6978      	ldr	r0, [r7, #20]
 8000c26:	f7ff ffb1 	bl	8000b8c <NVIC_EncodePriority>
 8000c2a:	4602      	mov	r2, r0
 8000c2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c30:	4611      	mov	r1, r2
 8000c32:	4618      	mov	r0, r3
 8000c34:	f7ff ff80 	bl	8000b38 <__NVIC_SetPriority>
}
 8000c38:	bf00      	nop
 8000c3a:	3718      	adds	r7, #24
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}

08000c40 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b082      	sub	sp, #8
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	4603      	mov	r3, r0
 8000c48:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f7ff ff54 	bl	8000afc <__NVIC_EnableIRQ>
}
 8000c54:	bf00      	nop
 8000c56:	3708      	adds	r7, #8
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}

08000c5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b089      	sub	sp, #36	@ 0x24
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
 8000c64:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000c66:	2300      	movs	r3, #0
 8000c68:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000c72:	2300      	movs	r3, #0
 8000c74:	61fb      	str	r3, [r7, #28]
 8000c76:	e165      	b.n	8000f44 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000c78:	2201      	movs	r2, #1
 8000c7a:	69fb      	ldr	r3, [r7, #28]
 8000c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c80:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c82:	683b      	ldr	r3, [r7, #0]
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	697a      	ldr	r2, [r7, #20]
 8000c88:	4013      	ands	r3, r2
 8000c8a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000c8c:	693a      	ldr	r2, [r7, #16]
 8000c8e:	697b      	ldr	r3, [r7, #20]
 8000c90:	429a      	cmp	r2, r3
 8000c92:	f040 8154 	bne.w	8000f3e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	685b      	ldr	r3, [r3, #4]
 8000c9a:	f003 0303 	and.w	r3, r3, #3
 8000c9e:	2b01      	cmp	r3, #1
 8000ca0:	d005      	beq.n	8000cae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	685b      	ldr	r3, [r3, #4]
 8000ca6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000caa:	2b02      	cmp	r3, #2
 8000cac:	d130      	bne.n	8000d10 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	689b      	ldr	r3, [r3, #8]
 8000cb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000cb4:	69fb      	ldr	r3, [r7, #28]
 8000cb6:	005b      	lsls	r3, r3, #1
 8000cb8:	2203      	movs	r2, #3
 8000cba:	fa02 f303 	lsl.w	r3, r2, r3
 8000cbe:	43db      	mvns	r3, r3
 8000cc0:	69ba      	ldr	r2, [r7, #24]
 8000cc2:	4013      	ands	r3, r2
 8000cc4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000cc6:	683b      	ldr	r3, [r7, #0]
 8000cc8:	68da      	ldr	r2, [r3, #12]
 8000cca:	69fb      	ldr	r3, [r7, #28]
 8000ccc:	005b      	lsls	r3, r3, #1
 8000cce:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd2:	69ba      	ldr	r2, [r7, #24]
 8000cd4:	4313      	orrs	r3, r2
 8000cd6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	69ba      	ldr	r2, [r7, #24]
 8000cdc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	685b      	ldr	r3, [r3, #4]
 8000ce2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	69fb      	ldr	r3, [r7, #28]
 8000ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8000cec:	43db      	mvns	r3, r3
 8000cee:	69ba      	ldr	r2, [r7, #24]
 8000cf0:	4013      	ands	r3, r2
 8000cf2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	685b      	ldr	r3, [r3, #4]
 8000cf8:	091b      	lsrs	r3, r3, #4
 8000cfa:	f003 0201 	and.w	r2, r3, #1
 8000cfe:	69fb      	ldr	r3, [r7, #28]
 8000d00:	fa02 f303 	lsl.w	r3, r2, r3
 8000d04:	69ba      	ldr	r2, [r7, #24]
 8000d06:	4313      	orrs	r3, r2
 8000d08:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	69ba      	ldr	r2, [r7, #24]
 8000d0e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d10:	683b      	ldr	r3, [r7, #0]
 8000d12:	685b      	ldr	r3, [r3, #4]
 8000d14:	f003 0303 	and.w	r3, r3, #3
 8000d18:	2b03      	cmp	r3, #3
 8000d1a:	d017      	beq.n	8000d4c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	68db      	ldr	r3, [r3, #12]
 8000d20:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000d22:	69fb      	ldr	r3, [r7, #28]
 8000d24:	005b      	lsls	r3, r3, #1
 8000d26:	2203      	movs	r2, #3
 8000d28:	fa02 f303 	lsl.w	r3, r2, r3
 8000d2c:	43db      	mvns	r3, r3
 8000d2e:	69ba      	ldr	r2, [r7, #24]
 8000d30:	4013      	ands	r3, r2
 8000d32:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d34:	683b      	ldr	r3, [r7, #0]
 8000d36:	689a      	ldr	r2, [r3, #8]
 8000d38:	69fb      	ldr	r3, [r7, #28]
 8000d3a:	005b      	lsls	r3, r3, #1
 8000d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d40:	69ba      	ldr	r2, [r7, #24]
 8000d42:	4313      	orrs	r3, r2
 8000d44:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	69ba      	ldr	r2, [r7, #24]
 8000d4a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d4c:	683b      	ldr	r3, [r7, #0]
 8000d4e:	685b      	ldr	r3, [r3, #4]
 8000d50:	f003 0303 	and.w	r3, r3, #3
 8000d54:	2b02      	cmp	r3, #2
 8000d56:	d123      	bne.n	8000da0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000d58:	69fb      	ldr	r3, [r7, #28]
 8000d5a:	08da      	lsrs	r2, r3, #3
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	3208      	adds	r2, #8
 8000d60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d64:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000d66:	69fb      	ldr	r3, [r7, #28]
 8000d68:	f003 0307 	and.w	r3, r3, #7
 8000d6c:	009b      	lsls	r3, r3, #2
 8000d6e:	220f      	movs	r2, #15
 8000d70:	fa02 f303 	lsl.w	r3, r2, r3
 8000d74:	43db      	mvns	r3, r3
 8000d76:	69ba      	ldr	r2, [r7, #24]
 8000d78:	4013      	ands	r3, r2
 8000d7a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000d7c:	683b      	ldr	r3, [r7, #0]
 8000d7e:	691a      	ldr	r2, [r3, #16]
 8000d80:	69fb      	ldr	r3, [r7, #28]
 8000d82:	f003 0307 	and.w	r3, r3, #7
 8000d86:	009b      	lsls	r3, r3, #2
 8000d88:	fa02 f303 	lsl.w	r3, r2, r3
 8000d8c:	69ba      	ldr	r2, [r7, #24]
 8000d8e:	4313      	orrs	r3, r2
 8000d90:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000d92:	69fb      	ldr	r3, [r7, #28]
 8000d94:	08da      	lsrs	r2, r3, #3
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	3208      	adds	r2, #8
 8000d9a:	69b9      	ldr	r1, [r7, #24]
 8000d9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000da6:	69fb      	ldr	r3, [r7, #28]
 8000da8:	005b      	lsls	r3, r3, #1
 8000daa:	2203      	movs	r2, #3
 8000dac:	fa02 f303 	lsl.w	r3, r2, r3
 8000db0:	43db      	mvns	r3, r3
 8000db2:	69ba      	ldr	r2, [r7, #24]
 8000db4:	4013      	ands	r3, r2
 8000db6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	f003 0203 	and.w	r2, r3, #3
 8000dc0:	69fb      	ldr	r3, [r7, #28]
 8000dc2:	005b      	lsls	r3, r3, #1
 8000dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc8:	69ba      	ldr	r2, [r7, #24]
 8000dca:	4313      	orrs	r3, r2
 8000dcc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	69ba      	ldr	r2, [r7, #24]
 8000dd2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	685b      	ldr	r3, [r3, #4]
 8000dd8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	f000 80ae 	beq.w	8000f3e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000de2:	2300      	movs	r3, #0
 8000de4:	60fb      	str	r3, [r7, #12]
 8000de6:	4b5d      	ldr	r3, [pc, #372]	@ (8000f5c <HAL_GPIO_Init+0x300>)
 8000de8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dea:	4a5c      	ldr	r2, [pc, #368]	@ (8000f5c <HAL_GPIO_Init+0x300>)
 8000dec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000df0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000df2:	4b5a      	ldr	r3, [pc, #360]	@ (8000f5c <HAL_GPIO_Init+0x300>)
 8000df4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000df6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000dfa:	60fb      	str	r3, [r7, #12]
 8000dfc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000dfe:	4a58      	ldr	r2, [pc, #352]	@ (8000f60 <HAL_GPIO_Init+0x304>)
 8000e00:	69fb      	ldr	r3, [r7, #28]
 8000e02:	089b      	lsrs	r3, r3, #2
 8000e04:	3302      	adds	r3, #2
 8000e06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000e0c:	69fb      	ldr	r3, [r7, #28]
 8000e0e:	f003 0303 	and.w	r3, r3, #3
 8000e12:	009b      	lsls	r3, r3, #2
 8000e14:	220f      	movs	r2, #15
 8000e16:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1a:	43db      	mvns	r3, r3
 8000e1c:	69ba      	ldr	r2, [r7, #24]
 8000e1e:	4013      	ands	r3, r2
 8000e20:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	4a4f      	ldr	r2, [pc, #316]	@ (8000f64 <HAL_GPIO_Init+0x308>)
 8000e26:	4293      	cmp	r3, r2
 8000e28:	d025      	beq.n	8000e76 <HAL_GPIO_Init+0x21a>
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	4a4e      	ldr	r2, [pc, #312]	@ (8000f68 <HAL_GPIO_Init+0x30c>)
 8000e2e:	4293      	cmp	r3, r2
 8000e30:	d01f      	beq.n	8000e72 <HAL_GPIO_Init+0x216>
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	4a4d      	ldr	r2, [pc, #308]	@ (8000f6c <HAL_GPIO_Init+0x310>)
 8000e36:	4293      	cmp	r3, r2
 8000e38:	d019      	beq.n	8000e6e <HAL_GPIO_Init+0x212>
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	4a4c      	ldr	r2, [pc, #304]	@ (8000f70 <HAL_GPIO_Init+0x314>)
 8000e3e:	4293      	cmp	r3, r2
 8000e40:	d013      	beq.n	8000e6a <HAL_GPIO_Init+0x20e>
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	4a4b      	ldr	r2, [pc, #300]	@ (8000f74 <HAL_GPIO_Init+0x318>)
 8000e46:	4293      	cmp	r3, r2
 8000e48:	d00d      	beq.n	8000e66 <HAL_GPIO_Init+0x20a>
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	4a4a      	ldr	r2, [pc, #296]	@ (8000f78 <HAL_GPIO_Init+0x31c>)
 8000e4e:	4293      	cmp	r3, r2
 8000e50:	d007      	beq.n	8000e62 <HAL_GPIO_Init+0x206>
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	4a49      	ldr	r2, [pc, #292]	@ (8000f7c <HAL_GPIO_Init+0x320>)
 8000e56:	4293      	cmp	r3, r2
 8000e58:	d101      	bne.n	8000e5e <HAL_GPIO_Init+0x202>
 8000e5a:	2306      	movs	r3, #6
 8000e5c:	e00c      	b.n	8000e78 <HAL_GPIO_Init+0x21c>
 8000e5e:	2307      	movs	r3, #7
 8000e60:	e00a      	b.n	8000e78 <HAL_GPIO_Init+0x21c>
 8000e62:	2305      	movs	r3, #5
 8000e64:	e008      	b.n	8000e78 <HAL_GPIO_Init+0x21c>
 8000e66:	2304      	movs	r3, #4
 8000e68:	e006      	b.n	8000e78 <HAL_GPIO_Init+0x21c>
 8000e6a:	2303      	movs	r3, #3
 8000e6c:	e004      	b.n	8000e78 <HAL_GPIO_Init+0x21c>
 8000e6e:	2302      	movs	r3, #2
 8000e70:	e002      	b.n	8000e78 <HAL_GPIO_Init+0x21c>
 8000e72:	2301      	movs	r3, #1
 8000e74:	e000      	b.n	8000e78 <HAL_GPIO_Init+0x21c>
 8000e76:	2300      	movs	r3, #0
 8000e78:	69fa      	ldr	r2, [r7, #28]
 8000e7a:	f002 0203 	and.w	r2, r2, #3
 8000e7e:	0092      	lsls	r2, r2, #2
 8000e80:	4093      	lsls	r3, r2
 8000e82:	69ba      	ldr	r2, [r7, #24]
 8000e84:	4313      	orrs	r3, r2
 8000e86:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000e88:	4935      	ldr	r1, [pc, #212]	@ (8000f60 <HAL_GPIO_Init+0x304>)
 8000e8a:	69fb      	ldr	r3, [r7, #28]
 8000e8c:	089b      	lsrs	r3, r3, #2
 8000e8e:	3302      	adds	r3, #2
 8000e90:	69ba      	ldr	r2, [r7, #24]
 8000e92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000e96:	4b3a      	ldr	r3, [pc, #232]	@ (8000f80 <HAL_GPIO_Init+0x324>)
 8000e98:	689b      	ldr	r3, [r3, #8]
 8000e9a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e9c:	693b      	ldr	r3, [r7, #16]
 8000e9e:	43db      	mvns	r3, r3
 8000ea0:	69ba      	ldr	r2, [r7, #24]
 8000ea2:	4013      	ands	r3, r2
 8000ea4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	685b      	ldr	r3, [r3, #4]
 8000eaa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d003      	beq.n	8000eba <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8000eb2:	69ba      	ldr	r2, [r7, #24]
 8000eb4:	693b      	ldr	r3, [r7, #16]
 8000eb6:	4313      	orrs	r3, r2
 8000eb8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000eba:	4a31      	ldr	r2, [pc, #196]	@ (8000f80 <HAL_GPIO_Init+0x324>)
 8000ebc:	69bb      	ldr	r3, [r7, #24]
 8000ebe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000ec0:	4b2f      	ldr	r3, [pc, #188]	@ (8000f80 <HAL_GPIO_Init+0x324>)
 8000ec2:	68db      	ldr	r3, [r3, #12]
 8000ec4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ec6:	693b      	ldr	r3, [r7, #16]
 8000ec8:	43db      	mvns	r3, r3
 8000eca:	69ba      	ldr	r2, [r7, #24]
 8000ecc:	4013      	ands	r3, r2
 8000ece:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d003      	beq.n	8000ee4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8000edc:	69ba      	ldr	r2, [r7, #24]
 8000ede:	693b      	ldr	r3, [r7, #16]
 8000ee0:	4313      	orrs	r3, r2
 8000ee2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000ee4:	4a26      	ldr	r2, [pc, #152]	@ (8000f80 <HAL_GPIO_Init+0x324>)
 8000ee6:	69bb      	ldr	r3, [r7, #24]
 8000ee8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000eea:	4b25      	ldr	r3, [pc, #148]	@ (8000f80 <HAL_GPIO_Init+0x324>)
 8000eec:	685b      	ldr	r3, [r3, #4]
 8000eee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ef0:	693b      	ldr	r3, [r7, #16]
 8000ef2:	43db      	mvns	r3, r3
 8000ef4:	69ba      	ldr	r2, [r7, #24]
 8000ef6:	4013      	ands	r3, r2
 8000ef8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	685b      	ldr	r3, [r3, #4]
 8000efe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d003      	beq.n	8000f0e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8000f06:	69ba      	ldr	r2, [r7, #24]
 8000f08:	693b      	ldr	r3, [r7, #16]
 8000f0a:	4313      	orrs	r3, r2
 8000f0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000f0e:	4a1c      	ldr	r2, [pc, #112]	@ (8000f80 <HAL_GPIO_Init+0x324>)
 8000f10:	69bb      	ldr	r3, [r7, #24]
 8000f12:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f14:	4b1a      	ldr	r3, [pc, #104]	@ (8000f80 <HAL_GPIO_Init+0x324>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f1a:	693b      	ldr	r3, [r7, #16]
 8000f1c:	43db      	mvns	r3, r3
 8000f1e:	69ba      	ldr	r2, [r7, #24]
 8000f20:	4013      	ands	r3, r2
 8000f22:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d003      	beq.n	8000f38 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8000f30:	69ba      	ldr	r2, [r7, #24]
 8000f32:	693b      	ldr	r3, [r7, #16]
 8000f34:	4313      	orrs	r3, r2
 8000f36:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000f38:	4a11      	ldr	r2, [pc, #68]	@ (8000f80 <HAL_GPIO_Init+0x324>)
 8000f3a:	69bb      	ldr	r3, [r7, #24]
 8000f3c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f3e:	69fb      	ldr	r3, [r7, #28]
 8000f40:	3301      	adds	r3, #1
 8000f42:	61fb      	str	r3, [r7, #28]
 8000f44:	69fb      	ldr	r3, [r7, #28]
 8000f46:	2b0f      	cmp	r3, #15
 8000f48:	f67f ae96 	bls.w	8000c78 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000f4c:	bf00      	nop
 8000f4e:	bf00      	nop
 8000f50:	3724      	adds	r7, #36	@ 0x24
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	40023800 	.word	0x40023800
 8000f60:	40013800 	.word	0x40013800
 8000f64:	40020000 	.word	0x40020000
 8000f68:	40020400 	.word	0x40020400
 8000f6c:	40020800 	.word	0x40020800
 8000f70:	40020c00 	.word	0x40020c00
 8000f74:	40021000 	.word	0x40021000
 8000f78:	40021400 	.word	0x40021400
 8000f7c:	40021800 	.word	0x40021800
 8000f80:	40013c00 	.word	0x40013c00

08000f84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b084      	sub	sp, #16
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
 8000f8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d101      	bne.n	8000f98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000f94:	2301      	movs	r3, #1
 8000f96:	e0cc      	b.n	8001132 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000f98:	4b68      	ldr	r3, [pc, #416]	@ (800113c <HAL_RCC_ClockConfig+0x1b8>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	f003 030f 	and.w	r3, r3, #15
 8000fa0:	683a      	ldr	r2, [r7, #0]
 8000fa2:	429a      	cmp	r2, r3
 8000fa4:	d90c      	bls.n	8000fc0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000fa6:	4b65      	ldr	r3, [pc, #404]	@ (800113c <HAL_RCC_ClockConfig+0x1b8>)
 8000fa8:	683a      	ldr	r2, [r7, #0]
 8000faa:	b2d2      	uxtb	r2, r2
 8000fac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000fae:	4b63      	ldr	r3, [pc, #396]	@ (800113c <HAL_RCC_ClockConfig+0x1b8>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	f003 030f 	and.w	r3, r3, #15
 8000fb6:	683a      	ldr	r2, [r7, #0]
 8000fb8:	429a      	cmp	r2, r3
 8000fba:	d001      	beq.n	8000fc0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	e0b8      	b.n	8001132 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	f003 0302 	and.w	r3, r3, #2
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d020      	beq.n	800100e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	f003 0304 	and.w	r3, r3, #4
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d005      	beq.n	8000fe4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000fd8:	4b59      	ldr	r3, [pc, #356]	@ (8001140 <HAL_RCC_ClockConfig+0x1bc>)
 8000fda:	689b      	ldr	r3, [r3, #8]
 8000fdc:	4a58      	ldr	r2, [pc, #352]	@ (8001140 <HAL_RCC_ClockConfig+0x1bc>)
 8000fde:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8000fe2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	f003 0308 	and.w	r3, r3, #8
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d005      	beq.n	8000ffc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000ff0:	4b53      	ldr	r3, [pc, #332]	@ (8001140 <HAL_RCC_ClockConfig+0x1bc>)
 8000ff2:	689b      	ldr	r3, [r3, #8]
 8000ff4:	4a52      	ldr	r2, [pc, #328]	@ (8001140 <HAL_RCC_ClockConfig+0x1bc>)
 8000ff6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8000ffa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000ffc:	4b50      	ldr	r3, [pc, #320]	@ (8001140 <HAL_RCC_ClockConfig+0x1bc>)
 8000ffe:	689b      	ldr	r3, [r3, #8]
 8001000:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	689b      	ldr	r3, [r3, #8]
 8001008:	494d      	ldr	r1, [pc, #308]	@ (8001140 <HAL_RCC_ClockConfig+0x1bc>)
 800100a:	4313      	orrs	r3, r2
 800100c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f003 0301 	and.w	r3, r3, #1
 8001016:	2b00      	cmp	r3, #0
 8001018:	d044      	beq.n	80010a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	2b01      	cmp	r3, #1
 8001020:	d107      	bne.n	8001032 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001022:	4b47      	ldr	r3, [pc, #284]	@ (8001140 <HAL_RCC_ClockConfig+0x1bc>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800102a:	2b00      	cmp	r3, #0
 800102c:	d119      	bne.n	8001062 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800102e:	2301      	movs	r3, #1
 8001030:	e07f      	b.n	8001132 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	685b      	ldr	r3, [r3, #4]
 8001036:	2b02      	cmp	r3, #2
 8001038:	d003      	beq.n	8001042 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800103e:	2b03      	cmp	r3, #3
 8001040:	d107      	bne.n	8001052 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001042:	4b3f      	ldr	r3, [pc, #252]	@ (8001140 <HAL_RCC_ClockConfig+0x1bc>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800104a:	2b00      	cmp	r3, #0
 800104c:	d109      	bne.n	8001062 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800104e:	2301      	movs	r3, #1
 8001050:	e06f      	b.n	8001132 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001052:	4b3b      	ldr	r3, [pc, #236]	@ (8001140 <HAL_RCC_ClockConfig+0x1bc>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	f003 0302 	and.w	r3, r3, #2
 800105a:	2b00      	cmp	r3, #0
 800105c:	d101      	bne.n	8001062 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800105e:	2301      	movs	r3, #1
 8001060:	e067      	b.n	8001132 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001062:	4b37      	ldr	r3, [pc, #220]	@ (8001140 <HAL_RCC_ClockConfig+0x1bc>)
 8001064:	689b      	ldr	r3, [r3, #8]
 8001066:	f023 0203 	bic.w	r2, r3, #3
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	685b      	ldr	r3, [r3, #4]
 800106e:	4934      	ldr	r1, [pc, #208]	@ (8001140 <HAL_RCC_ClockConfig+0x1bc>)
 8001070:	4313      	orrs	r3, r2
 8001072:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001074:	f7ff fd04 	bl	8000a80 <HAL_GetTick>
 8001078:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800107a:	e00a      	b.n	8001092 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800107c:	f7ff fd00 	bl	8000a80 <HAL_GetTick>
 8001080:	4602      	mov	r2, r0
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	1ad3      	subs	r3, r2, r3
 8001086:	f241 3288 	movw	r2, #5000	@ 0x1388
 800108a:	4293      	cmp	r3, r2
 800108c:	d901      	bls.n	8001092 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800108e:	2303      	movs	r3, #3
 8001090:	e04f      	b.n	8001132 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001092:	4b2b      	ldr	r3, [pc, #172]	@ (8001140 <HAL_RCC_ClockConfig+0x1bc>)
 8001094:	689b      	ldr	r3, [r3, #8]
 8001096:	f003 020c 	and.w	r2, r3, #12
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	009b      	lsls	r3, r3, #2
 80010a0:	429a      	cmp	r2, r3
 80010a2:	d1eb      	bne.n	800107c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80010a4:	4b25      	ldr	r3, [pc, #148]	@ (800113c <HAL_RCC_ClockConfig+0x1b8>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f003 030f 	and.w	r3, r3, #15
 80010ac:	683a      	ldr	r2, [r7, #0]
 80010ae:	429a      	cmp	r2, r3
 80010b0:	d20c      	bcs.n	80010cc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010b2:	4b22      	ldr	r3, [pc, #136]	@ (800113c <HAL_RCC_ClockConfig+0x1b8>)
 80010b4:	683a      	ldr	r2, [r7, #0]
 80010b6:	b2d2      	uxtb	r2, r2
 80010b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80010ba:	4b20      	ldr	r3, [pc, #128]	@ (800113c <HAL_RCC_ClockConfig+0x1b8>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	f003 030f 	and.w	r3, r3, #15
 80010c2:	683a      	ldr	r2, [r7, #0]
 80010c4:	429a      	cmp	r2, r3
 80010c6:	d001      	beq.n	80010cc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80010c8:	2301      	movs	r3, #1
 80010ca:	e032      	b.n	8001132 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f003 0304 	and.w	r3, r3, #4
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d008      	beq.n	80010ea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80010d8:	4b19      	ldr	r3, [pc, #100]	@ (8001140 <HAL_RCC_ClockConfig+0x1bc>)
 80010da:	689b      	ldr	r3, [r3, #8]
 80010dc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	68db      	ldr	r3, [r3, #12]
 80010e4:	4916      	ldr	r1, [pc, #88]	@ (8001140 <HAL_RCC_ClockConfig+0x1bc>)
 80010e6:	4313      	orrs	r3, r2
 80010e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f003 0308 	and.w	r3, r3, #8
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d009      	beq.n	800110a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80010f6:	4b12      	ldr	r3, [pc, #72]	@ (8001140 <HAL_RCC_ClockConfig+0x1bc>)
 80010f8:	689b      	ldr	r3, [r3, #8]
 80010fa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	691b      	ldr	r3, [r3, #16]
 8001102:	00db      	lsls	r3, r3, #3
 8001104:	490e      	ldr	r1, [pc, #56]	@ (8001140 <HAL_RCC_ClockConfig+0x1bc>)
 8001106:	4313      	orrs	r3, r2
 8001108:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800110a:	f000 f887 	bl	800121c <HAL_RCC_GetSysClockFreq>
 800110e:	4602      	mov	r2, r0
 8001110:	4b0b      	ldr	r3, [pc, #44]	@ (8001140 <HAL_RCC_ClockConfig+0x1bc>)
 8001112:	689b      	ldr	r3, [r3, #8]
 8001114:	091b      	lsrs	r3, r3, #4
 8001116:	f003 030f 	and.w	r3, r3, #15
 800111a:	490a      	ldr	r1, [pc, #40]	@ (8001144 <HAL_RCC_ClockConfig+0x1c0>)
 800111c:	5ccb      	ldrb	r3, [r1, r3]
 800111e:	fa22 f303 	lsr.w	r3, r2, r3
 8001122:	4a09      	ldr	r2, [pc, #36]	@ (8001148 <HAL_RCC_ClockConfig+0x1c4>)
 8001124:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001126:	4b09      	ldr	r3, [pc, #36]	@ (800114c <HAL_RCC_ClockConfig+0x1c8>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	4618      	mov	r0, r3
 800112c:	f7ff fb9e 	bl	800086c <HAL_InitTick>

  return HAL_OK;
 8001130:	2300      	movs	r3, #0
}
 8001132:	4618      	mov	r0, r3
 8001134:	3710      	adds	r7, #16
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	40023c00 	.word	0x40023c00
 8001140:	40023800 	.word	0x40023800
 8001144:	0800501c 	.word	0x0800501c
 8001148:	20000000 	.word	0x20000000
 800114c:	20000004 	.word	0x20000004

08001150 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001154:	4b03      	ldr	r3, [pc, #12]	@ (8001164 <HAL_RCC_GetHCLKFreq+0x14>)
 8001156:	681b      	ldr	r3, [r3, #0]
}
 8001158:	4618      	mov	r0, r3
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr
 8001162:	bf00      	nop
 8001164:	20000000 	.word	0x20000000

08001168 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800116c:	f7ff fff0 	bl	8001150 <HAL_RCC_GetHCLKFreq>
 8001170:	4602      	mov	r2, r0
 8001172:	4b05      	ldr	r3, [pc, #20]	@ (8001188 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001174:	689b      	ldr	r3, [r3, #8]
 8001176:	0a9b      	lsrs	r3, r3, #10
 8001178:	f003 0307 	and.w	r3, r3, #7
 800117c:	4903      	ldr	r1, [pc, #12]	@ (800118c <HAL_RCC_GetPCLK1Freq+0x24>)
 800117e:	5ccb      	ldrb	r3, [r1, r3]
 8001180:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001184:	4618      	mov	r0, r3
 8001186:	bd80      	pop	{r7, pc}
 8001188:	40023800 	.word	0x40023800
 800118c:	0800502c 	.word	0x0800502c

08001190 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001194:	f7ff ffdc 	bl	8001150 <HAL_RCC_GetHCLKFreq>
 8001198:	4602      	mov	r2, r0
 800119a:	4b05      	ldr	r3, [pc, #20]	@ (80011b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800119c:	689b      	ldr	r3, [r3, #8]
 800119e:	0b5b      	lsrs	r3, r3, #13
 80011a0:	f003 0307 	and.w	r3, r3, #7
 80011a4:	4903      	ldr	r1, [pc, #12]	@ (80011b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80011a6:	5ccb      	ldrb	r3, [r1, r3]
 80011a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80011ac:	4618      	mov	r0, r3
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	40023800 	.word	0x40023800
 80011b4:	0800502c 	.word	0x0800502c

080011b8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80011b8:	b480      	push	{r7}
 80011ba:	b083      	sub	sp, #12
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
 80011c0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	220f      	movs	r2, #15
 80011c6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80011c8:	4b12      	ldr	r3, [pc, #72]	@ (8001214 <HAL_RCC_GetClockConfig+0x5c>)
 80011ca:	689b      	ldr	r3, [r3, #8]
 80011cc:	f003 0203 	and.w	r2, r3, #3
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80011d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001214 <HAL_RCC_GetClockConfig+0x5c>)
 80011d6:	689b      	ldr	r3, [r3, #8]
 80011d8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80011e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001214 <HAL_RCC_GetClockConfig+0x5c>)
 80011e2:	689b      	ldr	r3, [r3, #8]
 80011e4:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80011ec:	4b09      	ldr	r3, [pc, #36]	@ (8001214 <HAL_RCC_GetClockConfig+0x5c>)
 80011ee:	689b      	ldr	r3, [r3, #8]
 80011f0:	08db      	lsrs	r3, r3, #3
 80011f2:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80011fa:	4b07      	ldr	r3, [pc, #28]	@ (8001218 <HAL_RCC_GetClockConfig+0x60>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f003 020f 	and.w	r2, r3, #15
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	601a      	str	r2, [r3, #0]
}
 8001206:	bf00      	nop
 8001208:	370c      	adds	r7, #12
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr
 8001212:	bf00      	nop
 8001214:	40023800 	.word	0x40023800
 8001218:	40023c00 	.word	0x40023c00

0800121c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800121c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001220:	b0ae      	sub	sp, #184	@ 0xb8
 8001222:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001224:	2300      	movs	r3, #0
 8001226:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800122a:	2300      	movs	r3, #0
 800122c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001230:	2300      	movs	r3, #0
 8001232:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8001236:	2300      	movs	r3, #0
 8001238:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800123c:	2300      	movs	r3, #0
 800123e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001242:	4bcb      	ldr	r3, [pc, #812]	@ (8001570 <HAL_RCC_GetSysClockFreq+0x354>)
 8001244:	689b      	ldr	r3, [r3, #8]
 8001246:	f003 030c 	and.w	r3, r3, #12
 800124a:	2b0c      	cmp	r3, #12
 800124c:	f200 8206 	bhi.w	800165c <HAL_RCC_GetSysClockFreq+0x440>
 8001250:	a201      	add	r2, pc, #4	@ (adr r2, 8001258 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001252:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001256:	bf00      	nop
 8001258:	0800128d 	.word	0x0800128d
 800125c:	0800165d 	.word	0x0800165d
 8001260:	0800165d 	.word	0x0800165d
 8001264:	0800165d 	.word	0x0800165d
 8001268:	08001295 	.word	0x08001295
 800126c:	0800165d 	.word	0x0800165d
 8001270:	0800165d 	.word	0x0800165d
 8001274:	0800165d 	.word	0x0800165d
 8001278:	0800129d 	.word	0x0800129d
 800127c:	0800165d 	.word	0x0800165d
 8001280:	0800165d 	.word	0x0800165d
 8001284:	0800165d 	.word	0x0800165d
 8001288:	0800148d 	.word	0x0800148d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800128c:	4bb9      	ldr	r3, [pc, #740]	@ (8001574 <HAL_RCC_GetSysClockFreq+0x358>)
 800128e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001292:	e1e7      	b.n	8001664 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001294:	4bb8      	ldr	r3, [pc, #736]	@ (8001578 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001296:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800129a:	e1e3      	b.n	8001664 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800129c:	4bb4      	ldr	r3, [pc, #720]	@ (8001570 <HAL_RCC_GetSysClockFreq+0x354>)
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80012a4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80012a8:	4bb1      	ldr	r3, [pc, #708]	@ (8001570 <HAL_RCC_GetSysClockFreq+0x354>)
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d071      	beq.n	8001398 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80012b4:	4bae      	ldr	r3, [pc, #696]	@ (8001570 <HAL_RCC_GetSysClockFreq+0x354>)
 80012b6:	685b      	ldr	r3, [r3, #4]
 80012b8:	099b      	lsrs	r3, r3, #6
 80012ba:	2200      	movs	r2, #0
 80012bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80012c0:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80012c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80012c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80012cc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80012d0:	2300      	movs	r3, #0
 80012d2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80012d6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80012da:	4622      	mov	r2, r4
 80012dc:	462b      	mov	r3, r5
 80012de:	f04f 0000 	mov.w	r0, #0
 80012e2:	f04f 0100 	mov.w	r1, #0
 80012e6:	0159      	lsls	r1, r3, #5
 80012e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80012ec:	0150      	lsls	r0, r2, #5
 80012ee:	4602      	mov	r2, r0
 80012f0:	460b      	mov	r3, r1
 80012f2:	4621      	mov	r1, r4
 80012f4:	1a51      	subs	r1, r2, r1
 80012f6:	6439      	str	r1, [r7, #64]	@ 0x40
 80012f8:	4629      	mov	r1, r5
 80012fa:	eb63 0301 	sbc.w	r3, r3, r1
 80012fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8001300:	f04f 0200 	mov.w	r2, #0
 8001304:	f04f 0300 	mov.w	r3, #0
 8001308:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 800130c:	4649      	mov	r1, r9
 800130e:	018b      	lsls	r3, r1, #6
 8001310:	4641      	mov	r1, r8
 8001312:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001316:	4641      	mov	r1, r8
 8001318:	018a      	lsls	r2, r1, #6
 800131a:	4641      	mov	r1, r8
 800131c:	1a51      	subs	r1, r2, r1
 800131e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001320:	4649      	mov	r1, r9
 8001322:	eb63 0301 	sbc.w	r3, r3, r1
 8001326:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001328:	f04f 0200 	mov.w	r2, #0
 800132c:	f04f 0300 	mov.w	r3, #0
 8001330:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001334:	4649      	mov	r1, r9
 8001336:	00cb      	lsls	r3, r1, #3
 8001338:	4641      	mov	r1, r8
 800133a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800133e:	4641      	mov	r1, r8
 8001340:	00ca      	lsls	r2, r1, #3
 8001342:	4610      	mov	r0, r2
 8001344:	4619      	mov	r1, r3
 8001346:	4603      	mov	r3, r0
 8001348:	4622      	mov	r2, r4
 800134a:	189b      	adds	r3, r3, r2
 800134c:	633b      	str	r3, [r7, #48]	@ 0x30
 800134e:	462b      	mov	r3, r5
 8001350:	460a      	mov	r2, r1
 8001352:	eb42 0303 	adc.w	r3, r2, r3
 8001356:	637b      	str	r3, [r7, #52]	@ 0x34
 8001358:	f04f 0200 	mov.w	r2, #0
 800135c:	f04f 0300 	mov.w	r3, #0
 8001360:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001364:	4629      	mov	r1, r5
 8001366:	024b      	lsls	r3, r1, #9
 8001368:	4621      	mov	r1, r4
 800136a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800136e:	4621      	mov	r1, r4
 8001370:	024a      	lsls	r2, r1, #9
 8001372:	4610      	mov	r0, r2
 8001374:	4619      	mov	r1, r3
 8001376:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800137a:	2200      	movs	r2, #0
 800137c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001380:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001384:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001388:	f7fe ff42 	bl	8000210 <__aeabi_uldivmod>
 800138c:	4602      	mov	r2, r0
 800138e:	460b      	mov	r3, r1
 8001390:	4613      	mov	r3, r2
 8001392:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001396:	e067      	b.n	8001468 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001398:	4b75      	ldr	r3, [pc, #468]	@ (8001570 <HAL_RCC_GetSysClockFreq+0x354>)
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	099b      	lsrs	r3, r3, #6
 800139e:	2200      	movs	r2, #0
 80013a0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80013a4:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80013a8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80013ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80013b0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80013b2:	2300      	movs	r3, #0
 80013b4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80013b6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80013ba:	4622      	mov	r2, r4
 80013bc:	462b      	mov	r3, r5
 80013be:	f04f 0000 	mov.w	r0, #0
 80013c2:	f04f 0100 	mov.w	r1, #0
 80013c6:	0159      	lsls	r1, r3, #5
 80013c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80013cc:	0150      	lsls	r0, r2, #5
 80013ce:	4602      	mov	r2, r0
 80013d0:	460b      	mov	r3, r1
 80013d2:	4621      	mov	r1, r4
 80013d4:	1a51      	subs	r1, r2, r1
 80013d6:	62b9      	str	r1, [r7, #40]	@ 0x28
 80013d8:	4629      	mov	r1, r5
 80013da:	eb63 0301 	sbc.w	r3, r3, r1
 80013de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80013e0:	f04f 0200 	mov.w	r2, #0
 80013e4:	f04f 0300 	mov.w	r3, #0
 80013e8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80013ec:	4649      	mov	r1, r9
 80013ee:	018b      	lsls	r3, r1, #6
 80013f0:	4641      	mov	r1, r8
 80013f2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80013f6:	4641      	mov	r1, r8
 80013f8:	018a      	lsls	r2, r1, #6
 80013fa:	4641      	mov	r1, r8
 80013fc:	ebb2 0a01 	subs.w	sl, r2, r1
 8001400:	4649      	mov	r1, r9
 8001402:	eb63 0b01 	sbc.w	fp, r3, r1
 8001406:	f04f 0200 	mov.w	r2, #0
 800140a:	f04f 0300 	mov.w	r3, #0
 800140e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001412:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001416:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800141a:	4692      	mov	sl, r2
 800141c:	469b      	mov	fp, r3
 800141e:	4623      	mov	r3, r4
 8001420:	eb1a 0303 	adds.w	r3, sl, r3
 8001424:	623b      	str	r3, [r7, #32]
 8001426:	462b      	mov	r3, r5
 8001428:	eb4b 0303 	adc.w	r3, fp, r3
 800142c:	627b      	str	r3, [r7, #36]	@ 0x24
 800142e:	f04f 0200 	mov.w	r2, #0
 8001432:	f04f 0300 	mov.w	r3, #0
 8001436:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800143a:	4629      	mov	r1, r5
 800143c:	028b      	lsls	r3, r1, #10
 800143e:	4621      	mov	r1, r4
 8001440:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001444:	4621      	mov	r1, r4
 8001446:	028a      	lsls	r2, r1, #10
 8001448:	4610      	mov	r0, r2
 800144a:	4619      	mov	r1, r3
 800144c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001450:	2200      	movs	r2, #0
 8001452:	673b      	str	r3, [r7, #112]	@ 0x70
 8001454:	677a      	str	r2, [r7, #116]	@ 0x74
 8001456:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800145a:	f7fe fed9 	bl	8000210 <__aeabi_uldivmod>
 800145e:	4602      	mov	r2, r0
 8001460:	460b      	mov	r3, r1
 8001462:	4613      	mov	r3, r2
 8001464:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001468:	4b41      	ldr	r3, [pc, #260]	@ (8001570 <HAL_RCC_GetSysClockFreq+0x354>)
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	0c1b      	lsrs	r3, r3, #16
 800146e:	f003 0303 	and.w	r3, r3, #3
 8001472:	3301      	adds	r3, #1
 8001474:	005b      	lsls	r3, r3, #1
 8001476:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800147a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800147e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001482:	fbb2 f3f3 	udiv	r3, r2, r3
 8001486:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800148a:	e0eb      	b.n	8001664 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800148c:	4b38      	ldr	r3, [pc, #224]	@ (8001570 <HAL_RCC_GetSysClockFreq+0x354>)
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001494:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001498:	4b35      	ldr	r3, [pc, #212]	@ (8001570 <HAL_RCC_GetSysClockFreq+0x354>)
 800149a:	685b      	ldr	r3, [r3, #4]
 800149c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d06b      	beq.n	800157c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80014a4:	4b32      	ldr	r3, [pc, #200]	@ (8001570 <HAL_RCC_GetSysClockFreq+0x354>)
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	099b      	lsrs	r3, r3, #6
 80014aa:	2200      	movs	r2, #0
 80014ac:	66bb      	str	r3, [r7, #104]	@ 0x68
 80014ae:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80014b0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80014b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80014b6:	663b      	str	r3, [r7, #96]	@ 0x60
 80014b8:	2300      	movs	r3, #0
 80014ba:	667b      	str	r3, [r7, #100]	@ 0x64
 80014bc:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80014c0:	4622      	mov	r2, r4
 80014c2:	462b      	mov	r3, r5
 80014c4:	f04f 0000 	mov.w	r0, #0
 80014c8:	f04f 0100 	mov.w	r1, #0
 80014cc:	0159      	lsls	r1, r3, #5
 80014ce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80014d2:	0150      	lsls	r0, r2, #5
 80014d4:	4602      	mov	r2, r0
 80014d6:	460b      	mov	r3, r1
 80014d8:	4621      	mov	r1, r4
 80014da:	1a51      	subs	r1, r2, r1
 80014dc:	61b9      	str	r1, [r7, #24]
 80014de:	4629      	mov	r1, r5
 80014e0:	eb63 0301 	sbc.w	r3, r3, r1
 80014e4:	61fb      	str	r3, [r7, #28]
 80014e6:	f04f 0200 	mov.w	r2, #0
 80014ea:	f04f 0300 	mov.w	r3, #0
 80014ee:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80014f2:	4659      	mov	r1, fp
 80014f4:	018b      	lsls	r3, r1, #6
 80014f6:	4651      	mov	r1, sl
 80014f8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80014fc:	4651      	mov	r1, sl
 80014fe:	018a      	lsls	r2, r1, #6
 8001500:	4651      	mov	r1, sl
 8001502:	ebb2 0801 	subs.w	r8, r2, r1
 8001506:	4659      	mov	r1, fp
 8001508:	eb63 0901 	sbc.w	r9, r3, r1
 800150c:	f04f 0200 	mov.w	r2, #0
 8001510:	f04f 0300 	mov.w	r3, #0
 8001514:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001518:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800151c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001520:	4690      	mov	r8, r2
 8001522:	4699      	mov	r9, r3
 8001524:	4623      	mov	r3, r4
 8001526:	eb18 0303 	adds.w	r3, r8, r3
 800152a:	613b      	str	r3, [r7, #16]
 800152c:	462b      	mov	r3, r5
 800152e:	eb49 0303 	adc.w	r3, r9, r3
 8001532:	617b      	str	r3, [r7, #20]
 8001534:	f04f 0200 	mov.w	r2, #0
 8001538:	f04f 0300 	mov.w	r3, #0
 800153c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001540:	4629      	mov	r1, r5
 8001542:	024b      	lsls	r3, r1, #9
 8001544:	4621      	mov	r1, r4
 8001546:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800154a:	4621      	mov	r1, r4
 800154c:	024a      	lsls	r2, r1, #9
 800154e:	4610      	mov	r0, r2
 8001550:	4619      	mov	r1, r3
 8001552:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001556:	2200      	movs	r2, #0
 8001558:	65bb      	str	r3, [r7, #88]	@ 0x58
 800155a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800155c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001560:	f7fe fe56 	bl	8000210 <__aeabi_uldivmod>
 8001564:	4602      	mov	r2, r0
 8001566:	460b      	mov	r3, r1
 8001568:	4613      	mov	r3, r2
 800156a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800156e:	e065      	b.n	800163c <HAL_RCC_GetSysClockFreq+0x420>
 8001570:	40023800 	.word	0x40023800
 8001574:	00f42400 	.word	0x00f42400
 8001578:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800157c:	4b3d      	ldr	r3, [pc, #244]	@ (8001674 <HAL_RCC_GetSysClockFreq+0x458>)
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	099b      	lsrs	r3, r3, #6
 8001582:	2200      	movs	r2, #0
 8001584:	4618      	mov	r0, r3
 8001586:	4611      	mov	r1, r2
 8001588:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800158c:	653b      	str	r3, [r7, #80]	@ 0x50
 800158e:	2300      	movs	r3, #0
 8001590:	657b      	str	r3, [r7, #84]	@ 0x54
 8001592:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001596:	4642      	mov	r2, r8
 8001598:	464b      	mov	r3, r9
 800159a:	f04f 0000 	mov.w	r0, #0
 800159e:	f04f 0100 	mov.w	r1, #0
 80015a2:	0159      	lsls	r1, r3, #5
 80015a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80015a8:	0150      	lsls	r0, r2, #5
 80015aa:	4602      	mov	r2, r0
 80015ac:	460b      	mov	r3, r1
 80015ae:	4641      	mov	r1, r8
 80015b0:	1a51      	subs	r1, r2, r1
 80015b2:	60b9      	str	r1, [r7, #8]
 80015b4:	4649      	mov	r1, r9
 80015b6:	eb63 0301 	sbc.w	r3, r3, r1
 80015ba:	60fb      	str	r3, [r7, #12]
 80015bc:	f04f 0200 	mov.w	r2, #0
 80015c0:	f04f 0300 	mov.w	r3, #0
 80015c4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80015c8:	4659      	mov	r1, fp
 80015ca:	018b      	lsls	r3, r1, #6
 80015cc:	4651      	mov	r1, sl
 80015ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80015d2:	4651      	mov	r1, sl
 80015d4:	018a      	lsls	r2, r1, #6
 80015d6:	4651      	mov	r1, sl
 80015d8:	1a54      	subs	r4, r2, r1
 80015da:	4659      	mov	r1, fp
 80015dc:	eb63 0501 	sbc.w	r5, r3, r1
 80015e0:	f04f 0200 	mov.w	r2, #0
 80015e4:	f04f 0300 	mov.w	r3, #0
 80015e8:	00eb      	lsls	r3, r5, #3
 80015ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80015ee:	00e2      	lsls	r2, r4, #3
 80015f0:	4614      	mov	r4, r2
 80015f2:	461d      	mov	r5, r3
 80015f4:	4643      	mov	r3, r8
 80015f6:	18e3      	adds	r3, r4, r3
 80015f8:	603b      	str	r3, [r7, #0]
 80015fa:	464b      	mov	r3, r9
 80015fc:	eb45 0303 	adc.w	r3, r5, r3
 8001600:	607b      	str	r3, [r7, #4]
 8001602:	f04f 0200 	mov.w	r2, #0
 8001606:	f04f 0300 	mov.w	r3, #0
 800160a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800160e:	4629      	mov	r1, r5
 8001610:	028b      	lsls	r3, r1, #10
 8001612:	4621      	mov	r1, r4
 8001614:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001618:	4621      	mov	r1, r4
 800161a:	028a      	lsls	r2, r1, #10
 800161c:	4610      	mov	r0, r2
 800161e:	4619      	mov	r1, r3
 8001620:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001624:	2200      	movs	r2, #0
 8001626:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001628:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800162a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800162e:	f7fe fdef 	bl	8000210 <__aeabi_uldivmod>
 8001632:	4602      	mov	r2, r0
 8001634:	460b      	mov	r3, r1
 8001636:	4613      	mov	r3, r2
 8001638:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800163c:	4b0d      	ldr	r3, [pc, #52]	@ (8001674 <HAL_RCC_GetSysClockFreq+0x458>)
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	0f1b      	lsrs	r3, r3, #28
 8001642:	f003 0307 	and.w	r3, r3, #7
 8001646:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800164a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800164e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001652:	fbb2 f3f3 	udiv	r3, r2, r3
 8001656:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800165a:	e003      	b.n	8001664 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800165c:	4b06      	ldr	r3, [pc, #24]	@ (8001678 <HAL_RCC_GetSysClockFreq+0x45c>)
 800165e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001662:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001664:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8001668:	4618      	mov	r0, r3
 800166a:	37b8      	adds	r7, #184	@ 0xb8
 800166c:	46bd      	mov	sp, r7
 800166e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001672:	bf00      	nop
 8001674:	40023800 	.word	0x40023800
 8001678:	00f42400 	.word	0x00f42400

0800167c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b086      	sub	sp, #24
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d101      	bne.n	800168e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800168a:	2301      	movs	r3, #1
 800168c:	e28d      	b.n	8001baa <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f003 0301 	and.w	r3, r3, #1
 8001696:	2b00      	cmp	r3, #0
 8001698:	f000 8083 	beq.w	80017a2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800169c:	4b94      	ldr	r3, [pc, #592]	@ (80018f0 <HAL_RCC_OscConfig+0x274>)
 800169e:	689b      	ldr	r3, [r3, #8]
 80016a0:	f003 030c 	and.w	r3, r3, #12
 80016a4:	2b04      	cmp	r3, #4
 80016a6:	d019      	beq.n	80016dc <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80016a8:	4b91      	ldr	r3, [pc, #580]	@ (80018f0 <HAL_RCC_OscConfig+0x274>)
 80016aa:	689b      	ldr	r3, [r3, #8]
 80016ac:	f003 030c 	and.w	r3, r3, #12
        || \
 80016b0:	2b08      	cmp	r3, #8
 80016b2:	d106      	bne.n	80016c2 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80016b4:	4b8e      	ldr	r3, [pc, #568]	@ (80018f0 <HAL_RCC_OscConfig+0x274>)
 80016b6:	685b      	ldr	r3, [r3, #4]
 80016b8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80016bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80016c0:	d00c      	beq.n	80016dc <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80016c2:	4b8b      	ldr	r3, [pc, #556]	@ (80018f0 <HAL_RCC_OscConfig+0x274>)
 80016c4:	689b      	ldr	r3, [r3, #8]
 80016c6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80016ca:	2b0c      	cmp	r3, #12
 80016cc:	d112      	bne.n	80016f4 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80016ce:	4b88      	ldr	r3, [pc, #544]	@ (80018f0 <HAL_RCC_OscConfig+0x274>)
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80016d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80016da:	d10b      	bne.n	80016f4 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016dc:	4b84      	ldr	r3, [pc, #528]	@ (80018f0 <HAL_RCC_OscConfig+0x274>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d05b      	beq.n	80017a0 <HAL_RCC_OscConfig+0x124>
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d157      	bne.n	80017a0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80016f0:	2301      	movs	r3, #1
 80016f2:	e25a      	b.n	8001baa <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	685b      	ldr	r3, [r3, #4]
 80016f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80016fc:	d106      	bne.n	800170c <HAL_RCC_OscConfig+0x90>
 80016fe:	4b7c      	ldr	r3, [pc, #496]	@ (80018f0 <HAL_RCC_OscConfig+0x274>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	4a7b      	ldr	r2, [pc, #492]	@ (80018f0 <HAL_RCC_OscConfig+0x274>)
 8001704:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001708:	6013      	str	r3, [r2, #0]
 800170a:	e01d      	b.n	8001748 <HAL_RCC_OscConfig+0xcc>
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001714:	d10c      	bne.n	8001730 <HAL_RCC_OscConfig+0xb4>
 8001716:	4b76      	ldr	r3, [pc, #472]	@ (80018f0 <HAL_RCC_OscConfig+0x274>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4a75      	ldr	r2, [pc, #468]	@ (80018f0 <HAL_RCC_OscConfig+0x274>)
 800171c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001720:	6013      	str	r3, [r2, #0]
 8001722:	4b73      	ldr	r3, [pc, #460]	@ (80018f0 <HAL_RCC_OscConfig+0x274>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	4a72      	ldr	r2, [pc, #456]	@ (80018f0 <HAL_RCC_OscConfig+0x274>)
 8001728:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800172c:	6013      	str	r3, [r2, #0]
 800172e:	e00b      	b.n	8001748 <HAL_RCC_OscConfig+0xcc>
 8001730:	4b6f      	ldr	r3, [pc, #444]	@ (80018f0 <HAL_RCC_OscConfig+0x274>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a6e      	ldr	r2, [pc, #440]	@ (80018f0 <HAL_RCC_OscConfig+0x274>)
 8001736:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800173a:	6013      	str	r3, [r2, #0]
 800173c:	4b6c      	ldr	r3, [pc, #432]	@ (80018f0 <HAL_RCC_OscConfig+0x274>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a6b      	ldr	r2, [pc, #428]	@ (80018f0 <HAL_RCC_OscConfig+0x274>)
 8001742:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001746:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d013      	beq.n	8001778 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001750:	f7ff f996 	bl	8000a80 <HAL_GetTick>
 8001754:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001756:	e008      	b.n	800176a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001758:	f7ff f992 	bl	8000a80 <HAL_GetTick>
 800175c:	4602      	mov	r2, r0
 800175e:	693b      	ldr	r3, [r7, #16]
 8001760:	1ad3      	subs	r3, r2, r3
 8001762:	2b64      	cmp	r3, #100	@ 0x64
 8001764:	d901      	bls.n	800176a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001766:	2303      	movs	r3, #3
 8001768:	e21f      	b.n	8001baa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800176a:	4b61      	ldr	r3, [pc, #388]	@ (80018f0 <HAL_RCC_OscConfig+0x274>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001772:	2b00      	cmp	r3, #0
 8001774:	d0f0      	beq.n	8001758 <HAL_RCC_OscConfig+0xdc>
 8001776:	e014      	b.n	80017a2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001778:	f7ff f982 	bl	8000a80 <HAL_GetTick>
 800177c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800177e:	e008      	b.n	8001792 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001780:	f7ff f97e 	bl	8000a80 <HAL_GetTick>
 8001784:	4602      	mov	r2, r0
 8001786:	693b      	ldr	r3, [r7, #16]
 8001788:	1ad3      	subs	r3, r2, r3
 800178a:	2b64      	cmp	r3, #100	@ 0x64
 800178c:	d901      	bls.n	8001792 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800178e:	2303      	movs	r3, #3
 8001790:	e20b      	b.n	8001baa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001792:	4b57      	ldr	r3, [pc, #348]	@ (80018f0 <HAL_RCC_OscConfig+0x274>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800179a:	2b00      	cmp	r3, #0
 800179c:	d1f0      	bne.n	8001780 <HAL_RCC_OscConfig+0x104>
 800179e:	e000      	b.n	80017a2 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f003 0302 	and.w	r3, r3, #2
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d06f      	beq.n	800188e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80017ae:	4b50      	ldr	r3, [pc, #320]	@ (80018f0 <HAL_RCC_OscConfig+0x274>)
 80017b0:	689b      	ldr	r3, [r3, #8]
 80017b2:	f003 030c 	and.w	r3, r3, #12
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d017      	beq.n	80017ea <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80017ba:	4b4d      	ldr	r3, [pc, #308]	@ (80018f0 <HAL_RCC_OscConfig+0x274>)
 80017bc:	689b      	ldr	r3, [r3, #8]
 80017be:	f003 030c 	and.w	r3, r3, #12
        || \
 80017c2:	2b08      	cmp	r3, #8
 80017c4:	d105      	bne.n	80017d2 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80017c6:	4b4a      	ldr	r3, [pc, #296]	@ (80018f0 <HAL_RCC_OscConfig+0x274>)
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d00b      	beq.n	80017ea <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80017d2:	4b47      	ldr	r3, [pc, #284]	@ (80018f0 <HAL_RCC_OscConfig+0x274>)
 80017d4:	689b      	ldr	r3, [r3, #8]
 80017d6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80017da:	2b0c      	cmp	r3, #12
 80017dc:	d11c      	bne.n	8001818 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80017de:	4b44      	ldr	r3, [pc, #272]	@ (80018f0 <HAL_RCC_OscConfig+0x274>)
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d116      	bne.n	8001818 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017ea:	4b41      	ldr	r3, [pc, #260]	@ (80018f0 <HAL_RCC_OscConfig+0x274>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f003 0302 	and.w	r3, r3, #2
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d005      	beq.n	8001802 <HAL_RCC_OscConfig+0x186>
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	68db      	ldr	r3, [r3, #12]
 80017fa:	2b01      	cmp	r3, #1
 80017fc:	d001      	beq.n	8001802 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80017fe:	2301      	movs	r3, #1
 8001800:	e1d3      	b.n	8001baa <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001802:	4b3b      	ldr	r3, [pc, #236]	@ (80018f0 <HAL_RCC_OscConfig+0x274>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	691b      	ldr	r3, [r3, #16]
 800180e:	00db      	lsls	r3, r3, #3
 8001810:	4937      	ldr	r1, [pc, #220]	@ (80018f0 <HAL_RCC_OscConfig+0x274>)
 8001812:	4313      	orrs	r3, r2
 8001814:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001816:	e03a      	b.n	800188e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	68db      	ldr	r3, [r3, #12]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d020      	beq.n	8001862 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001820:	4b34      	ldr	r3, [pc, #208]	@ (80018f4 <HAL_RCC_OscConfig+0x278>)
 8001822:	2201      	movs	r2, #1
 8001824:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001826:	f7ff f92b 	bl	8000a80 <HAL_GetTick>
 800182a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800182c:	e008      	b.n	8001840 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800182e:	f7ff f927 	bl	8000a80 <HAL_GetTick>
 8001832:	4602      	mov	r2, r0
 8001834:	693b      	ldr	r3, [r7, #16]
 8001836:	1ad3      	subs	r3, r2, r3
 8001838:	2b02      	cmp	r3, #2
 800183a:	d901      	bls.n	8001840 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800183c:	2303      	movs	r3, #3
 800183e:	e1b4      	b.n	8001baa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001840:	4b2b      	ldr	r3, [pc, #172]	@ (80018f0 <HAL_RCC_OscConfig+0x274>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f003 0302 	and.w	r3, r3, #2
 8001848:	2b00      	cmp	r3, #0
 800184a:	d0f0      	beq.n	800182e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800184c:	4b28      	ldr	r3, [pc, #160]	@ (80018f0 <HAL_RCC_OscConfig+0x274>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	691b      	ldr	r3, [r3, #16]
 8001858:	00db      	lsls	r3, r3, #3
 800185a:	4925      	ldr	r1, [pc, #148]	@ (80018f0 <HAL_RCC_OscConfig+0x274>)
 800185c:	4313      	orrs	r3, r2
 800185e:	600b      	str	r3, [r1, #0]
 8001860:	e015      	b.n	800188e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001862:	4b24      	ldr	r3, [pc, #144]	@ (80018f4 <HAL_RCC_OscConfig+0x278>)
 8001864:	2200      	movs	r2, #0
 8001866:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001868:	f7ff f90a 	bl	8000a80 <HAL_GetTick>
 800186c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800186e:	e008      	b.n	8001882 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001870:	f7ff f906 	bl	8000a80 <HAL_GetTick>
 8001874:	4602      	mov	r2, r0
 8001876:	693b      	ldr	r3, [r7, #16]
 8001878:	1ad3      	subs	r3, r2, r3
 800187a:	2b02      	cmp	r3, #2
 800187c:	d901      	bls.n	8001882 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800187e:	2303      	movs	r3, #3
 8001880:	e193      	b.n	8001baa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001882:	4b1b      	ldr	r3, [pc, #108]	@ (80018f0 <HAL_RCC_OscConfig+0x274>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f003 0302 	and.w	r3, r3, #2
 800188a:	2b00      	cmp	r3, #0
 800188c:	d1f0      	bne.n	8001870 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f003 0308 	and.w	r3, r3, #8
 8001896:	2b00      	cmp	r3, #0
 8001898:	d036      	beq.n	8001908 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	695b      	ldr	r3, [r3, #20]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d016      	beq.n	80018d0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80018a2:	4b15      	ldr	r3, [pc, #84]	@ (80018f8 <HAL_RCC_OscConfig+0x27c>)
 80018a4:	2201      	movs	r2, #1
 80018a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018a8:	f7ff f8ea 	bl	8000a80 <HAL_GetTick>
 80018ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018ae:	e008      	b.n	80018c2 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018b0:	f7ff f8e6 	bl	8000a80 <HAL_GetTick>
 80018b4:	4602      	mov	r2, r0
 80018b6:	693b      	ldr	r3, [r7, #16]
 80018b8:	1ad3      	subs	r3, r2, r3
 80018ba:	2b02      	cmp	r3, #2
 80018bc:	d901      	bls.n	80018c2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80018be:	2303      	movs	r3, #3
 80018c0:	e173      	b.n	8001baa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018c2:	4b0b      	ldr	r3, [pc, #44]	@ (80018f0 <HAL_RCC_OscConfig+0x274>)
 80018c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80018c6:	f003 0302 	and.w	r3, r3, #2
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d0f0      	beq.n	80018b0 <HAL_RCC_OscConfig+0x234>
 80018ce:	e01b      	b.n	8001908 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018d0:	4b09      	ldr	r3, [pc, #36]	@ (80018f8 <HAL_RCC_OscConfig+0x27c>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018d6:	f7ff f8d3 	bl	8000a80 <HAL_GetTick>
 80018da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018dc:	e00e      	b.n	80018fc <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018de:	f7ff f8cf 	bl	8000a80 <HAL_GetTick>
 80018e2:	4602      	mov	r2, r0
 80018e4:	693b      	ldr	r3, [r7, #16]
 80018e6:	1ad3      	subs	r3, r2, r3
 80018e8:	2b02      	cmp	r3, #2
 80018ea:	d907      	bls.n	80018fc <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80018ec:	2303      	movs	r3, #3
 80018ee:	e15c      	b.n	8001baa <HAL_RCC_OscConfig+0x52e>
 80018f0:	40023800 	.word	0x40023800
 80018f4:	42470000 	.word	0x42470000
 80018f8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018fc:	4b8a      	ldr	r3, [pc, #552]	@ (8001b28 <HAL_RCC_OscConfig+0x4ac>)
 80018fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001900:	f003 0302 	and.w	r3, r3, #2
 8001904:	2b00      	cmp	r3, #0
 8001906:	d1ea      	bne.n	80018de <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f003 0304 	and.w	r3, r3, #4
 8001910:	2b00      	cmp	r3, #0
 8001912:	f000 8097 	beq.w	8001a44 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001916:	2300      	movs	r3, #0
 8001918:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800191a:	4b83      	ldr	r3, [pc, #524]	@ (8001b28 <HAL_RCC_OscConfig+0x4ac>)
 800191c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800191e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001922:	2b00      	cmp	r3, #0
 8001924:	d10f      	bne.n	8001946 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001926:	2300      	movs	r3, #0
 8001928:	60bb      	str	r3, [r7, #8]
 800192a:	4b7f      	ldr	r3, [pc, #508]	@ (8001b28 <HAL_RCC_OscConfig+0x4ac>)
 800192c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800192e:	4a7e      	ldr	r2, [pc, #504]	@ (8001b28 <HAL_RCC_OscConfig+0x4ac>)
 8001930:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001934:	6413      	str	r3, [r2, #64]	@ 0x40
 8001936:	4b7c      	ldr	r3, [pc, #496]	@ (8001b28 <HAL_RCC_OscConfig+0x4ac>)
 8001938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800193a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800193e:	60bb      	str	r3, [r7, #8]
 8001940:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001942:	2301      	movs	r3, #1
 8001944:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001946:	4b79      	ldr	r3, [pc, #484]	@ (8001b2c <HAL_RCC_OscConfig+0x4b0>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800194e:	2b00      	cmp	r3, #0
 8001950:	d118      	bne.n	8001984 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001952:	4b76      	ldr	r3, [pc, #472]	@ (8001b2c <HAL_RCC_OscConfig+0x4b0>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4a75      	ldr	r2, [pc, #468]	@ (8001b2c <HAL_RCC_OscConfig+0x4b0>)
 8001958:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800195c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800195e:	f7ff f88f 	bl	8000a80 <HAL_GetTick>
 8001962:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001964:	e008      	b.n	8001978 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001966:	f7ff f88b 	bl	8000a80 <HAL_GetTick>
 800196a:	4602      	mov	r2, r0
 800196c:	693b      	ldr	r3, [r7, #16]
 800196e:	1ad3      	subs	r3, r2, r3
 8001970:	2b02      	cmp	r3, #2
 8001972:	d901      	bls.n	8001978 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001974:	2303      	movs	r3, #3
 8001976:	e118      	b.n	8001baa <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001978:	4b6c      	ldr	r3, [pc, #432]	@ (8001b2c <HAL_RCC_OscConfig+0x4b0>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001980:	2b00      	cmp	r3, #0
 8001982:	d0f0      	beq.n	8001966 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	689b      	ldr	r3, [r3, #8]
 8001988:	2b01      	cmp	r3, #1
 800198a:	d106      	bne.n	800199a <HAL_RCC_OscConfig+0x31e>
 800198c:	4b66      	ldr	r3, [pc, #408]	@ (8001b28 <HAL_RCC_OscConfig+0x4ac>)
 800198e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001990:	4a65      	ldr	r2, [pc, #404]	@ (8001b28 <HAL_RCC_OscConfig+0x4ac>)
 8001992:	f043 0301 	orr.w	r3, r3, #1
 8001996:	6713      	str	r3, [r2, #112]	@ 0x70
 8001998:	e01c      	b.n	80019d4 <HAL_RCC_OscConfig+0x358>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	689b      	ldr	r3, [r3, #8]
 800199e:	2b05      	cmp	r3, #5
 80019a0:	d10c      	bne.n	80019bc <HAL_RCC_OscConfig+0x340>
 80019a2:	4b61      	ldr	r3, [pc, #388]	@ (8001b28 <HAL_RCC_OscConfig+0x4ac>)
 80019a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019a6:	4a60      	ldr	r2, [pc, #384]	@ (8001b28 <HAL_RCC_OscConfig+0x4ac>)
 80019a8:	f043 0304 	orr.w	r3, r3, #4
 80019ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80019ae:	4b5e      	ldr	r3, [pc, #376]	@ (8001b28 <HAL_RCC_OscConfig+0x4ac>)
 80019b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019b2:	4a5d      	ldr	r2, [pc, #372]	@ (8001b28 <HAL_RCC_OscConfig+0x4ac>)
 80019b4:	f043 0301 	orr.w	r3, r3, #1
 80019b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80019ba:	e00b      	b.n	80019d4 <HAL_RCC_OscConfig+0x358>
 80019bc:	4b5a      	ldr	r3, [pc, #360]	@ (8001b28 <HAL_RCC_OscConfig+0x4ac>)
 80019be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019c0:	4a59      	ldr	r2, [pc, #356]	@ (8001b28 <HAL_RCC_OscConfig+0x4ac>)
 80019c2:	f023 0301 	bic.w	r3, r3, #1
 80019c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80019c8:	4b57      	ldr	r3, [pc, #348]	@ (8001b28 <HAL_RCC_OscConfig+0x4ac>)
 80019ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019cc:	4a56      	ldr	r2, [pc, #344]	@ (8001b28 <HAL_RCC_OscConfig+0x4ac>)
 80019ce:	f023 0304 	bic.w	r3, r3, #4
 80019d2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	689b      	ldr	r3, [r3, #8]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d015      	beq.n	8001a08 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019dc:	f7ff f850 	bl	8000a80 <HAL_GetTick>
 80019e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019e2:	e00a      	b.n	80019fa <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019e4:	f7ff f84c 	bl	8000a80 <HAL_GetTick>
 80019e8:	4602      	mov	r2, r0
 80019ea:	693b      	ldr	r3, [r7, #16]
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d901      	bls.n	80019fa <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80019f6:	2303      	movs	r3, #3
 80019f8:	e0d7      	b.n	8001baa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019fa:	4b4b      	ldr	r3, [pc, #300]	@ (8001b28 <HAL_RCC_OscConfig+0x4ac>)
 80019fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019fe:	f003 0302 	and.w	r3, r3, #2
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d0ee      	beq.n	80019e4 <HAL_RCC_OscConfig+0x368>
 8001a06:	e014      	b.n	8001a32 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a08:	f7ff f83a 	bl	8000a80 <HAL_GetTick>
 8001a0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a0e:	e00a      	b.n	8001a26 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a10:	f7ff f836 	bl	8000a80 <HAL_GetTick>
 8001a14:	4602      	mov	r2, r0
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d901      	bls.n	8001a26 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001a22:	2303      	movs	r3, #3
 8001a24:	e0c1      	b.n	8001baa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a26:	4b40      	ldr	r3, [pc, #256]	@ (8001b28 <HAL_RCC_OscConfig+0x4ac>)
 8001a28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a2a:	f003 0302 	and.w	r3, r3, #2
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d1ee      	bne.n	8001a10 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001a32:	7dfb      	ldrb	r3, [r7, #23]
 8001a34:	2b01      	cmp	r3, #1
 8001a36:	d105      	bne.n	8001a44 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a38:	4b3b      	ldr	r3, [pc, #236]	@ (8001b28 <HAL_RCC_OscConfig+0x4ac>)
 8001a3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a3c:	4a3a      	ldr	r2, [pc, #232]	@ (8001b28 <HAL_RCC_OscConfig+0x4ac>)
 8001a3e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001a42:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	699b      	ldr	r3, [r3, #24]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	f000 80ad 	beq.w	8001ba8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001a4e:	4b36      	ldr	r3, [pc, #216]	@ (8001b28 <HAL_RCC_OscConfig+0x4ac>)
 8001a50:	689b      	ldr	r3, [r3, #8]
 8001a52:	f003 030c 	and.w	r3, r3, #12
 8001a56:	2b08      	cmp	r3, #8
 8001a58:	d060      	beq.n	8001b1c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	699b      	ldr	r3, [r3, #24]
 8001a5e:	2b02      	cmp	r3, #2
 8001a60:	d145      	bne.n	8001aee <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a62:	4b33      	ldr	r3, [pc, #204]	@ (8001b30 <HAL_RCC_OscConfig+0x4b4>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a68:	f7ff f80a 	bl	8000a80 <HAL_GetTick>
 8001a6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a6e:	e008      	b.n	8001a82 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a70:	f7ff f806 	bl	8000a80 <HAL_GetTick>
 8001a74:	4602      	mov	r2, r0
 8001a76:	693b      	ldr	r3, [r7, #16]
 8001a78:	1ad3      	subs	r3, r2, r3
 8001a7a:	2b02      	cmp	r3, #2
 8001a7c:	d901      	bls.n	8001a82 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001a7e:	2303      	movs	r3, #3
 8001a80:	e093      	b.n	8001baa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a82:	4b29      	ldr	r3, [pc, #164]	@ (8001b28 <HAL_RCC_OscConfig+0x4ac>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d1f0      	bne.n	8001a70 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	69da      	ldr	r2, [r3, #28]
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6a1b      	ldr	r3, [r3, #32]
 8001a96:	431a      	orrs	r2, r3
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a9c:	019b      	lsls	r3, r3, #6
 8001a9e:	431a      	orrs	r2, r3
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001aa4:	085b      	lsrs	r3, r3, #1
 8001aa6:	3b01      	subs	r3, #1
 8001aa8:	041b      	lsls	r3, r3, #16
 8001aaa:	431a      	orrs	r2, r3
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ab0:	061b      	lsls	r3, r3, #24
 8001ab2:	431a      	orrs	r2, r3
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab8:	071b      	lsls	r3, r3, #28
 8001aba:	491b      	ldr	r1, [pc, #108]	@ (8001b28 <HAL_RCC_OscConfig+0x4ac>)
 8001abc:	4313      	orrs	r3, r2
 8001abe:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ac0:	4b1b      	ldr	r3, [pc, #108]	@ (8001b30 <HAL_RCC_OscConfig+0x4b4>)
 8001ac2:	2201      	movs	r2, #1
 8001ac4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ac6:	f7fe ffdb 	bl	8000a80 <HAL_GetTick>
 8001aca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001acc:	e008      	b.n	8001ae0 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ace:	f7fe ffd7 	bl	8000a80 <HAL_GetTick>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	693b      	ldr	r3, [r7, #16]
 8001ad6:	1ad3      	subs	r3, r2, r3
 8001ad8:	2b02      	cmp	r3, #2
 8001ada:	d901      	bls.n	8001ae0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001adc:	2303      	movs	r3, #3
 8001ade:	e064      	b.n	8001baa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ae0:	4b11      	ldr	r3, [pc, #68]	@ (8001b28 <HAL_RCC_OscConfig+0x4ac>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d0f0      	beq.n	8001ace <HAL_RCC_OscConfig+0x452>
 8001aec:	e05c      	b.n	8001ba8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001aee:	4b10      	ldr	r3, [pc, #64]	@ (8001b30 <HAL_RCC_OscConfig+0x4b4>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001af4:	f7fe ffc4 	bl	8000a80 <HAL_GetTick>
 8001af8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001afa:	e008      	b.n	8001b0e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001afc:	f7fe ffc0 	bl	8000a80 <HAL_GetTick>
 8001b00:	4602      	mov	r2, r0
 8001b02:	693b      	ldr	r3, [r7, #16]
 8001b04:	1ad3      	subs	r3, r2, r3
 8001b06:	2b02      	cmp	r3, #2
 8001b08:	d901      	bls.n	8001b0e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001b0a:	2303      	movs	r3, #3
 8001b0c:	e04d      	b.n	8001baa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b0e:	4b06      	ldr	r3, [pc, #24]	@ (8001b28 <HAL_RCC_OscConfig+0x4ac>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d1f0      	bne.n	8001afc <HAL_RCC_OscConfig+0x480>
 8001b1a:	e045      	b.n	8001ba8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	699b      	ldr	r3, [r3, #24]
 8001b20:	2b01      	cmp	r3, #1
 8001b22:	d107      	bne.n	8001b34 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001b24:	2301      	movs	r3, #1
 8001b26:	e040      	b.n	8001baa <HAL_RCC_OscConfig+0x52e>
 8001b28:	40023800 	.word	0x40023800
 8001b2c:	40007000 	.word	0x40007000
 8001b30:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001b34:	4b1f      	ldr	r3, [pc, #124]	@ (8001bb4 <HAL_RCC_OscConfig+0x538>)
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	699b      	ldr	r3, [r3, #24]
 8001b3e:	2b01      	cmp	r3, #1
 8001b40:	d030      	beq.n	8001ba4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d129      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b5a:	429a      	cmp	r2, r3
 8001b5c:	d122      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001b5e:	68fa      	ldr	r2, [r7, #12]
 8001b60:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001b64:	4013      	ands	r3, r2
 8001b66:	687a      	ldr	r2, [r7, #4]
 8001b68:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001b6a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d119      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b7a:	085b      	lsrs	r3, r3, #1
 8001b7c:	3b01      	subs	r3, #1
 8001b7e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001b80:	429a      	cmp	r2, r3
 8001b82:	d10f      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b8e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001b90:	429a      	cmp	r2, r3
 8001b92:	d107      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b9e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ba0:	429a      	cmp	r2, r3
 8001ba2:	d001      	beq.n	8001ba8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	e000      	b.n	8001baa <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001ba8:	2300      	movs	r3, #0
}
 8001baa:	4618      	mov	r0, r3
 8001bac:	3718      	adds	r7, #24
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	40023800 	.word	0x40023800

08001bb8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d101      	bne.n	8001bca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	e041      	b.n	8001c4e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001bd0:	b2db      	uxtb	r3, r3
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d106      	bne.n	8001be4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2200      	movs	r2, #0
 8001bda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001bde:	6878      	ldr	r0, [r7, #4]
 8001be0:	f000 f839 	bl	8001c56 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2202      	movs	r2, #2
 8001be8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681a      	ldr	r2, [r3, #0]
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	3304      	adds	r3, #4
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	4610      	mov	r0, r2
 8001bf8:	f000 f9c0 	bl	8001f7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2201      	movs	r2, #1
 8001c00:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2201      	movs	r2, #1
 8001c08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2201      	movs	r2, #1
 8001c10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2201      	movs	r2, #1
 8001c18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2201      	movs	r2, #1
 8001c20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2201      	movs	r2, #1
 8001c28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2201      	movs	r2, #1
 8001c30:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2201      	movs	r2, #1
 8001c38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2201      	movs	r2, #1
 8001c40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2201      	movs	r2, #1
 8001c48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001c4c:	2300      	movs	r3, #0
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	3708      	adds	r7, #8
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}

08001c56 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001c56:	b480      	push	{r7}
 8001c58:	b083      	sub	sp, #12
 8001c5a:	af00      	add	r7, sp, #0
 8001c5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001c5e:	bf00      	nop
 8001c60:	370c      	adds	r7, #12
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr
	...

08001c6c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b085      	sub	sp, #20
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c7a:	b2db      	uxtb	r3, r3
 8001c7c:	2b01      	cmp	r3, #1
 8001c7e:	d001      	beq.n	8001c84 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001c80:	2301      	movs	r3, #1
 8001c82:	e04e      	b.n	8001d22 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2202      	movs	r2, #2
 8001c88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	68da      	ldr	r2, [r3, #12]
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f042 0201 	orr.w	r2, r2, #1
 8001c9a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4a23      	ldr	r2, [pc, #140]	@ (8001d30 <HAL_TIM_Base_Start_IT+0xc4>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d022      	beq.n	8001cec <HAL_TIM_Base_Start_IT+0x80>
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001cae:	d01d      	beq.n	8001cec <HAL_TIM_Base_Start_IT+0x80>
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4a1f      	ldr	r2, [pc, #124]	@ (8001d34 <HAL_TIM_Base_Start_IT+0xc8>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d018      	beq.n	8001cec <HAL_TIM_Base_Start_IT+0x80>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4a1e      	ldr	r2, [pc, #120]	@ (8001d38 <HAL_TIM_Base_Start_IT+0xcc>)
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d013      	beq.n	8001cec <HAL_TIM_Base_Start_IT+0x80>
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a1c      	ldr	r2, [pc, #112]	@ (8001d3c <HAL_TIM_Base_Start_IT+0xd0>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d00e      	beq.n	8001cec <HAL_TIM_Base_Start_IT+0x80>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4a1b      	ldr	r2, [pc, #108]	@ (8001d40 <HAL_TIM_Base_Start_IT+0xd4>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d009      	beq.n	8001cec <HAL_TIM_Base_Start_IT+0x80>
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4a19      	ldr	r2, [pc, #100]	@ (8001d44 <HAL_TIM_Base_Start_IT+0xd8>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d004      	beq.n	8001cec <HAL_TIM_Base_Start_IT+0x80>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	4a18      	ldr	r2, [pc, #96]	@ (8001d48 <HAL_TIM_Base_Start_IT+0xdc>)
 8001ce8:	4293      	cmp	r3, r2
 8001cea:	d111      	bne.n	8001d10 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	689b      	ldr	r3, [r3, #8]
 8001cf2:	f003 0307 	and.w	r3, r3, #7
 8001cf6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	2b06      	cmp	r3, #6
 8001cfc:	d010      	beq.n	8001d20 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f042 0201 	orr.w	r2, r2, #1
 8001d0c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d0e:	e007      	b.n	8001d20 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	681a      	ldr	r2, [r3, #0]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f042 0201 	orr.w	r2, r2, #1
 8001d1e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001d20:	2300      	movs	r3, #0
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	3714      	adds	r7, #20
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	40010000 	.word	0x40010000
 8001d34:	40000400 	.word	0x40000400
 8001d38:	40000800 	.word	0x40000800
 8001d3c:	40000c00 	.word	0x40000c00
 8001d40:	40010400 	.word	0x40010400
 8001d44:	40014000 	.word	0x40014000
 8001d48:	40001800 	.word	0x40001800

08001d4c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b084      	sub	sp, #16
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	68db      	ldr	r3, [r3, #12]
 8001d5a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	691b      	ldr	r3, [r3, #16]
 8001d62:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001d64:	68bb      	ldr	r3, [r7, #8]
 8001d66:	f003 0302 	and.w	r3, r3, #2
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d020      	beq.n	8001db0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	f003 0302 	and.w	r3, r3, #2
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d01b      	beq.n	8001db0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f06f 0202 	mvn.w	r2, #2
 8001d80:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2201      	movs	r2, #1
 8001d86:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	699b      	ldr	r3, [r3, #24]
 8001d8e:	f003 0303 	and.w	r3, r3, #3
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d003      	beq.n	8001d9e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001d96:	6878      	ldr	r0, [r7, #4]
 8001d98:	f000 f8d2 	bl	8001f40 <HAL_TIM_IC_CaptureCallback>
 8001d9c:	e005      	b.n	8001daa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d9e:	6878      	ldr	r0, [r7, #4]
 8001da0:	f000 f8c4 	bl	8001f2c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001da4:	6878      	ldr	r0, [r7, #4]
 8001da6:	f000 f8d5 	bl	8001f54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2200      	movs	r2, #0
 8001dae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001db0:	68bb      	ldr	r3, [r7, #8]
 8001db2:	f003 0304 	and.w	r3, r3, #4
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d020      	beq.n	8001dfc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	f003 0304 	and.w	r3, r3, #4
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d01b      	beq.n	8001dfc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f06f 0204 	mvn.w	r2, #4
 8001dcc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2202      	movs	r2, #2
 8001dd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	699b      	ldr	r3, [r3, #24]
 8001dda:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d003      	beq.n	8001dea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001de2:	6878      	ldr	r0, [r7, #4]
 8001de4:	f000 f8ac 	bl	8001f40 <HAL_TIM_IC_CaptureCallback>
 8001de8:	e005      	b.n	8001df6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dea:	6878      	ldr	r0, [r7, #4]
 8001dec:	f000 f89e 	bl	8001f2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001df0:	6878      	ldr	r0, [r7, #4]
 8001df2:	f000 f8af 	bl	8001f54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	2200      	movs	r2, #0
 8001dfa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001dfc:	68bb      	ldr	r3, [r7, #8]
 8001dfe:	f003 0308 	and.w	r3, r3, #8
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d020      	beq.n	8001e48 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	f003 0308 	and.w	r3, r3, #8
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d01b      	beq.n	8001e48 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f06f 0208 	mvn.w	r2, #8
 8001e18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2204      	movs	r2, #4
 8001e1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	69db      	ldr	r3, [r3, #28]
 8001e26:	f003 0303 	and.w	r3, r3, #3
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d003      	beq.n	8001e36 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e2e:	6878      	ldr	r0, [r7, #4]
 8001e30:	f000 f886 	bl	8001f40 <HAL_TIM_IC_CaptureCallback>
 8001e34:	e005      	b.n	8001e42 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e36:	6878      	ldr	r0, [r7, #4]
 8001e38:	f000 f878 	bl	8001f2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e3c:	6878      	ldr	r0, [r7, #4]
 8001e3e:	f000 f889 	bl	8001f54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2200      	movs	r2, #0
 8001e46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001e48:	68bb      	ldr	r3, [r7, #8]
 8001e4a:	f003 0310 	and.w	r3, r3, #16
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d020      	beq.n	8001e94 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	f003 0310 	and.w	r3, r3, #16
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d01b      	beq.n	8001e94 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f06f 0210 	mvn.w	r2, #16
 8001e64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2208      	movs	r2, #8
 8001e6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	69db      	ldr	r3, [r3, #28]
 8001e72:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d003      	beq.n	8001e82 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e7a:	6878      	ldr	r0, [r7, #4]
 8001e7c:	f000 f860 	bl	8001f40 <HAL_TIM_IC_CaptureCallback>
 8001e80:	e005      	b.n	8001e8e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e82:	6878      	ldr	r0, [r7, #4]
 8001e84:	f000 f852 	bl	8001f2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e88:	6878      	ldr	r0, [r7, #4]
 8001e8a:	f000 f863 	bl	8001f54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2200      	movs	r2, #0
 8001e92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001e94:	68bb      	ldr	r3, [r7, #8]
 8001e96:	f003 0301 	and.w	r3, r3, #1
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d00c      	beq.n	8001eb8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	f003 0301 	and.w	r3, r3, #1
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d007      	beq.n	8001eb8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f06f 0201 	mvn.w	r2, #1
 8001eb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001eb2:	6878      	ldr	r0, [r7, #4]
 8001eb4:	f7fe fc52 	bl	800075c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001eb8:	68bb      	ldr	r3, [r7, #8]
 8001eba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d00c      	beq.n	8001edc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d007      	beq.n	8001edc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001ed4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001ed6:	6878      	ldr	r0, [r7, #4]
 8001ed8:	f000 f900 	bl	80020dc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001edc:	68bb      	ldr	r3, [r7, #8]
 8001ede:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d00c      	beq.n	8001f00 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d007      	beq.n	8001f00 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001ef8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001efa:	6878      	ldr	r0, [r7, #4]
 8001efc:	f000 f834 	bl	8001f68 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	f003 0320 	and.w	r3, r3, #32
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d00c      	beq.n	8001f24 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	f003 0320 	and.w	r3, r3, #32
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d007      	beq.n	8001f24 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f06f 0220 	mvn.w	r2, #32
 8001f1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f000 f8d2 	bl	80020c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001f24:	bf00      	nop
 8001f26:	3710      	adds	r7, #16
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}

08001f2c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b083      	sub	sp, #12
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001f34:	bf00      	nop
 8001f36:	370c      	adds	r7, #12
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3e:	4770      	bx	lr

08001f40 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b083      	sub	sp, #12
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001f48:	bf00      	nop
 8001f4a:	370c      	adds	r7, #12
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f52:	4770      	bx	lr

08001f54 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b083      	sub	sp, #12
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001f5c:	bf00      	nop
 8001f5e:	370c      	adds	r7, #12
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr

08001f68 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001f70:	bf00      	nop
 8001f72:	370c      	adds	r7, #12
 8001f74:	46bd      	mov	sp, r7
 8001f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7a:	4770      	bx	lr

08001f7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b085      	sub	sp, #20
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
 8001f84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	4a43      	ldr	r2, [pc, #268]	@ (800209c <TIM_Base_SetConfig+0x120>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d013      	beq.n	8001fbc <TIM_Base_SetConfig+0x40>
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f9a:	d00f      	beq.n	8001fbc <TIM_Base_SetConfig+0x40>
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	4a40      	ldr	r2, [pc, #256]	@ (80020a0 <TIM_Base_SetConfig+0x124>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d00b      	beq.n	8001fbc <TIM_Base_SetConfig+0x40>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	4a3f      	ldr	r2, [pc, #252]	@ (80020a4 <TIM_Base_SetConfig+0x128>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d007      	beq.n	8001fbc <TIM_Base_SetConfig+0x40>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	4a3e      	ldr	r2, [pc, #248]	@ (80020a8 <TIM_Base_SetConfig+0x12c>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d003      	beq.n	8001fbc <TIM_Base_SetConfig+0x40>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	4a3d      	ldr	r2, [pc, #244]	@ (80020ac <TIM_Base_SetConfig+0x130>)
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d108      	bne.n	8001fce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001fc2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	68fa      	ldr	r2, [r7, #12]
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	4a32      	ldr	r2, [pc, #200]	@ (800209c <TIM_Base_SetConfig+0x120>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d02b      	beq.n	800202e <TIM_Base_SetConfig+0xb2>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fdc:	d027      	beq.n	800202e <TIM_Base_SetConfig+0xb2>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	4a2f      	ldr	r2, [pc, #188]	@ (80020a0 <TIM_Base_SetConfig+0x124>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d023      	beq.n	800202e <TIM_Base_SetConfig+0xb2>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	4a2e      	ldr	r2, [pc, #184]	@ (80020a4 <TIM_Base_SetConfig+0x128>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d01f      	beq.n	800202e <TIM_Base_SetConfig+0xb2>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	4a2d      	ldr	r2, [pc, #180]	@ (80020a8 <TIM_Base_SetConfig+0x12c>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d01b      	beq.n	800202e <TIM_Base_SetConfig+0xb2>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	4a2c      	ldr	r2, [pc, #176]	@ (80020ac <TIM_Base_SetConfig+0x130>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d017      	beq.n	800202e <TIM_Base_SetConfig+0xb2>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	4a2b      	ldr	r2, [pc, #172]	@ (80020b0 <TIM_Base_SetConfig+0x134>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d013      	beq.n	800202e <TIM_Base_SetConfig+0xb2>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	4a2a      	ldr	r2, [pc, #168]	@ (80020b4 <TIM_Base_SetConfig+0x138>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d00f      	beq.n	800202e <TIM_Base_SetConfig+0xb2>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	4a29      	ldr	r2, [pc, #164]	@ (80020b8 <TIM_Base_SetConfig+0x13c>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d00b      	beq.n	800202e <TIM_Base_SetConfig+0xb2>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	4a28      	ldr	r2, [pc, #160]	@ (80020bc <TIM_Base_SetConfig+0x140>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d007      	beq.n	800202e <TIM_Base_SetConfig+0xb2>
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	4a27      	ldr	r2, [pc, #156]	@ (80020c0 <TIM_Base_SetConfig+0x144>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d003      	beq.n	800202e <TIM_Base_SetConfig+0xb2>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	4a26      	ldr	r2, [pc, #152]	@ (80020c4 <TIM_Base_SetConfig+0x148>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d108      	bne.n	8002040 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002034:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	68db      	ldr	r3, [r3, #12]
 800203a:	68fa      	ldr	r2, [r7, #12]
 800203c:	4313      	orrs	r3, r2
 800203e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	695b      	ldr	r3, [r3, #20]
 800204a:	4313      	orrs	r3, r2
 800204c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	689a      	ldr	r2, [r3, #8]
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	4a0e      	ldr	r2, [pc, #56]	@ (800209c <TIM_Base_SetConfig+0x120>)
 8002062:	4293      	cmp	r3, r2
 8002064:	d003      	beq.n	800206e <TIM_Base_SetConfig+0xf2>
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	4a10      	ldr	r2, [pc, #64]	@ (80020ac <TIM_Base_SetConfig+0x130>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d103      	bne.n	8002076 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	691a      	ldr	r2, [r3, #16]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f043 0204 	orr.w	r2, r3, #4
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2201      	movs	r2, #1
 8002086:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	68fa      	ldr	r2, [r7, #12]
 800208c:	601a      	str	r2, [r3, #0]
}
 800208e:	bf00      	nop
 8002090:	3714      	adds	r7, #20
 8002092:	46bd      	mov	sp, r7
 8002094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002098:	4770      	bx	lr
 800209a:	bf00      	nop
 800209c:	40010000 	.word	0x40010000
 80020a0:	40000400 	.word	0x40000400
 80020a4:	40000800 	.word	0x40000800
 80020a8:	40000c00 	.word	0x40000c00
 80020ac:	40010400 	.word	0x40010400
 80020b0:	40014000 	.word	0x40014000
 80020b4:	40014400 	.word	0x40014400
 80020b8:	40014800 	.word	0x40014800
 80020bc:	40001800 	.word	0x40001800
 80020c0:	40001c00 	.word	0x40001c00
 80020c4:	40002000 	.word	0x40002000

080020c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80020d0:	bf00      	nop
 80020d2:	370c      	adds	r7, #12
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr

080020dc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80020dc:	b480      	push	{r7}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80020e4:	bf00      	nop
 80020e6:	370c      	adds	r7, #12
 80020e8:	46bd      	mov	sp, r7
 80020ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ee:	4770      	bx	lr

080020f0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b082      	sub	sp, #8
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d101      	bne.n	8002102 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80020fe:	2301      	movs	r3, #1
 8002100:	e042      	b.n	8002188 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002108:	b2db      	uxtb	r3, r3
 800210a:	2b00      	cmp	r3, #0
 800210c:	d106      	bne.n	800211c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2200      	movs	r2, #0
 8002112:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002116:	6878      	ldr	r0, [r7, #4]
 8002118:	f7fe fb60 	bl	80007dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2224      	movs	r2, #36	@ 0x24
 8002120:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	68da      	ldr	r2, [r3, #12]
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002132:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002134:	6878      	ldr	r0, [r7, #4]
 8002136:	f000 f82b 	bl	8002190 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	691a      	ldr	r2, [r3, #16]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002148:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	695a      	ldr	r2, [r3, #20]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002158:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	68da      	ldr	r2, [r3, #12]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002168:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2200      	movs	r2, #0
 800216e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2220      	movs	r2, #32
 8002174:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2220      	movs	r2, #32
 800217c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2200      	movs	r2, #0
 8002184:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002186:	2300      	movs	r3, #0
}
 8002188:	4618      	mov	r0, r3
 800218a:	3708      	adds	r7, #8
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}

08002190 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002190:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002194:	b0c0      	sub	sp, #256	@ 0x100
 8002196:	af00      	add	r7, sp, #0
 8002198:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800219c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	691b      	ldr	r3, [r3, #16]
 80021a4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80021a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021ac:	68d9      	ldr	r1, [r3, #12]
 80021ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	ea40 0301 	orr.w	r3, r0, r1
 80021b8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80021ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021be:	689a      	ldr	r2, [r3, #8]
 80021c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021c4:	691b      	ldr	r3, [r3, #16]
 80021c6:	431a      	orrs	r2, r3
 80021c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021cc:	695b      	ldr	r3, [r3, #20]
 80021ce:	431a      	orrs	r2, r3
 80021d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021d4:	69db      	ldr	r3, [r3, #28]
 80021d6:	4313      	orrs	r3, r2
 80021d8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80021dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	68db      	ldr	r3, [r3, #12]
 80021e4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80021e8:	f021 010c 	bic.w	r1, r1, #12
 80021ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80021f6:	430b      	orrs	r3, r1
 80021f8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80021fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	695b      	ldr	r3, [r3, #20]
 8002202:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002206:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800220a:	6999      	ldr	r1, [r3, #24]
 800220c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002210:	681a      	ldr	r2, [r3, #0]
 8002212:	ea40 0301 	orr.w	r3, r0, r1
 8002216:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002218:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800221c:	681a      	ldr	r2, [r3, #0]
 800221e:	4b8f      	ldr	r3, [pc, #572]	@ (800245c <UART_SetConfig+0x2cc>)
 8002220:	429a      	cmp	r2, r3
 8002222:	d005      	beq.n	8002230 <UART_SetConfig+0xa0>
 8002224:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002228:	681a      	ldr	r2, [r3, #0]
 800222a:	4b8d      	ldr	r3, [pc, #564]	@ (8002460 <UART_SetConfig+0x2d0>)
 800222c:	429a      	cmp	r2, r3
 800222e:	d104      	bne.n	800223a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002230:	f7fe ffae 	bl	8001190 <HAL_RCC_GetPCLK2Freq>
 8002234:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002238:	e003      	b.n	8002242 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800223a:	f7fe ff95 	bl	8001168 <HAL_RCC_GetPCLK1Freq>
 800223e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002242:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002246:	69db      	ldr	r3, [r3, #28]
 8002248:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800224c:	f040 810c 	bne.w	8002468 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002250:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002254:	2200      	movs	r2, #0
 8002256:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800225a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800225e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002262:	4622      	mov	r2, r4
 8002264:	462b      	mov	r3, r5
 8002266:	1891      	adds	r1, r2, r2
 8002268:	65b9      	str	r1, [r7, #88]	@ 0x58
 800226a:	415b      	adcs	r3, r3
 800226c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800226e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002272:	4621      	mov	r1, r4
 8002274:	eb12 0801 	adds.w	r8, r2, r1
 8002278:	4629      	mov	r1, r5
 800227a:	eb43 0901 	adc.w	r9, r3, r1
 800227e:	f04f 0200 	mov.w	r2, #0
 8002282:	f04f 0300 	mov.w	r3, #0
 8002286:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800228a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800228e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002292:	4690      	mov	r8, r2
 8002294:	4699      	mov	r9, r3
 8002296:	4623      	mov	r3, r4
 8002298:	eb18 0303 	adds.w	r3, r8, r3
 800229c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80022a0:	462b      	mov	r3, r5
 80022a2:	eb49 0303 	adc.w	r3, r9, r3
 80022a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80022aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	2200      	movs	r2, #0
 80022b2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80022b6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80022ba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80022be:	460b      	mov	r3, r1
 80022c0:	18db      	adds	r3, r3, r3
 80022c2:	653b      	str	r3, [r7, #80]	@ 0x50
 80022c4:	4613      	mov	r3, r2
 80022c6:	eb42 0303 	adc.w	r3, r2, r3
 80022ca:	657b      	str	r3, [r7, #84]	@ 0x54
 80022cc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80022d0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80022d4:	f7fd ff9c 	bl	8000210 <__aeabi_uldivmod>
 80022d8:	4602      	mov	r2, r0
 80022da:	460b      	mov	r3, r1
 80022dc:	4b61      	ldr	r3, [pc, #388]	@ (8002464 <UART_SetConfig+0x2d4>)
 80022de:	fba3 2302 	umull	r2, r3, r3, r2
 80022e2:	095b      	lsrs	r3, r3, #5
 80022e4:	011c      	lsls	r4, r3, #4
 80022e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80022ea:	2200      	movs	r2, #0
 80022ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80022f0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80022f4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80022f8:	4642      	mov	r2, r8
 80022fa:	464b      	mov	r3, r9
 80022fc:	1891      	adds	r1, r2, r2
 80022fe:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002300:	415b      	adcs	r3, r3
 8002302:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002304:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002308:	4641      	mov	r1, r8
 800230a:	eb12 0a01 	adds.w	sl, r2, r1
 800230e:	4649      	mov	r1, r9
 8002310:	eb43 0b01 	adc.w	fp, r3, r1
 8002314:	f04f 0200 	mov.w	r2, #0
 8002318:	f04f 0300 	mov.w	r3, #0
 800231c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002320:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002324:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002328:	4692      	mov	sl, r2
 800232a:	469b      	mov	fp, r3
 800232c:	4643      	mov	r3, r8
 800232e:	eb1a 0303 	adds.w	r3, sl, r3
 8002332:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002336:	464b      	mov	r3, r9
 8002338:	eb4b 0303 	adc.w	r3, fp, r3
 800233c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002340:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	2200      	movs	r2, #0
 8002348:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800234c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002350:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002354:	460b      	mov	r3, r1
 8002356:	18db      	adds	r3, r3, r3
 8002358:	643b      	str	r3, [r7, #64]	@ 0x40
 800235a:	4613      	mov	r3, r2
 800235c:	eb42 0303 	adc.w	r3, r2, r3
 8002360:	647b      	str	r3, [r7, #68]	@ 0x44
 8002362:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002366:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800236a:	f7fd ff51 	bl	8000210 <__aeabi_uldivmod>
 800236e:	4602      	mov	r2, r0
 8002370:	460b      	mov	r3, r1
 8002372:	4611      	mov	r1, r2
 8002374:	4b3b      	ldr	r3, [pc, #236]	@ (8002464 <UART_SetConfig+0x2d4>)
 8002376:	fba3 2301 	umull	r2, r3, r3, r1
 800237a:	095b      	lsrs	r3, r3, #5
 800237c:	2264      	movs	r2, #100	@ 0x64
 800237e:	fb02 f303 	mul.w	r3, r2, r3
 8002382:	1acb      	subs	r3, r1, r3
 8002384:	00db      	lsls	r3, r3, #3
 8002386:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800238a:	4b36      	ldr	r3, [pc, #216]	@ (8002464 <UART_SetConfig+0x2d4>)
 800238c:	fba3 2302 	umull	r2, r3, r3, r2
 8002390:	095b      	lsrs	r3, r3, #5
 8002392:	005b      	lsls	r3, r3, #1
 8002394:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002398:	441c      	add	r4, r3
 800239a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800239e:	2200      	movs	r2, #0
 80023a0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80023a4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80023a8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80023ac:	4642      	mov	r2, r8
 80023ae:	464b      	mov	r3, r9
 80023b0:	1891      	adds	r1, r2, r2
 80023b2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80023b4:	415b      	adcs	r3, r3
 80023b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80023b8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80023bc:	4641      	mov	r1, r8
 80023be:	1851      	adds	r1, r2, r1
 80023c0:	6339      	str	r1, [r7, #48]	@ 0x30
 80023c2:	4649      	mov	r1, r9
 80023c4:	414b      	adcs	r3, r1
 80023c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80023c8:	f04f 0200 	mov.w	r2, #0
 80023cc:	f04f 0300 	mov.w	r3, #0
 80023d0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80023d4:	4659      	mov	r1, fp
 80023d6:	00cb      	lsls	r3, r1, #3
 80023d8:	4651      	mov	r1, sl
 80023da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80023de:	4651      	mov	r1, sl
 80023e0:	00ca      	lsls	r2, r1, #3
 80023e2:	4610      	mov	r0, r2
 80023e4:	4619      	mov	r1, r3
 80023e6:	4603      	mov	r3, r0
 80023e8:	4642      	mov	r2, r8
 80023ea:	189b      	adds	r3, r3, r2
 80023ec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80023f0:	464b      	mov	r3, r9
 80023f2:	460a      	mov	r2, r1
 80023f4:	eb42 0303 	adc.w	r3, r2, r3
 80023f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80023fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	2200      	movs	r2, #0
 8002404:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002408:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800240c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002410:	460b      	mov	r3, r1
 8002412:	18db      	adds	r3, r3, r3
 8002414:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002416:	4613      	mov	r3, r2
 8002418:	eb42 0303 	adc.w	r3, r2, r3
 800241c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800241e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002422:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002426:	f7fd fef3 	bl	8000210 <__aeabi_uldivmod>
 800242a:	4602      	mov	r2, r0
 800242c:	460b      	mov	r3, r1
 800242e:	4b0d      	ldr	r3, [pc, #52]	@ (8002464 <UART_SetConfig+0x2d4>)
 8002430:	fba3 1302 	umull	r1, r3, r3, r2
 8002434:	095b      	lsrs	r3, r3, #5
 8002436:	2164      	movs	r1, #100	@ 0x64
 8002438:	fb01 f303 	mul.w	r3, r1, r3
 800243c:	1ad3      	subs	r3, r2, r3
 800243e:	00db      	lsls	r3, r3, #3
 8002440:	3332      	adds	r3, #50	@ 0x32
 8002442:	4a08      	ldr	r2, [pc, #32]	@ (8002464 <UART_SetConfig+0x2d4>)
 8002444:	fba2 2303 	umull	r2, r3, r2, r3
 8002448:	095b      	lsrs	r3, r3, #5
 800244a:	f003 0207 	and.w	r2, r3, #7
 800244e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4422      	add	r2, r4
 8002456:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002458:	e106      	b.n	8002668 <UART_SetConfig+0x4d8>
 800245a:	bf00      	nop
 800245c:	40011000 	.word	0x40011000
 8002460:	40011400 	.word	0x40011400
 8002464:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002468:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800246c:	2200      	movs	r2, #0
 800246e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002472:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002476:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800247a:	4642      	mov	r2, r8
 800247c:	464b      	mov	r3, r9
 800247e:	1891      	adds	r1, r2, r2
 8002480:	6239      	str	r1, [r7, #32]
 8002482:	415b      	adcs	r3, r3
 8002484:	627b      	str	r3, [r7, #36]	@ 0x24
 8002486:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800248a:	4641      	mov	r1, r8
 800248c:	1854      	adds	r4, r2, r1
 800248e:	4649      	mov	r1, r9
 8002490:	eb43 0501 	adc.w	r5, r3, r1
 8002494:	f04f 0200 	mov.w	r2, #0
 8002498:	f04f 0300 	mov.w	r3, #0
 800249c:	00eb      	lsls	r3, r5, #3
 800249e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80024a2:	00e2      	lsls	r2, r4, #3
 80024a4:	4614      	mov	r4, r2
 80024a6:	461d      	mov	r5, r3
 80024a8:	4643      	mov	r3, r8
 80024aa:	18e3      	adds	r3, r4, r3
 80024ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80024b0:	464b      	mov	r3, r9
 80024b2:	eb45 0303 	adc.w	r3, r5, r3
 80024b6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80024ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	2200      	movs	r2, #0
 80024c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80024c6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80024ca:	f04f 0200 	mov.w	r2, #0
 80024ce:	f04f 0300 	mov.w	r3, #0
 80024d2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80024d6:	4629      	mov	r1, r5
 80024d8:	008b      	lsls	r3, r1, #2
 80024da:	4621      	mov	r1, r4
 80024dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80024e0:	4621      	mov	r1, r4
 80024e2:	008a      	lsls	r2, r1, #2
 80024e4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80024e8:	f7fd fe92 	bl	8000210 <__aeabi_uldivmod>
 80024ec:	4602      	mov	r2, r0
 80024ee:	460b      	mov	r3, r1
 80024f0:	4b60      	ldr	r3, [pc, #384]	@ (8002674 <UART_SetConfig+0x4e4>)
 80024f2:	fba3 2302 	umull	r2, r3, r3, r2
 80024f6:	095b      	lsrs	r3, r3, #5
 80024f8:	011c      	lsls	r4, r3, #4
 80024fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80024fe:	2200      	movs	r2, #0
 8002500:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002504:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002508:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800250c:	4642      	mov	r2, r8
 800250e:	464b      	mov	r3, r9
 8002510:	1891      	adds	r1, r2, r2
 8002512:	61b9      	str	r1, [r7, #24]
 8002514:	415b      	adcs	r3, r3
 8002516:	61fb      	str	r3, [r7, #28]
 8002518:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800251c:	4641      	mov	r1, r8
 800251e:	1851      	adds	r1, r2, r1
 8002520:	6139      	str	r1, [r7, #16]
 8002522:	4649      	mov	r1, r9
 8002524:	414b      	adcs	r3, r1
 8002526:	617b      	str	r3, [r7, #20]
 8002528:	f04f 0200 	mov.w	r2, #0
 800252c:	f04f 0300 	mov.w	r3, #0
 8002530:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002534:	4659      	mov	r1, fp
 8002536:	00cb      	lsls	r3, r1, #3
 8002538:	4651      	mov	r1, sl
 800253a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800253e:	4651      	mov	r1, sl
 8002540:	00ca      	lsls	r2, r1, #3
 8002542:	4610      	mov	r0, r2
 8002544:	4619      	mov	r1, r3
 8002546:	4603      	mov	r3, r0
 8002548:	4642      	mov	r2, r8
 800254a:	189b      	adds	r3, r3, r2
 800254c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002550:	464b      	mov	r3, r9
 8002552:	460a      	mov	r2, r1
 8002554:	eb42 0303 	adc.w	r3, r2, r3
 8002558:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800255c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	2200      	movs	r2, #0
 8002564:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002566:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002568:	f04f 0200 	mov.w	r2, #0
 800256c:	f04f 0300 	mov.w	r3, #0
 8002570:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002574:	4649      	mov	r1, r9
 8002576:	008b      	lsls	r3, r1, #2
 8002578:	4641      	mov	r1, r8
 800257a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800257e:	4641      	mov	r1, r8
 8002580:	008a      	lsls	r2, r1, #2
 8002582:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002586:	f7fd fe43 	bl	8000210 <__aeabi_uldivmod>
 800258a:	4602      	mov	r2, r0
 800258c:	460b      	mov	r3, r1
 800258e:	4611      	mov	r1, r2
 8002590:	4b38      	ldr	r3, [pc, #224]	@ (8002674 <UART_SetConfig+0x4e4>)
 8002592:	fba3 2301 	umull	r2, r3, r3, r1
 8002596:	095b      	lsrs	r3, r3, #5
 8002598:	2264      	movs	r2, #100	@ 0x64
 800259a:	fb02 f303 	mul.w	r3, r2, r3
 800259e:	1acb      	subs	r3, r1, r3
 80025a0:	011b      	lsls	r3, r3, #4
 80025a2:	3332      	adds	r3, #50	@ 0x32
 80025a4:	4a33      	ldr	r2, [pc, #204]	@ (8002674 <UART_SetConfig+0x4e4>)
 80025a6:	fba2 2303 	umull	r2, r3, r2, r3
 80025aa:	095b      	lsrs	r3, r3, #5
 80025ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80025b0:	441c      	add	r4, r3
 80025b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80025b6:	2200      	movs	r2, #0
 80025b8:	673b      	str	r3, [r7, #112]	@ 0x70
 80025ba:	677a      	str	r2, [r7, #116]	@ 0x74
 80025bc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80025c0:	4642      	mov	r2, r8
 80025c2:	464b      	mov	r3, r9
 80025c4:	1891      	adds	r1, r2, r2
 80025c6:	60b9      	str	r1, [r7, #8]
 80025c8:	415b      	adcs	r3, r3
 80025ca:	60fb      	str	r3, [r7, #12]
 80025cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80025d0:	4641      	mov	r1, r8
 80025d2:	1851      	adds	r1, r2, r1
 80025d4:	6039      	str	r1, [r7, #0]
 80025d6:	4649      	mov	r1, r9
 80025d8:	414b      	adcs	r3, r1
 80025da:	607b      	str	r3, [r7, #4]
 80025dc:	f04f 0200 	mov.w	r2, #0
 80025e0:	f04f 0300 	mov.w	r3, #0
 80025e4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80025e8:	4659      	mov	r1, fp
 80025ea:	00cb      	lsls	r3, r1, #3
 80025ec:	4651      	mov	r1, sl
 80025ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80025f2:	4651      	mov	r1, sl
 80025f4:	00ca      	lsls	r2, r1, #3
 80025f6:	4610      	mov	r0, r2
 80025f8:	4619      	mov	r1, r3
 80025fa:	4603      	mov	r3, r0
 80025fc:	4642      	mov	r2, r8
 80025fe:	189b      	adds	r3, r3, r2
 8002600:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002602:	464b      	mov	r3, r9
 8002604:	460a      	mov	r2, r1
 8002606:	eb42 0303 	adc.w	r3, r2, r3
 800260a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800260c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	2200      	movs	r2, #0
 8002614:	663b      	str	r3, [r7, #96]	@ 0x60
 8002616:	667a      	str	r2, [r7, #100]	@ 0x64
 8002618:	f04f 0200 	mov.w	r2, #0
 800261c:	f04f 0300 	mov.w	r3, #0
 8002620:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002624:	4649      	mov	r1, r9
 8002626:	008b      	lsls	r3, r1, #2
 8002628:	4641      	mov	r1, r8
 800262a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800262e:	4641      	mov	r1, r8
 8002630:	008a      	lsls	r2, r1, #2
 8002632:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002636:	f7fd fdeb 	bl	8000210 <__aeabi_uldivmod>
 800263a:	4602      	mov	r2, r0
 800263c:	460b      	mov	r3, r1
 800263e:	4b0d      	ldr	r3, [pc, #52]	@ (8002674 <UART_SetConfig+0x4e4>)
 8002640:	fba3 1302 	umull	r1, r3, r3, r2
 8002644:	095b      	lsrs	r3, r3, #5
 8002646:	2164      	movs	r1, #100	@ 0x64
 8002648:	fb01 f303 	mul.w	r3, r1, r3
 800264c:	1ad3      	subs	r3, r2, r3
 800264e:	011b      	lsls	r3, r3, #4
 8002650:	3332      	adds	r3, #50	@ 0x32
 8002652:	4a08      	ldr	r2, [pc, #32]	@ (8002674 <UART_SetConfig+0x4e4>)
 8002654:	fba2 2303 	umull	r2, r3, r2, r3
 8002658:	095b      	lsrs	r3, r3, #5
 800265a:	f003 020f 	and.w	r2, r3, #15
 800265e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4422      	add	r2, r4
 8002666:	609a      	str	r2, [r3, #8]
}
 8002668:	bf00      	nop
 800266a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800266e:	46bd      	mov	sp, r7
 8002670:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002674:	51eb851f 	.word	0x51eb851f

08002678 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8002678:	b580      	push	{r7, lr}
 800267a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800267c:	4b05      	ldr	r3, [pc, #20]	@ (8002694 <SysTick_Handler+0x1c>)
 800267e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8002680:	f001 fbe0 	bl	8003e44 <xTaskGetSchedulerState>
 8002684:	4603      	mov	r3, r0
 8002686:	2b01      	cmp	r3, #1
 8002688:	d001      	beq.n	800268e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800268a:	f002 f9d5 	bl	8004a38 <xPortSysTickHandler>
  }
}
 800268e:	bf00      	nop
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	e000e010 	.word	0xe000e010

08002698 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002698:	b480      	push	{r7}
 800269a:	b085      	sub	sp, #20
 800269c:	af00      	add	r7, sp, #0
 800269e:	60f8      	str	r0, [r7, #12]
 80026a0:	60b9      	str	r1, [r7, #8]
 80026a2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	4a07      	ldr	r2, [pc, #28]	@ (80026c4 <vApplicationGetIdleTaskMemory+0x2c>)
 80026a8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	4a06      	ldr	r2, [pc, #24]	@ (80026c8 <vApplicationGetIdleTaskMemory+0x30>)
 80026ae:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2280      	movs	r2, #128	@ 0x80
 80026b4:	601a      	str	r2, [r3, #0]
}
 80026b6:	bf00      	nop
 80026b8:	3714      	adds	r7, #20
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr
 80026c2:	bf00      	nop
 80026c4:	200000cc 	.word	0x200000cc
 80026c8:	20000128 	.word	0x20000128

080026cc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80026cc:	b480      	push	{r7}
 80026ce:	b085      	sub	sp, #20
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	60f8      	str	r0, [r7, #12]
 80026d4:	60b9      	str	r1, [r7, #8]
 80026d6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	4a07      	ldr	r2, [pc, #28]	@ (80026f8 <vApplicationGetTimerTaskMemory+0x2c>)
 80026dc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80026de:	68bb      	ldr	r3, [r7, #8]
 80026e0:	4a06      	ldr	r2, [pc, #24]	@ (80026fc <vApplicationGetTimerTaskMemory+0x30>)
 80026e2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80026ea:	601a      	str	r2, [r3, #0]
}
 80026ec:	bf00      	nop
 80026ee:	3714      	adds	r7, #20
 80026f0:	46bd      	mov	sp, r7
 80026f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f6:	4770      	bx	lr
 80026f8:	20000328 	.word	0x20000328
 80026fc:	20000384 	.word	0x20000384

08002700 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002700:	b480      	push	{r7}
 8002702:	b083      	sub	sp, #12
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	f103 0208 	add.w	r2, r3, #8
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	f04f 32ff 	mov.w	r2, #4294967295
 8002718:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	f103 0208 	add.w	r2, r3, #8
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	f103 0208 	add.w	r2, r3, #8
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2200      	movs	r2, #0
 8002732:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002734:	bf00      	nop
 8002736:	370c      	adds	r7, #12
 8002738:	46bd      	mov	sp, r7
 800273a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273e:	4770      	bx	lr

08002740 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002740:	b480      	push	{r7}
 8002742:	b083      	sub	sp, #12
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2200      	movs	r2, #0
 800274c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800274e:	bf00      	nop
 8002750:	370c      	adds	r7, #12
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr

0800275a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800275a:	b480      	push	{r7}
 800275c:	b085      	sub	sp, #20
 800275e:	af00      	add	r7, sp, #0
 8002760:	6078      	str	r0, [r7, #4]
 8002762:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	68fa      	ldr	r2, [r7, #12]
 800276e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	689a      	ldr	r2, [r3, #8]
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	683a      	ldr	r2, [r7, #0]
 800277e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	683a      	ldr	r2, [r7, #0]
 8002784:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	687a      	ldr	r2, [r7, #4]
 800278a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	1c5a      	adds	r2, r3, #1
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	601a      	str	r2, [r3, #0]
}
 8002796:	bf00      	nop
 8002798:	3714      	adds	r7, #20
 800279a:	46bd      	mov	sp, r7
 800279c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a0:	4770      	bx	lr

080027a2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80027a2:	b480      	push	{r7}
 80027a4:	b085      	sub	sp, #20
 80027a6:	af00      	add	r7, sp, #0
 80027a8:	6078      	str	r0, [r7, #4]
 80027aa:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80027b2:	68bb      	ldr	r3, [r7, #8]
 80027b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027b8:	d103      	bne.n	80027c2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	691b      	ldr	r3, [r3, #16]
 80027be:	60fb      	str	r3, [r7, #12]
 80027c0:	e00c      	b.n	80027dc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	3308      	adds	r3, #8
 80027c6:	60fb      	str	r3, [r7, #12]
 80027c8:	e002      	b.n	80027d0 <vListInsert+0x2e>
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	60fb      	str	r3, [r7, #12]
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	68ba      	ldr	r2, [r7, #8]
 80027d8:	429a      	cmp	r2, r3
 80027da:	d2f6      	bcs.n	80027ca <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	685a      	ldr	r2, [r3, #4]
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	683a      	ldr	r2, [r7, #0]
 80027ea:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	68fa      	ldr	r2, [r7, #12]
 80027f0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	683a      	ldr	r2, [r7, #0]
 80027f6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	687a      	ldr	r2, [r7, #4]
 80027fc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	1c5a      	adds	r2, r3, #1
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	601a      	str	r2, [r3, #0]
}
 8002808:	bf00      	nop
 800280a:	3714      	adds	r7, #20
 800280c:	46bd      	mov	sp, r7
 800280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002812:	4770      	bx	lr

08002814 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002814:	b480      	push	{r7}
 8002816:	b085      	sub	sp, #20
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	691b      	ldr	r3, [r3, #16]
 8002820:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	687a      	ldr	r2, [r7, #4]
 8002828:	6892      	ldr	r2, [r2, #8]
 800282a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	687a      	ldr	r2, [r7, #4]
 8002832:	6852      	ldr	r2, [r2, #4]
 8002834:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	687a      	ldr	r2, [r7, #4]
 800283c:	429a      	cmp	r2, r3
 800283e:	d103      	bne.n	8002848 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	689a      	ldr	r2, [r3, #8]
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2200      	movs	r2, #0
 800284c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	1e5a      	subs	r2, r3, #1
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
}
 800285c:	4618      	mov	r0, r3
 800285e:	3714      	adds	r7, #20
 8002860:	46bd      	mov	sp, r7
 8002862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002866:	4770      	bx	lr

08002868 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b084      	sub	sp, #16
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
 8002870:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d10b      	bne.n	8002894 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800287c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002880:	f383 8811 	msr	BASEPRI, r3
 8002884:	f3bf 8f6f 	isb	sy
 8002888:	f3bf 8f4f 	dsb	sy
 800288c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800288e:	bf00      	nop
 8002890:	bf00      	nop
 8002892:	e7fd      	b.n	8002890 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002894:	f002 f840 	bl	8004918 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681a      	ldr	r2, [r3, #0]
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028a0:	68f9      	ldr	r1, [r7, #12]
 80028a2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80028a4:	fb01 f303 	mul.w	r3, r1, r3
 80028a8:	441a      	add	r2, r3
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	2200      	movs	r2, #0
 80028b2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681a      	ldr	r2, [r3, #0]
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028c4:	3b01      	subs	r3, #1
 80028c6:	68f9      	ldr	r1, [r7, #12]
 80028c8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80028ca:	fb01 f303 	mul.w	r3, r1, r3
 80028ce:	441a      	add	r2, r3
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	22ff      	movs	r2, #255	@ 0xff
 80028d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	22ff      	movs	r2, #255	@ 0xff
 80028e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d114      	bne.n	8002914 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	691b      	ldr	r3, [r3, #16]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d01a      	beq.n	8002928 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	3310      	adds	r3, #16
 80028f6:	4618      	mov	r0, r3
 80028f8:	f001 f8e4 	bl	8003ac4 <xTaskRemoveFromEventList>
 80028fc:	4603      	mov	r3, r0
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d012      	beq.n	8002928 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002902:	4b0d      	ldr	r3, [pc, #52]	@ (8002938 <xQueueGenericReset+0xd0>)
 8002904:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002908:	601a      	str	r2, [r3, #0]
 800290a:	f3bf 8f4f 	dsb	sy
 800290e:	f3bf 8f6f 	isb	sy
 8002912:	e009      	b.n	8002928 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	3310      	adds	r3, #16
 8002918:	4618      	mov	r0, r3
 800291a:	f7ff fef1 	bl	8002700 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	3324      	adds	r3, #36	@ 0x24
 8002922:	4618      	mov	r0, r3
 8002924:	f7ff feec 	bl	8002700 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002928:	f002 f828 	bl	800497c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800292c:	2301      	movs	r3, #1
}
 800292e:	4618      	mov	r0, r3
 8002930:	3710      	adds	r7, #16
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	e000ed04 	.word	0xe000ed04

0800293c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800293c:	b580      	push	{r7, lr}
 800293e:	b08e      	sub	sp, #56	@ 0x38
 8002940:	af02      	add	r7, sp, #8
 8002942:	60f8      	str	r0, [r7, #12]
 8002944:	60b9      	str	r1, [r7, #8]
 8002946:	607a      	str	r2, [r7, #4]
 8002948:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d10b      	bne.n	8002968 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8002950:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002954:	f383 8811 	msr	BASEPRI, r3
 8002958:	f3bf 8f6f 	isb	sy
 800295c:	f3bf 8f4f 	dsb	sy
 8002960:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002962:	bf00      	nop
 8002964:	bf00      	nop
 8002966:	e7fd      	b.n	8002964 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d10b      	bne.n	8002986 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800296e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002972:	f383 8811 	msr	BASEPRI, r3
 8002976:	f3bf 8f6f 	isb	sy
 800297a:	f3bf 8f4f 	dsb	sy
 800297e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002980:	bf00      	nop
 8002982:	bf00      	nop
 8002984:	e7fd      	b.n	8002982 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d002      	beq.n	8002992 <xQueueGenericCreateStatic+0x56>
 800298c:	68bb      	ldr	r3, [r7, #8]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d001      	beq.n	8002996 <xQueueGenericCreateStatic+0x5a>
 8002992:	2301      	movs	r3, #1
 8002994:	e000      	b.n	8002998 <xQueueGenericCreateStatic+0x5c>
 8002996:	2300      	movs	r3, #0
 8002998:	2b00      	cmp	r3, #0
 800299a:	d10b      	bne.n	80029b4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800299c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029a0:	f383 8811 	msr	BASEPRI, r3
 80029a4:	f3bf 8f6f 	isb	sy
 80029a8:	f3bf 8f4f 	dsb	sy
 80029ac:	623b      	str	r3, [r7, #32]
}
 80029ae:	bf00      	nop
 80029b0:	bf00      	nop
 80029b2:	e7fd      	b.n	80029b0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d102      	bne.n	80029c0 <xQueueGenericCreateStatic+0x84>
 80029ba:	68bb      	ldr	r3, [r7, #8]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d101      	bne.n	80029c4 <xQueueGenericCreateStatic+0x88>
 80029c0:	2301      	movs	r3, #1
 80029c2:	e000      	b.n	80029c6 <xQueueGenericCreateStatic+0x8a>
 80029c4:	2300      	movs	r3, #0
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d10b      	bne.n	80029e2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80029ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029ce:	f383 8811 	msr	BASEPRI, r3
 80029d2:	f3bf 8f6f 	isb	sy
 80029d6:	f3bf 8f4f 	dsb	sy
 80029da:	61fb      	str	r3, [r7, #28]
}
 80029dc:	bf00      	nop
 80029de:	bf00      	nop
 80029e0:	e7fd      	b.n	80029de <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80029e2:	2350      	movs	r3, #80	@ 0x50
 80029e4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80029e6:	697b      	ldr	r3, [r7, #20]
 80029e8:	2b50      	cmp	r3, #80	@ 0x50
 80029ea:	d00b      	beq.n	8002a04 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80029ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029f0:	f383 8811 	msr	BASEPRI, r3
 80029f4:	f3bf 8f6f 	isb	sy
 80029f8:	f3bf 8f4f 	dsb	sy
 80029fc:	61bb      	str	r3, [r7, #24]
}
 80029fe:	bf00      	nop
 8002a00:	bf00      	nop
 8002a02:	e7fd      	b.n	8002a00 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002a04:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8002a0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d00d      	beq.n	8002a2c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002a10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a12:	2201      	movs	r2, #1
 8002a14:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002a18:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8002a1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a1e:	9300      	str	r3, [sp, #0]
 8002a20:	4613      	mov	r3, r2
 8002a22:	687a      	ldr	r2, [r7, #4]
 8002a24:	68b9      	ldr	r1, [r7, #8]
 8002a26:	68f8      	ldr	r0, [r7, #12]
 8002a28:	f000 f805 	bl	8002a36 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002a2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8002a2e:	4618      	mov	r0, r3
 8002a30:	3730      	adds	r7, #48	@ 0x30
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}

08002a36 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002a36:	b580      	push	{r7, lr}
 8002a38:	b084      	sub	sp, #16
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	60f8      	str	r0, [r7, #12]
 8002a3e:	60b9      	str	r1, [r7, #8]
 8002a40:	607a      	str	r2, [r7, #4]
 8002a42:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d103      	bne.n	8002a52 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002a4a:	69bb      	ldr	r3, [r7, #24]
 8002a4c:	69ba      	ldr	r2, [r7, #24]
 8002a4e:	601a      	str	r2, [r3, #0]
 8002a50:	e002      	b.n	8002a58 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002a52:	69bb      	ldr	r3, [r7, #24]
 8002a54:	687a      	ldr	r2, [r7, #4]
 8002a56:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002a58:	69bb      	ldr	r3, [r7, #24]
 8002a5a:	68fa      	ldr	r2, [r7, #12]
 8002a5c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002a5e:	69bb      	ldr	r3, [r7, #24]
 8002a60:	68ba      	ldr	r2, [r7, #8]
 8002a62:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002a64:	2101      	movs	r1, #1
 8002a66:	69b8      	ldr	r0, [r7, #24]
 8002a68:	f7ff fefe 	bl	8002868 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002a6c:	69bb      	ldr	r3, [r7, #24]
 8002a6e:	78fa      	ldrb	r2, [r7, #3]
 8002a70:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002a74:	bf00      	nop
 8002a76:	3710      	adds	r7, #16
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}

08002a7c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b08e      	sub	sp, #56	@ 0x38
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	60f8      	str	r0, [r7, #12]
 8002a84:	60b9      	str	r1, [r7, #8]
 8002a86:	607a      	str	r2, [r7, #4]
 8002a88:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8002a92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d10b      	bne.n	8002ab0 <xQueueGenericSend+0x34>
	__asm volatile
 8002a98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a9c:	f383 8811 	msr	BASEPRI, r3
 8002aa0:	f3bf 8f6f 	isb	sy
 8002aa4:	f3bf 8f4f 	dsb	sy
 8002aa8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002aaa:	bf00      	nop
 8002aac:	bf00      	nop
 8002aae:	e7fd      	b.n	8002aac <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d103      	bne.n	8002abe <xQueueGenericSend+0x42>
 8002ab6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d101      	bne.n	8002ac2 <xQueueGenericSend+0x46>
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e000      	b.n	8002ac4 <xQueueGenericSend+0x48>
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d10b      	bne.n	8002ae0 <xQueueGenericSend+0x64>
	__asm volatile
 8002ac8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002acc:	f383 8811 	msr	BASEPRI, r3
 8002ad0:	f3bf 8f6f 	isb	sy
 8002ad4:	f3bf 8f4f 	dsb	sy
 8002ad8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002ada:	bf00      	nop
 8002adc:	bf00      	nop
 8002ade:	e7fd      	b.n	8002adc <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	2b02      	cmp	r3, #2
 8002ae4:	d103      	bne.n	8002aee <xQueueGenericSend+0x72>
 8002ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ae8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002aea:	2b01      	cmp	r3, #1
 8002aec:	d101      	bne.n	8002af2 <xQueueGenericSend+0x76>
 8002aee:	2301      	movs	r3, #1
 8002af0:	e000      	b.n	8002af4 <xQueueGenericSend+0x78>
 8002af2:	2300      	movs	r3, #0
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d10b      	bne.n	8002b10 <xQueueGenericSend+0x94>
	__asm volatile
 8002af8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002afc:	f383 8811 	msr	BASEPRI, r3
 8002b00:	f3bf 8f6f 	isb	sy
 8002b04:	f3bf 8f4f 	dsb	sy
 8002b08:	623b      	str	r3, [r7, #32]
}
 8002b0a:	bf00      	nop
 8002b0c:	bf00      	nop
 8002b0e:	e7fd      	b.n	8002b0c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002b10:	f001 f998 	bl	8003e44 <xTaskGetSchedulerState>
 8002b14:	4603      	mov	r3, r0
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d102      	bne.n	8002b20 <xQueueGenericSend+0xa4>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d101      	bne.n	8002b24 <xQueueGenericSend+0xa8>
 8002b20:	2301      	movs	r3, #1
 8002b22:	e000      	b.n	8002b26 <xQueueGenericSend+0xaa>
 8002b24:	2300      	movs	r3, #0
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d10b      	bne.n	8002b42 <xQueueGenericSend+0xc6>
	__asm volatile
 8002b2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b2e:	f383 8811 	msr	BASEPRI, r3
 8002b32:	f3bf 8f6f 	isb	sy
 8002b36:	f3bf 8f4f 	dsb	sy
 8002b3a:	61fb      	str	r3, [r7, #28]
}
 8002b3c:	bf00      	nop
 8002b3e:	bf00      	nop
 8002b40:	e7fd      	b.n	8002b3e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002b42:	f001 fee9 	bl	8004918 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002b46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b48:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002b4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b4e:	429a      	cmp	r2, r3
 8002b50:	d302      	bcc.n	8002b58 <xQueueGenericSend+0xdc>
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	2b02      	cmp	r3, #2
 8002b56:	d129      	bne.n	8002bac <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002b58:	683a      	ldr	r2, [r7, #0]
 8002b5a:	68b9      	ldr	r1, [r7, #8]
 8002b5c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002b5e:	f000 fa0f 	bl	8002f80 <prvCopyDataToQueue>
 8002b62:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002b64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d010      	beq.n	8002b8e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002b6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b6e:	3324      	adds	r3, #36	@ 0x24
 8002b70:	4618      	mov	r0, r3
 8002b72:	f000 ffa7 	bl	8003ac4 <xTaskRemoveFromEventList>
 8002b76:	4603      	mov	r3, r0
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d013      	beq.n	8002ba4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002b7c:	4b3f      	ldr	r3, [pc, #252]	@ (8002c7c <xQueueGenericSend+0x200>)
 8002b7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002b82:	601a      	str	r2, [r3, #0]
 8002b84:	f3bf 8f4f 	dsb	sy
 8002b88:	f3bf 8f6f 	isb	sy
 8002b8c:	e00a      	b.n	8002ba4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002b8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d007      	beq.n	8002ba4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002b94:	4b39      	ldr	r3, [pc, #228]	@ (8002c7c <xQueueGenericSend+0x200>)
 8002b96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002b9a:	601a      	str	r2, [r3, #0]
 8002b9c:	f3bf 8f4f 	dsb	sy
 8002ba0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002ba4:	f001 feea 	bl	800497c <vPortExitCritical>
				return pdPASS;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	e063      	b.n	8002c74 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d103      	bne.n	8002bba <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002bb2:	f001 fee3 	bl	800497c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	e05c      	b.n	8002c74 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002bba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d106      	bne.n	8002bce <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002bc0:	f107 0314 	add.w	r3, r7, #20
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	f000 ffe1 	bl	8003b8c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002bce:	f001 fed5 	bl	800497c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002bd2:	f000 fd51 	bl	8003678 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002bd6:	f001 fe9f 	bl	8004918 <vPortEnterCritical>
 8002bda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bdc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002be0:	b25b      	sxtb	r3, r3
 8002be2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002be6:	d103      	bne.n	8002bf0 <xQueueGenericSend+0x174>
 8002be8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bea:	2200      	movs	r2, #0
 8002bec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002bf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bf2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002bf6:	b25b      	sxtb	r3, r3
 8002bf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bfc:	d103      	bne.n	8002c06 <xQueueGenericSend+0x18a>
 8002bfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c00:	2200      	movs	r2, #0
 8002c02:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002c06:	f001 feb9 	bl	800497c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002c0a:	1d3a      	adds	r2, r7, #4
 8002c0c:	f107 0314 	add.w	r3, r7, #20
 8002c10:	4611      	mov	r1, r2
 8002c12:	4618      	mov	r0, r3
 8002c14:	f000 ffd0 	bl	8003bb8 <xTaskCheckForTimeOut>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d124      	bne.n	8002c68 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002c1e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002c20:	f000 faa6 	bl	8003170 <prvIsQueueFull>
 8002c24:	4603      	mov	r3, r0
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d018      	beq.n	8002c5c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c2c:	3310      	adds	r3, #16
 8002c2e:	687a      	ldr	r2, [r7, #4]
 8002c30:	4611      	mov	r1, r2
 8002c32:	4618      	mov	r0, r3
 8002c34:	f000 fef4 	bl	8003a20 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002c38:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002c3a:	f000 fa31 	bl	80030a0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002c3e:	f000 fd29 	bl	8003694 <xTaskResumeAll>
 8002c42:	4603      	mov	r3, r0
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	f47f af7c 	bne.w	8002b42 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8002c4a:	4b0c      	ldr	r3, [pc, #48]	@ (8002c7c <xQueueGenericSend+0x200>)
 8002c4c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002c50:	601a      	str	r2, [r3, #0]
 8002c52:	f3bf 8f4f 	dsb	sy
 8002c56:	f3bf 8f6f 	isb	sy
 8002c5a:	e772      	b.n	8002b42 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002c5c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002c5e:	f000 fa1f 	bl	80030a0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002c62:	f000 fd17 	bl	8003694 <xTaskResumeAll>
 8002c66:	e76c      	b.n	8002b42 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002c68:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002c6a:	f000 fa19 	bl	80030a0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002c6e:	f000 fd11 	bl	8003694 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002c72:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	3738      	adds	r7, #56	@ 0x38
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}
 8002c7c:	e000ed04 	.word	0xe000ed04

08002c80 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b090      	sub	sp, #64	@ 0x40
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	60f8      	str	r0, [r7, #12]
 8002c88:	60b9      	str	r1, [r7, #8]
 8002c8a:	607a      	str	r2, [r7, #4]
 8002c8c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8002c92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d10b      	bne.n	8002cb0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8002c98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c9c:	f383 8811 	msr	BASEPRI, r3
 8002ca0:	f3bf 8f6f 	isb	sy
 8002ca4:	f3bf 8f4f 	dsb	sy
 8002ca8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002caa:	bf00      	nop
 8002cac:	bf00      	nop
 8002cae:	e7fd      	b.n	8002cac <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d103      	bne.n	8002cbe <xQueueGenericSendFromISR+0x3e>
 8002cb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d101      	bne.n	8002cc2 <xQueueGenericSendFromISR+0x42>
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	e000      	b.n	8002cc4 <xQueueGenericSendFromISR+0x44>
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d10b      	bne.n	8002ce0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8002cc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ccc:	f383 8811 	msr	BASEPRI, r3
 8002cd0:	f3bf 8f6f 	isb	sy
 8002cd4:	f3bf 8f4f 	dsb	sy
 8002cd8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002cda:	bf00      	nop
 8002cdc:	bf00      	nop
 8002cde:	e7fd      	b.n	8002cdc <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	2b02      	cmp	r3, #2
 8002ce4:	d103      	bne.n	8002cee <xQueueGenericSendFromISR+0x6e>
 8002ce6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ce8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cea:	2b01      	cmp	r3, #1
 8002cec:	d101      	bne.n	8002cf2 <xQueueGenericSendFromISR+0x72>
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e000      	b.n	8002cf4 <xQueueGenericSendFromISR+0x74>
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d10b      	bne.n	8002d10 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8002cf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cfc:	f383 8811 	msr	BASEPRI, r3
 8002d00:	f3bf 8f6f 	isb	sy
 8002d04:	f3bf 8f4f 	dsb	sy
 8002d08:	623b      	str	r3, [r7, #32]
}
 8002d0a:	bf00      	nop
 8002d0c:	bf00      	nop
 8002d0e:	e7fd      	b.n	8002d0c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002d10:	f001 fee2 	bl	8004ad8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002d14:	f3ef 8211 	mrs	r2, BASEPRI
 8002d18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d1c:	f383 8811 	msr	BASEPRI, r3
 8002d20:	f3bf 8f6f 	isb	sy
 8002d24:	f3bf 8f4f 	dsb	sy
 8002d28:	61fa      	str	r2, [r7, #28]
 8002d2a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002d2c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002d2e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002d30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d32:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002d34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d38:	429a      	cmp	r2, r3
 8002d3a:	d302      	bcc.n	8002d42 <xQueueGenericSendFromISR+0xc2>
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	2b02      	cmp	r3, #2
 8002d40:	d12f      	bne.n	8002da2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002d42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d44:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002d48:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002d4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d50:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002d52:	683a      	ldr	r2, [r7, #0]
 8002d54:	68b9      	ldr	r1, [r7, #8]
 8002d56:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8002d58:	f000 f912 	bl	8002f80 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002d5c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8002d60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d64:	d112      	bne.n	8002d8c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002d66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d016      	beq.n	8002d9c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002d6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d70:	3324      	adds	r3, #36	@ 0x24
 8002d72:	4618      	mov	r0, r3
 8002d74:	f000 fea6 	bl	8003ac4 <xTaskRemoveFromEventList>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d00e      	beq.n	8002d9c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d00b      	beq.n	8002d9c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2201      	movs	r2, #1
 8002d88:	601a      	str	r2, [r3, #0]
 8002d8a:	e007      	b.n	8002d9c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002d8c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002d90:	3301      	adds	r3, #1
 8002d92:	b2db      	uxtb	r3, r3
 8002d94:	b25a      	sxtb	r2, r3
 8002d96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8002da0:	e001      	b.n	8002da6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002da2:	2300      	movs	r3, #0
 8002da4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002da6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002da8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002db0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002db2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8002db4:	4618      	mov	r0, r3
 8002db6:	3740      	adds	r7, #64	@ 0x40
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}

08002dbc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b08c      	sub	sp, #48	@ 0x30
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	60f8      	str	r0, [r7, #12]
 8002dc4:	60b9      	str	r1, [r7, #8]
 8002dc6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002dd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d10b      	bne.n	8002dee <xQueueReceive+0x32>
	__asm volatile
 8002dd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002dda:	f383 8811 	msr	BASEPRI, r3
 8002dde:	f3bf 8f6f 	isb	sy
 8002de2:	f3bf 8f4f 	dsb	sy
 8002de6:	623b      	str	r3, [r7, #32]
}
 8002de8:	bf00      	nop
 8002dea:	bf00      	nop
 8002dec:	e7fd      	b.n	8002dea <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002dee:	68bb      	ldr	r3, [r7, #8]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d103      	bne.n	8002dfc <xQueueReceive+0x40>
 8002df4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002df6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d101      	bne.n	8002e00 <xQueueReceive+0x44>
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	e000      	b.n	8002e02 <xQueueReceive+0x46>
 8002e00:	2300      	movs	r3, #0
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d10b      	bne.n	8002e1e <xQueueReceive+0x62>
	__asm volatile
 8002e06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e0a:	f383 8811 	msr	BASEPRI, r3
 8002e0e:	f3bf 8f6f 	isb	sy
 8002e12:	f3bf 8f4f 	dsb	sy
 8002e16:	61fb      	str	r3, [r7, #28]
}
 8002e18:	bf00      	nop
 8002e1a:	bf00      	nop
 8002e1c:	e7fd      	b.n	8002e1a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002e1e:	f001 f811 	bl	8003e44 <xTaskGetSchedulerState>
 8002e22:	4603      	mov	r3, r0
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d102      	bne.n	8002e2e <xQueueReceive+0x72>
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d101      	bne.n	8002e32 <xQueueReceive+0x76>
 8002e2e:	2301      	movs	r3, #1
 8002e30:	e000      	b.n	8002e34 <xQueueReceive+0x78>
 8002e32:	2300      	movs	r3, #0
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d10b      	bne.n	8002e50 <xQueueReceive+0x94>
	__asm volatile
 8002e38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e3c:	f383 8811 	msr	BASEPRI, r3
 8002e40:	f3bf 8f6f 	isb	sy
 8002e44:	f3bf 8f4f 	dsb	sy
 8002e48:	61bb      	str	r3, [r7, #24]
}
 8002e4a:	bf00      	nop
 8002e4c:	bf00      	nop
 8002e4e:	e7fd      	b.n	8002e4c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002e50:	f001 fd62 	bl	8004918 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002e54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e58:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d01f      	beq.n	8002ea0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002e60:	68b9      	ldr	r1, [r7, #8]
 8002e62:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002e64:	f000 f8f6 	bl	8003054 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002e68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e6a:	1e5a      	subs	r2, r3, #1
 8002e6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e6e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002e70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e72:	691b      	ldr	r3, [r3, #16]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d00f      	beq.n	8002e98 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002e78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e7a:	3310      	adds	r3, #16
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	f000 fe21 	bl	8003ac4 <xTaskRemoveFromEventList>
 8002e82:	4603      	mov	r3, r0
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d007      	beq.n	8002e98 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002e88:	4b3c      	ldr	r3, [pc, #240]	@ (8002f7c <xQueueReceive+0x1c0>)
 8002e8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002e8e:	601a      	str	r2, [r3, #0]
 8002e90:	f3bf 8f4f 	dsb	sy
 8002e94:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002e98:	f001 fd70 	bl	800497c <vPortExitCritical>
				return pdPASS;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	e069      	b.n	8002f74 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d103      	bne.n	8002eae <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002ea6:	f001 fd69 	bl	800497c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002eaa:	2300      	movs	r3, #0
 8002eac:	e062      	b.n	8002f74 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002eae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d106      	bne.n	8002ec2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002eb4:	f107 0310 	add.w	r3, r7, #16
 8002eb8:	4618      	mov	r0, r3
 8002eba:	f000 fe67 	bl	8003b8c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002ec2:	f001 fd5b 	bl	800497c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002ec6:	f000 fbd7 	bl	8003678 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002eca:	f001 fd25 	bl	8004918 <vPortEnterCritical>
 8002ece:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ed0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002ed4:	b25b      	sxtb	r3, r3
 8002ed6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eda:	d103      	bne.n	8002ee4 <xQueueReceive+0x128>
 8002edc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ede:	2200      	movs	r2, #0
 8002ee0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002ee4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ee6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002eea:	b25b      	sxtb	r3, r3
 8002eec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ef0:	d103      	bne.n	8002efa <xQueueReceive+0x13e>
 8002ef2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002efa:	f001 fd3f 	bl	800497c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002efe:	1d3a      	adds	r2, r7, #4
 8002f00:	f107 0310 	add.w	r3, r7, #16
 8002f04:	4611      	mov	r1, r2
 8002f06:	4618      	mov	r0, r3
 8002f08:	f000 fe56 	bl	8003bb8 <xTaskCheckForTimeOut>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d123      	bne.n	8002f5a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002f12:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002f14:	f000 f916 	bl	8003144 <prvIsQueueEmpty>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d017      	beq.n	8002f4e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002f1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f20:	3324      	adds	r3, #36	@ 0x24
 8002f22:	687a      	ldr	r2, [r7, #4]
 8002f24:	4611      	mov	r1, r2
 8002f26:	4618      	mov	r0, r3
 8002f28:	f000 fd7a 	bl	8003a20 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002f2c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002f2e:	f000 f8b7 	bl	80030a0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002f32:	f000 fbaf 	bl	8003694 <xTaskResumeAll>
 8002f36:	4603      	mov	r3, r0
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d189      	bne.n	8002e50 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8002f3c:	4b0f      	ldr	r3, [pc, #60]	@ (8002f7c <xQueueReceive+0x1c0>)
 8002f3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002f42:	601a      	str	r2, [r3, #0]
 8002f44:	f3bf 8f4f 	dsb	sy
 8002f48:	f3bf 8f6f 	isb	sy
 8002f4c:	e780      	b.n	8002e50 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002f4e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002f50:	f000 f8a6 	bl	80030a0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002f54:	f000 fb9e 	bl	8003694 <xTaskResumeAll>
 8002f58:	e77a      	b.n	8002e50 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002f5a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002f5c:	f000 f8a0 	bl	80030a0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002f60:	f000 fb98 	bl	8003694 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002f64:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002f66:	f000 f8ed 	bl	8003144 <prvIsQueueEmpty>
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	f43f af6f 	beq.w	8002e50 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002f72:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	3730      	adds	r7, #48	@ 0x30
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bd80      	pop	{r7, pc}
 8002f7c:	e000ed04 	.word	0xe000ed04

08002f80 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b086      	sub	sp, #24
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	60f8      	str	r0, [r7, #12]
 8002f88:	60b9      	str	r1, [r7, #8]
 8002f8a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f94:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d10d      	bne.n	8002fba <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d14d      	bne.n	8003042 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	4618      	mov	r0, r3
 8002fac:	f000 ff68 	bl	8003e80 <xTaskPriorityDisinherit>
 8002fb0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	609a      	str	r2, [r3, #8]
 8002fb8:	e043      	b.n	8003042 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d119      	bne.n	8002ff4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	6858      	ldr	r0, [r3, #4]
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fc8:	461a      	mov	r2, r3
 8002fca:	68b9      	ldr	r1, [r7, #8]
 8002fcc:	f001 ffe0 	bl	8004f90 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	685a      	ldr	r2, [r3, #4]
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fd8:	441a      	add	r2, r3
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	685a      	ldr	r2, [r3, #4]
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	689b      	ldr	r3, [r3, #8]
 8002fe6:	429a      	cmp	r2, r3
 8002fe8:	d32b      	bcc.n	8003042 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681a      	ldr	r2, [r3, #0]
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	605a      	str	r2, [r3, #4]
 8002ff2:	e026      	b.n	8003042 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	68d8      	ldr	r0, [r3, #12]
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ffc:	461a      	mov	r2, r3
 8002ffe:	68b9      	ldr	r1, [r7, #8]
 8003000:	f001 ffc6 	bl	8004f90 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	68da      	ldr	r2, [r3, #12]
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800300c:	425b      	negs	r3, r3
 800300e:	441a      	add	r2, r3
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	68da      	ldr	r2, [r3, #12]
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	429a      	cmp	r2, r3
 800301e:	d207      	bcs.n	8003030 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	689a      	ldr	r2, [r3, #8]
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003028:	425b      	negs	r3, r3
 800302a:	441a      	add	r2, r3
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2b02      	cmp	r3, #2
 8003034:	d105      	bne.n	8003042 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d002      	beq.n	8003042 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800303c:	693b      	ldr	r3, [r7, #16]
 800303e:	3b01      	subs	r3, #1
 8003040:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003042:	693b      	ldr	r3, [r7, #16]
 8003044:	1c5a      	adds	r2, r3, #1
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800304a:	697b      	ldr	r3, [r7, #20]
}
 800304c:	4618      	mov	r0, r3
 800304e:	3718      	adds	r7, #24
 8003050:	46bd      	mov	sp, r7
 8003052:	bd80      	pop	{r7, pc}

08003054 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b082      	sub	sp, #8
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
 800305c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003062:	2b00      	cmp	r3, #0
 8003064:	d018      	beq.n	8003098 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	68da      	ldr	r2, [r3, #12]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800306e:	441a      	add	r2, r3
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	68da      	ldr	r2, [r3, #12]
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	689b      	ldr	r3, [r3, #8]
 800307c:	429a      	cmp	r2, r3
 800307e:	d303      	bcc.n	8003088 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681a      	ldr	r2, [r3, #0]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	68d9      	ldr	r1, [r3, #12]
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003090:	461a      	mov	r2, r3
 8003092:	6838      	ldr	r0, [r7, #0]
 8003094:	f001 ff7c 	bl	8004f90 <memcpy>
	}
}
 8003098:	bf00      	nop
 800309a:	3708      	adds	r7, #8
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}

080030a0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b084      	sub	sp, #16
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80030a8:	f001 fc36 	bl	8004918 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80030b2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80030b4:	e011      	b.n	80030da <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d012      	beq.n	80030e4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	3324      	adds	r3, #36	@ 0x24
 80030c2:	4618      	mov	r0, r3
 80030c4:	f000 fcfe 	bl	8003ac4 <xTaskRemoveFromEventList>
 80030c8:	4603      	mov	r3, r0
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d001      	beq.n	80030d2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80030ce:	f000 fdd7 	bl	8003c80 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80030d2:	7bfb      	ldrb	r3, [r7, #15]
 80030d4:	3b01      	subs	r3, #1
 80030d6:	b2db      	uxtb	r3, r3
 80030d8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80030da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	dce9      	bgt.n	80030b6 <prvUnlockQueue+0x16>
 80030e2:	e000      	b.n	80030e6 <prvUnlockQueue+0x46>
					break;
 80030e4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	22ff      	movs	r2, #255	@ 0xff
 80030ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80030ee:	f001 fc45 	bl	800497c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80030f2:	f001 fc11 	bl	8004918 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80030fc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80030fe:	e011      	b.n	8003124 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	691b      	ldr	r3, [r3, #16]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d012      	beq.n	800312e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	3310      	adds	r3, #16
 800310c:	4618      	mov	r0, r3
 800310e:	f000 fcd9 	bl	8003ac4 <xTaskRemoveFromEventList>
 8003112:	4603      	mov	r3, r0
 8003114:	2b00      	cmp	r3, #0
 8003116:	d001      	beq.n	800311c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003118:	f000 fdb2 	bl	8003c80 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800311c:	7bbb      	ldrb	r3, [r7, #14]
 800311e:	3b01      	subs	r3, #1
 8003120:	b2db      	uxtb	r3, r3
 8003122:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003124:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003128:	2b00      	cmp	r3, #0
 800312a:	dce9      	bgt.n	8003100 <prvUnlockQueue+0x60>
 800312c:	e000      	b.n	8003130 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800312e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	22ff      	movs	r2, #255	@ 0xff
 8003134:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8003138:	f001 fc20 	bl	800497c <vPortExitCritical>
}
 800313c:	bf00      	nop
 800313e:	3710      	adds	r7, #16
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}

08003144 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b084      	sub	sp, #16
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800314c:	f001 fbe4 	bl	8004918 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003154:	2b00      	cmp	r3, #0
 8003156:	d102      	bne.n	800315e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003158:	2301      	movs	r3, #1
 800315a:	60fb      	str	r3, [r7, #12]
 800315c:	e001      	b.n	8003162 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800315e:	2300      	movs	r3, #0
 8003160:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003162:	f001 fc0b 	bl	800497c <vPortExitCritical>

	return xReturn;
 8003166:	68fb      	ldr	r3, [r7, #12]
}
 8003168:	4618      	mov	r0, r3
 800316a:	3710      	adds	r7, #16
 800316c:	46bd      	mov	sp, r7
 800316e:	bd80      	pop	{r7, pc}

08003170 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b084      	sub	sp, #16
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003178:	f001 fbce 	bl	8004918 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003184:	429a      	cmp	r2, r3
 8003186:	d102      	bne.n	800318e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003188:	2301      	movs	r3, #1
 800318a:	60fb      	str	r3, [r7, #12]
 800318c:	e001      	b.n	8003192 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800318e:	2300      	movs	r3, #0
 8003190:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003192:	f001 fbf3 	bl	800497c <vPortExitCritical>

	return xReturn;
 8003196:	68fb      	ldr	r3, [r7, #12]
}
 8003198:	4618      	mov	r0, r3
 800319a:	3710      	adds	r7, #16
 800319c:	46bd      	mov	sp, r7
 800319e:	bd80      	pop	{r7, pc}

080031a0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80031a0:	b480      	push	{r7}
 80031a2:	b085      	sub	sp, #20
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
 80031a8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80031aa:	2300      	movs	r3, #0
 80031ac:	60fb      	str	r3, [r7, #12]
 80031ae:	e014      	b.n	80031da <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80031b0:	4a0f      	ldr	r2, [pc, #60]	@ (80031f0 <vQueueAddToRegistry+0x50>)
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d10b      	bne.n	80031d4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80031bc:	490c      	ldr	r1, [pc, #48]	@ (80031f0 <vQueueAddToRegistry+0x50>)
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	683a      	ldr	r2, [r7, #0]
 80031c2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80031c6:	4a0a      	ldr	r2, [pc, #40]	@ (80031f0 <vQueueAddToRegistry+0x50>)
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	00db      	lsls	r3, r3, #3
 80031cc:	4413      	add	r3, r2
 80031ce:	687a      	ldr	r2, [r7, #4]
 80031d0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80031d2:	e006      	b.n	80031e2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	3301      	adds	r3, #1
 80031d8:	60fb      	str	r3, [r7, #12]
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	2b07      	cmp	r3, #7
 80031de:	d9e7      	bls.n	80031b0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80031e0:	bf00      	nop
 80031e2:	bf00      	nop
 80031e4:	3714      	adds	r7, #20
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr
 80031ee:	bf00      	nop
 80031f0:	20000784 	.word	0x20000784

080031f4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b086      	sub	sp, #24
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	60f8      	str	r0, [r7, #12]
 80031fc:	60b9      	str	r1, [r7, #8]
 80031fe:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003204:	f001 fb88 	bl	8004918 <vPortEnterCritical>
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800320e:	b25b      	sxtb	r3, r3
 8003210:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003214:	d103      	bne.n	800321e <vQueueWaitForMessageRestricted+0x2a>
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	2200      	movs	r2, #0
 800321a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800321e:	697b      	ldr	r3, [r7, #20]
 8003220:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003224:	b25b      	sxtb	r3, r3
 8003226:	f1b3 3fff 	cmp.w	r3, #4294967295
 800322a:	d103      	bne.n	8003234 <vQueueWaitForMessageRestricted+0x40>
 800322c:	697b      	ldr	r3, [r7, #20]
 800322e:	2200      	movs	r2, #0
 8003230:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003234:	f001 fba2 	bl	800497c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800323c:	2b00      	cmp	r3, #0
 800323e:	d106      	bne.n	800324e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003240:	697b      	ldr	r3, [r7, #20]
 8003242:	3324      	adds	r3, #36	@ 0x24
 8003244:	687a      	ldr	r2, [r7, #4]
 8003246:	68b9      	ldr	r1, [r7, #8]
 8003248:	4618      	mov	r0, r3
 800324a:	f000 fc0f 	bl	8003a6c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800324e:	6978      	ldr	r0, [r7, #20]
 8003250:	f7ff ff26 	bl	80030a0 <prvUnlockQueue>
	}
 8003254:	bf00      	nop
 8003256:	3718      	adds	r7, #24
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}

0800325c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800325c:	b580      	push	{r7, lr}
 800325e:	b08e      	sub	sp, #56	@ 0x38
 8003260:	af04      	add	r7, sp, #16
 8003262:	60f8      	str	r0, [r7, #12]
 8003264:	60b9      	str	r1, [r7, #8]
 8003266:	607a      	str	r2, [r7, #4]
 8003268:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800326a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800326c:	2b00      	cmp	r3, #0
 800326e:	d10b      	bne.n	8003288 <xTaskCreateStatic+0x2c>
	__asm volatile
 8003270:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003274:	f383 8811 	msr	BASEPRI, r3
 8003278:	f3bf 8f6f 	isb	sy
 800327c:	f3bf 8f4f 	dsb	sy
 8003280:	623b      	str	r3, [r7, #32]
}
 8003282:	bf00      	nop
 8003284:	bf00      	nop
 8003286:	e7fd      	b.n	8003284 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003288:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800328a:	2b00      	cmp	r3, #0
 800328c:	d10b      	bne.n	80032a6 <xTaskCreateStatic+0x4a>
	__asm volatile
 800328e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003292:	f383 8811 	msr	BASEPRI, r3
 8003296:	f3bf 8f6f 	isb	sy
 800329a:	f3bf 8f4f 	dsb	sy
 800329e:	61fb      	str	r3, [r7, #28]
}
 80032a0:	bf00      	nop
 80032a2:	bf00      	nop
 80032a4:	e7fd      	b.n	80032a2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80032a6:	235c      	movs	r3, #92	@ 0x5c
 80032a8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	2b5c      	cmp	r3, #92	@ 0x5c
 80032ae:	d00b      	beq.n	80032c8 <xTaskCreateStatic+0x6c>
	__asm volatile
 80032b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032b4:	f383 8811 	msr	BASEPRI, r3
 80032b8:	f3bf 8f6f 	isb	sy
 80032bc:	f3bf 8f4f 	dsb	sy
 80032c0:	61bb      	str	r3, [r7, #24]
}
 80032c2:	bf00      	nop
 80032c4:	bf00      	nop
 80032c6:	e7fd      	b.n	80032c4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80032c8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80032ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d01e      	beq.n	800330e <xTaskCreateStatic+0xb2>
 80032d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d01b      	beq.n	800330e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80032d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032d8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80032da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032dc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80032de:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80032e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032e2:	2202      	movs	r2, #2
 80032e4:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80032e8:	2300      	movs	r3, #0
 80032ea:	9303      	str	r3, [sp, #12]
 80032ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ee:	9302      	str	r3, [sp, #8]
 80032f0:	f107 0314 	add.w	r3, r7, #20
 80032f4:	9301      	str	r3, [sp, #4]
 80032f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032f8:	9300      	str	r3, [sp, #0]
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	687a      	ldr	r2, [r7, #4]
 80032fe:	68b9      	ldr	r1, [r7, #8]
 8003300:	68f8      	ldr	r0, [r7, #12]
 8003302:	f000 f850 	bl	80033a6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003306:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003308:	f000 f8de 	bl	80034c8 <prvAddNewTaskToReadyList>
 800330c:	e001      	b.n	8003312 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800330e:	2300      	movs	r3, #0
 8003310:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003312:	697b      	ldr	r3, [r7, #20]
	}
 8003314:	4618      	mov	r0, r3
 8003316:	3728      	adds	r7, #40	@ 0x28
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}

0800331c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800331c:	b580      	push	{r7, lr}
 800331e:	b08c      	sub	sp, #48	@ 0x30
 8003320:	af04      	add	r7, sp, #16
 8003322:	60f8      	str	r0, [r7, #12]
 8003324:	60b9      	str	r1, [r7, #8]
 8003326:	603b      	str	r3, [r7, #0]
 8003328:	4613      	mov	r3, r2
 800332a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800332c:	88fb      	ldrh	r3, [r7, #6]
 800332e:	009b      	lsls	r3, r3, #2
 8003330:	4618      	mov	r0, r3
 8003332:	f001 fc13 	bl	8004b5c <pvPortMalloc>
 8003336:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d00e      	beq.n	800335c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800333e:	205c      	movs	r0, #92	@ 0x5c
 8003340:	f001 fc0c 	bl	8004b5c <pvPortMalloc>
 8003344:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003346:	69fb      	ldr	r3, [r7, #28]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d003      	beq.n	8003354 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800334c:	69fb      	ldr	r3, [r7, #28]
 800334e:	697a      	ldr	r2, [r7, #20]
 8003350:	631a      	str	r2, [r3, #48]	@ 0x30
 8003352:	e005      	b.n	8003360 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003354:	6978      	ldr	r0, [r7, #20]
 8003356:	f001 fccf 	bl	8004cf8 <vPortFree>
 800335a:	e001      	b.n	8003360 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800335c:	2300      	movs	r3, #0
 800335e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003360:	69fb      	ldr	r3, [r7, #28]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d017      	beq.n	8003396 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003366:	69fb      	ldr	r3, [r7, #28]
 8003368:	2200      	movs	r2, #0
 800336a:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800336e:	88fa      	ldrh	r2, [r7, #6]
 8003370:	2300      	movs	r3, #0
 8003372:	9303      	str	r3, [sp, #12]
 8003374:	69fb      	ldr	r3, [r7, #28]
 8003376:	9302      	str	r3, [sp, #8]
 8003378:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800337a:	9301      	str	r3, [sp, #4]
 800337c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800337e:	9300      	str	r3, [sp, #0]
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	68b9      	ldr	r1, [r7, #8]
 8003384:	68f8      	ldr	r0, [r7, #12]
 8003386:	f000 f80e 	bl	80033a6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800338a:	69f8      	ldr	r0, [r7, #28]
 800338c:	f000 f89c 	bl	80034c8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003390:	2301      	movs	r3, #1
 8003392:	61bb      	str	r3, [r7, #24]
 8003394:	e002      	b.n	800339c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003396:	f04f 33ff 	mov.w	r3, #4294967295
 800339a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800339c:	69bb      	ldr	r3, [r7, #24]
	}
 800339e:	4618      	mov	r0, r3
 80033a0:	3720      	adds	r7, #32
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}

080033a6 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80033a6:	b580      	push	{r7, lr}
 80033a8:	b088      	sub	sp, #32
 80033aa:	af00      	add	r7, sp, #0
 80033ac:	60f8      	str	r0, [r7, #12]
 80033ae:	60b9      	str	r1, [r7, #8]
 80033b0:	607a      	str	r2, [r7, #4]
 80033b2:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80033b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033b6:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	009b      	lsls	r3, r3, #2
 80033bc:	461a      	mov	r2, r3
 80033be:	21a5      	movs	r1, #165	@ 0xa5
 80033c0:	f001 fdba 	bl	8004f38 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80033c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80033ce:	3b01      	subs	r3, #1
 80033d0:	009b      	lsls	r3, r3, #2
 80033d2:	4413      	add	r3, r2
 80033d4:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80033d6:	69bb      	ldr	r3, [r7, #24]
 80033d8:	f023 0307 	bic.w	r3, r3, #7
 80033dc:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80033de:	69bb      	ldr	r3, [r7, #24]
 80033e0:	f003 0307 	and.w	r3, r3, #7
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d00b      	beq.n	8003400 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80033e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033ec:	f383 8811 	msr	BASEPRI, r3
 80033f0:	f3bf 8f6f 	isb	sy
 80033f4:	f3bf 8f4f 	dsb	sy
 80033f8:	617b      	str	r3, [r7, #20]
}
 80033fa:	bf00      	nop
 80033fc:	bf00      	nop
 80033fe:	e7fd      	b.n	80033fc <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003400:	68bb      	ldr	r3, [r7, #8]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d01f      	beq.n	8003446 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003406:	2300      	movs	r3, #0
 8003408:	61fb      	str	r3, [r7, #28]
 800340a:	e012      	b.n	8003432 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800340c:	68ba      	ldr	r2, [r7, #8]
 800340e:	69fb      	ldr	r3, [r7, #28]
 8003410:	4413      	add	r3, r2
 8003412:	7819      	ldrb	r1, [r3, #0]
 8003414:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003416:	69fb      	ldr	r3, [r7, #28]
 8003418:	4413      	add	r3, r2
 800341a:	3334      	adds	r3, #52	@ 0x34
 800341c:	460a      	mov	r2, r1
 800341e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003420:	68ba      	ldr	r2, [r7, #8]
 8003422:	69fb      	ldr	r3, [r7, #28]
 8003424:	4413      	add	r3, r2
 8003426:	781b      	ldrb	r3, [r3, #0]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d006      	beq.n	800343a <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800342c:	69fb      	ldr	r3, [r7, #28]
 800342e:	3301      	adds	r3, #1
 8003430:	61fb      	str	r3, [r7, #28]
 8003432:	69fb      	ldr	r3, [r7, #28]
 8003434:	2b0f      	cmp	r3, #15
 8003436:	d9e9      	bls.n	800340c <prvInitialiseNewTask+0x66>
 8003438:	e000      	b.n	800343c <prvInitialiseNewTask+0x96>
			{
				break;
 800343a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800343c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800343e:	2200      	movs	r2, #0
 8003440:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003444:	e003      	b.n	800344e <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003448:	2200      	movs	r2, #0
 800344a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800344e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003450:	2b37      	cmp	r3, #55	@ 0x37
 8003452:	d901      	bls.n	8003458 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003454:	2337      	movs	r3, #55	@ 0x37
 8003456:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800345a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800345c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800345e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003460:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003462:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003466:	2200      	movs	r2, #0
 8003468:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800346a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800346c:	3304      	adds	r3, #4
 800346e:	4618      	mov	r0, r3
 8003470:	f7ff f966 	bl	8002740 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003474:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003476:	3318      	adds	r3, #24
 8003478:	4618      	mov	r0, r3
 800347a:	f7ff f961 	bl	8002740 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800347e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003480:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003482:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003484:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003486:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800348a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800348c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800348e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003490:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003492:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003496:	2200      	movs	r2, #0
 8003498:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800349a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800349c:	2200      	movs	r2, #0
 800349e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80034a2:	683a      	ldr	r2, [r7, #0]
 80034a4:	68f9      	ldr	r1, [r7, #12]
 80034a6:	69b8      	ldr	r0, [r7, #24]
 80034a8:	f001 f908 	bl	80046bc <pxPortInitialiseStack>
 80034ac:	4602      	mov	r2, r0
 80034ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034b0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80034b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d002      	beq.n	80034be <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80034b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80034bc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80034be:	bf00      	nop
 80034c0:	3720      	adds	r7, #32
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}
	...

080034c8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b082      	sub	sp, #8
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80034d0:	f001 fa22 	bl	8004918 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80034d4:	4b2d      	ldr	r3, [pc, #180]	@ (800358c <prvAddNewTaskToReadyList+0xc4>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	3301      	adds	r3, #1
 80034da:	4a2c      	ldr	r2, [pc, #176]	@ (800358c <prvAddNewTaskToReadyList+0xc4>)
 80034dc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80034de:	4b2c      	ldr	r3, [pc, #176]	@ (8003590 <prvAddNewTaskToReadyList+0xc8>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d109      	bne.n	80034fa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80034e6:	4a2a      	ldr	r2, [pc, #168]	@ (8003590 <prvAddNewTaskToReadyList+0xc8>)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80034ec:	4b27      	ldr	r3, [pc, #156]	@ (800358c <prvAddNewTaskToReadyList+0xc4>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	2b01      	cmp	r3, #1
 80034f2:	d110      	bne.n	8003516 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80034f4:	f000 fbe8 	bl	8003cc8 <prvInitialiseTaskLists>
 80034f8:	e00d      	b.n	8003516 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80034fa:	4b26      	ldr	r3, [pc, #152]	@ (8003594 <prvAddNewTaskToReadyList+0xcc>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d109      	bne.n	8003516 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003502:	4b23      	ldr	r3, [pc, #140]	@ (8003590 <prvAddNewTaskToReadyList+0xc8>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800350c:	429a      	cmp	r2, r3
 800350e:	d802      	bhi.n	8003516 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003510:	4a1f      	ldr	r2, [pc, #124]	@ (8003590 <prvAddNewTaskToReadyList+0xc8>)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003516:	4b20      	ldr	r3, [pc, #128]	@ (8003598 <prvAddNewTaskToReadyList+0xd0>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	3301      	adds	r3, #1
 800351c:	4a1e      	ldr	r2, [pc, #120]	@ (8003598 <prvAddNewTaskToReadyList+0xd0>)
 800351e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003520:	4b1d      	ldr	r3, [pc, #116]	@ (8003598 <prvAddNewTaskToReadyList+0xd0>)
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800352c:	4b1b      	ldr	r3, [pc, #108]	@ (800359c <prvAddNewTaskToReadyList+0xd4>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	429a      	cmp	r2, r3
 8003532:	d903      	bls.n	800353c <prvAddNewTaskToReadyList+0x74>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003538:	4a18      	ldr	r2, [pc, #96]	@ (800359c <prvAddNewTaskToReadyList+0xd4>)
 800353a:	6013      	str	r3, [r2, #0]
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003540:	4613      	mov	r3, r2
 8003542:	009b      	lsls	r3, r3, #2
 8003544:	4413      	add	r3, r2
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	4a15      	ldr	r2, [pc, #84]	@ (80035a0 <prvAddNewTaskToReadyList+0xd8>)
 800354a:	441a      	add	r2, r3
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	3304      	adds	r3, #4
 8003550:	4619      	mov	r1, r3
 8003552:	4610      	mov	r0, r2
 8003554:	f7ff f901 	bl	800275a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003558:	f001 fa10 	bl	800497c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800355c:	4b0d      	ldr	r3, [pc, #52]	@ (8003594 <prvAddNewTaskToReadyList+0xcc>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d00e      	beq.n	8003582 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003564:	4b0a      	ldr	r3, [pc, #40]	@ (8003590 <prvAddNewTaskToReadyList+0xc8>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800356e:	429a      	cmp	r2, r3
 8003570:	d207      	bcs.n	8003582 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003572:	4b0c      	ldr	r3, [pc, #48]	@ (80035a4 <prvAddNewTaskToReadyList+0xdc>)
 8003574:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003578:	601a      	str	r2, [r3, #0]
 800357a:	f3bf 8f4f 	dsb	sy
 800357e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003582:	bf00      	nop
 8003584:	3708      	adds	r7, #8
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}
 800358a:	bf00      	nop
 800358c:	20000c98 	.word	0x20000c98
 8003590:	200007c4 	.word	0x200007c4
 8003594:	20000ca4 	.word	0x20000ca4
 8003598:	20000cb4 	.word	0x20000cb4
 800359c:	20000ca0 	.word	0x20000ca0
 80035a0:	200007c8 	.word	0x200007c8
 80035a4:	e000ed04 	.word	0xe000ed04

080035a8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b08a      	sub	sp, #40	@ 0x28
 80035ac:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80035ae:	2300      	movs	r3, #0
 80035b0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80035b2:	2300      	movs	r3, #0
 80035b4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80035b6:	463a      	mov	r2, r7
 80035b8:	1d39      	adds	r1, r7, #4
 80035ba:	f107 0308 	add.w	r3, r7, #8
 80035be:	4618      	mov	r0, r3
 80035c0:	f7ff f86a 	bl	8002698 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80035c4:	6839      	ldr	r1, [r7, #0]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	68ba      	ldr	r2, [r7, #8]
 80035ca:	9202      	str	r2, [sp, #8]
 80035cc:	9301      	str	r3, [sp, #4]
 80035ce:	2300      	movs	r3, #0
 80035d0:	9300      	str	r3, [sp, #0]
 80035d2:	2300      	movs	r3, #0
 80035d4:	460a      	mov	r2, r1
 80035d6:	4922      	ldr	r1, [pc, #136]	@ (8003660 <vTaskStartScheduler+0xb8>)
 80035d8:	4822      	ldr	r0, [pc, #136]	@ (8003664 <vTaskStartScheduler+0xbc>)
 80035da:	f7ff fe3f 	bl	800325c <xTaskCreateStatic>
 80035de:	4603      	mov	r3, r0
 80035e0:	4a21      	ldr	r2, [pc, #132]	@ (8003668 <vTaskStartScheduler+0xc0>)
 80035e2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80035e4:	4b20      	ldr	r3, [pc, #128]	@ (8003668 <vTaskStartScheduler+0xc0>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d002      	beq.n	80035f2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80035ec:	2301      	movs	r3, #1
 80035ee:	617b      	str	r3, [r7, #20]
 80035f0:	e001      	b.n	80035f6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80035f2:	2300      	movs	r3, #0
 80035f4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80035f6:	697b      	ldr	r3, [r7, #20]
 80035f8:	2b01      	cmp	r3, #1
 80035fa:	d102      	bne.n	8003602 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80035fc:	f000 fd04 	bl	8004008 <xTimerCreateTimerTask>
 8003600:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003602:	697b      	ldr	r3, [r7, #20]
 8003604:	2b01      	cmp	r3, #1
 8003606:	d116      	bne.n	8003636 <vTaskStartScheduler+0x8e>
	__asm volatile
 8003608:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800360c:	f383 8811 	msr	BASEPRI, r3
 8003610:	f3bf 8f6f 	isb	sy
 8003614:	f3bf 8f4f 	dsb	sy
 8003618:	613b      	str	r3, [r7, #16]
}
 800361a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800361c:	4b13      	ldr	r3, [pc, #76]	@ (800366c <vTaskStartScheduler+0xc4>)
 800361e:	f04f 32ff 	mov.w	r2, #4294967295
 8003622:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003624:	4b12      	ldr	r3, [pc, #72]	@ (8003670 <vTaskStartScheduler+0xc8>)
 8003626:	2201      	movs	r2, #1
 8003628:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800362a:	4b12      	ldr	r3, [pc, #72]	@ (8003674 <vTaskStartScheduler+0xcc>)
 800362c:	2200      	movs	r2, #0
 800362e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003630:	f001 f8ce 	bl	80047d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003634:	e00f      	b.n	8003656 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003636:	697b      	ldr	r3, [r7, #20]
 8003638:	f1b3 3fff 	cmp.w	r3, #4294967295
 800363c:	d10b      	bne.n	8003656 <vTaskStartScheduler+0xae>
	__asm volatile
 800363e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003642:	f383 8811 	msr	BASEPRI, r3
 8003646:	f3bf 8f6f 	isb	sy
 800364a:	f3bf 8f4f 	dsb	sy
 800364e:	60fb      	str	r3, [r7, #12]
}
 8003650:	bf00      	nop
 8003652:	bf00      	nop
 8003654:	e7fd      	b.n	8003652 <vTaskStartScheduler+0xaa>
}
 8003656:	bf00      	nop
 8003658:	3718      	adds	r7, #24
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}
 800365e:	bf00      	nop
 8003660:	08005004 	.word	0x08005004
 8003664:	08003c99 	.word	0x08003c99
 8003668:	20000cbc 	.word	0x20000cbc
 800366c:	20000cb8 	.word	0x20000cb8
 8003670:	20000ca4 	.word	0x20000ca4
 8003674:	20000c9c 	.word	0x20000c9c

08003678 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003678:	b480      	push	{r7}
 800367a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800367c:	4b04      	ldr	r3, [pc, #16]	@ (8003690 <vTaskSuspendAll+0x18>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	3301      	adds	r3, #1
 8003682:	4a03      	ldr	r2, [pc, #12]	@ (8003690 <vTaskSuspendAll+0x18>)
 8003684:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003686:	bf00      	nop
 8003688:	46bd      	mov	sp, r7
 800368a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368e:	4770      	bx	lr
 8003690:	20000cc0 	.word	0x20000cc0

08003694 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b084      	sub	sp, #16
 8003698:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800369a:	2300      	movs	r3, #0
 800369c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800369e:	2300      	movs	r3, #0
 80036a0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80036a2:	4b42      	ldr	r3, [pc, #264]	@ (80037ac <xTaskResumeAll+0x118>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d10b      	bne.n	80036c2 <xTaskResumeAll+0x2e>
	__asm volatile
 80036aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036ae:	f383 8811 	msr	BASEPRI, r3
 80036b2:	f3bf 8f6f 	isb	sy
 80036b6:	f3bf 8f4f 	dsb	sy
 80036ba:	603b      	str	r3, [r7, #0]
}
 80036bc:	bf00      	nop
 80036be:	bf00      	nop
 80036c0:	e7fd      	b.n	80036be <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80036c2:	f001 f929 	bl	8004918 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80036c6:	4b39      	ldr	r3, [pc, #228]	@ (80037ac <xTaskResumeAll+0x118>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	3b01      	subs	r3, #1
 80036cc:	4a37      	ldr	r2, [pc, #220]	@ (80037ac <xTaskResumeAll+0x118>)
 80036ce:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80036d0:	4b36      	ldr	r3, [pc, #216]	@ (80037ac <xTaskResumeAll+0x118>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d162      	bne.n	800379e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80036d8:	4b35      	ldr	r3, [pc, #212]	@ (80037b0 <xTaskResumeAll+0x11c>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d05e      	beq.n	800379e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80036e0:	e02f      	b.n	8003742 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80036e2:	4b34      	ldr	r3, [pc, #208]	@ (80037b4 <xTaskResumeAll+0x120>)
 80036e4:	68db      	ldr	r3, [r3, #12]
 80036e6:	68db      	ldr	r3, [r3, #12]
 80036e8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	3318      	adds	r3, #24
 80036ee:	4618      	mov	r0, r3
 80036f0:	f7ff f890 	bl	8002814 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	3304      	adds	r3, #4
 80036f8:	4618      	mov	r0, r3
 80036fa:	f7ff f88b 	bl	8002814 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003702:	4b2d      	ldr	r3, [pc, #180]	@ (80037b8 <xTaskResumeAll+0x124>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	429a      	cmp	r2, r3
 8003708:	d903      	bls.n	8003712 <xTaskResumeAll+0x7e>
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800370e:	4a2a      	ldr	r2, [pc, #168]	@ (80037b8 <xTaskResumeAll+0x124>)
 8003710:	6013      	str	r3, [r2, #0]
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003716:	4613      	mov	r3, r2
 8003718:	009b      	lsls	r3, r3, #2
 800371a:	4413      	add	r3, r2
 800371c:	009b      	lsls	r3, r3, #2
 800371e:	4a27      	ldr	r2, [pc, #156]	@ (80037bc <xTaskResumeAll+0x128>)
 8003720:	441a      	add	r2, r3
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	3304      	adds	r3, #4
 8003726:	4619      	mov	r1, r3
 8003728:	4610      	mov	r0, r2
 800372a:	f7ff f816 	bl	800275a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003732:	4b23      	ldr	r3, [pc, #140]	@ (80037c0 <xTaskResumeAll+0x12c>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003738:	429a      	cmp	r2, r3
 800373a:	d302      	bcc.n	8003742 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800373c:	4b21      	ldr	r3, [pc, #132]	@ (80037c4 <xTaskResumeAll+0x130>)
 800373e:	2201      	movs	r2, #1
 8003740:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003742:	4b1c      	ldr	r3, [pc, #112]	@ (80037b4 <xTaskResumeAll+0x120>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d1cb      	bne.n	80036e2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d001      	beq.n	8003754 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003750:	f000 fb58 	bl	8003e04 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003754:	4b1c      	ldr	r3, [pc, #112]	@ (80037c8 <xTaskResumeAll+0x134>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d010      	beq.n	8003782 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003760:	f000 f846 	bl	80037f0 <xTaskIncrementTick>
 8003764:	4603      	mov	r3, r0
 8003766:	2b00      	cmp	r3, #0
 8003768:	d002      	beq.n	8003770 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800376a:	4b16      	ldr	r3, [pc, #88]	@ (80037c4 <xTaskResumeAll+0x130>)
 800376c:	2201      	movs	r2, #1
 800376e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	3b01      	subs	r3, #1
 8003774:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d1f1      	bne.n	8003760 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800377c:	4b12      	ldr	r3, [pc, #72]	@ (80037c8 <xTaskResumeAll+0x134>)
 800377e:	2200      	movs	r2, #0
 8003780:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003782:	4b10      	ldr	r3, [pc, #64]	@ (80037c4 <xTaskResumeAll+0x130>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d009      	beq.n	800379e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800378a:	2301      	movs	r3, #1
 800378c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800378e:	4b0f      	ldr	r3, [pc, #60]	@ (80037cc <xTaskResumeAll+0x138>)
 8003790:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003794:	601a      	str	r2, [r3, #0]
 8003796:	f3bf 8f4f 	dsb	sy
 800379a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800379e:	f001 f8ed 	bl	800497c <vPortExitCritical>

	return xAlreadyYielded;
 80037a2:	68bb      	ldr	r3, [r7, #8]
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	3710      	adds	r7, #16
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}
 80037ac:	20000cc0 	.word	0x20000cc0
 80037b0:	20000c98 	.word	0x20000c98
 80037b4:	20000c58 	.word	0x20000c58
 80037b8:	20000ca0 	.word	0x20000ca0
 80037bc:	200007c8 	.word	0x200007c8
 80037c0:	200007c4 	.word	0x200007c4
 80037c4:	20000cac 	.word	0x20000cac
 80037c8:	20000ca8 	.word	0x20000ca8
 80037cc:	e000ed04 	.word	0xe000ed04

080037d0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80037d0:	b480      	push	{r7}
 80037d2:	b083      	sub	sp, #12
 80037d4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80037d6:	4b05      	ldr	r3, [pc, #20]	@ (80037ec <xTaskGetTickCount+0x1c>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80037dc:	687b      	ldr	r3, [r7, #4]
}
 80037de:	4618      	mov	r0, r3
 80037e0:	370c      	adds	r7, #12
 80037e2:	46bd      	mov	sp, r7
 80037e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e8:	4770      	bx	lr
 80037ea:	bf00      	nop
 80037ec:	20000c9c 	.word	0x20000c9c

080037f0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b086      	sub	sp, #24
 80037f4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80037f6:	2300      	movs	r3, #0
 80037f8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80037fa:	4b4f      	ldr	r3, [pc, #316]	@ (8003938 <xTaskIncrementTick+0x148>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	f040 8090 	bne.w	8003924 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003804:	4b4d      	ldr	r3, [pc, #308]	@ (800393c <xTaskIncrementTick+0x14c>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	3301      	adds	r3, #1
 800380a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800380c:	4a4b      	ldr	r2, [pc, #300]	@ (800393c <xTaskIncrementTick+0x14c>)
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003812:	693b      	ldr	r3, [r7, #16]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d121      	bne.n	800385c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003818:	4b49      	ldr	r3, [pc, #292]	@ (8003940 <xTaskIncrementTick+0x150>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d00b      	beq.n	800383a <xTaskIncrementTick+0x4a>
	__asm volatile
 8003822:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003826:	f383 8811 	msr	BASEPRI, r3
 800382a:	f3bf 8f6f 	isb	sy
 800382e:	f3bf 8f4f 	dsb	sy
 8003832:	603b      	str	r3, [r7, #0]
}
 8003834:	bf00      	nop
 8003836:	bf00      	nop
 8003838:	e7fd      	b.n	8003836 <xTaskIncrementTick+0x46>
 800383a:	4b41      	ldr	r3, [pc, #260]	@ (8003940 <xTaskIncrementTick+0x150>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	60fb      	str	r3, [r7, #12]
 8003840:	4b40      	ldr	r3, [pc, #256]	@ (8003944 <xTaskIncrementTick+0x154>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4a3e      	ldr	r2, [pc, #248]	@ (8003940 <xTaskIncrementTick+0x150>)
 8003846:	6013      	str	r3, [r2, #0]
 8003848:	4a3e      	ldr	r2, [pc, #248]	@ (8003944 <xTaskIncrementTick+0x154>)
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	6013      	str	r3, [r2, #0]
 800384e:	4b3e      	ldr	r3, [pc, #248]	@ (8003948 <xTaskIncrementTick+0x158>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	3301      	adds	r3, #1
 8003854:	4a3c      	ldr	r2, [pc, #240]	@ (8003948 <xTaskIncrementTick+0x158>)
 8003856:	6013      	str	r3, [r2, #0]
 8003858:	f000 fad4 	bl	8003e04 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800385c:	4b3b      	ldr	r3, [pc, #236]	@ (800394c <xTaskIncrementTick+0x15c>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	693a      	ldr	r2, [r7, #16]
 8003862:	429a      	cmp	r2, r3
 8003864:	d349      	bcc.n	80038fa <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003866:	4b36      	ldr	r3, [pc, #216]	@ (8003940 <xTaskIncrementTick+0x150>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d104      	bne.n	800387a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003870:	4b36      	ldr	r3, [pc, #216]	@ (800394c <xTaskIncrementTick+0x15c>)
 8003872:	f04f 32ff 	mov.w	r2, #4294967295
 8003876:	601a      	str	r2, [r3, #0]
					break;
 8003878:	e03f      	b.n	80038fa <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800387a:	4b31      	ldr	r3, [pc, #196]	@ (8003940 <xTaskIncrementTick+0x150>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	68db      	ldr	r3, [r3, #12]
 8003880:	68db      	ldr	r3, [r3, #12]
 8003882:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003884:	68bb      	ldr	r3, [r7, #8]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800388a:	693a      	ldr	r2, [r7, #16]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	429a      	cmp	r2, r3
 8003890:	d203      	bcs.n	800389a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003892:	4a2e      	ldr	r2, [pc, #184]	@ (800394c <xTaskIncrementTick+0x15c>)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003898:	e02f      	b.n	80038fa <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800389a:	68bb      	ldr	r3, [r7, #8]
 800389c:	3304      	adds	r3, #4
 800389e:	4618      	mov	r0, r3
 80038a0:	f7fe ffb8 	bl	8002814 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d004      	beq.n	80038b6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	3318      	adds	r3, #24
 80038b0:	4618      	mov	r0, r3
 80038b2:	f7fe ffaf 	bl	8002814 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038ba:	4b25      	ldr	r3, [pc, #148]	@ (8003950 <xTaskIncrementTick+0x160>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	429a      	cmp	r2, r3
 80038c0:	d903      	bls.n	80038ca <xTaskIncrementTick+0xda>
 80038c2:	68bb      	ldr	r3, [r7, #8]
 80038c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038c6:	4a22      	ldr	r2, [pc, #136]	@ (8003950 <xTaskIncrementTick+0x160>)
 80038c8:	6013      	str	r3, [r2, #0]
 80038ca:	68bb      	ldr	r3, [r7, #8]
 80038cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038ce:	4613      	mov	r3, r2
 80038d0:	009b      	lsls	r3, r3, #2
 80038d2:	4413      	add	r3, r2
 80038d4:	009b      	lsls	r3, r3, #2
 80038d6:	4a1f      	ldr	r2, [pc, #124]	@ (8003954 <xTaskIncrementTick+0x164>)
 80038d8:	441a      	add	r2, r3
 80038da:	68bb      	ldr	r3, [r7, #8]
 80038dc:	3304      	adds	r3, #4
 80038de:	4619      	mov	r1, r3
 80038e0:	4610      	mov	r0, r2
 80038e2:	f7fe ff3a 	bl	800275a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80038e6:	68bb      	ldr	r3, [r7, #8]
 80038e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038ea:	4b1b      	ldr	r3, [pc, #108]	@ (8003958 <xTaskIncrementTick+0x168>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038f0:	429a      	cmp	r2, r3
 80038f2:	d3b8      	bcc.n	8003866 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80038f4:	2301      	movs	r3, #1
 80038f6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80038f8:	e7b5      	b.n	8003866 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80038fa:	4b17      	ldr	r3, [pc, #92]	@ (8003958 <xTaskIncrementTick+0x168>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003900:	4914      	ldr	r1, [pc, #80]	@ (8003954 <xTaskIncrementTick+0x164>)
 8003902:	4613      	mov	r3, r2
 8003904:	009b      	lsls	r3, r3, #2
 8003906:	4413      	add	r3, r2
 8003908:	009b      	lsls	r3, r3, #2
 800390a:	440b      	add	r3, r1
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	2b01      	cmp	r3, #1
 8003910:	d901      	bls.n	8003916 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8003912:	2301      	movs	r3, #1
 8003914:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003916:	4b11      	ldr	r3, [pc, #68]	@ (800395c <xTaskIncrementTick+0x16c>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d007      	beq.n	800392e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800391e:	2301      	movs	r3, #1
 8003920:	617b      	str	r3, [r7, #20]
 8003922:	e004      	b.n	800392e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003924:	4b0e      	ldr	r3, [pc, #56]	@ (8003960 <xTaskIncrementTick+0x170>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	3301      	adds	r3, #1
 800392a:	4a0d      	ldr	r2, [pc, #52]	@ (8003960 <xTaskIncrementTick+0x170>)
 800392c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800392e:	697b      	ldr	r3, [r7, #20]
}
 8003930:	4618      	mov	r0, r3
 8003932:	3718      	adds	r7, #24
 8003934:	46bd      	mov	sp, r7
 8003936:	bd80      	pop	{r7, pc}
 8003938:	20000cc0 	.word	0x20000cc0
 800393c:	20000c9c 	.word	0x20000c9c
 8003940:	20000c50 	.word	0x20000c50
 8003944:	20000c54 	.word	0x20000c54
 8003948:	20000cb0 	.word	0x20000cb0
 800394c:	20000cb8 	.word	0x20000cb8
 8003950:	20000ca0 	.word	0x20000ca0
 8003954:	200007c8 	.word	0x200007c8
 8003958:	200007c4 	.word	0x200007c4
 800395c:	20000cac 	.word	0x20000cac
 8003960:	20000ca8 	.word	0x20000ca8

08003964 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003964:	b480      	push	{r7}
 8003966:	b085      	sub	sp, #20
 8003968:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800396a:	4b28      	ldr	r3, [pc, #160]	@ (8003a0c <vTaskSwitchContext+0xa8>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d003      	beq.n	800397a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003972:	4b27      	ldr	r3, [pc, #156]	@ (8003a10 <vTaskSwitchContext+0xac>)
 8003974:	2201      	movs	r2, #1
 8003976:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003978:	e042      	b.n	8003a00 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800397a:	4b25      	ldr	r3, [pc, #148]	@ (8003a10 <vTaskSwitchContext+0xac>)
 800397c:	2200      	movs	r2, #0
 800397e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003980:	4b24      	ldr	r3, [pc, #144]	@ (8003a14 <vTaskSwitchContext+0xb0>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	60fb      	str	r3, [r7, #12]
 8003986:	e011      	b.n	80039ac <vTaskSwitchContext+0x48>
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d10b      	bne.n	80039a6 <vTaskSwitchContext+0x42>
	__asm volatile
 800398e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003992:	f383 8811 	msr	BASEPRI, r3
 8003996:	f3bf 8f6f 	isb	sy
 800399a:	f3bf 8f4f 	dsb	sy
 800399e:	607b      	str	r3, [r7, #4]
}
 80039a0:	bf00      	nop
 80039a2:	bf00      	nop
 80039a4:	e7fd      	b.n	80039a2 <vTaskSwitchContext+0x3e>
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	3b01      	subs	r3, #1
 80039aa:	60fb      	str	r3, [r7, #12]
 80039ac:	491a      	ldr	r1, [pc, #104]	@ (8003a18 <vTaskSwitchContext+0xb4>)
 80039ae:	68fa      	ldr	r2, [r7, #12]
 80039b0:	4613      	mov	r3, r2
 80039b2:	009b      	lsls	r3, r3, #2
 80039b4:	4413      	add	r3, r2
 80039b6:	009b      	lsls	r3, r3, #2
 80039b8:	440b      	add	r3, r1
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d0e3      	beq.n	8003988 <vTaskSwitchContext+0x24>
 80039c0:	68fa      	ldr	r2, [r7, #12]
 80039c2:	4613      	mov	r3, r2
 80039c4:	009b      	lsls	r3, r3, #2
 80039c6:	4413      	add	r3, r2
 80039c8:	009b      	lsls	r3, r3, #2
 80039ca:	4a13      	ldr	r2, [pc, #76]	@ (8003a18 <vTaskSwitchContext+0xb4>)
 80039cc:	4413      	add	r3, r2
 80039ce:	60bb      	str	r3, [r7, #8]
 80039d0:	68bb      	ldr	r3, [r7, #8]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	685a      	ldr	r2, [r3, #4]
 80039d6:	68bb      	ldr	r3, [r7, #8]
 80039d8:	605a      	str	r2, [r3, #4]
 80039da:	68bb      	ldr	r3, [r7, #8]
 80039dc:	685a      	ldr	r2, [r3, #4]
 80039de:	68bb      	ldr	r3, [r7, #8]
 80039e0:	3308      	adds	r3, #8
 80039e2:	429a      	cmp	r2, r3
 80039e4:	d104      	bne.n	80039f0 <vTaskSwitchContext+0x8c>
 80039e6:	68bb      	ldr	r3, [r7, #8]
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	685a      	ldr	r2, [r3, #4]
 80039ec:	68bb      	ldr	r3, [r7, #8]
 80039ee:	605a      	str	r2, [r3, #4]
 80039f0:	68bb      	ldr	r3, [r7, #8]
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	68db      	ldr	r3, [r3, #12]
 80039f6:	4a09      	ldr	r2, [pc, #36]	@ (8003a1c <vTaskSwitchContext+0xb8>)
 80039f8:	6013      	str	r3, [r2, #0]
 80039fa:	4a06      	ldr	r2, [pc, #24]	@ (8003a14 <vTaskSwitchContext+0xb0>)
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	6013      	str	r3, [r2, #0]
}
 8003a00:	bf00      	nop
 8003a02:	3714      	adds	r7, #20
 8003a04:	46bd      	mov	sp, r7
 8003a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0a:	4770      	bx	lr
 8003a0c:	20000cc0 	.word	0x20000cc0
 8003a10:	20000cac 	.word	0x20000cac
 8003a14:	20000ca0 	.word	0x20000ca0
 8003a18:	200007c8 	.word	0x200007c8
 8003a1c:	200007c4 	.word	0x200007c4

08003a20 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b084      	sub	sp, #16
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
 8003a28:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d10b      	bne.n	8003a48 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8003a30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a34:	f383 8811 	msr	BASEPRI, r3
 8003a38:	f3bf 8f6f 	isb	sy
 8003a3c:	f3bf 8f4f 	dsb	sy
 8003a40:	60fb      	str	r3, [r7, #12]
}
 8003a42:	bf00      	nop
 8003a44:	bf00      	nop
 8003a46:	e7fd      	b.n	8003a44 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003a48:	4b07      	ldr	r3, [pc, #28]	@ (8003a68 <vTaskPlaceOnEventList+0x48>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	3318      	adds	r3, #24
 8003a4e:	4619      	mov	r1, r3
 8003a50:	6878      	ldr	r0, [r7, #4]
 8003a52:	f7fe fea6 	bl	80027a2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003a56:	2101      	movs	r1, #1
 8003a58:	6838      	ldr	r0, [r7, #0]
 8003a5a:	f000 fa81 	bl	8003f60 <prvAddCurrentTaskToDelayedList>
}
 8003a5e:	bf00      	nop
 8003a60:	3710      	adds	r7, #16
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd80      	pop	{r7, pc}
 8003a66:	bf00      	nop
 8003a68:	200007c4 	.word	0x200007c4

08003a6c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b086      	sub	sp, #24
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	60f8      	str	r0, [r7, #12]
 8003a74:	60b9      	str	r1, [r7, #8]
 8003a76:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d10b      	bne.n	8003a96 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8003a7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a82:	f383 8811 	msr	BASEPRI, r3
 8003a86:	f3bf 8f6f 	isb	sy
 8003a8a:	f3bf 8f4f 	dsb	sy
 8003a8e:	617b      	str	r3, [r7, #20]
}
 8003a90:	bf00      	nop
 8003a92:	bf00      	nop
 8003a94:	e7fd      	b.n	8003a92 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003a96:	4b0a      	ldr	r3, [pc, #40]	@ (8003ac0 <vTaskPlaceOnEventListRestricted+0x54>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	3318      	adds	r3, #24
 8003a9c:	4619      	mov	r1, r3
 8003a9e:	68f8      	ldr	r0, [r7, #12]
 8003aa0:	f7fe fe5b 	bl	800275a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d002      	beq.n	8003ab0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8003aaa:	f04f 33ff 	mov.w	r3, #4294967295
 8003aae:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003ab0:	6879      	ldr	r1, [r7, #4]
 8003ab2:	68b8      	ldr	r0, [r7, #8]
 8003ab4:	f000 fa54 	bl	8003f60 <prvAddCurrentTaskToDelayedList>
	}
 8003ab8:	bf00      	nop
 8003aba:	3718      	adds	r7, #24
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bd80      	pop	{r7, pc}
 8003ac0:	200007c4 	.word	0x200007c4

08003ac4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b086      	sub	sp, #24
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	68db      	ldr	r3, [r3, #12]
 8003ad0:	68db      	ldr	r3, [r3, #12]
 8003ad2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003ad4:	693b      	ldr	r3, [r7, #16]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d10b      	bne.n	8003af2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8003ada:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ade:	f383 8811 	msr	BASEPRI, r3
 8003ae2:	f3bf 8f6f 	isb	sy
 8003ae6:	f3bf 8f4f 	dsb	sy
 8003aea:	60fb      	str	r3, [r7, #12]
}
 8003aec:	bf00      	nop
 8003aee:	bf00      	nop
 8003af0:	e7fd      	b.n	8003aee <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003af2:	693b      	ldr	r3, [r7, #16]
 8003af4:	3318      	adds	r3, #24
 8003af6:	4618      	mov	r0, r3
 8003af8:	f7fe fe8c 	bl	8002814 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003afc:	4b1d      	ldr	r3, [pc, #116]	@ (8003b74 <xTaskRemoveFromEventList+0xb0>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d11d      	bne.n	8003b40 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003b04:	693b      	ldr	r3, [r7, #16]
 8003b06:	3304      	adds	r3, #4
 8003b08:	4618      	mov	r0, r3
 8003b0a:	f7fe fe83 	bl	8002814 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b12:	4b19      	ldr	r3, [pc, #100]	@ (8003b78 <xTaskRemoveFromEventList+0xb4>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	429a      	cmp	r2, r3
 8003b18:	d903      	bls.n	8003b22 <xTaskRemoveFromEventList+0x5e>
 8003b1a:	693b      	ldr	r3, [r7, #16]
 8003b1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b1e:	4a16      	ldr	r2, [pc, #88]	@ (8003b78 <xTaskRemoveFromEventList+0xb4>)
 8003b20:	6013      	str	r3, [r2, #0]
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b26:	4613      	mov	r3, r2
 8003b28:	009b      	lsls	r3, r3, #2
 8003b2a:	4413      	add	r3, r2
 8003b2c:	009b      	lsls	r3, r3, #2
 8003b2e:	4a13      	ldr	r2, [pc, #76]	@ (8003b7c <xTaskRemoveFromEventList+0xb8>)
 8003b30:	441a      	add	r2, r3
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	3304      	adds	r3, #4
 8003b36:	4619      	mov	r1, r3
 8003b38:	4610      	mov	r0, r2
 8003b3a:	f7fe fe0e 	bl	800275a <vListInsertEnd>
 8003b3e:	e005      	b.n	8003b4c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003b40:	693b      	ldr	r3, [r7, #16]
 8003b42:	3318      	adds	r3, #24
 8003b44:	4619      	mov	r1, r3
 8003b46:	480e      	ldr	r0, [pc, #56]	@ (8003b80 <xTaskRemoveFromEventList+0xbc>)
 8003b48:	f7fe fe07 	bl	800275a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b50:	4b0c      	ldr	r3, [pc, #48]	@ (8003b84 <xTaskRemoveFromEventList+0xc0>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b56:	429a      	cmp	r2, r3
 8003b58:	d905      	bls.n	8003b66 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003b5e:	4b0a      	ldr	r3, [pc, #40]	@ (8003b88 <xTaskRemoveFromEventList+0xc4>)
 8003b60:	2201      	movs	r2, #1
 8003b62:	601a      	str	r2, [r3, #0]
 8003b64:	e001      	b.n	8003b6a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8003b66:	2300      	movs	r3, #0
 8003b68:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003b6a:	697b      	ldr	r3, [r7, #20]
}
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	3718      	adds	r7, #24
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bd80      	pop	{r7, pc}
 8003b74:	20000cc0 	.word	0x20000cc0
 8003b78:	20000ca0 	.word	0x20000ca0
 8003b7c:	200007c8 	.word	0x200007c8
 8003b80:	20000c58 	.word	0x20000c58
 8003b84:	200007c4 	.word	0x200007c4
 8003b88:	20000cac 	.word	0x20000cac

08003b8c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	b083      	sub	sp, #12
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003b94:	4b06      	ldr	r3, [pc, #24]	@ (8003bb0 <vTaskInternalSetTimeOutState+0x24>)
 8003b96:	681a      	ldr	r2, [r3, #0]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003b9c:	4b05      	ldr	r3, [pc, #20]	@ (8003bb4 <vTaskInternalSetTimeOutState+0x28>)
 8003b9e:	681a      	ldr	r2, [r3, #0]
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	605a      	str	r2, [r3, #4]
}
 8003ba4:	bf00      	nop
 8003ba6:	370c      	adds	r7, #12
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bae:	4770      	bx	lr
 8003bb0:	20000cb0 	.word	0x20000cb0
 8003bb4:	20000c9c 	.word	0x20000c9c

08003bb8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b088      	sub	sp, #32
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
 8003bc0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d10b      	bne.n	8003be0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8003bc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bcc:	f383 8811 	msr	BASEPRI, r3
 8003bd0:	f3bf 8f6f 	isb	sy
 8003bd4:	f3bf 8f4f 	dsb	sy
 8003bd8:	613b      	str	r3, [r7, #16]
}
 8003bda:	bf00      	nop
 8003bdc:	bf00      	nop
 8003bde:	e7fd      	b.n	8003bdc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d10b      	bne.n	8003bfe <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8003be6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bea:	f383 8811 	msr	BASEPRI, r3
 8003bee:	f3bf 8f6f 	isb	sy
 8003bf2:	f3bf 8f4f 	dsb	sy
 8003bf6:	60fb      	str	r3, [r7, #12]
}
 8003bf8:	bf00      	nop
 8003bfa:	bf00      	nop
 8003bfc:	e7fd      	b.n	8003bfa <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8003bfe:	f000 fe8b 	bl	8004918 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003c02:	4b1d      	ldr	r3, [pc, #116]	@ (8003c78 <xTaskCheckForTimeOut+0xc0>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	69ba      	ldr	r2, [r7, #24]
 8003c0e:	1ad3      	subs	r3, r2, r3
 8003c10:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c1a:	d102      	bne.n	8003c22 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	61fb      	str	r3, [r7, #28]
 8003c20:	e023      	b.n	8003c6a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681a      	ldr	r2, [r3, #0]
 8003c26:	4b15      	ldr	r3, [pc, #84]	@ (8003c7c <xTaskCheckForTimeOut+0xc4>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	429a      	cmp	r2, r3
 8003c2c:	d007      	beq.n	8003c3e <xTaskCheckForTimeOut+0x86>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	69ba      	ldr	r2, [r7, #24]
 8003c34:	429a      	cmp	r2, r3
 8003c36:	d302      	bcc.n	8003c3e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	61fb      	str	r3, [r7, #28]
 8003c3c:	e015      	b.n	8003c6a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	697a      	ldr	r2, [r7, #20]
 8003c44:	429a      	cmp	r2, r3
 8003c46:	d20b      	bcs.n	8003c60 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	681a      	ldr	r2, [r3, #0]
 8003c4c:	697b      	ldr	r3, [r7, #20]
 8003c4e:	1ad2      	subs	r2, r2, r3
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003c54:	6878      	ldr	r0, [r7, #4]
 8003c56:	f7ff ff99 	bl	8003b8c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	61fb      	str	r3, [r7, #28]
 8003c5e:	e004      	b.n	8003c6a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	2200      	movs	r2, #0
 8003c64:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003c66:	2301      	movs	r3, #1
 8003c68:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003c6a:	f000 fe87 	bl	800497c <vPortExitCritical>

	return xReturn;
 8003c6e:	69fb      	ldr	r3, [r7, #28]
}
 8003c70:	4618      	mov	r0, r3
 8003c72:	3720      	adds	r7, #32
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}
 8003c78:	20000c9c 	.word	0x20000c9c
 8003c7c:	20000cb0 	.word	0x20000cb0

08003c80 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003c80:	b480      	push	{r7}
 8003c82:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003c84:	4b03      	ldr	r3, [pc, #12]	@ (8003c94 <vTaskMissedYield+0x14>)
 8003c86:	2201      	movs	r2, #1
 8003c88:	601a      	str	r2, [r3, #0]
}
 8003c8a:	bf00      	nop
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c92:	4770      	bx	lr
 8003c94:	20000cac 	.word	0x20000cac

08003c98 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b082      	sub	sp, #8
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003ca0:	f000 f852 	bl	8003d48 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003ca4:	4b06      	ldr	r3, [pc, #24]	@ (8003cc0 <prvIdleTask+0x28>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	2b01      	cmp	r3, #1
 8003caa:	d9f9      	bls.n	8003ca0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003cac:	4b05      	ldr	r3, [pc, #20]	@ (8003cc4 <prvIdleTask+0x2c>)
 8003cae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003cb2:	601a      	str	r2, [r3, #0]
 8003cb4:	f3bf 8f4f 	dsb	sy
 8003cb8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003cbc:	e7f0      	b.n	8003ca0 <prvIdleTask+0x8>
 8003cbe:	bf00      	nop
 8003cc0:	200007c8 	.word	0x200007c8
 8003cc4:	e000ed04 	.word	0xe000ed04

08003cc8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b082      	sub	sp, #8
 8003ccc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003cce:	2300      	movs	r3, #0
 8003cd0:	607b      	str	r3, [r7, #4]
 8003cd2:	e00c      	b.n	8003cee <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003cd4:	687a      	ldr	r2, [r7, #4]
 8003cd6:	4613      	mov	r3, r2
 8003cd8:	009b      	lsls	r3, r3, #2
 8003cda:	4413      	add	r3, r2
 8003cdc:	009b      	lsls	r3, r3, #2
 8003cde:	4a12      	ldr	r2, [pc, #72]	@ (8003d28 <prvInitialiseTaskLists+0x60>)
 8003ce0:	4413      	add	r3, r2
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	f7fe fd0c 	bl	8002700 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	3301      	adds	r3, #1
 8003cec:	607b      	str	r3, [r7, #4]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2b37      	cmp	r3, #55	@ 0x37
 8003cf2:	d9ef      	bls.n	8003cd4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003cf4:	480d      	ldr	r0, [pc, #52]	@ (8003d2c <prvInitialiseTaskLists+0x64>)
 8003cf6:	f7fe fd03 	bl	8002700 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003cfa:	480d      	ldr	r0, [pc, #52]	@ (8003d30 <prvInitialiseTaskLists+0x68>)
 8003cfc:	f7fe fd00 	bl	8002700 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003d00:	480c      	ldr	r0, [pc, #48]	@ (8003d34 <prvInitialiseTaskLists+0x6c>)
 8003d02:	f7fe fcfd 	bl	8002700 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003d06:	480c      	ldr	r0, [pc, #48]	@ (8003d38 <prvInitialiseTaskLists+0x70>)
 8003d08:	f7fe fcfa 	bl	8002700 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003d0c:	480b      	ldr	r0, [pc, #44]	@ (8003d3c <prvInitialiseTaskLists+0x74>)
 8003d0e:	f7fe fcf7 	bl	8002700 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003d12:	4b0b      	ldr	r3, [pc, #44]	@ (8003d40 <prvInitialiseTaskLists+0x78>)
 8003d14:	4a05      	ldr	r2, [pc, #20]	@ (8003d2c <prvInitialiseTaskLists+0x64>)
 8003d16:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003d18:	4b0a      	ldr	r3, [pc, #40]	@ (8003d44 <prvInitialiseTaskLists+0x7c>)
 8003d1a:	4a05      	ldr	r2, [pc, #20]	@ (8003d30 <prvInitialiseTaskLists+0x68>)
 8003d1c:	601a      	str	r2, [r3, #0]
}
 8003d1e:	bf00      	nop
 8003d20:	3708      	adds	r7, #8
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bd80      	pop	{r7, pc}
 8003d26:	bf00      	nop
 8003d28:	200007c8 	.word	0x200007c8
 8003d2c:	20000c28 	.word	0x20000c28
 8003d30:	20000c3c 	.word	0x20000c3c
 8003d34:	20000c58 	.word	0x20000c58
 8003d38:	20000c6c 	.word	0x20000c6c
 8003d3c:	20000c84 	.word	0x20000c84
 8003d40:	20000c50 	.word	0x20000c50
 8003d44:	20000c54 	.word	0x20000c54

08003d48 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b082      	sub	sp, #8
 8003d4c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003d4e:	e019      	b.n	8003d84 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003d50:	f000 fde2 	bl	8004918 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d54:	4b10      	ldr	r3, [pc, #64]	@ (8003d98 <prvCheckTasksWaitingTermination+0x50>)
 8003d56:	68db      	ldr	r3, [r3, #12]
 8003d58:	68db      	ldr	r3, [r3, #12]
 8003d5a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	3304      	adds	r3, #4
 8003d60:	4618      	mov	r0, r3
 8003d62:	f7fe fd57 	bl	8002814 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003d66:	4b0d      	ldr	r3, [pc, #52]	@ (8003d9c <prvCheckTasksWaitingTermination+0x54>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	3b01      	subs	r3, #1
 8003d6c:	4a0b      	ldr	r2, [pc, #44]	@ (8003d9c <prvCheckTasksWaitingTermination+0x54>)
 8003d6e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003d70:	4b0b      	ldr	r3, [pc, #44]	@ (8003da0 <prvCheckTasksWaitingTermination+0x58>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	3b01      	subs	r3, #1
 8003d76:	4a0a      	ldr	r2, [pc, #40]	@ (8003da0 <prvCheckTasksWaitingTermination+0x58>)
 8003d78:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003d7a:	f000 fdff 	bl	800497c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003d7e:	6878      	ldr	r0, [r7, #4]
 8003d80:	f000 f810 	bl	8003da4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003d84:	4b06      	ldr	r3, [pc, #24]	@ (8003da0 <prvCheckTasksWaitingTermination+0x58>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d1e1      	bne.n	8003d50 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003d8c:	bf00      	nop
 8003d8e:	bf00      	nop
 8003d90:	3708      	adds	r7, #8
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}
 8003d96:	bf00      	nop
 8003d98:	20000c6c 	.word	0x20000c6c
 8003d9c:	20000c98 	.word	0x20000c98
 8003da0:	20000c80 	.word	0x20000c80

08003da4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b084      	sub	sp, #16
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d108      	bne.n	8003dc8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f000 ff9c 	bl	8004cf8 <vPortFree>
				vPortFree( pxTCB );
 8003dc0:	6878      	ldr	r0, [r7, #4]
 8003dc2:	f000 ff99 	bl	8004cf8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003dc6:	e019      	b.n	8003dfc <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8003dce:	2b01      	cmp	r3, #1
 8003dd0:	d103      	bne.n	8003dda <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8003dd2:	6878      	ldr	r0, [r7, #4]
 8003dd4:	f000 ff90 	bl	8004cf8 <vPortFree>
	}
 8003dd8:	e010      	b.n	8003dfc <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8003de0:	2b02      	cmp	r3, #2
 8003de2:	d00b      	beq.n	8003dfc <prvDeleteTCB+0x58>
	__asm volatile
 8003de4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003de8:	f383 8811 	msr	BASEPRI, r3
 8003dec:	f3bf 8f6f 	isb	sy
 8003df0:	f3bf 8f4f 	dsb	sy
 8003df4:	60fb      	str	r3, [r7, #12]
}
 8003df6:	bf00      	nop
 8003df8:	bf00      	nop
 8003dfa:	e7fd      	b.n	8003df8 <prvDeleteTCB+0x54>
	}
 8003dfc:	bf00      	nop
 8003dfe:	3710      	adds	r7, #16
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bd80      	pop	{r7, pc}

08003e04 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003e04:	b480      	push	{r7}
 8003e06:	b083      	sub	sp, #12
 8003e08:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003e0a:	4b0c      	ldr	r3, [pc, #48]	@ (8003e3c <prvResetNextTaskUnblockTime+0x38>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d104      	bne.n	8003e1e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003e14:	4b0a      	ldr	r3, [pc, #40]	@ (8003e40 <prvResetNextTaskUnblockTime+0x3c>)
 8003e16:	f04f 32ff 	mov.w	r2, #4294967295
 8003e1a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003e1c:	e008      	b.n	8003e30 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e1e:	4b07      	ldr	r3, [pc, #28]	@ (8003e3c <prvResetNextTaskUnblockTime+0x38>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	68db      	ldr	r3, [r3, #12]
 8003e24:	68db      	ldr	r3, [r3, #12]
 8003e26:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	4a04      	ldr	r2, [pc, #16]	@ (8003e40 <prvResetNextTaskUnblockTime+0x3c>)
 8003e2e:	6013      	str	r3, [r2, #0]
}
 8003e30:	bf00      	nop
 8003e32:	370c      	adds	r7, #12
 8003e34:	46bd      	mov	sp, r7
 8003e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3a:	4770      	bx	lr
 8003e3c:	20000c50 	.word	0x20000c50
 8003e40:	20000cb8 	.word	0x20000cb8

08003e44 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003e44:	b480      	push	{r7}
 8003e46:	b083      	sub	sp, #12
 8003e48:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003e4a:	4b0b      	ldr	r3, [pc, #44]	@ (8003e78 <xTaskGetSchedulerState+0x34>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d102      	bne.n	8003e58 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003e52:	2301      	movs	r3, #1
 8003e54:	607b      	str	r3, [r7, #4]
 8003e56:	e008      	b.n	8003e6a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003e58:	4b08      	ldr	r3, [pc, #32]	@ (8003e7c <xTaskGetSchedulerState+0x38>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d102      	bne.n	8003e66 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003e60:	2302      	movs	r3, #2
 8003e62:	607b      	str	r3, [r7, #4]
 8003e64:	e001      	b.n	8003e6a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003e66:	2300      	movs	r3, #0
 8003e68:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003e6a:	687b      	ldr	r3, [r7, #4]
	}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	370c      	adds	r7, #12
 8003e70:	46bd      	mov	sp, r7
 8003e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e76:	4770      	bx	lr
 8003e78:	20000ca4 	.word	0x20000ca4
 8003e7c:	20000cc0 	.word	0x20000cc0

08003e80 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b086      	sub	sp, #24
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d058      	beq.n	8003f48 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003e96:	4b2f      	ldr	r3, [pc, #188]	@ (8003f54 <xTaskPriorityDisinherit+0xd4>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	693a      	ldr	r2, [r7, #16]
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	d00b      	beq.n	8003eb8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8003ea0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ea4:	f383 8811 	msr	BASEPRI, r3
 8003ea8:	f3bf 8f6f 	isb	sy
 8003eac:	f3bf 8f4f 	dsb	sy
 8003eb0:	60fb      	str	r3, [r7, #12]
}
 8003eb2:	bf00      	nop
 8003eb4:	bf00      	nop
 8003eb6:	e7fd      	b.n	8003eb4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8003eb8:	693b      	ldr	r3, [r7, #16]
 8003eba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d10b      	bne.n	8003ed8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8003ec0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ec4:	f383 8811 	msr	BASEPRI, r3
 8003ec8:	f3bf 8f6f 	isb	sy
 8003ecc:	f3bf 8f4f 	dsb	sy
 8003ed0:	60bb      	str	r3, [r7, #8]
}
 8003ed2:	bf00      	nop
 8003ed4:	bf00      	nop
 8003ed6:	e7fd      	b.n	8003ed4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8003ed8:	693b      	ldr	r3, [r7, #16]
 8003eda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003edc:	1e5a      	subs	r2, r3, #1
 8003ede:	693b      	ldr	r3, [r7, #16]
 8003ee0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003eea:	429a      	cmp	r2, r3
 8003eec:	d02c      	beq.n	8003f48 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d128      	bne.n	8003f48 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	3304      	adds	r3, #4
 8003efa:	4618      	mov	r0, r3
 8003efc:	f7fe fc8a 	bl	8002814 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003f00:	693b      	ldr	r3, [r7, #16]
 8003f02:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f08:	693b      	ldr	r3, [r7, #16]
 8003f0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f0c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003f14:	693b      	ldr	r3, [r7, #16]
 8003f16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f18:	4b0f      	ldr	r3, [pc, #60]	@ (8003f58 <xTaskPriorityDisinherit+0xd8>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	d903      	bls.n	8003f28 <xTaskPriorityDisinherit+0xa8>
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f24:	4a0c      	ldr	r2, [pc, #48]	@ (8003f58 <xTaskPriorityDisinherit+0xd8>)
 8003f26:	6013      	str	r3, [r2, #0]
 8003f28:	693b      	ldr	r3, [r7, #16]
 8003f2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f2c:	4613      	mov	r3, r2
 8003f2e:	009b      	lsls	r3, r3, #2
 8003f30:	4413      	add	r3, r2
 8003f32:	009b      	lsls	r3, r3, #2
 8003f34:	4a09      	ldr	r2, [pc, #36]	@ (8003f5c <xTaskPriorityDisinherit+0xdc>)
 8003f36:	441a      	add	r2, r3
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	3304      	adds	r3, #4
 8003f3c:	4619      	mov	r1, r3
 8003f3e:	4610      	mov	r0, r2
 8003f40:	f7fe fc0b 	bl	800275a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003f44:	2301      	movs	r3, #1
 8003f46:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003f48:	697b      	ldr	r3, [r7, #20]
	}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	3718      	adds	r7, #24
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}
 8003f52:	bf00      	nop
 8003f54:	200007c4 	.word	0x200007c4
 8003f58:	20000ca0 	.word	0x20000ca0
 8003f5c:	200007c8 	.word	0x200007c8

08003f60 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b084      	sub	sp, #16
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
 8003f68:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003f6a:	4b21      	ldr	r3, [pc, #132]	@ (8003ff0 <prvAddCurrentTaskToDelayedList+0x90>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003f70:	4b20      	ldr	r3, [pc, #128]	@ (8003ff4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	3304      	adds	r3, #4
 8003f76:	4618      	mov	r0, r3
 8003f78:	f7fe fc4c 	bl	8002814 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f82:	d10a      	bne.n	8003f9a <prvAddCurrentTaskToDelayedList+0x3a>
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d007      	beq.n	8003f9a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003f8a:	4b1a      	ldr	r3, [pc, #104]	@ (8003ff4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	3304      	adds	r3, #4
 8003f90:	4619      	mov	r1, r3
 8003f92:	4819      	ldr	r0, [pc, #100]	@ (8003ff8 <prvAddCurrentTaskToDelayedList+0x98>)
 8003f94:	f7fe fbe1 	bl	800275a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003f98:	e026      	b.n	8003fe8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003f9a:	68fa      	ldr	r2, [r7, #12]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	4413      	add	r3, r2
 8003fa0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003fa2:	4b14      	ldr	r3, [pc, #80]	@ (8003ff4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	68ba      	ldr	r2, [r7, #8]
 8003fa8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003faa:	68ba      	ldr	r2, [r7, #8]
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	429a      	cmp	r2, r3
 8003fb0:	d209      	bcs.n	8003fc6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003fb2:	4b12      	ldr	r3, [pc, #72]	@ (8003ffc <prvAddCurrentTaskToDelayedList+0x9c>)
 8003fb4:	681a      	ldr	r2, [r3, #0]
 8003fb6:	4b0f      	ldr	r3, [pc, #60]	@ (8003ff4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	3304      	adds	r3, #4
 8003fbc:	4619      	mov	r1, r3
 8003fbe:	4610      	mov	r0, r2
 8003fc0:	f7fe fbef 	bl	80027a2 <vListInsert>
}
 8003fc4:	e010      	b.n	8003fe8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003fc6:	4b0e      	ldr	r3, [pc, #56]	@ (8004000 <prvAddCurrentTaskToDelayedList+0xa0>)
 8003fc8:	681a      	ldr	r2, [r3, #0]
 8003fca:	4b0a      	ldr	r3, [pc, #40]	@ (8003ff4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	3304      	adds	r3, #4
 8003fd0:	4619      	mov	r1, r3
 8003fd2:	4610      	mov	r0, r2
 8003fd4:	f7fe fbe5 	bl	80027a2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003fd8:	4b0a      	ldr	r3, [pc, #40]	@ (8004004 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	68ba      	ldr	r2, [r7, #8]
 8003fde:	429a      	cmp	r2, r3
 8003fe0:	d202      	bcs.n	8003fe8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8003fe2:	4a08      	ldr	r2, [pc, #32]	@ (8004004 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003fe4:	68bb      	ldr	r3, [r7, #8]
 8003fe6:	6013      	str	r3, [r2, #0]
}
 8003fe8:	bf00      	nop
 8003fea:	3710      	adds	r7, #16
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}
 8003ff0:	20000c9c 	.word	0x20000c9c
 8003ff4:	200007c4 	.word	0x200007c4
 8003ff8:	20000c84 	.word	0x20000c84
 8003ffc:	20000c54 	.word	0x20000c54
 8004000:	20000c50 	.word	0x20000c50
 8004004:	20000cb8 	.word	0x20000cb8

08004008 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b08a      	sub	sp, #40	@ 0x28
 800400c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800400e:	2300      	movs	r3, #0
 8004010:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004012:	f000 fb13 	bl	800463c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004016:	4b1d      	ldr	r3, [pc, #116]	@ (800408c <xTimerCreateTimerTask+0x84>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d021      	beq.n	8004062 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800401e:	2300      	movs	r3, #0
 8004020:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004022:	2300      	movs	r3, #0
 8004024:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004026:	1d3a      	adds	r2, r7, #4
 8004028:	f107 0108 	add.w	r1, r7, #8
 800402c:	f107 030c 	add.w	r3, r7, #12
 8004030:	4618      	mov	r0, r3
 8004032:	f7fe fb4b 	bl	80026cc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004036:	6879      	ldr	r1, [r7, #4]
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	68fa      	ldr	r2, [r7, #12]
 800403c:	9202      	str	r2, [sp, #8]
 800403e:	9301      	str	r3, [sp, #4]
 8004040:	2302      	movs	r3, #2
 8004042:	9300      	str	r3, [sp, #0]
 8004044:	2300      	movs	r3, #0
 8004046:	460a      	mov	r2, r1
 8004048:	4911      	ldr	r1, [pc, #68]	@ (8004090 <xTimerCreateTimerTask+0x88>)
 800404a:	4812      	ldr	r0, [pc, #72]	@ (8004094 <xTimerCreateTimerTask+0x8c>)
 800404c:	f7ff f906 	bl	800325c <xTaskCreateStatic>
 8004050:	4603      	mov	r3, r0
 8004052:	4a11      	ldr	r2, [pc, #68]	@ (8004098 <xTimerCreateTimerTask+0x90>)
 8004054:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004056:	4b10      	ldr	r3, [pc, #64]	@ (8004098 <xTimerCreateTimerTask+0x90>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d001      	beq.n	8004062 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800405e:	2301      	movs	r3, #1
 8004060:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d10b      	bne.n	8004080 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8004068:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800406c:	f383 8811 	msr	BASEPRI, r3
 8004070:	f3bf 8f6f 	isb	sy
 8004074:	f3bf 8f4f 	dsb	sy
 8004078:	613b      	str	r3, [r7, #16]
}
 800407a:	bf00      	nop
 800407c:	bf00      	nop
 800407e:	e7fd      	b.n	800407c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004080:	697b      	ldr	r3, [r7, #20]
}
 8004082:	4618      	mov	r0, r3
 8004084:	3718      	adds	r7, #24
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}
 800408a:	bf00      	nop
 800408c:	20000cf4 	.word	0x20000cf4
 8004090:	0800500c 	.word	0x0800500c
 8004094:	080041d5 	.word	0x080041d5
 8004098:	20000cf8 	.word	0x20000cf8

0800409c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b08a      	sub	sp, #40	@ 0x28
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	60f8      	str	r0, [r7, #12]
 80040a4:	60b9      	str	r1, [r7, #8]
 80040a6:	607a      	str	r2, [r7, #4]
 80040a8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80040aa:	2300      	movs	r3, #0
 80040ac:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d10b      	bne.n	80040cc <xTimerGenericCommand+0x30>
	__asm volatile
 80040b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040b8:	f383 8811 	msr	BASEPRI, r3
 80040bc:	f3bf 8f6f 	isb	sy
 80040c0:	f3bf 8f4f 	dsb	sy
 80040c4:	623b      	str	r3, [r7, #32]
}
 80040c6:	bf00      	nop
 80040c8:	bf00      	nop
 80040ca:	e7fd      	b.n	80040c8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80040cc:	4b19      	ldr	r3, [pc, #100]	@ (8004134 <xTimerGenericCommand+0x98>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d02a      	beq.n	800412a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80040d4:	68bb      	ldr	r3, [r7, #8]
 80040d6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80040e0:	68bb      	ldr	r3, [r7, #8]
 80040e2:	2b05      	cmp	r3, #5
 80040e4:	dc18      	bgt.n	8004118 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80040e6:	f7ff fead 	bl	8003e44 <xTaskGetSchedulerState>
 80040ea:	4603      	mov	r3, r0
 80040ec:	2b02      	cmp	r3, #2
 80040ee:	d109      	bne.n	8004104 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80040f0:	4b10      	ldr	r3, [pc, #64]	@ (8004134 <xTimerGenericCommand+0x98>)
 80040f2:	6818      	ldr	r0, [r3, #0]
 80040f4:	f107 0110 	add.w	r1, r7, #16
 80040f8:	2300      	movs	r3, #0
 80040fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80040fc:	f7fe fcbe 	bl	8002a7c <xQueueGenericSend>
 8004100:	6278      	str	r0, [r7, #36]	@ 0x24
 8004102:	e012      	b.n	800412a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004104:	4b0b      	ldr	r3, [pc, #44]	@ (8004134 <xTimerGenericCommand+0x98>)
 8004106:	6818      	ldr	r0, [r3, #0]
 8004108:	f107 0110 	add.w	r1, r7, #16
 800410c:	2300      	movs	r3, #0
 800410e:	2200      	movs	r2, #0
 8004110:	f7fe fcb4 	bl	8002a7c <xQueueGenericSend>
 8004114:	6278      	str	r0, [r7, #36]	@ 0x24
 8004116:	e008      	b.n	800412a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004118:	4b06      	ldr	r3, [pc, #24]	@ (8004134 <xTimerGenericCommand+0x98>)
 800411a:	6818      	ldr	r0, [r3, #0]
 800411c:	f107 0110 	add.w	r1, r7, #16
 8004120:	2300      	movs	r3, #0
 8004122:	683a      	ldr	r2, [r7, #0]
 8004124:	f7fe fdac 	bl	8002c80 <xQueueGenericSendFromISR>
 8004128:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800412a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800412c:	4618      	mov	r0, r3
 800412e:	3728      	adds	r7, #40	@ 0x28
 8004130:	46bd      	mov	sp, r7
 8004132:	bd80      	pop	{r7, pc}
 8004134:	20000cf4 	.word	0x20000cf4

08004138 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b088      	sub	sp, #32
 800413c:	af02      	add	r7, sp, #8
 800413e:	6078      	str	r0, [r7, #4]
 8004140:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004142:	4b23      	ldr	r3, [pc, #140]	@ (80041d0 <prvProcessExpiredTimer+0x98>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	68db      	ldr	r3, [r3, #12]
 8004148:	68db      	ldr	r3, [r3, #12]
 800414a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800414c:	697b      	ldr	r3, [r7, #20]
 800414e:	3304      	adds	r3, #4
 8004150:	4618      	mov	r0, r3
 8004152:	f7fe fb5f 	bl	8002814 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800415c:	f003 0304 	and.w	r3, r3, #4
 8004160:	2b00      	cmp	r3, #0
 8004162:	d023      	beq.n	80041ac <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	699a      	ldr	r2, [r3, #24]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	18d1      	adds	r1, r2, r3
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	683a      	ldr	r2, [r7, #0]
 8004170:	6978      	ldr	r0, [r7, #20]
 8004172:	f000 f8d5 	bl	8004320 <prvInsertTimerInActiveList>
 8004176:	4603      	mov	r3, r0
 8004178:	2b00      	cmp	r3, #0
 800417a:	d020      	beq.n	80041be <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800417c:	2300      	movs	r3, #0
 800417e:	9300      	str	r3, [sp, #0]
 8004180:	2300      	movs	r3, #0
 8004182:	687a      	ldr	r2, [r7, #4]
 8004184:	2100      	movs	r1, #0
 8004186:	6978      	ldr	r0, [r7, #20]
 8004188:	f7ff ff88 	bl	800409c <xTimerGenericCommand>
 800418c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d114      	bne.n	80041be <prvProcessExpiredTimer+0x86>
	__asm volatile
 8004194:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004198:	f383 8811 	msr	BASEPRI, r3
 800419c:	f3bf 8f6f 	isb	sy
 80041a0:	f3bf 8f4f 	dsb	sy
 80041a4:	60fb      	str	r3, [r7, #12]
}
 80041a6:	bf00      	nop
 80041a8:	bf00      	nop
 80041aa:	e7fd      	b.n	80041a8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80041ac:	697b      	ldr	r3, [r7, #20]
 80041ae:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80041b2:	f023 0301 	bic.w	r3, r3, #1
 80041b6:	b2da      	uxtb	r2, r3
 80041b8:	697b      	ldr	r3, [r7, #20]
 80041ba:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	6a1b      	ldr	r3, [r3, #32]
 80041c2:	6978      	ldr	r0, [r7, #20]
 80041c4:	4798      	blx	r3
}
 80041c6:	bf00      	nop
 80041c8:	3718      	adds	r7, #24
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}
 80041ce:	bf00      	nop
 80041d0:	20000cec 	.word	0x20000cec

080041d4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b084      	sub	sp, #16
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80041dc:	f107 0308 	add.w	r3, r7, #8
 80041e0:	4618      	mov	r0, r3
 80041e2:	f000 f859 	bl	8004298 <prvGetNextExpireTime>
 80041e6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	4619      	mov	r1, r3
 80041ec:	68f8      	ldr	r0, [r7, #12]
 80041ee:	f000 f805 	bl	80041fc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80041f2:	f000 f8d7 	bl	80043a4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80041f6:	bf00      	nop
 80041f8:	e7f0      	b.n	80041dc <prvTimerTask+0x8>
	...

080041fc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b084      	sub	sp, #16
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
 8004204:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004206:	f7ff fa37 	bl	8003678 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800420a:	f107 0308 	add.w	r3, r7, #8
 800420e:	4618      	mov	r0, r3
 8004210:	f000 f866 	bl	80042e0 <prvSampleTimeNow>
 8004214:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d130      	bne.n	800427e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d10a      	bne.n	8004238 <prvProcessTimerOrBlockTask+0x3c>
 8004222:	687a      	ldr	r2, [r7, #4]
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	429a      	cmp	r2, r3
 8004228:	d806      	bhi.n	8004238 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800422a:	f7ff fa33 	bl	8003694 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800422e:	68f9      	ldr	r1, [r7, #12]
 8004230:	6878      	ldr	r0, [r7, #4]
 8004232:	f7ff ff81 	bl	8004138 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004236:	e024      	b.n	8004282 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d008      	beq.n	8004250 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800423e:	4b13      	ldr	r3, [pc, #76]	@ (800428c <prvProcessTimerOrBlockTask+0x90>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d101      	bne.n	800424c <prvProcessTimerOrBlockTask+0x50>
 8004248:	2301      	movs	r3, #1
 800424a:	e000      	b.n	800424e <prvProcessTimerOrBlockTask+0x52>
 800424c:	2300      	movs	r3, #0
 800424e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004250:	4b0f      	ldr	r3, [pc, #60]	@ (8004290 <prvProcessTimerOrBlockTask+0x94>)
 8004252:	6818      	ldr	r0, [r3, #0]
 8004254:	687a      	ldr	r2, [r7, #4]
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	1ad3      	subs	r3, r2, r3
 800425a:	683a      	ldr	r2, [r7, #0]
 800425c:	4619      	mov	r1, r3
 800425e:	f7fe ffc9 	bl	80031f4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004262:	f7ff fa17 	bl	8003694 <xTaskResumeAll>
 8004266:	4603      	mov	r3, r0
 8004268:	2b00      	cmp	r3, #0
 800426a:	d10a      	bne.n	8004282 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800426c:	4b09      	ldr	r3, [pc, #36]	@ (8004294 <prvProcessTimerOrBlockTask+0x98>)
 800426e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004272:	601a      	str	r2, [r3, #0]
 8004274:	f3bf 8f4f 	dsb	sy
 8004278:	f3bf 8f6f 	isb	sy
}
 800427c:	e001      	b.n	8004282 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800427e:	f7ff fa09 	bl	8003694 <xTaskResumeAll>
}
 8004282:	bf00      	nop
 8004284:	3710      	adds	r7, #16
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}
 800428a:	bf00      	nop
 800428c:	20000cf0 	.word	0x20000cf0
 8004290:	20000cf4 	.word	0x20000cf4
 8004294:	e000ed04 	.word	0xe000ed04

08004298 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004298:	b480      	push	{r7}
 800429a:	b085      	sub	sp, #20
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80042a0:	4b0e      	ldr	r3, [pc, #56]	@ (80042dc <prvGetNextExpireTime+0x44>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d101      	bne.n	80042ae <prvGetNextExpireTime+0x16>
 80042aa:	2201      	movs	r2, #1
 80042ac:	e000      	b.n	80042b0 <prvGetNextExpireTime+0x18>
 80042ae:	2200      	movs	r2, #0
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d105      	bne.n	80042c8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80042bc:	4b07      	ldr	r3, [pc, #28]	@ (80042dc <prvGetNextExpireTime+0x44>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	68db      	ldr	r3, [r3, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	60fb      	str	r3, [r7, #12]
 80042c6:	e001      	b.n	80042cc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80042c8:	2300      	movs	r3, #0
 80042ca:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80042cc:	68fb      	ldr	r3, [r7, #12]
}
 80042ce:	4618      	mov	r0, r3
 80042d0:	3714      	adds	r7, #20
 80042d2:	46bd      	mov	sp, r7
 80042d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d8:	4770      	bx	lr
 80042da:	bf00      	nop
 80042dc:	20000cec 	.word	0x20000cec

080042e0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b084      	sub	sp, #16
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80042e8:	f7ff fa72 	bl	80037d0 <xTaskGetTickCount>
 80042ec:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80042ee:	4b0b      	ldr	r3, [pc, #44]	@ (800431c <prvSampleTimeNow+0x3c>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	68fa      	ldr	r2, [r7, #12]
 80042f4:	429a      	cmp	r2, r3
 80042f6:	d205      	bcs.n	8004304 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80042f8:	f000 f93a 	bl	8004570 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2201      	movs	r2, #1
 8004300:	601a      	str	r2, [r3, #0]
 8004302:	e002      	b.n	800430a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2200      	movs	r2, #0
 8004308:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800430a:	4a04      	ldr	r2, [pc, #16]	@ (800431c <prvSampleTimeNow+0x3c>)
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004310:	68fb      	ldr	r3, [r7, #12]
}
 8004312:	4618      	mov	r0, r3
 8004314:	3710      	adds	r7, #16
 8004316:	46bd      	mov	sp, r7
 8004318:	bd80      	pop	{r7, pc}
 800431a:	bf00      	nop
 800431c:	20000cfc 	.word	0x20000cfc

08004320 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b086      	sub	sp, #24
 8004324:	af00      	add	r7, sp, #0
 8004326:	60f8      	str	r0, [r7, #12]
 8004328:	60b9      	str	r1, [r7, #8]
 800432a:	607a      	str	r2, [r7, #4]
 800432c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800432e:	2300      	movs	r3, #0
 8004330:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	68ba      	ldr	r2, [r7, #8]
 8004336:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	68fa      	ldr	r2, [r7, #12]
 800433c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800433e:	68ba      	ldr	r2, [r7, #8]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	429a      	cmp	r2, r3
 8004344:	d812      	bhi.n	800436c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004346:	687a      	ldr	r2, [r7, #4]
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	1ad2      	subs	r2, r2, r3
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	699b      	ldr	r3, [r3, #24]
 8004350:	429a      	cmp	r2, r3
 8004352:	d302      	bcc.n	800435a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004354:	2301      	movs	r3, #1
 8004356:	617b      	str	r3, [r7, #20]
 8004358:	e01b      	b.n	8004392 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800435a:	4b10      	ldr	r3, [pc, #64]	@ (800439c <prvInsertTimerInActiveList+0x7c>)
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	3304      	adds	r3, #4
 8004362:	4619      	mov	r1, r3
 8004364:	4610      	mov	r0, r2
 8004366:	f7fe fa1c 	bl	80027a2 <vListInsert>
 800436a:	e012      	b.n	8004392 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800436c:	687a      	ldr	r2, [r7, #4]
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	429a      	cmp	r2, r3
 8004372:	d206      	bcs.n	8004382 <prvInsertTimerInActiveList+0x62>
 8004374:	68ba      	ldr	r2, [r7, #8]
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	429a      	cmp	r2, r3
 800437a:	d302      	bcc.n	8004382 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800437c:	2301      	movs	r3, #1
 800437e:	617b      	str	r3, [r7, #20]
 8004380:	e007      	b.n	8004392 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004382:	4b07      	ldr	r3, [pc, #28]	@ (80043a0 <prvInsertTimerInActiveList+0x80>)
 8004384:	681a      	ldr	r2, [r3, #0]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	3304      	adds	r3, #4
 800438a:	4619      	mov	r1, r3
 800438c:	4610      	mov	r0, r2
 800438e:	f7fe fa08 	bl	80027a2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004392:	697b      	ldr	r3, [r7, #20]
}
 8004394:	4618      	mov	r0, r3
 8004396:	3718      	adds	r7, #24
 8004398:	46bd      	mov	sp, r7
 800439a:	bd80      	pop	{r7, pc}
 800439c:	20000cf0 	.word	0x20000cf0
 80043a0:	20000cec 	.word	0x20000cec

080043a4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b08e      	sub	sp, #56	@ 0x38
 80043a8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80043aa:	e0ce      	b.n	800454a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	da19      	bge.n	80043e6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80043b2:	1d3b      	adds	r3, r7, #4
 80043b4:	3304      	adds	r3, #4
 80043b6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80043b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d10b      	bne.n	80043d6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80043be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043c2:	f383 8811 	msr	BASEPRI, r3
 80043c6:	f3bf 8f6f 	isb	sy
 80043ca:	f3bf 8f4f 	dsb	sy
 80043ce:	61fb      	str	r3, [r7, #28]
}
 80043d0:	bf00      	nop
 80043d2:	bf00      	nop
 80043d4:	e7fd      	b.n	80043d2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80043d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80043dc:	6850      	ldr	r0, [r2, #4]
 80043de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80043e0:	6892      	ldr	r2, [r2, #8]
 80043e2:	4611      	mov	r1, r2
 80043e4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	f2c0 80ae 	blt.w	800454a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80043f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043f4:	695b      	ldr	r3, [r3, #20]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d004      	beq.n	8004404 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80043fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043fc:	3304      	adds	r3, #4
 80043fe:	4618      	mov	r0, r3
 8004400:	f7fe fa08 	bl	8002814 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004404:	463b      	mov	r3, r7
 8004406:	4618      	mov	r0, r3
 8004408:	f7ff ff6a 	bl	80042e0 <prvSampleTimeNow>
 800440c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2b09      	cmp	r3, #9
 8004412:	f200 8097 	bhi.w	8004544 <prvProcessReceivedCommands+0x1a0>
 8004416:	a201      	add	r2, pc, #4	@ (adr r2, 800441c <prvProcessReceivedCommands+0x78>)
 8004418:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800441c:	08004445 	.word	0x08004445
 8004420:	08004445 	.word	0x08004445
 8004424:	08004445 	.word	0x08004445
 8004428:	080044bb 	.word	0x080044bb
 800442c:	080044cf 	.word	0x080044cf
 8004430:	0800451b 	.word	0x0800451b
 8004434:	08004445 	.word	0x08004445
 8004438:	08004445 	.word	0x08004445
 800443c:	080044bb 	.word	0x080044bb
 8004440:	080044cf 	.word	0x080044cf
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004444:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004446:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800444a:	f043 0301 	orr.w	r3, r3, #1
 800444e:	b2da      	uxtb	r2, r3
 8004450:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004452:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004456:	68ba      	ldr	r2, [r7, #8]
 8004458:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800445a:	699b      	ldr	r3, [r3, #24]
 800445c:	18d1      	adds	r1, r2, r3
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004462:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004464:	f7ff ff5c 	bl	8004320 <prvInsertTimerInActiveList>
 8004468:	4603      	mov	r3, r0
 800446a:	2b00      	cmp	r3, #0
 800446c:	d06c      	beq.n	8004548 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800446e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004470:	6a1b      	ldr	r3, [r3, #32]
 8004472:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004474:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004476:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004478:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800447c:	f003 0304 	and.w	r3, r3, #4
 8004480:	2b00      	cmp	r3, #0
 8004482:	d061      	beq.n	8004548 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004484:	68ba      	ldr	r2, [r7, #8]
 8004486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004488:	699b      	ldr	r3, [r3, #24]
 800448a:	441a      	add	r2, r3
 800448c:	2300      	movs	r3, #0
 800448e:	9300      	str	r3, [sp, #0]
 8004490:	2300      	movs	r3, #0
 8004492:	2100      	movs	r1, #0
 8004494:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004496:	f7ff fe01 	bl	800409c <xTimerGenericCommand>
 800449a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800449c:	6a3b      	ldr	r3, [r7, #32]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d152      	bne.n	8004548 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80044a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044a6:	f383 8811 	msr	BASEPRI, r3
 80044aa:	f3bf 8f6f 	isb	sy
 80044ae:	f3bf 8f4f 	dsb	sy
 80044b2:	61bb      	str	r3, [r7, #24]
}
 80044b4:	bf00      	nop
 80044b6:	bf00      	nop
 80044b8:	e7fd      	b.n	80044b6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80044ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044bc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80044c0:	f023 0301 	bic.w	r3, r3, #1
 80044c4:	b2da      	uxtb	r2, r3
 80044c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044c8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80044cc:	e03d      	b.n	800454a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80044ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80044d4:	f043 0301 	orr.w	r3, r3, #1
 80044d8:	b2da      	uxtb	r2, r3
 80044da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044dc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80044e0:	68ba      	ldr	r2, [r7, #8]
 80044e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044e4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80044e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044e8:	699b      	ldr	r3, [r3, #24]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d10b      	bne.n	8004506 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80044ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044f2:	f383 8811 	msr	BASEPRI, r3
 80044f6:	f3bf 8f6f 	isb	sy
 80044fa:	f3bf 8f4f 	dsb	sy
 80044fe:	617b      	str	r3, [r7, #20]
}
 8004500:	bf00      	nop
 8004502:	bf00      	nop
 8004504:	e7fd      	b.n	8004502 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004506:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004508:	699a      	ldr	r2, [r3, #24]
 800450a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800450c:	18d1      	adds	r1, r2, r3
 800450e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004510:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004512:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004514:	f7ff ff04 	bl	8004320 <prvInsertTimerInActiveList>
					break;
 8004518:	e017      	b.n	800454a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800451a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800451c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004520:	f003 0302 	and.w	r3, r3, #2
 8004524:	2b00      	cmp	r3, #0
 8004526:	d103      	bne.n	8004530 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8004528:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800452a:	f000 fbe5 	bl	8004cf8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800452e:	e00c      	b.n	800454a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004530:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004532:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004536:	f023 0301 	bic.w	r3, r3, #1
 800453a:	b2da      	uxtb	r2, r3
 800453c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800453e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8004542:	e002      	b.n	800454a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8004544:	bf00      	nop
 8004546:	e000      	b.n	800454a <prvProcessReceivedCommands+0x1a6>
					break;
 8004548:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800454a:	4b08      	ldr	r3, [pc, #32]	@ (800456c <prvProcessReceivedCommands+0x1c8>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	1d39      	adds	r1, r7, #4
 8004550:	2200      	movs	r2, #0
 8004552:	4618      	mov	r0, r3
 8004554:	f7fe fc32 	bl	8002dbc <xQueueReceive>
 8004558:	4603      	mov	r3, r0
 800455a:	2b00      	cmp	r3, #0
 800455c:	f47f af26 	bne.w	80043ac <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8004560:	bf00      	nop
 8004562:	bf00      	nop
 8004564:	3730      	adds	r7, #48	@ 0x30
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}
 800456a:	bf00      	nop
 800456c:	20000cf4 	.word	0x20000cf4

08004570 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b088      	sub	sp, #32
 8004574:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004576:	e049      	b.n	800460c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004578:	4b2e      	ldr	r3, [pc, #184]	@ (8004634 <prvSwitchTimerLists+0xc4>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	68db      	ldr	r3, [r3, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004582:	4b2c      	ldr	r3, [pc, #176]	@ (8004634 <prvSwitchTimerLists+0xc4>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	68db      	ldr	r3, [r3, #12]
 8004588:	68db      	ldr	r3, [r3, #12]
 800458a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	3304      	adds	r3, #4
 8004590:	4618      	mov	r0, r3
 8004592:	f7fe f93f 	bl	8002814 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	6a1b      	ldr	r3, [r3, #32]
 800459a:	68f8      	ldr	r0, [r7, #12]
 800459c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80045a4:	f003 0304 	and.w	r3, r3, #4
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d02f      	beq.n	800460c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	699b      	ldr	r3, [r3, #24]
 80045b0:	693a      	ldr	r2, [r7, #16]
 80045b2:	4413      	add	r3, r2
 80045b4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80045b6:	68ba      	ldr	r2, [r7, #8]
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	429a      	cmp	r2, r3
 80045bc:	d90e      	bls.n	80045dc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	68ba      	ldr	r2, [r7, #8]
 80045c2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	68fa      	ldr	r2, [r7, #12]
 80045c8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80045ca:	4b1a      	ldr	r3, [pc, #104]	@ (8004634 <prvSwitchTimerLists+0xc4>)
 80045cc:	681a      	ldr	r2, [r3, #0]
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	3304      	adds	r3, #4
 80045d2:	4619      	mov	r1, r3
 80045d4:	4610      	mov	r0, r2
 80045d6:	f7fe f8e4 	bl	80027a2 <vListInsert>
 80045da:	e017      	b.n	800460c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80045dc:	2300      	movs	r3, #0
 80045de:	9300      	str	r3, [sp, #0]
 80045e0:	2300      	movs	r3, #0
 80045e2:	693a      	ldr	r2, [r7, #16]
 80045e4:	2100      	movs	r1, #0
 80045e6:	68f8      	ldr	r0, [r7, #12]
 80045e8:	f7ff fd58 	bl	800409c <xTimerGenericCommand>
 80045ec:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d10b      	bne.n	800460c <prvSwitchTimerLists+0x9c>
	__asm volatile
 80045f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045f8:	f383 8811 	msr	BASEPRI, r3
 80045fc:	f3bf 8f6f 	isb	sy
 8004600:	f3bf 8f4f 	dsb	sy
 8004604:	603b      	str	r3, [r7, #0]
}
 8004606:	bf00      	nop
 8004608:	bf00      	nop
 800460a:	e7fd      	b.n	8004608 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800460c:	4b09      	ldr	r3, [pc, #36]	@ (8004634 <prvSwitchTimerLists+0xc4>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d1b0      	bne.n	8004578 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004616:	4b07      	ldr	r3, [pc, #28]	@ (8004634 <prvSwitchTimerLists+0xc4>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800461c:	4b06      	ldr	r3, [pc, #24]	@ (8004638 <prvSwitchTimerLists+0xc8>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a04      	ldr	r2, [pc, #16]	@ (8004634 <prvSwitchTimerLists+0xc4>)
 8004622:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004624:	4a04      	ldr	r2, [pc, #16]	@ (8004638 <prvSwitchTimerLists+0xc8>)
 8004626:	697b      	ldr	r3, [r7, #20]
 8004628:	6013      	str	r3, [r2, #0]
}
 800462a:	bf00      	nop
 800462c:	3718      	adds	r7, #24
 800462e:	46bd      	mov	sp, r7
 8004630:	bd80      	pop	{r7, pc}
 8004632:	bf00      	nop
 8004634:	20000cec 	.word	0x20000cec
 8004638:	20000cf0 	.word	0x20000cf0

0800463c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b082      	sub	sp, #8
 8004640:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004642:	f000 f969 	bl	8004918 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004646:	4b15      	ldr	r3, [pc, #84]	@ (800469c <prvCheckForValidListAndQueue+0x60>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d120      	bne.n	8004690 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800464e:	4814      	ldr	r0, [pc, #80]	@ (80046a0 <prvCheckForValidListAndQueue+0x64>)
 8004650:	f7fe f856 	bl	8002700 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004654:	4813      	ldr	r0, [pc, #76]	@ (80046a4 <prvCheckForValidListAndQueue+0x68>)
 8004656:	f7fe f853 	bl	8002700 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800465a:	4b13      	ldr	r3, [pc, #76]	@ (80046a8 <prvCheckForValidListAndQueue+0x6c>)
 800465c:	4a10      	ldr	r2, [pc, #64]	@ (80046a0 <prvCheckForValidListAndQueue+0x64>)
 800465e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004660:	4b12      	ldr	r3, [pc, #72]	@ (80046ac <prvCheckForValidListAndQueue+0x70>)
 8004662:	4a10      	ldr	r2, [pc, #64]	@ (80046a4 <prvCheckForValidListAndQueue+0x68>)
 8004664:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004666:	2300      	movs	r3, #0
 8004668:	9300      	str	r3, [sp, #0]
 800466a:	4b11      	ldr	r3, [pc, #68]	@ (80046b0 <prvCheckForValidListAndQueue+0x74>)
 800466c:	4a11      	ldr	r2, [pc, #68]	@ (80046b4 <prvCheckForValidListAndQueue+0x78>)
 800466e:	2110      	movs	r1, #16
 8004670:	200a      	movs	r0, #10
 8004672:	f7fe f963 	bl	800293c <xQueueGenericCreateStatic>
 8004676:	4603      	mov	r3, r0
 8004678:	4a08      	ldr	r2, [pc, #32]	@ (800469c <prvCheckForValidListAndQueue+0x60>)
 800467a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800467c:	4b07      	ldr	r3, [pc, #28]	@ (800469c <prvCheckForValidListAndQueue+0x60>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d005      	beq.n	8004690 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004684:	4b05      	ldr	r3, [pc, #20]	@ (800469c <prvCheckForValidListAndQueue+0x60>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	490b      	ldr	r1, [pc, #44]	@ (80046b8 <prvCheckForValidListAndQueue+0x7c>)
 800468a:	4618      	mov	r0, r3
 800468c:	f7fe fd88 	bl	80031a0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004690:	f000 f974 	bl	800497c <vPortExitCritical>
}
 8004694:	bf00      	nop
 8004696:	46bd      	mov	sp, r7
 8004698:	bd80      	pop	{r7, pc}
 800469a:	bf00      	nop
 800469c:	20000cf4 	.word	0x20000cf4
 80046a0:	20000cc4 	.word	0x20000cc4
 80046a4:	20000cd8 	.word	0x20000cd8
 80046a8:	20000cec 	.word	0x20000cec
 80046ac:	20000cf0 	.word	0x20000cf0
 80046b0:	20000da0 	.word	0x20000da0
 80046b4:	20000d00 	.word	0x20000d00
 80046b8:	08005014 	.word	0x08005014

080046bc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80046bc:	b480      	push	{r7}
 80046be:	b085      	sub	sp, #20
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	60f8      	str	r0, [r7, #12]
 80046c4:	60b9      	str	r1, [r7, #8]
 80046c6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	3b04      	subs	r3, #4
 80046cc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80046d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	3b04      	subs	r3, #4
 80046da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	f023 0201 	bic.w	r2, r3, #1
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	3b04      	subs	r3, #4
 80046ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80046ec:	4a0c      	ldr	r2, [pc, #48]	@ (8004720 <pxPortInitialiseStack+0x64>)
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	3b14      	subs	r3, #20
 80046f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80046f8:	687a      	ldr	r2, [r7, #4]
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	3b04      	subs	r3, #4
 8004702:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	f06f 0202 	mvn.w	r2, #2
 800470a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	3b20      	subs	r3, #32
 8004710:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004712:	68fb      	ldr	r3, [r7, #12]
}
 8004714:	4618      	mov	r0, r3
 8004716:	3714      	adds	r7, #20
 8004718:	46bd      	mov	sp, r7
 800471a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471e:	4770      	bx	lr
 8004720:	08004725 	.word	0x08004725

08004724 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004724:	b480      	push	{r7}
 8004726:	b085      	sub	sp, #20
 8004728:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800472a:	2300      	movs	r3, #0
 800472c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800472e:	4b13      	ldr	r3, [pc, #76]	@ (800477c <prvTaskExitError+0x58>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004736:	d00b      	beq.n	8004750 <prvTaskExitError+0x2c>
	__asm volatile
 8004738:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800473c:	f383 8811 	msr	BASEPRI, r3
 8004740:	f3bf 8f6f 	isb	sy
 8004744:	f3bf 8f4f 	dsb	sy
 8004748:	60fb      	str	r3, [r7, #12]
}
 800474a:	bf00      	nop
 800474c:	bf00      	nop
 800474e:	e7fd      	b.n	800474c <prvTaskExitError+0x28>
	__asm volatile
 8004750:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004754:	f383 8811 	msr	BASEPRI, r3
 8004758:	f3bf 8f6f 	isb	sy
 800475c:	f3bf 8f4f 	dsb	sy
 8004760:	60bb      	str	r3, [r7, #8]
}
 8004762:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004764:	bf00      	nop
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d0fc      	beq.n	8004766 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800476c:	bf00      	nop
 800476e:	bf00      	nop
 8004770:	3714      	adds	r7, #20
 8004772:	46bd      	mov	sp, r7
 8004774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004778:	4770      	bx	lr
 800477a:	bf00      	nop
 800477c:	2000000c 	.word	0x2000000c

08004780 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004780:	4b07      	ldr	r3, [pc, #28]	@ (80047a0 <pxCurrentTCBConst2>)
 8004782:	6819      	ldr	r1, [r3, #0]
 8004784:	6808      	ldr	r0, [r1, #0]
 8004786:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800478a:	f380 8809 	msr	PSP, r0
 800478e:	f3bf 8f6f 	isb	sy
 8004792:	f04f 0000 	mov.w	r0, #0
 8004796:	f380 8811 	msr	BASEPRI, r0
 800479a:	4770      	bx	lr
 800479c:	f3af 8000 	nop.w

080047a0 <pxCurrentTCBConst2>:
 80047a0:	200007c4 	.word	0x200007c4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80047a4:	bf00      	nop
 80047a6:	bf00      	nop

080047a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80047a8:	4808      	ldr	r0, [pc, #32]	@ (80047cc <prvPortStartFirstTask+0x24>)
 80047aa:	6800      	ldr	r0, [r0, #0]
 80047ac:	6800      	ldr	r0, [r0, #0]
 80047ae:	f380 8808 	msr	MSP, r0
 80047b2:	f04f 0000 	mov.w	r0, #0
 80047b6:	f380 8814 	msr	CONTROL, r0
 80047ba:	b662      	cpsie	i
 80047bc:	b661      	cpsie	f
 80047be:	f3bf 8f4f 	dsb	sy
 80047c2:	f3bf 8f6f 	isb	sy
 80047c6:	df00      	svc	0
 80047c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80047ca:	bf00      	nop
 80047cc:	e000ed08 	.word	0xe000ed08

080047d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b086      	sub	sp, #24
 80047d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80047d6:	4b47      	ldr	r3, [pc, #284]	@ (80048f4 <xPortStartScheduler+0x124>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a47      	ldr	r2, [pc, #284]	@ (80048f8 <xPortStartScheduler+0x128>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d10b      	bne.n	80047f8 <xPortStartScheduler+0x28>
	__asm volatile
 80047e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047e4:	f383 8811 	msr	BASEPRI, r3
 80047e8:	f3bf 8f6f 	isb	sy
 80047ec:	f3bf 8f4f 	dsb	sy
 80047f0:	60fb      	str	r3, [r7, #12]
}
 80047f2:	bf00      	nop
 80047f4:	bf00      	nop
 80047f6:	e7fd      	b.n	80047f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80047f8:	4b3e      	ldr	r3, [pc, #248]	@ (80048f4 <xPortStartScheduler+0x124>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4a3f      	ldr	r2, [pc, #252]	@ (80048fc <xPortStartScheduler+0x12c>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d10b      	bne.n	800481a <xPortStartScheduler+0x4a>
	__asm volatile
 8004802:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004806:	f383 8811 	msr	BASEPRI, r3
 800480a:	f3bf 8f6f 	isb	sy
 800480e:	f3bf 8f4f 	dsb	sy
 8004812:	613b      	str	r3, [r7, #16]
}
 8004814:	bf00      	nop
 8004816:	bf00      	nop
 8004818:	e7fd      	b.n	8004816 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800481a:	4b39      	ldr	r3, [pc, #228]	@ (8004900 <xPortStartScheduler+0x130>)
 800481c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800481e:	697b      	ldr	r3, [r7, #20]
 8004820:	781b      	ldrb	r3, [r3, #0]
 8004822:	b2db      	uxtb	r3, r3
 8004824:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004826:	697b      	ldr	r3, [r7, #20]
 8004828:	22ff      	movs	r2, #255	@ 0xff
 800482a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	781b      	ldrb	r3, [r3, #0]
 8004830:	b2db      	uxtb	r3, r3
 8004832:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004834:	78fb      	ldrb	r3, [r7, #3]
 8004836:	b2db      	uxtb	r3, r3
 8004838:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800483c:	b2da      	uxtb	r2, r3
 800483e:	4b31      	ldr	r3, [pc, #196]	@ (8004904 <xPortStartScheduler+0x134>)
 8004840:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004842:	4b31      	ldr	r3, [pc, #196]	@ (8004908 <xPortStartScheduler+0x138>)
 8004844:	2207      	movs	r2, #7
 8004846:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004848:	e009      	b.n	800485e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800484a:	4b2f      	ldr	r3, [pc, #188]	@ (8004908 <xPortStartScheduler+0x138>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	3b01      	subs	r3, #1
 8004850:	4a2d      	ldr	r2, [pc, #180]	@ (8004908 <xPortStartScheduler+0x138>)
 8004852:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004854:	78fb      	ldrb	r3, [r7, #3]
 8004856:	b2db      	uxtb	r3, r3
 8004858:	005b      	lsls	r3, r3, #1
 800485a:	b2db      	uxtb	r3, r3
 800485c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800485e:	78fb      	ldrb	r3, [r7, #3]
 8004860:	b2db      	uxtb	r3, r3
 8004862:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004866:	2b80      	cmp	r3, #128	@ 0x80
 8004868:	d0ef      	beq.n	800484a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800486a:	4b27      	ldr	r3, [pc, #156]	@ (8004908 <xPortStartScheduler+0x138>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f1c3 0307 	rsb	r3, r3, #7
 8004872:	2b04      	cmp	r3, #4
 8004874:	d00b      	beq.n	800488e <xPortStartScheduler+0xbe>
	__asm volatile
 8004876:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800487a:	f383 8811 	msr	BASEPRI, r3
 800487e:	f3bf 8f6f 	isb	sy
 8004882:	f3bf 8f4f 	dsb	sy
 8004886:	60bb      	str	r3, [r7, #8]
}
 8004888:	bf00      	nop
 800488a:	bf00      	nop
 800488c:	e7fd      	b.n	800488a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800488e:	4b1e      	ldr	r3, [pc, #120]	@ (8004908 <xPortStartScheduler+0x138>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	021b      	lsls	r3, r3, #8
 8004894:	4a1c      	ldr	r2, [pc, #112]	@ (8004908 <xPortStartScheduler+0x138>)
 8004896:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004898:	4b1b      	ldr	r3, [pc, #108]	@ (8004908 <xPortStartScheduler+0x138>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80048a0:	4a19      	ldr	r2, [pc, #100]	@ (8004908 <xPortStartScheduler+0x138>)
 80048a2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	b2da      	uxtb	r2, r3
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80048ac:	4b17      	ldr	r3, [pc, #92]	@ (800490c <xPortStartScheduler+0x13c>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a16      	ldr	r2, [pc, #88]	@ (800490c <xPortStartScheduler+0x13c>)
 80048b2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80048b6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80048b8:	4b14      	ldr	r3, [pc, #80]	@ (800490c <xPortStartScheduler+0x13c>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a13      	ldr	r2, [pc, #76]	@ (800490c <xPortStartScheduler+0x13c>)
 80048be:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80048c2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80048c4:	f000 f8da 	bl	8004a7c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80048c8:	4b11      	ldr	r3, [pc, #68]	@ (8004910 <xPortStartScheduler+0x140>)
 80048ca:	2200      	movs	r2, #0
 80048cc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80048ce:	f000 f8f9 	bl	8004ac4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80048d2:	4b10      	ldr	r3, [pc, #64]	@ (8004914 <xPortStartScheduler+0x144>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	4a0f      	ldr	r2, [pc, #60]	@ (8004914 <xPortStartScheduler+0x144>)
 80048d8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80048dc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80048de:	f7ff ff63 	bl	80047a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80048e2:	f7ff f83f 	bl	8003964 <vTaskSwitchContext>
	prvTaskExitError();
 80048e6:	f7ff ff1d 	bl	8004724 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80048ea:	2300      	movs	r3, #0
}
 80048ec:	4618      	mov	r0, r3
 80048ee:	3718      	adds	r7, #24
 80048f0:	46bd      	mov	sp, r7
 80048f2:	bd80      	pop	{r7, pc}
 80048f4:	e000ed00 	.word	0xe000ed00
 80048f8:	410fc271 	.word	0x410fc271
 80048fc:	410fc270 	.word	0x410fc270
 8004900:	e000e400 	.word	0xe000e400
 8004904:	20000df0 	.word	0x20000df0
 8004908:	20000df4 	.word	0x20000df4
 800490c:	e000ed20 	.word	0xe000ed20
 8004910:	2000000c 	.word	0x2000000c
 8004914:	e000ef34 	.word	0xe000ef34

08004918 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004918:	b480      	push	{r7}
 800491a:	b083      	sub	sp, #12
 800491c:	af00      	add	r7, sp, #0
	__asm volatile
 800491e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004922:	f383 8811 	msr	BASEPRI, r3
 8004926:	f3bf 8f6f 	isb	sy
 800492a:	f3bf 8f4f 	dsb	sy
 800492e:	607b      	str	r3, [r7, #4]
}
 8004930:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004932:	4b10      	ldr	r3, [pc, #64]	@ (8004974 <vPortEnterCritical+0x5c>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	3301      	adds	r3, #1
 8004938:	4a0e      	ldr	r2, [pc, #56]	@ (8004974 <vPortEnterCritical+0x5c>)
 800493a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800493c:	4b0d      	ldr	r3, [pc, #52]	@ (8004974 <vPortEnterCritical+0x5c>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	2b01      	cmp	r3, #1
 8004942:	d110      	bne.n	8004966 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004944:	4b0c      	ldr	r3, [pc, #48]	@ (8004978 <vPortEnterCritical+0x60>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	b2db      	uxtb	r3, r3
 800494a:	2b00      	cmp	r3, #0
 800494c:	d00b      	beq.n	8004966 <vPortEnterCritical+0x4e>
	__asm volatile
 800494e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004952:	f383 8811 	msr	BASEPRI, r3
 8004956:	f3bf 8f6f 	isb	sy
 800495a:	f3bf 8f4f 	dsb	sy
 800495e:	603b      	str	r3, [r7, #0]
}
 8004960:	bf00      	nop
 8004962:	bf00      	nop
 8004964:	e7fd      	b.n	8004962 <vPortEnterCritical+0x4a>
	}
}
 8004966:	bf00      	nop
 8004968:	370c      	adds	r7, #12
 800496a:	46bd      	mov	sp, r7
 800496c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004970:	4770      	bx	lr
 8004972:	bf00      	nop
 8004974:	2000000c 	.word	0x2000000c
 8004978:	e000ed04 	.word	0xe000ed04

0800497c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800497c:	b480      	push	{r7}
 800497e:	b083      	sub	sp, #12
 8004980:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004982:	4b12      	ldr	r3, [pc, #72]	@ (80049cc <vPortExitCritical+0x50>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d10b      	bne.n	80049a2 <vPortExitCritical+0x26>
	__asm volatile
 800498a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800498e:	f383 8811 	msr	BASEPRI, r3
 8004992:	f3bf 8f6f 	isb	sy
 8004996:	f3bf 8f4f 	dsb	sy
 800499a:	607b      	str	r3, [r7, #4]
}
 800499c:	bf00      	nop
 800499e:	bf00      	nop
 80049a0:	e7fd      	b.n	800499e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80049a2:	4b0a      	ldr	r3, [pc, #40]	@ (80049cc <vPortExitCritical+0x50>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	3b01      	subs	r3, #1
 80049a8:	4a08      	ldr	r2, [pc, #32]	@ (80049cc <vPortExitCritical+0x50>)
 80049aa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80049ac:	4b07      	ldr	r3, [pc, #28]	@ (80049cc <vPortExitCritical+0x50>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d105      	bne.n	80049c0 <vPortExitCritical+0x44>
 80049b4:	2300      	movs	r3, #0
 80049b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	f383 8811 	msr	BASEPRI, r3
}
 80049be:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80049c0:	bf00      	nop
 80049c2:	370c      	adds	r7, #12
 80049c4:	46bd      	mov	sp, r7
 80049c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ca:	4770      	bx	lr
 80049cc:	2000000c 	.word	0x2000000c

080049d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80049d0:	f3ef 8009 	mrs	r0, PSP
 80049d4:	f3bf 8f6f 	isb	sy
 80049d8:	4b15      	ldr	r3, [pc, #84]	@ (8004a30 <pxCurrentTCBConst>)
 80049da:	681a      	ldr	r2, [r3, #0]
 80049dc:	f01e 0f10 	tst.w	lr, #16
 80049e0:	bf08      	it	eq
 80049e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80049e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049ea:	6010      	str	r0, [r2, #0]
 80049ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80049f0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80049f4:	f380 8811 	msr	BASEPRI, r0
 80049f8:	f3bf 8f4f 	dsb	sy
 80049fc:	f3bf 8f6f 	isb	sy
 8004a00:	f7fe ffb0 	bl	8003964 <vTaskSwitchContext>
 8004a04:	f04f 0000 	mov.w	r0, #0
 8004a08:	f380 8811 	msr	BASEPRI, r0
 8004a0c:	bc09      	pop	{r0, r3}
 8004a0e:	6819      	ldr	r1, [r3, #0]
 8004a10:	6808      	ldr	r0, [r1, #0]
 8004a12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a16:	f01e 0f10 	tst.w	lr, #16
 8004a1a:	bf08      	it	eq
 8004a1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004a20:	f380 8809 	msr	PSP, r0
 8004a24:	f3bf 8f6f 	isb	sy
 8004a28:	4770      	bx	lr
 8004a2a:	bf00      	nop
 8004a2c:	f3af 8000 	nop.w

08004a30 <pxCurrentTCBConst>:
 8004a30:	200007c4 	.word	0x200007c4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004a34:	bf00      	nop
 8004a36:	bf00      	nop

08004a38 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b082      	sub	sp, #8
 8004a3c:	af00      	add	r7, sp, #0
	__asm volatile
 8004a3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a42:	f383 8811 	msr	BASEPRI, r3
 8004a46:	f3bf 8f6f 	isb	sy
 8004a4a:	f3bf 8f4f 	dsb	sy
 8004a4e:	607b      	str	r3, [r7, #4]
}
 8004a50:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004a52:	f7fe fecd 	bl	80037f0 <xTaskIncrementTick>
 8004a56:	4603      	mov	r3, r0
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d003      	beq.n	8004a64 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004a5c:	4b06      	ldr	r3, [pc, #24]	@ (8004a78 <xPortSysTickHandler+0x40>)
 8004a5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a62:	601a      	str	r2, [r3, #0]
 8004a64:	2300      	movs	r3, #0
 8004a66:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	f383 8811 	msr	BASEPRI, r3
}
 8004a6e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004a70:	bf00      	nop
 8004a72:	3708      	adds	r7, #8
 8004a74:	46bd      	mov	sp, r7
 8004a76:	bd80      	pop	{r7, pc}
 8004a78:	e000ed04 	.word	0xe000ed04

08004a7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004a80:	4b0b      	ldr	r3, [pc, #44]	@ (8004ab0 <vPortSetupTimerInterrupt+0x34>)
 8004a82:	2200      	movs	r2, #0
 8004a84:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004a86:	4b0b      	ldr	r3, [pc, #44]	@ (8004ab4 <vPortSetupTimerInterrupt+0x38>)
 8004a88:	2200      	movs	r2, #0
 8004a8a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004a8c:	4b0a      	ldr	r3, [pc, #40]	@ (8004ab8 <vPortSetupTimerInterrupt+0x3c>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a0a      	ldr	r2, [pc, #40]	@ (8004abc <vPortSetupTimerInterrupt+0x40>)
 8004a92:	fba2 2303 	umull	r2, r3, r2, r3
 8004a96:	099b      	lsrs	r3, r3, #6
 8004a98:	4a09      	ldr	r2, [pc, #36]	@ (8004ac0 <vPortSetupTimerInterrupt+0x44>)
 8004a9a:	3b01      	subs	r3, #1
 8004a9c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004a9e:	4b04      	ldr	r3, [pc, #16]	@ (8004ab0 <vPortSetupTimerInterrupt+0x34>)
 8004aa0:	2207      	movs	r2, #7
 8004aa2:	601a      	str	r2, [r3, #0]
}
 8004aa4:	bf00      	nop
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aac:	4770      	bx	lr
 8004aae:	bf00      	nop
 8004ab0:	e000e010 	.word	0xe000e010
 8004ab4:	e000e018 	.word	0xe000e018
 8004ab8:	20000000 	.word	0x20000000
 8004abc:	10624dd3 	.word	0x10624dd3
 8004ac0:	e000e014 	.word	0xe000e014

08004ac4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004ac4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004ad4 <vPortEnableVFP+0x10>
 8004ac8:	6801      	ldr	r1, [r0, #0]
 8004aca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8004ace:	6001      	str	r1, [r0, #0]
 8004ad0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004ad2:	bf00      	nop
 8004ad4:	e000ed88 	.word	0xe000ed88

08004ad8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004ad8:	b480      	push	{r7}
 8004ada:	b085      	sub	sp, #20
 8004adc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004ade:	f3ef 8305 	mrs	r3, IPSR
 8004ae2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	2b0f      	cmp	r3, #15
 8004ae8:	d915      	bls.n	8004b16 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004aea:	4a18      	ldr	r2, [pc, #96]	@ (8004b4c <vPortValidateInterruptPriority+0x74>)
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	4413      	add	r3, r2
 8004af0:	781b      	ldrb	r3, [r3, #0]
 8004af2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004af4:	4b16      	ldr	r3, [pc, #88]	@ (8004b50 <vPortValidateInterruptPriority+0x78>)
 8004af6:	781b      	ldrb	r3, [r3, #0]
 8004af8:	7afa      	ldrb	r2, [r7, #11]
 8004afa:	429a      	cmp	r2, r3
 8004afc:	d20b      	bcs.n	8004b16 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8004afe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b02:	f383 8811 	msr	BASEPRI, r3
 8004b06:	f3bf 8f6f 	isb	sy
 8004b0a:	f3bf 8f4f 	dsb	sy
 8004b0e:	607b      	str	r3, [r7, #4]
}
 8004b10:	bf00      	nop
 8004b12:	bf00      	nop
 8004b14:	e7fd      	b.n	8004b12 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004b16:	4b0f      	ldr	r3, [pc, #60]	@ (8004b54 <vPortValidateInterruptPriority+0x7c>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004b1e:	4b0e      	ldr	r3, [pc, #56]	@ (8004b58 <vPortValidateInterruptPriority+0x80>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	429a      	cmp	r2, r3
 8004b24:	d90b      	bls.n	8004b3e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8004b26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b2a:	f383 8811 	msr	BASEPRI, r3
 8004b2e:	f3bf 8f6f 	isb	sy
 8004b32:	f3bf 8f4f 	dsb	sy
 8004b36:	603b      	str	r3, [r7, #0]
}
 8004b38:	bf00      	nop
 8004b3a:	bf00      	nop
 8004b3c:	e7fd      	b.n	8004b3a <vPortValidateInterruptPriority+0x62>
	}
 8004b3e:	bf00      	nop
 8004b40:	3714      	adds	r7, #20
 8004b42:	46bd      	mov	sp, r7
 8004b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b48:	4770      	bx	lr
 8004b4a:	bf00      	nop
 8004b4c:	e000e3f0 	.word	0xe000e3f0
 8004b50:	20000df0 	.word	0x20000df0
 8004b54:	e000ed0c 	.word	0xe000ed0c
 8004b58:	20000df4 	.word	0x20000df4

08004b5c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b08a      	sub	sp, #40	@ 0x28
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004b64:	2300      	movs	r3, #0
 8004b66:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004b68:	f7fe fd86 	bl	8003678 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004b6c:	4b5c      	ldr	r3, [pc, #368]	@ (8004ce0 <pvPortMalloc+0x184>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d101      	bne.n	8004b78 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004b74:	f000 f924 	bl	8004dc0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004b78:	4b5a      	ldr	r3, [pc, #360]	@ (8004ce4 <pvPortMalloc+0x188>)
 8004b7a:	681a      	ldr	r2, [r3, #0]
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	4013      	ands	r3, r2
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	f040 8095 	bne.w	8004cb0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d01e      	beq.n	8004bca <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8004b8c:	2208      	movs	r2, #8
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	4413      	add	r3, r2
 8004b92:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	f003 0307 	and.w	r3, r3, #7
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d015      	beq.n	8004bca <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	f023 0307 	bic.w	r3, r3, #7
 8004ba4:	3308      	adds	r3, #8
 8004ba6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	f003 0307 	and.w	r3, r3, #7
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d00b      	beq.n	8004bca <pvPortMalloc+0x6e>
	__asm volatile
 8004bb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bb6:	f383 8811 	msr	BASEPRI, r3
 8004bba:	f3bf 8f6f 	isb	sy
 8004bbe:	f3bf 8f4f 	dsb	sy
 8004bc2:	617b      	str	r3, [r7, #20]
}
 8004bc4:	bf00      	nop
 8004bc6:	bf00      	nop
 8004bc8:	e7fd      	b.n	8004bc6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d06f      	beq.n	8004cb0 <pvPortMalloc+0x154>
 8004bd0:	4b45      	ldr	r3, [pc, #276]	@ (8004ce8 <pvPortMalloc+0x18c>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	687a      	ldr	r2, [r7, #4]
 8004bd6:	429a      	cmp	r2, r3
 8004bd8:	d86a      	bhi.n	8004cb0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004bda:	4b44      	ldr	r3, [pc, #272]	@ (8004cec <pvPortMalloc+0x190>)
 8004bdc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004bde:	4b43      	ldr	r3, [pc, #268]	@ (8004cec <pvPortMalloc+0x190>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004be4:	e004      	b.n	8004bf0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8004be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004be8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bf2:	685b      	ldr	r3, [r3, #4]
 8004bf4:	687a      	ldr	r2, [r7, #4]
 8004bf6:	429a      	cmp	r2, r3
 8004bf8:	d903      	bls.n	8004c02 <pvPortMalloc+0xa6>
 8004bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d1f1      	bne.n	8004be6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004c02:	4b37      	ldr	r3, [pc, #220]	@ (8004ce0 <pvPortMalloc+0x184>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c08:	429a      	cmp	r2, r3
 8004c0a:	d051      	beq.n	8004cb0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004c0c:	6a3b      	ldr	r3, [r7, #32]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	2208      	movs	r2, #8
 8004c12:	4413      	add	r3, r2
 8004c14:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c18:	681a      	ldr	r2, [r3, #0]
 8004c1a:	6a3b      	ldr	r3, [r7, #32]
 8004c1c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c20:	685a      	ldr	r2, [r3, #4]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	1ad2      	subs	r2, r2, r3
 8004c26:	2308      	movs	r3, #8
 8004c28:	005b      	lsls	r3, r3, #1
 8004c2a:	429a      	cmp	r2, r3
 8004c2c:	d920      	bls.n	8004c70 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004c2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	4413      	add	r3, r2
 8004c34:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004c36:	69bb      	ldr	r3, [r7, #24]
 8004c38:	f003 0307 	and.w	r3, r3, #7
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d00b      	beq.n	8004c58 <pvPortMalloc+0xfc>
	__asm volatile
 8004c40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c44:	f383 8811 	msr	BASEPRI, r3
 8004c48:	f3bf 8f6f 	isb	sy
 8004c4c:	f3bf 8f4f 	dsb	sy
 8004c50:	613b      	str	r3, [r7, #16]
}
 8004c52:	bf00      	nop
 8004c54:	bf00      	nop
 8004c56:	e7fd      	b.n	8004c54 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c5a:	685a      	ldr	r2, [r3, #4]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	1ad2      	subs	r2, r2, r3
 8004c60:	69bb      	ldr	r3, [r7, #24]
 8004c62:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c66:	687a      	ldr	r2, [r7, #4]
 8004c68:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004c6a:	69b8      	ldr	r0, [r7, #24]
 8004c6c:	f000 f90a 	bl	8004e84 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004c70:	4b1d      	ldr	r3, [pc, #116]	@ (8004ce8 <pvPortMalloc+0x18c>)
 8004c72:	681a      	ldr	r2, [r3, #0]
 8004c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c76:	685b      	ldr	r3, [r3, #4]
 8004c78:	1ad3      	subs	r3, r2, r3
 8004c7a:	4a1b      	ldr	r2, [pc, #108]	@ (8004ce8 <pvPortMalloc+0x18c>)
 8004c7c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004c7e:	4b1a      	ldr	r3, [pc, #104]	@ (8004ce8 <pvPortMalloc+0x18c>)
 8004c80:	681a      	ldr	r2, [r3, #0]
 8004c82:	4b1b      	ldr	r3, [pc, #108]	@ (8004cf0 <pvPortMalloc+0x194>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	429a      	cmp	r2, r3
 8004c88:	d203      	bcs.n	8004c92 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004c8a:	4b17      	ldr	r3, [pc, #92]	@ (8004ce8 <pvPortMalloc+0x18c>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4a18      	ldr	r2, [pc, #96]	@ (8004cf0 <pvPortMalloc+0x194>)
 8004c90:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c94:	685a      	ldr	r2, [r3, #4]
 8004c96:	4b13      	ldr	r3, [pc, #76]	@ (8004ce4 <pvPortMalloc+0x188>)
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	431a      	orrs	r2, r3
 8004c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c9e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004ca6:	4b13      	ldr	r3, [pc, #76]	@ (8004cf4 <pvPortMalloc+0x198>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	3301      	adds	r3, #1
 8004cac:	4a11      	ldr	r2, [pc, #68]	@ (8004cf4 <pvPortMalloc+0x198>)
 8004cae:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004cb0:	f7fe fcf0 	bl	8003694 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004cb4:	69fb      	ldr	r3, [r7, #28]
 8004cb6:	f003 0307 	and.w	r3, r3, #7
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d00b      	beq.n	8004cd6 <pvPortMalloc+0x17a>
	__asm volatile
 8004cbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cc2:	f383 8811 	msr	BASEPRI, r3
 8004cc6:	f3bf 8f6f 	isb	sy
 8004cca:	f3bf 8f4f 	dsb	sy
 8004cce:	60fb      	str	r3, [r7, #12]
}
 8004cd0:	bf00      	nop
 8004cd2:	bf00      	nop
 8004cd4:	e7fd      	b.n	8004cd2 <pvPortMalloc+0x176>
	return pvReturn;
 8004cd6:	69fb      	ldr	r3, [r7, #28]
}
 8004cd8:	4618      	mov	r0, r3
 8004cda:	3728      	adds	r7, #40	@ 0x28
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	bd80      	pop	{r7, pc}
 8004ce0:	20004a00 	.word	0x20004a00
 8004ce4:	20004a14 	.word	0x20004a14
 8004ce8:	20004a04 	.word	0x20004a04
 8004cec:	200049f8 	.word	0x200049f8
 8004cf0:	20004a08 	.word	0x20004a08
 8004cf4:	20004a0c 	.word	0x20004a0c

08004cf8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b086      	sub	sp, #24
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d04f      	beq.n	8004daa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004d0a:	2308      	movs	r3, #8
 8004d0c:	425b      	negs	r3, r3
 8004d0e:	697a      	ldr	r2, [r7, #20]
 8004d10:	4413      	add	r3, r2
 8004d12:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004d18:	693b      	ldr	r3, [r7, #16]
 8004d1a:	685a      	ldr	r2, [r3, #4]
 8004d1c:	4b25      	ldr	r3, [pc, #148]	@ (8004db4 <vPortFree+0xbc>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4013      	ands	r3, r2
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d10b      	bne.n	8004d3e <vPortFree+0x46>
	__asm volatile
 8004d26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d2a:	f383 8811 	msr	BASEPRI, r3
 8004d2e:	f3bf 8f6f 	isb	sy
 8004d32:	f3bf 8f4f 	dsb	sy
 8004d36:	60fb      	str	r3, [r7, #12]
}
 8004d38:	bf00      	nop
 8004d3a:	bf00      	nop
 8004d3c:	e7fd      	b.n	8004d3a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d00b      	beq.n	8004d5e <vPortFree+0x66>
	__asm volatile
 8004d46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d4a:	f383 8811 	msr	BASEPRI, r3
 8004d4e:	f3bf 8f6f 	isb	sy
 8004d52:	f3bf 8f4f 	dsb	sy
 8004d56:	60bb      	str	r3, [r7, #8]
}
 8004d58:	bf00      	nop
 8004d5a:	bf00      	nop
 8004d5c:	e7fd      	b.n	8004d5a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004d5e:	693b      	ldr	r3, [r7, #16]
 8004d60:	685a      	ldr	r2, [r3, #4]
 8004d62:	4b14      	ldr	r3, [pc, #80]	@ (8004db4 <vPortFree+0xbc>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4013      	ands	r3, r2
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d01e      	beq.n	8004daa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004d6c:	693b      	ldr	r3, [r7, #16]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d11a      	bne.n	8004daa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004d74:	693b      	ldr	r3, [r7, #16]
 8004d76:	685a      	ldr	r2, [r3, #4]
 8004d78:	4b0e      	ldr	r3, [pc, #56]	@ (8004db4 <vPortFree+0xbc>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	43db      	mvns	r3, r3
 8004d7e:	401a      	ands	r2, r3
 8004d80:	693b      	ldr	r3, [r7, #16]
 8004d82:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004d84:	f7fe fc78 	bl	8003678 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004d88:	693b      	ldr	r3, [r7, #16]
 8004d8a:	685a      	ldr	r2, [r3, #4]
 8004d8c:	4b0a      	ldr	r3, [pc, #40]	@ (8004db8 <vPortFree+0xc0>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4413      	add	r3, r2
 8004d92:	4a09      	ldr	r2, [pc, #36]	@ (8004db8 <vPortFree+0xc0>)
 8004d94:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004d96:	6938      	ldr	r0, [r7, #16]
 8004d98:	f000 f874 	bl	8004e84 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004d9c:	4b07      	ldr	r3, [pc, #28]	@ (8004dbc <vPortFree+0xc4>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	3301      	adds	r3, #1
 8004da2:	4a06      	ldr	r2, [pc, #24]	@ (8004dbc <vPortFree+0xc4>)
 8004da4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004da6:	f7fe fc75 	bl	8003694 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004daa:	bf00      	nop
 8004dac:	3718      	adds	r7, #24
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bd80      	pop	{r7, pc}
 8004db2:	bf00      	nop
 8004db4:	20004a14 	.word	0x20004a14
 8004db8:	20004a04 	.word	0x20004a04
 8004dbc:	20004a10 	.word	0x20004a10

08004dc0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b085      	sub	sp, #20
 8004dc4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004dc6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8004dca:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004dcc:	4b27      	ldr	r3, [pc, #156]	@ (8004e6c <prvHeapInit+0xac>)
 8004dce:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	f003 0307 	and.w	r3, r3, #7
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d00c      	beq.n	8004df4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	3307      	adds	r3, #7
 8004dde:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	f023 0307 	bic.w	r3, r3, #7
 8004de6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004de8:	68ba      	ldr	r2, [r7, #8]
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	1ad3      	subs	r3, r2, r3
 8004dee:	4a1f      	ldr	r2, [pc, #124]	@ (8004e6c <prvHeapInit+0xac>)
 8004df0:	4413      	add	r3, r2
 8004df2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004df8:	4a1d      	ldr	r2, [pc, #116]	@ (8004e70 <prvHeapInit+0xb0>)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004dfe:	4b1c      	ldr	r3, [pc, #112]	@ (8004e70 <prvHeapInit+0xb0>)
 8004e00:	2200      	movs	r2, #0
 8004e02:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	68ba      	ldr	r2, [r7, #8]
 8004e08:	4413      	add	r3, r2
 8004e0a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004e0c:	2208      	movs	r2, #8
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	1a9b      	subs	r3, r3, r2
 8004e12:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	f023 0307 	bic.w	r3, r3, #7
 8004e1a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	4a15      	ldr	r2, [pc, #84]	@ (8004e74 <prvHeapInit+0xb4>)
 8004e20:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004e22:	4b14      	ldr	r3, [pc, #80]	@ (8004e74 <prvHeapInit+0xb4>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	2200      	movs	r2, #0
 8004e28:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004e2a:	4b12      	ldr	r3, [pc, #72]	@ (8004e74 <prvHeapInit+0xb4>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	2200      	movs	r2, #0
 8004e30:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	68fa      	ldr	r2, [r7, #12]
 8004e3a:	1ad2      	subs	r2, r2, r3
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004e40:	4b0c      	ldr	r3, [pc, #48]	@ (8004e74 <prvHeapInit+0xb4>)
 8004e42:	681a      	ldr	r2, [r3, #0]
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	4a0a      	ldr	r2, [pc, #40]	@ (8004e78 <prvHeapInit+0xb8>)
 8004e4e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	685b      	ldr	r3, [r3, #4]
 8004e54:	4a09      	ldr	r2, [pc, #36]	@ (8004e7c <prvHeapInit+0xbc>)
 8004e56:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004e58:	4b09      	ldr	r3, [pc, #36]	@ (8004e80 <prvHeapInit+0xc0>)
 8004e5a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004e5e:	601a      	str	r2, [r3, #0]
}
 8004e60:	bf00      	nop
 8004e62:	3714      	adds	r7, #20
 8004e64:	46bd      	mov	sp, r7
 8004e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6a:	4770      	bx	lr
 8004e6c:	20000df8 	.word	0x20000df8
 8004e70:	200049f8 	.word	0x200049f8
 8004e74:	20004a00 	.word	0x20004a00
 8004e78:	20004a08 	.word	0x20004a08
 8004e7c:	20004a04 	.word	0x20004a04
 8004e80:	20004a14 	.word	0x20004a14

08004e84 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004e84:	b480      	push	{r7}
 8004e86:	b085      	sub	sp, #20
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004e8c:	4b28      	ldr	r3, [pc, #160]	@ (8004f30 <prvInsertBlockIntoFreeList+0xac>)
 8004e8e:	60fb      	str	r3, [r7, #12]
 8004e90:	e002      	b.n	8004e98 <prvInsertBlockIntoFreeList+0x14>
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	60fb      	str	r3, [r7, #12]
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	687a      	ldr	r2, [r7, #4]
 8004e9e:	429a      	cmp	r2, r3
 8004ea0:	d8f7      	bhi.n	8004e92 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	685b      	ldr	r3, [r3, #4]
 8004eaa:	68ba      	ldr	r2, [r7, #8]
 8004eac:	4413      	add	r3, r2
 8004eae:	687a      	ldr	r2, [r7, #4]
 8004eb0:	429a      	cmp	r2, r3
 8004eb2:	d108      	bne.n	8004ec6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	685a      	ldr	r2, [r3, #4]
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	441a      	add	r2, r3
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	68ba      	ldr	r2, [r7, #8]
 8004ed0:	441a      	add	r2, r3
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	429a      	cmp	r2, r3
 8004ed8:	d118      	bne.n	8004f0c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681a      	ldr	r2, [r3, #0]
 8004ede:	4b15      	ldr	r3, [pc, #84]	@ (8004f34 <prvInsertBlockIntoFreeList+0xb0>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	429a      	cmp	r2, r3
 8004ee4:	d00d      	beq.n	8004f02 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	685a      	ldr	r2, [r3, #4]
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	685b      	ldr	r3, [r3, #4]
 8004ef0:	441a      	add	r2, r3
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	681a      	ldr	r2, [r3, #0]
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	601a      	str	r2, [r3, #0]
 8004f00:	e008      	b.n	8004f14 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004f02:	4b0c      	ldr	r3, [pc, #48]	@ (8004f34 <prvInsertBlockIntoFreeList+0xb0>)
 8004f04:	681a      	ldr	r2, [r3, #0]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	601a      	str	r2, [r3, #0]
 8004f0a:	e003      	b.n	8004f14 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681a      	ldr	r2, [r3, #0]
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004f14:	68fa      	ldr	r2, [r7, #12]
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	429a      	cmp	r2, r3
 8004f1a:	d002      	beq.n	8004f22 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	687a      	ldr	r2, [r7, #4]
 8004f20:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004f22:	bf00      	nop
 8004f24:	3714      	adds	r7, #20
 8004f26:	46bd      	mov	sp, r7
 8004f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2c:	4770      	bx	lr
 8004f2e:	bf00      	nop
 8004f30:	200049f8 	.word	0x200049f8
 8004f34:	20004a00 	.word	0x20004a00

08004f38 <memset>:
 8004f38:	4402      	add	r2, r0
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d100      	bne.n	8004f42 <memset+0xa>
 8004f40:	4770      	bx	lr
 8004f42:	f803 1b01 	strb.w	r1, [r3], #1
 8004f46:	e7f9      	b.n	8004f3c <memset+0x4>

08004f48 <__libc_init_array>:
 8004f48:	b570      	push	{r4, r5, r6, lr}
 8004f4a:	4d0d      	ldr	r5, [pc, #52]	@ (8004f80 <__libc_init_array+0x38>)
 8004f4c:	4c0d      	ldr	r4, [pc, #52]	@ (8004f84 <__libc_init_array+0x3c>)
 8004f4e:	1b64      	subs	r4, r4, r5
 8004f50:	10a4      	asrs	r4, r4, #2
 8004f52:	2600      	movs	r6, #0
 8004f54:	42a6      	cmp	r6, r4
 8004f56:	d109      	bne.n	8004f6c <__libc_init_array+0x24>
 8004f58:	4d0b      	ldr	r5, [pc, #44]	@ (8004f88 <__libc_init_array+0x40>)
 8004f5a:	4c0c      	ldr	r4, [pc, #48]	@ (8004f8c <__libc_init_array+0x44>)
 8004f5c:	f000 f826 	bl	8004fac <_init>
 8004f60:	1b64      	subs	r4, r4, r5
 8004f62:	10a4      	asrs	r4, r4, #2
 8004f64:	2600      	movs	r6, #0
 8004f66:	42a6      	cmp	r6, r4
 8004f68:	d105      	bne.n	8004f76 <__libc_init_array+0x2e>
 8004f6a:	bd70      	pop	{r4, r5, r6, pc}
 8004f6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f70:	4798      	blx	r3
 8004f72:	3601      	adds	r6, #1
 8004f74:	e7ee      	b.n	8004f54 <__libc_init_array+0xc>
 8004f76:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f7a:	4798      	blx	r3
 8004f7c:	3601      	adds	r6, #1
 8004f7e:	e7f2      	b.n	8004f66 <__libc_init_array+0x1e>
 8004f80:	0800503c 	.word	0x0800503c
 8004f84:	0800503c 	.word	0x0800503c
 8004f88:	0800503c 	.word	0x0800503c
 8004f8c:	08005040 	.word	0x08005040

08004f90 <memcpy>:
 8004f90:	440a      	add	r2, r1
 8004f92:	4291      	cmp	r1, r2
 8004f94:	f100 33ff 	add.w	r3, r0, #4294967295
 8004f98:	d100      	bne.n	8004f9c <memcpy+0xc>
 8004f9a:	4770      	bx	lr
 8004f9c:	b510      	push	{r4, lr}
 8004f9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004fa2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004fa6:	4291      	cmp	r1, r2
 8004fa8:	d1f9      	bne.n	8004f9e <memcpy+0xe>
 8004faa:	bd10      	pop	{r4, pc}

08004fac <_init>:
 8004fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fae:	bf00      	nop
 8004fb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004fb2:	bc08      	pop	{r3}
 8004fb4:	469e      	mov	lr, r3
 8004fb6:	4770      	bx	lr

08004fb8 <_fini>:
 8004fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fba:	bf00      	nop
 8004fbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004fbe:	bc08      	pop	{r3}
 8004fc0:	469e      	mov	lr, r3
 8004fc2:	4770      	bx	lr
