   1              		.cpu cortex-m4
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"systick.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.NVIC_SetPriority,"ax",%progbits
  16              		.align	1
  17              		.arch armv7e-m
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	NVIC_SetPriority:
  24              	.LFB107:
  25              		.file 1 "../Firmware/CMSIS/core_cm4.h"
   1:../Firmware/CMSIS/core_cm4.h **** /**************************************************************************//**
   2:../Firmware/CMSIS/core_cm4.h ****  * @file     core_cm4.h
   3:../Firmware/CMSIS/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:../Firmware/CMSIS/core_cm4.h ****  * @version  V3.30
   5:../Firmware/CMSIS/core_cm4.h ****  * @date     17. February 2014
   6:../Firmware/CMSIS/core_cm4.h ****  *
   7:../Firmware/CMSIS/core_cm4.h ****  * @note
   8:../Firmware/CMSIS/core_cm4.h ****  *
   9:../Firmware/CMSIS/core_cm4.h ****  ******************************************************************************/
  10:../Firmware/CMSIS/core_cm4.h **** /* Copyright (c) 2009 - 2014 ARM LIMITED
  11:../Firmware/CMSIS/core_cm4.h **** 
  12:../Firmware/CMSIS/core_cm4.h ****    All rights reserved.
  13:../Firmware/CMSIS/core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  14:../Firmware/CMSIS/core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  15:../Firmware/CMSIS/core_cm4.h ****    - Redistributions of source code must retain the above copyright
  16:../Firmware/CMSIS/core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  17:../Firmware/CMSIS/core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  18:../Firmware/CMSIS/core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  19:../Firmware/CMSIS/core_cm4.h ****      documentation and/or other materials provided with the distribution.
  20:../Firmware/CMSIS/core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:../Firmware/CMSIS/core_cm4.h ****      to endorse or promote products derived from this software without
  22:../Firmware/CMSIS/core_cm4.h ****      specific prior written permission.
  23:../Firmware/CMSIS/core_cm4.h ****    *
  24:../Firmware/CMSIS/core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:../Firmware/CMSIS/core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:../Firmware/CMSIS/core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:../Firmware/CMSIS/core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:../Firmware/CMSIS/core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:../Firmware/CMSIS/core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:../Firmware/CMSIS/core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:../Firmware/CMSIS/core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:../Firmware/CMSIS/core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:../Firmware/CMSIS/core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:../Firmware/CMSIS/core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:../Firmware/CMSIS/core_cm4.h ****    ---------------------------------------------------------------------------*/
  36:../Firmware/CMSIS/core_cm4.h **** 
  37:../Firmware/CMSIS/core_cm4.h **** 
  38:../Firmware/CMSIS/core_cm4.h **** #if defined ( __ICCARM__ )
  39:../Firmware/CMSIS/core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  40:../Firmware/CMSIS/core_cm4.h **** #endif
  41:../Firmware/CMSIS/core_cm4.h **** 
  42:../Firmware/CMSIS/core_cm4.h **** #ifdef __cplusplus
  43:../Firmware/CMSIS/core_cm4.h ****  extern "C" {
  44:../Firmware/CMSIS/core_cm4.h **** #endif
  45:../Firmware/CMSIS/core_cm4.h **** 
  46:../Firmware/CMSIS/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  47:../Firmware/CMSIS/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  48:../Firmware/CMSIS/core_cm4.h **** 
  49:../Firmware/CMSIS/core_cm4.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  50:../Firmware/CMSIS/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  51:../Firmware/CMSIS/core_cm4.h **** 
  52:../Firmware/CMSIS/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  53:../Firmware/CMSIS/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  54:../Firmware/CMSIS/core_cm4.h **** 
  55:../Firmware/CMSIS/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  56:../Firmware/CMSIS/core_cm4.h ****      Unions are used for effective representation of core registers.
  57:../Firmware/CMSIS/core_cm4.h **** 
  58:../Firmware/CMSIS/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  59:../Firmware/CMSIS/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  60:../Firmware/CMSIS/core_cm4.h ****  */
  61:../Firmware/CMSIS/core_cm4.h **** 
  62:../Firmware/CMSIS/core_cm4.h **** 
  63:../Firmware/CMSIS/core_cm4.h **** /*******************************************************************************
  64:../Firmware/CMSIS/core_cm4.h ****  *                 CMSIS definitions
  65:../Firmware/CMSIS/core_cm4.h ****  ******************************************************************************/
  66:../Firmware/CMSIS/core_cm4.h **** /** \ingroup Cortex_M4
  67:../Firmware/CMSIS/core_cm4.h ****   @{
  68:../Firmware/CMSIS/core_cm4.h ****  */
  69:../Firmware/CMSIS/core_cm4.h **** 
  70:../Firmware/CMSIS/core_cm4.h **** /*  CMSIS CM4 definitions */
  71:../Firmware/CMSIS/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x03)                                   /*!< [31:16] CMSIS HAL m
  72:../Firmware/CMSIS/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x20)                                   /*!< [15:0]  CMSIS HAL s
  73:../Firmware/CMSIS/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | \
  74:../Firmware/CMSIS/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  75:../Firmware/CMSIS/core_cm4.h **** 
  76:../Firmware/CMSIS/core_cm4.h **** #define __CORTEX_M                (0x04)                                   /*!< Cortex-M Core      
  77:../Firmware/CMSIS/core_cm4.h **** 
  78:../Firmware/CMSIS/core_cm4.h **** 
  79:../Firmware/CMSIS/core_cm4.h **** #if   defined ( __CC_ARM )
  80:../Firmware/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  81:../Firmware/CMSIS/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  82:../Firmware/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  83:../Firmware/CMSIS/core_cm4.h **** 
  84:../Firmware/CMSIS/core_cm4.h **** #elif defined ( __GNUC__ )
  85:../Firmware/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  86:../Firmware/CMSIS/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  87:../Firmware/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
  88:../Firmware/CMSIS/core_cm4.h **** 
  89:../Firmware/CMSIS/core_cm4.h **** #elif defined ( __ICCARM__ )
  90:../Firmware/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  91:../Firmware/CMSIS/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  92:../Firmware/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
  93:../Firmware/CMSIS/core_cm4.h **** 
  94:../Firmware/CMSIS/core_cm4.h **** #elif defined ( __TMS470__ )
  95:../Firmware/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  96:../Firmware/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
  97:../Firmware/CMSIS/core_cm4.h **** 
  98:../Firmware/CMSIS/core_cm4.h **** #elif defined ( __TASKING__ )
  99:../Firmware/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 100:../Firmware/CMSIS/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 101:../Firmware/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
 102:../Firmware/CMSIS/core_cm4.h **** 
 103:../Firmware/CMSIS/core_cm4.h **** #elif defined ( __CSMC__ )		/* Cosmic */
 104:../Firmware/CMSIS/core_cm4.h ****   #define __packed
 105:../Firmware/CMSIS/core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 106:../Firmware/CMSIS/core_cm4.h ****   #define __INLINE         inline                                    /*use -pc99 on compile line !<
 107:../Firmware/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
 108:../Firmware/CMSIS/core_cm4.h **** 
 109:../Firmware/CMSIS/core_cm4.h **** #endif
 110:../Firmware/CMSIS/core_cm4.h **** 
 111:../Firmware/CMSIS/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not. For this, __FPU_PRESENT has to be checked p
 112:../Firmware/CMSIS/core_cm4.h **** */
 113:../Firmware/CMSIS/core_cm4.h **** #if defined ( __CC_ARM )
 114:../Firmware/CMSIS/core_cm4.h ****   #if defined __TARGET_FPU_VFP
 115:../Firmware/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 116:../Firmware/CMSIS/core_cm4.h ****       #define __FPU_USED       1
 117:../Firmware/CMSIS/core_cm4.h ****     #else
 118:../Firmware/CMSIS/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 119:../Firmware/CMSIS/core_cm4.h ****       #define __FPU_USED       0
 120:../Firmware/CMSIS/core_cm4.h ****     #endif
 121:../Firmware/CMSIS/core_cm4.h ****   #else
 122:../Firmware/CMSIS/core_cm4.h ****     #define __FPU_USED         0
 123:../Firmware/CMSIS/core_cm4.h ****   #endif
 124:../Firmware/CMSIS/core_cm4.h **** 
 125:../Firmware/CMSIS/core_cm4.h **** #elif defined ( __GNUC__ )
 126:../Firmware/CMSIS/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 127:../Firmware/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 128:../Firmware/CMSIS/core_cm4.h ****       #define __FPU_USED       1
 129:../Firmware/CMSIS/core_cm4.h ****     #else
 130:../Firmware/CMSIS/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 131:../Firmware/CMSIS/core_cm4.h ****       #define __FPU_USED       0
 132:../Firmware/CMSIS/core_cm4.h ****     #endif
 133:../Firmware/CMSIS/core_cm4.h ****   #else
 134:../Firmware/CMSIS/core_cm4.h ****     #define __FPU_USED         0
 135:../Firmware/CMSIS/core_cm4.h ****   #endif
 136:../Firmware/CMSIS/core_cm4.h **** 
 137:../Firmware/CMSIS/core_cm4.h **** #elif defined ( __ICCARM__ )
 138:../Firmware/CMSIS/core_cm4.h ****   #if defined __ARMVFP__
 139:../Firmware/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 140:../Firmware/CMSIS/core_cm4.h ****       #define __FPU_USED       1
 141:../Firmware/CMSIS/core_cm4.h ****     #else
 142:../Firmware/CMSIS/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 143:../Firmware/CMSIS/core_cm4.h ****       #define __FPU_USED       0
 144:../Firmware/CMSIS/core_cm4.h ****     #endif
 145:../Firmware/CMSIS/core_cm4.h ****   #else
 146:../Firmware/CMSIS/core_cm4.h ****     #define __FPU_USED         0
 147:../Firmware/CMSIS/core_cm4.h ****   #endif
 148:../Firmware/CMSIS/core_cm4.h **** 
 149:../Firmware/CMSIS/core_cm4.h **** #elif defined ( __TMS470__ )
 150:../Firmware/CMSIS/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 151:../Firmware/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 152:../Firmware/CMSIS/core_cm4.h ****       #define __FPU_USED       1
 153:../Firmware/CMSIS/core_cm4.h ****     #else
 154:../Firmware/CMSIS/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 155:../Firmware/CMSIS/core_cm4.h ****       #define __FPU_USED       0
 156:../Firmware/CMSIS/core_cm4.h ****     #endif
 157:../Firmware/CMSIS/core_cm4.h ****   #else
 158:../Firmware/CMSIS/core_cm4.h ****     #define __FPU_USED         0
 159:../Firmware/CMSIS/core_cm4.h ****   #endif
 160:../Firmware/CMSIS/core_cm4.h **** 
 161:../Firmware/CMSIS/core_cm4.h **** #elif defined ( __TASKING__ )
 162:../Firmware/CMSIS/core_cm4.h ****   #if defined __FPU_VFP__
 163:../Firmware/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 164:../Firmware/CMSIS/core_cm4.h ****       #define __FPU_USED       1
 165:../Firmware/CMSIS/core_cm4.h ****     #else
 166:../Firmware/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 167:../Firmware/CMSIS/core_cm4.h ****       #define __FPU_USED       0
 168:../Firmware/CMSIS/core_cm4.h ****     #endif
 169:../Firmware/CMSIS/core_cm4.h ****   #else
 170:../Firmware/CMSIS/core_cm4.h ****     #define __FPU_USED         0
 171:../Firmware/CMSIS/core_cm4.h ****   #endif
 172:../Firmware/CMSIS/core_cm4.h **** 
 173:../Firmware/CMSIS/core_cm4.h **** #elif defined ( __CSMC__ )		/* Cosmic */
 174:../Firmware/CMSIS/core_cm4.h ****   #if ( __CSMC__ & 0x400)		// FPU present for parser
 175:../Firmware/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 176:../Firmware/CMSIS/core_cm4.h ****       #define __FPU_USED       1
 177:../Firmware/CMSIS/core_cm4.h ****     #else
 178:../Firmware/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 179:../Firmware/CMSIS/core_cm4.h ****       #define __FPU_USED       0
 180:../Firmware/CMSIS/core_cm4.h ****     #endif
 181:../Firmware/CMSIS/core_cm4.h ****   #else
 182:../Firmware/CMSIS/core_cm4.h ****     #define __FPU_USED         0
 183:../Firmware/CMSIS/core_cm4.h ****   #endif
 184:../Firmware/CMSIS/core_cm4.h **** #endif
 185:../Firmware/CMSIS/core_cm4.h **** 
 186:../Firmware/CMSIS/core_cm4.h **** #include <stdint.h>                      /* standard types definitions                      */
 187:../Firmware/CMSIS/core_cm4.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 188:../Firmware/CMSIS/core_cm4.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 189:../Firmware/CMSIS/core_cm4.h **** #include <core_cm4_simd.h>               /* Compiler specific SIMD Intrinsics               */
 190:../Firmware/CMSIS/core_cm4.h **** 
 191:../Firmware/CMSIS/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 192:../Firmware/CMSIS/core_cm4.h **** 
 193:../Firmware/CMSIS/core_cm4.h **** #ifndef __CMSIS_GENERIC
 194:../Firmware/CMSIS/core_cm4.h **** 
 195:../Firmware/CMSIS/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 196:../Firmware/CMSIS/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 197:../Firmware/CMSIS/core_cm4.h **** 
 198:../Firmware/CMSIS/core_cm4.h **** /* check device defines and use defaults */
 199:../Firmware/CMSIS/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 200:../Firmware/CMSIS/core_cm4.h ****   #ifndef __CM4_REV
 201:../Firmware/CMSIS/core_cm4.h ****     #define __CM4_REV               0x0000
 202:../Firmware/CMSIS/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 203:../Firmware/CMSIS/core_cm4.h ****   #endif
 204:../Firmware/CMSIS/core_cm4.h **** 
 205:../Firmware/CMSIS/core_cm4.h ****   #ifndef __FPU_PRESENT
 206:../Firmware/CMSIS/core_cm4.h ****     #define __FPU_PRESENT             0
 207:../Firmware/CMSIS/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 208:../Firmware/CMSIS/core_cm4.h ****   #endif
 209:../Firmware/CMSIS/core_cm4.h **** 
 210:../Firmware/CMSIS/core_cm4.h ****   #ifndef __MPU_PRESENT
 211:../Firmware/CMSIS/core_cm4.h ****     #define __MPU_PRESENT             0
 212:../Firmware/CMSIS/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 213:../Firmware/CMSIS/core_cm4.h ****   #endif
 214:../Firmware/CMSIS/core_cm4.h **** 
 215:../Firmware/CMSIS/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 216:../Firmware/CMSIS/core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 217:../Firmware/CMSIS/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 218:../Firmware/CMSIS/core_cm4.h ****   #endif
 219:../Firmware/CMSIS/core_cm4.h **** 
 220:../Firmware/CMSIS/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 221:../Firmware/CMSIS/core_cm4.h ****     #define __Vendor_SysTickConfig    0
 222:../Firmware/CMSIS/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 223:../Firmware/CMSIS/core_cm4.h ****   #endif
 224:../Firmware/CMSIS/core_cm4.h **** #endif
 225:../Firmware/CMSIS/core_cm4.h **** 
 226:../Firmware/CMSIS/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 227:../Firmware/CMSIS/core_cm4.h **** /**
 228:../Firmware/CMSIS/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 229:../Firmware/CMSIS/core_cm4.h **** 
 230:../Firmware/CMSIS/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 231:../Firmware/CMSIS/core_cm4.h ****     \li to specify the access to peripheral variables.
 232:../Firmware/CMSIS/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 233:../Firmware/CMSIS/core_cm4.h **** */
 234:../Firmware/CMSIS/core_cm4.h **** #ifdef __cplusplus
 235:../Firmware/CMSIS/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 236:../Firmware/CMSIS/core_cm4.h **** #else
 237:../Firmware/CMSIS/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 238:../Firmware/CMSIS/core_cm4.h **** #endif
 239:../Firmware/CMSIS/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 240:../Firmware/CMSIS/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 241:../Firmware/CMSIS/core_cm4.h **** 
 242:../Firmware/CMSIS/core_cm4.h **** /*@} end of group Cortex_M4 */
 243:../Firmware/CMSIS/core_cm4.h **** 
 244:../Firmware/CMSIS/core_cm4.h **** 
 245:../Firmware/CMSIS/core_cm4.h **** 
 246:../Firmware/CMSIS/core_cm4.h **** /*******************************************************************************
 247:../Firmware/CMSIS/core_cm4.h ****  *                 Register Abstraction
 248:../Firmware/CMSIS/core_cm4.h ****   Core Register contain:
 249:../Firmware/CMSIS/core_cm4.h ****   - Core Register
 250:../Firmware/CMSIS/core_cm4.h ****   - Core NVIC Register
 251:../Firmware/CMSIS/core_cm4.h ****   - Core SCB Register
 252:../Firmware/CMSIS/core_cm4.h ****   - Core SysTick Register
 253:../Firmware/CMSIS/core_cm4.h ****   - Core Debug Register
 254:../Firmware/CMSIS/core_cm4.h ****   - Core MPU Register
 255:../Firmware/CMSIS/core_cm4.h ****   - Core FPU Register
 256:../Firmware/CMSIS/core_cm4.h ****  ******************************************************************************/
 257:../Firmware/CMSIS/core_cm4.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 258:../Firmware/CMSIS/core_cm4.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 259:../Firmware/CMSIS/core_cm4.h **** */
 260:../Firmware/CMSIS/core_cm4.h **** 
 261:../Firmware/CMSIS/core_cm4.h **** /** \ingroup    CMSIS_core_register
 262:../Firmware/CMSIS/core_cm4.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 263:../Firmware/CMSIS/core_cm4.h ****     \brief  Core Register type definitions.
 264:../Firmware/CMSIS/core_cm4.h ****   @{
 265:../Firmware/CMSIS/core_cm4.h ****  */
 266:../Firmware/CMSIS/core_cm4.h **** 
 267:../Firmware/CMSIS/core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 268:../Firmware/CMSIS/core_cm4.h ****  */
 269:../Firmware/CMSIS/core_cm4.h **** typedef union
 270:../Firmware/CMSIS/core_cm4.h **** {
 271:../Firmware/CMSIS/core_cm4.h ****   struct
 272:../Firmware/CMSIS/core_cm4.h ****   {
 273:../Firmware/CMSIS/core_cm4.h **** #if (__CORTEX_M != 0x04)
 274:../Firmware/CMSIS/core_cm4.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 275:../Firmware/CMSIS/core_cm4.h **** #else
 276:../Firmware/CMSIS/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 277:../Firmware/CMSIS/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 278:../Firmware/CMSIS/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 279:../Firmware/CMSIS/core_cm4.h **** #endif
 280:../Firmware/CMSIS/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 281:../Firmware/CMSIS/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 282:../Firmware/CMSIS/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 283:../Firmware/CMSIS/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 284:../Firmware/CMSIS/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 285:../Firmware/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 286:../Firmware/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 287:../Firmware/CMSIS/core_cm4.h **** } APSR_Type;
 288:../Firmware/CMSIS/core_cm4.h **** 
 289:../Firmware/CMSIS/core_cm4.h **** 
 290:../Firmware/CMSIS/core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 291:../Firmware/CMSIS/core_cm4.h ****  */
 292:../Firmware/CMSIS/core_cm4.h **** typedef union
 293:../Firmware/CMSIS/core_cm4.h **** {
 294:../Firmware/CMSIS/core_cm4.h ****   struct
 295:../Firmware/CMSIS/core_cm4.h ****   {
 296:../Firmware/CMSIS/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 297:../Firmware/CMSIS/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 298:../Firmware/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 299:../Firmware/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 300:../Firmware/CMSIS/core_cm4.h **** } IPSR_Type;
 301:../Firmware/CMSIS/core_cm4.h **** 
 302:../Firmware/CMSIS/core_cm4.h **** 
 303:../Firmware/CMSIS/core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 304:../Firmware/CMSIS/core_cm4.h ****  */
 305:../Firmware/CMSIS/core_cm4.h **** typedef union
 306:../Firmware/CMSIS/core_cm4.h **** {
 307:../Firmware/CMSIS/core_cm4.h ****   struct
 308:../Firmware/CMSIS/core_cm4.h ****   {
 309:../Firmware/CMSIS/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 310:../Firmware/CMSIS/core_cm4.h **** #if (__CORTEX_M != 0x04)
 311:../Firmware/CMSIS/core_cm4.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 312:../Firmware/CMSIS/core_cm4.h **** #else
 313:../Firmware/CMSIS/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 314:../Firmware/CMSIS/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 315:../Firmware/CMSIS/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 316:../Firmware/CMSIS/core_cm4.h **** #endif
 317:../Firmware/CMSIS/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 318:../Firmware/CMSIS/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 319:../Firmware/CMSIS/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 320:../Firmware/CMSIS/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 321:../Firmware/CMSIS/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 322:../Firmware/CMSIS/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 323:../Firmware/CMSIS/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 324:../Firmware/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 325:../Firmware/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 326:../Firmware/CMSIS/core_cm4.h **** } xPSR_Type;
 327:../Firmware/CMSIS/core_cm4.h **** 
 328:../Firmware/CMSIS/core_cm4.h **** 
 329:../Firmware/CMSIS/core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 330:../Firmware/CMSIS/core_cm4.h ****  */
 331:../Firmware/CMSIS/core_cm4.h **** typedef union
 332:../Firmware/CMSIS/core_cm4.h **** {
 333:../Firmware/CMSIS/core_cm4.h ****   struct
 334:../Firmware/CMSIS/core_cm4.h ****   {
 335:../Firmware/CMSIS/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 336:../Firmware/CMSIS/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 337:../Firmware/CMSIS/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 338:../Firmware/CMSIS/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 339:../Firmware/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 340:../Firmware/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 341:../Firmware/CMSIS/core_cm4.h **** } CONTROL_Type;
 342:../Firmware/CMSIS/core_cm4.h **** 
 343:../Firmware/CMSIS/core_cm4.h **** /*@} end of group CMSIS_CORE */
 344:../Firmware/CMSIS/core_cm4.h **** 
 345:../Firmware/CMSIS/core_cm4.h **** 
 346:../Firmware/CMSIS/core_cm4.h **** /** \ingroup    CMSIS_core_register
 347:../Firmware/CMSIS/core_cm4.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 348:../Firmware/CMSIS/core_cm4.h ****     \brief      Type definitions for the NVIC Registers
 349:../Firmware/CMSIS/core_cm4.h ****   @{
 350:../Firmware/CMSIS/core_cm4.h ****  */
 351:../Firmware/CMSIS/core_cm4.h **** 
 352:../Firmware/CMSIS/core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 353:../Firmware/CMSIS/core_cm4.h ****  */
 354:../Firmware/CMSIS/core_cm4.h **** typedef struct
 355:../Firmware/CMSIS/core_cm4.h **** {
 356:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 357:../Firmware/CMSIS/core_cm4.h ****        uint32_t RESERVED0[24];
 358:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 359:../Firmware/CMSIS/core_cm4.h ****        uint32_t RSERVED1[24];
 360:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 361:../Firmware/CMSIS/core_cm4.h ****        uint32_t RESERVED2[24];
 362:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 363:../Firmware/CMSIS/core_cm4.h ****        uint32_t RESERVED3[24];
 364:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 365:../Firmware/CMSIS/core_cm4.h ****        uint32_t RESERVED4[56];
 366:../Firmware/CMSIS/core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 367:../Firmware/CMSIS/core_cm4.h ****        uint32_t RESERVED5[644];
 368:../Firmware/CMSIS/core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 369:../Firmware/CMSIS/core_cm4.h **** }  NVIC_Type;
 370:../Firmware/CMSIS/core_cm4.h **** 
 371:../Firmware/CMSIS/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 372:../Firmware/CMSIS/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 373:../Firmware/CMSIS/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 374:../Firmware/CMSIS/core_cm4.h **** 
 375:../Firmware/CMSIS/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 376:../Firmware/CMSIS/core_cm4.h **** 
 377:../Firmware/CMSIS/core_cm4.h **** 
 378:../Firmware/CMSIS/core_cm4.h **** /** \ingroup  CMSIS_core_register
 379:../Firmware/CMSIS/core_cm4.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 380:../Firmware/CMSIS/core_cm4.h ****     \brief      Type definitions for the System Control Block Registers
 381:../Firmware/CMSIS/core_cm4.h ****   @{
 382:../Firmware/CMSIS/core_cm4.h ****  */
 383:../Firmware/CMSIS/core_cm4.h **** 
 384:../Firmware/CMSIS/core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 385:../Firmware/CMSIS/core_cm4.h ****  */
 386:../Firmware/CMSIS/core_cm4.h **** typedef struct
 387:../Firmware/CMSIS/core_cm4.h **** {
 388:../Firmware/CMSIS/core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 389:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 390:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 391:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 392:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 393:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 394:../Firmware/CMSIS/core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 395:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 396:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 397:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 398:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 399:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 400:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 401:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 402:../Firmware/CMSIS/core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 403:../Firmware/CMSIS/core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 404:../Firmware/CMSIS/core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 405:../Firmware/CMSIS/core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 406:../Firmware/CMSIS/core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 407:../Firmware/CMSIS/core_cm4.h ****        uint32_t RESERVED0[5];
 408:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 409:../Firmware/CMSIS/core_cm4.h **** } SCB_Type;
 410:../Firmware/CMSIS/core_cm4.h **** 
 411:../Firmware/CMSIS/core_cm4.h **** /* SCB CPUID Register Definitions */
 412:../Firmware/CMSIS/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 413:../Firmware/CMSIS/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 414:../Firmware/CMSIS/core_cm4.h **** 
 415:../Firmware/CMSIS/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 416:../Firmware/CMSIS/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 417:../Firmware/CMSIS/core_cm4.h **** 
 418:../Firmware/CMSIS/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 419:../Firmware/CMSIS/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 420:../Firmware/CMSIS/core_cm4.h **** 
 421:../Firmware/CMSIS/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 422:../Firmware/CMSIS/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 423:../Firmware/CMSIS/core_cm4.h **** 
 424:../Firmware/CMSIS/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 425:../Firmware/CMSIS/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 426:../Firmware/CMSIS/core_cm4.h **** 
 427:../Firmware/CMSIS/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 428:../Firmware/CMSIS/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 429:../Firmware/CMSIS/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 430:../Firmware/CMSIS/core_cm4.h **** 
 431:../Firmware/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 432:../Firmware/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 433:../Firmware/CMSIS/core_cm4.h **** 
 434:../Firmware/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 435:../Firmware/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 436:../Firmware/CMSIS/core_cm4.h **** 
 437:../Firmware/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 438:../Firmware/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 439:../Firmware/CMSIS/core_cm4.h **** 
 440:../Firmware/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 441:../Firmware/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 442:../Firmware/CMSIS/core_cm4.h **** 
 443:../Firmware/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 444:../Firmware/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 445:../Firmware/CMSIS/core_cm4.h **** 
 446:../Firmware/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 447:../Firmware/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 448:../Firmware/CMSIS/core_cm4.h **** 
 449:../Firmware/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 450:../Firmware/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 451:../Firmware/CMSIS/core_cm4.h **** 
 452:../Firmware/CMSIS/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 453:../Firmware/CMSIS/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 454:../Firmware/CMSIS/core_cm4.h **** 
 455:../Firmware/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 456:../Firmware/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 457:../Firmware/CMSIS/core_cm4.h **** 
 458:../Firmware/CMSIS/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 459:../Firmware/CMSIS/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 460:../Firmware/CMSIS/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 461:../Firmware/CMSIS/core_cm4.h **** 
 462:../Firmware/CMSIS/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 463:../Firmware/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 464:../Firmware/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 465:../Firmware/CMSIS/core_cm4.h **** 
 466:../Firmware/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 467:../Firmware/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 468:../Firmware/CMSIS/core_cm4.h **** 
 469:../Firmware/CMSIS/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 470:../Firmware/CMSIS/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 471:../Firmware/CMSIS/core_cm4.h **** 
 472:../Firmware/CMSIS/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 473:../Firmware/CMSIS/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 474:../Firmware/CMSIS/core_cm4.h **** 
 475:../Firmware/CMSIS/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 476:../Firmware/CMSIS/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 477:../Firmware/CMSIS/core_cm4.h **** 
 478:../Firmware/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 479:../Firmware/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 480:../Firmware/CMSIS/core_cm4.h **** 
 481:../Firmware/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 482:../Firmware/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 483:../Firmware/CMSIS/core_cm4.h **** 
 484:../Firmware/CMSIS/core_cm4.h **** /* SCB System Control Register Definitions */
 485:../Firmware/CMSIS/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 486:../Firmware/CMSIS/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 487:../Firmware/CMSIS/core_cm4.h **** 
 488:../Firmware/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 489:../Firmware/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 490:../Firmware/CMSIS/core_cm4.h **** 
 491:../Firmware/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 492:../Firmware/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 493:../Firmware/CMSIS/core_cm4.h **** 
 494:../Firmware/CMSIS/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 495:../Firmware/CMSIS/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 496:../Firmware/CMSIS/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 497:../Firmware/CMSIS/core_cm4.h **** 
 498:../Firmware/CMSIS/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 499:../Firmware/CMSIS/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 500:../Firmware/CMSIS/core_cm4.h **** 
 501:../Firmware/CMSIS/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 502:../Firmware/CMSIS/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 503:../Firmware/CMSIS/core_cm4.h **** 
 504:../Firmware/CMSIS/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 505:../Firmware/CMSIS/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 506:../Firmware/CMSIS/core_cm4.h **** 
 507:../Firmware/CMSIS/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 508:../Firmware/CMSIS/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 509:../Firmware/CMSIS/core_cm4.h **** 
 510:../Firmware/CMSIS/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 511:../Firmware/CMSIS/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 512:../Firmware/CMSIS/core_cm4.h **** 
 513:../Firmware/CMSIS/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 514:../Firmware/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 515:../Firmware/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 516:../Firmware/CMSIS/core_cm4.h **** 
 517:../Firmware/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 518:../Firmware/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 519:../Firmware/CMSIS/core_cm4.h **** 
 520:../Firmware/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 521:../Firmware/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 522:../Firmware/CMSIS/core_cm4.h **** 
 523:../Firmware/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 524:../Firmware/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 525:../Firmware/CMSIS/core_cm4.h **** 
 526:../Firmware/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 527:../Firmware/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 528:../Firmware/CMSIS/core_cm4.h **** 
 529:../Firmware/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 530:../Firmware/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 531:../Firmware/CMSIS/core_cm4.h **** 
 532:../Firmware/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 533:../Firmware/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 534:../Firmware/CMSIS/core_cm4.h **** 
 535:../Firmware/CMSIS/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 536:../Firmware/CMSIS/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 537:../Firmware/CMSIS/core_cm4.h **** 
 538:../Firmware/CMSIS/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 539:../Firmware/CMSIS/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 540:../Firmware/CMSIS/core_cm4.h **** 
 541:../Firmware/CMSIS/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 542:../Firmware/CMSIS/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 543:../Firmware/CMSIS/core_cm4.h **** 
 544:../Firmware/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 545:../Firmware/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 546:../Firmware/CMSIS/core_cm4.h **** 
 547:../Firmware/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 548:../Firmware/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 549:../Firmware/CMSIS/core_cm4.h **** 
 550:../Firmware/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 551:../Firmware/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 552:../Firmware/CMSIS/core_cm4.h **** 
 553:../Firmware/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 554:../Firmware/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 555:../Firmware/CMSIS/core_cm4.h **** 
 556:../Firmware/CMSIS/core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 557:../Firmware/CMSIS/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 558:../Firmware/CMSIS/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 559:../Firmware/CMSIS/core_cm4.h **** 
 560:../Firmware/CMSIS/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 561:../Firmware/CMSIS/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 562:../Firmware/CMSIS/core_cm4.h **** 
 563:../Firmware/CMSIS/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 564:../Firmware/CMSIS/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 565:../Firmware/CMSIS/core_cm4.h **** 
 566:../Firmware/CMSIS/core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 567:../Firmware/CMSIS/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 568:../Firmware/CMSIS/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 569:../Firmware/CMSIS/core_cm4.h **** 
 570:../Firmware/CMSIS/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 571:../Firmware/CMSIS/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 572:../Firmware/CMSIS/core_cm4.h **** 
 573:../Firmware/CMSIS/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 574:../Firmware/CMSIS/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 575:../Firmware/CMSIS/core_cm4.h **** 
 576:../Firmware/CMSIS/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 577:../Firmware/CMSIS/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 578:../Firmware/CMSIS/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 579:../Firmware/CMSIS/core_cm4.h **** 
 580:../Firmware/CMSIS/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 581:../Firmware/CMSIS/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 582:../Firmware/CMSIS/core_cm4.h **** 
 583:../Firmware/CMSIS/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 584:../Firmware/CMSIS/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 585:../Firmware/CMSIS/core_cm4.h **** 
 586:../Firmware/CMSIS/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 587:../Firmware/CMSIS/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 588:../Firmware/CMSIS/core_cm4.h **** 
 589:../Firmware/CMSIS/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 590:../Firmware/CMSIS/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 591:../Firmware/CMSIS/core_cm4.h **** 
 592:../Firmware/CMSIS/core_cm4.h **** /*@} end of group CMSIS_SCB */
 593:../Firmware/CMSIS/core_cm4.h **** 
 594:../Firmware/CMSIS/core_cm4.h **** 
 595:../Firmware/CMSIS/core_cm4.h **** /** \ingroup  CMSIS_core_register
 596:../Firmware/CMSIS/core_cm4.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 597:../Firmware/CMSIS/core_cm4.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 598:../Firmware/CMSIS/core_cm4.h ****   @{
 599:../Firmware/CMSIS/core_cm4.h ****  */
 600:../Firmware/CMSIS/core_cm4.h **** 
 601:../Firmware/CMSIS/core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 602:../Firmware/CMSIS/core_cm4.h ****  */
 603:../Firmware/CMSIS/core_cm4.h **** typedef struct
 604:../Firmware/CMSIS/core_cm4.h **** {
 605:../Firmware/CMSIS/core_cm4.h ****        uint32_t RESERVED0[1];
 606:../Firmware/CMSIS/core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 607:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 608:../Firmware/CMSIS/core_cm4.h **** } SCnSCB_Type;
 609:../Firmware/CMSIS/core_cm4.h **** 
 610:../Firmware/CMSIS/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 611:../Firmware/CMSIS/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 612:../Firmware/CMSIS/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 613:../Firmware/CMSIS/core_cm4.h **** 
 614:../Firmware/CMSIS/core_cm4.h **** /* Auxiliary Control Register Definitions */
 615:../Firmware/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 616:../Firmware/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 617:../Firmware/CMSIS/core_cm4.h **** 
 618:../Firmware/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 619:../Firmware/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 620:../Firmware/CMSIS/core_cm4.h **** 
 621:../Firmware/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 622:../Firmware/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 623:../Firmware/CMSIS/core_cm4.h **** 
 624:../Firmware/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 625:../Firmware/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 626:../Firmware/CMSIS/core_cm4.h **** 
 627:../Firmware/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 628:../Firmware/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 629:../Firmware/CMSIS/core_cm4.h **** 
 630:../Firmware/CMSIS/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 631:../Firmware/CMSIS/core_cm4.h **** 
 632:../Firmware/CMSIS/core_cm4.h **** 
 633:../Firmware/CMSIS/core_cm4.h **** /** \ingroup  CMSIS_core_register
 634:../Firmware/CMSIS/core_cm4.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 635:../Firmware/CMSIS/core_cm4.h ****     \brief      Type definitions for the System Timer Registers.
 636:../Firmware/CMSIS/core_cm4.h ****   @{
 637:../Firmware/CMSIS/core_cm4.h ****  */
 638:../Firmware/CMSIS/core_cm4.h **** 
 639:../Firmware/CMSIS/core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 640:../Firmware/CMSIS/core_cm4.h ****  */
 641:../Firmware/CMSIS/core_cm4.h **** typedef struct
 642:../Firmware/CMSIS/core_cm4.h **** {
 643:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 644:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 645:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 646:../Firmware/CMSIS/core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 647:../Firmware/CMSIS/core_cm4.h **** } SysTick_Type;
 648:../Firmware/CMSIS/core_cm4.h **** 
 649:../Firmware/CMSIS/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 650:../Firmware/CMSIS/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 651:../Firmware/CMSIS/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 652:../Firmware/CMSIS/core_cm4.h **** 
 653:../Firmware/CMSIS/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 654:../Firmware/CMSIS/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 655:../Firmware/CMSIS/core_cm4.h **** 
 656:../Firmware/CMSIS/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 657:../Firmware/CMSIS/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 658:../Firmware/CMSIS/core_cm4.h **** 
 659:../Firmware/CMSIS/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 660:../Firmware/CMSIS/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 661:../Firmware/CMSIS/core_cm4.h **** 
 662:../Firmware/CMSIS/core_cm4.h **** /* SysTick Reload Register Definitions */
 663:../Firmware/CMSIS/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 664:../Firmware/CMSIS/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 665:../Firmware/CMSIS/core_cm4.h **** 
 666:../Firmware/CMSIS/core_cm4.h **** /* SysTick Current Register Definitions */
 667:../Firmware/CMSIS/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 668:../Firmware/CMSIS/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 669:../Firmware/CMSIS/core_cm4.h **** 
 670:../Firmware/CMSIS/core_cm4.h **** /* SysTick Calibration Register Definitions */
 671:../Firmware/CMSIS/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 672:../Firmware/CMSIS/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 673:../Firmware/CMSIS/core_cm4.h **** 
 674:../Firmware/CMSIS/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 675:../Firmware/CMSIS/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 676:../Firmware/CMSIS/core_cm4.h **** 
 677:../Firmware/CMSIS/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 678:../Firmware/CMSIS/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 679:../Firmware/CMSIS/core_cm4.h **** 
 680:../Firmware/CMSIS/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 681:../Firmware/CMSIS/core_cm4.h **** 
 682:../Firmware/CMSIS/core_cm4.h **** 
 683:../Firmware/CMSIS/core_cm4.h **** /** \ingroup  CMSIS_core_register
 684:../Firmware/CMSIS/core_cm4.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 685:../Firmware/CMSIS/core_cm4.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 686:../Firmware/CMSIS/core_cm4.h ****   @{
 687:../Firmware/CMSIS/core_cm4.h ****  */
 688:../Firmware/CMSIS/core_cm4.h **** 
 689:../Firmware/CMSIS/core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 690:../Firmware/CMSIS/core_cm4.h ****  */
 691:../Firmware/CMSIS/core_cm4.h **** typedef struct
 692:../Firmware/CMSIS/core_cm4.h **** {
 693:../Firmware/CMSIS/core_cm4.h ****   __O  union
 694:../Firmware/CMSIS/core_cm4.h ****   {
 695:../Firmware/CMSIS/core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 696:../Firmware/CMSIS/core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 697:../Firmware/CMSIS/core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 698:../Firmware/CMSIS/core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 699:../Firmware/CMSIS/core_cm4.h ****        uint32_t RESERVED0[864];
 700:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 701:../Firmware/CMSIS/core_cm4.h ****        uint32_t RESERVED1[15];
 702:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 703:../Firmware/CMSIS/core_cm4.h ****        uint32_t RESERVED2[15];
 704:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 705:../Firmware/CMSIS/core_cm4.h ****        uint32_t RESERVED3[29];
 706:../Firmware/CMSIS/core_cm4.h ****   __O  uint32_t IWR;                     /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register  
 707:../Firmware/CMSIS/core_cm4.h ****   __I  uint32_t IRR;                     /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register   
 708:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t IMCR;                    /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 709:../Firmware/CMSIS/core_cm4.h ****        uint32_t RESERVED4[43];
 710:../Firmware/CMSIS/core_cm4.h ****   __O  uint32_t LAR;                     /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register        
 711:../Firmware/CMSIS/core_cm4.h ****   __I  uint32_t LSR;                     /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register        
 712:../Firmware/CMSIS/core_cm4.h ****        uint32_t RESERVED5[6];
 713:../Firmware/CMSIS/core_cm4.h ****   __I  uint32_t PID4;                    /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 714:../Firmware/CMSIS/core_cm4.h ****   __I  uint32_t PID5;                    /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 715:../Firmware/CMSIS/core_cm4.h ****   __I  uint32_t PID6;                    /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 716:../Firmware/CMSIS/core_cm4.h ****   __I  uint32_t PID7;                    /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 717:../Firmware/CMSIS/core_cm4.h ****   __I  uint32_t PID0;                    /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 718:../Firmware/CMSIS/core_cm4.h ****   __I  uint32_t PID1;                    /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 719:../Firmware/CMSIS/core_cm4.h ****   __I  uint32_t PID2;                    /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 720:../Firmware/CMSIS/core_cm4.h ****   __I  uint32_t PID3;                    /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 721:../Firmware/CMSIS/core_cm4.h ****   __I  uint32_t CID0;                    /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 722:../Firmware/CMSIS/core_cm4.h ****   __I  uint32_t CID1;                    /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 723:../Firmware/CMSIS/core_cm4.h ****   __I  uint32_t CID2;                    /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 724:../Firmware/CMSIS/core_cm4.h ****   __I  uint32_t CID3;                    /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 725:../Firmware/CMSIS/core_cm4.h **** } ITM_Type;
 726:../Firmware/CMSIS/core_cm4.h **** 
 727:../Firmware/CMSIS/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 728:../Firmware/CMSIS/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 729:../Firmware/CMSIS/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 730:../Firmware/CMSIS/core_cm4.h **** 
 731:../Firmware/CMSIS/core_cm4.h **** /* ITM Trace Control Register Definitions */
 732:../Firmware/CMSIS/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 733:../Firmware/CMSIS/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 734:../Firmware/CMSIS/core_cm4.h **** 
 735:../Firmware/CMSIS/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                             /*!< ITM 
 736:../Firmware/CMSIS/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 737:../Firmware/CMSIS/core_cm4.h **** 
 738:../Firmware/CMSIS/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                             /*!< ITM 
 739:../Firmware/CMSIS/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 740:../Firmware/CMSIS/core_cm4.h **** 
 741:../Firmware/CMSIS/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 742:../Firmware/CMSIS/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 743:../Firmware/CMSIS/core_cm4.h **** 
 744:../Firmware/CMSIS/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 745:../Firmware/CMSIS/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 746:../Firmware/CMSIS/core_cm4.h **** 
 747:../Firmware/CMSIS/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 748:../Firmware/CMSIS/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 749:../Firmware/CMSIS/core_cm4.h **** 
 750:../Firmware/CMSIS/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 751:../Firmware/CMSIS/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 752:../Firmware/CMSIS/core_cm4.h **** 
 753:../Firmware/CMSIS/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 754:../Firmware/CMSIS/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 755:../Firmware/CMSIS/core_cm4.h **** 
 756:../Firmware/CMSIS/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 757:../Firmware/CMSIS/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 758:../Firmware/CMSIS/core_cm4.h **** 
 759:../Firmware/CMSIS/core_cm4.h **** /* ITM Integration Write Register Definitions */
 760:../Firmware/CMSIS/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 761:../Firmware/CMSIS/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 762:../Firmware/CMSIS/core_cm4.h **** 
 763:../Firmware/CMSIS/core_cm4.h **** /* ITM Integration Read Register Definitions */
 764:../Firmware/CMSIS/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 765:../Firmware/CMSIS/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 766:../Firmware/CMSIS/core_cm4.h **** 
 767:../Firmware/CMSIS/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 768:../Firmware/CMSIS/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 769:../Firmware/CMSIS/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 770:../Firmware/CMSIS/core_cm4.h **** 
 771:../Firmware/CMSIS/core_cm4.h **** /* ITM Lock Status Register Definitions */
 772:../Firmware/CMSIS/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 773:../Firmware/CMSIS/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 774:../Firmware/CMSIS/core_cm4.h **** 
 775:../Firmware/CMSIS/core_cm4.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 776:../Firmware/CMSIS/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 777:../Firmware/CMSIS/core_cm4.h **** 
 778:../Firmware/CMSIS/core_cm4.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 779:../Firmware/CMSIS/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL << ITM_LSR_Present_Pos)                   /*!< ITM 
 780:../Firmware/CMSIS/core_cm4.h **** 
 781:../Firmware/CMSIS/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 782:../Firmware/CMSIS/core_cm4.h **** 
 783:../Firmware/CMSIS/core_cm4.h **** 
 784:../Firmware/CMSIS/core_cm4.h **** /** \ingroup  CMSIS_core_register
 785:../Firmware/CMSIS/core_cm4.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 786:../Firmware/CMSIS/core_cm4.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 787:../Firmware/CMSIS/core_cm4.h ****   @{
 788:../Firmware/CMSIS/core_cm4.h ****  */
 789:../Firmware/CMSIS/core_cm4.h **** 
 790:../Firmware/CMSIS/core_cm4.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 791:../Firmware/CMSIS/core_cm4.h ****  */
 792:../Firmware/CMSIS/core_cm4.h **** typedef struct
 793:../Firmware/CMSIS/core_cm4.h **** {
 794:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 795:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 796:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 797:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 798:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 799:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 800:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 801:../Firmware/CMSIS/core_cm4.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 802:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 803:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 804:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 805:../Firmware/CMSIS/core_cm4.h ****        uint32_t RESERVED0[1];
 806:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 807:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 808:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 809:../Firmware/CMSIS/core_cm4.h ****        uint32_t RESERVED1[1];
 810:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 811:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 812:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 813:../Firmware/CMSIS/core_cm4.h ****        uint32_t RESERVED2[1];
 814:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 815:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 816:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 817:../Firmware/CMSIS/core_cm4.h **** } DWT_Type;
 818:../Firmware/CMSIS/core_cm4.h **** 
 819:../Firmware/CMSIS/core_cm4.h **** /* DWT Control Register Definitions */
 820:../Firmware/CMSIS/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 821:../Firmware/CMSIS/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 822:../Firmware/CMSIS/core_cm4.h **** 
 823:../Firmware/CMSIS/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 824:../Firmware/CMSIS/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 825:../Firmware/CMSIS/core_cm4.h **** 
 826:../Firmware/CMSIS/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 827:../Firmware/CMSIS/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 828:../Firmware/CMSIS/core_cm4.h **** 
 829:../Firmware/CMSIS/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 830:../Firmware/CMSIS/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 831:../Firmware/CMSIS/core_cm4.h **** 
 832:../Firmware/CMSIS/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 833:../Firmware/CMSIS/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 834:../Firmware/CMSIS/core_cm4.h **** 
 835:../Firmware/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 836:../Firmware/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 837:../Firmware/CMSIS/core_cm4.h **** 
 838:../Firmware/CMSIS/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 839:../Firmware/CMSIS/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 840:../Firmware/CMSIS/core_cm4.h **** 
 841:../Firmware/CMSIS/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 842:../Firmware/CMSIS/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 843:../Firmware/CMSIS/core_cm4.h **** 
 844:../Firmware/CMSIS/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 845:../Firmware/CMSIS/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 846:../Firmware/CMSIS/core_cm4.h **** 
 847:../Firmware/CMSIS/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 848:../Firmware/CMSIS/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 849:../Firmware/CMSIS/core_cm4.h **** 
 850:../Firmware/CMSIS/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 851:../Firmware/CMSIS/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 852:../Firmware/CMSIS/core_cm4.h **** 
 853:../Firmware/CMSIS/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 854:../Firmware/CMSIS/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 855:../Firmware/CMSIS/core_cm4.h **** 
 856:../Firmware/CMSIS/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 857:../Firmware/CMSIS/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 858:../Firmware/CMSIS/core_cm4.h **** 
 859:../Firmware/CMSIS/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 860:../Firmware/CMSIS/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 861:../Firmware/CMSIS/core_cm4.h **** 
 862:../Firmware/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 863:../Firmware/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 864:../Firmware/CMSIS/core_cm4.h **** 
 865:../Firmware/CMSIS/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 866:../Firmware/CMSIS/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 867:../Firmware/CMSIS/core_cm4.h **** 
 868:../Firmware/CMSIS/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 869:../Firmware/CMSIS/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 870:../Firmware/CMSIS/core_cm4.h **** 
 871:../Firmware/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 872:../Firmware/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL << DWT_CTRL_CYCCNTENA_Pos)           /*!< DWT CTR
 873:../Firmware/CMSIS/core_cm4.h **** 
 874:../Firmware/CMSIS/core_cm4.h **** /* DWT CPI Count Register Definitions */
 875:../Firmware/CMSIS/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 876:../Firmware/CMSIS/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL << DWT_CPICNT_CPICNT_Pos)           /*!< DWT CPI
 877:../Firmware/CMSIS/core_cm4.h **** 
 878:../Firmware/CMSIS/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 879:../Firmware/CMSIS/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 880:../Firmware/CMSIS/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL << DWT_EXCCNT_EXCCNT_Pos)           /*!< DWT EXC
 881:../Firmware/CMSIS/core_cm4.h **** 
 882:../Firmware/CMSIS/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 883:../Firmware/CMSIS/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 884:../Firmware/CMSIS/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos)       /*!< DWT SLE
 885:../Firmware/CMSIS/core_cm4.h **** 
 886:../Firmware/CMSIS/core_cm4.h **** /* DWT LSU Count Register Definitions */
 887:../Firmware/CMSIS/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 888:../Firmware/CMSIS/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL << DWT_LSUCNT_LSUCNT_Pos)           /*!< DWT LSU
 889:../Firmware/CMSIS/core_cm4.h **** 
 890:../Firmware/CMSIS/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 891:../Firmware/CMSIS/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
 892:../Firmware/CMSIS/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos)         /*!< DWT FOL
 893:../Firmware/CMSIS/core_cm4.h **** 
 894:../Firmware/CMSIS/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
 895:../Firmware/CMSIS/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 896:../Firmware/CMSIS/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL << DWT_MASK_MASK_Pos)               /*!< DWT MAS
 897:../Firmware/CMSIS/core_cm4.h **** 
 898:../Firmware/CMSIS/core_cm4.h **** /* DWT Comparator Function Register Definitions */
 899:../Firmware/CMSIS/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 900:../Firmware/CMSIS/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 901:../Firmware/CMSIS/core_cm4.h **** 
 902:../Firmware/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 903:../Firmware/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 904:../Firmware/CMSIS/core_cm4.h **** 
 905:../Firmware/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 906:../Firmware/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 907:../Firmware/CMSIS/core_cm4.h **** 
 908:../Firmware/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 909:../Firmware/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 910:../Firmware/CMSIS/core_cm4.h **** 
 911:../Firmware/CMSIS/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 912:../Firmware/CMSIS/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 913:../Firmware/CMSIS/core_cm4.h **** 
 914:../Firmware/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 915:../Firmware/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 916:../Firmware/CMSIS/core_cm4.h **** 
 917:../Firmware/CMSIS/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 918:../Firmware/CMSIS/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 919:../Firmware/CMSIS/core_cm4.h **** 
 920:../Firmware/CMSIS/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 921:../Firmware/CMSIS/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 922:../Firmware/CMSIS/core_cm4.h **** 
 923:../Firmware/CMSIS/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 924:../Firmware/CMSIS/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL << DWT_FUNCTION_FUNCTION_Pos)        /*!< DWT FUN
 925:../Firmware/CMSIS/core_cm4.h **** 
 926:../Firmware/CMSIS/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
 927:../Firmware/CMSIS/core_cm4.h **** 
 928:../Firmware/CMSIS/core_cm4.h **** 
 929:../Firmware/CMSIS/core_cm4.h **** /** \ingroup  CMSIS_core_register
 930:../Firmware/CMSIS/core_cm4.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 931:../Firmware/CMSIS/core_cm4.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 932:../Firmware/CMSIS/core_cm4.h ****   @{
 933:../Firmware/CMSIS/core_cm4.h ****  */
 934:../Firmware/CMSIS/core_cm4.h **** 
 935:../Firmware/CMSIS/core_cm4.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 936:../Firmware/CMSIS/core_cm4.h ****  */
 937:../Firmware/CMSIS/core_cm4.h **** typedef struct
 938:../Firmware/CMSIS/core_cm4.h **** {
 939:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 940:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 941:../Firmware/CMSIS/core_cm4.h ****        uint32_t RESERVED0[2];
 942:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 943:../Firmware/CMSIS/core_cm4.h ****        uint32_t RESERVED1[55];
 944:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 945:../Firmware/CMSIS/core_cm4.h ****        uint32_t RESERVED2[131];
 946:../Firmware/CMSIS/core_cm4.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 947:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 948:../Firmware/CMSIS/core_cm4.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 949:../Firmware/CMSIS/core_cm4.h ****        uint32_t RESERVED3[759];
 950:../Firmware/CMSIS/core_cm4.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 951:../Firmware/CMSIS/core_cm4.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
 952:../Firmware/CMSIS/core_cm4.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
 953:../Firmware/CMSIS/core_cm4.h ****        uint32_t RESERVED4[1];
 954:../Firmware/CMSIS/core_cm4.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
 955:../Firmware/CMSIS/core_cm4.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
 956:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
 957:../Firmware/CMSIS/core_cm4.h ****        uint32_t RESERVED5[39];
 958:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
 959:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
 960:../Firmware/CMSIS/core_cm4.h ****        uint32_t RESERVED7[8];
 961:../Firmware/CMSIS/core_cm4.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
 962:../Firmware/CMSIS/core_cm4.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
 963:../Firmware/CMSIS/core_cm4.h **** } TPI_Type;
 964:../Firmware/CMSIS/core_cm4.h **** 
 965:../Firmware/CMSIS/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
 966:../Firmware/CMSIS/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
 967:../Firmware/CMSIS/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)        /*!< TPI ACP
 968:../Firmware/CMSIS/core_cm4.h **** 
 969:../Firmware/CMSIS/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
 970:../Firmware/CMSIS/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
 971:../Firmware/CMSIS/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL << TPI_SPPR_TXMODE_Pos)              /*!< TPI SPP
 972:../Firmware/CMSIS/core_cm4.h **** 
 973:../Firmware/CMSIS/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
 974:../Firmware/CMSIS/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
 975:../Firmware/CMSIS/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
 976:../Firmware/CMSIS/core_cm4.h **** 
 977:../Firmware/CMSIS/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
 978:../Firmware/CMSIS/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
 979:../Firmware/CMSIS/core_cm4.h **** 
 980:../Firmware/CMSIS/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
 981:../Firmware/CMSIS/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
 982:../Firmware/CMSIS/core_cm4.h **** 
 983:../Firmware/CMSIS/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
 984:../Firmware/CMSIS/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL << TPI_FFSR_FlInProg_Pos)            /*!< TPI FFS
 985:../Firmware/CMSIS/core_cm4.h **** 
 986:../Firmware/CMSIS/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
 987:../Firmware/CMSIS/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
 988:../Firmware/CMSIS/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
 989:../Firmware/CMSIS/core_cm4.h **** 
 990:../Firmware/CMSIS/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
 991:../Firmware/CMSIS/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
 992:../Firmware/CMSIS/core_cm4.h **** 
 993:../Firmware/CMSIS/core_cm4.h **** /* TPI TRIGGER Register Definitions */
 994:../Firmware/CMSIS/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
 995:../Firmware/CMSIS/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL << TPI_TRIGGER_TRIGGER_Pos)          /*!< TPI TRI
 996:../Firmware/CMSIS/core_cm4.h **** 
 997:../Firmware/CMSIS/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
 998:../Firmware/CMSIS/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 999:../Firmware/CMSIS/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1000:../Firmware/CMSIS/core_cm4.h **** 
1001:../Firmware/CMSIS/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1002:../Firmware/CMSIS/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1003:../Firmware/CMSIS/core_cm4.h **** 
1004:../Firmware/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1005:../Firmware/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1006:../Firmware/CMSIS/core_cm4.h **** 
1007:../Firmware/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1008:../Firmware/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1009:../Firmware/CMSIS/core_cm4.h **** 
1010:../Firmware/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
1011:../Firmware/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1012:../Firmware/CMSIS/core_cm4.h **** 
1013:../Firmware/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
1014:../Firmware/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1015:../Firmware/CMSIS/core_cm4.h **** 
1016:../Firmware/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
1017:../Firmware/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL << TPI_FIFO0_ETM0_Pos)              /*!< TPI FIF
1018:../Firmware/CMSIS/core_cm4.h **** 
1019:../Firmware/CMSIS/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1020:../Firmware/CMSIS/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
1021:../Firmware/CMSIS/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)        /*!< TPI ITA
1022:../Firmware/CMSIS/core_cm4.h **** 
1023:../Firmware/CMSIS/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1024:../Firmware/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
1025:../Firmware/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1026:../Firmware/CMSIS/core_cm4.h **** 
1027:../Firmware/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1028:../Firmware/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1029:../Firmware/CMSIS/core_cm4.h **** 
1030:../Firmware/CMSIS/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1031:../Firmware/CMSIS/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1032:../Firmware/CMSIS/core_cm4.h **** 
1033:../Firmware/CMSIS/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1034:../Firmware/CMSIS/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1035:../Firmware/CMSIS/core_cm4.h **** 
1036:../Firmware/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
1037:../Firmware/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1038:../Firmware/CMSIS/core_cm4.h **** 
1039:../Firmware/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
1040:../Firmware/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1041:../Firmware/CMSIS/core_cm4.h **** 
1042:../Firmware/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
1043:../Firmware/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL << TPI_FIFO1_ITM0_Pos)              /*!< TPI FIF
1044:../Firmware/CMSIS/core_cm4.h **** 
1045:../Firmware/CMSIS/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1046:../Firmware/CMSIS/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
1047:../Firmware/CMSIS/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)        /*!< TPI ITA
1048:../Firmware/CMSIS/core_cm4.h **** 
1049:../Firmware/CMSIS/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1050:../Firmware/CMSIS/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
1051:../Firmware/CMSIS/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL << TPI_ITCTRL_Mode_Pos)              /*!< TPI ITC
1052:../Firmware/CMSIS/core_cm4.h **** 
1053:../Firmware/CMSIS/core_cm4.h **** /* TPI DEVID Register Definitions */
1054:../Firmware/CMSIS/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
1055:../Firmware/CMSIS/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1056:../Firmware/CMSIS/core_cm4.h **** 
1057:../Firmware/CMSIS/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
1058:../Firmware/CMSIS/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1059:../Firmware/CMSIS/core_cm4.h **** 
1060:../Firmware/CMSIS/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
1061:../Firmware/CMSIS/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1062:../Firmware/CMSIS/core_cm4.h **** 
1063:../Firmware/CMSIS/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
1064:../Firmware/CMSIS/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1065:../Firmware/CMSIS/core_cm4.h **** 
1066:../Firmware/CMSIS/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
1067:../Firmware/CMSIS/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1068:../Firmware/CMSIS/core_cm4.h **** 
1069:../Firmware/CMSIS/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
1070:../Firmware/CMSIS/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL << TPI_DEVID_NrTraceInput_Pos)      /*!< TPI DEV
1071:../Firmware/CMSIS/core_cm4.h **** 
1072:../Firmware/CMSIS/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1073:../Firmware/CMSIS/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
1074:../Firmware/CMSIS/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL << TPI_DEVTYPE_SubType_Pos)          /*!< TPI DEV
1075:../Firmware/CMSIS/core_cm4.h **** 
1076:../Firmware/CMSIS/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
1077:../Firmware/CMSIS/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1078:../Firmware/CMSIS/core_cm4.h **** 
1079:../Firmware/CMSIS/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1080:../Firmware/CMSIS/core_cm4.h **** 
1081:../Firmware/CMSIS/core_cm4.h **** 
1082:../Firmware/CMSIS/core_cm4.h **** #if (__MPU_PRESENT == 1)
1083:../Firmware/CMSIS/core_cm4.h **** /** \ingroup  CMSIS_core_register
1084:../Firmware/CMSIS/core_cm4.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1085:../Firmware/CMSIS/core_cm4.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1086:../Firmware/CMSIS/core_cm4.h ****   @{
1087:../Firmware/CMSIS/core_cm4.h ****  */
1088:../Firmware/CMSIS/core_cm4.h **** 
1089:../Firmware/CMSIS/core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1090:../Firmware/CMSIS/core_cm4.h ****  */
1091:../Firmware/CMSIS/core_cm4.h **** typedef struct
1092:../Firmware/CMSIS/core_cm4.h **** {
1093:../Firmware/CMSIS/core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
1094:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1095:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1096:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1097:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1098:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1099:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1100:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1101:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1102:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1103:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1104:../Firmware/CMSIS/core_cm4.h **** } MPU_Type;
1105:../Firmware/CMSIS/core_cm4.h **** 
1106:../Firmware/CMSIS/core_cm4.h **** /* MPU Type Register */
1107:../Firmware/CMSIS/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1108:../Firmware/CMSIS/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1109:../Firmware/CMSIS/core_cm4.h **** 
1110:../Firmware/CMSIS/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
1111:../Firmware/CMSIS/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1112:../Firmware/CMSIS/core_cm4.h **** 
1113:../Firmware/CMSIS/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1114:../Firmware/CMSIS/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
1115:../Firmware/CMSIS/core_cm4.h **** 
1116:../Firmware/CMSIS/core_cm4.h **** /* MPU Control Register */
1117:../Firmware/CMSIS/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1118:../Firmware/CMSIS/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1119:../Firmware/CMSIS/core_cm4.h **** 
1120:../Firmware/CMSIS/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1121:../Firmware/CMSIS/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1122:../Firmware/CMSIS/core_cm4.h **** 
1123:../Firmware/CMSIS/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1124:../Firmware/CMSIS/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
1125:../Firmware/CMSIS/core_cm4.h **** 
1126:../Firmware/CMSIS/core_cm4.h **** /* MPU Region Number Register */
1127:../Firmware/CMSIS/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1128:../Firmware/CMSIS/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
1129:../Firmware/CMSIS/core_cm4.h **** 
1130:../Firmware/CMSIS/core_cm4.h **** /* MPU Region Base Address Register */
1131:../Firmware/CMSIS/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1132:../Firmware/CMSIS/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1133:../Firmware/CMSIS/core_cm4.h **** 
1134:../Firmware/CMSIS/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1135:../Firmware/CMSIS/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1136:../Firmware/CMSIS/core_cm4.h **** 
1137:../Firmware/CMSIS/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1138:../Firmware/CMSIS/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
1139:../Firmware/CMSIS/core_cm4.h **** 
1140:../Firmware/CMSIS/core_cm4.h **** /* MPU Region Attribute and Size Register */
1141:../Firmware/CMSIS/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1142:../Firmware/CMSIS/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1143:../Firmware/CMSIS/core_cm4.h **** 
1144:../Firmware/CMSIS/core_cm4.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
1145:../Firmware/CMSIS/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1146:../Firmware/CMSIS/core_cm4.h **** 
1147:../Firmware/CMSIS/core_cm4.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
1148:../Firmware/CMSIS/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1149:../Firmware/CMSIS/core_cm4.h **** 
1150:../Firmware/CMSIS/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
1151:../Firmware/CMSIS/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1152:../Firmware/CMSIS/core_cm4.h **** 
1153:../Firmware/CMSIS/core_cm4.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
1154:../Firmware/CMSIS/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1155:../Firmware/CMSIS/core_cm4.h **** 
1156:../Firmware/CMSIS/core_cm4.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
1157:../Firmware/CMSIS/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1158:../Firmware/CMSIS/core_cm4.h **** 
1159:../Firmware/CMSIS/core_cm4.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
1160:../Firmware/CMSIS/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1161:../Firmware/CMSIS/core_cm4.h **** 
1162:../Firmware/CMSIS/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1163:../Firmware/CMSIS/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1164:../Firmware/CMSIS/core_cm4.h **** 
1165:../Firmware/CMSIS/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1166:../Firmware/CMSIS/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1167:../Firmware/CMSIS/core_cm4.h **** 
1168:../Firmware/CMSIS/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1169:../Firmware/CMSIS/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
1170:../Firmware/CMSIS/core_cm4.h **** 
1171:../Firmware/CMSIS/core_cm4.h **** /*@} end of group CMSIS_MPU */
1172:../Firmware/CMSIS/core_cm4.h **** #endif
1173:../Firmware/CMSIS/core_cm4.h **** 
1174:../Firmware/CMSIS/core_cm4.h **** 
1175:../Firmware/CMSIS/core_cm4.h **** #if (__FPU_PRESENT == 1)
1176:../Firmware/CMSIS/core_cm4.h **** /** \ingroup  CMSIS_core_register
1177:../Firmware/CMSIS/core_cm4.h ****     \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1178:../Firmware/CMSIS/core_cm4.h ****     \brief      Type definitions for the Floating Point Unit (FPU)
1179:../Firmware/CMSIS/core_cm4.h ****   @{
1180:../Firmware/CMSIS/core_cm4.h ****  */
1181:../Firmware/CMSIS/core_cm4.h **** 
1182:../Firmware/CMSIS/core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
1183:../Firmware/CMSIS/core_cm4.h ****  */
1184:../Firmware/CMSIS/core_cm4.h **** typedef struct
1185:../Firmware/CMSIS/core_cm4.h **** {
1186:../Firmware/CMSIS/core_cm4.h ****        uint32_t RESERVED0[1];
1187:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1188:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1189:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1190:../Firmware/CMSIS/core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1191:../Firmware/CMSIS/core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1192:../Firmware/CMSIS/core_cm4.h **** } FPU_Type;
1193:../Firmware/CMSIS/core_cm4.h **** 
1194:../Firmware/CMSIS/core_cm4.h **** /* Floating-Point Context Control Register */
1195:../Firmware/CMSIS/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
1196:../Firmware/CMSIS/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1197:../Firmware/CMSIS/core_cm4.h **** 
1198:../Firmware/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
1199:../Firmware/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1200:../Firmware/CMSIS/core_cm4.h **** 
1201:../Firmware/CMSIS/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
1202:../Firmware/CMSIS/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1203:../Firmware/CMSIS/core_cm4.h **** 
1204:../Firmware/CMSIS/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
1205:../Firmware/CMSIS/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1206:../Firmware/CMSIS/core_cm4.h **** 
1207:../Firmware/CMSIS/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
1208:../Firmware/CMSIS/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1209:../Firmware/CMSIS/core_cm4.h **** 
1210:../Firmware/CMSIS/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
1211:../Firmware/CMSIS/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1212:../Firmware/CMSIS/core_cm4.h **** 
1213:../Firmware/CMSIS/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
1214:../Firmware/CMSIS/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1215:../Firmware/CMSIS/core_cm4.h **** 
1216:../Firmware/CMSIS/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
1217:../Firmware/CMSIS/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1218:../Firmware/CMSIS/core_cm4.h **** 
1219:../Firmware/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
1220:../Firmware/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL << FPU_FPCCR_LSPACT_Pos)                  /*!< FPCC
1221:../Firmware/CMSIS/core_cm4.h **** 
1222:../Firmware/CMSIS/core_cm4.h **** /* Floating-Point Context Address Register */
1223:../Firmware/CMSIS/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
1224:../Firmware/CMSIS/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1225:../Firmware/CMSIS/core_cm4.h **** 
1226:../Firmware/CMSIS/core_cm4.h **** /* Floating-Point Default Status Control Register */
1227:../Firmware/CMSIS/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
1228:../Firmware/CMSIS/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1229:../Firmware/CMSIS/core_cm4.h **** 
1230:../Firmware/CMSIS/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
1231:../Firmware/CMSIS/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1232:../Firmware/CMSIS/core_cm4.h **** 
1233:../Firmware/CMSIS/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
1234:../Firmware/CMSIS/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1235:../Firmware/CMSIS/core_cm4.h **** 
1236:../Firmware/CMSIS/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
1237:../Firmware/CMSIS/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1238:../Firmware/CMSIS/core_cm4.h **** 
1239:../Firmware/CMSIS/core_cm4.h **** /* Media and FP Feature Register 0 */
1240:../Firmware/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
1241:../Firmware/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1242:../Firmware/CMSIS/core_cm4.h **** 
1243:../Firmware/CMSIS/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
1244:../Firmware/CMSIS/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1245:../Firmware/CMSIS/core_cm4.h **** 
1246:../Firmware/CMSIS/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
1247:../Firmware/CMSIS/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1248:../Firmware/CMSIS/core_cm4.h **** 
1249:../Firmware/CMSIS/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
1250:../Firmware/CMSIS/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1251:../Firmware/CMSIS/core_cm4.h **** 
1252:../Firmware/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
1253:../Firmware/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1254:../Firmware/CMSIS/core_cm4.h **** 
1255:../Firmware/CMSIS/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
1256:../Firmware/CMSIS/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1257:../Firmware/CMSIS/core_cm4.h **** 
1258:../Firmware/CMSIS/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
1259:../Firmware/CMSIS/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1260:../Firmware/CMSIS/core_cm4.h **** 
1261:../Firmware/CMSIS/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
1262:../Firmware/CMSIS/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos)      /*!< MVFR
1263:../Firmware/CMSIS/core_cm4.h **** 
1264:../Firmware/CMSIS/core_cm4.h **** /* Media and FP Feature Register 1 */
1265:../Firmware/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
1266:../Firmware/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1267:../Firmware/CMSIS/core_cm4.h **** 
1268:../Firmware/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
1269:../Firmware/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1270:../Firmware/CMSIS/core_cm4.h **** 
1271:../Firmware/CMSIS/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
1272:../Firmware/CMSIS/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1273:../Firmware/CMSIS/core_cm4.h **** 
1274:../Firmware/CMSIS/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
1275:../Firmware/CMSIS/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL << FPU_MVFR1_FtZ_mode_Pos)              /*!< MVFR
1276:../Firmware/CMSIS/core_cm4.h **** 
1277:../Firmware/CMSIS/core_cm4.h **** /*@} end of group CMSIS_FPU */
1278:../Firmware/CMSIS/core_cm4.h **** #endif
1279:../Firmware/CMSIS/core_cm4.h **** 
1280:../Firmware/CMSIS/core_cm4.h **** 
1281:../Firmware/CMSIS/core_cm4.h **** /** \ingroup  CMSIS_core_register
1282:../Firmware/CMSIS/core_cm4.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1283:../Firmware/CMSIS/core_cm4.h ****     \brief      Type definitions for the Core Debug Registers
1284:../Firmware/CMSIS/core_cm4.h ****   @{
1285:../Firmware/CMSIS/core_cm4.h ****  */
1286:../Firmware/CMSIS/core_cm4.h **** 
1287:../Firmware/CMSIS/core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1288:../Firmware/CMSIS/core_cm4.h ****  */
1289:../Firmware/CMSIS/core_cm4.h **** typedef struct
1290:../Firmware/CMSIS/core_cm4.h **** {
1291:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1292:../Firmware/CMSIS/core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1293:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1294:../Firmware/CMSIS/core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1295:../Firmware/CMSIS/core_cm4.h **** } CoreDebug_Type;
1296:../Firmware/CMSIS/core_cm4.h **** 
1297:../Firmware/CMSIS/core_cm4.h **** /* Debug Halting Control and Status Register */
1298:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1299:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1300:../Firmware/CMSIS/core_cm4.h **** 
1301:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1302:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1303:../Firmware/CMSIS/core_cm4.h **** 
1304:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1305:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1306:../Firmware/CMSIS/core_cm4.h **** 
1307:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1308:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1309:../Firmware/CMSIS/core_cm4.h **** 
1310:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1311:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1312:../Firmware/CMSIS/core_cm4.h **** 
1313:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1314:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1315:../Firmware/CMSIS/core_cm4.h **** 
1316:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1317:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1318:../Firmware/CMSIS/core_cm4.h **** 
1319:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1320:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1321:../Firmware/CMSIS/core_cm4.h **** 
1322:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1323:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1324:../Firmware/CMSIS/core_cm4.h **** 
1325:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1326:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1327:../Firmware/CMSIS/core_cm4.h **** 
1328:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1329:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1330:../Firmware/CMSIS/core_cm4.h **** 
1331:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1332:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
1333:../Firmware/CMSIS/core_cm4.h **** 
1334:../Firmware/CMSIS/core_cm4.h **** /* Debug Core Register Selector Register */
1335:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1336:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1337:../Firmware/CMSIS/core_cm4.h **** 
1338:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1339:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
1340:../Firmware/CMSIS/core_cm4.h **** 
1341:../Firmware/CMSIS/core_cm4.h **** /* Debug Exception and Monitor Control Register */
1342:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1343:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1344:../Firmware/CMSIS/core_cm4.h **** 
1345:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1346:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1347:../Firmware/CMSIS/core_cm4.h **** 
1348:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1349:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1350:../Firmware/CMSIS/core_cm4.h **** 
1351:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1352:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1353:../Firmware/CMSIS/core_cm4.h **** 
1354:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1355:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1356:../Firmware/CMSIS/core_cm4.h **** 
1357:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1358:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1359:../Firmware/CMSIS/core_cm4.h **** 
1360:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1361:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1362:../Firmware/CMSIS/core_cm4.h **** 
1363:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1364:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1365:../Firmware/CMSIS/core_cm4.h **** 
1366:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1367:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1368:../Firmware/CMSIS/core_cm4.h **** 
1369:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1370:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1371:../Firmware/CMSIS/core_cm4.h **** 
1372:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1373:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1374:../Firmware/CMSIS/core_cm4.h **** 
1375:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1376:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1377:../Firmware/CMSIS/core_cm4.h **** 
1378:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1379:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
1380:../Firmware/CMSIS/core_cm4.h **** 
1381:../Firmware/CMSIS/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1382:../Firmware/CMSIS/core_cm4.h **** 
1383:../Firmware/CMSIS/core_cm4.h **** 
1384:../Firmware/CMSIS/core_cm4.h **** /** \ingroup    CMSIS_core_register
1385:../Firmware/CMSIS/core_cm4.h ****     \defgroup   CMSIS_core_base     Core Definitions
1386:../Firmware/CMSIS/core_cm4.h ****     \brief      Definitions for base addresses, unions, and structures.
1387:../Firmware/CMSIS/core_cm4.h ****   @{
1388:../Firmware/CMSIS/core_cm4.h ****  */
1389:../Firmware/CMSIS/core_cm4.h **** 
1390:../Firmware/CMSIS/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1391:../Firmware/CMSIS/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1392:../Firmware/CMSIS/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1393:../Firmware/CMSIS/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1394:../Firmware/CMSIS/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1395:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1396:../Firmware/CMSIS/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1397:../Firmware/CMSIS/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1398:../Firmware/CMSIS/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1399:../Firmware/CMSIS/core_cm4.h **** 
1400:../Firmware/CMSIS/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1401:../Firmware/CMSIS/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1402:../Firmware/CMSIS/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1403:../Firmware/CMSIS/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1404:../Firmware/CMSIS/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1405:../Firmware/CMSIS/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1406:../Firmware/CMSIS/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1407:../Firmware/CMSIS/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1408:../Firmware/CMSIS/core_cm4.h **** 
1409:../Firmware/CMSIS/core_cm4.h **** #if (__MPU_PRESENT == 1)
1410:../Firmware/CMSIS/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1411:../Firmware/CMSIS/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1412:../Firmware/CMSIS/core_cm4.h **** #endif
1413:../Firmware/CMSIS/core_cm4.h **** 
1414:../Firmware/CMSIS/core_cm4.h **** #if (__FPU_PRESENT == 1)
1415:../Firmware/CMSIS/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1416:../Firmware/CMSIS/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1417:../Firmware/CMSIS/core_cm4.h **** #endif
1418:../Firmware/CMSIS/core_cm4.h **** 
1419:../Firmware/CMSIS/core_cm4.h **** /*@} */
1420:../Firmware/CMSIS/core_cm4.h **** 
1421:../Firmware/CMSIS/core_cm4.h **** 
1422:../Firmware/CMSIS/core_cm4.h **** 
1423:../Firmware/CMSIS/core_cm4.h **** /*******************************************************************************
1424:../Firmware/CMSIS/core_cm4.h ****  *                Hardware Abstraction Layer
1425:../Firmware/CMSIS/core_cm4.h ****   Core Function Interface contains:
1426:../Firmware/CMSIS/core_cm4.h ****   - Core NVIC Functions
1427:../Firmware/CMSIS/core_cm4.h ****   - Core SysTick Functions
1428:../Firmware/CMSIS/core_cm4.h ****   - Core Debug Functions
1429:../Firmware/CMSIS/core_cm4.h ****   - Core Register Access Functions
1430:../Firmware/CMSIS/core_cm4.h ****  ******************************************************************************/
1431:../Firmware/CMSIS/core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1432:../Firmware/CMSIS/core_cm4.h **** */
1433:../Firmware/CMSIS/core_cm4.h **** 
1434:../Firmware/CMSIS/core_cm4.h **** 
1435:../Firmware/CMSIS/core_cm4.h **** 
1436:../Firmware/CMSIS/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1437:../Firmware/CMSIS/core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1438:../Firmware/CMSIS/core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1439:../Firmware/CMSIS/core_cm4.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1440:../Firmware/CMSIS/core_cm4.h ****     @{
1441:../Firmware/CMSIS/core_cm4.h ****  */
1442:../Firmware/CMSIS/core_cm4.h **** 
1443:../Firmware/CMSIS/core_cm4.h **** /** \brief  Set Priority Grouping
1444:../Firmware/CMSIS/core_cm4.h **** 
1445:../Firmware/CMSIS/core_cm4.h ****   The function sets the priority grouping field using the required unlock sequence.
1446:../Firmware/CMSIS/core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1447:../Firmware/CMSIS/core_cm4.h ****   Only values from 0..7 are used.
1448:../Firmware/CMSIS/core_cm4.h ****   In case of a conflict between priority grouping and available
1449:../Firmware/CMSIS/core_cm4.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1450:../Firmware/CMSIS/core_cm4.h **** 
1451:../Firmware/CMSIS/core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field.
1452:../Firmware/CMSIS/core_cm4.h ****  */
1453:../Firmware/CMSIS/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1454:../Firmware/CMSIS/core_cm4.h **** {
1455:../Firmware/CMSIS/core_cm4.h ****   uint32_t reg_value;
1456:../Firmware/CMSIS/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1457:../Firmware/CMSIS/core_cm4.h **** 
1458:../Firmware/CMSIS/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1459:../Firmware/CMSIS/core_cm4.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1460:../Firmware/CMSIS/core_cm4.h ****   reg_value  =  (reg_value                                 |
1461:../Firmware/CMSIS/core_cm4.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1462:../Firmware/CMSIS/core_cm4.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1463:../Firmware/CMSIS/core_cm4.h ****   SCB->AIRCR =  reg_value;
1464:../Firmware/CMSIS/core_cm4.h **** }
1465:../Firmware/CMSIS/core_cm4.h **** 
1466:../Firmware/CMSIS/core_cm4.h **** 
1467:../Firmware/CMSIS/core_cm4.h **** /** \brief  Get Priority Grouping
1468:../Firmware/CMSIS/core_cm4.h **** 
1469:../Firmware/CMSIS/core_cm4.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1470:../Firmware/CMSIS/core_cm4.h **** 
1471:../Firmware/CMSIS/core_cm4.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1472:../Firmware/CMSIS/core_cm4.h ****  */
1473:../Firmware/CMSIS/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1474:../Firmware/CMSIS/core_cm4.h **** {
1475:../Firmware/CMSIS/core_cm4.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1476:../Firmware/CMSIS/core_cm4.h **** }
1477:../Firmware/CMSIS/core_cm4.h **** 
1478:../Firmware/CMSIS/core_cm4.h **** 
1479:../Firmware/CMSIS/core_cm4.h **** /** \brief  Enable External Interrupt
1480:../Firmware/CMSIS/core_cm4.h **** 
1481:../Firmware/CMSIS/core_cm4.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1482:../Firmware/CMSIS/core_cm4.h **** 
1483:../Firmware/CMSIS/core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1484:../Firmware/CMSIS/core_cm4.h ****  */
1485:../Firmware/CMSIS/core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1486:../Firmware/CMSIS/core_cm4.h **** {
1487:../Firmware/CMSIS/core_cm4.h **** /*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
1488:../Firmware/CMSIS/core_cm4.h ****   NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32
1489:../Firmware/CMSIS/core_cm4.h **** }
1490:../Firmware/CMSIS/core_cm4.h **** 
1491:../Firmware/CMSIS/core_cm4.h **** 
1492:../Firmware/CMSIS/core_cm4.h **** /** \brief  Disable External Interrupt
1493:../Firmware/CMSIS/core_cm4.h **** 
1494:../Firmware/CMSIS/core_cm4.h ****     The function disables a device-specific interrupt in the NVIC interrupt controller.
1495:../Firmware/CMSIS/core_cm4.h **** 
1496:../Firmware/CMSIS/core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1497:../Firmware/CMSIS/core_cm4.h ****  */
1498:../Firmware/CMSIS/core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1499:../Firmware/CMSIS/core_cm4.h **** {
1500:../Firmware/CMSIS/core_cm4.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1501:../Firmware/CMSIS/core_cm4.h **** }
1502:../Firmware/CMSIS/core_cm4.h **** 
1503:../Firmware/CMSIS/core_cm4.h **** 
1504:../Firmware/CMSIS/core_cm4.h **** /** \brief  Get Pending Interrupt
1505:../Firmware/CMSIS/core_cm4.h **** 
1506:../Firmware/CMSIS/core_cm4.h ****     The function reads the pending register in the NVIC and returns the pending bit
1507:../Firmware/CMSIS/core_cm4.h ****     for the specified interrupt.
1508:../Firmware/CMSIS/core_cm4.h **** 
1509:../Firmware/CMSIS/core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1510:../Firmware/CMSIS/core_cm4.h **** 
1511:../Firmware/CMSIS/core_cm4.h ****     \return             0  Interrupt status is not pending.
1512:../Firmware/CMSIS/core_cm4.h ****     \return             1  Interrupt status is pending.
1513:../Firmware/CMSIS/core_cm4.h ****  */
1514:../Firmware/CMSIS/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1515:../Firmware/CMSIS/core_cm4.h **** {
1516:../Firmware/CMSIS/core_cm4.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1517:../Firmware/CMSIS/core_cm4.h **** }
1518:../Firmware/CMSIS/core_cm4.h **** 
1519:../Firmware/CMSIS/core_cm4.h **** 
1520:../Firmware/CMSIS/core_cm4.h **** /** \brief  Set Pending Interrupt
1521:../Firmware/CMSIS/core_cm4.h **** 
1522:../Firmware/CMSIS/core_cm4.h ****     The function sets the pending bit of an external interrupt.
1523:../Firmware/CMSIS/core_cm4.h **** 
1524:../Firmware/CMSIS/core_cm4.h ****     \param [in]      IRQn  Interrupt number. Value cannot be negative.
1525:../Firmware/CMSIS/core_cm4.h ****  */
1526:../Firmware/CMSIS/core_cm4.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1527:../Firmware/CMSIS/core_cm4.h **** {
1528:../Firmware/CMSIS/core_cm4.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
1529:../Firmware/CMSIS/core_cm4.h **** }
1530:../Firmware/CMSIS/core_cm4.h **** 
1531:../Firmware/CMSIS/core_cm4.h **** 
1532:../Firmware/CMSIS/core_cm4.h **** /** \brief  Clear Pending Interrupt
1533:../Firmware/CMSIS/core_cm4.h **** 
1534:../Firmware/CMSIS/core_cm4.h ****     The function clears the pending bit of an external interrupt.
1535:../Firmware/CMSIS/core_cm4.h **** 
1536:../Firmware/CMSIS/core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1537:../Firmware/CMSIS/core_cm4.h ****  */
1538:../Firmware/CMSIS/core_cm4.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1539:../Firmware/CMSIS/core_cm4.h **** {
1540:../Firmware/CMSIS/core_cm4.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
1541:../Firmware/CMSIS/core_cm4.h **** }
1542:../Firmware/CMSIS/core_cm4.h **** 
1543:../Firmware/CMSIS/core_cm4.h **** 
1544:../Firmware/CMSIS/core_cm4.h **** /** \brief  Get Active Interrupt
1545:../Firmware/CMSIS/core_cm4.h **** 
1546:../Firmware/CMSIS/core_cm4.h ****     The function reads the active register in NVIC and returns the active bit.
1547:../Firmware/CMSIS/core_cm4.h **** 
1548:../Firmware/CMSIS/core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1549:../Firmware/CMSIS/core_cm4.h **** 
1550:../Firmware/CMSIS/core_cm4.h ****     \return             0  Interrupt status is not active.
1551:../Firmware/CMSIS/core_cm4.h ****     \return             1  Interrupt status is active.
1552:../Firmware/CMSIS/core_cm4.h ****  */
1553:../Firmware/CMSIS/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1554:../Firmware/CMSIS/core_cm4.h **** {
1555:../Firmware/CMSIS/core_cm4.h ****   return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /
1556:../Firmware/CMSIS/core_cm4.h **** }
1557:../Firmware/CMSIS/core_cm4.h **** 
1558:../Firmware/CMSIS/core_cm4.h **** 
1559:../Firmware/CMSIS/core_cm4.h **** /** \brief  Set Interrupt Priority
1560:../Firmware/CMSIS/core_cm4.h **** 
1561:../Firmware/CMSIS/core_cm4.h ****     The function sets the priority of an interrupt.
1562:../Firmware/CMSIS/core_cm4.h **** 
1563:../Firmware/CMSIS/core_cm4.h ****     \note The priority cannot be set for every core interrupt.
1564:../Firmware/CMSIS/core_cm4.h **** 
1565:../Firmware/CMSIS/core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1566:../Firmware/CMSIS/core_cm4.h ****     \param [in]  priority  Priority to set.
1567:../Firmware/CMSIS/core_cm4.h ****  */
1568:../Firmware/CMSIS/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1569:../Firmware/CMSIS/core_cm4.h **** {
  26              		.loc 1 1569 1
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 80B4     		push	{r7}
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 7, -4
  34 0002 83B0     		sub	sp, sp, #12
  35              		.cfi_def_cfa_offset 16
  36 0004 00AF     		add	r7, sp, #0
  37              		.cfi_def_cfa_register 7
  38 0006 0346     		mov	r3, r0
  39 0008 3960     		str	r1, [r7]
  40 000a FB71     		strb	r3, [r7, #7]
1570:../Firmware/CMSIS/core_cm4.h ****   if(IRQn < 0) {
  41              		.loc 1 1570 5
  42 000c 97F90730 		ldrsb	r3, [r7, #7]
  43 0010 002B     		cmp	r3, #0
  44 0012 0BDA     		bge	.L2
1571:../Firmware/CMSIS/core_cm4.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
  45              		.loc 1 1571 55
  46 0014 3B68     		ldr	r3, [r7]
  47 0016 DAB2     		uxtb	r2, r3
  48              		.loc 1 1571 8
  49 0018 0C49     		ldr	r1, .L5
  50              		.loc 1 1571 32
  51 001a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  52 001c 03F00F03 		and	r3, r3, #15
  53              		.loc 1 1571 38
  54 0020 043B     		subs	r3, r3, #4
  55              		.loc 1 1571 55
  56 0022 1201     		lsls	r2, r2, #4
  57 0024 D2B2     		uxtb	r2, r2
  58              		.loc 1 1571 42
  59 0026 0B44     		add	r3, r3, r1
  60 0028 1A76     		strb	r2, [r3, #24]
1572:../Firmware/CMSIS/core_cm4.h ****   else {
1573:../Firmware/CMSIS/core_cm4.h ****     NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set 
1574:../Firmware/CMSIS/core_cm4.h **** }
  61              		.loc 1 1574 1
  62 002a 09E0     		b	.L4
  63              	.L2:
1573:../Firmware/CMSIS/core_cm4.h **** }
  64              		.loc 1 1573 45
  65 002c 3B68     		ldr	r3, [r7]
  66 002e DAB2     		uxtb	r2, r3
1573:../Firmware/CMSIS/core_cm4.h **** }
  67              		.loc 1 1573 9
  68 0030 0749     		ldr	r1, .L5+4
1573:../Firmware/CMSIS/core_cm4.h **** }
  69              		.loc 1 1573 14
  70 0032 97F90730 		ldrsb	r3, [r7, #7]
1573:../Firmware/CMSIS/core_cm4.h **** }
  71              		.loc 1 1573 45
  72 0036 1201     		lsls	r2, r2, #4
  73 0038 D2B2     		uxtb	r2, r2
1573:../Firmware/CMSIS/core_cm4.h **** }
  74              		.loc 1 1573 32
  75 003a 0B44     		add	r3, r3, r1
  76 003c 83F80023 		strb	r2, [r3, #768]
  77              	.L4:
  78              		.loc 1 1574 1
  79 0040 00BF     		nop
  80 0042 0C37     		adds	r7, r7, #12
  81              		.cfi_def_cfa_offset 4
  82 0044 BD46     		mov	sp, r7
  83              		.cfi_def_cfa_register 13
  84              		@ sp needed
  85 0046 80BC     		pop	{r7}
  86              		.cfi_restore 7
  87              		.cfi_def_cfa_offset 0
  88 0048 7047     		bx	lr
  89              	.L6:
  90 004a 00BF     		.align	2
  91              	.L5:
  92 004c 00ED00E0 		.word	-536810240
  93 0050 00E100E0 		.word	-536813312
  94              		.cfi_endproc
  95              	.LFE107:
  97              		.section	.text.SysTick_Config,"ax",%progbits
  98              		.align	1
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 102              		.fpu softvfp
 104              	SysTick_Config:
 105              	.LFB112:
1575:../Firmware/CMSIS/core_cm4.h **** 
1576:../Firmware/CMSIS/core_cm4.h **** 
1577:../Firmware/CMSIS/core_cm4.h **** /** \brief  Get Interrupt Priority
1578:../Firmware/CMSIS/core_cm4.h **** 
1579:../Firmware/CMSIS/core_cm4.h ****     The function reads the priority of an interrupt. The interrupt
1580:../Firmware/CMSIS/core_cm4.h ****     number can be positive to specify an external (device specific)
1581:../Firmware/CMSIS/core_cm4.h ****     interrupt, or negative to specify an internal (core) interrupt.
1582:../Firmware/CMSIS/core_cm4.h **** 
1583:../Firmware/CMSIS/core_cm4.h **** 
1584:../Firmware/CMSIS/core_cm4.h ****     \param [in]   IRQn  Interrupt number.
1585:../Firmware/CMSIS/core_cm4.h ****     \return             Interrupt Priority. Value is aligned automatically to the implemented
1586:../Firmware/CMSIS/core_cm4.h ****                         priority bits of the microcontroller.
1587:../Firmware/CMSIS/core_cm4.h ****  */
1588:../Firmware/CMSIS/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1589:../Firmware/CMSIS/core_cm4.h **** {
1590:../Firmware/CMSIS/core_cm4.h **** 
1591:../Firmware/CMSIS/core_cm4.h ****   if(IRQn < 0) {
1592:../Firmware/CMSIS/core_cm4.h ****     return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1593:../Firmware/CMSIS/core_cm4.h ****   else {
1594:../Firmware/CMSIS/core_cm4.h ****     return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)]           >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1595:../Firmware/CMSIS/core_cm4.h **** }
1596:../Firmware/CMSIS/core_cm4.h **** 
1597:../Firmware/CMSIS/core_cm4.h **** 
1598:../Firmware/CMSIS/core_cm4.h **** /** \brief  Encode Priority
1599:../Firmware/CMSIS/core_cm4.h **** 
1600:../Firmware/CMSIS/core_cm4.h ****     The function encodes the priority for an interrupt with the given priority group,
1601:../Firmware/CMSIS/core_cm4.h ****     preemptive priority value, and subpriority value.
1602:../Firmware/CMSIS/core_cm4.h ****     In case of a conflict between priority grouping and available
1603:../Firmware/CMSIS/core_cm4.h ****     priority bits (__NVIC_PRIO_BITS), the samllest possible priority group is set.
1604:../Firmware/CMSIS/core_cm4.h **** 
1605:../Firmware/CMSIS/core_cm4.h ****     \param [in]     PriorityGroup  Used priority group.
1606:../Firmware/CMSIS/core_cm4.h ****     \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1607:../Firmware/CMSIS/core_cm4.h ****     \param [in]       SubPriority  Subpriority value (starting from 0).
1608:../Firmware/CMSIS/core_cm4.h ****     \return                        Encoded priority. Value can be used in the function \ref NVIC_Se
1609:../Firmware/CMSIS/core_cm4.h ****  */
1610:../Firmware/CMSIS/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1611:../Firmware/CMSIS/core_cm4.h **** {
1612:../Firmware/CMSIS/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1613:../Firmware/CMSIS/core_cm4.h ****   uint32_t PreemptPriorityBits;
1614:../Firmware/CMSIS/core_cm4.h ****   uint32_t SubPriorityBits;
1615:../Firmware/CMSIS/core_cm4.h **** 
1616:../Firmware/CMSIS/core_cm4.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1617:../Firmware/CMSIS/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1618:../Firmware/CMSIS/core_cm4.h **** 
1619:../Firmware/CMSIS/core_cm4.h ****   return (
1620:../Firmware/CMSIS/core_cm4.h ****            ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
1621:../Firmware/CMSIS/core_cm4.h ****            ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
1622:../Firmware/CMSIS/core_cm4.h ****          );
1623:../Firmware/CMSIS/core_cm4.h **** }
1624:../Firmware/CMSIS/core_cm4.h **** 
1625:../Firmware/CMSIS/core_cm4.h **** 
1626:../Firmware/CMSIS/core_cm4.h **** /** \brief  Decode Priority
1627:../Firmware/CMSIS/core_cm4.h **** 
1628:../Firmware/CMSIS/core_cm4.h ****     The function decodes an interrupt priority value with a given priority group to
1629:../Firmware/CMSIS/core_cm4.h ****     preemptive priority value and subpriority value.
1630:../Firmware/CMSIS/core_cm4.h ****     In case of a conflict between priority grouping and available
1631:../Firmware/CMSIS/core_cm4.h ****     priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
1632:../Firmware/CMSIS/core_cm4.h **** 
1633:../Firmware/CMSIS/core_cm4.h ****     \param [in]         Priority   Priority value, which can be retrieved with the function \ref NV
1634:../Firmware/CMSIS/core_cm4.h ****     \param [in]     PriorityGroup  Used priority group.
1635:../Firmware/CMSIS/core_cm4.h ****     \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1636:../Firmware/CMSIS/core_cm4.h ****     \param [out]     pSubPriority  Subpriority value (starting from 0).
1637:../Firmware/CMSIS/core_cm4.h ****  */
1638:../Firmware/CMSIS/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPre
1639:../Firmware/CMSIS/core_cm4.h **** {
1640:../Firmware/CMSIS/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1641:../Firmware/CMSIS/core_cm4.h ****   uint32_t PreemptPriorityBits;
1642:../Firmware/CMSIS/core_cm4.h ****   uint32_t SubPriorityBits;
1643:../Firmware/CMSIS/core_cm4.h **** 
1644:../Firmware/CMSIS/core_cm4.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1645:../Firmware/CMSIS/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1646:../Firmware/CMSIS/core_cm4.h **** 
1647:../Firmware/CMSIS/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1);
1648:../Firmware/CMSIS/core_cm4.h ****   *pSubPriority     = (Priority                   ) & ((1 << (SubPriorityBits    )) - 1);
1649:../Firmware/CMSIS/core_cm4.h **** }
1650:../Firmware/CMSIS/core_cm4.h **** 
1651:../Firmware/CMSIS/core_cm4.h **** 
1652:../Firmware/CMSIS/core_cm4.h **** /** \brief  System Reset
1653:../Firmware/CMSIS/core_cm4.h **** 
1654:../Firmware/CMSIS/core_cm4.h ****     The function initiates a system reset request to reset the MCU.
1655:../Firmware/CMSIS/core_cm4.h ****  */
1656:../Firmware/CMSIS/core_cm4.h **** __STATIC_INLINE void NVIC_SystemReset(void)
1657:../Firmware/CMSIS/core_cm4.h **** {
1658:../Firmware/CMSIS/core_cm4.h ****   __DSB();                                                     /* Ensure all outstanding memory acc
1659:../Firmware/CMSIS/core_cm4.h ****                                                                   buffered write are completed befo
1660:../Firmware/CMSIS/core_cm4.h ****   SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
1661:../Firmware/CMSIS/core_cm4.h ****                  (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1662:../Firmware/CMSIS/core_cm4.h ****                  SCB_AIRCR_SYSRESETREQ_Msk);                   /* Keep priority group unchanged */
1663:../Firmware/CMSIS/core_cm4.h ****   __DSB();                                                     /* Ensure completion of memory acces
1664:../Firmware/CMSIS/core_cm4.h ****   while(1);                                                    /* wait until reset */
1665:../Firmware/CMSIS/core_cm4.h **** }
1666:../Firmware/CMSIS/core_cm4.h **** 
1667:../Firmware/CMSIS/core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1668:../Firmware/CMSIS/core_cm4.h **** 
1669:../Firmware/CMSIS/core_cm4.h **** 
1670:../Firmware/CMSIS/core_cm4.h **** 
1671:../Firmware/CMSIS/core_cm4.h **** /* ##################################    SysTick function  ########################################
1672:../Firmware/CMSIS/core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1673:../Firmware/CMSIS/core_cm4.h ****     \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1674:../Firmware/CMSIS/core_cm4.h ****     \brief      Functions that configure the System.
1675:../Firmware/CMSIS/core_cm4.h ****   @{
1676:../Firmware/CMSIS/core_cm4.h ****  */
1677:../Firmware/CMSIS/core_cm4.h **** 
1678:../Firmware/CMSIS/core_cm4.h **** #if (__Vendor_SysTickConfig == 0)
1679:../Firmware/CMSIS/core_cm4.h **** 
1680:../Firmware/CMSIS/core_cm4.h **** /** \brief  System Tick Configuration
1681:../Firmware/CMSIS/core_cm4.h **** 
1682:../Firmware/CMSIS/core_cm4.h ****     The function initializes the System Timer and its interrupt, and starts the System Tick Timer.
1683:../Firmware/CMSIS/core_cm4.h ****     Counter is in free running mode to generate periodic interrupts.
1684:../Firmware/CMSIS/core_cm4.h **** 
1685:../Firmware/CMSIS/core_cm4.h ****     \param [in]  ticks  Number of ticks between two interrupts.
1686:../Firmware/CMSIS/core_cm4.h **** 
1687:../Firmware/CMSIS/core_cm4.h ****     \return          0  Function succeeded.
1688:../Firmware/CMSIS/core_cm4.h ****     \return          1  Function failed.
1689:../Firmware/CMSIS/core_cm4.h **** 
1690:../Firmware/CMSIS/core_cm4.h ****     \note     When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1691:../Firmware/CMSIS/core_cm4.h ****     function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
1692:../Firmware/CMSIS/core_cm4.h ****     must contain a vendor-specific implementation of this function.
1693:../Firmware/CMSIS/core_cm4.h **** 
1694:../Firmware/CMSIS/core_cm4.h ****  */
1695:../Firmware/CMSIS/core_cm4.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1696:../Firmware/CMSIS/core_cm4.h **** {
 106              		.loc 1 1696 1
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 8
 109              		@ frame_needed = 1, uses_anonymous_args = 0
 110 0000 80B5     		push	{r7, lr}
 111              		.cfi_def_cfa_offset 8
 112              		.cfi_offset 7, -8
 113              		.cfi_offset 14, -4
 114 0002 82B0     		sub	sp, sp, #8
 115              		.cfi_def_cfa_offset 16
 116 0004 00AF     		add	r7, sp, #0
 117              		.cfi_def_cfa_register 7
 118 0006 7860     		str	r0, [r7, #4]
1697:../Firmware/CMSIS/core_cm4.h ****   if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 119              		.loc 1 1697 14
 120 0008 7B68     		ldr	r3, [r7, #4]
 121 000a 013B     		subs	r3, r3, #1
 122              		.loc 1 1697 6
 123 000c B3F1807F 		cmp	r3, #16777216
 124 0010 01D3     		bcc	.L8
 125              		.loc 1 1697 54 discriminator 1
 126 0012 0123     		movs	r3, #1
 127 0014 0FE0     		b	.L9
 128              	.L8:
1698:../Firmware/CMSIS/core_cm4.h **** 
1699:../Firmware/CMSIS/core_cm4.h ****   SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 129              		.loc 1 1699 10
 130 0016 0A4A     		ldr	r2, .L10
 131              		.loc 1 1699 26
 132 0018 7B68     		ldr	r3, [r7, #4]
 133 001a 013B     		subs	r3, r3, #1
 134              		.loc 1 1699 18
 135 001c 5360     		str	r3, [r2, #4]
1700:../Firmware/CMSIS/core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrup
 136              		.loc 1 1700 3
 137 001e 0F21     		movs	r1, #15
 138 0020 4FF0FF30 		mov	r0, #-1
 139 0024 FFF7FEFF 		bl	NVIC_SetPriority
1701:../Firmware/CMSIS/core_cm4.h ****   SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 140              		.loc 1 1701 10
 141 0028 054B     		ldr	r3, .L10
 142              		.loc 1 1701 18
 143 002a 0022     		movs	r2, #0
 144 002c 9A60     		str	r2, [r3, #8]
1702:../Firmware/CMSIS/core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 145              		.loc 1 1702 10
 146 002e 044B     		ldr	r3, .L10
 147              		.loc 1 1702 18
 148 0030 0722     		movs	r2, #7
 149 0032 1A60     		str	r2, [r3]
1703:../Firmware/CMSIS/core_cm4.h ****                    SysTick_CTRL_TICKINT_Msk   |
1704:../Firmware/CMSIS/core_cm4.h ****                    SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Ti
1705:../Firmware/CMSIS/core_cm4.h ****   return (0);                                                  /* Function successful */
 150              		.loc 1 1705 10
 151 0034 0023     		movs	r3, #0
 152              	.L9:
1706:../Firmware/CMSIS/core_cm4.h **** }
 153              		.loc 1 1706 1
 154 0036 1846     		mov	r0, r3
 155 0038 0837     		adds	r7, r7, #8
 156              		.cfi_def_cfa_offset 8
 157 003a BD46     		mov	sp, r7
 158              		.cfi_def_cfa_register 13
 159              		@ sp needed
 160 003c 80BD     		pop	{r7, pc}
 161              	.L11:
 162 003e 00BF     		.align	2
 163              	.L10:
 164 0040 10E000E0 		.word	-536813552
 165              		.cfi_endproc
 166              	.LFE112:
 168              		.section	.bss.delay,"aw",%nobits
 169              		.align	2
 172              	delay:
 173 0000 00000000 		.space	4
 174              		.section	.text.systick_config,"ax",%progbits
 175              		.align	1
 176              		.global	systick_config
 177              		.syntax unified
 178              		.thumb
 179              		.thumb_func
 180              		.fpu softvfp
 182              	systick_config:
 183              	.LFB116:
 184              		.file 2 "../src/systick.c"
   1:../src/systick.c **** /*!
   2:../src/systick.c ****     \file    systick.c
   3:../src/systick.c ****     \brief   the systick configuration file
   4:../src/systick.c **** 
   5:../src/systick.c ****    \version 2024-12-20, V3.0.1, firmware for GD32F30x
   6:../src/systick.c **** */
   7:../src/systick.c **** 
   8:../src/systick.c **** /*
   9:../src/systick.c ****     Copyright (c) 2024, GigaDevice Semiconductor Inc.
  10:../src/systick.c **** 
  11:../src/systick.c ****     Redistribution and use in source and binary forms, with or without modification, 
  12:../src/systick.c **** are permitted provided that the following conditions are met:
  13:../src/systick.c **** 
  14:../src/systick.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  15:../src/systick.c ****        list of conditions and the following disclaimer.
  16:../src/systick.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  17:../src/systick.c ****        this list of conditions and the following disclaimer in the documentation 
  18:../src/systick.c ****        and/or other materials provided with the distribution.
  19:../src/systick.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  20:../src/systick.c ****        may be used to endorse or promote products derived from this software without 
  21:../src/systick.c ****        specific prior written permission.
  22:../src/systick.c **** 
  23:../src/systick.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  24:../src/systick.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  25:../src/systick.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  26:../src/systick.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  27:../src/systick.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  28:../src/systick.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  29:../src/systick.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  30:../src/systick.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  31:../src/systick.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  32:../src/systick.c **** OF SUCH DAMAGE.
  33:../src/systick.c **** */
  34:../src/systick.c **** 
  35:../src/systick.c **** #include "gd32f30x.h"
  36:../src/systick.c **** #include "systick.h"
  37:../src/systick.c **** 
  38:../src/systick.c **** volatile static uint32_t delay;
  39:../src/systick.c **** 
  40:../src/systick.c **** /*!
  41:../src/systick.c ****     \brief      configure systick
  42:../src/systick.c ****     \param[in]  none
  43:../src/systick.c ****     \param[out] none
  44:../src/systick.c ****     \retval     none
  45:../src/systick.c **** */
  46:../src/systick.c **** void systick_config(void)
  47:../src/systick.c **** {
 185              		.loc 2 47 1
 186              		.cfi_startproc
 187              		@ args = 0, pretend = 0, frame = 0
 188              		@ frame_needed = 1, uses_anonymous_args = 0
 189 0000 80B5     		push	{r7, lr}
 190              		.cfi_def_cfa_offset 8
 191              		.cfi_offset 7, -8
 192              		.cfi_offset 14, -4
 193 0002 00AF     		add	r7, sp, #0
 194              		.cfi_def_cfa_register 7
  48:../src/systick.c ****     /* setup systick timer for 1000Hz interrupts */
  49:../src/systick.c ****     if (SysTick_Config(SystemCoreClock / 1000U)){
 195              		.loc 2 49 9
 196 0004 094B     		ldr	r3, .L15
 197 0006 1B68     		ldr	r3, [r3]
 198 0008 094A     		ldr	r2, .L15+4
 199 000a A2FB0323 		umull	r2, r3, r2, r3
 200 000e 9B09     		lsrs	r3, r3, #6
 201 0010 1846     		mov	r0, r3
 202 0012 FFF7FEFF 		bl	SysTick_Config
 203 0016 0346     		mov	r3, r0
 204              		.loc 2 49 8
 205 0018 002B     		cmp	r3, #0
 206 001a 00D0     		beq	.L13
 207              	.L14:
  50:../src/systick.c ****         /* capture error */
  51:../src/systick.c ****         while (1){
 208              		.loc 2 51 15 discriminator 1
 209 001c FEE7     		b	.L14
 210              	.L13:
  52:../src/systick.c ****         }
  53:../src/systick.c ****     }
  54:../src/systick.c ****     /* configure the systick handler priority */
  55:../src/systick.c ****     NVIC_SetPriority(SysTick_IRQn, 0x00U);
 211              		.loc 2 55 5
 212 001e 0021     		movs	r1, #0
 213 0020 4FF0FF30 		mov	r0, #-1
 214 0024 FFF7FEFF 		bl	NVIC_SetPriority
  56:../src/systick.c **** }
 215              		.loc 2 56 1
 216 0028 00BF     		nop
 217 002a 80BD     		pop	{r7, pc}
 218              	.L16:
 219              		.align	2
 220              	.L15:
 221 002c 00000000 		.word	SystemCoreClock
 222 0030 D34D6210 		.word	274877907
 223              		.cfi_endproc
 224              	.LFE116:
 226              		.section	.text.delay_1ms,"ax",%progbits
 227              		.align	1
 228              		.global	delay_1ms
 229              		.syntax unified
 230              		.thumb
 231              		.thumb_func
 232              		.fpu softvfp
 234              	delay_1ms:
 235              	.LFB117:
  57:../src/systick.c **** 
  58:../src/systick.c **** /*!
  59:../src/systick.c ****     \brief      delay a time in milliseconds
  60:../src/systick.c ****     \param[in]  count: count in milliseconds
  61:../src/systick.c ****     \param[out] none
  62:../src/systick.c ****     \retval     none
  63:../src/systick.c **** */
  64:../src/systick.c **** void delay_1ms(uint32_t count)
  65:../src/systick.c **** {
 236              		.loc 2 65 1
 237              		.cfi_startproc
 238              		@ args = 0, pretend = 0, frame = 8
 239              		@ frame_needed = 1, uses_anonymous_args = 0
 240              		@ link register save eliminated.
 241 0000 80B4     		push	{r7}
 242              		.cfi_def_cfa_offset 4
 243              		.cfi_offset 7, -4
 244 0002 83B0     		sub	sp, sp, #12
 245              		.cfi_def_cfa_offset 16
 246 0004 00AF     		add	r7, sp, #0
 247              		.cfi_def_cfa_register 7
 248 0006 7860     		str	r0, [r7, #4]
  66:../src/systick.c ****     delay = count;
 249              		.loc 2 66 11
 250 0008 064A     		ldr	r2, .L19
 251 000a 7B68     		ldr	r3, [r7, #4]
 252 000c 1360     		str	r3, [r2]
  67:../src/systick.c **** 
  68:../src/systick.c ****     while(0U != delay){
 253              		.loc 2 68 10
 254 000e 00BF     		nop
 255              	.L18:
 256              		.loc 2 68 14 discriminator 1
 257 0010 044B     		ldr	r3, .L19
 258 0012 1B68     		ldr	r3, [r3]
 259              		.loc 2 68 10 discriminator 1
 260 0014 002B     		cmp	r3, #0
 261 0016 FBD1     		bne	.L18
  69:../src/systick.c ****     }
  70:../src/systick.c **** }
 262              		.loc 2 70 1
 263 0018 00BF     		nop
 264 001a 00BF     		nop
 265 001c 0C37     		adds	r7, r7, #12
 266              		.cfi_def_cfa_offset 4
 267 001e BD46     		mov	sp, r7
 268              		.cfi_def_cfa_register 13
 269              		@ sp needed
 270 0020 80BC     		pop	{r7}
 271              		.cfi_restore 7
 272              		.cfi_def_cfa_offset 0
 273 0022 7047     		bx	lr
 274              	.L20:
 275              		.align	2
 276              	.L19:
 277 0024 00000000 		.word	delay
 278              		.cfi_endproc
 279              	.LFE117:
 281              		.section	.text.delay_decrement,"ax",%progbits
 282              		.align	1
 283              		.global	delay_decrement
 284              		.syntax unified
 285              		.thumb
 286              		.thumb_func
 287              		.fpu softvfp
 289              	delay_decrement:
 290              	.LFB118:
  71:../src/systick.c **** 
  72:../src/systick.c **** /*!
  73:../src/systick.c ****     \brief      delay decrement
  74:../src/systick.c ****     \param[in]  none
  75:../src/systick.c ****     \param[out] none
  76:../src/systick.c ****     \retval     none
  77:../src/systick.c **** */
  78:../src/systick.c **** void delay_decrement(void)
  79:../src/systick.c **** {
 291              		.loc 2 79 1
 292              		.cfi_startproc
 293              		@ args = 0, pretend = 0, frame = 0
 294              		@ frame_needed = 1, uses_anonymous_args = 0
 295              		@ link register save eliminated.
 296 0000 80B4     		push	{r7}
 297              		.cfi_def_cfa_offset 4
 298              		.cfi_offset 7, -4
 299 0002 00AF     		add	r7, sp, #0
 300              		.cfi_def_cfa_register 7
  80:../src/systick.c ****     if (0U != delay){
 301              		.loc 2 80 12
 302 0004 064B     		ldr	r3, .L24
 303 0006 1B68     		ldr	r3, [r3]
 304              		.loc 2 80 8
 305 0008 002B     		cmp	r3, #0
 306 000a 04D0     		beq	.L23
  81:../src/systick.c ****         delay--;
 307              		.loc 2 81 14
 308 000c 044B     		ldr	r3, .L24
 309 000e 1B68     		ldr	r3, [r3]
 310 0010 013B     		subs	r3, r3, #1
 311 0012 034A     		ldr	r2, .L24
 312 0014 1360     		str	r3, [r2]
 313              	.L23:
  82:../src/systick.c ****     }
  83:../src/systick.c **** }
 314              		.loc 2 83 1
 315 0016 00BF     		nop
 316 0018 BD46     		mov	sp, r7
 317              		.cfi_def_cfa_register 13
 318              		@ sp needed
 319 001a 80BC     		pop	{r7}
 320              		.cfi_restore 7
 321              		.cfi_def_cfa_offset 0
 322 001c 7047     		bx	lr
 323              	.L25:
 324 001e 00BF     		.align	2
 325              	.L24:
 326 0020 00000000 		.word	delay
 327              		.cfi_endproc
 328              	.LFE118:
 330              		.text
 331              	.Letext0:
 332              		.file 3 "../Firmware/CMSIS/GD/GD32F30x/Include/gd32f30x.h"
 333              		.file 4 "c:\\gd32embeddedbuilder_1.5.3.31964\\gd32embeddedbuilder_1.5.3.31964\\tools\\gnu tools ar
 334              		.file 5 "c:\\gd32embeddedbuilder_1.5.3.31964\\gd32embeddedbuilder_1.5.3.31964\\tools\\gnu tools ar
 335              		.file 6 "../Firmware/CMSIS/GD/GD32F30x/Include/system_gd32f30x.h"
 336              		.file 7 "../Firmware/GD32F30x_standard_peripheral/Include/gd32f30x_dbg.h"
DEFINED SYMBOLS
                            *ABS*:00000000 systick.c
C:\Users\gaswerke\AppData\Local\Temp\cc8RzEt3.s:16     .text.NVIC_SetPriority:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc8RzEt3.s:23     .text.NVIC_SetPriority:00000000 NVIC_SetPriority
C:\Users\gaswerke\AppData\Local\Temp\cc8RzEt3.s:92     .text.NVIC_SetPriority:0000004c $d
C:\Users\gaswerke\AppData\Local\Temp\cc8RzEt3.s:98     .text.SysTick_Config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc8RzEt3.s:104    .text.SysTick_Config:00000000 SysTick_Config
C:\Users\gaswerke\AppData\Local\Temp\cc8RzEt3.s:164    .text.SysTick_Config:00000040 $d
C:\Users\gaswerke\AppData\Local\Temp\cc8RzEt3.s:169    .bss.delay:00000000 $d
C:\Users\gaswerke\AppData\Local\Temp\cc8RzEt3.s:172    .bss.delay:00000000 delay
C:\Users\gaswerke\AppData\Local\Temp\cc8RzEt3.s:175    .text.systick_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc8RzEt3.s:182    .text.systick_config:00000000 systick_config
C:\Users\gaswerke\AppData\Local\Temp\cc8RzEt3.s:221    .text.systick_config:0000002c $d
C:\Users\gaswerke\AppData\Local\Temp\cc8RzEt3.s:227    .text.delay_1ms:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc8RzEt3.s:234    .text.delay_1ms:00000000 delay_1ms
C:\Users\gaswerke\AppData\Local\Temp\cc8RzEt3.s:277    .text.delay_1ms:00000024 $d
C:\Users\gaswerke\AppData\Local\Temp\cc8RzEt3.s:282    .text.delay_decrement:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\cc8RzEt3.s:289    .text.delay_decrement:00000000 delay_decrement
C:\Users\gaswerke\AppData\Local\Temp\cc8RzEt3.s:326    .text.delay_decrement:00000020 $d
                           .group:00000000 wm4.0.0b2cbd0a579afdcbc37120f4ceb86892
                           .group:00000000 wm4.gd32f30x.h.39.a203e36f89dbb1753b66e1e665732b11
                           .group:00000000 wm4.core_cm4.h.47.434d5634a5df7142236685d6945e71d7
                           .group:00000000 wm4._newlib_version.h.4.9ba035841e762c3308916a0ce96032e7
                           .group:00000000 wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.cce27fed8484c08a33f522034c30d2b5
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.core_cmInstr.h.25.d8165482ef3061013a2fc83e2d85f3d9
                           .group:00000000 wm4.core_cm4_simd.h.43.bf657009d9c246d6ac6e7b120cdd899a
                           .group:00000000 wm4.core_cm4.h.196.6f0a9ac4bbc7fecc10f22e6a71f29e52
                           .group:00000000 wm4.system_gd32f30x.h.38.120525a84dcd3d76a4734e6bcde7b49c
                           .group:00000000 wm4.gd32f30x.h.294.5e6753de52124d3e3ab34f8aafd628cc
                           .group:00000000 wm4.gd32f30x_rcu.h.41.eb7011467c51e1274d4ea5dfbe3b7403
                           .group:00000000 wm4.gd32f30x_adc.h.36.124b47377c29d63ea85a6515ff99e7d0
                           .group:00000000 wm4.gd32f30x_can.h.36.85eb2b9bdffce148e9f2cf53e35a47f8
                           .group:00000000 wm4.gd32f30x_crc.h.36.3e50e7397bf79ecca0d280169ab2b7e1
                           .group:00000000 wm4.gd32f30x_ctc.h.36.42aeab0e42f8a7b6cc58608cdc08a712
                           .group:00000000 wm4.gd32f30x_dac.h.36.f867e713911fc6770d5f38223b88a122
                           .group:00000000 wm4.gd32f30x_dbg.h.36.4d3777753862ded915f1f9e71f4c290a
                           .group:00000000 wm4.gd32f30x_dma.h.36.00aa3536820feed4ebeab0c0060e7723
                           .group:00000000 wm4.gd32f30x_exti.h.36.64affc4e75ae7f53393e90b0bfc38f38
                           .group:00000000 wm4.gd32f30x_fmc.h.37.17b3f65aacec1755989aca30031b6a7c
                           .group:00000000 wm4.gd32f30x_fwdgt.h.36.1e7c1bfe259ede52150f5b1c58591a95
                           .group:00000000 wm4.gd32f30x_gpio.h.36.faffc48a681d1163918cf519d3cc7454
                           .group:00000000 wm4.gd32f30x_i2c.h.36.5765e4fd7e67145781f52c3602fdf526
                           .group:00000000 wm4.gd32f30x_pmu.h.37.9dd0def5d1159a6e20d49fadc0da3d91
                           .group:00000000 wm4.gd32f30x_bkp.h.36.74dcfa31c344ae6ddc6f3a850e1b1f1c
                           .group:00000000 wm4.gd32f30x_rtc.h.37.6e2dc4b1c1143d8443b19d8b8578e187
                           .group:00000000 wm4.gd32f30x_sdio.h.36.6dde0ac1ffebc8ac87750ca48ebf5355
                           .group:00000000 wm4.gd32f30x_spi.h.36.761dbcfdf151612384a2a7e1dfbd70a2
                           .group:00000000 wm4.gd32f30x_timer.h.36.aa3a076608594e31d0be360d6248cd0c
                           .group:00000000 wm4.gd32f30x_usart.h.36.c16033d6419d9317c5e1d5c9a4db894a
                           .group:00000000 wm4.gd32f30x_wwdgt.h.37.074fc90df4806e0bcba242ad61cb154f
                           .group:00000000 wm4.gd32f30x_misc.h.36.ca5ec56efc9d42fdcdbc33fa419c4320
                           .group:00000000 wm4.gd32f30x_enet.h.36.7f39b2eaaae239e349e809a8bdf838ed
                           .group:00000000 wm4.gd32f30x_exmc.h.36.6a5eb51a45aba96edb0f318836bccfc7

UNDEFINED SYMBOLS
SystemCoreClock
