I 000044 55 1145          1557690392132 rtl
(_unit VHDL (cnt12 0 11(rtl 0 21))
	(_version vd0)
	(_time 1557690392133 2019.05.12 22:46:32)
	(_source (\./../../cntr12.vhd\))
	(_parameters dbg tan)
	(_code b3e7b0e7e5e5e3a0b0b4a1e9e1b5e6b4b7b0b2b0b1)
	(_ent
		(_time 1557690392130)
	)
	(_object
		(_port (_int CLK -1 0 12(_ent(_in)(_event))))
		(_port (_int RST -1 0 13(_ent(_in))))
		(_port (_int CNT_CMD -1 0 14(_ent(_in))))
		(_port (_int CNT_C -1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16(_array -1 ((_dto i 3 i 0)))))
		(_port (_int CNT_O 0 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CNT_A 1 0 22(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(3)(5))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(line__43(_arch 1 0 43(_assignment (_alias((CNT_O)(CNT_A)))(_trgt(4))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . rtl 2 -1)
)
I 000044 55 1162          1557690500951 rtl
(_unit VHDL (cnt12 0 11(rtl 0 21))
	(_version vd0)
	(_time 1557690500952 2019.05.12 22:48:20)
	(_source (\./../../cntr12.vhd\))
	(_parameters tan)
	(_code bfbcb5ebbce9efacbcb8ade5edb9eab8bbbcbebcbd)
	(_ent
		(_time 1557690392129)
	)
	(_object
		(_port (_int CLK -1 0 12(_ent(_in)(_event))))
		(_port (_int RST -1 0 13(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 14(_ent(_in)(_event))))
		(_port (_int CNT_C -1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16(_array -1 ((_dto i 3 i 0)))))
		(_port (_int CNT_O 0 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CNT_A 1 0 22(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(3))(_sens(0)(1)(2)(5))(_dssslsensitivity 3)(_mon))))
			(line__43(_arch 1 0 43(_assignment (_alias((CNT_O)(CNT_A)))(_trgt(4))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . rtl 2 -1)
)
I 000056 55 1495          1557690501007 TB_ARCHITECTURE
(_unit VHDL (cnt12_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1557690501008 2019.05.12 22:48:21)
	(_source (\./../src/TestBench/cnt12_TB.vhd\))
	(_parameters tan)
	(_code fefdf4aefea8aeedfbfdeca7f9f9faf8fcf8fdf8ab)
	(_ent
		(_time 1557690501005)
	)
	(_comp
		(CNT12
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int CNT_CMD -1 0 16(_ent (_in))))
				(_port (_int CNT_C -1 0 17(_ent (_out))))
				(_port (_int CNT_O 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp CNT12)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CNT_CMD)(CNT_CMD))
			((CNT_C)(CNT_C))
			((CNT_O)(CNT_O))
		)
		(_use (_ent . CNT12)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_sig (_int CNT_CMD -1 0 24(_arch(_uni))))
		(_sig (_int CNT_C -1 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CNT_O 1 0 27(_arch(_uni))))
		(_prcs
			(clock_proc(_arch 0 0 44(_prcs (_wait_for)(_trgt(0)))))
			(reset_process(_arch 1 0 51(_prcs (_wait_for)(_trgt(1)))))
			(enbl_process(_arch 2 0 58(_prcs (_wait_for)(_trgt(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000038 55 387 0 testbench_for_cnt12
(_configuration VHDL (testbench_for_cnt12 0 67 (cnt12_tb))
	(_version vd0)
	(_time 1557690501011 2019.05.12 22:48:21)
	(_source (\./../src/TestBench/cnt12_TB.vhd\))
	(_parameters tan)
	(_code fefcf3aeaea8a9e9faffeca4aaf8abf8fdf8f6fba8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CNT12 rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000044 55 1162          1557690505759 rtl
(_unit VHDL (cnt12 0 11(rtl 0 21))
	(_version vd0)
	(_time 1557690505760 2019.05.12 22:48:25)
	(_source (\./../../cntr12.vhd\))
	(_parameters tan)
	(_code 8c8cdc828adadc9f8f8b9ed6de8ad98b888f8d8f8e)
	(_ent
		(_time 1557690392129)
	)
	(_object
		(_port (_int CLK -1 0 12(_ent(_in)(_event))))
		(_port (_int RST -1 0 13(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 14(_ent(_in)(_event))))
		(_port (_int CNT_C -1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16(_array -1 ((_dto i 3 i 0)))))
		(_port (_int CNT_O 0 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CNT_A 1 0 22(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(3)(5))(_sens(0)(1)(2)(5))(_dssslsensitivity 3)(_mon))))
			(line__43(_arch 1 0 43(_assignment (_alias((CNT_O)(CNT_A)))(_trgt(4))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . rtl 2 -1)
)
V 000056 55 1495          1557690505980 TB_ARCHITECTURE
(_unit VHDL (cnt12_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1557690505981 2019.05.12 22:48:25)
	(_source (\./../src/TestBench/cnt12_TB.vhd\))
	(_parameters tan)
	(_code 66663166353036756365743f616162606460656033)
	(_ent
		(_time 1557690501004)
	)
	(_comp
		(CNT12
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int CNT_CMD -1 0 16(_ent (_in))))
				(_port (_int CNT_C -1 0 17(_ent (_out))))
				(_port (_int CNT_O 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp CNT12)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CNT_CMD)(CNT_CMD))
			((CNT_C)(CNT_C))
			((CNT_O)(CNT_O))
		)
		(_use (_ent . CNT12)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_sig (_int CNT_CMD -1 0 24(_arch(_uni))))
		(_sig (_int CNT_C -1 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CNT_O 1 0 27(_arch(_uni))))
		(_prcs
			(clock_proc(_arch 0 0 44(_prcs (_wait_for)(_trgt(0)))))
			(reset_process(_arch 1 0 51(_prcs (_wait_for)(_trgt(1)))))
			(enbl_process(_arch 2 0 58(_prcs (_wait_for)(_trgt(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000038 55 387 0 testbench_for_cnt12
(_configuration VHDL (testbench_for_cnt12 0 67 (cnt12_tb))
	(_version vd0)
	(_time 1557690505984 2019.05.12 22:48:25)
	(_source (\./../src/TestBench/cnt12_TB.vhd\))
	(_parameters tan)
	(_code 66673666653031716267743c3260336065606e6330)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CNT12 rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
