// Seed: 1505154594
module module_0;
  assign id_1 = id_1 - id_1;
  assign module_1.type_6 = 0;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    output supply1 id_2,
    input tri1 id_3,
    output uwire id_4,
    output logic id_5,
    input tri0 id_6,
    input tri id_7,
    inout wand id_8,
    input tri0 id_9,
    output wand id_10,
    output tri0 id_11,
    input uwire id_12,
    output tri id_13,
    input wor id_14,
    input supply1 id_15
);
  always @(negedge id_8 or 1) begin : LABEL_0
    id_5 <= id_14 > id_12 - id_7;
  end
  assign id_13 = id_12;
  module_0 modCall_1 ();
  assign id_8 = id_9;
  wire id_17;
endmodule
