{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698740278111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698740278112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 12:17:58 2023 " "Processing started: Tue Oct 31 12:17:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698740278112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698740278112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard -c DE10_Standard " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard -c DE10_Standard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698740278112 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698740278528 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698740278528 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "de10_standard.v(2047) " "Verilog HDL information at de10_standard.v(2047): always construct contains both blocking and non-blocking assignments" {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Lock/de10_standard.v" 2047 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698740285109 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de10_standard.v 4 4 " "Using design file de10_standard.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard " "Found entity 1: DE10_Standard" {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Lock/de10_standard.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698740285110 ""} { "Info" "ISGN_ENTITY_NAME" "2 Binary_To_7Segment " "Found entity 2: Binary_To_7Segment" {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Lock/de10_standard.v" 2029 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698740285110 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_rx " "Found entity 3: uart_rx" {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Lock/de10_standard.v" 2096 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698740285110 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_tx " "Found entity 4: uart_tx" {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Lock/de10_standard.v" 2245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698740285110 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1698740285110 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx de10_standard.v(2104) " "Verilog HDL Parameter Declaration warning at de10_standard.v(2104): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Lock/de10_standard.v" 2104 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698740285112 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx de10_standard.v(2105) " "Verilog HDL Parameter Declaration warning at de10_standard.v(2105): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Lock/de10_standard.v" 2105 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698740285112 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx de10_standard.v(2106) " "Verilog HDL Parameter Declaration warning at de10_standard.v(2106): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Lock/de10_standard.v" 2106 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698740285112 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx de10_standard.v(2107) " "Verilog HDL Parameter Declaration warning at de10_standard.v(2107): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Lock/de10_standard.v" 2107 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698740285112 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx de10_standard.v(2108) " "Verilog HDL Parameter Declaration warning at de10_standard.v(2108): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Lock/de10_standard.v" 2108 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698740285112 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx de10_standard.v(2256) " "Verilog HDL Parameter Declaration warning at de10_standard.v(2256): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Lock/de10_standard.v" 2256 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698740285112 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx de10_standard.v(2257) " "Verilog HDL Parameter Declaration warning at de10_standard.v(2257): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Lock/de10_standard.v" 2257 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698740285112 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx de10_standard.v(2258) " "Verilog HDL Parameter Declaration warning at de10_standard.v(2258): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Lock/de10_standard.v" 2258 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698740285112 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx de10_standard.v(2259) " "Verilog HDL Parameter Declaration warning at de10_standard.v(2259): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Lock/de10_standard.v" 2259 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698740285112 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx de10_standard.v(2260) " "Verilog HDL Parameter Declaration warning at de10_standard.v(2260): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Lock/de10_standard.v" 2260 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698740285112 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "pixels_ de10_standard.v(184) " "Verilog HDL error at de10_standard.v(184): object \"pixels_\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Lock/de10_standard.v" 184 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698740285113 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "state de10_standard.v(184) " "Verilog HDL error at de10_standard.v(184): object \"state\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Lock/de10_standard.v" 184 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698740285113 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "pixels_ de10_standard.v(186) " "Verilog HDL error at de10_standard.v(186): object \"pixels_\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Lock/de10_standard.v" 186 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698740285113 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "state de10_standard.v(186) " "Verilog HDL error at de10_standard.v(186): object \"state\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Lock/de10_standard.v" 186 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698740285114 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "pixels_ de10_standard.v(188) " "Verilog HDL error at de10_standard.v(188): object \"pixels_\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Lock/de10_standard.v" 188 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698740285114 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "state de10_standard.v(188) " "Verilog HDL error at de10_standard.v(188): object \"state\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Lock/de10_standard.v" 188 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698740285114 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "pixels_ de10_standard.v(190) " "Verilog HDL error at de10_standard.v(190): object \"pixels_\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Lock/de10_standard.v" 190 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698740285114 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "state de10_standard.v(190) " "Verilog HDL error at de10_standard.v(190): object \"state\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Lock/de10_standard.v" 190 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698740285114 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "pixels_ de10_standard.v(192) " "Verilog HDL error at de10_standard.v(192): object \"pixels_\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Lock/de10_standard.v" 192 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698740285115 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "state de10_standard.v(192) " "Verilog HDL error at de10_standard.v(192): object \"state\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Lock/de10_standard.v" 192 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698740285115 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "pixels_ de10_standard.v(194) " "Verilog HDL error at de10_standard.v(194): object \"pixels_\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Lock/de10_standard.v" 194 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698740285115 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "state de10_standard.v(194) " "Verilog HDL error at de10_standard.v(194): object \"state\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Lock/de10_standard.v" 194 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698740285116 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "pixels_ de10_standard.v(196) " "Verilog HDL error at de10_standard.v(196): object \"pixels_\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Lock/de10_standard.v" 196 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698740285116 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "state de10_standard.v(196) " "Verilog HDL error at de10_standard.v(196): object \"state\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Lock/de10_standard.v" 196 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698740285116 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "pixels_ de10_standard.v(198) " "Verilog HDL error at de10_standard.v(198): object \"pixels_\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Lock/de10_standard.v" 198 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698740285116 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "state de10_standard.v(198) " "Verilog HDL error at de10_standard.v(198): object \"state\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Lock/de10_standard.v" 198 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698740285117 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ml_inference_completed de10_standard.v(198) " "Verilog HDL error at de10_standard.v(198): object \"ml_inference_completed\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Lock/de10_standard.v" 198 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698740285117 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "state de10_standard.v(199) " "Verilog HDL error at de10_standard.v(199): object \"state\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Lock/de10_standard.v" 199 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698740285117 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ml_inference_completed de10_standard.v(199) " "Verilog HDL error at de10_standard.v(199): object \"ml_inference_completed\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_standard.v" "" { Text "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Lock/de10_standard.v" 199 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698740285117 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Lock/DE10_Standard.map.smsg " "Generated suppressed messages file C:/Users/rkarn/Desktop/Quartus Project/MNIST/RF_Lock/DE10_Standard.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698740285588 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698740285629 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 31 12:18:05 2023 " "Processing ended: Tue Oct 31 12:18:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698740285629 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698740285629 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698740285629 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698740285629 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 12 s " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 12 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698740286234 ""}
