{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646087627277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646087627278 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2015 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2015 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646087627278 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646087627278 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646087627278 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646087627278 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646087627278 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646087627278 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646087627278 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Altera Quartus Prime License Agreement, " "Subscription Agreement, the Altera Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646087627278 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Altera MegaCore Function License Agreement, or other  " "the Altera MegaCore Function License Agreement, or other " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646087627278 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable license agreement, including, without limitation,  " "applicable license agreement, including, without limitation, " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646087627278 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "that your use is for the sole purpose of programming logic  " "that your use is for the sole purpose of programming logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646087627278 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "devices manufactured by Altera and sold by Altera or its  " "devices manufactured by Altera and sold by Altera or its " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646087627278 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "authorized distributors.  Please refer to the applicable  " "authorized distributors.  Please refer to the applicable " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646087627278 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement for further details. " "agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646087627278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 28 15:33:47 2022 " "Processing started: Mon Feb 28 15:33:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646087627278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087627278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --source=Main.vhd --source=DataMapper.vhd --source=../BuildNumber.vhd --source=../../../../../include/xilinx/DnaRegisterAltera.vhd --source=../../../../../include/xilinx/IOBufP3Generic.vhd --source=../../../../../include/xilinx/IOBufP2Generic.vhd --source=../../../../../include/xilinx/ZBusAddrTx.vhd --source=../../../../../include/xilinx/VariableClockDivider.vhd --source=../../../../../include/xilinx/UartTxFifoParity.vhd --source=../../../../../include/xilinx/UartTxFifo.vhd --source=../../../../../include/xilinx/UartTxParity.vhd --source=../../../../../include/xilinx/UartTx.vhd --source=../../../../../include/xilinx/UartRxRaw.vhd --source=../../../../../include/xilinx/UartRxParity.vhd --source=../../../../../include/xilinx/UartRxFifoParity.vhd --source=../../../../../include/xilinx/UartRxFifo.vhd --source=../../../../../include/xilinx/ltc2378fifo.vhd --source=../../../../../include/xilinx/UartRx.vhd --source=../../../../../include/xilinx/SRamSlaveBus.vhd --source=../../../../../include/xilinx/SpiRegisters.vhd --source=../../../../../include/xilinx/SpiMaster.vhd --source=../../../../../include/xilinx/SpiBus.vhd --source=../../../../../include/xilinx/RtcCounter.vhd --source=../../../../../include/xilinx/RamBus.vhd --source=../../../../../include/xilinx/PPSCount.vhd --source=../../../../../include/xilinx/PhaseComparator.vhd --source=../../../../../include/xilinx/OneShot.vhd --source=../../../../../include/xilinx/IBufP3.vhd --source=../../../../../include/xilinx/IBufP2.vhd --source=../../../../../include/xilinx/gated_fifo.vhd --source=../../../../../include/xilinx/fifo_gen.vhd --source=../../../../../include/xilinx/fifo_fram.vhd --source=../../../../../include/xilinx/ClockDivider.vhd --source=../../../../../include/xilinx/ClockMultiplierAltera.vhd --source=../../../../../include/xilinx/SpiDac.vhd --source=/usr/local/altera/ip/altera/altchip_id/source/altchip_id.v --source=../../../../../include/xilinx/ZBus.vhd MountainOperator " "Command: quartus_map --read_settings_files=on --source=Main.vhd --source=DataMapper.vhd --source=../BuildNumber.vhd --source=../../../../../include/xilinx/DnaRegisterAltera.vhd --source=../../../../../include/xilinx/IOBufP3Generic.vhd --source=../../../../../include/xilinx/IOBufP2Generic.vhd --source=../../../../../include/xilinx/ZBusAddrTx.vhd --source=../../../../../include/xilinx/VariableClockDivider.vhd --source=../../../../../include/xilinx/UartTxFifoParity.vhd --source=../../../../../include/xilinx/UartTxFifo.vhd --source=../../../../../include/xilinx/UartTxParity.vhd --source=../../../../../include/xilinx/UartTx.vhd --source=../../../../../include/xilinx/UartRxRaw.vhd --source=../../../../../include/xilinx/UartRxParity.vhd --source=../../../../../include/xilinx/UartRxFifoParity.vhd --source=../../../../../include/xilinx/UartRxFifo.vhd --source=../../../../../include/xilinx/ltc2378fifo.vhd --source=../../../../../include/xilinx/UartRx.vhd --source=../../../../../include/xilinx/SRamSlaveBus.vhd --source=../../../../../include/xilinx/SpiRegisters.vhd --source=../../../../../include/xilinx/SpiMaster.vhd --source=../../../../../include/xilinx/SpiBus.vhd --source=../../../../../include/xilinx/RtcCounter.vhd --source=../../../../../include/xilinx/RamBus.vhd --source=../../../../../include/xilinx/PPSCount.vhd --source=../../../../../include/xilinx/PhaseComparator.vhd --source=../../../../../include/xilinx/OneShot.vhd --source=../../../../../include/xilinx/IBufP3.vhd --source=../../../../../include/xilinx/IBufP2.vhd --source=../../../../../include/xilinx/gated_fifo.vhd --source=../../../../../include/xilinx/fifo_gen.vhd --source=../../../../../include/xilinx/fifo_fram.vhd --source=../../../../../include/xilinx/ClockDivider.vhd --source=../../../../../include/xilinx/ClockMultiplierAltera.vhd --source=../../../../../include/xilinx/SpiDac.vhd --source=/usr/local/altera/ip/altera/altchip_id/source/altchip_id.v --source=../../../../../include/xilinx/ZBus.vhd MountainOperator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087627278 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1646087627499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MountainOperatorPorts-MountainOperator " "Found design unit 1: MountainOperatorPorts-MountainOperator" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 138 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636708 ""} { "Info" "ISGN_ENTITY_NAME" "1 MountainOperatorPorts " "Found entity 1: MountainOperatorPorts" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DataMapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMapperPorts-DataMapper " "Found design unit 1: DataMapperPorts-DataMapper" {  } { { "DataMapper.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/DataMapper.vhd" 180 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636711 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMapperPorts " "Found entity 1: DataMapperPorts" {  } { { "DataMapper.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/DataMapper.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/BuildNumber.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/MountainOps/firmware/MountainOperator/fpga/BuildNumber.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BuildNumberPorts-BuildNumber " "Found design unit 1: BuildNumberPorts-BuildNumber" {  } { { "../BuildNumber.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/BuildNumber.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636711 ""} { "Info" "ISGN_ENTITY_NAME" "1 BuildNumberPorts " "Found entity 1: BuildNumberPorts" {  } { { "../BuildNumber.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/BuildNumber.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/xilinx/DnaRegisterAltera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/DnaRegisterAltera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DnaRegisterPorts-aDnaRegister " "Found design unit 1: DnaRegisterPorts-aDnaRegister" {  } { { "../../../../../include/xilinx/DnaRegisterAltera.vhd" "" { Text "/home/summer/projects/include/xilinx/DnaRegisterAltera.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636712 ""} { "Info" "ISGN_ENTITY_NAME" "1 DnaRegisterPorts " "Found entity 1: DnaRegisterPorts" {  } { { "../../../../../include/xilinx/DnaRegisterAltera.vhd" "" { Text "/home/summer/projects/include/xilinx/DnaRegisterAltera.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/xilinx/IOBufP3Generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/IOBufP3Generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IOBufP3Ports-IOBufP3 " "Found design unit 1: IOBufP3Ports-IOBufP3" {  } { { "../../../../../include/xilinx/IOBufP3Generic.vhd" "" { Text "/home/summer/projects/include/xilinx/IOBufP3Generic.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636713 ""} { "Info" "ISGN_ENTITY_NAME" "1 IOBufP3Ports " "Found entity 1: IOBufP3Ports" {  } { { "../../../../../include/xilinx/IOBufP3Generic.vhd" "" { Text "/home/summer/projects/include/xilinx/IOBufP3Generic.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/xilinx/IOBufP2Generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/IOBufP2Generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IOBufP2Ports-IOBufP2 " "Found design unit 1: IOBufP2Ports-IOBufP2" {  } { { "../../../../../include/xilinx/IOBufP2Generic.vhd" "" { Text "/home/summer/projects/include/xilinx/IOBufP2Generic.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636713 ""} { "Info" "ISGN_ENTITY_NAME" "1 IOBufP2Ports " "Found entity 1: IOBufP2Ports" {  } { { "../../../../../include/xilinx/IOBufP2Generic.vhd" "" { Text "/home/summer/projects/include/xilinx/IOBufP2Generic.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/xilinx/ZBusAddrTx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/ZBusAddrTx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZBusAddrTxPorts-ZBusAddrTx " "Found design unit 1: ZBusAddrTxPorts-ZBusAddrTx" {  } { { "../../../../../include/xilinx/ZBusAddrTx.vhd" "" { Text "/home/summer/projects/include/xilinx/ZBusAddrTx.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636714 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZBusAddrTxPorts " "Found entity 1: ZBusAddrTxPorts" {  } { { "../../../../../include/xilinx/ZBusAddrTx.vhd" "" { Text "/home/summer/projects/include/xilinx/ZBusAddrTx.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/xilinx/VariableClockDivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/VariableClockDivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VariableClockDividerPorts-VariableClockDivider " "Found design unit 1: VariableClockDividerPorts-VariableClockDivider" {  } { { "../../../../../include/xilinx/VariableClockDivider.vhd" "" { Text "/home/summer/projects/include/xilinx/VariableClockDivider.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636715 ""} { "Info" "ISGN_ENTITY_NAME" "1 VariableClockDividerPorts " "Found entity 1: VariableClockDividerPorts" {  } { { "../../../../../include/xilinx/VariableClockDivider.vhd" "" { Text "/home/summer/projects/include/xilinx/VariableClockDivider.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/xilinx/UartTxFifoParity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/UartTxFifoParity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UartTxFifoParity-implementation " "Found design unit 1: UartTxFifoParity-implementation" {  } { { "../../../../../include/xilinx/UartTxFifoParity.vhd" "" { Text "/home/summer/projects/include/xilinx/UartTxFifoParity.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636715 ""} { "Info" "ISGN_ENTITY_NAME" "1 UartTxFifoParity " "Found entity 1: UartTxFifoParity" {  } { { "../../../../../include/xilinx/UartTxFifoParity.vhd" "" { Text "/home/summer/projects/include/xilinx/UartTxFifoParity.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/xilinx/UartTxFifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/UartTxFifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UartTxFifo-implementation " "Found design unit 1: UartTxFifo-implementation" {  } { { "../../../../../include/xilinx/UartTxFifo.vhd" "" { Text "/home/summer/projects/include/xilinx/UartTxFifo.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636716 ""} { "Info" "ISGN_ENTITY_NAME" "1 UartTxFifo " "Found entity 1: UartTxFifo" {  } { { "../../../../../include/xilinx/UartTxFifo.vhd" "" { Text "/home/summer/projects/include/xilinx/UartTxFifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/xilinx/UartTxParity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/UartTxParity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UartTxParity-Behaviour " "Found design unit 1: UartTxParity-Behaviour" {  } { { "../../../../../include/xilinx/UartTxParity.vhd" "" { Text "/home/summer/projects/include/xilinx/UartTxParity.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636717 ""} { "Info" "ISGN_ENTITY_NAME" "1 UartTxParity " "Found entity 1: UartTxParity" {  } { { "../../../../../include/xilinx/UartTxParity.vhd" "" { Text "/home/summer/projects/include/xilinx/UartTxParity.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/xilinx/UartTx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/UartTx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UartTx-Behaviour " "Found design unit 1: UartTx-Behaviour" {  } { { "../../../../../include/xilinx/UartTx.vhd" "" { Text "/home/summer/projects/include/xilinx/UartTx.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636717 ""} { "Info" "ISGN_ENTITY_NAME" "1 UartTx " "Found entity 1: UartTx" {  } { { "../../../../../include/xilinx/UartTx.vhd" "" { Text "/home/summer/projects/include/xilinx/UartTx.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/xilinx/UartRxRaw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/UartRxRaw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UartRxRaw-Behaviour " "Found design unit 1: UartRxRaw-Behaviour" {  } { { "../../../../../include/xilinx/UartRxRaw.vhd" "" { Text "/home/summer/projects/include/xilinx/UartRxRaw.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636718 ""} { "Info" "ISGN_ENTITY_NAME" "1 UartRxRaw " "Found entity 1: UartRxRaw" {  } { { "../../../../../include/xilinx/UartRxRaw.vhd" "" { Text "/home/summer/projects/include/xilinx/UartRxRaw.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/xilinx/UartRxParity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/UartRxParity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UartRxParity-Behaviour " "Found design unit 1: UartRxParity-Behaviour" {  } { { "../../../../../include/xilinx/UartRxParity.vhd" "" { Text "/home/summer/projects/include/xilinx/UartRxParity.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636719 ""} { "Info" "ISGN_ENTITY_NAME" "1 UartRxParity " "Found entity 1: UartRxParity" {  } { { "../../../../../include/xilinx/UartRxParity.vhd" "" { Text "/home/summer/projects/include/xilinx/UartRxParity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/xilinx/UartRxFifoParity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/UartRxFifoParity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UartRxFifoParity-implementation " "Found design unit 1: UartRxFifoParity-implementation" {  } { { "../../../../../include/xilinx/UartRxFifoParity.vhd" "" { Text "/home/summer/projects/include/xilinx/UartRxFifoParity.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636719 ""} { "Info" "ISGN_ENTITY_NAME" "1 UartRxFifoParity " "Found entity 1: UartRxFifoParity" {  } { { "../../../../../include/xilinx/UartRxFifoParity.vhd" "" { Text "/home/summer/projects/include/xilinx/UartRxFifoParity.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/xilinx/UartRxFifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/UartRxFifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UartRxFifo-implementation " "Found design unit 1: UartRxFifo-implementation" {  } { { "../../../../../include/xilinx/UartRxFifo.vhd" "" { Text "/home/summer/projects/include/xilinx/UartRxFifo.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636720 ""} { "Info" "ISGN_ENTITY_NAME" "1 UartRxFifo " "Found entity 1: UartRxFifo" {  } { { "../../../../../include/xilinx/UartRxFifo.vhd" "" { Text "/home/summer/projects/include/xilinx/UartRxFifo.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/xilinx/ltc2378fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/ltc2378fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ltc2378fifoPorts-ltc2378fifo " "Found design unit 1: ltc2378fifoPorts-ltc2378fifo" {  } { { "../../../../../include/xilinx/ltc2378fifo.vhd" "" { Text "/home/summer/projects/include/xilinx/ltc2378fifo.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636721 ""} { "Info" "ISGN_ENTITY_NAME" "1 ltc2378fifoPorts " "Found entity 1: ltc2378fifoPorts" {  } { { "../../../../../include/xilinx/ltc2378fifo.vhd" "" { Text "/home/summer/projects/include/xilinx/ltc2378fifo.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/xilinx/UartRx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/UartRx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UartRx-implementation " "Found design unit 1: UartRx-implementation" {  } { { "../../../../../include/xilinx/UartRx.vhd" "" { Text "/home/summer/projects/include/xilinx/UartRx.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636722 ""} { "Info" "ISGN_ENTITY_NAME" "1 UartRx " "Found entity 1: UartRx" {  } { { "../../../../../include/xilinx/UartRx.vhd" "" { Text "/home/summer/projects/include/xilinx/UartRx.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/xilinx/SRamSlaveBus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/SRamSlaveBus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRamSlaveBusPorts-SRamSlaveBus " "Found design unit 1: SRamSlaveBusPorts-SRamSlaveBus" {  } { { "../../../../../include/xilinx/SRamSlaveBus.vhd" "" { Text "/home/summer/projects/include/xilinx/SRamSlaveBus.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636723 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRamSlaveBusPorts " "Found entity 1: SRamSlaveBusPorts" {  } { { "../../../../../include/xilinx/SRamSlaveBus.vhd" "" { Text "/home/summer/projects/include/xilinx/SRamSlaveBus.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/xilinx/SpiRegisters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/SpiRegisters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SpiRegistersPorts-SpiRegisters " "Found design unit 1: SpiRegistersPorts-SpiRegisters" {  } { { "../../../../../include/xilinx/SpiRegisters.vhd" "" { Text "/home/summer/projects/include/xilinx/SpiRegisters.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636724 ""} { "Info" "ISGN_ENTITY_NAME" "1 SpiRegistersPorts " "Found entity 1: SpiRegistersPorts" {  } { { "../../../../../include/xilinx/SpiRegisters.vhd" "" { Text "/home/summer/projects/include/xilinx/SpiRegisters.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/xilinx/SpiMaster.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/SpiMaster.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SpiMasterPorts-SpiMaster " "Found design unit 1: SpiMasterPorts-SpiMaster" {  } { { "../../../../../include/xilinx/SpiMaster.vhd" "" { Text "/home/summer/projects/include/xilinx/SpiMaster.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636724 ""} { "Info" "ISGN_ENTITY_NAME" "1 SpiMasterPorts " "Found entity 1: SpiMasterPorts" {  } { { "../../../../../include/xilinx/SpiMaster.vhd" "" { Text "/home/summer/projects/include/xilinx/SpiMaster.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/xilinx/SpiBus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/SpiBus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SpiBusPorts-SpiBus " "Found design unit 1: SpiBusPorts-SpiBus" {  } { { "../../../../../include/xilinx/SpiBus.vhd" "" { Text "/home/summer/projects/include/xilinx/SpiBus.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636725 ""} { "Info" "ISGN_ENTITY_NAME" "1 SpiBusPorts " "Found entity 1: SpiBusPorts" {  } { { "../../../../../include/xilinx/SpiBus.vhd" "" { Text "/home/summer/projects/include/xilinx/SpiBus.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/xilinx/RtcCounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/RtcCounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RtcCounterPorts-RtcCounter " "Found design unit 1: RtcCounterPorts-RtcCounter" {  } { { "../../../../../include/xilinx/RtcCounter.vhd" "" { Text "/home/summer/projects/include/xilinx/RtcCounter.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636726 ""} { "Info" "ISGN_ENTITY_NAME" "1 RtcCounterPorts " "Found entity 1: RtcCounterPorts" {  } { { "../../../../../include/xilinx/RtcCounter.vhd" "" { Text "/home/summer/projects/include/xilinx/RtcCounter.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/xilinx/RamBus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/RamBus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RamBusPorts-RamBus " "Found design unit 1: RamBusPorts-RamBus" {  } { { "../../../../../include/xilinx/RamBus.vhd" "" { Text "/home/summer/projects/include/xilinx/RamBus.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636726 ""} { "Info" "ISGN_ENTITY_NAME" "1 RamBusPorts " "Found entity 1: RamBusPorts" {  } { { "../../../../../include/xilinx/RamBus.vhd" "" { Text "/home/summer/projects/include/xilinx/RamBus.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/xilinx/PPSCount.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/PPSCount.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PPSCountPorts-PPSCount " "Found design unit 1: PPSCountPorts-PPSCount" {  } { { "../../../../../include/xilinx/PPSCount.vhd" "" { Text "/home/summer/projects/include/xilinx/PPSCount.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636727 ""} { "Info" "ISGN_ENTITY_NAME" "1 PPSCountPorts " "Found entity 1: PPSCountPorts" {  } { { "../../../../../include/xilinx/PPSCount.vhd" "" { Text "/home/summer/projects/include/xilinx/PPSCount.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/xilinx/PhaseComparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/PhaseComparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PhaseComparatorPorts-PhaseComparatorr " "Found design unit 1: PhaseComparatorPorts-PhaseComparatorr" {  } { { "../../../../../include/xilinx/PhaseComparator.vhd" "" { Text "/home/summer/projects/include/xilinx/PhaseComparator.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636728 ""} { "Info" "ISGN_ENTITY_NAME" "1 PhaseComparatorPorts " "Found entity 1: PhaseComparatorPorts" {  } { { "../../../../../include/xilinx/PhaseComparator.vhd" "" { Text "/home/summer/projects/include/xilinx/PhaseComparator.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/xilinx/OneShot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/OneShot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OneShotPorts-OneShot " "Found design unit 1: OneShotPorts-OneShot" {  } { { "../../../../../include/xilinx/OneShot.vhd" "" { Text "/home/summer/projects/include/xilinx/OneShot.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636728 ""} { "Info" "ISGN_ENTITY_NAME" "1 OneShotPorts " "Found entity 1: OneShotPorts" {  } { { "../../../../../include/xilinx/OneShot.vhd" "" { Text "/home/summer/projects/include/xilinx/OneShot.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/xilinx/IBufP3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/IBufP3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IBufP3Ports-IBufP3 " "Found design unit 1: IBufP3Ports-IBufP3" {  } { { "../../../../../include/xilinx/IBufP3.vhd" "" { Text "/home/summer/projects/include/xilinx/IBufP3.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636729 ""} { "Info" "ISGN_ENTITY_NAME" "1 IBufP3Ports " "Found entity 1: IBufP3Ports" {  } { { "../../../../../include/xilinx/IBufP3.vhd" "" { Text "/home/summer/projects/include/xilinx/IBufP3.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/xilinx/IBufP2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/IBufP2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IBufP2Ports-IBufP2 " "Found design unit 1: IBufP2Ports-IBufP2" {  } { { "../../../../../include/xilinx/IBufP2.vhd" "" { Text "/home/summer/projects/include/xilinx/IBufP2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636730 ""} { "Info" "ISGN_ENTITY_NAME" "1 IBufP2Ports " "Found entity 1: IBufP2Ports" {  } { { "../../../../../include/xilinx/IBufP2.vhd" "" { Text "/home/summer/projects/include/xilinx/IBufP2.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/xilinx/gated_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/gated_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gated_fifo-rtl " "Found design unit 1: gated_fifo-rtl" {  } { { "../../../../../include/xilinx/gated_fifo.vhd" "" { Text "/home/summer/projects/include/xilinx/gated_fifo.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636730 ""} { "Info" "ISGN_ENTITY_NAME" "1 gated_fifo " "Found entity 1: gated_fifo" {  } { { "../../../../../include/xilinx/gated_fifo.vhd" "" { Text "/home/summer/projects/include/xilinx/gated_fifo.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/xilinx/fifo_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/fifo_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-rtl " "Found design unit 1: fifo-rtl" {  } { { "../../../../../include/xilinx/fifo_gen.vhd" "" { Text "/home/summer/projects/include/xilinx/fifo_gen.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636731 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../../../../../include/xilinx/fifo_gen.vhd" "" { Text "/home/summer/projects/include/xilinx/fifo_gen.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/xilinx/fifo_fram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/fifo_fram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_fram-rtl " "Found design unit 1: fifo_fram-rtl" {  } { { "../../../../../include/xilinx/fifo_fram.vhd" "" { Text "/home/summer/projects/include/xilinx/fifo_fram.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636732 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_fram " "Found entity 1: fifo_fram" {  } { { "../../../../../include/xilinx/fifo_fram.vhd" "" { Text "/home/summer/projects/include/xilinx/fifo_fram.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/xilinx/ClockDivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/ClockDivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDividerPorts-ClockDivider " "Found design unit 1: ClockDividerPorts-ClockDivider" {  } { { "../../../../../include/xilinx/ClockDivider.vhd" "" { Text "/home/summer/projects/include/xilinx/ClockDivider.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636733 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDividerPorts " "Found entity 1: ClockDividerPorts" {  } { { "../../../../../include/xilinx/ClockDivider.vhd" "" { Text "/home/summer/projects/include/xilinx/ClockDivider.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/xilinx/ClockMultiplierAltera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/ClockMultiplierAltera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockMultiplierPorts-aClockMultiplier " "Found design unit 1: ClockMultiplierPorts-aClockMultiplier" {  } { { "../../../../../include/xilinx/ClockMultiplierAltera.vhd" "" { Text "/home/summer/projects/include/xilinx/ClockMultiplierAltera.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636734 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockMultiplierPorts " "Found entity 1: ClockMultiplierPorts" {  } { { "../../../../../include/xilinx/ClockMultiplierAltera.vhd" "" { Text "/home/summer/projects/include/xilinx/ClockMultiplierAltera.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/xilinx/SpiDac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/SpiDac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SpiDacPorts-SpiDac " "Found design unit 1: SpiDacPorts-SpiDac" {  } { { "../../../../../include/xilinx/SpiDac.vhd" "" { Text "/home/summer/projects/include/xilinx/SpiDac.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636734 ""} { "Info" "ISGN_ENTITY_NAME" "1 SpiDacPorts " "Found entity 1: SpiDacPorts" {  } { { "../../../../../include/xilinx/SpiDac.vhd" "" { Text "/home/summer/projects/include/xilinx/SpiDac.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/usr/local/altera/ip/altera/altchip_id/source/altchip_id.v 1 1 " "Found 1 design units, including 1 entities, in source file /usr/local/altera/ip/altera/altchip_id/source/altchip_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 altchip_id " "Found entity 1: altchip_id" {  } { { "/usr/local/altera/ip/altera/altchip_id/source/altchip_id.v" "" { Text "/usr/local/altera/ip/altera/altchip_id/source/altchip_id.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/summer/projects/include/xilinx/ZBus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/summer/projects/include/xilinx/ZBus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZBusPorts-ZBus " "Found design unit 1: ZBusPorts-ZBus" {  } { { "../../../../../include/xilinx/ZBus.vhd" "" { Text "/home/summer/projects/include/xilinx/ZBus.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636736 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZBusPorts " "Found entity 1: ZBusPorts" {  } { { "../../../../../include/xilinx/ZBus.vhd" "" { Text "/home/summer/projects/include/xilinx/ZBus.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636736 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MountainOperatorPorts " "Elaborating entity \"MountainOperatorPorts\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646087636811 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PeriodAux Main.vhd(110) " "VHDL Signal Declaration warning at Main.vhd(110): used implicit default value for signal \"PeriodAux\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 110 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646087636815 "|MountainOperatorPorts"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DutyAux Main.vhd(111) " "VHDL Signal Declaration warning at Main.vhd(111): used implicit default value for signal \"DutyAux\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 111 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646087636815 "|MountainOperatorPorts"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ZPeriod Main.vhd(115) " "VHDL Signal Declaration warning at Main.vhd(115): used implicit default value for signal \"ZPeriod\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 115 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646087636815 "|MountainOperatorPorts"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ZDuty Main.vhd(116) " "VHDL Signal Declaration warning at Main.vhd(116): used implicit default value for signal \"ZDuty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 116 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646087636815 "|MountainOperatorPorts"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ResetSyncCompleted Main.vhd(1093) " "Verilog HDL or VHDL warning at Main.vhd(1093): object \"ResetSyncCompleted\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1093 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646087636815 "|MountainOperatorPorts"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GpsOutTxdInProgress Main.vhd(1118) " "Verilog HDL or VHDL warning at Main.vhd(1118): object \"GpsOutTxdInProgress\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646087636815 "|MountainOperatorPorts"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DataWriteAck Main.vhd(1148) " "Verilog HDL or VHDL warning at Main.vhd(1148): object \"DataWriteAck\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646087636816 "|MountainOperatorPorts"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DataReadAck Main.vhd(1151) " "Verilog HDL or VHDL warning at Main.vhd(1151): object \"DataReadAck\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646087636816 "|MountainOperatorPorts"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ExtDataToWrite Main.vhd(1161) " "Verilog HDL or VHDL warning at Main.vhd(1161): object \"ExtDataToWrite\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646087636816 "|MountainOperatorPorts"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ExtDataWriteReq Main.vhd(1162) " "Verilog HDL or VHDL warning at Main.vhd(1162): object \"ExtDataWriteReq\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646087636816 "|MountainOperatorPorts"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ExtDataWriteAck Main.vhd(1163) " "VHDL Signal Declaration warning at Main.vhd(1163): used implicit default value for signal \"ExtDataWriteAck\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1163 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646087636816 "|MountainOperatorPorts"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ExtDataFromRead Main.vhd(1164) " "VHDL Signal Declaration warning at Main.vhd(1164): used implicit default value for signal \"ExtDataFromRead\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1164 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646087636816 "|MountainOperatorPorts"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ExtDataReadReq Main.vhd(1165) " "Verilog HDL or VHDL warning at Main.vhd(1165): object \"ExtDataReadReq\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646087636816 "|MountainOperatorPorts"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ExtDataReadAck Main.vhd(1166) " "VHDL Signal Declaration warning at Main.vhd(1166): used implicit default value for signal \"ExtDataReadAck\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1166 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646087636816 "|MountainOperatorPorts"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ExtByteComplete Main.vhd(1167) " "Verilog HDL or VHDL warning at Main.vhd(1167): object \"ExtByteComplete\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646087636816 "|MountainOperatorPorts"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ExtAddressLatched Main.vhd(1168) " "Verilog HDL or VHDL warning at Main.vhd(1168): object \"ExtAddressLatched\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646087636816 "|MountainOperatorPorts"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UartMux Main.vhd(1176) " "Verilog HDL or VHDL warning at Main.vhd(1176): object \"UartMux\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646087636816 "|MountainOperatorPorts"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SyncPeriodDuty Main.vhd(1196) " "Verilog HDL or VHDL warning at Main.vhd(1196): object \"SyncPeriodDuty\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646087636816 "|MountainOperatorPorts"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PeriodDutySynced Main.vhd(1198) " "VHDL Signal Declaration warning at Main.vhd(1198): used implicit default value for signal \"PeriodDutySynced\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1198 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646087636816 "|MountainOperatorPorts"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TxPeriod_i Main.vhd(1199) " "VHDL Signal Declaration warning at Main.vhd(1199): used implicit default value for signal \"TxPeriod_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1199 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646087636816 "|MountainOperatorPorts"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TxDuty_i Main.vhd(1200) " "VHDL Signal Declaration warning at Main.vhd(1200): used implicit default value for signal \"TxDuty_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1200 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646087636816 "|MountainOperatorPorts"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TxPeriod_i_i Main.vhd(1201) " "VHDL Signal Declaration warning at Main.vhd(1201): used implicit default value for signal \"TxPeriod_i_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1201 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646087636816 "|MountainOperatorPorts"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DutyOff Main.vhd(1203) " "Verilog HDL or VHDL warning at Main.vhd(1203): object \"DutyOff\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646087636816 "|MountainOperatorPorts"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ForcePnD Main.vhd(1205) " "Verilog HDL or VHDL warning at Main.vhd(1205): object \"ForcePnD\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1205 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646087636816 "|MountainOperatorPorts"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ForcedPeriod Main.vhd(1206) " "Verilog HDL or VHDL warning at Main.vhd(1206): object \"ForcedPeriod\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1206 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646087636816 "|MountainOperatorPorts"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ForcedDuty Main.vhd(1207) " "Verilog HDL or VHDL warning at Main.vhd(1207): object \"ForcedDuty\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1207 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646087636816 "|MountainOperatorPorts"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SpiTxUartReadData Main.vhd(1214) " "Verilog HDL or VHDL warning at Main.vhd(1214): object \"SpiTxUartReadData\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646087636816 "|MountainOperatorPorts"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ReadSpiTxUart Main.vhd(1216) " "VHDL Signal Declaration warning at Main.vhd(1216): used implicit default value for signal \"ReadSpiTxUart\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1216 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646087636816 "|MountainOperatorPorts"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SpiTxUartReadAck Main.vhd(1217) " "Verilog HDL or VHDL warning at Main.vhd(1217): object \"SpiTxUartReadAck\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646087636816 "|MountainOperatorPorts"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SpiRxUartWriteData Main.vhd(1224) " "VHDL Signal Declaration warning at Main.vhd(1224): used implicit default value for signal \"SpiRxUartWriteData\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1224 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646087636816 "|MountainOperatorPorts"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "WriteSpiRxUart Main.vhd(1227) " "VHDL Signal Declaration warning at Main.vhd(1227): used implicit default value for signal \"WriteSpiRxUart\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1227 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646087636817 "|MountainOperatorPorts"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ZBusAddrIsOutgoing Main.vhd(1236) " "Verilog HDL or VHDL warning at Main.vhd(1236): object \"ZBusAddrIsOutgoing\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646087636817 "|MountainOperatorPorts"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ZigOutTxdInProgress Main.vhd(1245) " "Verilog HDL or VHDL warning at Main.vhd(1245): object \"ZigOutTxdInProgress\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646087636817 "|MountainOperatorPorts"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AClkOutTxdInProgress Main.vhd(1261) " "Verilog HDL or VHDL warning at Main.vhd(1261): object \"AClkOutTxdInProgress\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1261 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646087636817 "|MountainOperatorPorts"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "XMTOutTxdInProgress Main.vhd(1277) " "Verilog HDL or VHDL warning at Main.vhd(1277): object \"XMTOutTxdInProgress\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1277 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646087636817 "|MountainOperatorPorts"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SarAdcMosiDbg_i Main.vhd(1305) " "Verilog HDL or VHDL warning at Main.vhd(1305): object \"SarAdcMosiDbg_i\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1305 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646087636817 "|MountainOperatorPorts"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nCsZBus_i Main.vhd(1318) " "Verilog HDL or VHDL warning at Main.vhd(1318): object \"nCsZBus_i\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1318 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646087636817 "|MountainOperatorPorts"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ZBusReadReady Main.vhd(1322) " "Verilog HDL or VHDL warning at Main.vhd(1322): object \"ZBusReadReady\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1322 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646087636817 "|MountainOperatorPorts"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SyncSummary Main.vhd(1324) " "Verilog HDL or VHDL warning at Main.vhd(1324): object \"SyncSummary\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1324 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646087636817 "|MountainOperatorPorts"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BuildNumberPorts BuildNumberPorts:BuildNumber " "Elaborating entity \"BuildNumberPorts\" for hierarchy \"BuildNumberPorts:BuildNumber\"" {  } { { "Main.vhd" "BuildNumber" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087636864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockMultiplierPorts ClockMultiplierPorts:MasterPll " "Elaborating entity \"ClockMultiplierPorts\" for hierarchy \"ClockMultiplierPorts:MasterPll\"" {  } { { "Main.vhd" "MasterPll" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087636866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ClockMultiplierPorts:MasterPll\|altpll:altpll_analog " "Elaborating entity \"altpll\" for hierarchy \"ClockMultiplierPorts:MasterPll\|altpll:altpll_analog\"" {  } { { "../../../../../include/xilinx/ClockMultiplierAltera.vhd" "altpll_analog" { Text "/home/summer/projects/include/xilinx/ClockMultiplierAltera.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087636902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ClockMultiplierPorts:MasterPll\|altpll:altpll_analog " "Elaborated megafunction instantiation \"ClockMultiplierPorts:MasterPll\|altpll:altpll_analog\"" {  } { { "../../../../../include/xilinx/ClockMultiplierAltera.vhd" "" { Text "/home/summer/projects/include/xilinx/ClockMultiplierAltera.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087636903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ClockMultiplierPorts:MasterPll\|altpll:altpll_analog " "Instantiated megafunction \"ClockMultiplierPorts:MasterPll\|altpll:altpll_analog\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type LOW " "Parameter \"bandwidth_type\" = \"LOW\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 59603 " "Parameter \"inclk0_input_frequency\" = \"59603\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL2 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636903 ""}  } { { "../../../../../include/xilinx/ClockMultiplierAltera.vhd" "" { Text "/home/summer/projects/include/xilinx/ClockMultiplierAltera.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646087636903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL2_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL2_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL2_altpll " "Found entity 1: PLL2_altpll" {  } { { "db/PLL2_altpll.v" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/db/PLL2_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL2_altpll ClockMultiplierPorts:MasterPll\|altpll:altpll_analog\|PLL2_altpll:auto_generated " "Elaborating entity \"PLL2_altpll\" for hierarchy \"ClockMultiplierPorts:MasterPll\|altpll:altpll_analog\|PLL2_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/usr/local/altera/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087636945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockMultiplierPorts ClockMultiplierPorts:UartPll " "Elaborating entity \"ClockMultiplierPorts\" for hierarchy \"ClockMultiplierPorts:UartPll\"" {  } { { "Main.vhd" "UartPll" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087636947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ClockMultiplierPorts:UartPll\|altpll:altpll_analog " "Elaborating entity \"altpll\" for hierarchy \"ClockMultiplierPorts:UartPll\|altpll:altpll_analog\"" {  } { { "../../../../../include/xilinx/ClockMultiplierAltera.vhd" "altpll_analog" { Text "/home/summer/projects/include/xilinx/ClockMultiplierAltera.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087636951 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ClockMultiplierPorts:UartPll\|altpll:altpll_analog " "Elaborated megafunction instantiation \"ClockMultiplierPorts:UartPll\|altpll:altpll_analog\"" {  } { { "../../../../../include/xilinx/ClockMultiplierAltera.vhd" "" { Text "/home/summer/projects/include/xilinx/ClockMultiplierAltera.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087636953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ClockMultiplierPorts:UartPll\|altpll:altpll_analog " "Instantiated megafunction \"ClockMultiplierPorts:UartPll\|altpll:altpll_analog\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type LOW " "Parameter \"bandwidth_type\" = \"LOW\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 8 " "Parameter \"clk0_divide_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 7 " "Parameter \"clk0_multiply_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 59603 " "Parameter \"inclk0_input_frequency\" = \"59603\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL2 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087636953 ""}  } { { "../../../../../include/xilinx/ClockMultiplierAltera.vhd" "" { Text "/home/summer/projects/include/xilinx/ClockMultiplierAltera.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646087636953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL2_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL2_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL2_altpll1 " "Found entity 1: PLL2_altpll1" {  } { { "db/PLL2_altpll1.v" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/db/PLL2_altpll1.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087636994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087636994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL2_altpll1 ClockMultiplierPorts:UartPll\|altpll:altpll_analog\|PLL2_altpll1:auto_generated " "Elaborating entity \"PLL2_altpll1\" for hierarchy \"ClockMultiplierPorts:UartPll\|altpll:altpll_analog\|PLL2_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/usr/local/altera/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087636994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DnaRegisterPorts DnaRegisterPorts:DnaRegister " "Elaborating entity \"DnaRegisterPorts\" for hierarchy \"DnaRegisterPorts:DnaRegister\"" {  } { { "Main.vhd" "DnaRegister" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087636996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altchip_id DnaRegisterPorts:DnaRegister\|altchip_id:DNA_i " "Elaborating entity \"altchip_id\" for hierarchy \"DnaRegisterPorts:DnaRegister\|altchip_id:DNA_i\"" {  } { { "../../../../../include/xilinx/DnaRegisterAltera.vhd" "DNA_i" { Text "/home/summer/projects/include/xilinx/DnaRegisterAltera.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087636997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter DnaRegisterPorts:DnaRegister\|altchip_id:DNA_i\|a_graycounter:gen_cntr " "Elaborating entity \"a_graycounter\" for hierarchy \"DnaRegisterPorts:DnaRegister\|altchip_id:DNA_i\|a_graycounter:gen_cntr\"" {  } { { "/usr/local/altera/ip/altera/altchip_id/source/altchip_id.v" "gen_cntr" { Text "/usr/local/altera/ip/altera/altchip_id/source/altchip_id.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DnaRegisterPorts:DnaRegister\|altchip_id:DNA_i\|a_graycounter:gen_cntr " "Elaborated megafunction instantiation \"DnaRegisterPorts:DnaRegister\|altchip_id:DNA_i\|a_graycounter:gen_cntr\"" {  } { { "/usr/local/altera/ip/altera/altchip_id/source/altchip_id.v" "" { Text "/usr/local/altera/ip/altera/altchip_id/source/altchip_id.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DnaRegisterPorts:DnaRegister\|altchip_id:DNA_i\|a_graycounter:gen_cntr " "Instantiated megafunction \"DnaRegisterPorts:DnaRegister\|altchip_id:DNA_i\|a_graycounter:gen_cntr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 7 " "Parameter \"width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087637004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type a_graycounter " "Parameter \"lpm_type\" = \"a_graycounter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087637004 ""}  } { { "/usr/local/altera/ip/altera/altchip_id/source/altchip_id.v" "" { Text "/usr/local/altera/ip/altera/altchip_id/source/altchip_id.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646087637004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_3ag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_3ag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_3ag " "Found entity 1: a_graycounter_3ag" {  } { { "db/a_graycounter_3ag.tdf" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/db/a_graycounter_3ag.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087637040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087637040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_3ag DnaRegisterPorts:DnaRegister\|altchip_id:DNA_i\|a_graycounter:gen_cntr\|a_graycounter_3ag:auto_generated " "Elaborating entity \"a_graycounter_3ag\" for hierarchy \"DnaRegisterPorts:DnaRegister\|altchip_id:DNA_i\|a_graycounter:gen_cntr\|a_graycounter_3ag:auto_generated\"" {  } { { "a_graycounter.tdf" "auto_generated" { Text "/usr/local/altera/quartus/libraries/megafunctions/a_graycounter.tdf" 51 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg DnaRegisterPorts:DnaRegister\|altchip_id:DNA_i\|lpm_shiftreg:shift_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"DnaRegisterPorts:DnaRegister\|altchip_id:DNA_i\|lpm_shiftreg:shift_reg\"" {  } { { "/usr/local/altera/ip/altera/altchip_id/source/altchip_id.v" "shift_reg" { Text "/usr/local/altera/ip/altera/altchip_id/source/altchip_id.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DnaRegisterPorts:DnaRegister\|altchip_id:DNA_i\|lpm_shiftreg:shift_reg " "Elaborated megafunction instantiation \"DnaRegisterPorts:DnaRegister\|altchip_id:DNA_i\|lpm_shiftreg:shift_reg\"" {  } { { "/usr/local/altera/ip/altera/altchip_id/source/altchip_id.v" "" { Text "/usr/local/altera/ip/altera/altchip_id/source/altchip_id.v" 192 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DnaRegisterPorts:DnaRegister\|altchip_id:DNA_i\|lpm_shiftreg:shift_reg " "Instantiated megafunction \"DnaRegisterPorts:DnaRegister\|altchip_id:DNA_i\|lpm_shiftreg:shift_reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087637047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087637047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087637047 ""}  } { { "/usr/local/altera/ip/altera/altchip_id/source/altchip_id.v" "" { Text "/usr/local/altera/ip/altera/altchip_id/source/altchip_id.v" 192 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646087637047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneShotPorts OneShotPorts:BootupReset " "Elaborating entity \"OneShotPorts\" for hierarchy \"OneShotPorts:BootupReset\"" {  } { { "Main.vhd" "BootupReset" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IBufP2Ports IBufP2Ports:IBufPPS " "Elaborating entity \"IBufP2Ports\" for hierarchy \"IBufP2Ports:IBufPPS\"" {  } { { "Main.vhd" "IBufPPS" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PPSCountPorts PPSCountPorts:PPSAccumulator " "Elaborating entity \"PPSCountPorts\" for hierarchy \"PPSCountPorts:PPSAccumulator\"" {  } { { "Main.vhd" "PPSAccumulator" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637050 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PPSAccumCycles PPSCount.vhd(35) " "Verilog HDL or VHDL warning at PPSCount.vhd(35): object \"PPSAccumCycles\" assigned a value but never read" {  } { { "../../../../../include/xilinx/PPSCount.vhd" "" { Text "/home/summer/projects/include/xilinx/PPSCount.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646087637051 "|MountainOperatorPorts|PPSCountPorts:PPSAccumulator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PhaseComparatorPorts PhaseComparatorPorts:PPSRtcPhaseComparator " "Elaborating entity \"PhaseComparatorPorts\" for hierarchy \"PhaseComparatorPorts:PPSRtcPhaseComparator\"" {  } { { "Main.vhd" "PPSRtcPhaseComparator" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IBufP3Ports PhaseComparatorPorts:PPSRtcPhaseComparator\|IBufP3Ports:IBUF_A " "Elaborating entity \"IBufP3Ports\" for hierarchy \"PhaseComparatorPorts:PPSRtcPhaseComparator\|IBufP3Ports:IBUF_A\"" {  } { { "../../../../../include/xilinx/PhaseComparator.vhd" "IBUF_A" { Text "/home/summer/projects/include/xilinx/PhaseComparator.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RtcCounterPorts RtcCounterPorts:RtcCounter " "Elaborating entity \"RtcCounterPorts\" for hierarchy \"RtcCounterPorts:RtcCounter\"" {  } { { "Main.vhd" "RtcCounter" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IOBufP2Ports IOBufP2Ports:\\GenRamDataBus:0:IOBUF_RamData_i " "Elaborating entity \"IOBufP2Ports\" for hierarchy \"IOBufP2Ports:\\GenRamDataBus:0:IOBUF_RamData_i\"" {  } { { "Main.vhd" "\\GenRamDataBus:0:IOBUF_RamData_i" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMapperPorts DataMapperPorts:DataMapper " "Elaborating entity \"DataMapperPorts\" for hierarchy \"DataMapperPorts:DataMapper\"" {  } { { "Main.vhd" "DataMapper" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpiRegistersPorts SpiRegistersPorts:SpiRegistersExt " "Elaborating entity \"SpiRegistersPorts\" for hierarchy \"SpiRegistersPorts:SpiRegistersExt\"" {  } { { "Main.vhd" "SpiRegistersExt" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpiBusPorts SpiRegistersPorts:SpiRegistersExt\|SpiBusPorts:SpiBus " "Elaborating entity \"SpiBusPorts\" for hierarchy \"SpiRegistersPorts:SpiRegistersExt\|SpiBusPorts:SpiBus\"" {  } { { "../../../../../include/xilinx/SpiRegisters.vhd" "SpiBus" { Text "/home/summer/projects/include/xilinx/SpiRegisters.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltc2378fifoPorts ltc2378fifoPorts:ltc2378 " "Elaborating entity \"ltc2378fifoPorts\" for hierarchy \"ltc2378fifoPorts:ltc2378\"" {  } { { "Main.vhd" "ltc2378" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VariableClockDividerPorts ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv " "Elaborating entity \"VariableClockDividerPorts\" for hierarchy \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\"" {  } { { "../../../../../include/xilinx/ltc2378fifo.vhd" "clk_div_adcconv" { Text "/home/summer/projects/include/xilinx/ltc2378fifo.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpiMasterPorts ltc2378fifoPorts:ltc2378\|SpiMasterPorts:Spi " "Elaborating entity \"SpiMasterPorts\" for hierarchy \"ltc2378fifoPorts:ltc2378\|SpiMasterPorts:Spi\"" {  } { { "../../../../../include/xilinx/ltc2378fifo.vhd" "Spi" { Text "/home/summer/projects/include/xilinx/ltc2378fifo.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637084 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "SpiMaster.vhd(45) " "VHDL Subtype or Type Declaration warning at SpiMaster.vhd(45): subtype or type has null range" {  } { { "../../../../../include/xilinx/SpiMaster.vhd" "" { Text "/home/summer/projects/include/xilinx/SpiMaster.vhd" 45 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1646087637085 "|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|SpiMasterPorts:Spi"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "SpiMaster.vhd(76) " "VHDL warning at SpiMaster.vhd(76): ignored assignment of value to null range" {  } { { "../../../../../include/xilinx/SpiMaster.vhd" "" { Text "/home/summer/projects/include/xilinx/SpiMaster.vhd" 76 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1646087637085 "|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|SpiMasterPorts:Spi"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "SpiMaster.vhd(93) " "VHDL warning at SpiMaster.vhd(93): ignored assignment of value to null range" {  } { { "../../../../../include/xilinx/SpiMaster.vhd" "" { Text "/home/summer/projects/include/xilinx/SpiMaster.vhd" 93 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1646087637085 "|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|SpiMasterPorts:Spi"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "SpiMaster.vhd(100) " "VHDL warning at SpiMaster.vhd(100): ignored assignment of value to null range" {  } { { "../../../../../include/xilinx/SpiMaster.vhd" "" { Text "/home/summer/projects/include/xilinx/SpiMaster.vhd" 100 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1646087637085 "|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|SpiMasterPorts:Spi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneShotPorts ltc2378fifoPorts:ltc2378\|OneShotPorts:SpiEnableDelayOneShot " "Elaborating entity \"OneShotPorts\" for hierarchy \"ltc2378fifoPorts:ltc2378\|OneShotPorts:SpiEnableDelayOneShot\"" {  } { { "../../../../../include/xilinx/ltc2378fifo.vhd" "SpiEnableDelayOneShot" { Text "/home/summer/projects/include/xilinx/ltc2378fifo.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gated_fifo ltc2378fifoPorts:ltc2378\|gated_fifo:\\GenAdcFifos:0:AdcSampleFifo_i " "Elaborating entity \"gated_fifo\" for hierarchy \"ltc2378fifoPorts:ltc2378\|gated_fifo:\\GenAdcFifos:0:AdcSampleFifo_i\"" {  } { { "../../../../../include/xilinx/ltc2378fifo.vhd" "\\GenAdcFifos:0:AdcSampleFifo_i" { Text "/home/summer/projects/include/xilinx/ltc2378fifo.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo ltc2378fifoPorts:ltc2378\|gated_fifo:\\GenAdcFifos:0:AdcSampleFifo_i\|fifo:fifo_i " "Elaborating entity \"fifo\" for hierarchy \"ltc2378fifoPorts:ltc2378\|gated_fifo:\\GenAdcFifos:0:AdcSampleFifo_i\|fifo:fifo_i\"" {  } { { "../../../../../include/xilinx/gated_fifo.vhd" "fifo_i" { Text "/home/summer/projects/include/xilinx/gated_fifo.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpiDacPorts SpiDacPorts:ClkDac_i " "Elaborating entity \"SpiDacPorts\" for hierarchy \"SpiDacPorts:ClkDac_i\"" {  } { { "Main.vhd" "ClkDac_i" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpiMasterPorts SpiDacPorts:ClkDac_i\|SpiMasterPorts:Spi " "Elaborating entity \"SpiMasterPorts\" for hierarchy \"SpiDacPorts:ClkDac_i\|SpiMasterPorts:Spi\"" {  } { { "../../../../../include/xilinx/SpiDac.vhd" "Spi" { Text "/home/summer/projects/include/xilinx/SpiDac.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartRxFifoParity UartRxFifoParity:GpsUart " "Elaborating entity \"UartRxFifoParity\" for hierarchy \"UartRxFifoParity:GpsUart\"" {  } { { "Main.vhd" "GpsUart" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDividerPorts UartRxFifoParity:GpsUart\|ClockDividerPorts:UartClkDiv " "Elaborating entity \"ClockDividerPorts\" for hierarchy \"UartRxFifoParity:GpsUart\|ClockDividerPorts:UartClkDiv\"" {  } { { "../../../../../include/xilinx/UartRxFifoParity.vhd" "UartClkDiv" { Text "/home/summer/projects/include/xilinx/UartRxFifoParity.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartRxParity UartRxFifoParity:GpsUart\|UartRxParity:Uart " "Elaborating entity \"UartRxParity\" for hierarchy \"UartRxFifoParity:GpsUart\|UartRxParity:Uart\"" {  } { { "../../../../../include/xilinx/UartRxFifoParity.vhd" "Uart" { Text "/home/summer/projects/include/xilinx/UartRxFifoParity.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gated_fifo UartRxFifoParity:GpsUart\|gated_fifo:UartFifo " "Elaborating entity \"gated_fifo\" for hierarchy \"UartRxFifoParity:GpsUart\|gated_fifo:UartFifo\"" {  } { { "../../../../../include/xilinx/UartRxFifoParity.vhd" "UartFifo" { Text "/home/summer/projects/include/xilinx/UartRxFifoParity.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo UartRxFifoParity:GpsUart\|gated_fifo:UartFifo\|fifo:fifo_i " "Elaborating entity \"fifo\" for hierarchy \"UartRxFifoParity:GpsUart\|gated_fifo:UartFifo\|fifo:fifo_i\"" {  } { { "../../../../../include/xilinx/gated_fifo.vhd" "fifo_i" { Text "/home/summer/projects/include/xilinx/gated_fifo.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartTxFifoParity UartTxFifoParity:GpsOutUart " "Elaborating entity \"UartTxFifoParity\" for hierarchy \"UartTxFifoParity:GpsOutUart\"" {  } { { "Main.vhd" "GpsOutUart" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 1982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDividerPorts UartTxFifoParity:GpsOutUart\|ClockDividerPorts:BitClockDiv " "Elaborating entity \"ClockDividerPorts\" for hierarchy \"UartTxFifoParity:GpsOutUart\|ClockDividerPorts:BitClockDiv\"" {  } { { "../../../../../include/xilinx/UartTxFifoParity.vhd" "BitClockDiv" { Text "/home/summer/projects/include/xilinx/UartTxFifoParity.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartTxParity UartTxFifoParity:GpsOutUart\|UartTxParity:UartTxUart " "Elaborating entity \"UartTxParity\" for hierarchy \"UartTxFifoParity:GpsOutUart\|UartTxParity:UartTxUart\"" {  } { { "../../../../../include/xilinx/UartTxFifoParity.vhd" "UartTxUart" { Text "/home/summer/projects/include/xilinx/UartTxFifoParity.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartRxFifo UartRxFifo:UsbUart " "Elaborating entity \"UartRxFifo\" for hierarchy \"UartRxFifo:UsbUart\"" {  } { { "Main.vhd" "UsbUart" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 2019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartRx UartRxFifo:UsbUart\|UartRx:Uart " "Elaborating entity \"UartRx\" for hierarchy \"UartRxFifo:UsbUart\|UartRx:Uart\"" {  } { { "../../../../../include/xilinx/UartRxFifo.vhd" "Uart" { Text "/home/summer/projects/include/xilinx/UartRxFifo.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDividerPorts UartRxFifo:UsbUart\|UartRx:Uart\|ClockDividerPorts:UartClkDiv " "Elaborating entity \"ClockDividerPorts\" for hierarchy \"UartRxFifo:UsbUart\|UartRx:Uart\|ClockDividerPorts:UartClkDiv\"" {  } { { "../../../../../include/xilinx/UartRx.vhd" "UartClkDiv" { Text "/home/summer/projects/include/xilinx/UartRx.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartRxRaw UartRxFifo:UsbUart\|UartRx:Uart\|UartRxRaw:Uart " "Elaborating entity \"UartRxRaw\" for hierarchy \"UartRxFifo:UsbUart\|UartRx:Uart\|UartRxRaw:Uart\"" {  } { { "../../../../../include/xilinx/UartRx.vhd" "Uart" { Text "/home/summer/projects/include/xilinx/UartRx.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartRxFifo UartRxFifo:ZigUart " "Elaborating entity \"UartRxFifo\" for hierarchy \"UartRxFifo:ZigUart\"" {  } { { "Main.vhd" "ZigUart" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 2063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartRx UartRxFifo:ZigUart\|UartRx:Uart " "Elaborating entity \"UartRx\" for hierarchy \"UartRxFifo:ZigUart\|UartRx:Uart\"" {  } { { "../../../../../include/xilinx/UartRxFifo.vhd" "Uart" { Text "/home/summer/projects/include/xilinx/UartRxFifo.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDividerPorts UartRxFifo:ZigUart\|UartRx:Uart\|ClockDividerPorts:UartClkDiv " "Elaborating entity \"ClockDividerPorts\" for hierarchy \"UartRxFifo:ZigUart\|UartRx:Uart\|ClockDividerPorts:UartClkDiv\"" {  } { { "../../../../../include/xilinx/UartRx.vhd" "UartClkDiv" { Text "/home/summer/projects/include/xilinx/UartRx.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartTxFifo UartTxFifo:ZigOutUart " "Elaborating entity \"UartTxFifo\" for hierarchy \"UartTxFifo:ZigOutUart\"" {  } { { "Main.vhd" "ZigOutUart" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDividerPorts UartTxFifo:ZigOutUart\|ClockDividerPorts:BitClockDiv " "Elaborating entity \"ClockDividerPorts\" for hierarchy \"UartTxFifo:ZigOutUart\|ClockDividerPorts:BitClockDiv\"" {  } { { "../../../../../include/xilinx/UartTxFifo.vhd" "BitClockDiv" { Text "/home/summer/projects/include/xilinx/UartTxFifo.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartTx UartTxFifo:ZigOutUart\|UartTx:UartTxUart " "Elaborating entity \"UartTx\" for hierarchy \"UartTxFifo:ZigOutUart\|UartTx:UartTxUart\"" {  } { { "../../../../../include/xilinx/UartTxFifo.vhd" "UartTxUart" { Text "/home/summer/projects/include/xilinx/UartTxFifo.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartRxFifo UartRxFifo:AClkUart " "Elaborating entity \"UartRxFifo\" for hierarchy \"UartRxFifo:AClkUart\"" {  } { { "Main.vhd" "AClkUart" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 2124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartRx UartRxFifo:AClkUart\|UartRx:Uart " "Elaborating entity \"UartRx\" for hierarchy \"UartRxFifo:AClkUart\|UartRx:Uart\"" {  } { { "../../../../../include/xilinx/UartRxFifo.vhd" "Uart" { Text "/home/summer/projects/include/xilinx/UartRxFifo.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDividerPorts UartRxFifo:AClkUart\|UartRx:Uart\|ClockDividerPorts:UartClkDiv " "Elaborating entity \"ClockDividerPorts\" for hierarchy \"UartRxFifo:AClkUart\|UartRx:Uart\|ClockDividerPorts:UartClkDiv\"" {  } { { "../../../../../include/xilinx/UartRx.vhd" "UartClkDiv" { Text "/home/summer/projects/include/xilinx/UartRx.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartTxFifo UartTxFifo:AClkOutUart " "Elaborating entity \"UartTxFifo\" for hierarchy \"UartTxFifo:AClkOutUart\"" {  } { { "Main.vhd" "AClkOutUart" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 2146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDividerPorts UartTxFifo:AClkOutUart\|ClockDividerPorts:BitClockDiv " "Elaborating entity \"ClockDividerPorts\" for hierarchy \"UartTxFifo:AClkOutUart\|ClockDividerPorts:BitClockDiv\"" {  } { { "../../../../../include/xilinx/UartTxFifo.vhd" "BitClockDiv" { Text "/home/summer/projects/include/xilinx/UartTxFifo.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartRxFifo UartRxFifo:XMTUart " "Elaborating entity \"UartRxFifo\" for hierarchy \"UartRxFifo:XMTUart\"" {  } { { "Main.vhd" "XMTUart" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 2176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartRx UartRxFifo:XMTUart\|UartRx:Uart " "Elaborating entity \"UartRx\" for hierarchy \"UartRxFifo:XMTUart\|UartRx:Uart\"" {  } { { "../../../../../include/xilinx/UartRxFifo.vhd" "Uart" { Text "/home/summer/projects/include/xilinx/UartRxFifo.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDividerPorts UartRxFifo:XMTUart\|UartRx:Uart\|ClockDividerPorts:UartClkDiv " "Elaborating entity \"ClockDividerPorts\" for hierarchy \"UartRxFifo:XMTUart\|UartRx:Uart\|ClockDividerPorts:UartClkDiv\"" {  } { { "../../../../../include/xilinx/UartRx.vhd" "UartClkDiv" { Text "/home/summer/projects/include/xilinx/UartRx.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartTxFifo UartTxFifo:XMTOutUart " "Elaborating entity \"UartTxFifo\" for hierarchy \"UartTxFifo:XMTOutUart\"" {  } { { "Main.vhd" "XMTOutUart" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 2197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDividerPorts UartTxFifo:XMTOutUart\|ClockDividerPorts:BitClockDiv " "Elaborating entity \"ClockDividerPorts\" for hierarchy \"UartTxFifo:XMTOutUart\|ClockDividerPorts:BitClockDiv\"" {  } { { "../../../../../include/xilinx/UartTxFifo.vhd" "BitClockDiv" { Text "/home/summer/projects/include/xilinx/UartTxFifo.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZBusAddrTxPorts ZBusAddrTxPorts:ZBusAddrOutUart " "Elaborating entity \"ZBusAddrTxPorts\" for hierarchy \"ZBusAddrTxPorts:ZBusAddrOutUart\"" {  } { { "Main.vhd" "ZBusAddrOutUart" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 2271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDividerPorts ZBusAddrTxPorts:ZBusAddrOutUart\|ClockDividerPorts:ZBusAddrTxdClockDiv " "Elaborating entity \"ClockDividerPorts\" for hierarchy \"ZBusAddrTxPorts:ZBusAddrOutUart\|ClockDividerPorts:ZBusAddrTxdClockDiv\"" {  } { { "../../../../../include/xilinx/ZBusAddrTx.vhd" "ZBusAddrTxdClockDiv" { Text "/home/summer/projects/include/xilinx/ZBusAddrTx.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartRx UartRx:ZBusAddrInUart " "Elaborating entity \"UartRx\" for hierarchy \"UartRx:ZBusAddrInUart\"" {  } { { "Main.vhd" "ZBusAddrInUart" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 2286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDividerPorts UartRx:ZBusAddrInUart\|ClockDividerPorts:UartClkDiv " "Elaborating entity \"ClockDividerPorts\" for hierarchy \"UartRx:ZBusAddrInUart\|ClockDividerPorts:UartClkDiv\"" {  } { { "../../../../../include/xilinx/UartRx.vhd" "UartClkDiv" { Text "/home/summer/projects/include/xilinx/UartRx.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZBusPorts ZBusPorts:ZBus_i " "Elaborating entity \"ZBusPorts\" for hierarchy \"ZBusPorts:ZBus_i\"" {  } { { "Main.vhd" "ZBus_i" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 2307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpiMasterPorts ZBusPorts:ZBus_i\|SpiMasterPorts:Spi " "Elaborating entity \"SpiMasterPorts\" for hierarchy \"ZBusPorts:ZBus_i\|SpiMasterPorts:Spi\"" {  } { { "../../../../../include/xilinx/ZBus.vhd" "Spi" { Text "/home/summer/projects/include/xilinx/ZBus.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087637151 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "8 " "Ignored 8 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "8 " "Ignored 8 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1646087637706 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1646087637706 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "17 " "Inferred 17 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "UartTxFifo:ZigOutUart\|gated_fifo:UartTxFifo\|fifo:fifo_i\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"UartTxFifo:ZigOutUart\|gated_fifo:UartTxFifo\|fifo:fifo_i\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "UartTxFifoParity:GpsOutUart\|gated_fifo:UartTxFifo\|fifo:fifo_i\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"UartTxFifoParity:GpsOutUart\|gated_fifo:UartTxFifo\|fifo:fifo_i\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "UartTxFifo:AClkOutUart\|gated_fifo:UartTxFifo\|fifo:fifo_i\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"UartTxFifo:AClkOutUart\|gated_fifo:UartTxFifo\|fifo:fifo_i\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "UartTxFifo:XMTOutUart\|gated_fifo:UartTxFifo\|fifo:fifo_i\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"UartTxFifo:XMTOutUart\|gated_fifo:UartTxFifo\|fifo:fifo_i\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ltc2378fifoPorts:ltc2378\|gated_fifo:\\GenAdcFifos:2:AdcSampleFifo_i\|fifo:fifo_i\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ltc2378fifoPorts:ltc2378\|gated_fifo:\\GenAdcFifos:2:AdcSampleFifo_i\|fifo:fifo_i\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ltc2378fifoPorts:ltc2378\|gated_fifo:\\GenAdcFifos:1:AdcSampleFifo_i\|fifo:fifo_i\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ltc2378fifoPorts:ltc2378\|gated_fifo:\\GenAdcFifos:1:AdcSampleFifo_i\|fifo:fifo_i\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "UartRxFifo:XMTUart\|gated_fifo:UartFifo\|fifo:fifo_i\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"UartRxFifo:XMTUart\|gated_fifo:UartFifo\|fifo:fifo_i\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "UartRxFifo:AClkUart\|gated_fifo:UartFifo\|fifo:fifo_i\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"UartRxFifo:AClkUart\|gated_fifo:UartFifo\|fifo:fifo_i\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "UartRxFifo:ZigUart\|gated_fifo:UartFifo\|fifo:fifo_i\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"UartRxFifo:ZigUart\|gated_fifo:UartFifo\|fifo:fifo_i\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "UartRxFifo:UsbUart\|gated_fifo:UartFifo\|fifo:fifo_i\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"UartRxFifo:UsbUart\|gated_fifo:UartFifo\|fifo:fifo_i\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "UartRxFifoParity:GpsUart\|gated_fifo:UartFifo\|fifo:fifo_i\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"UartRxFifoParity:GpsUart\|gated_fifo:UartFifo\|fifo:fifo_i\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ltc2378fifoPorts:ltc2378\|gated_fifo:\\GenAdcFifos:6:AdcSampleFifo_i\|fifo:fifo_i\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ltc2378fifoPorts:ltc2378\|gated_fifo:\\GenAdcFifos:6:AdcSampleFifo_i\|fifo:fifo_i\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ltc2378fifoPorts:ltc2378\|gated_fifo:\\GenAdcFifos:4:AdcSampleFifo_i\|fifo:fifo_i\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ltc2378fifoPorts:ltc2378\|gated_fifo:\\GenAdcFifos:4:AdcSampleFifo_i\|fifo:fifo_i\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ltc2378fifoPorts:ltc2378\|gated_fifo:\\GenAdcFifos:0:AdcSampleFifo_i\|fifo:fifo_i\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ltc2378fifoPorts:ltc2378\|gated_fifo:\\GenAdcFifos:0:AdcSampleFifo_i\|fifo:fifo_i\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ltc2378fifoPorts:ltc2378\|gated_fifo:\\GenAdcFifos:7:AdcSampleFifo_i\|fifo:fifo_i\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ltc2378fifoPorts:ltc2378\|gated_fifo:\\GenAdcFifos:7:AdcSampleFifo_i\|fifo:fifo_i\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ltc2378fifoPorts:ltc2378\|gated_fifo:\\GenAdcFifos:5:AdcSampleFifo_i\|fifo:fifo_i\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ltc2378fifoPorts:ltc2378\|gated_fifo:\\GenAdcFifos:5:AdcSampleFifo_i\|fifo:fifo_i\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ltc2378fifoPorts:ltc2378\|gated_fifo:\\GenAdcFifos:3:AdcSampleFifo_i\|fifo:fifo_i\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ltc2378fifoPorts:ltc2378\|gated_fifo:\\GenAdcFifos:3:AdcSampleFifo_i\|fifo:fifo_i\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646087640008 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646087640008 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1646087640008 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UartTxFifo:ZigOutUart\|gated_fifo:UartTxFifo\|fifo:fifo_i\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"UartTxFifo:ZigOutUart\|gated_fifo:UartTxFifo\|fifo:fifo_i\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087640075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UartTxFifo:ZigOutUart\|gated_fifo:UartTxFifo\|fifo:fifo_i\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"UartTxFifo:ZigOutUart\|gated_fifo:UartTxFifo\|fifo:fifo_i\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087640075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087640075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087640075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087640075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087640075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087640075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087640075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087640075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087640075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087640075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087640075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087640075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087640075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087640075 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646087640075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m4d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m4d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m4d1 " "Found entity 1: altsyncram_m4d1" {  } { { "db/altsyncram_m4d1.tdf" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/db/altsyncram_m4d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087640112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087640112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ltc2378fifoPorts:ltc2378\|gated_fifo:\\GenAdcFifos:2:AdcSampleFifo_i\|fifo:fifo_i\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"ltc2378fifoPorts:ltc2378\|gated_fifo:\\GenAdcFifos:2:AdcSampleFifo_i\|fifo:fifo_i\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087640153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ltc2378fifoPorts:ltc2378\|gated_fifo:\\GenAdcFifos:2:AdcSampleFifo_i\|fifo:fifo_i\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"ltc2378fifoPorts:ltc2378\|gated_fifo:\\GenAdcFifos:2:AdcSampleFifo_i\|fifo:fifo_i\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087640153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087640153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087640153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087640153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087640153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087640153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087640153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087640153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087640153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087640153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087640153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087640153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087640153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646087640153 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646087640153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oad1 " "Found entity 1: altsyncram_oad1" {  } { { "db/altsyncram_oad1.tdf" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/db/altsyncram_oad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646087640191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087640191 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "16 " "16 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1646087640675 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SckSpiExt " "Inserted always-enabled tri-state buffer between \"SckSpiExt\" and its non-tri-state driver." {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1646087640761 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MosiSpiExt " "Inserted always-enabled tri-state buffer between \"MosiSpiExt\" and its non-tri-state driver." {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 93 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1646087640761 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "nCsSpiExt0 " "Inserted always-enabled tri-state buffer between \"nCsSpiExt0\" and its non-tri-state driver." {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 95 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1646087640761 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "nCsSpiExt1 " "Inserted always-enabled tri-state buffer between \"nCsSpiExt1\" and its non-tri-state driver." {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 96 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1646087640761 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "nCsSpiExt2 " "Inserted always-enabled tri-state buffer between \"nCsSpiExt2\" and its non-tri-state driver." {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 97 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1646087640761 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GpsRxdSpiExt " "Inserted always-enabled tri-state buffer between \"GpsRxdSpiExt\" and its non-tri-state driver." {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 98 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1646087640761 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GpsPpsSpiExt " "Inserted always-enabled tri-state buffer between \"GpsPpsSpiExt\" and its non-tri-state driver." {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 99 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1646087640761 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1646087640761 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "TP3 GND pin " "The pin \"TP3\" is fed by GND" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 129 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1646087640761 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1646087640761 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SckSpiExt " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SckSpiExt\" is moved to its source" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 92 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1646087640772 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "MosiSpiExt " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"MosiSpiExt\" is moved to its source" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 93 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1646087640772 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "nCsSpiExt0 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"nCsSpiExt0\" is moved to its source" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 95 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1646087640772 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1646087640772 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../../../../include/xilinx/UartTx.vhd" "" { Text "/home/summer/projects/include/xilinx/UartTx.vhd" 11 -1 0 } } { "../../../../../include/xilinx/UartTxParity.vhd" "" { Text "/home/summer/projects/include/xilinx/UartTxParity.vhd" 15 -1 0 } } { "../../../../../include/xilinx/SpiDac.vhd" "" { Text "/home/summer/projects/include/xilinx/SpiDac.vhd" 74 -1 0 } } { "../../../../../include/xilinx/SpiMaster.vhd" "" { Text "/home/summer/projects/include/xilinx/SpiMaster.vhd" 80 -1 0 } } { "../../../../../include/xilinx/ltc2378fifo.vhd" "" { Text "/home/summer/projects/include/xilinx/ltc2378fifo.vhd" 164 -1 0 } } { "../../../../../include/xilinx/fifo_gen.vhd" "" { Text "/home/summer/projects/include/xilinx/fifo_gen.vhd" 68 -1 0 } } { "../../../../../include/xilinx/RtcCounter.vhd" "" { Text "/home/summer/projects/include/xilinx/RtcCounter.vhd" 46 -1 0 } } { "../../../../../include/xilinx/UartTxParity.vhd" "" { Text "/home/summer/projects/include/xilinx/UartTxParity.vhd" 38 -1 0 } } { "../../../../../include/xilinx/OneShot.vhd" "" { Text "/home/summer/projects/include/xilinx/OneShot.vhd" 48 -1 0 } } { "../../../../../include/xilinx/ltc2378fifo.vhd" "" { Text "/home/summer/projects/include/xilinx/ltc2378fifo.vhd" 180 -1 0 } } { "../../../../../include/xilinx/ZBus.vhd" "" { Text "/home/summer/projects/include/xilinx/ZBus.vhd" 75 -1 0 } } { "../../../../../include/xilinx/SpiBus.vhd" "" { Text "/home/summer/projects/include/xilinx/SpiBus.vhd" 68 -1 0 } } { "../../../../../include/xilinx/SpiBus.vhd" "" { Text "/home/summer/projects/include/xilinx/SpiBus.vhd" 35 -1 0 } } { "../../../../../include/xilinx/SpiBus.vhd" "" { Text "/home/summer/projects/include/xilinx/SpiBus.vhd" 37 -1 0 } } { "../../../../../include/xilinx/PPSCount.vhd" "" { Text "/home/summer/projects/include/xilinx/PPSCount.vhd" 33 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1646087640790 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1646087640790 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SpiDacPorts:ClkDac_i\|SpiMasterPorts:Spi\|Mosi_i SpiDacPorts:ClkDac_i\|SpiMasterPorts:Spi\|Mosi_i~_emulated SpiDacPorts:ClkDac_i\|SpiMasterPorts:Spi\|Mosi_i~1 " "Register \"SpiDacPorts:ClkDac_i\|SpiMasterPorts:Spi\|Mosi_i\" is converted into an equivalent circuit using register \"SpiDacPorts:ClkDac_i\|SpiMasterPorts:Spi\|Mosi_i~_emulated\" and latch \"SpiDacPorts:ClkDac_i\|SpiMasterPorts:Spi\|Mosi_i~1\"" {  } { { "../../../../../include/xilinx/SpiMaster.vhd" "" { Text "/home/summer/projects/include/xilinx/SpiMaster.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1646087640792 "|MountainOperatorPorts|SpiDacPorts:ClkDac_i|SpiMasterPorts:Spi|Mosi_i"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[14\] ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[14\]~_emulated ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[14\]~1 " "Register \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[14\]\" is converted into an equivalent circuit using register \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[14\]~_emulated\" and latch \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[14\]~1\"" {  } { { "../../../../../include/xilinx/VariableClockDivider.vhd" "" { Text "/home/summer/projects/include/xilinx/VariableClockDivider.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1646087640792 "|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[13\] ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[13\]~_emulated ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[13\]~5 " "Register \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[13\]\" is converted into an equivalent circuit using register \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[13\]~_emulated\" and latch \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[13\]~5\"" {  } { { "../../../../../include/xilinx/VariableClockDivider.vhd" "" { Text "/home/summer/projects/include/xilinx/VariableClockDivider.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1646087640792 "|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[12\] ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[12\]~_emulated ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[12\]~9 " "Register \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[12\]\" is converted into an equivalent circuit using register \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[12\]~_emulated\" and latch \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[12\]~9\"" {  } { { "../../../../../include/xilinx/VariableClockDivider.vhd" "" { Text "/home/summer/projects/include/xilinx/VariableClockDivider.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1646087640792 "|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[11\] ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[11\]~_emulated ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[11\]~13 " "Register \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[11\]\" is converted into an equivalent circuit using register \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[11\]~_emulated\" and latch \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[11\]~13\"" {  } { { "../../../../../include/xilinx/VariableClockDivider.vhd" "" { Text "/home/summer/projects/include/xilinx/VariableClockDivider.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1646087640792 "|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[10\] ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[10\]~_emulated ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[10\]~17 " "Register \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[10\]\" is converted into an equivalent circuit using register \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[10\]~_emulated\" and latch \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[10\]~17\"" {  } { { "../../../../../include/xilinx/VariableClockDivider.vhd" "" { Text "/home/summer/projects/include/xilinx/VariableClockDivider.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1646087640792 "|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[9\] ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[9\]~_emulated ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[9\]~21 " "Register \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[9\]\" is converted into an equivalent circuit using register \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[9\]~_emulated\" and latch \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[9\]~21\"" {  } { { "../../../../../include/xilinx/VariableClockDivider.vhd" "" { Text "/home/summer/projects/include/xilinx/VariableClockDivider.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1646087640792 "|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[8\] ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[8\]~_emulated ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[8\]~25 " "Register \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[8\]\" is converted into an equivalent circuit using register \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[8\]~_emulated\" and latch \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[8\]~25\"" {  } { { "../../../../../include/xilinx/VariableClockDivider.vhd" "" { Text "/home/summer/projects/include/xilinx/VariableClockDivider.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1646087640792 "|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[7\] ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[7\]~_emulated ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[7\]~29 " "Register \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[7\]\" is converted into an equivalent circuit using register \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[7\]~_emulated\" and latch \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[7\]~29\"" {  } { { "../../../../../include/xilinx/VariableClockDivider.vhd" "" { Text "/home/summer/projects/include/xilinx/VariableClockDivider.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1646087640792 "|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[6\] ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[6\]~_emulated ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[6\]~33 " "Register \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[6\]\" is converted into an equivalent circuit using register \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[6\]~_emulated\" and latch \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[6\]~33\"" {  } { { "../../../../../include/xilinx/VariableClockDivider.vhd" "" { Text "/home/summer/projects/include/xilinx/VariableClockDivider.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1646087640792 "|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[5\] ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[5\]~_emulated ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[5\]~37 " "Register \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[5\]\" is converted into an equivalent circuit using register \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[5\]~_emulated\" and latch \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[5\]~37\"" {  } { { "../../../../../include/xilinx/VariableClockDivider.vhd" "" { Text "/home/summer/projects/include/xilinx/VariableClockDivider.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1646087640792 "|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[4\] ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[4\]~_emulated ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[4\]~41 " "Register \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[4\]\" is converted into an equivalent circuit using register \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[4\]~_emulated\" and latch \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[4\]~41\"" {  } { { "../../../../../include/xilinx/VariableClockDivider.vhd" "" { Text "/home/summer/projects/include/xilinx/VariableClockDivider.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1646087640792 "|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[3\] ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[3\]~_emulated ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[3\]~45 " "Register \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[3\]\" is converted into an equivalent circuit using register \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[3\]~_emulated\" and latch \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[3\]~45\"" {  } { { "../../../../../include/xilinx/VariableClockDivider.vhd" "" { Text "/home/summer/projects/include/xilinx/VariableClockDivider.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1646087640792 "|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[2\] ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[2\]~_emulated ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[2\]~49 " "Register \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[2\]\" is converted into an equivalent circuit using register \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[2\]~_emulated\" and latch \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[2\]~49\"" {  } { { "../../../../../include/xilinx/VariableClockDivider.vhd" "" { Text "/home/summer/projects/include/xilinx/VariableClockDivider.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1646087640792 "|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[1\] ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[1\]~_emulated ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[1\]~53 " "Register \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[1\]\" is converted into an equivalent circuit using register \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[1\]~_emulated\" and latch \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[1\]~53\"" {  } { { "../../../../../include/xilinx/VariableClockDivider.vhd" "" { Text "/home/summer/projects/include/xilinx/VariableClockDivider.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1646087640792 "|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[0\] ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[0\]~_emulated ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[0\]~57 " "Register \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[0\]\" is converted into an equivalent circuit using register \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[0\]~_emulated\" and latch \"ltc2378fifoPorts:ltc2378\|VariableClockDividerPorts:clk_div_adcconv\|ClkDiv\[0\]~57\"" {  } { { "../../../../../include/xilinx/VariableClockDivider.vhd" "" { Text "/home/summer/projects/include/xilinx/VariableClockDivider.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1646087640792 "|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv|ClkDiv[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ltc2378fifoPorts:ltc2378\|SpiMasterPorts:Spi\|DataFromMiso\[23\] ltc2378fifoPorts:ltc2378\|SpiMasterPorts:Spi\|DataFromMiso\[23\]~_emulated ltc2378fifoPorts:ltc2378\|SpiMasterPorts:Spi\|DataFromMiso\[23\]~1 " "Register \"ltc2378fifoPorts:ltc2378\|SpiMasterPorts:Spi\|DataFromMiso\[23\]\" is converted into an equivalent circuit using register \"ltc2378fifoPorts:ltc2378\|SpiMasterPorts:Spi\|DataFromMiso\[23\]~_emulated\" and latch \"ltc2378fifoPorts:ltc2378\|SpiMasterPorts:Spi\|DataFromMiso\[23\]~1\"" {  } { { "../../../../../include/xilinx/SpiMaster.vhd" "" { Text "/home/summer/projects/include/xilinx/SpiMaster.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1646087640792 "|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|SpiMasterPorts:Spi|DataFromMiso[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ZBusPorts:ZBus_i\|SpiMasterPorts:Spi\|Mosi_i ZBusPorts:ZBus_i\|SpiMasterPorts:Spi\|Mosi_i~_emulated ZBusPorts:ZBus_i\|SpiMasterPorts:Spi\|Mosi_i~1 " "Register \"ZBusPorts:ZBus_i\|SpiMasterPorts:Spi\|Mosi_i\" is converted into an equivalent circuit using register \"ZBusPorts:ZBus_i\|SpiMasterPorts:Spi\|Mosi_i~_emulated\" and latch \"ZBusPorts:ZBus_i\|SpiMasterPorts:Spi\|Mosi_i~1\"" {  } { { "../../../../../include/xilinx/SpiMaster.vhd" "" { Text "/home/summer/projects/include/xilinx/SpiMaster.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1646087640792 "|MountainOperatorPorts|ZBusPorts:ZBus_i|SpiMasterPorts:Spi|Mosi_i"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SpiRegistersPorts:SpiRegistersExt\|SpiBusPorts:SpiBus\|Miso SpiRegistersPorts:SpiRegistersExt\|SpiBusPorts:SpiBus\|Miso~_emulated SpiRegistersPorts:SpiRegistersExt\|SpiBusPorts:SpiBus\|Miso~1 " "Register \"SpiRegistersPorts:SpiRegistersExt\|SpiBusPorts:SpiBus\|Miso\" is converted into an equivalent circuit using register \"SpiRegistersPorts:SpiRegistersExt\|SpiBusPorts:SpiBus\|Miso~_emulated\" and latch \"SpiRegistersPorts:SpiRegistersExt\|SpiBusPorts:SpiBus\|Miso~1\"" {  } { { "../../../../../include/xilinx/SpiBus.vhd" "" { Text "/home/summer/projects/include/xilinx/SpiBus.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1646087640792 "|MountainOperatorPorts|SpiRegistersPorts:SpiRegistersExt|SpiBusPorts:SpiBus|Miso"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ZBusPorts:ZBus_i\|SpiMasterPorts:Spi\|DataFromMiso\[7\] ZBusPorts:ZBus_i\|SpiMasterPorts:Spi\|DataFromMiso\[7\]~_emulated ZBusPorts:ZBus_i\|SpiMasterPorts:Spi\|DataFromMiso\[7\]~1 " "Register \"ZBusPorts:ZBus_i\|SpiMasterPorts:Spi\|DataFromMiso\[7\]\" is converted into an equivalent circuit using register \"ZBusPorts:ZBus_i\|SpiMasterPorts:Spi\|DataFromMiso\[7\]~_emulated\" and latch \"ZBusPorts:ZBus_i\|SpiMasterPorts:Spi\|DataFromMiso\[7\]~1\"" {  } { { "../../../../../include/xilinx/SpiMaster.vhd" "" { Text "/home/summer/projects/include/xilinx/SpiMaster.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1646087640792 "|MountainOperatorPorts|ZBusPorts:ZBus_i|SpiMasterPorts:Spi|DataFromMiso[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SpiDacPorts:ClkDac_i\|SpiMasterPorts:Spi\|DataFromMiso\[15\] SpiDacPorts:ClkDac_i\|SpiMasterPorts:Spi\|DataFromMiso\[15\]~_emulated SpiDacPorts:ClkDac_i\|SpiMasterPorts:Spi\|DataFromMiso\[15\]~1 " "Register \"SpiDacPorts:ClkDac_i\|SpiMasterPorts:Spi\|DataFromMiso\[15\]\" is converted into an equivalent circuit using register \"SpiDacPorts:ClkDac_i\|SpiMasterPorts:Spi\|DataFromMiso\[15\]~_emulated\" and latch \"SpiDacPorts:ClkDac_i\|SpiMasterPorts:Spi\|DataFromMiso\[15\]~1\"" {  } { { "../../../../../include/xilinx/SpiMaster.vhd" "" { Text "/home/summer/projects/include/xilinx/SpiMaster.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1646087640792 "|MountainOperatorPorts|SpiDacPorts:ClkDac_i|SpiMasterPorts:Spi|DataFromMiso[15]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1646087640792 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "SckSpiExt~synth " "Node \"SckSpiExt~synth\"" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646087641899 ""} { "Warning" "WMLS_MLS_NODE_NAME" "MosiSpiExt~synth " "Node \"MosiSpiExt~synth\"" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 93 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646087641899 ""} { "Warning" "WMLS_MLS_NODE_NAME" "nCsSpiExt0~synth " "Node \"nCsSpiExt0~synth\"" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 95 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646087641899 ""} { "Warning" "WMLS_MLS_NODE_NAME" "nCsSpiExt1~synth " "Node \"nCsSpiExt1~synth\"" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 96 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646087641899 ""} { "Warning" "WMLS_MLS_NODE_NAME" "nCsSpiExt2~synth " "Node \"nCsSpiExt2~synth\"" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646087641899 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GpsRxdSpiExt~synth " "Node \"GpsRxdSpiExt~synth\"" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 98 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646087641899 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GpsPpsSpiExt~synth " "Node \"GpsPpsSpiExt~synth\"" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 99 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646087641899 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1646087641899 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ArmMiso VCC " "Pin \"ArmMiso\" is stuck at VCC" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646087641899 "|MountainOperatorPorts|ArmMiso"} { "Warning" "WMLS_MLS_STUCK_PIN" "PeriodAux GND " "Pin \"PeriodAux\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646087641899 "|MountainOperatorPorts|PeriodAux"} { "Warning" "WMLS_MLS_STUCK_PIN" "DutyAux GND " "Pin \"DutyAux\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646087641899 "|MountainOperatorPorts|DutyAux"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZPeriod GND " "Pin \"ZPeriod\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646087641899 "|MountainOperatorPorts|ZPeriod"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZDuty GND " "Pin \"ZDuty\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646087641899 "|MountainOperatorPorts|ZDuty"} { "Warning" "WMLS_MLS_STUCK_PIN" "TP5 GND " "Pin \"TP5\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646087641899 "|MountainOperatorPorts|TP5"} { "Warning" "WMLS_MLS_STUCK_PIN" "TP6 GND " "Pin \"TP6\" is stuck at GND" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646087641899 "|MountainOperatorPorts|TP6"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1646087641899 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646087642102 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ltc2378fifoPorts:ltc2378\|WriteEnable Low " "Register ltc2378fifoPorts:ltc2378\|WriteEnable will power up to Low" {  } { { "../../../../../include/xilinx/ltc2378fifo.vhd" "" { Text "/home/summer/projects/include/xilinx/ltc2378fifo.vhd" 444 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1646087642392 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SpiDacPorts:ClkDac_i\|SpiMasterPorts:Spi\|SpiBitPos\[4\] High " "Register SpiDacPorts:ClkDac_i\|SpiMasterPorts:Spi\|SpiBitPos\[4\] will power up to High" {  } { { "../../../../../include/xilinx/SpiMaster.vhd" "" { Text "/home/summer/projects/include/xilinx/SpiMaster.vhd" 80 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1646087642392 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ltc2378fifoPorts:ltc2378\|SpiMasterPorts:Spi\|SpiBitPos\[4\] High " "Register ltc2378fifoPorts:ltc2378\|SpiMasterPorts:Spi\|SpiBitPos\[4\] will power up to High" {  } { { "../../../../../include/xilinx/SpiMaster.vhd" "" { Text "/home/summer/projects/include/xilinx/SpiMaster.vhd" 80 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1646087642392 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ltc2378fifoPorts:ltc2378\|SpiMasterPorts:Spi\|SpiBitPos\[3\] High " "Register ltc2378fifoPorts:ltc2378\|SpiMasterPorts:Spi\|SpiBitPos\[3\] will power up to High" {  } { { "../../../../../include/xilinx/SpiMaster.vhd" "" { Text "/home/summer/projects/include/xilinx/SpiMaster.vhd" 80 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1646087642392 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ZBusPorts:ZBus_i\|SpiMasterPorts:Spi\|SpiBitPos\[3\] High " "Register ZBusPorts:ZBus_i\|SpiMasterPorts:Spi\|SpiBitPos\[3\] will power up to High" {  } { { "../../../../../include/xilinx/SpiMaster.vhd" "" { Text "/home/summer/projects/include/xilinx/SpiMaster.vhd" 80 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1646087642392 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PPSCountPorts:PPSAccumulator\|InvalidatePPSCount High " "Register PPSCountPorts:PPSAccumulator\|InvalidatePPSCount will power up to High" {  } { { "../../../../../include/xilinx/PPSCount.vhd" "" { Text "/home/summer/projects/include/xilinx/PPSCount.vhd" 33 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1646087642392 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SpiRegistersPorts:SpiRegistersExt\|SpiBusPorts:SpiBus\|SpiBitPos\[2\] High " "Register SpiRegistersPorts:SpiRegistersExt\|SpiBusPorts:SpiBus\|SpiBitPos\[2\] will power up to High" {  } { { "../../../../../include/xilinx/SpiBus.vhd" "" { Text "/home/summer/projects/include/xilinx/SpiBus.vhd" 68 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1646087642392 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SpiRegistersPorts:SpiRegistersExt\|SpiBusPorts:SpiBus\|SpiBitPos\[1\] High " "Register SpiRegistersPorts:SpiRegistersExt\|SpiBusPorts:SpiBus\|SpiBitPos\[1\] will power up to High" {  } { { "../../../../../include/xilinx/SpiBus.vhd" "" { Text "/home/summer/projects/include/xilinx/SpiBus.vhd" 68 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1646087642392 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SpiRegistersPorts:SpiRegistersExt\|SpiBusPorts:SpiBus\|SpiBitPos\[0\] High " "Register SpiRegistersPorts:SpiRegistersExt\|SpiBusPorts:SpiBus\|SpiBitPos\[0\] will power up to High" {  } { { "../../../../../include/xilinx/SpiBus.vhd" "" { Text "/home/summer/projects/include/xilinx/SpiBus.vhd" 68 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1646087642392 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1646087642392 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "39 " "39 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646087644213 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646087644711 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646087644711 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ArmMosi " "No output dependent on input pin \"ArmMosi\"" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646087645198 "|MountainOperatorPorts|ArmMosi"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ArmSck " "No output dependent on input pin \"ArmSck\"" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646087645198 "|MountainOperatorPorts|ArmSck"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RamBusnCs\[1\] " "No output dependent on input pin \"RamBusnCs\[1\]\"" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646087645198 "|MountainOperatorPorts|RamBusnCs[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RamBusnCs\[2\] " "No output dependent on input pin \"RamBusnCs\[2\]\"" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/MountainOperator/fpga/Main457/Main.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646087645198 "|MountainOperatorPorts|RamBusnCs[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1646087645198 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3862 " "Implemented 3862 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646087645199 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646087645199 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1646087645199 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3611 " "Implemented 3611 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646087645199 ""} { "Info" "ICUT_CUT_TM_RAMS" "136 " "Implemented 136 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1646087645199 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1646087645199 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646087645199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1232 " "Peak virtual memory: 1232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646087645232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 28 15:34:05 2022 " "Processing ended: Mon Feb 28 15:34:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646087645232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646087645232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646087645232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646087645232 ""}
