{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567611172709 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567611172717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 04 23:32:52 2019 " "Processing started: Wed Sep 04 23:32:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567611172717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611172717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ad706_test -c ad706_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off ad706_test -c ad706_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611172718 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1567611173062 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1567611173062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/fpga/fpga_interface/07_adda/01_ad7606/src/ad7606/volt_cal.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/fpga/fpga_interface/07_adda/01_ad7606/src/ad7606/volt_cal.v" { { "Info" "ISGN_ENTITY_NAME" "1 volt_cal " "Found entity 1: volt_cal" {  } { { "../src/AD7606/volt_cal.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/volt_cal.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567611180601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/fpga/fpga_interface/07_adda/01_ad7606/src/ad7606/uarttx.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/fpga/fpga_interface/07_adda/01_ad7606/src/ad7606/uarttx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uarttx " "Found entity 1: uarttx" {  } { { "../src/AD7606/uarttx.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uarttx.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567611180603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/fpga/fpga_interface/07_adda/01_ad7606/src/ad7606/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/fpga/fpga_interface/07_adda/01_ad7606/src/ad7606/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567611180606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/fpga/fpga_interface/07_adda/01_ad7606/src/ad7606/clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/fpga/fpga_interface/07_adda/01_ad7606/src/ad7606/clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "../src/AD7606/clkdiv.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/clkdiv.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567611180608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/fpga/fpga_interface/07_adda/01_ad7606/src/ad7606/bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/fpga/fpga_interface/07_adda/01_ad7606/src/ad7606/bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "../src/AD7606/bcd.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567611180610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/fpga/fpga_interface/07_adda/01_ad7606/src/ad7606/ad7606.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/fpga/fpga_interface/07_adda/01_ad7606/src/ad7606/ad7606.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad7606 " "Found entity 1: ad7606" {  } { { "../src/AD7606/ad7606.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/ad7606.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567611180612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/fpga/fpga_interface/07_adda/01_ad7606/src/ad7606/ad706_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/fpga/fpga_interface/07_adda/01_ad7606/src/ad7606/ad706_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad706_test " "Found entity 1: ad706_test" {  } { { "../src/AD7606/ad706_test.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/ad706_test.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567611180614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180614 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk uart.v(242) " "Verilog HDL Implicit Net warning at uart.v(242): created implicit net for \"clk\"" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 242 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567611180614 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "idle uart.v(250) " "Verilog HDL Implicit Net warning at uart.v(250): created implicit net for \"idle\"" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 250 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567611180614 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ad706_test " "Elaborating entity \"ad706_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1567611180662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad7606 ad7606:u1 " "Elaborating entity \"ad7606\" for hierarchy \"ad7606:u1\"" {  } { { "../src/AD7606/ad706_test.v" "u1" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/ad706_test.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567611180664 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ad7606.v(57) " "Verilog HDL assignment warning at ad7606.v(57): truncated value with size 32 to match size of target (16)" {  } { { "../src/AD7606/ad7606.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/ad7606.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180666 "|ad706_test|ad7606:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "volt_cal volt_cal:u2 " "Elaborating entity \"volt_cal\" for hierarchy \"volt_cal:u2\"" {  } { { "../src/AD7606/ad706_test.v" "u2" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/ad706_test.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567611180667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd volt_cal:u2\|bcd:bcd1_ist " "Elaborating entity \"bcd\" for hierarchy \"volt_cal:u2\|bcd:bcd1_ist\"" {  } { { "../src/AD7606/volt_cal.v" "bcd1_ist" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/volt_cal.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567611180671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:u3 " "Elaborating entity \"uart\" for hierarchy \"uart:u3\"" {  } { { "../src/AD7606/ad706_test.v" "u3" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/ad706_test.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567611180677 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "uart_stat uart.v(38) " "Verilog HDL Always Construct warning at uart.v(38): variable \"uart_stat\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180684 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch1_sig uart.v(43) " "Verilog HDL Always Construct warning at uart.v(43): variable \"ch1_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180684 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch1_dec uart.v(44) " "Verilog HDL Always Construct warning at uart.v(44): variable \"ch1_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180684 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(44) " "Verilog HDL assignment warning at uart.v(44): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180684 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch1_dec uart.v(46) " "Verilog HDL Always Construct warning at uart.v(46): variable \"ch1_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180684 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(46) " "Verilog HDL assignment warning at uart.v(46): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180684 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch1_dec uart.v(47) " "Verilog HDL Always Construct warning at uart.v(47): variable \"ch1_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180684 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(47) " "Verilog HDL assignment warning at uart.v(47): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180684 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch1_dec uart.v(48) " "Verilog HDL Always Construct warning at uart.v(48): variable \"ch1_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180684 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(48) " "Verilog HDL assignment warning at uart.v(48): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180684 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch1_dec uart.v(49) " "Verilog HDL Always Construct warning at uart.v(49): variable \"ch1_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180684 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(49) " "Verilog HDL assignment warning at uart.v(49): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180684 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch2_sig uart.v(58) " "Verilog HDL Always Construct warning at uart.v(58): variable \"ch2_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180684 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch2_dec uart.v(59) " "Verilog HDL Always Construct warning at uart.v(59): variable \"ch2_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180685 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(59) " "Verilog HDL assignment warning at uart.v(59): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180685 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch2_dec uart.v(61) " "Verilog HDL Always Construct warning at uart.v(61): variable \"ch2_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180685 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(61) " "Verilog HDL assignment warning at uart.v(61): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180685 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch2_dec uart.v(62) " "Verilog HDL Always Construct warning at uart.v(62): variable \"ch2_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180685 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(62) " "Verilog HDL assignment warning at uart.v(62): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180685 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch2_dec uart.v(63) " "Verilog HDL Always Construct warning at uart.v(63): variable \"ch2_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180685 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(63) " "Verilog HDL assignment warning at uart.v(63): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180685 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch2_dec uart.v(64) " "Verilog HDL Always Construct warning at uart.v(64): variable \"ch2_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180685 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(64) " "Verilog HDL assignment warning at uart.v(64): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180685 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch3_sig uart.v(73) " "Verilog HDL Always Construct warning at uart.v(73): variable \"ch3_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180685 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch3_dec uart.v(74) " "Verilog HDL Always Construct warning at uart.v(74): variable \"ch3_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180685 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(74) " "Verilog HDL assignment warning at uart.v(74): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180685 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch3_dec uart.v(76) " "Verilog HDL Always Construct warning at uart.v(76): variable \"ch3_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180685 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(76) " "Verilog HDL assignment warning at uart.v(76): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180685 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch3_dec uart.v(77) " "Verilog HDL Always Construct warning at uart.v(77): variable \"ch3_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180685 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(77) " "Verilog HDL assignment warning at uart.v(77): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180685 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch3_dec uart.v(78) " "Verilog HDL Always Construct warning at uart.v(78): variable \"ch3_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180685 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(78) " "Verilog HDL assignment warning at uart.v(78): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180685 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch3_dec uart.v(79) " "Verilog HDL Always Construct warning at uart.v(79): variable \"ch3_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180685 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(79) " "Verilog HDL assignment warning at uart.v(79): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180685 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch4_sig uart.v(88) " "Verilog HDL Always Construct warning at uart.v(88): variable \"ch4_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180685 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch4_dec uart.v(89) " "Verilog HDL Always Construct warning at uart.v(89): variable \"ch4_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180685 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(89) " "Verilog HDL assignment warning at uart.v(89): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180685 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch4_dec uart.v(91) " "Verilog HDL Always Construct warning at uart.v(91): variable \"ch4_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180685 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(91) " "Verilog HDL assignment warning at uart.v(91): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180685 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch4_dec uart.v(92) " "Verilog HDL Always Construct warning at uart.v(92): variable \"ch4_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180685 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(92) " "Verilog HDL assignment warning at uart.v(92): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180686 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch4_dec uart.v(93) " "Verilog HDL Always Construct warning at uart.v(93): variable \"ch4_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180686 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(93) " "Verilog HDL assignment warning at uart.v(93): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180686 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch4_dec uart.v(94) " "Verilog HDL Always Construct warning at uart.v(94): variable \"ch4_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180686 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(94) " "Verilog HDL assignment warning at uart.v(94): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180686 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch5_sig uart.v(103) " "Verilog HDL Always Construct warning at uart.v(103): variable \"ch5_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180686 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch5_dec uart.v(104) " "Verilog HDL Always Construct warning at uart.v(104): variable \"ch5_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180686 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(104) " "Verilog HDL assignment warning at uart.v(104): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180686 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch5_dec uart.v(106) " "Verilog HDL Always Construct warning at uart.v(106): variable \"ch5_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180686 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(106) " "Verilog HDL assignment warning at uart.v(106): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180686 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch5_dec uart.v(107) " "Verilog HDL Always Construct warning at uart.v(107): variable \"ch5_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180686 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(107) " "Verilog HDL assignment warning at uart.v(107): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180686 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch5_dec uart.v(108) " "Verilog HDL Always Construct warning at uart.v(108): variable \"ch5_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180686 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(108) " "Verilog HDL assignment warning at uart.v(108): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180686 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch5_dec uart.v(109) " "Verilog HDL Always Construct warning at uart.v(109): variable \"ch5_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180686 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(109) " "Verilog HDL assignment warning at uart.v(109): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180686 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch6_sig uart.v(118) " "Verilog HDL Always Construct warning at uart.v(118): variable \"ch6_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180686 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch6_dec uart.v(119) " "Verilog HDL Always Construct warning at uart.v(119): variable \"ch6_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180686 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(119) " "Verilog HDL assignment warning at uart.v(119): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180686 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch6_dec uart.v(121) " "Verilog HDL Always Construct warning at uart.v(121): variable \"ch6_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180686 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(121) " "Verilog HDL assignment warning at uart.v(121): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180686 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch6_dec uart.v(122) " "Verilog HDL Always Construct warning at uart.v(122): variable \"ch6_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 122 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180686 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(122) " "Verilog HDL assignment warning at uart.v(122): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180686 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch6_dec uart.v(123) " "Verilog HDL Always Construct warning at uart.v(123): variable \"ch6_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180686 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(123) " "Verilog HDL assignment warning at uart.v(123): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180686 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch6_dec uart.v(124) " "Verilog HDL Always Construct warning at uart.v(124): variable \"ch6_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180686 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(124) " "Verilog HDL assignment warning at uart.v(124): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180686 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch7_sig uart.v(133) " "Verilog HDL Always Construct warning at uart.v(133): variable \"ch7_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180686 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch7_dec uart.v(134) " "Verilog HDL Always Construct warning at uart.v(134): variable \"ch7_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180687 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(134) " "Verilog HDL assignment warning at uart.v(134): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180687 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch7_dec uart.v(136) " "Verilog HDL Always Construct warning at uart.v(136): variable \"ch7_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180687 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(136) " "Verilog HDL assignment warning at uart.v(136): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180687 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch7_dec uart.v(137) " "Verilog HDL Always Construct warning at uart.v(137): variable \"ch7_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180687 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(137) " "Verilog HDL assignment warning at uart.v(137): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180687 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch7_dec uart.v(138) " "Verilog HDL Always Construct warning at uart.v(138): variable \"ch7_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180687 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(138) " "Verilog HDL assignment warning at uart.v(138): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180687 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch7_dec uart.v(139) " "Verilog HDL Always Construct warning at uart.v(139): variable \"ch7_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180687 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(139) " "Verilog HDL assignment warning at uart.v(139): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180687 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch8_sig uart.v(148) " "Verilog HDL Always Construct warning at uart.v(148): variable \"ch8_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180687 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch8_dec uart.v(149) " "Verilog HDL Always Construct warning at uart.v(149): variable \"ch8_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180687 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(149) " "Verilog HDL assignment warning at uart.v(149): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180687 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch8_dec uart.v(151) " "Verilog HDL Always Construct warning at uart.v(151): variable \"ch8_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180687 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(151) " "Verilog HDL assignment warning at uart.v(151): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180687 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch8_dec uart.v(152) " "Verilog HDL Always Construct warning at uart.v(152): variable \"ch8_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 152 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180687 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(152) " "Verilog HDL assignment warning at uart.v(152): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180687 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch8_dec uart.v(153) " "Verilog HDL Always Construct warning at uart.v(153): variable \"ch8_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180687 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(153) " "Verilog HDL assignment warning at uart.v(153): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180687 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch8_dec uart.v(154) " "Verilog HDL Always Construct warning at uart.v(154): variable \"ch8_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1567611180687 "|ad706_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(154) " "Verilog HDL assignment warning at uart.v(154): truncated value with size 32 to match size of target (8)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567611180687 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[0\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180687 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[0\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180687 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[0\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180687 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[0\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180687 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[0\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180687 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[0\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180687 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[0\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180687 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[0\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180687 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[1\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180687 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[1\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180687 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[1\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180687 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[1\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180688 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[1\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180688 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[1\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180688 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[1\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180688 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[1\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180688 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[2\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180688 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[2\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180688 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[2\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180688 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[2\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180688 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[2\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180688 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[2\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180688 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[2\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180688 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[2\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180688 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[3\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180688 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[3\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180688 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[3\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180688 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[3\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180688 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[3\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180688 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[3\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180688 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[3\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180688 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[3\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180688 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[4\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180688 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[4\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180688 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[4\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180688 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[4\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180688 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[4\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180688 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[4\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180688 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[4\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180688 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[4\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180688 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[5\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180688 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[5\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180688 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[5\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180688 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[5\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180688 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[5\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180688 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[5\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180688 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[5\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180689 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[5\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180689 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[6\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180689 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[6\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180689 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[6\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180689 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[6\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180689 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[6\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180689 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[6\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180689 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[6\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180689 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[6\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180689 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[7\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180689 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[7\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180689 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[7\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180689 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[7\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180689 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[7\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180689 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[7\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180689 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[7\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180689 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[7\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180689 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[8\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180689 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[8\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180689 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[8\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180689 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[8\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180689 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[8\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180689 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[8\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180689 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[8\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180689 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[8\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180689 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[9\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180689 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[9\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180689 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[9\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180689 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[9\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180689 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[9\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180689 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[9\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180689 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[9\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180690 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[9\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180690 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[10\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180690 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[10\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180690 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[10\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180690 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[10\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180690 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[10\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180690 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[10\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180690 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[10\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180690 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[10\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180690 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[11\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180690 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[11\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180690 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[11\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180690 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[11\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180690 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[11\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180690 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[11\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180690 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[11\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180690 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[11\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180690 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[12\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180690 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[12\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180690 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[12\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180690 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[12\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180690 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[12\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180690 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[12\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180690 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[12\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180690 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[12\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180690 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[13\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180690 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[13\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180690 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[13\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180690 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[13\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180690 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[13\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180690 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[13\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180690 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[13\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180690 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[13\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180691 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[14\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180691 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[14\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180691 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[14\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180691 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[14\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180691 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[14\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180691 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[14\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180691 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[14\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180691 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[14\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180691 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[15\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180691 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[15\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180691 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[15\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180691 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[15\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180691 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[15\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180691 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[15\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180691 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[15\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180691 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[15\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180691 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[16\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180691 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[16\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180691 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[16\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180691 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[16\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180691 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[16\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180691 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[16\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180691 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[16\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180691 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[16\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180691 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[17\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180691 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[17\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180691 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[17\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180691 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[17\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180691 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[17\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180691 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[17\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180691 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[17\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180691 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[17\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180691 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[18\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180691 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[18\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180691 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[18\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180691 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[18\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180691 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[18\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180692 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[18\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180692 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[18\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180692 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[18\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180692 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[19\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180692 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[19\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180692 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[19\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180692 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[19\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180692 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[19\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180692 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[19\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180692 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[19\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180692 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[19\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180692 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[20\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180692 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[20\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180692 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[20\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180692 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[20\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180692 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[20\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180692 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[20\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180692 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[20\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180692 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[20\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180692 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[21\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180692 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[21\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180692 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[21\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180692 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[21\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180692 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[21\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180692 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[21\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180692 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[21\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180692 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[21\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180692 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[22\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180692 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[22\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180692 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[22\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180692 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[22\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180692 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[22\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180692 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[22\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180692 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[22\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180692 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[22\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180692 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[23\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180693 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[23\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180693 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[23\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180693 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[23\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180693 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[23\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180693 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[23\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180693 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[23\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180693 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[23\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180693 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[24\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180693 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[24\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180693 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[24\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180693 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[24\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180693 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[24\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180693 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[24\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180693 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[24\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180693 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[24\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180693 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[25\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180693 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[25\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180693 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[25\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180693 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[25\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180693 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[25\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180693 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[25\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180693 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[25\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180693 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[25\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180693 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[26\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[26\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180693 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[26\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[26\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180693 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[26\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[26\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180693 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[26\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[26\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180693 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[26\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[26\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180693 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[26\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[26\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180693 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[26\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[26\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180693 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[26\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[26\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180693 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[27\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[27\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180693 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[27\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[27\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180693 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[27\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[27\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180693 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[27\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[27\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180694 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[27\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[27\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180694 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[27\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[27\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180694 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[27\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[27\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180694 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[27\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[27\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180694 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[28\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[28\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180694 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[28\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[28\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180694 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[28\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[28\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180694 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[28\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[28\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180694 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[28\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[28\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180694 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[28\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[28\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180694 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[28\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[28\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180694 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[28\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[28\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180694 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[29\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[29\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180694 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[29\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[29\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180694 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[29\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[29\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180694 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[29\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[29\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180694 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[29\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[29\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180694 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[29\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[29\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180694 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[29\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[29\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180694 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[29\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[29\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180694 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[30\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[30\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180694 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[30\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[30\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180694 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[30\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[30\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180694 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[30\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[30\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180694 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[30\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[30\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180694 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[30\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[30\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180694 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[30\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[30\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180694 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[30\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[30\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180694 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[31\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[31\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180694 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[31\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[31\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180694 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[31\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[31\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180694 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[31\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[31\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180694 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[31\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[31\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180694 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[31\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[31\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180694 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[31\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[31\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180694 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[31\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[31\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180695 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[32\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[32\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180695 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[32\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[32\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180695 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[32\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[32\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180695 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[32\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[32\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180695 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[32\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[32\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180695 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[32\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[32\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180695 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[32\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[32\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180695 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[32\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[32\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180695 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[33\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[33\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180695 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[33\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[33\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180695 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[33\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[33\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180695 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[33\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[33\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180695 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[33\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[33\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180695 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[33\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[33\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180695 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[33\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[33\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180695 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[33\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[33\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180695 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[34\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[34\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180695 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[34\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[34\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180695 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[34\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[34\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180695 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[34\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[34\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180695 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[34\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[34\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180695 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[34\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[34\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180695 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[34\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[34\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180695 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[34\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[34\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180695 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[35\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[35\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180695 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[35\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[35\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180695 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[35\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[35\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180695 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[35\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[35\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180695 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[35\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[35\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180695 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[35\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[35\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180695 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[35\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[35\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180695 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[35\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[35\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180695 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[36\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[36\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180695 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[36\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[36\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180695 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[36\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[36\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180695 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[36\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[36\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[36\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[36\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[36\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[36\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[36\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[36\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[36\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[36\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[37\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[37\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[37\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[37\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[37\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[37\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[37\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[37\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[37\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[37\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[37\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[37\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[37\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[37\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[37\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[37\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[38\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[38\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[38\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[38\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[38\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[38\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[38\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[38\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[38\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[38\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[38\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[38\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[38\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[38\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[38\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[38\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[39\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[39\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[39\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[39\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[39\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[39\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[39\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[39\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[39\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[39\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[39\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[39\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[39\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[39\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[39\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[39\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[40\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[40\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[40\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[40\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[40\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[40\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[40\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[40\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[40\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[40\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[40\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[40\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[40\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[40\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[40\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[40\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[41\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[41\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[41\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[41\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180696 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[41\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[41\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180697 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[41\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[41\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180697 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[41\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[41\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180697 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[41\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[41\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180697 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[41\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[41\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180697 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[41\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[41\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180697 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[42\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[42\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180697 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[42\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[42\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180697 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[42\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[42\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180697 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[42\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[42\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180697 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[42\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[42\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180697 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[42\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[42\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180697 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[42\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[42\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180697 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[42\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[42\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180697 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[43\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[43\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180697 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[43\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[43\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180697 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[43\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[43\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180697 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[43\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[43\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180697 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[43\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[43\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180697 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[43\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[43\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180697 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[43\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[43\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180697 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[43\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[43\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180697 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[44\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[44\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180697 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[44\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[44\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180697 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[44\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[44\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180697 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[44\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[44\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180697 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[44\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[44\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180697 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[44\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[44\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180697 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[44\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[44\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180697 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[44\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[44\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180697 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[45\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[45\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180697 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[45\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[45\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180697 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[45\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[45\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180697 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[45\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[45\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180697 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[45\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[45\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180697 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[45\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[45\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180697 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[45\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[45\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180698 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[45\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[45\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180698 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[46\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[46\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180698 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[46\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[46\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180698 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[46\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[46\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180698 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[46\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[46\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180698 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[46\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[46\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180698 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[46\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[46\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180698 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[46\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[46\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180698 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[46\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[46\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180698 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[47\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[47\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180698 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[47\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[47\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180698 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[47\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[47\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180698 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[47\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[47\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180698 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[47\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[47\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180698 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[47\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[47\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180698 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[47\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[47\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180698 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[47\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[47\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180698 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[48\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[48\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180698 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[48\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[48\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180698 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[48\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[48\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180698 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[48\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[48\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180698 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[48\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[48\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180698 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[48\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[48\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180698 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[48\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[48\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180698 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[48\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[48\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180698 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[49\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[49\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180698 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[49\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[49\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180698 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[49\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[49\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180698 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[49\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[49\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180698 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[49\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[49\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180698 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[49\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[49\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180698 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[49\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[49\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180698 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[49\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[49\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180698 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[50\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[50\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180698 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[50\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[50\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180699 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[50\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[50\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180699 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[50\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[50\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180699 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[50\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[50\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180699 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[50\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[50\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180699 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[50\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[50\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180699 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[50\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[50\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180699 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[51\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[51\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180699 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[51\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[51\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180699 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[51\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[51\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180699 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[51\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[51\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180699 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[51\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[51\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180699 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[51\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[51\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180699 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[51\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[51\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180699 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[51\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[51\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180699 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[52\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[52\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180699 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[52\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[52\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180699 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[52\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[52\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180699 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[52\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[52\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180699 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[52\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[52\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180699 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[52\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[52\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180699 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[52\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[52\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180699 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[52\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[52\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180699 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[53\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[53\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180699 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[53\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[53\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180699 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[53\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[53\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180699 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[53\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[53\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180699 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[53\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[53\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180699 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[53\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[53\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180699 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[53\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[53\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180699 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[53\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[53\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180699 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[54\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[54\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180699 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[54\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[54\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180699 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[54\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[54\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180699 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[54\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[54\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180699 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[54\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[54\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180699 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[54\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[54\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180700 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[54\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[54\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180700 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[54\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[54\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180700 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[55\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[55\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180700 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[55\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[55\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180700 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[55\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[55\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180700 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[55\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[55\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180700 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[55\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[55\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180700 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[55\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[55\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180700 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[55\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[55\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180700 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[55\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[55\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180700 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[56\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[56\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180700 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[56\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[56\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180700 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[56\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[56\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180700 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[56\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[56\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180700 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[56\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[56\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180700 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[56\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[56\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180700 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[56\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[56\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180700 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[56\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[56\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180700 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[57\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[57\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180700 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[57\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[57\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180700 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[57\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[57\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180700 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[57\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[57\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180700 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[57\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[57\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180700 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[57\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[57\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180700 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[57\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[57\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180700 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[57\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[57\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180700 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[58\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[58\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180700 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[58\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[58\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180700 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[58\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[58\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180700 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[58\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[58\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180700 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[58\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[58\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180700 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[58\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[58\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180700 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[58\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[58\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180700 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[58\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[58\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180700 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[59\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[59\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180700 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[59\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[59\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180701 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[59\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[59\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180701 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[59\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[59\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180701 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[59\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[59\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180701 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[59\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[59\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180701 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[59\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[59\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180701 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[59\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[59\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180701 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[60\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[60\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180701 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[60\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[60\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180701 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[60\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[60\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180701 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[60\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[60\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180701 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[60\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[60\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180701 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[60\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[60\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180701 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[60\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[60\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180701 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[60\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[60\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180701 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[61\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[61\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180701 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[61\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[61\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180701 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[61\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[61\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180701 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[61\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[61\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180701 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[61\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[61\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180701 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[61\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[61\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180701 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[61\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[61\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180701 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[61\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[61\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180701 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[62\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[62\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180701 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[62\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[62\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180701 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[62\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[62\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180701 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[62\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[62\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180701 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[62\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[62\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180701 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[62\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[62\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180701 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[62\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[62\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180701 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[62\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[62\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180701 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[63\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[63\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180701 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[63\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[63\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180701 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[63\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[63\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180701 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[63\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[63\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180702 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[63\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[63\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180702 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[63\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[63\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180702 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[63\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[63\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180702 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[63\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[63\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180702 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[64\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[64\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180702 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[64\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[64\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180702 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[64\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[64\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180702 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[64\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[64\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180702 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[64\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[64\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180702 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[64\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[64\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180702 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[64\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[64\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180702 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[64\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[64\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180702 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[65\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[65\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180702 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[65\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[65\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180702 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[65\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[65\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180702 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[65\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[65\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180702 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[65\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[65\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180702 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[65\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[65\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180702 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[65\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[65\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180702 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[65\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[65\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180702 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[66\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[66\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180702 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[66\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[66\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180702 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[66\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[66\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180702 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[66\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[66\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180702 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[66\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[66\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180702 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[66\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[66\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180702 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[66\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[66\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180702 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[66\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[66\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180702 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[67\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[67\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180702 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[67\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[67\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180702 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[67\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[67\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180702 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[67\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[67\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180702 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[67\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[67\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180702 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[67\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[67\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180702 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[67\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[67\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180702 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[67\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[67\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180703 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[68\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[68\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180703 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[68\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[68\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180703 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[68\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[68\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180703 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[68\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[68\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180703 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[68\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[68\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180703 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[68\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[68\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180703 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[68\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[68\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180703 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[68\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[68\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180703 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[69\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[69\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180703 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[69\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[69\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180703 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[69\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[69\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180703 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[69\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[69\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180703 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[69\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[69\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180703 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[69\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[69\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180703 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[69\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[69\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180703 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[69\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[69\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180703 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[70\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[70\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180703 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[70\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[70\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180703 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[70\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[70\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180703 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[70\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[70\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180703 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[70\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[70\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180703 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[70\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[70\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180703 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[70\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[70\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180703 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[70\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[70\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180703 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[71\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[71\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180703 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[71\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[71\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180703 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[71\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[71\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180703 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[71\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[71\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180703 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[71\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[71\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180703 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[71\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[71\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180703 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[71\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[71\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180703 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[71\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[71\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180703 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[72\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[72\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180704 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[72\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[72\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180704 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[72\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[72\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180704 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[72\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[72\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180704 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[72\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[72\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180704 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[72\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[72\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180704 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[72\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[72\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180704 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[72\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[72\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180704 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[73\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[73\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180704 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[73\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[73\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180704 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[73\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[73\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180704 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[73\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[73\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180704 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[73\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[73\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180704 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[73\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[73\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180704 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[73\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[73\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180704 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[73\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[73\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180704 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[74\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[74\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180704 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[74\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[74\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180704 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[74\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[74\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180704 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[74\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[74\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180704 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[74\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[74\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180704 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[74\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[74\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180704 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[74\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[74\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180704 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[74\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[74\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180704 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[75\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[75\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180704 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[75\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[75\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180704 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[75\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[75\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180704 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[75\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[75\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180704 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[75\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[75\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180704 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[75\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[75\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180704 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[75\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[75\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180704 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[75\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[75\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180704 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[76\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[76\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180704 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[76\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[76\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180704 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[76\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[76\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180704 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[76\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[76\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180704 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[76\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[76\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180704 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[76\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[76\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180705 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[76\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[76\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180705 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[76\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[76\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180705 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[77\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[77\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180705 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[77\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[77\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180705 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[77\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[77\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180705 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[77\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[77\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180705 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[77\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[77\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180705 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[77\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[77\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180705 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[77\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[77\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180705 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[77\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[77\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180705 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[78\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[78\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180705 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[78\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[78\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180705 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[78\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[78\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180705 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[78\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[78\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180705 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[78\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[78\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180705 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[78\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[78\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180705 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[78\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[78\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180705 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[78\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[78\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180705 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[79\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[79\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180705 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[79\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[79\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180705 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[79\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[79\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180705 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[79\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[79\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180705 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[79\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[79\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180705 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[79\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[79\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180705 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[79\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[79\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180705 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[79\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[79\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180705 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[80\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[80\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180705 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[80\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[80\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180705 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[80\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[80\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180705 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[80\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[80\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180705 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[80\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[80\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180705 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[80\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[80\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180705 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[80\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[80\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180705 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[80\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[80\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180705 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[81\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[81\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180705 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[81\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[81\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180706 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[81\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[81\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180706 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[81\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[81\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180706 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[81\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[81\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180706 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[81\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[81\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180706 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[81\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[81\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180706 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[81\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[81\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180706 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[82\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[82\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180706 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[82\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[82\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180706 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[82\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[82\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180706 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[82\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[82\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180706 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[82\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[82\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180706 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[82\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[82\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180706 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[82\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[82\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180706 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[82\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[82\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180706 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[83\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[83\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180706 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[83\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[83\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180706 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[83\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[83\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180706 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[83\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[83\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180706 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[83\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[83\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180706 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[83\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[83\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180706 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[83\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[83\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180706 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[83\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[83\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180706 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[84\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[84\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180706 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[84\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[84\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180706 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[84\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[84\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180706 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[84\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[84\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180706 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[84\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[84\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180706 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[84\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[84\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180706 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[84\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[84\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180706 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[84\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[84\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180706 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[85\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[85\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180706 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[85\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[85\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180706 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[85\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[85\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180706 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[85\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[85\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180706 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[85\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[85\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180706 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[85\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[85\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180706 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[85\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[85\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180707 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[85\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[85\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180707 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[86\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[86\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180707 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[86\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[86\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180707 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[86\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[86\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180707 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[86\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[86\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180707 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[86\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[86\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180707 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[86\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[86\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180707 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[86\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[86\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180707 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[86\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[86\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180707 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[87\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[87\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180707 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[87\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[87\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180707 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[87\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[87\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180707 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[87\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[87\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180707 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[87\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[87\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180707 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[87\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[87\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180707 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[87\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[87\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180707 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[87\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[87\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180707 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[88\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[88\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180707 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[88\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[88\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180707 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[88\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[88\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180707 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[88\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[88\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180707 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[88\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[88\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180707 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[88\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[88\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180707 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[88\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[88\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180707 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[88\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[88\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180707 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[89\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[89\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180707 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[89\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[89\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180707 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[89\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[89\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180707 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[89\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[89\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180707 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[89\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[89\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180707 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[89\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[89\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180707 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[89\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[89\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180707 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[89\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[89\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180707 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[90\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[90\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180707 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[90\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[90\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180707 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[90\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[90\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180708 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[90\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[90\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180708 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[90\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[90\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180708 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[90\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[90\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180708 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[90\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[90\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180708 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[90\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[90\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180708 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[91\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[91\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180708 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[91\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[91\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180708 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[91\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[91\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180708 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[91\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[91\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180708 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[91\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[91\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180708 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[91\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[91\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180708 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[91\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[91\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180708 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[91\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[91\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180708 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[92\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[92\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180708 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[92\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[92\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180708 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[92\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[92\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180708 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[92\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[92\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180708 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[92\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[92\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180708 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[92\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[92\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180708 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[92\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[92\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180708 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[92\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[92\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180708 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[93\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[93\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180708 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[93\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[93\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180708 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[93\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[93\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180708 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[93\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[93\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180708 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[93\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[93\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180708 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[93\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[93\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180708 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[93\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[93\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180708 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[93\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[93\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180708 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[94\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[94\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180708 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[94\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[94\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180708 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[94\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[94\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180708 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[94\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[94\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180708 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[94\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[94\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180708 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[94\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[94\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180709 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[94\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[94\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180709 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[94\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[94\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180709 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[95\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[95\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180709 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[95\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[95\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180709 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[95\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[95\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180709 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[95\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[95\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180709 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[95\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[95\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180709 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[95\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[95\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180709 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[95\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[95\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180709 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[95\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[95\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180709 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[96\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[96\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180709 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[96\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[96\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180709 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[96\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[96\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180709 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[96\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[96\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180709 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[96\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[96\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180709 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[96\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[96\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180709 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[96\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[96\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180709 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[96\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[96\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180709 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[97\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[97\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180709 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[97\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[97\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180709 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[97\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[97\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180709 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[97\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[97\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180709 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[97\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[97\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180709 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[97\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[97\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180709 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[97\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[97\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180709 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[97\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[97\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180709 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[98\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[98\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180709 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[98\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[98\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180709 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[98\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[98\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180709 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[98\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[98\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180709 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[98\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[98\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180709 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[98\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[98\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180709 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[98\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[98\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180709 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[98\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[98\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180709 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[99\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[99\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180709 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[99\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[99\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180709 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[99\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[99\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180710 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[99\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[99\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180710 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[99\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[99\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180710 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[99\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[99\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180710 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[99\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[99\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180710 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[99\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[99\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180710 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[100\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[100\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180710 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[100\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[100\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180710 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[100\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[100\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180710 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[100\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[100\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180710 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[100\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[100\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180710 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[100\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[100\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180710 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[100\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[100\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180710 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[100\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[100\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180710 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[101\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[101\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180710 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[101\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[101\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180710 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[101\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[101\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180710 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[101\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[101\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180710 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[101\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[101\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180710 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[101\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[101\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180710 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[101\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[101\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180710 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[101\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[101\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180710 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[102\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[102\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180710 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[102\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[102\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180710 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[102\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[102\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180710 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[102\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[102\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180710 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[102\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[102\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180710 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[102\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[102\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180710 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[102\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[102\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180710 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[102\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[102\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180710 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[103\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[103\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180710 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[103\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[103\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180710 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[103\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[103\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180710 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[103\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[103\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180710 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[103\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[103\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180710 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[103\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[103\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180710 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[103\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[103\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180710 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[103\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[103\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180711 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[104\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[104\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180711 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[104\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[104\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180711 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[104\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[104\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180711 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[104\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[104\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180711 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[104\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[104\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180711 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[104\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[104\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180711 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[104\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[104\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180711 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[104\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[104\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180711 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[105\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[105\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180711 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[105\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[105\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180711 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[105\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[105\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180711 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[105\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[105\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180711 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[105\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[105\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180711 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[105\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[105\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180711 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[105\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[105\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180711 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[105\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[105\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180711 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[106\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[106\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180711 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[106\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[106\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180711 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[106\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[106\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180711 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[106\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[106\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180711 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[106\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[106\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180711 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[106\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[106\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180711 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[106\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[106\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180711 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[106\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[106\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180711 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[107\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[107\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180711 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[107\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[107\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180711 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[107\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[107\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180711 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[107\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[107\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180711 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[107\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[107\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180711 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[107\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[107\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180711 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[107\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[107\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180711 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[107\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[107\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180711 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[108\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[108\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180711 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[108\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[108\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180711 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[108\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[108\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180711 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[108\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[108\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180712 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[108\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[108\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180712 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[108\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[108\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180712 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[108\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[108\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180712 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[108\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[108\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180712 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[109\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[109\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180712 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[109\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[109\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180712 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[109\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[109\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180712 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[109\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[109\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180712 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[109\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[109\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180712 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[109\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[109\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180712 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[109\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[109\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180712 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[109\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[109\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180712 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[110\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[110\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180712 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[110\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[110\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180712 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[110\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[110\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180712 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[110\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[110\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180712 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[110\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[110\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180712 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[110\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[110\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180712 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[110\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[110\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180712 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[110\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[110\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180712 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[111\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[111\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180712 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[111\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[111\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180712 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[111\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[111\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180712 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[111\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[111\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180712 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[111\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[111\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180712 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[111\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[111\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180712 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[111\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[111\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180712 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[111\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[111\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180712 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[112\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[112\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180712 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[112\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[112\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180712 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[112\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[112\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180712 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[112\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[112\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180712 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[112\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[112\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180712 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[112\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[112\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180712 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[112\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[112\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180712 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[112\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[112\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180712 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[113\]\[0\] uart.v(36) " "Inferred latch for \"uart_ad\[113\]\[0\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180713 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[113\]\[1\] uart.v(36) " "Inferred latch for \"uart_ad\[113\]\[1\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180713 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[113\]\[2\] uart.v(36) " "Inferred latch for \"uart_ad\[113\]\[2\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180713 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[113\]\[3\] uart.v(36) " "Inferred latch for \"uart_ad\[113\]\[3\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180713 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[113\]\[4\] uart.v(36) " "Inferred latch for \"uart_ad\[113\]\[4\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180713 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[113\]\[5\] uart.v(36) " "Inferred latch for \"uart_ad\[113\]\[5\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180713 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[113\]\[6\] uart.v(36) " "Inferred latch for \"uart_ad\[113\]\[6\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180713 "|ad706_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[113\]\[7\] uart.v(36) " "Inferred latch for \"uart_ad\[113\]\[7\]\" at uart.v(36)" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611180713 "|ad706_test|uart:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv uart:u3\|clkdiv:u0 " "Elaborating entity \"clkdiv\" for hierarchy \"uart:u3\|clkdiv:u0\"" {  } { { "../src/AD7606/uart.v" "u0" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567611180714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uarttx uart:u3\|uarttx:u1 " "Elaborating entity \"uarttx\" for hierarchy \"uart:u3\|uarttx:u1\"" {  } { { "../src/AD7606/uart.v" "u1" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567611180715 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "volt_cal:u2\|ch8_vol_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"volt_cal:u2\|ch8_vol_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1567611182038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1567611182038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1567611182038 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1567611182038 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1567611182038 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "volt_cal:u2\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volt_cal:u2\|Mult7\"" {  } { { "../src/AD7606/volt_cal.v" "Mult7" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/volt_cal.v" 196 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1567611182039 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "volt_cal:u2\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volt_cal:u2\|Mult6\"" {  } { { "../src/AD7606/volt_cal.v" "Mult6" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/volt_cal.v" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1567611182039 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "volt_cal:u2\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volt_cal:u2\|Mult5\"" {  } { { "../src/AD7606/volt_cal.v" "Mult5" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/volt_cal.v" 194 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1567611182039 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "volt_cal:u2\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volt_cal:u2\|Mult4\"" {  } { { "../src/AD7606/volt_cal.v" "Mult4" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/volt_cal.v" 193 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1567611182039 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "volt_cal:u2\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volt_cal:u2\|Mult3\"" {  } { { "../src/AD7606/volt_cal.v" "Mult3" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/volt_cal.v" 192 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1567611182039 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "volt_cal:u2\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volt_cal:u2\|Mult2\"" {  } { { "../src/AD7606/volt_cal.v" "Mult2" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/volt_cal.v" 191 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1567611182039 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "volt_cal:u2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volt_cal:u2\|Mult1\"" {  } { { "../src/AD7606/volt_cal.v" "Mult1" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/volt_cal.v" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1567611182039 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "volt_cal:u2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volt_cal:u2\|Mult0\"" {  } { { "../src/AD7606/volt_cal.v" "Mult0" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/volt_cal.v" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1567611182039 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1567611182039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "volt_cal:u2\|altshift_taps:ch8_vol_rtl_0 " "Elaborated megafunction instantiation \"volt_cal:u2\|altshift_taps:ch8_vol_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567611182137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "volt_cal:u2\|altshift_taps:ch8_vol_rtl_0 " "Instantiated megafunction \"volt_cal:u2\|altshift_taps:ch8_vol_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567611182137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567611182137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567611182137 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567611182137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_a6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_a6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_a6m " "Found entity 1: shift_taps_a6m" {  } { { "db/shift_taps_a6m.tdf" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/db/shift_taps_a6m.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567611182176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611182176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vk31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vk31 " "Found entity 1: altsyncram_vk31" {  } { { "db/altsyncram_vk31.tdf" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/db/altsyncram_vk31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567611182221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611182221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/db/add_sub_24e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567611182262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611182262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567611182302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611182302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567611182343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611182343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "volt_cal:u2\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult7\"" {  } { { "../src/AD7606/volt_cal.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/volt_cal.v" 196 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567611182372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "volt_cal:u2\|lpm_mult:Mult7 " "Instantiated megafunction \"volt_cal:u2\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567611182372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567611182372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567611182372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567611182372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567611182372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567611182372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567611182372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567611182372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567611182372 ""}  } { { "../src/AD7606/volt_cal.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/volt_cal.v" 196 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567611182372 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_cal:u2\|lpm_mult:Mult7\|multcore:mult_core volt_cal:u2\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult7\|multcore:mult_core\", which is child of megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult7\"" {  } { { "lpm_mult.tdf" "" { Text "e:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../src/AD7606/volt_cal.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/volt_cal.v" 196 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567611182403 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_cal:u2\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder volt_cal:u2\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult7\"" {  } { { "multcore.tdf" "" { Text "e:/intelfpga/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../src/AD7606/volt_cal.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/volt_cal.v" 196 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567611182423 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_cal:u2\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] volt_cal:u2\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult7\"" {  } { { "mpar_add.tdf" "" { Text "e:/intelfpga/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../src/AD7606/volt_cal.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/volt_cal.v" 196 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567611182449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/db/add_sub_kgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567611182489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611182489 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_cal:u2\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add volt_cal:u2\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult7\"" {  } { { "mpar_add.tdf" "" { Text "e:/intelfpga/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../src/AD7606/volt_cal.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/volt_cal.v" 196 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567611182496 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_cal:u2\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] volt_cal:u2\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult7\"" {  } { { "mpar_add.tdf" "" { Text "e:/intelfpga/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../src/AD7606/volt_cal.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/volt_cal.v" 196 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567611182499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/db/add_sub_ogh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567611182538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611182538 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_cal:u2\|lpm_mult:Mult7\|altshift:external_latency_ffs volt_cal:u2\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult7\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult7\"" {  } { { "lpm_mult.tdf" "" { Text "e:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../src/AD7606/volt_cal.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/volt_cal.v" 196 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567611182557 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1567611183104 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ad_os\[0\] GND " "Pin \"ad_os\[0\]\" is stuck at GND" {  } { { "../src/AD7606/ad706_test.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/ad706_test.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567611184260 "|ad706_test|ad_os[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad_os\[1\] GND " "Pin \"ad_os\[1\]\" is stuck at GND" {  } { { "../src/AD7606/ad706_test.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/ad706_test.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567611184260 "|ad706_test|ad_os[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad_os\[2\] GND " "Pin \"ad_os\[2\]\" is stuck at GND" {  } { { "../src/AD7606/ad706_test.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/ad706_test.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567611184260 "|ad706_test|ad_os[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1567611184260 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1567611184401 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1567611188609 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1567611188865 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567611188865 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "first_data " "No output dependent on input pin \"first_data\"" {  } { { "../src/AD7606/ad706_test.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/ad706_test.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567611189143 "|ad706_test|first_data"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx " "No output dependent on input pin \"rx\"" {  } { { "../src/AD7606/ad706_test.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/ad706_test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567611189143 "|ad706_test|rx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1567611189143 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3545 " "Implemented 3545 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1567611189143 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1567611189143 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3485 " "Implemented 3485 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1567611189143 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1567611189143 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1567611189143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 101 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567611189186 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 04 23:33:09 2019 " "Processing ended: Wed Sep 04 23:33:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567611189186 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567611189186 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567611189186 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1567611189186 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1567611190520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567611190528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 04 23:33:10 2019 " "Processing started: Wed Sep 04 23:33:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567611190528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1567611190528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ad706_test -c ad706_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ad706_test -c ad706_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1567611190528 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1567611190665 ""}
{ "Info" "0" "" "Project  = ad706_test" {  } {  } 0 0 "Project  = ad706_test" 0 0 "Fitter" 0 0 1567611190665 ""}
{ "Info" "0" "" "Revision = ad706_test" {  } {  } 0 0 "Revision = ad706_test" 0 0 "Fitter" 0 0 1567611190665 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1567611190773 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1567611190773 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ad706_test EP4CE15F17C8 " "Selected device EP4CE15F17C8 for design \"ad706_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1567611190830 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1567611190875 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1567611190875 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1567611190991 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1567611191083 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1567611191083 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1567611191083 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1567611191083 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 7152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1567611191091 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 7154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1567611191091 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 7156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1567611191091 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 7158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1567611191091 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 7160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1567611191091 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1567611191091 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1567611191093 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1567611191181 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 28 " "No exact pin location assignment(s) for 1 pins of 28 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1567611191460 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "176 " "TimeQuest Timing Analyzer is analyzing 176 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1567611191854 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ad706_test.sdc " "Synopsys Design Constraints File file not found: 'ad706_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1567611191857 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1567611191857 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1567611191885 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1567611191886 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1567611191887 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R9 (CLK13, DIFFCLK_7p)) " "Automatically promoted node clk~input (placed in PIN R9 (CLK13, DIFFCLK_7p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1567611192064 ""}  } { { "../src/AD7606/ad706_test.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/ad706_test.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 7130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1567611192064 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:u3\|uart_stat.000  " "Automatically promoted node uart:u3\|uart_stat.000 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1567611192065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u3\|Time_wait\[0\] " "Destination node uart:u3\|Time_wait\[0\]" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567611192065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u3\|Time_wait\[1\] " "Destination node uart:u3\|Time_wait\[1\]" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567611192065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u3\|Time_wait\[2\] " "Destination node uart:u3\|Time_wait\[2\]" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567611192065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u3\|Time_wait\[3\] " "Destination node uart:u3\|Time_wait\[3\]" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567611192065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u3\|Time_wait\[4\] " "Destination node uart:u3\|Time_wait\[4\]" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567611192065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u3\|Time_wait\[5\] " "Destination node uart:u3\|Time_wait\[5\]" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567611192065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u3\|Time_wait\[6\] " "Destination node uart:u3\|Time_wait\[6\]" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567611192065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u3\|Time_wait\[7\] " "Destination node uart:u3\|Time_wait\[7\]" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567611192065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u3\|Time_wait\[8\] " "Destination node uart:u3\|Time_wait\[8\]" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567611192065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u3\|Time_wait\[9\] " "Destination node uart:u3\|Time_wait\[9\]" {  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567611192065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1567611192065 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1567611192065 ""}  } { { "../src/AD7606/uart.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/uart.v" 168 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1567611192065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:u3\|clkdiv:u0\|clkout  " "Automatically promoted node uart:u3\|clkdiv:u0\|clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1567611192065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u3\|clkdiv:u0\|clkout~0 " "Destination node uart:u3\|clkdiv:u0\|clkout~0" {  } { { "../src/AD7606/clkdiv.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/clkdiv.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 3107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567611192065 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1567611192065 ""}  } { { "../src/AD7606/clkdiv.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/clkdiv.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1567611192065 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1567611192428 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1567611192431 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1567611192432 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1567611192435 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1567611192440 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1567611192445 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1567611192445 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1567611192448 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1567611192552 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1567611192555 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1567611192555 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1567611192561 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1567611192561 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1567611192561 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1567611192561 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 1 17 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1567611192561 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1567611192561 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 15 12 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 15 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1567611192561 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 11 9 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1567611192561 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1567611192561 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1567611192561 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1567611192561 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1567611192561 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1567611192561 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567611192680 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1567611192686 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1567611193265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567611193902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1567611193929 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1567611197397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567611197397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1567611197902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 12 { 0 ""} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1567611199481 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1567611199481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1567611201607 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1567611201607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567611201611 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.81 " "Total time spent on timing analysis during the Fitter is 1.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1567611201752 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1567611201770 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1567611202080 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1567611202081 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1567611202492 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567611203057 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1567611203379 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "20 Cyclone IV E " "20 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "first_data 3.3-V LVTTL P16 " "Pin first_data uses I/O standard 3.3-V LVTTL at P16" {  } { { "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { first_data } } } { "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_data" } } } } { "../src/AD7606/ad706_test.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/ad706_test.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567611203390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx 3.3-V LVTTL E9 " "Pin rx uses I/O standard 3.3-V LVTTL at E9" {  } { { "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { rx } } } { "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx" } } } } { "../src/AD7606/ad706_test.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/ad706_test.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567611203390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL R9 " "Pin clk uses I/O standard 3.3-V LVTTL at R9" {  } { { "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { clk } } } { "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "../src/AD7606/ad706_test.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/ad706_test.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567611203390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_busy 3.3-V LVTTL N15 " "Pin ad_busy uses I/O standard 3.3-V LVTTL at N15" {  } { { "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ad_busy } } } { "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_busy" } } } } { "../src/AD7606/ad706_test.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/ad706_test.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567611203390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_data\[15\] 3.3-V LVTTL T11 " "Pin ad_data\[15\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ad_data[15] } } } { "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_data\[15\]" } } } } { "../src/AD7606/ad706_test.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/ad706_test.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567611203390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_data\[4\] 3.3-V LVTTL L9 " "Pin ad_data\[4\] uses I/O standard 3.3-V LVTTL at L9" {  } { { "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ad_data[4] } } } { "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_data\[4\]" } } } } { "../src/AD7606/ad706_test.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/ad706_test.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567611203390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_data\[3\] 3.3-V LVTTL N14 " "Pin ad_data\[3\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ad_data[3] } } } { "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_data\[3\]" } } } } { "../src/AD7606/ad706_test.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/ad706_test.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567611203390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_data\[2\] 3.3-V LVTTL N12 " "Pin ad_data\[2\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ad_data[2] } } } { "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_data\[2\]" } } } } { "../src/AD7606/ad706_test.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/ad706_test.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567611203390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_data\[1\] 3.3-V LVTTL L13 " "Pin ad_data\[1\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ad_data[1] } } } { "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_data\[1\]" } } } } { "../src/AD7606/ad706_test.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/ad706_test.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567611203390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_data\[0\] 3.3-V LVTTL M11 " "Pin ad_data\[0\] uses I/O standard 3.3-V LVTTL at M11" {  } { { "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ad_data[0] } } } { "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_data\[0\]" } } } } { "../src/AD7606/ad706_test.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/ad706_test.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567611203390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_data\[6\] 3.3-V LVTTL R14 " "Pin ad_data\[6\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ad_data[6] } } } { "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_data\[6\]" } } } } { "../src/AD7606/ad706_test.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/ad706_test.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567611203390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_data\[5\] 3.3-V LVTTL P14 " "Pin ad_data\[5\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ad_data[5] } } } { "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_data\[5\]" } } } } { "../src/AD7606/ad706_test.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/ad706_test.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567611203390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_data\[7\] 3.3-V LVTTL T15 " "Pin ad_data\[7\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ad_data[7] } } } { "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_data\[7\]" } } } } { "../src/AD7606/ad706_test.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/ad706_test.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567611203390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_data\[12\] 3.3-V LVTTL R11 " "Pin ad_data\[12\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ad_data[12] } } } { "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_data\[12\]" } } } } { "../src/AD7606/ad706_test.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/ad706_test.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567611203390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_data\[11\] 3.3-V LVTTL T13 " "Pin ad_data\[11\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ad_data[11] } } } { "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_data\[11\]" } } } } { "../src/AD7606/ad706_test.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/ad706_test.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567611203390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_data\[10\] 3.3-V LVTTL R12 " "Pin ad_data\[10\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ad_data[10] } } } { "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_data\[10\]" } } } } { "../src/AD7606/ad706_test.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/ad706_test.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567611203390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_data\[9\] 3.3-V LVTTL T14 " "Pin ad_data\[9\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ad_data[9] } } } { "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_data\[9\]" } } } } { "../src/AD7606/ad706_test.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/ad706_test.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567611203390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_data\[8\] 3.3-V LVTTL R13 " "Pin ad_data\[8\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ad_data[8] } } } { "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_data\[8\]" } } } } { "../src/AD7606/ad706_test.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/ad706_test.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567611203390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_data\[14\] 3.3-V LVTTL R10 " "Pin ad_data\[14\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ad_data[14] } } } { "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_data\[14\]" } } } } { "../src/AD7606/ad706_test.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/ad706_test.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567611203390 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_data\[13\] 3.3-V LVTTL T12 " "Pin ad_data\[13\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ad_data[13] } } } { "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_data\[13\]" } } } } { "../src/AD7606/ad706_test.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/src/AD7606/ad706_test.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/dev/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567611203390 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1567611203390 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/out/ad706_test.fit.smsg " "Generated suppressed messages file F:/FILE/FPGA/FPGA_Interface/07_ADDA/01_AD7606/out/ad706_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1567611203541 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5704 " "Peak virtual memory: 5704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567611204129 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 04 23:33:24 2019 " "Processing ended: Wed Sep 04 23:33:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567611204129 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567611204129 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567611204129 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1567611204129 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1567611205243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567611205251 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 04 23:33:25 2019 " "Processing started: Wed Sep 04 23:33:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567611205251 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1567611205251 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ad706_test -c ad706_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ad706_test -c ad706_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1567611205251 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1567611205592 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1567611205985 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1567611206011 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567611206135 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 04 23:33:26 2019 " "Processing ended: Wed Sep 04 23:33:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567611206135 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567611206135 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567611206135 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1567611206135 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1567611206735 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1567611207403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567611207411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 04 23:33:27 2019 " "Processing started: Wed Sep 04 23:33:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567611207411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567611207411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ad706_test -c ad706_test " "Command: quartus_sta ad706_test -c ad706_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567611207412 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1567611207562 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1567611207695 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567611207695 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567611207742 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567611207742 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "176 " "TimeQuest Timing Analyzer is analyzing 176 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1567611207952 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ad706_test.sdc " "Synopsys Design Constraints File file not found: 'ad706_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1567611208016 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567611208016 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1567611208025 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart:u3\|clkdiv:u0\|clkout uart:u3\|clkdiv:u0\|clkout " "create_clock -period 1.000 -name uart:u3\|clkdiv:u0\|clkout uart:u3\|clkdiv:u0\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1567611208025 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart:u3\|uart_stat.000 uart:u3\|uart_stat.000 " "create_clock -period 1.000 -name uart:u3\|uart_stat.000 uart:u3\|uart_stat.000" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1567611208025 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567611208025 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567611208039 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567611208040 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1567611208041 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1567611208051 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1567611208200 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567611208200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -26.064 " "Worst-case setup slack is -26.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611208203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611208203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.064           -5521.354 clk  " "  -26.064           -5521.354 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611208203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.089            -184.596 uart:u3\|clkdiv:u0\|clkout  " "   -6.089            -184.596 uart:u3\|clkdiv:u0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611208203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.918            -310.536 uart:u3\|uart_stat.000  " "   -2.918            -310.536 uart:u3\|uart_stat.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611208203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567611208203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.454 " "Worst-case hold slack is 0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611208214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611208214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 clk  " "    0.454               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611208214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 uart:u3\|clkdiv:u0\|clkout  " "    0.455               0.000 uart:u3\|clkdiv:u0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611208214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.695               0.000 uart:u3\|uart_stat.000  " "    0.695               0.000 uart:u3\|uart_stat.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611208214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567611208214 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567611208216 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567611208219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611208222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611208222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -1726.943 clk  " "   -3.201           -1726.943 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611208222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -98.142 uart:u3\|clkdiv:u0\|clkout  " "   -1.487             -98.142 uart:u3\|clkdiv:u0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611208222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 uart:u3\|uart_stat.000  " "    0.440               0.000 uart:u3\|uart_stat.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611208222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567611208222 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1567611208396 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567611208416 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567611208857 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567611209026 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1567611209055 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567611209055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.063 " "Worst-case setup slack is -24.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611209059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611209059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.063           -5053.626 clk  " "  -24.063           -5053.626 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611209059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.674            -167.347 uart:u3\|clkdiv:u0\|clkout  " "   -5.674            -167.347 uart:u3\|clkdiv:u0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611209059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.744            -278.036 uart:u3\|uart_stat.000  " "   -2.744            -278.036 uart:u3\|uart_stat.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611209059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567611209059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611209071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611209071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clk  " "    0.403               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611209071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 uart:u3\|clkdiv:u0\|clkout  " "    0.403               0.000 uart:u3\|clkdiv:u0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611209071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.633               0.000 uart:u3\|uart_stat.000  " "    0.633               0.000 uart:u3\|uart_stat.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611209071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567611209071 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567611209075 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567611209079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611209082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611209082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -1726.943 clk  " "   -3.201           -1726.943 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611209082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -98.142 uart:u3\|clkdiv:u0\|clkout  " "   -1.487             -98.142 uart:u3\|clkdiv:u0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611209082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 uart:u3\|uart_stat.000  " "    0.454               0.000 uart:u3\|uart_stat.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611209082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567611209082 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1567611209251 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567611209406 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1567611209415 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567611209415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.608 " "Worst-case setup slack is -10.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611209420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611209420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.608           -1847.594 clk  " "  -10.608           -1847.594 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611209420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.072             -47.775 uart:u3\|clkdiv:u0\|clkout  " "   -2.072             -47.775 uart:u3\|clkdiv:u0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611209420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.720             -24.391 uart:u3\|uart_stat.000  " "   -0.720             -24.391 uart:u3\|uart_stat.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611209420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567611209420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.166 " "Worst-case hold slack is 0.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611209433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611209433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 clk  " "    0.166               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611209433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 uart:u3\|clkdiv:u0\|clkout  " "    0.187               0.000 uart:u3\|clkdiv:u0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611209433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 uart:u3\|uart_stat.000  " "    0.193               0.000 uart:u3\|uart_stat.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611209433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567611209433 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567611209438 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567611209444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611209449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611209449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1436.931 clk  " "   -3.000           -1436.931 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611209449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -66.000 uart:u3\|clkdiv:u0\|clkout  " "   -1.000             -66.000 uart:u3\|clkdiv:u0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611209449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 uart:u3\|uart_stat.000  " "    0.408               0.000 uart:u3\|uart_stat.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567611209449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567611209449 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567611209938 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567611209938 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567611210011 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 04 23:33:30 2019 " "Processing ended: Wed Sep 04 23:33:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567611210011 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567611210011 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567611210011 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567611210011 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 115 s " "Quartus Prime Full Compilation was successful. 0 errors, 115 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1567611210739 ""}
