<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="CRITICAL WARNING: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***&#xD;&#xA;could not read &quot;C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/tv/rtldatafile/sim/report/cosim.log&quot;: no such file or directory&#xD;&#xA;    while executing&#xD;&#xA;&quot;source C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/cosim.tcl&quot;&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls::main C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/cosim.tcl&quot;&#xD;&#xA;    (&quot;uplevel&quot; body line 1)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;uplevel 1 hls::main {*}$args&quot;&#xD;&#xA;    (procedure &quot;hls_proc&quot; line 5)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls_proc $argv&quot;&#xD;&#xA;" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:54.991+0800" type="Warning"/>
        <logs message="CRITICAL WARNING: [COSIM 212-344] Rtl simulation failed." projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:54.885+0800" type="Warning"/>
        <logs message="CRITICAL WARNING: [COSIM 212-303] Aborting co-simulation: RTL simulation failed.  " projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:54.870+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2555 ns  Iteration: 12  Process: /apatb_Conv_top/AESL_inst_Conv/Conv_fadd_32ns_32ns_32_5_full_dsp_U0/Conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: D:\Xilinx\Vivado\2016.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xD;&#xA;C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/AESL_axi_master_gmem.v: Read request address          5 exceed AXI master gmem array depth:          4&#xD;&#xA;$finish called at time : 2675 ns : File &quot;C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/AESL_axi_master_gmem.v&quot; Line 655&#xD;&#xA;## quit" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:54.725+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2315 ns  Iteration: 12  Process: /apatb_Conv_top/AESL_inst_Conv/Conv_fadd_32ns_32ns_32_5_full_dsp_U0/Conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: D:\Xilinx\Vivado\2016.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:54.186+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2075 ns  Iteration: 12  Process: /apatb_Conv_top/AESL_inst_Conv/Conv_fadd_32ns_32ns_32_5_full_dsp_U0/Conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: D:\Xilinx\Vivado\2016.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:54.169+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1835 ns  Iteration: 12  Process: /apatb_Conv_top/AESL_inst_Conv/Conv_fadd_32ns_32ns_32_5_full_dsp_U0/Conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: D:\Xilinx\Vivado\2016.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:54.151+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_Conv_top/AESL_inst_Conv/Conv_fadd_32ns_32ns_32_5_full_dsp_U0/Conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: D:\Xilinx\Vivado\2016.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [N/A] @ &quot;125000&quot;" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:54.133+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_2 of instantiated unit conflicts with visible identifier [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/xil_defaultlib/Conv_ap_fcmp_0_no_dsp_32.vhd:189]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package std.standard&#xD;&#xA;Compiling package ieee.std_logic_1164&#xD;&#xA;Compiling package ieee.numeric_std&#xD;&#xA;Compiling package floating_point_v7_1_2.floating_point_v7_1_2_viv_comp&#xD;&#xA;Compiling package std.textio&#xD;&#xA;Compiling package xbip_utils_v3_0_6.xbip_utils_v3_0_6_pkg&#xD;&#xA;Compiling package axi_utils_v2_0_2.axi_utils_v2_0_2_pkg&#xD;&#xA;Compiling package floating_point_v7_1_2.floating_point_v7_1_2_consts&#xD;&#xA;Compiling package ieee.math_real&#xD;&#xA;Compiling package floating_point_v7_1_2.floating_point_v7_1_2_exp_table_...&#xD;&#xA;Compiling package mult_gen_v12_0_11.mult_gen_v12_0_11_pkg&#xD;&#xA;Compiling package ieee.std_logic_arith&#xD;&#xA;Compiling package ieee.std_logic_signed&#xD;&#xA;Compiling package floating_point_v7_1_2.floating_point_v7_1_2_pkg&#xD;&#xA;Compiling package floating_point_v7_1_2.flt_utils&#xD;&#xA;Compiling package xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv_comp&#xD;&#xA;Compiling package unisim.vcomponents&#xD;&#xA;Compiling package ieee.vital_timing&#xD;&#xA;Compiling package ieee.vital_primitives&#xD;&#xA;Compiling package unisim.vpkg&#xD;&#xA;Compiling module xil_defaultlib.Conv_AXILiteS_s_axi(C_S_AXI_ADDR...&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_throttl_default&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_throttl(USED_FIX...&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_fifo(DATA_BITS=6...&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_buffer(DATA_WIDT...&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_fifo(DEPTH=5,DEP...&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_fifo(DATA_BITS=2...&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_fifo(DATA_BITS=2...&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_write(NUM_WRITE_...&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_buffer(DATA_WIDT...&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_reg_slice(N=34)&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_read(NUM_READ_OU...&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi(NUM_READ_OUTSTAN...&#xD;&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=7,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=24,length=0,fast_in...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=16,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=4,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=48,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=24,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [delay_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=13,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=27,length=0)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=5,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=3,length=0)\]&#xD;&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=25,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=9,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=10)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=4,length=0,fast_inp...]&#xD;&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xD;&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(fast_input=true)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare [\compare(c_xdevicefamily=&quot;zynq&quot;,...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=9)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,length=2,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=2,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=0,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=12,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=23)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_add [\flt_add(c_xdevicefamily=&quot;zynq&quot;,...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=32,length=0)\]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2_viv [\floating_point_v7_1_2_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2 [\floating_point_v7_1_2(c_xdevice...]&#xD;&#xA;Compiling architecture conv_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.Conv_ap_fadd_3_full_dsp_32 [conv_ap_fadd_3_full_dsp_32_defau...]&#xD;&#xA;Compiling module xil_defaultlib.Conv_fadd_32ns_32ns_32_5_full_ds...&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=17,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.fix_mult [\fix_mult(c_xdevicefamily=&quot;zynq&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,fast_input=true)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=4,fast_input=true)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=3,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=14,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;z...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=30,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=18,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_mult [\flt_mult(c_xdevicefamily=&quot;zynq&quot;...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2_viv [\floating_point_v7_1_2_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2 [\floating_point_v7_1_2(c_xdevice...]&#xD;&#xA;Compiling architecture conv_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.Conv_ap_fmul_2_max_dsp_32 [conv_ap_fmul_2_max_dsp_32_defaul...]&#xD;&#xA;Compiling module xil_defaultlib.Conv_fmul_32ns_32ns_32_4_max_dsp&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_ne_im [\compare_ne_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=11,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_eq [\compare_eq(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.fp_cmp [\fp_cmp(c_xdevicefamily=&quot;zynq&quot;,c...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2_viv [\floating_point_v7_1_2_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2 [\floating_point_v7_1_2(c_xdevice...]&#xD;&#xA;Compiling architecture conv_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.Conv_ap_fcmp_0_no_dsp_32 [conv_ap_fcmp_0_no_dsp_32_default]&#xD;&#xA;Compiling module xil_defaultlib.Conv_fcmp_32ns_32ns_1_1(ID=1)&#xD;&#xA;Compiling module xil_defaultlib.Conv_sdiv_19s_9ns_19_23_seq_div_...&#xD;&#xA;Compiling module xil_defaultlib.Conv_sdiv_19s_9ns_19_23_seq_div(...&#xD;&#xA;Compiling module xil_defaultlib.Conv_sdiv_19s_9ns_19_23_seq(ID=1...&#xD;&#xA;Compiling module xil_defaultlib.Conv_mul_32ns_16ns_48_3_Mul3S_0&#xD;&#xA;Compiling module xil_defaultlib.Conv_mul_32ns_16ns_48_3(ID=1,NUM...&#xD;&#xA;Compiling module xil_defaultlib.Conv_mul_32s_16ns_48_3_Mul3S_1&#xD;&#xA;Compiling module xil_defaultlib.Conv_mul_32s_16ns_48_3(ID=1,NUM_...&#xD;&#xA;Compiling module xil_defaultlib.Conv_mul_mul_16ns_16ns_32_1_DSP4...&#xD;&#xA;Compiling module xil_defaultlib.Conv_mul_mul_16ns_16ns_32_1(ID=1...&#xD;&#xA;Compiling module xil_defaultlib.Conv_mul_mul_16ns_16s_32_1_DSP48...&#xD;&#xA;Compiling module xil_defaultlib.Conv_mul_mul_16ns_16s_32_1(ID=1,...&#xD;&#xA;Compiling module xil_defaultlib.Conv_mac_muladd_16ns_16s_48ns_48...&#xD;&#xA;Compiling module xil_defaultlib.Conv_mac_muladd_16ns_16s_48ns_48...&#xD;&#xA;Compiling module xil_defaultlib.Conv_default&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_master_gmem&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS&#xD;&#xA;Compiling module xil_defaultlib.apatb_Conv_top&#xD;&#xA;Built simulation snapshot Conv&#xD;&#xA;&#xD;&#xA;****** xsim v2016.1 (64-bit)&#xD;&#xA;  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016&#xD;&#xA;  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016&#xD;&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source xsim.dir/Conv/xsim_script.tcl&#xD;&#xA;# xsim {Conv} -autoloadwcfg -tclbatch {Conv.tcl}&#xD;&#xA;Vivado Simulator 2016.1&#xD;&#xA;Time resolution is 1 ps&#xD;&#xA;source Conv.tcl&#xD;&#xA;## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_Conv_top/AESL_inst_Conv/*]&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set feature_in__W__bias__feature_out_group [add_wave_group feature_in__W__bias__feature_out(axi_master) -into $cinoutgroup]&#xD;&#xA;## set rdata_group [add_wave_group &quot;Read Channel&quot; -into $feature_in__W__bias__feature_out_group]&#xD;&#xA;## set wdata_group [add_wave_group &quot;Write Channel&quot; -into $feature_in__W__bias__feature_out_group]&#xD;&#xA;## set ctrl_group [add_wave_group &quot;Handshakes&quot; -into $feature_in__W__bias__feature_out_group]&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_BUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_BID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_BRESP -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_RRESP -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_RUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_RID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_RDATA -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARREGION -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARQOS -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARPROT -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARCACHE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARLOCK -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARBURST -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARSIZE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARLEN -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARADDR -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_WUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_WID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_WSTRB -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_WDATA -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWREGION -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWQOS -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWPROT -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWCACHE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWLOCK -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWBURST -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWSIZE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWLEN -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWADDR -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## set CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group [add_wave_group CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return(axi_slave) -into $cinoutgroup]&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/interrupt -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_BRESP -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_BREADY -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_BVALID -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_RRESP -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_RDATA -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_RREADY -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_RVALID -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_ARREADY -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_ARVALID -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_ARADDR -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_WSTRB -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_WDATA -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_WREADY -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_WVALID -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_AWREADY -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_AWVALID -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_AWADDR -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -radix hex&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/ap_clk -into $clockgroup&#xD;&#xA;## save_wave_config Conv.wcfg&#xD;&#xA;## run all" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:54.092+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:45.538+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:45.521+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_2 of instantiated unit conflicts with visible identifier [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/xil_defaultlib/Conv_ap_fmul_2_max_dsp_32.vhd:189]" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:45.442+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:45.076+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:45.058+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:44.955+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:44.937+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:44.917+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0_2/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:44.898+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:44.876+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:44.857+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0_2/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:44.839+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:44.813+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:44.795+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:44.776+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:44.758+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_2 of instantiated unit conflicts with visible identifier [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/xil_defaultlib/Conv_ap_fadd_3_full_dsp_32.vhd:189]" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:44.407+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:43.560+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:43.542+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:43.171+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:43.151+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:43.131+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0_2/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:43.112+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0_2/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:43.093+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0_2/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:43.068+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0_2/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:43.038+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0_2/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:43.011+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0_2/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:42.953+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:42.877+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:42.748+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0_2/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:42.727+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:42.586+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/mult_gen_v12_0_11/mult_gen_v12_0_vh_rfs.vhd:2240]" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:42.284+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/mult_gen_v12_0_11/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:41.354+0800" type="Warning"/>
        <logs message="WARNING: [COSIM 212-369] AXI_master port 'feature_out' has a depth of '1'. Insufficient depth may result in simulation mismatch or freeze.&#xD;&#xA;   Build using &quot;D:/Xilinx/Vivado_HLS/2016.1/msys/bin/g++.exe&quot;&#xD;&#xA;   Compiling apatb_Conv.cpp&#xD;&#xA;   Compiling conv_core.cpp_pre.cpp.tb.cpp&#xD;&#xA;   Compiling main.cpp_pre.cpp.tb.cpp&#xD;&#xA;   Generating cosim.tv.exe" projectName="conv_core" solutionName="solution1" date="2018-10-16T17:01:22.595+0800" type="Warning"/>
        <logs message="WARNING: [COSIM 212-369] AXI_master port 'bias' has a depth of '1'. Insufficient depth may result in simulation mismatch or freeze." projectName="conv_core" solutionName="solution1" date="2018-10-16T17:00:44.245+0800" type="Warning"/>
        <logs message="WARNING: [COSIM 212-369] AXI_master port 'W' has a depth of '1'. Insufficient depth may result in simulation mismatch or freeze." projectName="conv_core" solutionName="solution1" date="2018-10-16T17:00:44.212+0800" type="Warning"/>
        <logs message="WARNING: [COSIM 212-369] AXI_master port 'feature_in' has a depth of '1'. Insufficient depth may result in simulation mismatch or freeze." projectName="conv_core" solutionName="solution1" date="2018-10-16T17:00:44.165+0800" type="Warning"/>
        <logs message="CRITICAL WARNING: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***&#xD;&#xA;could not read &quot;C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/tv/rtldatafile/sim/report/cosim.log&quot;: no such file or directory&#xD;&#xA;    while executing&#xD;&#xA;&quot;source C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/cosim.tcl&quot;&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls::main C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/cosim.tcl&quot;&#xD;&#xA;    (&quot;uplevel&quot; body line 1)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;uplevel 1 hls::main {*}$args&quot;&#xD;&#xA;    (procedure &quot;hls_proc&quot; line 5)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls_proc $argv&quot;&#xD;&#xA;" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:29:07.060+0800" type="Warning"/>
        <logs message="CRITICAL WARNING: [COSIM 212-344] Rtl simulation failed." projectName="conv_core" solutionName="solution1" date="2018-10-16T16:29:06.821+0800" type="Warning"/>
        <logs message="CRITICAL WARNING: [COSIM 212-303] Aborting co-simulation: RTL simulation failed.  " projectName="conv_core" solutionName="solution1" date="2018-10-16T16:29:06.716+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2555 ns  Iteration: 12  Process: /apatb_Conv_top/AESL_inst_Conv/Conv_fadd_32ns_32ns_32_5_full_dsp_U0/Conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: D:\Xilinx\Vivado\2016.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xD;&#xA;C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/AESL_axi_master_gmem.v: Read request address          5 exceed AXI master gmem array depth:          4&#xD;&#xA;$finish called at time : 2675 ns : File &quot;C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/AESL_axi_master_gmem.v&quot; Line 655&#xD;&#xA;## quit" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:29:06.494+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2315 ns  Iteration: 12  Process: /apatb_Conv_top/AESL_inst_Conv/Conv_fadd_32ns_32ns_32_5_full_dsp_U0/Conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: D:\Xilinx\Vivado\2016.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:29:05.943+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2075 ns  Iteration: 12  Process: /apatb_Conv_top/AESL_inst_Conv/Conv_fadd_32ns_32ns_32_5_full_dsp_U0/Conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: D:\Xilinx\Vivado\2016.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:29:05.929+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1835 ns  Iteration: 12  Process: /apatb_Conv_top/AESL_inst_Conv/Conv_fadd_32ns_32ns_32_5_full_dsp_U0/Conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: D:\Xilinx\Vivado\2016.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:29:05.908+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_Conv_top/AESL_inst_Conv/Conv_fadd_32ns_32ns_32_5_full_dsp_U0/Conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: D:\Xilinx\Vivado\2016.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [N/A] @ &quot;125000&quot;" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:29:05.888+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_2 of instantiated unit conflicts with visible identifier [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/xil_defaultlib/Conv_ap_fcmp_0_no_dsp_32.vhd:189]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package std.standard&#xD;&#xA;Compiling package ieee.std_logic_1164&#xD;&#xA;Compiling package ieee.numeric_std&#xD;&#xA;Compiling package floating_point_v7_1_2.floating_point_v7_1_2_viv_comp&#xD;&#xA;Compiling package std.textio&#xD;&#xA;Compiling package xbip_utils_v3_0_6.xbip_utils_v3_0_6_pkg&#xD;&#xA;Compiling package axi_utils_v2_0_2.axi_utils_v2_0_2_pkg&#xD;&#xA;Compiling package floating_point_v7_1_2.floating_point_v7_1_2_consts&#xD;&#xA;Compiling package ieee.math_real&#xD;&#xA;Compiling package floating_point_v7_1_2.floating_point_v7_1_2_exp_table_...&#xD;&#xA;Compiling package mult_gen_v12_0_11.mult_gen_v12_0_11_pkg&#xD;&#xA;Compiling package ieee.std_logic_arith&#xD;&#xA;Compiling package ieee.std_logic_signed&#xD;&#xA;Compiling package floating_point_v7_1_2.floating_point_v7_1_2_pkg&#xD;&#xA;Compiling package floating_point_v7_1_2.flt_utils&#xD;&#xA;Compiling package xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv_comp&#xD;&#xA;Compiling package unisim.vcomponents&#xD;&#xA;Compiling package ieee.vital_timing&#xD;&#xA;Compiling package ieee.vital_primitives&#xD;&#xA;Compiling package unisim.vpkg&#xD;&#xA;Compiling module xil_defaultlib.Conv_AXILiteS_s_axi(C_S_AXI_ADDR...&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_throttl_default&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_throttl(USED_FIX...&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_fifo(DATA_BITS=6...&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_buffer(DATA_WIDT...&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_fifo(DEPTH=5,DEP...&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_fifo(DATA_BITS=2...&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_fifo(DATA_BITS=2...&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_write(NUM_WRITE_...&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_buffer(DATA_WIDT...&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_reg_slice(N=34)&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_read(NUM_READ_OU...&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi(NUM_READ_OUTSTAN...&#xD;&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=7,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=24,length=0,fast_in...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=16,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=4,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=48,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=24,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [delay_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=13,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=27,length=0)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=5,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=3,length=0)\]&#xD;&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=25,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=9,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=10)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=4,length=0,fast_inp...]&#xD;&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xD;&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(fast_input=true)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare [\compare(c_xdevicefamily=&quot;zynq&quot;,...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=9)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,length=2,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=2,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=0,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=12,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=23)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_add [\flt_add(c_xdevicefamily=&quot;zynq&quot;,...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=32,length=0)\]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2_viv [\floating_point_v7_1_2_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2 [\floating_point_v7_1_2(c_xdevice...]&#xD;&#xA;Compiling architecture conv_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.Conv_ap_fadd_3_full_dsp_32 [conv_ap_fadd_3_full_dsp_32_defau...]&#xD;&#xA;Compiling module xil_defaultlib.Conv_fadd_32ns_32ns_32_5_full_ds...&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=17,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.fix_mult [\fix_mult(c_xdevicefamily=&quot;zynq&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,fast_input=true)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=4,fast_input=true)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=3,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=14,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;z...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=30,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=18,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_mult [\flt_mult(c_xdevicefamily=&quot;zynq&quot;...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2_viv [\floating_point_v7_1_2_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2 [\floating_point_v7_1_2(c_xdevice...]&#xD;&#xA;Compiling architecture conv_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.Conv_ap_fmul_2_max_dsp_32 [conv_ap_fmul_2_max_dsp_32_defaul...]&#xD;&#xA;Compiling module xil_defaultlib.Conv_fmul_32ns_32ns_32_4_max_dsp&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_ne_im [\compare_ne_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=11,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_eq [\compare_eq(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.fp_cmp [\fp_cmp(c_xdevicefamily=&quot;zynq&quot;,c...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2_viv [\floating_point_v7_1_2_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2 [\floating_point_v7_1_2(c_xdevice...]&#xD;&#xA;Compiling architecture conv_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.Conv_ap_fcmp_0_no_dsp_32 [conv_ap_fcmp_0_no_dsp_32_default]&#xD;&#xA;Compiling module xil_defaultlib.Conv_fcmp_32ns_32ns_1_1(ID=1)&#xD;&#xA;Compiling module xil_defaultlib.Conv_sdiv_19s_9ns_19_23_seq_div_...&#xD;&#xA;Compiling module xil_defaultlib.Conv_sdiv_19s_9ns_19_23_seq_div(...&#xD;&#xA;Compiling module xil_defaultlib.Conv_sdiv_19s_9ns_19_23_seq(ID=1...&#xD;&#xA;Compiling module xil_defaultlib.Conv_mul_32ns_16ns_48_3_Mul3S_0&#xD;&#xA;Compiling module xil_defaultlib.Conv_mul_32ns_16ns_48_3(ID=1,NUM...&#xD;&#xA;Compiling module xil_defaultlib.Conv_mul_32s_16ns_48_3_Mul3S_1&#xD;&#xA;Compiling module xil_defaultlib.Conv_mul_32s_16ns_48_3(ID=1,NUM_...&#xD;&#xA;Compiling module xil_defaultlib.Conv_mul_mul_16ns_16ns_32_1_DSP4...&#xD;&#xA;Compiling module xil_defaultlib.Conv_mul_mul_16ns_16ns_32_1(ID=1...&#xD;&#xA;Compiling module xil_defaultlib.Conv_mul_mul_16ns_16s_32_1_DSP48...&#xD;&#xA;Compiling module xil_defaultlib.Conv_mul_mul_16ns_16s_32_1(ID=1,...&#xD;&#xA;Compiling module xil_defaultlib.Conv_mac_muladd_16ns_16s_48ns_48...&#xD;&#xA;Compiling module xil_defaultlib.Conv_mac_muladd_16ns_16s_48ns_48...&#xD;&#xA;Compiling module xil_defaultlib.Conv_default&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_master_gmem&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS&#xD;&#xA;Compiling module xil_defaultlib.apatb_Conv_top&#xD;&#xA;Built simulation snapshot Conv&#xD;&#xA;&#xD;&#xA;****** xsim v2016.1 (64-bit)&#xD;&#xA;  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016&#xD;&#xA;  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016&#xD;&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source xsim.dir/Conv/xsim_script.tcl&#xD;&#xA;# xsim {Conv} -autoloadwcfg -tclbatch {Conv.tcl}&#xD;&#xA;Vivado Simulator 2016.1&#xD;&#xA;Time resolution is 1 ps&#xD;&#xA;source Conv.tcl&#xD;&#xA;## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_Conv_top/AESL_inst_Conv/*]&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set feature_in__W__bias__feature_out_group [add_wave_group feature_in__W__bias__feature_out(axi_master) -into $cinoutgroup]&#xD;&#xA;## set rdata_group [add_wave_group &quot;Read Channel&quot; -into $feature_in__W__bias__feature_out_group]&#xD;&#xA;## set wdata_group [add_wave_group &quot;Write Channel&quot; -into $feature_in__W__bias__feature_out_group]&#xD;&#xA;## set ctrl_group [add_wave_group &quot;Handshakes&quot; -into $feature_in__W__bias__feature_out_group]&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_BUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_BID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_BRESP -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_RRESP -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_RUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_RID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_RDATA -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARREGION -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARQOS -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARPROT -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARCACHE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARLOCK -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARBURST -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARSIZE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARLEN -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARADDR -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_WUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_WID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_WSTRB -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_WDATA -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWREGION -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWQOS -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWPROT -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWCACHE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWLOCK -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWBURST -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWSIZE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWLEN -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWADDR -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## set CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group [add_wave_group CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return(axi_slave) -into $cinoutgroup]&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/interrupt -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_BRESP -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_BREADY -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_BVALID -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_RRESP -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_RDATA -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_RREADY -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_RVALID -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_ARREADY -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_ARVALID -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_ARADDR -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_WSTRB -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_WDATA -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_WREADY -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_WVALID -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_AWREADY -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_AWVALID -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_AWADDR -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -radix hex&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/ap_clk -into $clockgroup&#xD;&#xA;## save_wave_config Conv.wcfg&#xD;&#xA;## run all" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:29:05.865+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:28:57.310+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:28:57.297+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_2 of instantiated unit conflicts with visible identifier [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/xil_defaultlib/Conv_ap_fmul_2_max_dsp_32.vhd:189]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:28:57.268+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:28:56.779+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:28:56.767+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:28:56.573+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:28:56.559+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:28:56.547+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0_2/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:28:56.533+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:28:56.521+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:28:56.509+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0_2/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:28:56.496+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:28:56.484+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:28:56.472+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:28:56.460+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:28:56.448+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_2 of instantiated unit conflicts with visible identifier [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/xil_defaultlib/Conv_ap_fadd_3_full_dsp_32.vhd:189]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:28:55.989+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:28:55.008+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:28:54.995+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:28:54.639+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:28:54.628+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:28:54.617+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0_2/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:28:54.605+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0_2/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:28:54.593+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0_2/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:28:54.576+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0_2/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:28:54.551+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0_2/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:28:54.538+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0_2/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:28:54.493+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:28:54.437+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:28:54.344+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0_2/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:28:54.332+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:28:54.206+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/mult_gen_v12_0_11/mult_gen_v12_0_vh_rfs.vhd:2240]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:28:53.962+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/mult_gen_v12_0_11/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:28:52.989+0800" type="Warning"/>
        <logs message="WARNING: [COSIM 212-369] AXI_master port 'feature_out' has a depth of '1'. Insufficient depth may result in simulation mismatch or freeze.&#xD;&#xA;   Build using &quot;D:/Xilinx/Vivado_HLS/2016.1/msys/bin/g++.exe&quot;&#xD;&#xA;   Compiling apatb_Conv.cpp&#xD;&#xA;   Compiling conv_core.cpp_pre.cpp.tb.cpp&#xD;&#xA;   Compiling main.cpp_pre.cpp.tb.cpp&#xD;&#xA;   Generating cosim.tv.exe" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:28:33.958+0800" type="Warning"/>
        <logs message="WARNING: [COSIM 212-369] AXI_master port 'bias' has a depth of '1'. Insufficient depth may result in simulation mismatch or freeze." projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:55.736+0800" type="Warning"/>
        <logs message="WARNING: [COSIM 212-369] AXI_master port 'W' has a depth of '1'. Insufficient depth may result in simulation mismatch or freeze." projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:55.724+0800" type="Warning"/>
        <logs message="WARNING: [COSIM 212-369] AXI_master port 'feature_in' has a depth of '1'. Insufficient depth may result in simulation mismatch or freeze." projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:55.711+0800" type="Warning"/>
        <logs message="CRITICAL WARNING: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***&#xD;&#xA;could not read &quot;C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/tv/rtldatafile/sim/report/cosim.log&quot;: no such file or directory&#xD;&#xA;    while executing&#xD;&#xA;&quot;source C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/cosim.tcl&quot;&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls::main C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/cosim.tcl&quot;&#xD;&#xA;    (&quot;uplevel&quot; body line 1)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;uplevel 1 hls::main {*}$args&quot;&#xD;&#xA;    (procedure &quot;hls_proc&quot; line 5)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls_proc $argv&quot;&#xD;&#xA;" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:44.756+0800" type="Warning"/>
        <logs message="CRITICAL WARNING: [COSIM 212-344] Rtl simulation failed." projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:44.634+0800" type="Warning"/>
        <logs message="CRITICAL WARNING: [COSIM 212-303] Aborting co-simulation: RTL simulation failed.  " projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:44.606+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2555 ns  Iteration: 12  Process: /apatb_Conv_top/AESL_inst_Conv/Conv_fadd_32ns_32ns_32_5_full_dsp_U0/Conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: D:\Xilinx\Vivado\2016.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xD;&#xA;C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/AESL_axi_master_gmem.v: Read request address          5 exceed AXI master gmem array depth:          4&#xD;&#xA;$finish called at time : 2675 ns : File &quot;C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/AESL_axi_master_gmem.v&quot; Line 655&#xD;&#xA;## quit" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:44.351+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2315 ns  Iteration: 12  Process: /apatb_Conv_top/AESL_inst_Conv/Conv_fadd_32ns_32ns_32_5_full_dsp_U0/Conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: D:\Xilinx\Vivado\2016.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:43.735+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 2075 ns  Iteration: 12  Process: /apatb_Conv_top/AESL_inst_Conv/Conv_fadd_32ns_32ns_32_5_full_dsp_U0/Conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: D:\Xilinx\Vivado\2016.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:43.703+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1835 ns  Iteration: 12  Process: /apatb_Conv_top/AESL_inst_Conv/Conv_fadd_32ns_32ns_32_5_full_dsp_U0/Conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: D:\Xilinx\Vivado\2016.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:43.678+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_Conv_top/AESL_inst_Conv/Conv_fadd_32ns_32ns_32_5_full_dsp_U0/Conv_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: D:\Xilinx\Vivado\2016.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [N/A] @ &quot;125000&quot;" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:43.665+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_2 of instantiated unit conflicts with visible identifier [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/xil_defaultlib/Conv_ap_fcmp_0_no_dsp_32.vhd:189]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package std.standard&#xD;&#xA;Compiling package ieee.std_logic_1164&#xD;&#xA;Compiling package ieee.numeric_std&#xD;&#xA;Compiling package floating_point_v7_1_2.floating_point_v7_1_2_viv_comp&#xD;&#xA;Compiling package std.textio&#xD;&#xA;Compiling package xbip_utils_v3_0_6.xbip_utils_v3_0_6_pkg&#xD;&#xA;Compiling package axi_utils_v2_0_2.axi_utils_v2_0_2_pkg&#xD;&#xA;Compiling package floating_point_v7_1_2.floating_point_v7_1_2_consts&#xD;&#xA;Compiling package ieee.math_real&#xD;&#xA;Compiling package floating_point_v7_1_2.floating_point_v7_1_2_exp_table_...&#xD;&#xA;Compiling package mult_gen_v12_0_11.mult_gen_v12_0_11_pkg&#xD;&#xA;Compiling package ieee.std_logic_arith&#xD;&#xA;Compiling package ieee.std_logic_signed&#xD;&#xA;Compiling package floating_point_v7_1_2.floating_point_v7_1_2_pkg&#xD;&#xA;Compiling package floating_point_v7_1_2.flt_utils&#xD;&#xA;Compiling package xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv_comp&#xD;&#xA;Compiling package unisim.vcomponents&#xD;&#xA;Compiling package ieee.vital_timing&#xD;&#xA;Compiling package ieee.vital_primitives&#xD;&#xA;Compiling package unisim.vpkg&#xD;&#xA;Compiling module xil_defaultlib.Conv_AXILiteS_s_axi(C_S_AXI_ADDR...&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_throttl_default&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_throttl(USED_FIX...&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_fifo(DATA_BITS=6...&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_buffer(DATA_WIDT...&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_fifo(DEPTH=5,DEP...&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_fifo(DATA_BITS=2...&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_fifo(DATA_BITS=2...&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_write(NUM_WRITE_...&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_buffer(DATA_WIDT...&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_reg_slice(N=34)&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi_read(NUM_READ_OU...&#xD;&#xA;Compiling module xil_defaultlib.Conv_gmem_m_axi(NUM_READ_OUTSTAN...&#xD;&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=7,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=24,length=0,fast_in...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=16,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=4,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=48,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=24,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [delay_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=13,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=27,length=0)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=5,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=3,length=0)\]&#xD;&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=25,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=9,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=10)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=4,length=0,fast_inp...]&#xD;&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xD;&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(fast_input=true)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare [\compare(c_xdevicefamily=&quot;zynq&quot;,...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=9)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,length=2,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=2,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=0,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=12,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=23)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_add [\flt_add(c_xdevicefamily=&quot;zynq&quot;,...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=32,length=0)\]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2_viv [\floating_point_v7_1_2_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2 [\floating_point_v7_1_2(c_xdevice...]&#xD;&#xA;Compiling architecture conv_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.Conv_ap_fadd_3_full_dsp_32 [conv_ap_fadd_3_full_dsp_32_defau...]&#xD;&#xA;Compiling module xil_defaultlib.Conv_fadd_32ns_32ns_32_5_full_ds...&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=17,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.fix_mult [\fix_mult(c_xdevicefamily=&quot;zynq&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,fast_input=true)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=4,fast_input=true)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=3,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=14,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;z...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=30,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=18,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.flt_mult [\flt_mult(c_xdevicefamily=&quot;zynq&quot;...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2_viv [\floating_point_v7_1_2_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2 [\floating_point_v7_1_2(c_xdevice...]&#xD;&#xA;Compiling architecture conv_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.Conv_ap_fmul_2_max_dsp_32 [conv_ap_fmul_2_max_dsp_32_defaul...]&#xD;&#xA;Compiling module xil_defaultlib.Conv_fmul_32ns_32ns_32_4_max_dsp&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_ne_im [\compare_ne_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=11,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_eq [\compare_eq(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_2.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_2.fp_cmp [\fp_cmp(c_xdevicefamily=&quot;zynq&quot;,c...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2_viv [\floating_point_v7_1_2_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2 [\floating_point_v7_1_2(c_xdevice...]&#xD;&#xA;Compiling architecture conv_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.Conv_ap_fcmp_0_no_dsp_32 [conv_ap_fcmp_0_no_dsp_32_default]&#xD;&#xA;Compiling module xil_defaultlib.Conv_fcmp_32ns_32ns_1_1(ID=1)&#xD;&#xA;Compiling module xil_defaultlib.Conv_sdiv_19s_9ns_19_23_seq_div_...&#xD;&#xA;Compiling module xil_defaultlib.Conv_sdiv_19s_9ns_19_23_seq_div(...&#xD;&#xA;Compiling module xil_defaultlib.Conv_sdiv_19s_9ns_19_23_seq(ID=1...&#xD;&#xA;Compiling module xil_defaultlib.Conv_mul_32ns_16ns_48_3_Mul3S_0&#xD;&#xA;Compiling module xil_defaultlib.Conv_mul_32ns_16ns_48_3(ID=1,NUM...&#xD;&#xA;Compiling module xil_defaultlib.Conv_mul_32s_16ns_48_3_Mul3S_1&#xD;&#xA;Compiling module xil_defaultlib.Conv_mul_32s_16ns_48_3(ID=1,NUM_...&#xD;&#xA;Compiling module xil_defaultlib.Conv_mul_mul_16ns_16ns_32_1_DSP4...&#xD;&#xA;Compiling module xil_defaultlib.Conv_mul_mul_16ns_16ns_32_1(ID=1...&#xD;&#xA;Compiling module xil_defaultlib.Conv_mul_mul_16ns_16s_32_1_DSP48...&#xD;&#xA;Compiling module xil_defaultlib.Conv_mul_mul_16ns_16s_32_1(ID=1,...&#xD;&#xA;Compiling module xil_defaultlib.Conv_mac_muladd_16ns_16s_48ns_48...&#xD;&#xA;Compiling module xil_defaultlib.Conv_mac_muladd_16ns_16s_48ns_48...&#xD;&#xA;Compiling module xil_defaultlib.Conv_default&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_master_gmem&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS&#xD;&#xA;Compiling module xil_defaultlib.apatb_Conv_top&#xD;&#xA;Built simulation snapshot Conv&#xD;&#xA;&#xD;&#xA;****** xsim v2016.1 (64-bit)&#xD;&#xA;  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016&#xD;&#xA;  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016&#xD;&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source xsim.dir/Conv/xsim_script.tcl&#xD;&#xA;# xsim {Conv} -autoloadwcfg -tclbatch {Conv.tcl}&#xD;&#xA;Vivado Simulator 2016.1&#xD;&#xA;Time resolution is 1 ps&#xD;&#xA;source Conv.tcl&#xD;&#xA;## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_Conv_top/AESL_inst_Conv/*]&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set feature_in__W__bias__feature_out_group [add_wave_group feature_in__W__bias__feature_out(axi_master) -into $cinoutgroup]&#xD;&#xA;## set rdata_group [add_wave_group &quot;Read Channel&quot; -into $feature_in__W__bias__feature_out_group]&#xD;&#xA;## set wdata_group [add_wave_group &quot;Write Channel&quot; -into $feature_in__W__bias__feature_out_group]&#xD;&#xA;## set ctrl_group [add_wave_group &quot;Handshakes&quot; -into $feature_in__W__bias__feature_out_group]&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_BUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_BID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_BRESP -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_RRESP -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_RUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_RID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_RDATA -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARREGION -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARQOS -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARPROT -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARCACHE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARLOCK -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARBURST -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARSIZE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARLEN -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARADDR -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_WUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_WID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_WSTRB -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_WDATA -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWREGION -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWQOS -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWPROT -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWCACHE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWLOCK -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWBURST -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWSIZE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWLEN -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWADDR -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/m_axi_gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## set CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group [add_wave_group CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return(axi_slave) -into $cinoutgroup]&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/interrupt -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_BRESP -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_BREADY -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_BVALID -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_RRESP -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_RDATA -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_RREADY -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_RVALID -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_ARREADY -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_ARVALID -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_ARADDR -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_WSTRB -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_WDATA -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_WREADY -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_WVALID -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_AWREADY -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_AWVALID -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/s_axi_AXILiteS_AWADDR -into $CHin__Hin__Win__CHout__Kx__Ky__Sx__Sy__mode__relu_en__feature_in__W__bias__feature_out__return_group -radix hex&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_Conv_top/AESL_inst_Conv/ap_clk -into $clockgroup&#xD;&#xA;## save_wave_config Conv.wcfg&#xD;&#xA;## run all" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:43.637+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:30.719+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:30.707+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_2 of instantiated unit conflicts with visible identifier [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/xil_defaultlib/Conv_ap_fmul_2_max_dsp_32.vhd:189]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:30.674+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:30.292+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:30.278+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:30.153+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:30.136+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:30.120+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0_2/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:30.107+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:30.089+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:30.077+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0_2/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:30.064+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:30.052+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:30.039+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:30.025+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:30.013+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_2 of instantiated unit conflicts with visible identifier [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/xil_defaultlib/Conv_ap_fadd_3_full_dsp_32.vhd:189]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:29.576+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:28.661+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:28.648+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:28.291+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:28.259+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:28.248+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0_2/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:28.236+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0_2/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:28.212+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0_2/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:28.180+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0_2/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:28.154+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0_2/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:28.100+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0_2/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:27.978+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:27.784+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:27.485+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0_2/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:27.473+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/floating_point_v7_1_2/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:27.237+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/mult_gen_v12_0_11/mult_gen_v12_0_vh_rfs.vhd:2240]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:26.187+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/verilog/ip/mult_gen_v12_0_11/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:27:25.124+0800" type="Warning"/>
        <logs message="WARNING: [COSIM 212-369] AXI_master port 'feature_out' has a depth of '1'. Insufficient depth may result in simulation mismatch or freeze.&#xD;&#xA;   Build using &quot;D:/Xilinx/Vivado_HLS/2016.1/msys/bin/g++.exe&quot;&#xD;&#xA;   Compiling apatb_Conv.cpp&#xD;&#xA;   Compiling conv_core.cpp_pre.cpp.tb.cpp&#xD;&#xA;   Compiling main.cpp_pre.cpp.tb.cpp&#xD;&#xA;   Generating cosim.tv.exe" projectName="conv_core" solutionName="solution1" date="2018-10-16T16:26:47.437+0800" type="Warning"/>
        <logs message="WARNING: [COSIM 212-369] AXI_master port 'bias' has a depth of '1'. Insufficient depth may result in simulation mismatch or freeze." projectName="conv_core" solutionName="solution1" date="2018-10-16T16:26:06.677+0800" type="Warning"/>
        <logs message="WARNING: [COSIM 212-369] AXI_master port 'W' has a depth of '1'. Insufficient depth may result in simulation mismatch or freeze." projectName="conv_core" solutionName="solution1" date="2018-10-16T16:26:06.666+0800" type="Warning"/>
        <logs message="WARNING: [COSIM 212-369] AXI_master port 'feature_in' has a depth of '1'. Insufficient depth may result in simulation mismatch or freeze." projectName="conv_core" solutionName="solution1" date="2018-10-16T16:26:06.628+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
