============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 26 2024  05:55:46 am
  Module:                 UART_TX
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

       Pin                 Type       Fanout Load Slew Delay Arrival   
                                             (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------
(clock CLK)             launch                                     0 R 
U0_parity_calc
  DATA_V_reg[5]/CK                                 100    +0       0 R 
  DATA_V_reg[5]/Q       SDFFRHQX1LVT       2  0.9   22  +189     189 R 
  g384__7098/B                                            +0     189   
  g384__7098/Y          XNOR2X1LVT         1  0.4   17   +79     268 F 
  g379__8246/B                                            +0     268   
  g379__8246/Y          XNOR2X1LVT         1  0.5   19  +101     369 R 
  g374__5122/B                                            +0     369   
  g374__5122/Y          XNOR2X1LVT         1  0.4   17   +78     448 F 
  g373__1705/B                                            +0     448   
  g373__1705/Y          XNOR2X1LVT         1  0.5   19  +101     549 R 
  g372__2802/B                                            +0     549   
  g372__2802/Y          XNOR2X1LVT         1  0.4   17   +78     627 F 
  g371__1617/B                                            +0     627   
  g371__1617/Y          XNOR2X1LVT         1  0.5   19  +101     728 R 
  g370__3680/B                                            +0     728   
  g370__3680/Y          XNOR2X1LVT         1  0.4   17   +78     806 F 
  g369__6783/B                                            +0     806   
  g369__6783/Y          XNOR2X1LVT         1  0.4   17  +100     906 R 
  parity_reg/SI    <<<  SDFFRHQX1LVT                      +0     906   
  parity_reg/CK         setup                      100   +92     998 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)             capture                                10000 R 
                        uncertainty                      -10    9990 R 
-----------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    8992ps 
Start-point  : U0_parity_calc/DATA_V_reg[5]/CK
End-point    : U0_parity_calc/parity_reg/SI

