
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 2.28

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.28 source latency state[1]$_DFFE_PN0P_/CLK ^
  -0.28 target latency tx_shift_reg[4]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: tx_ready$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net26 (net)
                  0.05    0.00    0.72 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     3    0.02    0.19    0.20    0.91 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net2 (net)
                  0.19    0.00    0.91 ^ tx_ready$_DFFE_PN1P_/SET_B (sky130_fd_sc_hd__dfstp_1)
                                  0.91   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.15    0.28 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.28 ^ tx_ready$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    0.28   clock reconvergence pessimism
                          0.15    0.43   library removal time
                                  0.43   data required time
-----------------------------------------------------------------------------
                                  0.43   data required time
                                 -0.91   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)


Startpoint: tx_valid (input port clocked by core_clock)
Endpoint: tx_ready$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ tx_valid (in)
                                         tx_valid (net)
                  0.00    0.00    0.20 ^ input11/A (sky130_fd_sc_hd__clkbuf_1)
     3    0.01    0.12    0.12    0.32 ^ input11/X (sky130_fd_sc_hd__clkbuf_1)
                                         net12 (net)
                  0.12    0.00    0.32 ^ _208_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.03    0.08    0.39 v _208_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _026_ (net)
                  0.03    0.00    0.39 v tx_ready$_DFFE_PN1P_/D (sky130_fd_sc_hd__dfstp_1)
                                  0.39   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.15    0.28 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.28 ^ tx_ready$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    0.28   clock reconvergence pessimism
                         -0.01    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_count[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net26 (net)
                  0.05    0.00    0.72 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     3    0.02    0.19    0.20    0.91 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net2 (net)
                  0.19    0.00    0.91 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    32    0.15    0.18    0.23    1.15 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.18    0.01    1.16 ^ bit_count[2]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.16   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    5.13 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     7    0.03    0.07    0.15    5.28 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00    5.28 ^ bit_count[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.28   clock reconvergence pessimism
                          0.19    5.47   library recovery time
                                  5.47   data required time
-----------------------------------------------------------------------------
                                  5.47   data required time
                                 -1.16   data arrival time
-----------------------------------------------------------------------------
                                  4.31   slack (MET)


Startpoint: bit_count[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.15    0.28 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.28 ^ bit_count[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.01    0.12    0.39    0.67 ^ bit_count[3]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         bit_count[3] (net)
                  0.12    0.00    0.67 ^ _123_/A (sky130_fd_sc_hd__buf_2)
    10    0.04    0.22    0.26    0.93 ^ _123_/X (sky130_fd_sc_hd__buf_2)
                                         _100_ (net)
                  0.22    0.00    0.93 ^ _124_/A (sky130_fd_sc_hd__clkinvlp_4)
     7    0.03    0.14    0.21    1.14 v _124_/Y (sky130_fd_sc_hd__clkinvlp_4)
                                         _104_ (net)
                  0.14    0.00    1.14 v _125_/A (sky130_fd_sc_hd__nand3_1)
     4    0.01    0.17    0.18    1.32 ^ _125_/Y (sky130_fd_sc_hd__nand3_1)
                                         _108_ (net)
                  0.17    0.00    1.32 ^ _232_/B (sky130_fd_sc_hd__ha_1)
     2    0.01    0.07    0.28    1.60 v _232_/SUM (sky130_fd_sc_hd__ha_1)
                                         _110_ (net)
                  0.07    0.00    1.60 v _165_/A (sky130_fd_sc_hd__nor4bb_1)
     3    0.01    0.50    0.49    2.09 ^ _165_/Y (sky130_fd_sc_hd__nor4bb_1)
                                         _056_ (net)
                  0.50    0.00    2.09 ^ _170_/C (sky130_fd_sc_hd__nand3_1)
     2    0.01    0.12    0.16    2.26 v _170_/Y (sky130_fd_sc_hd__nand3_1)
                                         _060_ (net)
                  0.12    0.00    2.26 v _171_/C (sky130_fd_sc_hd__nor4b_1)
     1    0.00    0.28    0.28    2.54 ^ _171_/Y (sky130_fd_sc_hd__nor4b_1)
                                         _061_ (net)
                  0.28    0.00    2.54 ^ _172_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.89 v _172_/X (sky130_fd_sc_hd__mux2_1)
                                         _014_ (net)
                  0.06    0.00    2.89 v rx_shift_reg[2]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.89   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    5.13 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.15    5.28 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    5.28 ^ rx_shift_reg[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.28   clock reconvergence pessimism
                         -0.11    5.17   library setup time
                                  5.17   data required time
-----------------------------------------------------------------------------
                                  5.17   data required time
                                 -2.89   data arrival time
-----------------------------------------------------------------------------
                                  2.28   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_count[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net26 (net)
                  0.05    0.00    0.72 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     3    0.02    0.19    0.20    0.91 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net2 (net)
                  0.19    0.00    0.91 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    32    0.15    0.18    0.23    1.15 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.18    0.01    1.16 ^ bit_count[2]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.16   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    5.13 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     7    0.03    0.07    0.15    5.28 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00    5.28 ^ bit_count[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.28   clock reconvergence pessimism
                          0.19    5.47   library recovery time
                                  5.47   data required time
-----------------------------------------------------------------------------
                                  5.47   data required time
                                 -1.16   data arrival time
-----------------------------------------------------------------------------
                                  4.31   slack (MET)


Startpoint: bit_count[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.15    0.28 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.28 ^ bit_count[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.01    0.12    0.39    0.67 ^ bit_count[3]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         bit_count[3] (net)
                  0.12    0.00    0.67 ^ _123_/A (sky130_fd_sc_hd__buf_2)
    10    0.04    0.22    0.26    0.93 ^ _123_/X (sky130_fd_sc_hd__buf_2)
                                         _100_ (net)
                  0.22    0.00    0.93 ^ _124_/A (sky130_fd_sc_hd__clkinvlp_4)
     7    0.03    0.14    0.21    1.14 v _124_/Y (sky130_fd_sc_hd__clkinvlp_4)
                                         _104_ (net)
                  0.14    0.00    1.14 v _125_/A (sky130_fd_sc_hd__nand3_1)
     4    0.01    0.17    0.18    1.32 ^ _125_/Y (sky130_fd_sc_hd__nand3_1)
                                         _108_ (net)
                  0.17    0.00    1.32 ^ _232_/B (sky130_fd_sc_hd__ha_1)
     2    0.01    0.07    0.28    1.60 v _232_/SUM (sky130_fd_sc_hd__ha_1)
                                         _110_ (net)
                  0.07    0.00    1.60 v _165_/A (sky130_fd_sc_hd__nor4bb_1)
     3    0.01    0.50    0.49    2.09 ^ _165_/Y (sky130_fd_sc_hd__nor4bb_1)
                                         _056_ (net)
                  0.50    0.00    2.09 ^ _170_/C (sky130_fd_sc_hd__nand3_1)
     2    0.01    0.12    0.16    2.26 v _170_/Y (sky130_fd_sc_hd__nand3_1)
                                         _060_ (net)
                  0.12    0.00    2.26 v _171_/C (sky130_fd_sc_hd__nor4b_1)
     1    0.00    0.28    0.28    2.54 ^ _171_/Y (sky130_fd_sc_hd__nor4b_1)
                                         _061_ (net)
                  0.28    0.00    2.54 ^ _172_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.89 v _172_/X (sky130_fd_sc_hd__mux2_1)
                                         _014_ (net)
                  0.06    0.00    2.89 v rx_shift_reg[2]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.89   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    5.13 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.15    5.28 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    5.28 ^ rx_shift_reg[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.28   clock reconvergence pessimism
                         -0.11    5.17   library setup time
                                  5.17   data required time
-----------------------------------------------------------------------------
                                  5.17   data required time
                                 -2.89   data arrival time
-----------------------------------------------------------------------------
                                  2.28   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.9771242737770081

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.4798239469528198

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6603

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.025760864838957787

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.03663099929690361

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7033

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: bit_count[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.15    0.28 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.28 ^ bit_count[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.39    0.67 ^ bit_count[3]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.26    0.93 ^ _123_/X (sky130_fd_sc_hd__buf_2)
   0.21    1.14 v _124_/Y (sky130_fd_sc_hd__clkinvlp_4)
   0.18    1.32 ^ _125_/Y (sky130_fd_sc_hd__nand3_1)
   0.28    1.60 v _232_/SUM (sky130_fd_sc_hd__ha_1)
   0.49    2.09 ^ _165_/Y (sky130_fd_sc_hd__nor4bb_1)
   0.16    2.26 v _170_/Y (sky130_fd_sc_hd__nand3_1)
   0.28    2.54 ^ _171_/Y (sky130_fd_sc_hd__nor4b_1)
   0.35    2.89 v _172_/X (sky130_fd_sc_hd__mux2_1)
   0.00    2.89 v rx_shift_reg[2]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           2.89   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.15    5.28 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    5.28 ^ rx_shift_reg[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.28   clock reconvergence pessimism
  -0.11    5.17   library setup time
           5.17   data required time
---------------------------------------------------------
           5.17   data required time
          -2.89   data arrival time
---------------------------------------------------------
           2.28   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rx_shift_reg[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_data[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.15    0.28 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.28 ^ rx_shift_reg[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.34    0.62 ^ rx_shift_reg[3]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.12    0.74 ^ _151_/X (sky130_fd_sc_hd__mux2_1)
   0.00    0.74 ^ rx_data[3]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.74   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.15    0.28 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.28 ^ rx_data[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.28   clock reconvergence pessimism
  -0.03    0.25   library hold time
           0.25   data required time
---------------------------------------------------------
           0.25   data required time
          -0.74   data arrival time
---------------------------------------------------------
           0.49   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.2814

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.2822

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
2.8925

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
2.2774

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
78.734659

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.78e-04   1.59e-06   4.11e-10   2.79e-04  55.3%
Combinational          7.46e-06   9.41e-06   4.58e-10   1.69e-05   3.3%
Clock                  1.11e-04   9.89e-05   4.72e-11   2.09e-04  41.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.96e-04   1.10e-04   9.16e-10   5.06e-04 100.0%
                          78.3%      21.7%       0.0%
