Sure, here is the Verilog implementation of the 3-bit priority encoder module:

```verilog
module priority_encoder(
    input [2:0] in,
    output reg [1:0] pos
);

always @(*) begin
    case(in)
        3'b001: pos = 2'b00;
        3'b010: pos = 2'b01;
        3'b011: pos = 2'b01;
        3'b100: pos = 2'b10;
        3'b101: pos = 2'b10;
        3'b110: pos = 2'b10;
        3'b111: pos = 2'b10;
        default: pos = 2'b00;
    endcase
end

endmodule
```

This Verilog module takes a 3-bit input `in` and outputs a 2-bit position `pos` based on the priority of the input bits. The output `pos` indicates the position of the first high bit in the input.

Let me know if you need any further assistance.