// Seed: 4260782416
module module_0 ();
  wire id_1;
  assign module_2.id_8 = 0;
endmodule
module module_1 (
    output wire id_0,
    output tri1 id_1,
    output supply1 id_2,
    input wire id_3,
    input supply1 id_4,
    input tri id_5
);
  tri id_7 = id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri1 id_0,
    output tri id_1,
    input uwire id_2
    , id_11,
    input wire id_3,
    output wand id_4,
    output tri0 id_5,
    input tri id_6,
    input supply0 id_7
    , id_12,
    output wire id_8,
    output tri0 id_9
);
  assign id_4 = !id_3;
  always @(negedge id_7 == {id_2, 1'b0}) begin : LABEL_0
    id_1 = 1 !== id_3;
  end
  wire id_13, id_14;
  module_0 modCall_1 ();
endmodule
