

Microchip MPLAB XC8 Assembler V2.46 build 20240104201356 
                                                                                               Wed Sep 25 07:31:32 2024

Microchip MPLAB XC8 C Compiler v2.46 (Free license) build 20240104201356 Og1 
     1                           	processor	18F46K20
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     7                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    10                           	psect	text0,global,reloc=2,class=CODE,delta=1
    11                           	psect	text1,global,reloc=2,class=CODE,delta=1
    12                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
    13                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    14                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    15                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    16   000000                     
    17                           ; Generated 12/10/2023 GMT
    18                           ; 
    19                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    20                           ; All rights reserved.
    21                           ; 
    22                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    23                           ; 
    24                           ; Redistribution and use in source and binary forms, with or without modification, are
    25                           ; permitted provided that the following conditions are met:
    26                           ; 
    27                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    28                           ;        conditions and the following disclaimer.
    29                           ; 
    30                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    31                           ;        of conditions and the following disclaimer in the documentation and/or other
    32                           ;        materials provided with the distribution. Publication is not required when
    33                           ;        this file is used in an embedded application.
    34                           ; 
    35                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    36                           ;        software without specific prior written permission.
    37                           ; 
    38                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    39                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    40                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    41                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    42                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    43                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    44                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    45                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    46                           ; 
    47                           ; 
    48                           ; Code-generator required, PIC18F46K20 Definitions
    49                           ; 
    50                           ; SFR Addresses
    51   000000                     
    52                           	psect	idataCOMRAM
    53   001038                     __pidataCOMRAM:
    54                           	callstack 0
    55                           
    56                           ;initializer for _LAT_REG
    57   001038  89                 	db	137
    58   001039  0F                 	db	15
    59   00103A  8A                 	db	138
    60   00103B  0F                 	db	15
    61   00103C  8B                 	db	139
    62   00103D  0F                 	db	15
    63   00103E  8C                 	db	140
    64   00103F  0F                 	db	15
    65   001040  8D                 	db	141
    66   001041  0F                 	db	15
    67                           
    68                           ;initializer for _PORT_REG
    69   001042  80                 	db	128
    70   001043  0F                 	db	15
    71   001044  81                 	db	129
    72   001045  0F                 	db	15
    73   001046  82                 	db	130
    74   001047  0F                 	db	15
    75   001048  83                 	db	131
    76   001049  0F                 	db	15
    77   00104A  84                 	db	132
    78   00104B  0F                 	db	15
    79                           
    80                           ;initializer for _TRIS_REG
    81   00104C  92                 	db	146
    82   00104D  0F                 	db	15
    83   00104E  93                 	db	147
    84   00104F  0F                 	db	15
    85   001050  94                 	db	148
    86   001051  0F                 	db	15
    87   001052  95                 	db	149
    88   001053  0F                 	db	15
    89   001054  96                 	db	150
    90   001055  0F                 	db	15
    91   000000                     _PORTA	set	3968
    92   000000                     _TRISA	set	3986
    93   000000                     _TRISE	set	3990
    94   000000                     _TRISD	set	3989
    95   000000                     _TRISC	set	3988
    96   000000                     _TRISB	set	3987
    97   000000                     _LATA	set	3977
    98   000000                     _PORTE	set	3972
    99   000000                     _PORTD	set	3971
   100   000000                     _PORTC	set	3970
   101   000000                     _PORTB	set	3969
   102   000000                     _LATE	set	3981
   103   000000                     _LATD	set	3980
   104   000000                     _LATC	set	3979
   105   000000                     _LATB	set	3978
   106                           
   107                           ; #config settings
   108                           
   109                           	psect	cinit
   110   001002                     __pcinit:
   111                           	callstack 0
   112   001002                     start_initialization:
   113                           	callstack 0
   114   001002                     __initialization:
   115                           	callstack 0
   116                           
   117                           ; Initialize objects allocated to COMRAM (30 bytes)
   118                           ; load TBLPTR registers with __pidataCOMRAM
   119   001002  0E38               	movlw	low __pidataCOMRAM
   120   001004  6EF6               	movwf	tblptrl,c
   121   001006  0E10               	movlw	high __pidataCOMRAM
   122   001008  6EF7               	movwf	tblptrh,c
   123   00100A  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   124   00100C  6EF8               	movwf	tblptru,c
   125   00100E  EE00  F001         	lfsr	0,__pdataCOMRAM
   126   001012  EE10 F01E          	lfsr	1,30
   127   001016                     copy_data0:
   128   001016  0009               	tblrd		*+
   129   001018  CFF5 FFEE          	movff	tablat,postinc0
   130   00101C  50E5               	movf	postdec1,w,c
   131   00101E  50E1               	movf	fsr1l,w,c
   132   001020  E1FA               	bnz	copy_data0
   133                           
   134                           ; Clear objects allocated to COMRAM (8 bytes)
   135   001022  EE00  F01F         	lfsr	0,__pbssCOMRAM
   136   001026  0E08               	movlw	8
   137   001028                     clear_0:
   138   001028  6AEE               	clrf	postinc0,c
   139   00102A  06E8               	decf	wreg,f,c
   140   00102C  E1FD               	bnz	clear_0
   141   00102E                     end_of_initialization:
   142                           	callstack 0
   143   00102E                     __end_of__initialization:
   144                           	callstack 0
   145   00102E  0E00               	movlw	low (__Lmediumconst shr (0+16))
   146   001030  6EF8               	movwf	tblptru,c
   147   001032  0100               	movlb	0
   148   001034  EF2B  F008         	goto	_main	;jump to C main() function
   149                           
   150                           	psect	bssCOMRAM
   151   00001F                     __pbssCOMRAM:
   152                           	callstack 0
   153   00001F                     _Ret:
   154                           	callstack 0
   155   00001F                     	ds	1
   156   000020                     RELAY_TURN_OFF@F3158:
   157                           	callstack 0
   158   000020                     	ds	1
   159   000021                     RELAY_TURN_ON@F3152:
   160                           	callstack 0
   161   000021                     	ds	1
   162   000022                     RELAY_INITIALIZE@F3146:
   163                           	callstack 0
   164   000022                     	ds	1
   165   000023                     LED_TOGGLE@F3163:
   166                           	callstack 0
   167   000023                     	ds	1
   168   000024                     LED_Turn_OFF@F3158:
   169                           	callstack 0
   170   000024                     	ds	1
   171   000025                     LED_Turn_ON@F3153:
   172                           	callstack 0
   173   000025                     	ds	1
   174   000026                     LED_INITIALIZE@F3148:
   175                           	callstack 0
   176   000026                     	ds	1
   177                           
   178                           	psect	dataCOMRAM
   179   000001                     __pdataCOMRAM:
   180                           	callstack 0
   181   000001                     _LAT_REG:
   182                           	callstack 0
   183   000001                     	ds	10
   184   00000B                     _PORT_REG:
   185                           	callstack 0
   186   00000B                     	ds	10
   187   000015                     _TRIS_REG:
   188                           	callstack 0
   189   000015                     	ds	10
   190                           
   191                           	psect	cstackCOMRAM
   192   000000                     __pcstackCOMRAM:
   193                           	callstack 0
   194   000000                     
   195                           ; 2 bytes @ 0x0
   196 ;;
   197 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   198 ;;
   199 ;; *************** function _main *****************
   200 ;; Defined at:
   201 ;;		line 12 in file "Drivers_Main.c"
   202 ;; Parameters:    Size  Location     Type
   203 ;;		None
   204 ;; Auto vars:     Size  Location     Type
   205 ;;		None
   206 ;; Return value:  Size  Location     Type
   207 ;;                  2  208[None  ] int 
   208 ;; Registers used:
   209 ;;		cstack
   210 ;; Tracked objects:
   211 ;;		On entry : 0/0
   212 ;;		On exit  : 0/0
   213 ;;		Unchanged: 0/0
   214 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   215 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   216 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   217 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   218 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   219 ;;Total ram usage:        0 bytes
   220 ;; Hardware stack levels required when called: 1
   221 ;; This function calls:
   222 ;;		_Application_intialize
   223 ;; This function is called by:
   224 ;;		Startup code after reset
   225 ;; This function uses a non-reentrant model
   226 ;;
   227                           
   228                           	psect	text0
   229   001056                     __ptext0:
   230                           	callstack 0
   231   001056                     _main:
   232                           	callstack 30
   233   001056                     
   234                           ;Drivers_Main.c: 13:     Application_intialize();
   235   001056  EC31  F008         	call	_Application_intialize	;wreg free
   236   00105A                     l209:
   237   00105A  EF2D  F008         	goto	l209
   238   00105E  EF02  F000         	goto	start
   239   001062                     __end_of_main:
   240                           	callstack 0
   241                           
   242 ;; *************** function _Application_intialize *****************
   243 ;; Defined at:
   244 ;;		line 20 in file "Drivers_Main.c"
   245 ;; Parameters:    Size  Location     Type
   246 ;;		None
   247 ;; Auto vars:     Size  Location     Type
   248 ;;		None
   249 ;; Return value:  Size  Location     Type
   250 ;;                  1    wreg      void 
   251 ;; Registers used:
   252 ;;		None
   253 ;; Tracked objects:
   254 ;;		On entry : 0/0
   255 ;;		On exit  : 0/0
   256 ;;		Unchanged: 0/0
   257 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   258 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   259 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   260 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   261 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   262 ;;Total ram usage:        0 bytes
   263 ;; Hardware stack levels used: 1
   264 ;; This function calls:
   265 ;;		Nothing
   266 ;; This function is called by:
   267 ;;		_main
   268 ;; This function uses a non-reentrant model
   269 ;;
   270                           
   271                           	psect	text1
   272   001062                     __ptext1:
   273                           	callstack 0
   274   001062                     _Application_intialize:
   275                           	callstack 30
   276   001062  0012               	return		;funcret
   277   001064                     __end_of_Application_intialize:
   278                           	callstack 0
   279                           
   280                           	psect	smallconst
   281   001000                     __psmallconst:
   282                           	callstack 0
   283   001000  00                 	db	0
   284   001001  00                 	db	0	; dummy byte at the end
   285   000000                     
   286                           	psect	rparam
   287   000000                     
   288                           	psect	config
   289                           
   290                           ; Padding undefined space
   291   300000                     	org	3145728
   292   300000  FF                 	db	255
   293                           
   294                           ;Config register CONFIG1H @ 0x300001
   295                           ;	Oscillator Selection bits
   296                           ;	FOSC = HS, HS oscillator
   297                           ;	Fail-Safe Clock Monitor Enable bit
   298                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   299                           ;	Internal/External Oscillator Switchover bit
   300                           ;	IESO = OFF, Oscillator Switchover mode disabled
   301   300001                     	org	3145729
   302   300001  02                 	db	2
   303                           
   304                           ;Config register CONFIG2L @ 0x300002
   305                           ;	Power-up Timer Enable bit
   306                           ;	PWRTEN = OFF, PWRT disabled
   307                           ;	Brown-out Reset Enable bits
   308                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   309                           ;	Brown Out Reset Voltage bits
   310                           ;	BORV = 18, VBOR set to 1.8 V nominal
   311   300002                     	org	3145730
   312   300002  19                 	db	25
   313                           
   314                           ;Config register CONFIG2H @ 0x300003
   315                           ;	Watchdog Timer Enable bit
   316                           ;	WDTEN = OFF, WDT is controlled by SWDTEN bit of the WDTCON register
   317                           ;	Watchdog Timer Postscale Select bits
   318                           ;	WDTPS = 32768, 1:32768
   319   300003                     	org	3145731
   320   300003  1E                 	db	30
   321                           
   322                           ; Padding undefined space
   323   300004                     	org	3145732
   324   300004  FF                 	db	255
   325                           
   326                           ;Config register CONFIG3H @ 0x300005
   327                           ;	CCP2 MUX bit
   328                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   329                           ;	PORTB A/D Enable bit
   330                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   331                           ;	Low-Power Timer1 Oscillator Enable bit
   332                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   333                           ;	HFINTOSC Fast Start-up
   334                           ;	HFOFST = ON, HFINTOSC starts clocking the CPU without waiting for the oscillator to st
      +                          ablize.
   335                           ;	MCLR Pin Enable bit
   336                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   337   300005                     	org	3145733
   338   300005  89                 	db	137
   339                           
   340                           ;Config register CONFIG4L @ 0x300006
   341                           ;	Stack Full/Underflow Reset Enable bit
   342                           ;	STVREN = ON, Stack full/underflow will cause Reset
   343                           ;	Single-Supply ICSP Enable bit
   344                           ;	LVP = OFF, Single-Supply ICSP disabled
   345                           ;	Extended Instruction Set Enable bit
   346                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   347                           ;	Background Debugger Enable bit
   348                           ;	DEBUG = 0x1, unprogrammed default
   349   300006                     	org	3145734
   350   300006  81                 	db	129
   351                           
   352                           ; Padding undefined space
   353   300007                     	org	3145735
   354   300007  FF                 	db	255
   355                           
   356                           ;Config register CONFIG5L @ 0x300008
   357                           ;	Code Protection Block 0
   358                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   359                           ;	Code Protection Block 1
   360                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   361                           ;	Code Protection Block 2
   362                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   363                           ;	Code Protection Block 3
   364                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   365   300008                     	org	3145736
   366   300008  0F                 	db	15
   367                           
   368                           ;Config register CONFIG5H @ 0x300009
   369                           ;	Boot Block Code Protection bit
   370                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   371                           ;	Data EEPROM Code Protection bit
   372                           ;	CPD = OFF, Data EEPROM not code-protected
   373   300009                     	org	3145737
   374   300009  C0                 	db	192
   375                           
   376                           ;Config register CONFIG6L @ 0x30000A
   377                           ;	Write Protection Block 0
   378                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   379                           ;	Write Protection Block 1
   380                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   381                           ;	Write Protection Block 2
   382                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   383                           ;	Write Protection Block 3
   384                           ;	WRT3 = OFF, Block 3 (00C000h-00FFFFh) not write-protected
   385   30000A                     	org	3145738
   386   30000A  0F                 	db	15
   387                           
   388                           ;Config register CONFIG6H @ 0x30000B
   389                           ;	Configuration Register Write Protection bit
   390                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   391                           ;	Boot Block Write Protection bit
   392                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   393                           ;	Data EEPROM Write Protection bit
   394                           ;	WRTD = OFF, Data EEPROM not write-protected
   395   30000B                     	org	3145739
   396   30000B  E0                 	db	224
   397                           
   398                           ;Config register CONFIG7L @ 0x30000C
   399                           ;	Table Read Protection Block 0
   400                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   401                           ;	Table Read Protection Block 1
   402                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   403                           ;	Table Read Protection Block 2
   404                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   405                           ;	Table Read Protection Block 3
   406                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   407   30000C                     	org	3145740
   408   30000C  0F                 	db	15
   409                           
   410                           ;Config register CONFIG7H @ 0x30000D
   411                           ;	Boot Block Table Read Protection bit
   412                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   413   30000D                     	org	3145741
   414   30000D  40                 	db	64
   415                           tosu	equ	0xFFF
   416                           tosh	equ	0xFFE
   417                           tosl	equ	0xFFD
   418                           stkptr	equ	0xFFC
   419                           pclatu	equ	0xFFB
   420                           pclath	equ	0xFFA
   421                           pcl	equ	0xFF9
   422                           tblptru	equ	0xFF8
   423                           tblptrh	equ	0xFF7
   424                           tblptrl	equ	0xFF6
   425                           tablat	equ	0xFF5
   426                           prodh	equ	0xFF4
   427                           prodl	equ	0xFF3
   428                           indf0	equ	0xFEF
   429                           postinc0	equ	0xFEE
   430                           postdec0	equ	0xFED
   431                           preinc0	equ	0xFEC
   432                           plusw0	equ	0xFEB
   433                           fsr0h	equ	0xFEA
   434                           fsr0l	equ	0xFE9
   435                           wreg	equ	0xFE8
   436                           indf1	equ	0xFE7
   437                           postinc1	equ	0xFE6
   438                           postdec1	equ	0xFE5
   439                           preinc1	equ	0xFE4
   440                           plusw1	equ	0xFE3
   441                           fsr1h	equ	0xFE2
   442                           fsr1l	equ	0xFE1
   443                           bsr	equ	0xFE0
   444                           indf2	equ	0xFDF
   445                           postinc2	equ	0xFDE
   446                           postdec2	equ	0xFDD
   447                           preinc2	equ	0xFDC
   448                           plusw2	equ	0xFDB
   449                           fsr2h	equ	0xFDA
   450                           fsr2l	equ	0xFD9
   451                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        30
    BSS         8
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0      38
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15           96      0       0

Pointer List with Targets:

    LAT_REG	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> LATA(BITBIGSFRlhl[1]), LATB(BITBIGSFRlhh[1]), LATC(BITBIGSFRlhh[1]), LATD(BITBIGSFRlhh[1]), 
		 -> LATE(BITBIGSFRlhh[1]), 

    PORT_REG	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> PORTA(BITBIGSFRll[1]), PORTB(BITBIGSFRlhl[1]), PORTC(BITBIGSFRlhl[1]), PORTD(BITBIGSFRlhl[1]), 
		 -> PORTE(BITBIGSFRlhl[1]), 

    TRIS_REG	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> TRISA(BITBIGSFRll[1]), TRISB(BITBIGSFRh[1]), TRISC(BITBIGSFRh[1]), TRISD(BITBIGSFRh[1]), 
		 -> TRISE(BITBIGSFRh[1]), 


Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
              _Application_intialize
 ---------------------------------------------------------------------------------
 (1) _Application_intialize                                0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Application_intialize

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             F5F      0       0      41        0.0%
EEDATA             400      0       0       0        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBIGSFRh          69      0       0      36        0.0%
BITBANK15           60      0       0      34        0.0%
BANK15              60      0       0      35        0.0%
BITCOMRAM           5F      0       0       0        0.0%
COMRAM              5F      0      26       1       40.0%
BITBIGSFRll         20      0       0      39        0.0%
BITBIGSFRlhh         4      0       0      37        0.0%
BITBIGSFRlhl         4      0       0      38        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      26      40        0.0%
DATA                 0      0      26       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.46 build 20240104201356 
Symbol Table                                                                                   Wed Sep 25 07:31:32 2024

                          l210 105A                            l215 1062                            l209 105A  
                          _Ret 001F                            wreg 0FE8                           l1231 1056  
                         _LATA 0F89                           _LATB 0F8A                           _LATC 0F8B  
                         _LATD 0F8C                           _LATE 0F8D            LED_INITIALIZE@F3148 0026  
                         _main 1056                           fsr1l 0FE1                           start 0004  
                 ___param_bank 0000                          ?_main 0000                          _PORTA 0F80  
                        _PORTB 0F81                          _PORTC 0F82                          _PORTD 0F83  
                        _PORTE 0F84                          _TRISA 0F92                          _TRISB 0F93  
                        _TRISC 0F94                          _TRISD 0F95                          _TRISE 0F96  
       ?_Application_intialize 0000                          tablat 0FF5                __initialization 1002  
                 __end_of_main 1062                         ??_main 0000                  __activetblptr 0002  
                       clear_0 1028                         isa$std 0001               LED_Turn_ON@F3153 0025  
                 __pdataCOMRAM 0001                   __mediumconst 0000                         tblptrh 0FF7  
                       tblptrl 0FF6                         tblptru 0FF8                     __accesstop 0060  
      __end_of__initialization 102E                  ___rparam_used 0001                 __pcstackCOMRAM 0000  
                      _LAT_REG 0001        ??_Application_intialize 0000            RELAY_TURN_OFF@F3158 0020  
                      __Hparam 0000                        __Lparam 0000                   __psmallconst 1000  
                      __pcinit 1002                        __ramtop 1000                        __ptext0 1056  
                      __ptext1 1062              LED_Turn_OFF@F3158 0024           end_of_initialization 102E  
                __Lmediumconst 0000                        postdec1 0FE5                        postinc0 0FEE  
                __pidataCOMRAM 1038            start_initialization 1002                    __pbssCOMRAM 001F  
__end_of_Application_intialize 1064                    __smallconst 1000             RELAY_TURN_ON@F3152 0021  
                     _PORT_REG 000B                       _TRIS_REG 0015                      copy_data0 1016  
                     __Hrparam 0000                       __Lrparam 0000                       isa$xinst 0000  
              LED_TOGGLE@F3163 0023          _Application_intialize 1062          RELAY_INITIALIZE@F3146 0022  
