// Seed: 904956477
module module_0;
  always id_1 <= -1;
  id_2 :
  assert property (@* -1 ==? id_1) id_1 = -1'b0;
  assign id_1 = id_1 - 1'b0;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  supply1 id_5, id_6;
  wand id_7, id_8 = -1;
  wor  id_9 = id_8;
  assign id_2[1'b0] = id_3;
  assign id_6 = -1'b0;
  module_0 modCall_1 ();
endmodule
