Running: /home/angel/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/angel/Documents/ise_projects/Calculator/Calculator/MultiplicationTest_isim_beh.exe -prj /home/angel/Documents/ise_projects/Calculator/Calculator/MultiplicationTest_beh.prj work.MultiplicationTest work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/angel/Documents/ise_projects/Calculator/Calculator/Multiplication.v" into library work
WARNING:HDLCompiler:1818 - "/home/angel/Documents/ise_projects/Calculator/Calculator/Multiplication.v" Line 38: Invalid size of integer constant literal
Analyzing Verilog file "/home/angel/Documents/ise_projects/Calculator/Calculator/MultiplicationTest.v" into library work
Analyzing Verilog file "/home/angel/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "/home/angel/Documents/ise_projects/Calculator/Calculator/MultiplicationTest.v" Line 38: Target <product> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:189 - "/home/angel/Documents/ise_projects/Calculator/Calculator/MultiplicationTest.v" Line 38: Size mismatch in connection of port <product>. Formal port size is 8-bit while actual signal size is 1-bit.
Completed static elaboration
Fuse Memory Usage: 82968 KB
Fuse CPU Usage: 1050 ms
Compiling module Multiplication
Compiling module MultiplicationTest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /home/angel/Documents/ise_projects/Calculator/Calculator/MultiplicationTest_isim_beh.exe
Fuse Memory Usage: 512056 KB
Fuse CPU Usage: 1060 ms
GCC CPU Usage: 270 ms
