Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\dkosaka2\Documents\DE2_115_SD_Card_Audio_Player\DE2_115_SOPC.qsys --block-symbol-file --output-directory=C:\Users\dkosaka2\Documents\DE2_115_SD_Card_Audio_Player\DE2_115_SOPC --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading DE2_115_SD_Card_Audio_Player/DE2_115_SOPC.qsys
Progress: Reading input file
Progress: Adding Terasic_IrDA_0 [TERASIC_IRM 1.0]
Progress: Parameterizing module Terasic_IrDA_0
Progress: Adding altpll [altpll 15.0]
Progress: Parameterizing module altpll
Progress: Adding altpll_audio [altpll 15.0]
Progress: Parameterizing module altpll_audio
Progress: Adding audio [AUDIO_IF 1.0]
Progress: Parameterizing module audio
Progress: Adding av_tri_s1_cfi_flash_0 [altera_generic_tristate_controller 15.0]
Progress: Parameterizing module av_tri_s1_cfi_flash_0
Progress: Adding clk_50 [clock_source 15.0]
Progress: Parameterizing module clk_50
Progress: Adding clock_crossing_io [altera_avalon_mm_clock_crossing_bridge 15.0]
Progress: Parameterizing module clock_crossing_io
Progress: Adding cpu [altera_nios2_gen2 15.0]
Progress: Parameterizing module cpu
Progress: Adding eep_i2c_scl [altera_avalon_pio 15.0]
Progress: Parameterizing module eep_i2c_scl
Progress: Adding eep_i2c_sda [altera_avalon_pio 15.0]
Progress: Parameterizing module eep_i2c_sda
Progress: Adding i2c_scl [altera_avalon_pio 15.0]
Progress: Parameterizing module i2c_scl
Progress: Adding i2c_sda [altera_avalon_pio 15.0]
Progress: Parameterizing module i2c_sda
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 15.0]
Progress: Parameterizing module key
Progress: Adding lcd [altera_avalon_lcd_16207 15.0]
Progress: Parameterizing module lcd
Progress: Adding ledg [altera_avalon_pio 15.0]
Progress: Parameterizing module ledg
Progress: Adding ledr [altera_avalon_pio 15.0]
Progress: Parameterizing module ledr
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2
Progress: Adding rs232 [altera_avalon_uart 15.0]
Progress: Parameterizing module rs232
Progress: Adding sd_clk [altera_avalon_pio 15.0]
Progress: Parameterizing module sd_clk
Progress: Adding sd_cmd [altera_avalon_pio 15.0]
Progress: Parameterizing module sd_cmd
Progress: Adding sd_dat [altera_avalon_pio 15.0]
Progress: Parameterizing module sd_dat
Progress: Adding sd_wp_n [altera_avalon_pio 15.0]
Progress: Parameterizing module sd_wp_n
Progress: Adding seg7 [SEG7_IF 1.0]
Progress: Parameterizing module seg7
Progress: Adding sma_in [altera_avalon_pio 15.0]
Progress: Parameterizing module sma_in
Progress: Adding sma_out [altera_avalon_pio 15.0]
Progress: Parameterizing module sma_out
Progress: Adding sw [altera_avalon_pio 15.0]
Progress: Parameterizing module sw
Progress: Adding sysid [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid
Progress: Adding timer [altera_avalon_timer 15.0]
Progress: Parameterizing module timer
Progress: Adding tri_state_bridge_flash_bridge_0 [altera_tristate_conduit_bridge 15.0]
Progress: Parameterizing module tri_state_bridge_flash_bridge_0
Progress: Adding tristate_conduit_pin_sharer_0 [altera_tristate_conduit_pin_sharer 15.0]
Progress: Parameterizing module tristate_conduit_pin_sharer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: DE2_115_SOPC.av_tri_s1_cfi_flash_0: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Info: DE2_115_SOPC.eep_i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SOPC.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SOPC.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SOPC.sd_cmd: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SOPC.sd_dat: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SOPC.sd_wp_n: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SOPC.sma_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SOPC.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SOPC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE2_115_SOPC.sysid: Time stamp will be automatically updated when this component is generated.
Warning: DE2_115_SOPC.altpll: altpll.areset_conduit must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\dkosaka2\Documents\DE2_115_SD_Card_Audio_Player\DE2_115_SOPC.qsys --synthesis=VERILOG --output-directory=C:\Users\dkosaka2\Documents\DE2_115_SD_Card_Audio_Player\DE2_115_SOPC\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading DE2_115_SD_Card_Audio_Player/DE2_115_SOPC.qsys
Progress: Reading input file
Progress: Adding Terasic_IrDA_0 [TERASIC_IRM 1.0]
Progress: Parameterizing module Terasic_IrDA_0
Progress: Adding altpll [altpll 15.0]
Progress: Parameterizing module altpll
Progress: Adding altpll_audio [altpll 15.0]
Progress: Parameterizing module altpll_audio
Progress: Adding audio [AUDIO_IF 1.0]
Progress: Parameterizing module audio
Progress: Adding av_tri_s1_cfi_flash_0 [altera_generic_tristate_controller 15.0]
Progress: Parameterizing module av_tri_s1_cfi_flash_0
Progress: Adding clk_50 [clock_source 15.0]
Progress: Parameterizing module clk_50
Progress: Adding clock_crossing_io [altera_avalon_mm_clock_crossing_bridge 15.0]
Progress: Parameterizing module clock_crossing_io
Progress: Adding cpu [altera_nios2_gen2 15.0]
Progress: Parameterizing module cpu
Progress: Adding eep_i2c_scl [altera_avalon_pio 15.0]
Progress: Parameterizing module eep_i2c_scl
Progress: Adding eep_i2c_sda [altera_avalon_pio 15.0]
Progress: Parameterizing module eep_i2c_sda
Progress: Adding i2c_scl [altera_avalon_pio 15.0]
Progress: Parameterizing module i2c_scl
Progress: Adding i2c_sda [altera_avalon_pio 15.0]
Progress: Parameterizing module i2c_sda
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 15.0]
Progress: Parameterizing module key
Progress: Adding lcd [altera_avalon_lcd_16207 15.0]
Progress: Parameterizing module lcd
Progress: Adding ledg [altera_avalon_pio 15.0]
Progress: Parameterizing module ledg
Progress: Adding ledr [altera_avalon_pio 15.0]
Progress: Parameterizing module ledr
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2
Progress: Adding rs232 [altera_avalon_uart 15.0]
Progress: Parameterizing module rs232
Progress: Adding sd_clk [altera_avalon_pio 15.0]
Progress: Parameterizing module sd_clk
Progress: Adding sd_cmd [altera_avalon_pio 15.0]
Progress: Parameterizing module sd_cmd
Progress: Adding sd_dat [altera_avalon_pio 15.0]
Progress: Parameterizing module sd_dat
Progress: Adding sd_wp_n [altera_avalon_pio 15.0]
Progress: Parameterizing module sd_wp_n
Progress: Adding seg7 [SEG7_IF 1.0]
Progress: Parameterizing module seg7
Progress: Adding sma_in [altera_avalon_pio 15.0]
Progress: Parameterizing module sma_in
Progress: Adding sma_out [altera_avalon_pio 15.0]
Progress: Parameterizing module sma_out
Progress: Adding sw [altera_avalon_pio 15.0]
Progress: Parameterizing module sw
Progress: Adding sysid [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid
Progress: Adding timer [altera_avalon_timer 15.0]
Progress: Parameterizing module timer
Progress: Adding tri_state_bridge_flash_bridge_0 [altera_tristate_conduit_bridge 15.0]
Progress: Parameterizing module tri_state_bridge_flash_bridge_0
Progress: Adding tristate_conduit_pin_sharer_0 [altera_tristate_conduit_pin_sharer 15.0]
Progress: Parameterizing module tristate_conduit_pin_sharer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: DE2_115_SOPC.av_tri_s1_cfi_flash_0: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Info: DE2_115_SOPC.eep_i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SOPC.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SOPC.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SOPC.sd_cmd: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SOPC.sd_dat: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SOPC.sd_wp_n: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SOPC.sma_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SOPC.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SOPC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE2_115_SOPC.sysid: Time stamp will be automatically updated when this component is generated.
Warning: DE2_115_SOPC.altpll: altpll.areset_conduit must be exported, or connected to a matching conduit.
Info: DE2_115_SOPC: Generating DE2_115_SOPC "DE2_115_SOPC" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Warning: DE2_115_SOPC: "No matching role found for rs232:s1:dataavailable (dataavailable)"
Warning: DE2_115_SOPC: "No matching role found for rs232:s1:readyfordata (readyfordata)"
Info: Terasic_IrDA_0: "DE2_115_SOPC" instantiated TERASIC_IRM "Terasic_IrDA_0"
Info: altpll: "DE2_115_SOPC" instantiated altpll "altpll"
Info: altpll_audio: "DE2_115_SOPC" instantiated altpll "altpll_audio"
Info: audio: "DE2_115_SOPC" instantiated AUDIO_IF "audio"
Info: av_tri_s1_cfi_flash_0: "DE2_115_SOPC" instantiated altera_generic_tristate_controller "av_tri_s1_cfi_flash_0"
Info: clock_crossing_io: "DE2_115_SOPC" instantiated altera_avalon_mm_clock_crossing_bridge "clock_crossing_io"
Info: cpu: "DE2_115_SOPC" instantiated altera_nios2_gen2 "cpu"
Info: eep_i2c_scl: Starting RTL generation for module 'DE2_115_SOPC_eep_i2c_scl'
Info: eep_i2c_scl:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_eep_i2c_scl --dir=C:/Users/dkosaka2/AppData/Local/Temp/alt7512_805443318870992530.dir/0065_eep_i2c_scl_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/dkosaka2/AppData/Local/Temp/alt7512_805443318870992530.dir/0065_eep_i2c_scl_gen//DE2_115_SOPC_eep_i2c_scl_component_configuration.pl  --do_build_sim=0  ]
Info: eep_i2c_scl: Done RTL generation for module 'DE2_115_SOPC_eep_i2c_scl'
Info: eep_i2c_scl: "DE2_115_SOPC" instantiated altera_avalon_pio "eep_i2c_scl"
Info: eep_i2c_sda: Starting RTL generation for module 'DE2_115_SOPC_eep_i2c_sda'
Info: eep_i2c_sda:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_eep_i2c_sda --dir=C:/Users/dkosaka2/AppData/Local/Temp/alt7512_805443318870992530.dir/0066_eep_i2c_sda_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/dkosaka2/AppData/Local/Temp/alt7512_805443318870992530.dir/0066_eep_i2c_sda_gen//DE2_115_SOPC_eep_i2c_sda_component_configuration.pl  --do_build_sim=0  ]
Info: eep_i2c_sda: Done RTL generation for module 'DE2_115_SOPC_eep_i2c_sda'
Info: eep_i2c_sda: "DE2_115_SOPC" instantiated altera_avalon_pio "eep_i2c_sda"
Info: jtag_uart: Starting RTL generation for module 'DE2_115_SOPC_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE2_115_SOPC_jtag_uart --dir=C:/Users/dkosaka2/AppData/Local/Temp/alt7512_805443318870992530.dir/0067_jtag_uart_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/dkosaka2/AppData/Local/Temp/alt7512_805443318870992530.dir/0067_jtag_uart_gen//DE2_115_SOPC_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'DE2_115_SOPC_jtag_uart'
Info: jtag_uart: "DE2_115_SOPC" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: key: Starting RTL generation for module 'DE2_115_SOPC_key'
Info: key:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_key --dir=C:/Users/dkosaka2/AppData/Local/Temp/alt7512_805443318870992530.dir/0068_key_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/dkosaka2/AppData/Local/Temp/alt7512_805443318870992530.dir/0068_key_gen//DE2_115_SOPC_key_component_configuration.pl  --do_build_sim=0  ]
Info: key: Done RTL generation for module 'DE2_115_SOPC_key'
Info: key: "DE2_115_SOPC" instantiated altera_avalon_pio "key"
Info: lcd: Starting RTL generation for module 'DE2_115_SOPC_lcd'
Info: lcd:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=DE2_115_SOPC_lcd --dir=C:/Users/dkosaka2/AppData/Local/Temp/alt7512_805443318870992530.dir/0069_lcd_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/dkosaka2/AppData/Local/Temp/alt7512_805443318870992530.dir/0069_lcd_gen//DE2_115_SOPC_lcd_component_configuration.pl  --do_build_sim=0  ]
Info: lcd: Done RTL generation for module 'DE2_115_SOPC_lcd'
Info: lcd: "DE2_115_SOPC" instantiated altera_avalon_lcd_16207 "lcd"
Info: ledg: Starting RTL generation for module 'DE2_115_SOPC_ledg'
Info: ledg:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_ledg --dir=C:/Users/dkosaka2/AppData/Local/Temp/alt7512_805443318870992530.dir/0070_ledg_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/dkosaka2/AppData/Local/Temp/alt7512_805443318870992530.dir/0070_ledg_gen//DE2_115_SOPC_ledg_component_configuration.pl  --do_build_sim=0  ]
Info: ledg: Done RTL generation for module 'DE2_115_SOPC_ledg'
Info: ledg: "DE2_115_SOPC" instantiated altera_avalon_pio "ledg"
Info: ledr: Starting RTL generation for module 'DE2_115_SOPC_ledr'
Info: ledr:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_ledr --dir=C:/Users/dkosaka2/AppData/Local/Temp/alt7512_805443318870992530.dir/0071_ledr_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/dkosaka2/AppData/Local/Temp/alt7512_805443318870992530.dir/0071_ledr_gen//DE2_115_SOPC_ledr_component_configuration.pl  --do_build_sim=0  ]
Info: ledr: Done RTL generation for module 'DE2_115_SOPC_ledr'
Info: ledr: "DE2_115_SOPC" instantiated altera_avalon_pio "ledr"
Info: onchip_memory2: Starting RTL generation for module 'DE2_115_SOPC_onchip_memory2'
Info: onchip_memory2:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE2_115_SOPC_onchip_memory2 --dir=C:/Users/dkosaka2/AppData/Local/Temp/alt7512_805443318870992530.dir/0072_onchip_memory2_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/dkosaka2/AppData/Local/Temp/alt7512_805443318870992530.dir/0072_onchip_memory2_gen//DE2_115_SOPC_onchip_memory2_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2: Done RTL generation for module 'DE2_115_SOPC_onchip_memory2'
Info: onchip_memory2: "DE2_115_SOPC" instantiated altera_avalon_onchip_memory2 "onchip_memory2"
Info: rs232: Starting RTL generation for module 'DE2_115_SOPC_rs232'
Info: rs232:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=DE2_115_SOPC_rs232 --dir=C:/Users/dkosaka2/AppData/Local/Temp/alt7512_805443318870992530.dir/0073_rs232_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/dkosaka2/AppData/Local/Temp/alt7512_805443318870992530.dir/0073_rs232_gen//DE2_115_SOPC_rs232_component_configuration.pl  --do_build_sim=0  ]
Info: rs232: Done RTL generation for module 'DE2_115_SOPC_rs232'
Info: rs232: "DE2_115_SOPC" instantiated altera_avalon_uart "rs232"
Info: sd_dat: Starting RTL generation for module 'DE2_115_SOPC_sd_dat'
Info: sd_dat:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_sd_dat --dir=C:/Users/dkosaka2/AppData/Local/Temp/alt7512_805443318870992530.dir/0074_sd_dat_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/dkosaka2/AppData/Local/Temp/alt7512_805443318870992530.dir/0074_sd_dat_gen//DE2_115_SOPC_sd_dat_component_configuration.pl  --do_build_sim=0  ]
Info: sd_dat: Done RTL generation for module 'DE2_115_SOPC_sd_dat'
Info: sd_dat: "DE2_115_SOPC" instantiated altera_avalon_pio "sd_dat"
Info: sd_wp_n: Starting RTL generation for module 'DE2_115_SOPC_sd_wp_n'
Info: sd_wp_n:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_sd_wp_n --dir=C:/Users/dkosaka2/AppData/Local/Temp/alt7512_805443318870992530.dir/0075_sd_wp_n_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/dkosaka2/AppData/Local/Temp/alt7512_805443318870992530.dir/0075_sd_wp_n_gen//DE2_115_SOPC_sd_wp_n_component_configuration.pl  --do_build_sim=0  ]
Info: sd_wp_n: Done RTL generation for module 'DE2_115_SOPC_sd_wp_n'
Info: sd_wp_n: "DE2_115_SOPC" instantiated altera_avalon_pio "sd_wp_n"
Info: seg7: "DE2_115_SOPC" instantiated SEG7_IF "seg7"
Info: sw: Starting RTL generation for module 'DE2_115_SOPC_sw'
Info: sw:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_sw --dir=C:/Users/dkosaka2/AppData/Local/Temp/alt7512_805443318870992530.dir/0076_sw_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/dkosaka2/AppData/Local/Temp/alt7512_805443318870992530.dir/0076_sw_gen//DE2_115_SOPC_sw_component_configuration.pl  --do_build_sim=0  ]
Info: sw: Done RTL generation for module 'DE2_115_SOPC_sw'
Info: sw: "DE2_115_SOPC" instantiated altera_avalon_pio "sw"
Info: sysid: "DE2_115_SOPC" instantiated altera_avalon_sysid_qsys "sysid"
Info: timer: Starting RTL generation for module 'DE2_115_SOPC_timer'
Info: timer:   Generation command is [exec C:/altera/15.0/quartus/bin64//perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64//perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE2_115_SOPC_timer --dir=C:/Users/dkosaka2/AppData/Local/Temp/alt7512_805443318870992530.dir/0078_timer_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/dkosaka2/AppData/Local/Temp/alt7512_805443318870992530.dir/0078_timer_gen//DE2_115_SOPC_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'DE2_115_SOPC_timer'
Info: timer: "DE2_115_SOPC" instantiated altera_avalon_timer "timer"
Info: tri_state_bridge_flash_bridge_0: "DE2_115_SOPC" instantiated altera_tristate_conduit_bridge "tri_state_bridge_flash_bridge_0"
Info: tristate_conduit_pin_sharer_0: "DE2_115_SOPC" instantiated altera_tristate_conduit_pin_sharer "tristate_conduit_pin_sharer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "DE2_115_SOPC" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "DE2_115_SOPC" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "DE2_115_SOPC" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "DE2_115_SOPC" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "DE2_115_SOPC" instantiated altera_reset_controller "rst_controller"
Info: tdt: "av_tri_s1_cfi_flash_0" instantiated altera_tristate_controller_translator "tdt"
Info: slave_translator: "av_tri_s1_cfi_flash_0" instantiated altera_merlin_slave_translator "slave_translator"
Info: tda: "av_tri_s1_cfi_flash_0" instantiated altera_tristate_controller_aggregator "tda"
Info: cpu: Starting RTL generation for module 'DE2_115_SOPC_cpu_cpu'
Info: cpu:   Generation command is [exec C:/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE2_115_SOPC_cpu_cpu --dir=C:/Users/dkosaka2/AppData/Local/Temp/alt7512_805443318870992530.dir/0084_cpu_gen/ --quartus_bindir=C:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/dkosaka2/AppData/Local/Temp/alt7512_805443318870992530.dir/0084_cpu_gen//DE2_115_SOPC_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.12.12 12:57:40 (*) Starting Nios II generation
Info: cpu: # 2017.12.12 12:57:40 (*)   Checking for plaintext license.
Info: cpu: # 2017.12.12 12:57:41 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64
Info: cpu: # 2017.12.12 12:57:41 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.12.12 12:57:41 (*)   Plaintext license not found.
Info: cpu: # 2017.12.12 12:57:41 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2017.12.12 12:57:42 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64
Info: cpu: # 2017.12.12 12:57:42 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.12.12 12:57:42 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2017.12.12 12:57:42 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.12.12 12:57:42 (*)   Creating all objects for CPU
Info: cpu: # 2017.12.12 12:57:42 (*)     Testbench
Info: cpu: # 2017.12.12 12:57:43 (*)     Instruction decoding
Info: cpu: # 2017.12.12 12:57:43 (*)       Instruction fields
Info: cpu: # 2017.12.12 12:57:43 (*)       Instruction decodes
Info: cpu: # 2017.12.12 12:57:43 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2017.12.12 12:57:43 (*)       Instruction controls
Info: cpu: # 2017.12.12 12:57:43 (*)     Pipeline frontend
Info: cpu: # 2017.12.12 12:57:43 (*)     Pipeline backend
Info: cpu: # 2017.12.12 12:57:46 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.12.12 12:57:48 (*)   Creating encrypted RTL
Info: cpu: # 2017.12.12 12:57:48 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'DE2_115_SOPC_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: pin_sharer: "tristate_conduit_pin_sharer_0" instantiated altera_tristate_conduit_pin_sharer_core "pin_sharer"
Info: arbiter: "tristate_conduit_pin_sharer_0" instantiated altera_merlin_std_arbitrator "arbiter"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_012: "mm_interconnect_0" instantiated altera_merlin_router "router_012"
Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: Reusing file C:/Users/dkosaka2/Documents/DE2_115_SD_Card_Audio_Player/DE2_115_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v
Info: av_tri_s1_cfi_flash_0_uas_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "av_tri_s1_cfi_flash_0_uas_burst_adapter"
Info: Reusing file C:/Users/dkosaka2/Documents/DE2_115_SD_Card_Audio_Player/DE2_115_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Users/dkosaka2/Documents/DE2_115_SD_Card_Audio_Player/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/dkosaka2/Documents/DE2_115_SD_Card_Audio_Player/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/dkosaka2/Documents/DE2_115_SD_Card_Audio_Player/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: av_tri_s1_cfi_flash_0_uas_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "av_tri_s1_cfi_flash_0_uas_rsp_width_adapter"
Info: Reusing file C:/Users/dkosaka2/Documents/DE2_115_SD_Card_Audio_Player/DE2_115_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/dkosaka2/Documents/DE2_115_SD_Card_Audio_Player/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/dkosaka2/Documents/DE2_115_SD_Card_Audio_Player/DE2_115_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_010: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_010"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/dkosaka2/Documents/DE2_115_SD_Card_Audio_Player/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/dkosaka2/Documents/DE2_115_SD_Card_Audio_Player/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_010" instantiated error_adapter "error_adapter_0"
Info: DE2_115_SOPC: Done "DE2_115_SOPC" with 69 modules, 104 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
