// Seed: 934314039
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  for (id_4 = 1; id_4; id_1 = id_4) begin : LABEL_0
    wire id_5;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  id_8(
      .id_0(1'b0), .id_1(id_1)
  );
  supply1 id_9;
  logic [7:0] id_10, id_11;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_7
  );
  id_12 :
  assert property (@(id_9) 1)
  else id_4[1] = id_11[-1];
endmodule
