# 9.7.16.10.5.7. Layout G (M = 32)

###### 9.7.16.10.5.7. [Layout G (M = 32)](https://docs.nvidia.com/cuda/parallel-thread-execution/#tcgen05-data-path-layout-g)[](https://docs.nvidia.com/cuda/parallel-thread-execution/#tcgen05-data-path-layout-g "Permalink to this headline")

Layout organization for M = 32 is shown in
[Figure 217](https://docs.nvidia.com/cuda/parallel-thread-execution/#tcgen05-data-path-layout-g1).

![_images/tcgen05-data-path-layout-g1.png](./ptx_files/tcgen05-data-path-layout-g1.png)


Figure 217 Layout organization for M = 32[](https://docs.nvidia.com/cuda/parallel-thread-execution/#tcgen05-data-path-layout-g1 "Permalink to this image")

Addresses for the above region to be used in `tcgen05.ld` / `tcgen05.st`
is shown in [Figure 218](https://docs.nvidia.com/cuda/parallel-thread-execution/#tcgen05-data-path-layout-g2)

![_images/tcgen05-data-path-layout-g2.png](./ptx_files/tcgen05-data-path-layout-g2.png)


Figure 218 Addresses to use in `tcgen05.ld` / `tcgen05.st`[](https://docs.nvidia.com/cuda/parallel-thread-execution/#tcgen05-data-path-layout-g2 "Permalink to this image")