
*** Running vivado
    with args -log combine.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source combine.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source combine.tcl -notrace
Command: synth_design -top combine -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22568 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 338.293 ; gain = 100.098
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'combine' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/combine.v:3]
INFO: [Synth 8-6157] synthesizing module 'get1hz' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/get1hz.v:22]
	Parameter div bound to: 125000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'get1hz' (1#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/get1hz.v:22]
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'edgeDetector' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/edge_detector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'edgeDetector' (2#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/edge_detector.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:43]
INFO: [Synth 8-6155] done synthesizing module 'clock' (3#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarmClk' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:42]
INFO: [Synth 8-6155] done synthesizing module 'alarmClk' (4#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:3]
INFO: [Synth 8-6157] synthesizing module 'mmdd' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:49]
INFO: [Synth 8-6155] done synthesizing module 'mmdd' (5#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:23]
INFO: [Synth 8-6157] synthesizing module 'countClock' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:44]
INFO: [Synth 8-6155] done synthesizing module 'countClock' (6#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:23]
ERROR: [Synth 8-685] variable 'counthr' should not be used in output port connection [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/combine.v:38]
ERROR: [Synth 8-6156] failed synthesizing module 'combine' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/combine.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 392.406 ; gain = 154.211
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Jan  2 15:20:36 2024...

*** Running vivado
    with args -log combine.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source combine.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source combine.tcl -notrace
Command: synth_design -top combine -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10192 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 338.188 ; gain = 99.793
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'combine' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/combine.v:3]
INFO: [Synth 8-6157] synthesizing module 'get1hz' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/get1hz.v:22]
	Parameter div bound to: 125000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'get1hz' (1#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/get1hz.v:22]
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'edgeDetector' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/edge_detector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'edgeDetector' (2#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/edge_detector.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:43]
INFO: [Synth 8-6155] done synthesizing module 'clock' (3#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarmClk' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:42]
INFO: [Synth 8-6155] done synthesizing module 'alarmClk' (4#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:3]
INFO: [Synth 8-6157] synthesizing module 'mmdd' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:49]
INFO: [Synth 8-6155] done synthesizing module 'mmdd' (5#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:23]
INFO: [Synth 8-6157] synthesizing module 'countClock' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:43]
INFO: [Synth 8-6155] done synthesizing module 'countClock' (6#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:23]
ERROR: [Synth 8-685] variable 'counthr' should not be used in output port connection [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/combine.v:38]
ERROR: [Synth 8-6156] failed synthesizing module 'combine' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/combine.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 393.266 ; gain = 154.871
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Jan  2 15:23:12 2024...

*** Running vivado
    with args -log combine.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source combine.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source combine.tcl -notrace
Command: synth_design -top combine -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14708 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 338.262 ; gain = 100.449
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'combine' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/combine.v:3]
INFO: [Synth 8-6157] synthesizing module 'get1hz' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/get1hz.v:22]
	Parameter div bound to: 125000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'get1hz' (1#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/get1hz.v:22]
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'edgeDetector' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/edge_detector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'edgeDetector' (2#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/edge_detector.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:43]
INFO: [Synth 8-6155] done synthesizing module 'clock' (3#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarmClk' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:42]
INFO: [Synth 8-6155] done synthesizing module 'alarmClk' (4#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:3]
INFO: [Synth 8-6157] synthesizing module 'mmdd' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:49]
INFO: [Synth 8-6155] done synthesizing module 'mmdd' (5#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:23]
INFO: [Synth 8-6157] synthesizing module 'countClock' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:43]
INFO: [Synth 8-6155] done synthesizing module 'countClock' (6#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:23]
ERROR: [Synth 8-685] variable 'counthr' should not be used in output port connection [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/combine.v:38]
ERROR: [Synth 8-6156] failed synthesizing module 'combine' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/combine.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 393.301 ; gain = 155.488
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Jan  2 15:58:05 2024...

*** Running vivado
    with args -log combine.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source combine.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source combine.tcl -notrace
Command: synth_design -top combine -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11588 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 338.859 ; gain = 100.805
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'combine' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/combine.v:3]
INFO: [Synth 8-6157] synthesizing module 'get1hz' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/get1hz.v:22]
	Parameter div bound to: 125000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'get1hz' (1#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/get1hz.v:22]
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'edgeDetector' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/edge_detector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'edgeDetector' (2#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/edge_detector.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:43]
INFO: [Synth 8-6155] done synthesizing module 'clock' (3#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarmClk' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:42]
INFO: [Synth 8-6155] done synthesizing module 'alarmClk' (4#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:3]
INFO: [Synth 8-6157] synthesizing module 'mmdd' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:49]
INFO: [Synth 8-6155] done synthesizing module 'mmdd' (5#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:23]
INFO: [Synth 8-6157] synthesizing module 'countClock' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:43]
INFO: [Synth 8-6155] done synthesizing module 'countClock' (6#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:23]
ERROR: [Synth 8-685] variable 'counthr_tmp' should not be used in output port connection [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/combine.v:38]
ERROR: [Synth 8-6156] failed synthesizing module 'combine' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/combine.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 393.738 ; gain = 155.684
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Jan  2 15:59:23 2024...

*** Running vivado
    with args -log combine.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source combine.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source combine.tcl -notrace
Command: synth_design -top combine -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26800 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 338.184 ; gain = 100.418
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'combine' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/combine.v:3]
INFO: [Synth 8-6157] synthesizing module 'get1hz' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/get1hz.v:22]
	Parameter div bound to: 125000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'get1hz' (1#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/get1hz.v:22]
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'edgeDetector' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/edge_detector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'edgeDetector' (2#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/edge_detector.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:43]
INFO: [Synth 8-6155] done synthesizing module 'clock' (3#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarmClk' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:42]
INFO: [Synth 8-6155] done synthesizing module 'alarmClk' (4#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:3]
INFO: [Synth 8-6157] synthesizing module 'mmdd' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:49]
INFO: [Synth 8-6155] done synthesizing module 'mmdd' (5#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:23]
INFO: [Synth 8-6157] synthesizing module 'countClock' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:43]
INFO: [Synth 8-6155] done synthesizing module 'countClock' (6#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:23]
INFO: [Synth 8-6157] synthesizing module 'policeSiren' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/policeSiren.v:23]
	Parameter Div bound to: 125000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'policeSiren' (7#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/policeSiren.v:23]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/Module_Support.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display' (8#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/Module_Support.v:23]
WARNING: [Synth 8-3848] Net timeout_on in module/entity combine does not have driver. [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/combine.v:13]
INFO: [Synth 8-6155] done synthesizing module 'combine' (9#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/combine.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 392.855 ; gain = 155.090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin alert:enb_count to constant 0 [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/combine.v:40]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 392.855 ; gain = 155.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 392.855 ; gain = 155.090
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/combine_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/combine_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 754.598 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 754.598 ; gain = 516.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 754.598 ; gain = 516.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 754.598 ; gain = 516.832
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "enb0" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "min" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a_hr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a_min" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "counthr_tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "countmin_tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "countsec_tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "countflag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 754.598 ; gain = 516.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 16    
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 10    
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 43    
	   5 Input      6 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 11    
	   4 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 28    
	   5 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module combine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 9     
	   4 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module get1hz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module edgeDetector 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 5     
+---Registers : 
	                6 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 6     
	   5 Input      6 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module alarmClk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module mmdd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 30    
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 1     
Module countClock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module policeSiren 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "enb0" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\alert/counter_blue_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\alert/counter_blue_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\alert/counter_blue_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\alert/counter_blue_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\alert/counter_blue_reg[0] )
INFO: [Synth 8-3886] merging instance 'counting/e2/sig_ly_reg[0]' (FD) to 'monthDate/e2/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e2/sig_ly_reg[1]' (FD) to 'monthDate/e2/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'counting/e0/sig_ly_reg[0]' (FD) to 'monthDate/e0/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e0/sig_ly_reg[1]' (FD) to 'monthDate/e0/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'counting/e1/sig_ly_reg[0]' (FD) to 'monthDate/e1/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e1/sig_ly_reg[1]' (FD) to 'monthDate/e1/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'counting/e3/sig_ly_reg[0]' (FD) to 'monthDate/e3/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e3/sig_ly_reg[1]' (FD) to 'monthDate/e3/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e0/sig_ly_reg[0]' (FD) to 'dc/e0/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e0/sig_ly_reg[1]' (FD) to 'dc/e0/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e1/sig_ly_reg[0]' (FD) to 'dc/e1/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e1/sig_ly_reg[1]' (FD) to 'dc/e1/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e2/sig_ly_reg[0]' (FD) to 'dc/e2/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e2/sig_ly_reg[1]' (FD) to 'dc/e2/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e3/sig_ly_reg[0]' (FD) to 'dc/e3/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e3/sig_ly_reg[1]' (FD) to 'dc/e3/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e2/sig_ly_reg[0]' (FD) to 'dc/e2/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e2/sig_ly_reg[1]' (FD) to 'dc/e2/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e3/sig_ly_reg[0]' (FD) to 'dc/e3/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e3/sig_ly_reg[1]' (FD) to 'dc/e3/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e1/sig_ly_reg[0]' (FD) to 'dc/e1/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e1/sig_ly_reg[1]' (FD) to 'dc/e1/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e0/sig_ly_reg[0]' (FD) to 'dc/e0/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e0/sig_ly_reg[1]' (FD) to 'dc/e0/sig_ly_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\alert/counter_blue_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\alert/counter_blue_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\alert/counter_blue_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\alert/counter_blue_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\alert/counter_blue_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\alert/counter_blue_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\alert/counter_blue_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\alert/counter_blue_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\alert/counter_blue_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\alert/counter_blue_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\alert/counter_blue_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\alert/counter_blue_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\alert/counter_blue_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\alert/counter_blue_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\alert/counter_blue_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\alert/counter_blue_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\alert/counter_blue_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\alert/counter_blue_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\alert/counter_blue_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\alert/counter_blue_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\alert/counter_blue_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\alert/counter_blue_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\alert/counter_blue_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\alert/clk_out_blue_reg )
WARNING: [Synth 8-3332] Sequential element (counting/countflag_reg) is unused and will be removed from module combine.
WARNING: [Synth 8-3332] Sequential element (alert/clk_out_blue_reg) is unused and will be removed from module combine.
INFO: [Synth 8-3886] merging instance 'led3_reg_reg[3]' (FDE) to 'led1_reg_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\counting/counthr_tmp_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 754.598 ; gain = 516.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 754.598 ; gain = 516.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 754.734 ; gain = 516.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (dc/hour_reg[5]) is unused and will be removed from module combine.
WARNING: [Synth 8-3332] Sequential element (alarm/a_hr_reg[5]) is unused and will be removed from module combine.
WARNING: [Synth 8-3332] Sequential element (monthDate/mm_reg[5]) is unused and will be removed from module combine.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 784.762 ; gain = 546.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 784.762 ; gain = 546.996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 784.762 ; gain = 546.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 784.762 ; gain = 546.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 784.762 ; gain = 546.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 784.762 ; gain = 546.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 784.762 ; gain = 546.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    15|
|3     |LUT1   |     6|
|4     |LUT2   |    24|
|5     |LUT3   |    34|
|6     |LUT4   |    81|
|7     |LUT5   |    45|
|8     |LUT6   |   140|
|9     |MUXF7  |     1|
|10    |FDRE   |   144|
|11    |FDSE   |     6|
|12    |IBUF   |     7|
|13    |OBUF   |    44|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------------+------+
|      |Instance    |Module         |Cells |
+------+------------+---------------+------+
|1     |top         |               |   548|
|2     |  alarm     |alarmClk       |    47|
|3     |  alert     |policeSiren    |    50|
|4     |  counting  |countClock     |    57|
|5     |  dc        |clock          |   121|
|6     |    e0      |edgeDetector   |    14|
|7     |    e1      |edgeDetector_5 |    16|
|8     |    e2      |edgeDetector_6 |    19|
|9     |    e3      |edgeDetector_7 |     7|
|10    |  dis1      |display        |     1|
|11    |  dis2      |display_0      |     1|
|12    |  dis3      |display_1      |     1|
|13    |  dis4      |display_2      |     1|
|14    |  dis5      |display_3      |     1|
|15    |  dis6      |display_4      |     1|
|16    |  get       |get1hz         |    52|
|17    |  monthDate |mmdd           |    85|
+------+------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 784.762 ; gain = 546.996
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 784.762 ; gain = 185.254
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 784.762 ; gain = 546.996
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 784.762 ; gain = 560.156
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.runs/synth_1/combine.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file combine_utilization_synth.rpt -pb combine_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 784.762 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jan  2 16:00:31 2024...

*** Running vivado
    with args -log combine.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source combine.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source combine.tcl -notrace
Command: synth_design -top combine -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13908 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 337.992 ; gain = 100.008
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'combine' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/combine.v:3]
INFO: [Synth 8-6157] synthesizing module 'get1hz' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/get1hz.v:22]
	Parameter div bound to: 125000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'get1hz' (1#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/get1hz.v:22]
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'edgeDetector' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/edge_detector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'edgeDetector' (2#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/edge_detector.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:43]
INFO: [Synth 8-6155] done synthesizing module 'clock' (3#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarmClk' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:42]
INFO: [Synth 8-6155] done synthesizing module 'alarmClk' (4#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:3]
INFO: [Synth 8-6157] synthesizing module 'mmdd' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:49]
INFO: [Synth 8-6155] done synthesizing module 'mmdd' (5#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:23]
INFO: [Synth 8-6157] synthesizing module 'countClock' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:43]
INFO: [Synth 8-6155] done synthesizing module 'countClock' (6#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:23]
INFO: [Synth 8-6157] synthesizing module 'policeSiren' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/policeSiren.v:23]
	Parameter Div bound to: 125000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'policeSiren' (7#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/policeSiren.v:23]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/Module_Support.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display' (8#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/Module_Support.v:23]
INFO: [Synth 8-6155] done synthesizing module 'combine' (9#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/combine.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 393.121 ; gain = 155.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 393.121 ; gain = 155.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 393.121 ; gain = 155.137
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/combine_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/combine_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 755.191 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 755.191 ; gain = 517.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 755.191 ; gain = 517.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 755.191 ; gain = 517.207
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "enb0" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "min" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a_hr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a_min" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "counthr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "countmin" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "countsec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "countflag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 755.191 ; gain = 517.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 19    
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 10    
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 55    
	   5 Input      6 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 11    
	   4 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 39    
	   5 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module combine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 9     
	   4 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module get1hz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module edgeDetector 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 5     
+---Registers : 
	                6 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 6     
	   5 Input      6 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module alarmClk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module mmdd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 30    
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 1     
Module countClock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 6     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 15    
Module policeSiren 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "enb0" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'counting/e2/sig_ly_reg[0]' (FD) to 'monthDate/e2/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e2/sig_ly_reg[1]' (FD) to 'monthDate/e2/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'counting/e0/sig_ly_reg[0]' (FD) to 'monthDate/e0/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e0/sig_ly_reg[1]' (FD) to 'monthDate/e0/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'counting/e1/sig_ly_reg[0]' (FD) to 'monthDate/e1/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e1/sig_ly_reg[1]' (FD) to 'monthDate/e1/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'counting/e3/sig_ly_reg[0]' (FD) to 'monthDate/e3/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e3/sig_ly_reg[1]' (FD) to 'monthDate/e3/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e0/sig_ly_reg[0]' (FD) to 'dc/e0/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e0/sig_ly_reg[1]' (FD) to 'dc/e0/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e1/sig_ly_reg[0]' (FD) to 'dc/e1/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e1/sig_ly_reg[1]' (FD) to 'dc/e1/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e2/sig_ly_reg[0]' (FD) to 'dc/e2/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e2/sig_ly_reg[1]' (FD) to 'dc/e2/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e3/sig_ly_reg[0]' (FD) to 'dc/e3/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e3/sig_ly_reg[1]' (FD) to 'dc/e3/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e2/sig_ly_reg[0]' (FD) to 'dc/e2/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e2/sig_ly_reg[1]' (FD) to 'dc/e2/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e3/sig_ly_reg[0]' (FD) to 'dc/e3/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e3/sig_ly_reg[1]' (FD) to 'dc/e3/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e1/sig_ly_reg[0]' (FD) to 'dc/e1/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e1/sig_ly_reg[1]' (FD) to 'dc/e1/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e0/sig_ly_reg[0]' (FD) to 'dc/e0/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e0/sig_ly_reg[1]' (FD) to 'dc/e0/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'led3_reg_reg[3]' (FDE) to 'led1_reg_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 755.191 ; gain = 517.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 756.258 ; gain = 518.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 756.789 ; gain = 518.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (dc/hour_reg[5]) is unused and will be removed from module combine.
WARNING: [Synth 8-3332] Sequential element (alarm/a_hr_reg[5]) is unused and will be removed from module combine.
WARNING: [Synth 8-3332] Sequential element (monthDate/mm_reg[5]) is unused and will be removed from module combine.
WARNING: [Synth 8-3332] Sequential element (counting/counthr_reg[5]) is unused and will be removed from module combine.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 787.938 ; gain = 549.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 787.938 ; gain = 549.953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 787.938 ; gain = 549.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 787.938 ; gain = 549.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 787.938 ; gain = 549.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 787.938 ; gain = 549.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 787.938 ; gain = 549.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    22|
|3     |LUT1   |     5|
|4     |LUT2   |    23|
|5     |LUT3   |    41|
|6     |LUT4   |    87|
|7     |LUT5   |    51|
|8     |LUT6   |   151|
|9     |MUXF7  |     1|
|10    |FDRE   |   177|
|11    |FDSE   |     4|
|12    |IBUF   |     7|
|13    |OBUF   |    44|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------------+------+
|      |Instance    |Module         |Cells |
+------+------------+---------------+------+
|1     |top         |               |   614|
|2     |  alarm     |alarmClk       |    47|
|3     |  alert     |policeSiren    |   100|
|4     |  counting  |countClock     |    77|
|5     |  dc        |clock          |   119|
|6     |    e0      |edgeDetector   |    14|
|7     |    e1      |edgeDetector_5 |    13|
|8     |    e2      |edgeDetector_6 |    18|
|9     |    e3      |edgeDetector_7 |    10|
|10    |  dis1      |display        |     1|
|11    |  dis2      |display_0      |     1|
|12    |  dis3      |display_1      |     1|
|13    |  dis4      |display_2      |     1|
|14    |  dis5      |display_3      |     1|
|15    |  dis6      |display_4      |     1|
|16    |  get       |get1hz         |    52|
|17    |  monthDate |mmdd           |    86|
+------+------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 787.938 ; gain = 549.953
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 787.938 ; gain = 187.883
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 787.938 ; gain = 549.953
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 787.938 ; gain = 563.227
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.runs/synth_1/combine.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file combine_utilization_synth.rpt -pb combine_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 787.938 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jan  2 16:05:02 2024...

*** Running vivado
    with args -log combine.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source combine.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source combine.tcl -notrace
Command: synth_design -top combine -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27284 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 338.242 ; gain = 100.043
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'combine' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/combine.v:3]
INFO: [Synth 8-6157] synthesizing module 'get1hz' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/get1hz.v:22]
	Parameter div bound to: 125000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'get1hz' (1#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/get1hz.v:22]
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'edgeDetector' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/edge_detector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'edgeDetector' (2#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/edge_detector.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:43]
INFO: [Synth 8-6155] done synthesizing module 'clock' (3#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarmClk' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:47]
INFO: [Synth 8-6155] done synthesizing module 'alarmClk' (4#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:3]
INFO: [Synth 8-6157] synthesizing module 'mmdd' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:49]
INFO: [Synth 8-6155] done synthesizing module 'mmdd' (5#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:23]
INFO: [Synth 8-6157] synthesizing module 'countClock' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:44]
INFO: [Synth 8-6155] done synthesizing module 'countClock' (6#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:23]
INFO: [Synth 8-6157] synthesizing module 'policeSiren' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/policeSiren.v:23]
	Parameter Div bound to: 125000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'policeSiren' (7#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/policeSiren.v:23]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/Module_Support.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display' (8#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/Module_Support.v:23]
INFO: [Synth 8-6155] done synthesizing module 'combine' (9#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/combine.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 393.551 ; gain = 155.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 393.551 ; gain = 155.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 393.551 ; gain = 155.352
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/combine_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/combine_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 755.754 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 755.754 ; gain = 517.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 755.754 ; gain = 517.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 755.754 ; gain = 517.555
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "enb0" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "min" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a_hr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a_min" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "counthr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "countmin" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "countsec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "countflag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 755.754 ; gain = 517.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 19    
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 10    
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 55    
	   5 Input      6 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 11    
	   4 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 39    
	   5 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module combine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 9     
	   4 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module get1hz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module edgeDetector 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 5     
+---Registers : 
	                6 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 6     
	   5 Input      6 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module alarmClk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module mmdd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 30    
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 1     
Module countClock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 6     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 15    
Module policeSiren 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "enb0" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'counting/e2/sig_ly_reg[0]' (FD) to 'monthDate/e2/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e2/sig_ly_reg[1]' (FD) to 'monthDate/e2/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'counting/e0/sig_ly_reg[0]' (FD) to 'monthDate/e0/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e0/sig_ly_reg[1]' (FD) to 'monthDate/e0/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'counting/e1/sig_ly_reg[0]' (FD) to 'monthDate/e1/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e1/sig_ly_reg[1]' (FD) to 'monthDate/e1/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'counting/e3/sig_ly_reg[0]' (FD) to 'monthDate/e3/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e3/sig_ly_reg[1]' (FD) to 'monthDate/e3/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e0/sig_ly_reg[0]' (FD) to 'dc/e0/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e0/sig_ly_reg[1]' (FD) to 'dc/e0/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e1/sig_ly_reg[0]' (FD) to 'dc/e1/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e1/sig_ly_reg[1]' (FD) to 'dc/e1/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e2/sig_ly_reg[0]' (FD) to 'dc/e2/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e2/sig_ly_reg[1]' (FD) to 'dc/e2/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e3/sig_ly_reg[0]' (FD) to 'dc/e3/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e3/sig_ly_reg[1]' (FD) to 'dc/e3/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e2/sig_ly_reg[0]' (FD) to 'dc/e2/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e2/sig_ly_reg[1]' (FD) to 'dc/e2/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e3/sig_ly_reg[0]' (FD) to 'dc/e3/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e3/sig_ly_reg[1]' (FD) to 'dc/e3/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e1/sig_ly_reg[0]' (FD) to 'dc/e1/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e1/sig_ly_reg[1]' (FD) to 'dc/e1/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e0/sig_ly_reg[0]' (FD) to 'dc/e0/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e0/sig_ly_reg[1]' (FD) to 'dc/e0/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'led3_reg_reg[3]' (FDE) to 'led1_reg_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 755.754 ; gain = 517.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 755.754 ; gain = 517.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 755.754 ; gain = 517.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (dc/hour_reg[5]) is unused and will be removed from module combine.
WARNING: [Synth 8-3332] Sequential element (alarm/a_hr_reg[5]) is unused and will be removed from module combine.
WARNING: [Synth 8-3332] Sequential element (monthDate/mm_reg[5]) is unused and will be removed from module combine.
WARNING: [Synth 8-3332] Sequential element (counting/counthr_reg[5]) is unused and will be removed from module combine.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 784.559 ; gain = 546.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 784.559 ; gain = 546.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 784.559 ; gain = 546.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 784.559 ; gain = 546.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 784.559 ; gain = 546.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 784.559 ; gain = 546.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 784.559 ; gain = 546.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    22|
|3     |LUT1   |     5|
|4     |LUT2   |    23|
|5     |LUT3   |    39|
|6     |LUT4   |    90|
|7     |LUT5   |    45|
|8     |LUT6   |   161|
|9     |MUXF7  |     1|
|10    |FDRE   |   177|
|11    |FDSE   |     5|
|12    |IBUF   |     7|
|13    |OBUF   |    44|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------------+------+
|      |Instance    |Module         |Cells |
+------+------------+---------------+------+
|1     |top         |               |   620|
|2     |  alarm     |alarmClk       |    47|
|3     |  alert     |policeSiren    |   100|
|4     |  counting  |countClock     |    74|
|5     |  dc        |clock          |   119|
|6     |    e0      |edgeDetector   |    12|
|7     |    e1      |edgeDetector_5 |    16|
|8     |    e2      |edgeDetector_6 |    19|
|9     |    e3      |edgeDetector_7 |     7|
|10    |  dis1      |display        |     1|
|11    |  dis2      |display_0      |     1|
|12    |  dis3      |display_1      |     1|
|13    |  dis4      |display_2      |     1|
|14    |  dis5      |display_3      |     1|
|15    |  dis6      |display_4      |     1|
|16    |  get       |get1hz         |    52|
|17    |  monthDate |mmdd           |    91|
+------+------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 784.559 ; gain = 546.359
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 784.559 ; gain = 184.156
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 784.559 ; gain = 546.359
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 784.559 ; gain = 559.457
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.runs/synth_1/combine.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file combine_utilization_synth.rpt -pb combine_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 784.559 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jan  2 19:44:18 2024...

*** Running vivado
    with args -log combine.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source combine.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source combine.tcl -notrace
Command: synth_design -top combine -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18164 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 338.180 ; gain = 100.211
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'combine' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/combine.v:3]
INFO: [Synth 8-6157] synthesizing module 'get1hz' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/get1hz.v:22]
	Parameter div bound to: 125000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'get1hz' (1#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/get1hz.v:22]
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'edgeDetector' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/edge_detector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'edgeDetector' (2#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/edge_detector.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:43]
INFO: [Synth 8-6155] done synthesizing module 'clock' (3#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarmClk' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:47]
INFO: [Synth 8-6155] done synthesizing module 'alarmClk' (4#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:3]
INFO: [Synth 8-6157] synthesizing module 'mmdd' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:49]
INFO: [Synth 8-6155] done synthesizing module 'mmdd' (5#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:23]
INFO: [Synth 8-6157] synthesizing module 'countClock' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:44]
INFO: [Synth 8-6155] done synthesizing module 'countClock' (6#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:23]
INFO: [Synth 8-6157] synthesizing module 'policeSiren' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/policeSiren.v:23]
	Parameter Div bound to: 125000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'policeSiren' (7#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/policeSiren.v:23]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/Module_Support.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display' (8#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/Module_Support.v:23]
INFO: [Synth 8-6155] done synthesizing module 'combine' (9#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/combine.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 393.051 ; gain = 155.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 393.051 ; gain = 155.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 393.051 ; gain = 155.082
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/combine_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/combine_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 754.223 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 754.223 ; gain = 516.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 754.223 ; gain = 516.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 754.223 ; gain = 516.254
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "enb0" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "min" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a_hr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a_min" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "counthr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "countmin" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "countsec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "countflag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 754.223 ; gain = 516.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 19    
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 10    
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 55    
	   5 Input      6 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 11    
	   4 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 38    
	   5 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module combine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 9     
	   4 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module get1hz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module edgeDetector 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 5     
+---Registers : 
	                6 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 6     
	   5 Input      6 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module alarmClk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module mmdd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 30    
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 1     
Module countClock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 6     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module policeSiren 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "enb0" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'counting/e2/sig_ly_reg[0]' (FD) to 'monthDate/e2/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e2/sig_ly_reg[1]' (FD) to 'monthDate/e2/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'counting/e0/sig_ly_reg[0]' (FD) to 'monthDate/e0/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e0/sig_ly_reg[1]' (FD) to 'monthDate/e0/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'counting/e1/sig_ly_reg[0]' (FD) to 'monthDate/e1/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e1/sig_ly_reg[1]' (FD) to 'monthDate/e1/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'counting/e3/sig_ly_reg[0]' (FD) to 'monthDate/e3/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e3/sig_ly_reg[1]' (FD) to 'monthDate/e3/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e0/sig_ly_reg[0]' (FD) to 'dc/e0/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e0/sig_ly_reg[1]' (FD) to 'dc/e0/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e1/sig_ly_reg[0]' (FD) to 'dc/e1/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e1/sig_ly_reg[1]' (FD) to 'dc/e1/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e2/sig_ly_reg[0]' (FD) to 'dc/e2/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e2/sig_ly_reg[1]' (FD) to 'dc/e2/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e3/sig_ly_reg[0]' (FD) to 'dc/e3/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e3/sig_ly_reg[1]' (FD) to 'dc/e3/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e2/sig_ly_reg[0]' (FD) to 'dc/e2/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e2/sig_ly_reg[1]' (FD) to 'dc/e2/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e3/sig_ly_reg[0]' (FD) to 'dc/e3/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e3/sig_ly_reg[1]' (FD) to 'dc/e3/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e1/sig_ly_reg[0]' (FD) to 'dc/e1/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e1/sig_ly_reg[1]' (FD) to 'dc/e1/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e0/sig_ly_reg[0]' (FD) to 'dc/e0/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e0/sig_ly_reg[1]' (FD) to 'dc/e0/sig_ly_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\counting/timeout_reg )
WARNING: [Synth 8-3332] Sequential element (counting/timeout_reg) is unused and will be removed from module combine.
INFO: [Synth 8-3886] merging instance 'led3_reg_reg[3]' (FDE) to 'led1_reg_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 754.223 ; gain = 516.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 754.223 ; gain = 516.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 754.223 ; gain = 516.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (dc/hour_reg[5]) is unused and will be removed from module combine.
WARNING: [Synth 8-3332] Sequential element (alarm/a_hr_reg[5]) is unused and will be removed from module combine.
WARNING: [Synth 8-3332] Sequential element (monthDate/mm_reg[5]) is unused and will be removed from module combine.
WARNING: [Synth 8-3332] Sequential element (counting/counthr_reg[5]) is unused and will be removed from module combine.
INFO: [Synth 8-3886] merging instance 'led5_reg_reg[3]' (FDE) to 'led1_reg_reg[3]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 783.559 ; gain = 545.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 783.559 ; gain = 545.590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 783.559 ; gain = 545.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 783.559 ; gain = 545.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 783.559 ; gain = 545.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 783.559 ; gain = 545.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 783.559 ; gain = 545.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    22|
|3     |LUT1   |     5|
|4     |LUT2   |    23|
|5     |LUT3   |    36|
|6     |LUT4   |    82|
|7     |LUT5   |    47|
|8     |LUT6   |   163|
|9     |MUXF7  |     3|
|10    |FDRE   |   176|
|11    |FDSE   |     4|
|12    |IBUF   |     7|
|13    |OBUF   |    44|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------------+------+
|      |Instance    |Module         |Cells |
+------+------------+---------------+------+
|1     |top         |               |   613|
|2     |  alarm     |alarmClk       |    48|
|3     |  alert     |policeSiren    |    99|
|4     |  counting  |countClock     |    79|
|5     |  dc        |clock          |   126|
|6     |    e0      |edgeDetector   |    15|
|7     |    e1      |edgeDetector_5 |    13|
|8     |    e2      |edgeDetector_6 |    26|
|9     |    e3      |edgeDetector_7 |     6|
|10    |  dis1      |display        |     1|
|11    |  dis2      |display_0      |     1|
|12    |  dis3      |display_1      |     1|
|13    |  dis4      |display_2      |     1|
|14    |  dis5      |display_3      |     1|
|15    |  dis6      |display_4      |     1|
|16    |  get       |get1hz         |    51|
|17    |  monthDate |mmdd           |    76|
+------+------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 783.559 ; gain = 545.590
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 783.559 ; gain = 184.418
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 783.559 ; gain = 545.590
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 783.559 ; gain = 558.723
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.runs/synth_1/combine.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file combine_utilization_synth.rpt -pb combine_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 783.559 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jan  2 20:18:56 2024...

*** Running vivado
    with args -log combine.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source combine.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source combine.tcl -notrace
Command: synth_design -top combine -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28716 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 338.145 ; gain = 100.352
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'combine' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/combine.v:3]
INFO: [Synth 8-6157] synthesizing module 'get1hz' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/get1hz.v:22]
	Parameter div bound to: 125000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'get1hz' (1#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/get1hz.v:22]
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'edgeDetector' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/edge_detector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'edgeDetector' (2#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/edge_detector.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:43]
INFO: [Synth 8-6155] done synthesizing module 'clock' (3#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarmClk' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:47]
INFO: [Synth 8-6155] done synthesizing module 'alarmClk' (4#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:3]
INFO: [Synth 8-6157] synthesizing module 'mmdd' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:49]
INFO: [Synth 8-6155] done synthesizing module 'mmdd' (5#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:23]
INFO: [Synth 8-6157] synthesizing module 'countClock' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:44]
WARNING: [Synth 8-3848] Net timeout in module/entity countClock does not have driver. [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:29]
INFO: [Synth 8-6155] done synthesizing module 'countClock' (6#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:23]
INFO: [Synth 8-6157] synthesizing module 'policeSiren' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/policeSiren.v:23]
	Parameter Div bound to: 125000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'policeSiren' (7#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/policeSiren.v:23]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/Module_Support.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display' (8#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/Module_Support.v:23]
INFO: [Synth 8-6155] done synthesizing module 'combine' (9#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/combine.v:3]
WARNING: [Synth 8-3331] design countClock has unconnected port timeout
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 392.523 ; gain = 154.730
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 392.523 ; gain = 154.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 392.523 ; gain = 154.730
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/combine_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/combine_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 755.402 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 755.402 ; gain = 517.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 755.402 ; gain = 517.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 755.402 ; gain = 517.609
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "enb0" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "min" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a_hr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a_min" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "counthr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "countmin" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "countsec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "countflag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 755.402 ; gain = 517.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 19    
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 10    
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 55    
	   5 Input      6 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 11    
	   4 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 38    
	   5 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module combine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 9     
	   4 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module get1hz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module edgeDetector 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 5     
+---Registers : 
	                6 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 6     
	   5 Input      6 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module alarmClk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module mmdd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 30    
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 1     
Module countClock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 6     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module policeSiren 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "enb0" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design countClock has unconnected port timeout
INFO: [Synth 8-3886] merging instance 'counting/e2/sig_ly_reg[0]' (FD) to 'monthDate/e2/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e2/sig_ly_reg[1]' (FD) to 'monthDate/e2/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'counting/e0/sig_ly_reg[0]' (FD) to 'monthDate/e0/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e0/sig_ly_reg[1]' (FD) to 'monthDate/e0/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'counting/e1/sig_ly_reg[0]' (FD) to 'monthDate/e1/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e1/sig_ly_reg[1]' (FD) to 'monthDate/e1/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'counting/e3/sig_ly_reg[0]' (FD) to 'monthDate/e3/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e3/sig_ly_reg[1]' (FD) to 'monthDate/e3/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e0/sig_ly_reg[0]' (FD) to 'dc/e0/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e0/sig_ly_reg[1]' (FD) to 'dc/e0/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e1/sig_ly_reg[0]' (FD) to 'dc/e1/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e1/sig_ly_reg[1]' (FD) to 'dc/e1/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e2/sig_ly_reg[0]' (FD) to 'dc/e2/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e2/sig_ly_reg[1]' (FD) to 'dc/e2/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e3/sig_ly_reg[0]' (FD) to 'dc/e3/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e3/sig_ly_reg[1]' (FD) to 'dc/e3/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e2/sig_ly_reg[0]' (FD) to 'dc/e2/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e2/sig_ly_reg[1]' (FD) to 'dc/e2/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e3/sig_ly_reg[0]' (FD) to 'dc/e3/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e3/sig_ly_reg[1]' (FD) to 'dc/e3/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e1/sig_ly_reg[0]' (FD) to 'dc/e1/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e1/sig_ly_reg[1]' (FD) to 'dc/e1/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e0/sig_ly_reg[0]' (FD) to 'dc/e0/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e0/sig_ly_reg[1]' (FD) to 'dc/e0/sig_ly_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\alert/clk_out_blue_reg )
INFO: [Synth 8-3886] merging instance 'led3_reg_reg[3]' (FDE) to 'led1_reg_reg[3]'
WARNING: [Synth 8-3332] Sequential element (alert/clk_out_blue_reg) is unused and will be removed from module combine.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 755.402 ; gain = 517.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 755.402 ; gain = 517.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 755.402 ; gain = 517.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (dc/hour_reg[5]) is unused and will be removed from module combine.
WARNING: [Synth 8-3332] Sequential element (alarm/a_hr_reg[5]) is unused and will be removed from module combine.
WARNING: [Synth 8-3332] Sequential element (monthDate/mm_reg[5]) is unused and will be removed from module combine.
WARNING: [Synth 8-3332] Sequential element (counting/counthr_reg[5]) is unused and will be removed from module combine.
INFO: [Synth 8-3886] merging instance 'led5_reg_reg[3]' (FDE) to 'led1_reg_reg[3]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 783.520 ; gain = 545.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 783.520 ; gain = 545.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 783.520 ; gain = 545.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 783.520 ; gain = 545.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 783.520 ; gain = 545.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 783.520 ; gain = 545.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 783.520 ; gain = 545.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    15|
|3     |LUT1   |     4|
|4     |LUT2   |    27|
|5     |LUT3   |    32|
|6     |LUT4   |    88|
|7     |LUT5   |    39|
|8     |LUT6   |   153|
|9     |MUXF7  |     3|
|10    |FDRE   |   147|
|11    |FDSE   |     4|
|12    |IBUF   |     7|
|13    |OBUF   |    44|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------------+------+
|      |Instance    |Module         |Cells |
+------+------------+---------------+------+
|1     |top         |               |   564|
|2     |  alarm     |alarmClk       |    49|
|3     |  alert     |policeSiren    |    50|
|4     |  counting  |countClock     |    79|
|5     |  dc        |clock          |   120|
|6     |    e0      |edgeDetector   |    16|
|7     |    e1      |edgeDetector_5 |    12|
|8     |    e2      |edgeDetector_6 |    23|
|9     |    e3      |edgeDetector_7 |     4|
|10    |  dis1      |display        |     1|
|11    |  dis2      |display_0      |     1|
|12    |  dis3      |display_1      |     1|
|13    |  dis4      |display_2      |     1|
|14    |  dis5      |display_3      |     1|
|15    |  dis6      |display_4      |     1|
|16    |  get       |get1hz         |    51|
|17    |  monthDate |mmdd           |    80|
+------+------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 783.520 ; gain = 545.727
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 783.520 ; gain = 182.848
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 783.520 ; gain = 545.727
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 783.520 ; gain = 558.375
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.runs/synth_1/combine.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file combine_utilization_synth.rpt -pb combine_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 783.520 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jan  2 20:22:13 2024...

*** Running vivado
    with args -log combine.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source combine.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source combine.tcl -notrace
Command: synth_design -top combine -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20492 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 338.695 ; gain = 100.543
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'combine' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/combine.v:3]
INFO: [Synth 8-6157] synthesizing module 'get1hz' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/get1hz.v:22]
	Parameter div bound to: 125000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'get1hz' (1#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/get1hz.v:22]
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'edgeDetector' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/edge_detector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'edgeDetector' (2#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/edge_detector.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:43]
INFO: [Synth 8-6155] done synthesizing module 'clock' (3#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarmClk' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:47]
INFO: [Synth 8-6155] done synthesizing module 'alarmClk' (4#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:3]
INFO: [Synth 8-6157] synthesizing module 'mmdd' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:49]
INFO: [Synth 8-6155] done synthesizing module 'mmdd' (5#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:23]
INFO: [Synth 8-6157] synthesizing module 'countClock' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:44]
WARNING: [Synth 8-3848] Net timeout in module/entity countClock does not have driver. [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:29]
INFO: [Synth 8-6155] done synthesizing module 'countClock' (6#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:23]
INFO: [Synth 8-6157] synthesizing module 'policeSiren' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/policeSiren.v:23]
	Parameter Div bound to: 125000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'policeSiren' (7#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/policeSiren.v:23]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/Module_Support.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display' (8#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/Module_Support.v:23]
INFO: [Synth 8-6155] done synthesizing module 'combine' (9#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/combine.v:3]
WARNING: [Synth 8-3331] design countClock has unconnected port timeout
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 393.211 ; gain = 155.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 393.211 ; gain = 155.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 393.211 ; gain = 155.059
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/combine_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/combine_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 754.832 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 754.832 ; gain = 516.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 754.832 ; gain = 516.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 754.832 ; gain = 516.680
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "enb0" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "min" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a_hr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a_min" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "counthr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "countmin" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "countsec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "countflag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 754.832 ; gain = 516.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 19    
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 10    
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 54    
	   5 Input      6 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 11    
	   4 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 40    
	   5 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module combine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 9     
	   4 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module get1hz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module edgeDetector 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 5     
+---Registers : 
	                6 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 6     
	   5 Input      6 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module alarmClk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module mmdd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 30    
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 1     
Module countClock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 6     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
Module policeSiren 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "enb0" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design countClock has unconnected port timeout
INFO: [Synth 8-3886] merging instance 'counting/e2/sig_ly_reg[0]' (FD) to 'monthDate/e2/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e2/sig_ly_reg[1]' (FD) to 'monthDate/e2/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'counting/e0/sig_ly_reg[0]' (FD) to 'monthDate/e0/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e0/sig_ly_reg[1]' (FD) to 'monthDate/e0/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'counting/e1/sig_ly_reg[0]' (FD) to 'monthDate/e1/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e1/sig_ly_reg[1]' (FD) to 'monthDate/e1/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'counting/e3/sig_ly_reg[0]' (FD) to 'monthDate/e3/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e3/sig_ly_reg[1]' (FD) to 'monthDate/e3/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e0/sig_ly_reg[0]' (FD) to 'dc/e0/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e0/sig_ly_reg[1]' (FD) to 'dc/e0/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e1/sig_ly_reg[0]' (FD) to 'dc/e1/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e1/sig_ly_reg[1]' (FD) to 'dc/e1/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e2/sig_ly_reg[0]' (FD) to 'dc/e2/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e2/sig_ly_reg[1]' (FD) to 'dc/e2/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e3/sig_ly_reg[0]' (FD) to 'dc/e3/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e3/sig_ly_reg[1]' (FD) to 'dc/e3/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e2/sig_ly_reg[0]' (FD) to 'dc/e2/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e2/sig_ly_reg[1]' (FD) to 'dc/e2/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e3/sig_ly_reg[0]' (FD) to 'dc/e3/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e3/sig_ly_reg[1]' (FD) to 'dc/e3/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e1/sig_ly_reg[0]' (FD) to 'dc/e1/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e1/sig_ly_reg[1]' (FD) to 'dc/e1/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e0/sig_ly_reg[0]' (FD) to 'dc/e0/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e0/sig_ly_reg[1]' (FD) to 'dc/e0/sig_ly_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\alert/counter_blue_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\alert/clk_out_blue_reg )
INFO: [Synth 8-3886] merging instance 'led3_reg_reg[3]' (FDE) to 'led1_reg_reg[3]'
WARNING: [Synth 8-3332] Sequential element (alert/clk_out_blue_reg) is unused and will be removed from module combine.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 754.832 ; gain = 516.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 754.832 ; gain = 516.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 754.832 ; gain = 516.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (dc/hour_reg[5]) is unused and will be removed from module combine.
WARNING: [Synth 8-3332] Sequential element (alarm/a_hr_reg[5]) is unused and will be removed from module combine.
WARNING: [Synth 8-3332] Sequential element (monthDate/mm_reg[5]) is unused and will be removed from module combine.
WARNING: [Synth 8-3332] Sequential element (counting/counthr_reg[5]) is unused and will be removed from module combine.
INFO: [Synth 8-3886] merging instance 'led5_reg_reg[3]' (FDE) to 'led1_reg_reg[3]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 782.355 ; gain = 544.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 782.355 ; gain = 544.203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 782.355 ; gain = 544.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 782.355 ; gain = 544.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 782.355 ; gain = 544.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 782.355 ; gain = 544.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 782.355 ; gain = 544.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    15|
|3     |LUT1   |     4|
|4     |LUT2   |    24|
|5     |LUT3   |    35|
|6     |LUT4   |    78|
|7     |LUT5   |    47|
|8     |LUT6   |   155|
|9     |FDRE   |   151|
|10    |IBUF   |     7|
|11    |OBUF   |    44|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------------+------+
|      |Instance    |Module         |Cells |
+------+------------+---------------+------+
|1     |top         |               |   561|
|2     |  alarm     |alarmClk       |    48|
|3     |  alert     |policeSiren    |    50|
|4     |  counting  |countClock     |    81|
|5     |  dc        |clock          |   118|
|6     |    e0      |edgeDetector   |    15|
|7     |    e1      |edgeDetector_5 |    15|
|8     |    e2      |edgeDetector_6 |    20|
|9     |    e3      |edgeDetector_7 |     4|
|10    |  dis1      |display        |     1|
|11    |  dis2      |display_0      |     1|
|12    |  dis3      |display_1      |     1|
|13    |  dis4      |display_2      |     1|
|14    |  dis5      |display_3      |     1|
|15    |  dis6      |display_4      |     1|
|16    |  get       |get1hz         |    50|
|17    |  monthDate |mmdd           |    81|
+------+------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 782.355 ; gain = 544.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 782.355 ; gain = 182.582
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 782.355 ; gain = 544.203
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 782.355 ; gain = 557.344
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.runs/synth_1/combine.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file combine_utilization_synth.rpt -pb combine_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 782.355 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jan  2 20:31:27 2024...

*** Running vivado
    with args -log combine.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source combine.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source combine.tcl -notrace
Command: synth_design -top combine -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25084 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 338.387 ; gain = 100.617
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'combine' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/combine.v:3]
INFO: [Synth 8-6157] synthesizing module 'get1hz' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/get1hz.v:22]
	Parameter div bound to: 125000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'get1hz' (1#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/get1hz.v:22]
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'edgeDetector' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/edge_detector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'edgeDetector' (2#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/edge_detector.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:43]
INFO: [Synth 8-6155] done synthesizing module 'clock' (3#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarmClk' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:47]
INFO: [Synth 8-6155] done synthesizing module 'alarmClk' (4#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:3]
INFO: [Synth 8-6157] synthesizing module 'mmdd' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:49]
INFO: [Synth 8-6155] done synthesizing module 'mmdd' (5#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:23]
INFO: [Synth 8-6157] synthesizing module 'countClock' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:44]
WARNING: [Synth 8-3848] Net timeout in module/entity countClock does not have driver. [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:29]
INFO: [Synth 8-6155] done synthesizing module 'countClock' (6#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:23]
INFO: [Synth 8-6157] synthesizing module 'policeSiren' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/policeSiren.v:23]
	Parameter Div bound to: 125000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'policeSiren' (7#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/policeSiren.v:23]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/Module_Support.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display' (8#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/Module_Support.v:23]
INFO: [Synth 8-6155] done synthesizing module 'combine' (9#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/combine.v:3]
WARNING: [Synth 8-3331] design countClock has unconnected port timeout
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 393.281 ; gain = 155.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 393.281 ; gain = 155.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 393.281 ; gain = 155.512
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/combine_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/combine_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 755.031 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 755.031 ; gain = 517.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 755.031 ; gain = 517.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 755.031 ; gain = 517.262
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "enb0" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "min" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a_hr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a_min" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "counthr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "countmin" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "countsec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "countflag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 755.031 ; gain = 517.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 16    
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 10    
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 43    
	   5 Input      6 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 11    
	   4 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 28    
	   5 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module combine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 9     
	   4 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module get1hz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module edgeDetector 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 5     
+---Registers : 
	                6 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 6     
	   5 Input      6 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module alarmClk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module mmdd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 30    
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 1     
Module countClock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module policeSiren 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "enb0" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design countClock has unconnected port timeout
INFO: [Synth 8-3886] merging instance 'counting/e2/sig_ly_reg[0]' (FD) to 'monthDate/e2/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e2/sig_ly_reg[1]' (FD) to 'monthDate/e2/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'counting/e0/sig_ly_reg[0]' (FD) to 'monthDate/e0/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e0/sig_ly_reg[1]' (FD) to 'monthDate/e0/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'counting/e1/sig_ly_reg[0]' (FD) to 'monthDate/e1/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e1/sig_ly_reg[1]' (FD) to 'monthDate/e1/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'counting/e3/sig_ly_reg[0]' (FD) to 'monthDate/e3/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e3/sig_ly_reg[1]' (FD) to 'monthDate/e3/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e0/sig_ly_reg[0]' (FD) to 'dc/e0/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e0/sig_ly_reg[1]' (FD) to 'dc/e0/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e1/sig_ly_reg[0]' (FD) to 'dc/e1/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e1/sig_ly_reg[1]' (FD) to 'dc/e1/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e2/sig_ly_reg[0]' (FD) to 'dc/e2/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e2/sig_ly_reg[1]' (FD) to 'dc/e2/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e3/sig_ly_reg[0]' (FD) to 'dc/e3/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e3/sig_ly_reg[1]' (FD) to 'dc/e3/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e2/sig_ly_reg[0]' (FD) to 'dc/e2/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e2/sig_ly_reg[1]' (FD) to 'dc/e2/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e3/sig_ly_reg[0]' (FD) to 'dc/e3/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e3/sig_ly_reg[1]' (FD) to 'dc/e3/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e1/sig_ly_reg[0]' (FD) to 'dc/e1/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e1/sig_ly_reg[1]' (FD) to 'dc/e1/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e0/sig_ly_reg[0]' (FD) to 'dc/e0/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e0/sig_ly_reg[1]' (FD) to 'dc/e0/sig_ly_reg[1]'
WARNING: [Synth 8-3332] Sequential element (counting/countflag_reg) is unused and will be removed from module combine.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\alert/counter_blue_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\alert/counter_blue_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\alert/counter_blue_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\alert/counter_blue_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\alert/counter_blue_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\alert/counter_blue_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\alert/counter_blue_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\alert/counter_blue_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\alert/counter_blue_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\alert/counter_blue_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\alert/counter_blue_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\alert/counter_blue_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\alert/counter_blue_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\alert/counter_blue_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\alert/counter_blue_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\alert/counter_blue_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\alert/counter_blue_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\alert/counter_blue_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\alert/counter_blue_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\alert/counter_blue_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\alert/counter_blue_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\alert/counter_blue_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\alert/counter_blue_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\alert/counter_blue_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\alert/counter_blue_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\alert/counter_blue_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\alert/counter_blue_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\alert/counter_blue_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\alert/clk_out_blue_reg )
INFO: [Synth 8-3886] merging instance 'led3_reg_reg[3]' (FDE) to 'led1_reg_reg[3]'
WARNING: [Synth 8-3332] Sequential element (alert/clk_out_blue_reg) is unused and will be removed from module combine.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\counting/counthr_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 755.031 ; gain = 517.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 755.031 ; gain = 517.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 755.031 ; gain = 517.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (dc/hour_reg[5]) is unused and will be removed from module combine.
WARNING: [Synth 8-3332] Sequential element (alarm/a_hr_reg[5]) is unused and will be removed from module combine.
WARNING: [Synth 8-3332] Sequential element (monthDate/mm_reg[5]) is unused and will be removed from module combine.
INFO: [Synth 8-3886] merging instance 'led5_reg_reg[3]' (FDE) to 'led1_reg_reg[3]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 783.090 ; gain = 545.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 783.090 ; gain = 545.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 783.090 ; gain = 545.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 783.090 ; gain = 545.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 783.090 ; gain = 545.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 783.090 ; gain = 545.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 783.090 ; gain = 545.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    15|
|3     |LUT1   |     5|
|4     |LUT2   |    20|
|5     |LUT3   |    31|
|6     |LUT4   |    80|
|7     |LUT5   |    41|
|8     |LUT6   |   144|
|9     |FDRE   |   145|
|10    |FDSE   |     5|
|11    |IBUF   |     7|
|12    |OBUF   |    44|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------------+------+
|      |Instance    |Module         |Cells |
+------+------------+---------------+------+
|1     |top         |               |   538|
|2     |  alarm     |alarmClk       |    46|
|3     |  alert     |policeSiren    |    50|
|4     |  counting  |countClock     |    55|
|5     |  dc        |clock          |   118|
|6     |    e0      |edgeDetector   |    14|
|7     |    e1      |edgeDetector_5 |    14|
|8     |    e2      |edgeDetector_6 |    17|
|9     |    e3      |edgeDetector_7 |     7|
|10    |  dis1      |display        |     1|
|11    |  dis2      |display_0      |     1|
|12    |  dis3      |display_1      |     1|
|13    |  dis4      |display_2      |     1|
|14    |  dis5      |display_3      |     1|
|15    |  dis6      |display_4      |     1|
|16    |  get       |get1hz         |    52|
|17    |  monthDate |mmdd           |    83|
+------+------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 783.090 ; gain = 545.320
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 783.090 ; gain = 183.570
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 783.090 ; gain = 545.320
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
101 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 783.090 ; gain = 558.613
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.runs/synth_1/combine.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file combine_utilization_synth.rpt -pb combine_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 783.090 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jan  2 20:40:15 2024...

*** Running vivado
    with args -log combine.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source combine.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source combine.tcl -notrace
Command: synth_design -top combine -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29024 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 338.430 ; gain = 101.039
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'combine' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/combine.v:3]
INFO: [Synth 8-6157] synthesizing module 'get1hz' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/get1hz.v:22]
	Parameter div bound to: 125000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'get1hz' (1#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/get1hz.v:22]
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'edgeDetector' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/edge_detector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'edgeDetector' (2#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/edge_detector.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:43]
INFO: [Synth 8-6155] done synthesizing module 'clock' (3#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarmClk' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:47]
INFO: [Synth 8-6155] done synthesizing module 'alarmClk' (4#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:3]
INFO: [Synth 8-6157] synthesizing module 'mmdd' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:49]
INFO: [Synth 8-6155] done synthesizing module 'mmdd' (5#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:23]
INFO: [Synth 8-6157] synthesizing module 'countClock' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:45]
INFO: [Synth 8-6155] done synthesizing module 'countClock' (6#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:23]
INFO: [Synth 8-6157] synthesizing module 'policeSiren' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/policeSiren.v:23]
	Parameter Div bound to: 125000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'policeSiren' (7#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/policeSiren.v:23]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/Module_Support.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display' (8#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/Module_Support.v:23]
INFO: [Synth 8-6155] done synthesizing module 'combine' (9#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/combine.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 392.520 ; gain = 155.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 392.520 ; gain = 155.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 392.520 ; gain = 155.129
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/combine_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/combine_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 755.957 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 755.957 ; gain = 518.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 755.957 ; gain = 518.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 755.957 ; gain = 518.566
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "enb0" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "min" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a_hr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a_min" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "counthr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "countmin" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "countsec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "countflag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 755.957 ; gain = 518.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 19    
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 10    
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 57    
	   5 Input      6 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 11    
	   4 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 43    
	   5 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module combine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 9     
	   4 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module get1hz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module edgeDetector 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 5     
+---Registers : 
	                6 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 6     
	   5 Input      6 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module alarmClk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module mmdd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 30    
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 1     
Module countClock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 6     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 19    
Module policeSiren 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "enb0" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'counting/e2/sig_ly_reg[0]' (FD) to 'monthDate/e2/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e2/sig_ly_reg[1]' (FD) to 'monthDate/e2/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'counting/e0/sig_ly_reg[0]' (FD) to 'monthDate/e0/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e0/sig_ly_reg[1]' (FD) to 'monthDate/e0/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'counting/e1/sig_ly_reg[0]' (FD) to 'monthDate/e1/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e1/sig_ly_reg[1]' (FD) to 'monthDate/e1/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'counting/e3/sig_ly_reg[0]' (FD) to 'monthDate/e3/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e3/sig_ly_reg[1]' (FD) to 'monthDate/e3/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e0/sig_ly_reg[0]' (FD) to 'dc/e0/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e0/sig_ly_reg[1]' (FD) to 'dc/e0/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e1/sig_ly_reg[0]' (FD) to 'dc/e1/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e1/sig_ly_reg[1]' (FD) to 'dc/e1/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e2/sig_ly_reg[0]' (FD) to 'dc/e2/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e2/sig_ly_reg[1]' (FD) to 'dc/e2/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e3/sig_ly_reg[0]' (FD) to 'dc/e3/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e3/sig_ly_reg[1]' (FD) to 'dc/e3/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e2/sig_ly_reg[0]' (FD) to 'dc/e2/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e2/sig_ly_reg[1]' (FD) to 'dc/e2/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e3/sig_ly_reg[0]' (FD) to 'dc/e3/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e3/sig_ly_reg[1]' (FD) to 'dc/e3/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e1/sig_ly_reg[0]' (FD) to 'dc/e1/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e1/sig_ly_reg[1]' (FD) to 'dc/e1/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e0/sig_ly_reg[0]' (FD) to 'dc/e0/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e0/sig_ly_reg[1]' (FD) to 'dc/e0/sig_ly_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\counting/timeout_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\alert/clk_out_blue_reg )
WARNING: [Synth 8-3332] Sequential element (counting/timeout_reg) is unused and will be removed from module combine.
WARNING: [Synth 8-3332] Sequential element (alert/clk_out_blue_reg) is unused and will be removed from module combine.
INFO: [Synth 8-3886] merging instance 'led3_reg_reg[3]' (FDE) to 'led1_reg_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 755.957 ; gain = 518.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 755.957 ; gain = 518.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 755.957 ; gain = 518.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (dc/hour_reg[5]) is unused and will be removed from module combine.
WARNING: [Synth 8-3332] Sequential element (alarm/a_hr_reg[5]) is unused and will be removed from module combine.
WARNING: [Synth 8-3332] Sequential element (monthDate/mm_reg[5]) is unused and will be removed from module combine.
WARNING: [Synth 8-3332] Sequential element (counting/counthr_reg[5]) is unused and will be removed from module combine.
INFO: [Synth 8-3886] merging instance 'led5_reg_reg[3]' (FDE) to 'led1_reg_reg[3]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 784.672 ; gain = 547.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 784.672 ; gain = 547.281
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 784.672 ; gain = 547.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 784.672 ; gain = 547.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 784.672 ; gain = 547.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 784.672 ; gain = 547.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 784.672 ; gain = 547.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    15|
|3     |LUT1   |     4|
|4     |LUT2   |    26|
|5     |LUT3   |    35|
|6     |LUT4   |    81|
|7     |LUT5   |    43|
|8     |LUT6   |   154|
|9     |MUXF7  |     1|
|10    |FDRE   |   146|
|11    |FDSE   |     5|
|12    |IBUF   |     7|
|13    |OBUF   |    44|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------------+------+
|      |Instance    |Module         |Cells |
+------+------------+---------------+------+
|1     |top         |               |   562|
|2     |  alarm     |alarmClk       |    47|
|3     |  alert     |policeSiren    |    50|
|4     |  counting  |countClock     |    79|
|5     |  dc        |clock          |   119|
|6     |    e0      |edgeDetector   |    17|
|7     |    e1      |edgeDetector_5 |    13|
|8     |    e2      |edgeDetector_6 |    20|
|9     |    e3      |edgeDetector_7 |     4|
|10    |  dis1      |display        |     1|
|11    |  dis2      |display_0      |     1|
|12    |  dis3      |display_1      |     1|
|13    |  dis4      |display_2      |     1|
|14    |  dis5      |display_3      |     1|
|15    |  dis6      |display_4      |     1|
|16    |  get       |get1hz         |    51|
|17    |  monthDate |mmdd           |    82|
+------+------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 784.672 ; gain = 547.281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 784.672 ; gain = 183.844
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 784.672 ; gain = 547.281
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 784.672 ; gain = 560.156
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.runs/synth_1/combine.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file combine_utilization_synth.rpt -pb combine_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 784.672 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jan  2 20:47:39 2024...

*** Running vivado
    with args -log combine.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source combine.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source combine.tcl -notrace
Command: synth_design -top combine -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27792 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 338.332 ; gain = 100.801
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'combine' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/combine.v:3]
INFO: [Synth 8-6157] synthesizing module 'get1hz' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/get1hz.v:22]
	Parameter div bound to: 125000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'get1hz' (1#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/get1hz.v:22]
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'edgeDetector' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/edge_detector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'edgeDetector' (2#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/edge_detector.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:43]
INFO: [Synth 8-6155] done synthesizing module 'clock' (3#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarmClk' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:47]
INFO: [Synth 8-6155] done synthesizing module 'alarmClk' (4#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:3]
INFO: [Synth 8-6157] synthesizing module 'mmdd' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:49]
INFO: [Synth 8-6155] done synthesizing module 'mmdd' (5#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:23]
INFO: [Synth 8-6157] synthesizing module 'countClock' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:45]
INFO: [Synth 8-6155] done synthesizing module 'countClock' (6#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:23]
INFO: [Synth 8-6157] synthesizing module 'policeSiren' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/policeSiren.v:23]
	Parameter Div bound to: 125000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'policeSiren' (7#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/policeSiren.v:23]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/Module_Support.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display' (8#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/Module_Support.v:23]
INFO: [Synth 8-6155] done synthesizing module 'combine' (9#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/combine.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 392.770 ; gain = 155.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 392.770 ; gain = 155.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 392.770 ; gain = 155.238
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/combine_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/combine_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 755.785 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 755.785 ; gain = 518.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 755.785 ; gain = 518.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 755.785 ; gain = 518.254
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "enb0" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "min" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a_hr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a_min" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "counthr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "countmin" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "countsec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "countflag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 755.785 ; gain = 518.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 19    
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 10    
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 61    
	   5 Input      6 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 11    
	   4 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 46    
	   5 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module combine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 9     
	   4 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module get1hz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module edgeDetector 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 5     
+---Registers : 
	                6 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 6     
	   5 Input      6 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module alarmClk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module mmdd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 30    
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 1     
Module countClock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 6     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 21    
	   5 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 22    
Module policeSiren 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "enb0" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'counting/e2/sig_ly_reg[0]' (FD) to 'monthDate/e2/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e2/sig_ly_reg[1]' (FD) to 'monthDate/e2/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'counting/e0/sig_ly_reg[0]' (FD) to 'monthDate/e0/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e0/sig_ly_reg[1]' (FD) to 'monthDate/e0/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'counting/e1/sig_ly_reg[0]' (FD) to 'monthDate/e1/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e1/sig_ly_reg[1]' (FD) to 'monthDate/e1/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'counting/e3/sig_ly_reg[0]' (FD) to 'monthDate/e3/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e3/sig_ly_reg[1]' (FD) to 'monthDate/e3/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e0/sig_ly_reg[0]' (FD) to 'dc/e0/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e0/sig_ly_reg[1]' (FD) to 'dc/e0/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e1/sig_ly_reg[0]' (FD) to 'dc/e1/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e1/sig_ly_reg[1]' (FD) to 'dc/e1/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e2/sig_ly_reg[0]' (FD) to 'dc/e2/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e2/sig_ly_reg[1]' (FD) to 'dc/e2/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e3/sig_ly_reg[0]' (FD) to 'dc/e3/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e3/sig_ly_reg[1]' (FD) to 'dc/e3/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e2/sig_ly_reg[0]' (FD) to 'dc/e2/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e2/sig_ly_reg[1]' (FD) to 'dc/e2/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e3/sig_ly_reg[0]' (FD) to 'dc/e3/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e3/sig_ly_reg[1]' (FD) to 'dc/e3/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e1/sig_ly_reg[0]' (FD) to 'dc/e1/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e1/sig_ly_reg[1]' (FD) to 'dc/e1/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e0/sig_ly_reg[0]' (FD) to 'dc/e0/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e0/sig_ly_reg[1]' (FD) to 'dc/e0/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'led3_reg_reg[3]' (FDE) to 'led1_reg_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 755.785 ; gain = 518.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 755.785 ; gain = 518.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 755.785 ; gain = 518.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (dc/hour_reg[5]) is unused and will be removed from module combine.
WARNING: [Synth 8-3332] Sequential element (alarm/a_hr_reg[5]) is unused and will be removed from module combine.
WARNING: [Synth 8-3332] Sequential element (monthDate/mm_reg[5]) is unused and will be removed from module combine.
WARNING: [Synth 8-3332] Sequential element (counting/counthr_reg[5]) is unused and will be removed from module combine.
INFO: [Synth 8-3886] merging instance 'led5_reg_reg[3]' (FDE) to 'led1_reg_reg[3]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 787.984 ; gain = 550.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 787.984 ; gain = 550.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 787.984 ; gain = 550.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 787.984 ; gain = 550.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 787.984 ; gain = 550.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 787.984 ; gain = 550.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 787.984 ; gain = 550.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    22|
|3     |LUT1   |     5|
|4     |LUT2   |    28|
|5     |LUT3   |    43|
|6     |LUT4   |    87|
|7     |LUT5   |    45|
|8     |LUT6   |   160|
|9     |FDRE   |   176|
|10    |FDSE   |     5|
|11    |IBUF   |     7|
|12    |OBUF   |    44|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------------+------+
|      |Instance    |Module         |Cells |
+------+------------+---------------+------+
|1     |top         |               |   623|
|2     |  alarm     |alarmClk       |    49|
|3     |  alert     |policeSiren    |   100|
|4     |  counting  |countClock     |    79|
|5     |  dc        |clock          |   117|
|6     |    e0      |edgeDetector   |    13|
|7     |    e1      |edgeDetector_5 |    15|
|8     |    e2      |edgeDetector_6 |    22|
|9     |    e3      |edgeDetector_7 |     4|
|10    |  dis1      |display        |     1|
|11    |  dis2      |display_0      |     1|
|12    |  dis3      |display_1      |     1|
|13    |  dis4      |display_2      |     1|
|14    |  dis5      |display_3      |     1|
|15    |  dis6      |display_4      |     1|
|16    |  get       |get1hz         |    54|
|17    |  monthDate |mmdd           |    91|
+------+------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 787.984 ; gain = 550.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 787.984 ; gain = 187.438
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 787.984 ; gain = 550.453
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 787.984 ; gain = 563.359
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.runs/synth_1/combine.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file combine_utilization_synth.rpt -pb combine_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 787.984 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jan  2 20:58:35 2024...

*** Running vivado
    with args -log combine.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source combine.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source combine.tcl -notrace
Command: synth_design -top combine -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10988 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 338.375 ; gain = 100.496
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'combine' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/combine.v:3]
INFO: [Synth 8-6157] synthesizing module 'get1hz' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/get1hz.v:22]
	Parameter div bound to: 125000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'get1hz' (1#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/get1hz.v:22]
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'edgeDetector' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/edge_detector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'edgeDetector' (2#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/edge_detector.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:43]
INFO: [Synth 8-6155] done synthesizing module 'clock' (3#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'alarmClk' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:47]
INFO: [Synth 8-6155] done synthesizing module 'alarmClk' (4#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/alarmClk.v:3]
INFO: [Synth 8-6157] synthesizing module 'mmdd' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:49]
INFO: [Synth 8-6155] done synthesizing module 'mmdd' (5#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/mmdd.v:23]
INFO: [Synth 8-6157] synthesizing module 'countClock' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:45]
INFO: [Synth 8-6155] done synthesizing module 'countClock' (6#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/countClock.v:23]
INFO: [Synth 8-6157] synthesizing module 'policeSiren' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/policeSiren.v:23]
	Parameter Div bound to: 125000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'policeSiren' (7#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/policeSiren.v:23]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/Module_Support.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display' (8#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/Module_Support.v:23]
INFO: [Synth 8-6155] done synthesizing module 'combine' (9#1) [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/sources_1/new/combine.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 392.434 ; gain = 154.555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 392.434 ; gain = 154.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 392.434 ; gain = 154.555
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/combine_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/combine_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 755.617 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 755.617 ; gain = 517.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 755.617 ; gain = 517.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 755.617 ; gain = 517.738
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "enb0" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "min" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a_hr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a_min" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "counthr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "countmin" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "countsec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "countflag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led1_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 755.617 ; gain = 517.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 19    
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 10    
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 61    
	   5 Input      6 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 11    
	   4 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 46    
	   5 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module combine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 9     
	   4 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module get1hz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module edgeDetector 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 5     
+---Registers : 
	                6 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 6     
	   5 Input      6 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module alarmClk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module mmdd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 30    
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 1     
Module countClock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 6     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 21    
	   5 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 22    
Module policeSiren 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "enb0" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'counting/e2/sig_ly_reg[0]' (FD) to 'monthDate/e2/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e2/sig_ly_reg[1]' (FD) to 'monthDate/e2/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'counting/e0/sig_ly_reg[0]' (FD) to 'monthDate/e0/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e0/sig_ly_reg[1]' (FD) to 'monthDate/e0/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'counting/e1/sig_ly_reg[0]' (FD) to 'monthDate/e1/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e1/sig_ly_reg[1]' (FD) to 'monthDate/e1/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'counting/e3/sig_ly_reg[0]' (FD) to 'monthDate/e3/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'counting/e3/sig_ly_reg[1]' (FD) to 'monthDate/e3/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e0/sig_ly_reg[0]' (FD) to 'dc/e0/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e0/sig_ly_reg[1]' (FD) to 'dc/e0/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e1/sig_ly_reg[0]' (FD) to 'dc/e1/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e1/sig_ly_reg[1]' (FD) to 'dc/e1/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e2/sig_ly_reg[0]' (FD) to 'dc/e2/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e2/sig_ly_reg[1]' (FD) to 'dc/e2/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'monthDate/e3/sig_ly_reg[0]' (FD) to 'dc/e3/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'monthDate/e3/sig_ly_reg[1]' (FD) to 'dc/e3/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e2/sig_ly_reg[0]' (FD) to 'dc/e2/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e2/sig_ly_reg[1]' (FD) to 'dc/e2/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e3/sig_ly_reg[0]' (FD) to 'dc/e3/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e3/sig_ly_reg[1]' (FD) to 'dc/e3/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e1/sig_ly_reg[0]' (FD) to 'dc/e1/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e1/sig_ly_reg[1]' (FD) to 'dc/e1/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'alarm/e0/sig_ly_reg[0]' (FD) to 'dc/e0/sig_ly_reg[0]'
INFO: [Synth 8-3886] merging instance 'alarm/e0/sig_ly_reg[1]' (FD) to 'dc/e0/sig_ly_reg[1]'
INFO: [Synth 8-3886] merging instance 'led3_reg_reg[3]' (FDE) to 'led1_reg_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 755.617 ; gain = 517.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 755.617 ; gain = 517.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 755.617 ; gain = 517.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (dc/hour_reg[5]) is unused and will be removed from module combine.
WARNING: [Synth 8-3332] Sequential element (alarm/a_hr_reg[5]) is unused and will be removed from module combine.
WARNING: [Synth 8-3332] Sequential element (monthDate/mm_reg[5]) is unused and will be removed from module combine.
WARNING: [Synth 8-3332] Sequential element (counting/counthr_reg[5]) is unused and will be removed from module combine.
INFO: [Synth 8-3886] merging instance 'led5_reg_reg[3]' (FDE) to 'led1_reg_reg[3]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 787.195 ; gain = 549.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 787.195 ; gain = 549.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 787.195 ; gain = 549.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 787.195 ; gain = 549.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 787.195 ; gain = 549.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 787.195 ; gain = 549.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 787.195 ; gain = 549.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    22|
|3     |LUT1   |     5|
|4     |LUT2   |    29|
|5     |LUT3   |    41|
|6     |LUT4   |    86|
|7     |LUT5   |    46|
|8     |LUT6   |   161|
|9     |FDRE   |   177|
|10    |FDSE   |     4|
|11    |IBUF   |     7|
|12    |OBUF   |    44|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------------+------+
|      |Instance    |Module         |Cells |
+------+------------+---------------+------+
|1     |top         |               |   623|
|2     |  alarm     |alarmClk       |    50|
|3     |  alert     |policeSiren    |   100|
|4     |  counting  |countClock     |    78|
|5     |  dc        |clock          |   118|
|6     |    e0      |edgeDetector   |    14|
|7     |    e1      |edgeDetector_5 |    13|
|8     |    e2      |edgeDetector_6 |    23|
|9     |    e3      |edgeDetector_7 |     4|
|10    |  dis1      |display        |     1|
|11    |  dis2      |display_0      |     1|
|12    |  dis3      |display_1      |     1|
|13    |  dis4      |display_2      |     1|
|14    |  dis5      |display_3      |     1|
|15    |  dis6      |display_4      |     1|
|16    |  get       |get1hz         |    54|
|17    |  monthDate |mmdd           |    89|
+------+------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 787.195 ; gain = 549.316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 787.195 ; gain = 186.133
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 787.195 ; gain = 549.316
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 787.195 ; gain = 562.605
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/vanbi/OneDrive - hcmut.edu.vn/Subjects/TKLL_HDL/HDL_Project/project_1/project_1.runs/synth_1/combine.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file combine_utilization_synth.rpt -pb combine_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 787.195 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jan  2 21:13:01 2024...
