digraph "CFG for '_Z9incrementPcm' function" {
	label="CFG for '_Z9incrementPcm' function";

	Node0x5e84ea0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !5, !invariant.load !6\l  %9 = zext i16 %8 to i32\l  %10 = mul i32 %4, %9\l  %11 = add i32 %10, %3\l  %12 = zext i32 %11 to i64\l  %13 = icmp ult i64 %12, %1\l  br i1 %13, label %14, label %18\l|{<s0>T|<s1>F}}"];
	Node0x5e84ea0:s0 -> Node0x5e85e50;
	Node0x5e84ea0:s1 -> Node0x5e86ee0;
	Node0x5e85e50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%14:\l14:                                               \l  %15 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %12\l  %16 = load i8, i8 addrspace(1)* %15, align 1, !tbaa !7, !amdgpu.noclobber !6\l  %17 = add i8 %16, 1\l  store i8 %17, i8 addrspace(1)* %15, align 1, !tbaa !7\l  br label %18\l}"];
	Node0x5e85e50 -> Node0x5e86ee0;
	Node0x5e86ee0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%18:\l18:                                               \l  ret void\l}"];
}
