/*
 * mcs8140.dtsi - Device Tree Include file for Moschip MCS8140 family SoC
 *
 * Copyright (C) 2012, Florian Fainelli <florian@openwrt.org>
 *
 * Licensed under GPLv2.
 */

#include "skeleton.dtsi"

/ {
	model = "Moschip MCS8140 family SoC";
	compatible = "moschip,mcs8140";
	interrupt-parent = <&intc>;

	aliases {
		serial0 = &uart0;
		eth0 = &eth0;
	};

	cpus {
		cpu@0 {
			compatible = "arm,arm926ejs";
		};
	};

	ahb {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		vci {
			compatible = "simple-bus";
			#address-cells = <1>;
			#size-cells = <1>;
			ranges;

			eth0: ethernet@40084000 {
				#address-cells = <1>;
				#size-cells = <0>;

				compatible = "moschip,nuport-mac";
				reg = <0x40084000 0xd8		// mac
					0x40080000 0x58>;	// dma channels
				interrupts = <4 5 29>;	/* tx, rx, link */
				nuport-mac,buffer-shifting;
				nuport-mac,link-activity = <0>;
			};

			tso@40088000 {
				reg = <0x40088000 0x1c>;
				interrupts = <7>;
			};

			i2s@4008c000 {
				compatible = "moschip,mcs814x-i2s";
				reg = <0x4008c000 0x18>;
				interrupts = <8>;
			};

			ipsec@40094000 {
				compatible = "moschip,mcs814x-ipsec";
				reg = <0x40094000 0x1d8>;
				interrupts = <16>;
			};

			rng@4009c000 {
				compatible = "moschip,mcs814x-rng";
				reg = <0x4009c000 0x8>;
			};

			memc@400a8000 {
				reg = <0x400a8000 0x58>;
			};

			list-proc@400ac0c0 {
				reg = <0x400ac0c0 0x38>;
				interrupts = <19 27>;		// done, error
			};

			gpio: gpio@400d0000 {
				compatible = "moschip,mcs814x-gpio";
				reg = <0x400d0000 0x670>;
				interrupts = <10>;
				#gpio-cells = <2>;
				gpio-controller;
				num-gpios = <20>;
			};

			eepio: gpio@400d4000 {
				compatible = "moschip,mcs814x-gpio";
				reg = <0x400d4000 0x470>;
				#gpio-cells = <2>;
				gpio-controller;
				num-gpios = <4>;
			};

			uart0: serial@400dc000 {
				compatible = "ns16550";
				reg = <0x400dc000 0x20>;
				clock-frequency = <50000000>;
				reg-shift = <2>;
				interrupts = <21>;
				status = "okay";
			};

			intc: interrupt-controller@400e4000 {
				#interrupt-cells = <1>;
				compatible = "moschip,mcs814x-intc";
				interrupt-controller;
				interrupt-parent;
				reg = <0x400e4000 0x48>;
			};

			m2m@400e8000 {
				reg = <0x400e8000 0x24>;
				interrupts = <17>;
			};

			eth-filters@400ec000 {
				reg = <0x400ec000 0x80>;
			};

			timer: timer@400f800c {
				compatible = "moschip,mcs814x-timer";
				interrupts = <0>;
				reg = <0x400f800c 0x8>;
			};

			watchdog@400f8014 {
				compatible = "moschip,mcs814x-wdt";
				reg = <0x400f8014 0x8>;
			};

			adc {
				compatible = "simple-bus";
				#address-cells = <2>;
				#size-cells = <1>;
				// 8 64MB chip-selects
				ranges = <0 0 0x00000000 0x4000000	// sdram
					  1 0 0x04000000 0x4000000	// sdram
					  2 0 0x08000000 0x4000000	// reserved
					  3 0 0x0c000000 0x4000000	// flash/localbus
					  4 0 0x10000000 0x4000000	// flash/localbus
					  5 0 0x14000000 0x4000000	// flash/localbus
					  6 0 0x18000000 0x4000000	// flash/localbus
					  7 0 0x1c000000 0x4000000>;	// flash/localbus

				sdram: memory@0,0 {
					reg = <0 0 0>;
				};

				nor: flash@7,0 {
					reg = <7 0 0x4000000>;
					compatible = "cfi-flash";
					bank-width = <1>;		// 8-bit external flash
					#address-cells = <1>;
					#size-cells = <1>;
                                };
                        };

			usb0: ehci@400fc000 {
				compatible = "moschip,mcs814x-ehci", "usb-ehci";
				reg = <0x400fc000 0x74>;
				interrupts = <2>;
			};

			usb1: ohci@400fd000 {
				compatible = "moschip,mcs814x-ohci", "ohci-le";
				reg = <0x400fd000 0x74>;
				interrupts = <11>;
			};

			usb2: ohci@400fe000 {
				compatible = "moschip,mcs814x-ohci", "ohci-le";
				reg = <0x400fe000 0x74>;
				interrupts = <12>;
			};

			usb3: otg@400ff000 {
				compatible = "moschip,msc814x-otg", "usb-otg";
				reg = <0x400ff000 0x1000>;
				interrupts = <13>;
			};
		};

	};
};
