Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 62428be122ac4f75a6942345dd8eb08b --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot TopModule_Bug_TB_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.TopModule_Bug_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "TopModule_Bug_TB_time_impl.sdf", for root module "TopModule_Bug_TB/EE_Test".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "TopModule_Bug_TB_time_impl.sdf", for root module "TopModule_Bug_TB/EE_Test".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.FDSE(INIT=1'b0)
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module simprims_ver.latchsre_ldpe
Compiling module simprims_ver.LDPE
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.DisplayInterfaceDriver
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.DelaySignalNS__parameterized0
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module xil_defaultlib.ElevatorFSM
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ElevatorFiles
Compiling module xil_defaultlib.DelaySignalNS
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.LDCE(INIT=1'b1)
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDSE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.MotorSimulator
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.ClockSignal1S
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module xil_defaultlib.ElevatorEmulator
Compiling module xil_defaultlib.TopModule_Bug_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopModule_Bug_TB_time_impl
