0.6
2019.1
May 24 2019
15:06:07
C:/Users/wangc/lab1/lab1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/wangc/lab1/lab1.srcs/sim_1/new/test.v,1647516746,verilog,,,,alu32test;flstest,,,,,,,,
C:/Users/wangc/lab1/lab1.srcs/sources_1/new/ALU32.v,1647340832,verilog,,C:/Users/wangc/lab1/lab1.srcs/sources_1/new/fls.v,,alu32,,,,,,,,
C:/Users/wangc/lab1/lab1.srcs/sources_1/new/alu6.v,1647342248,verilog,,,,alu6,,,,,,,,
C:/Users/wangc/lab1/lab1.srcs/sources_1/new/fls.v,1647440903,verilog,,C:/Users/wangc/lab1/lab1.srcs/sim_1/new/test.v,,fls;jitter_clr;signal_edge,,,,,,,,
