
*** Running vivado
    with args -log mkCLA32.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mkCLA32.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source mkCLA32.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1291.832 ; gain = 17.836 ; free physical = 3173 ; free virtual = 13108
Command: synth_design -top mkCLA32 -part xc7s50csga324-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 76872
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1711.422 ; gain = 416.621 ; free physical = 2462 ; free virtual = 12423
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mkCLA32' [/home/satishkumar/PC/Bluespec_sv/Learning/AdderCircuits/CarryLookAhead32/VIvado_synth/CLA/CLA.srcs/sources_1/new/test.v:41]
INFO: [Synth 8-6155] done synthesizing module 'mkCLA32' (0#1) [/home/satishkumar/PC/Bluespec_sv/Learning/AdderCircuits/CarryLookAhead32/VIvado_synth/CLA/CLA.srcs/sources_1/new/test.v:41]
WARNING: [Synth 8-3917] design mkCLA32 has port RDY_start driven by constant 1
WARNING: [Synth 8-3917] design mkCLA32 has port RDY_return_sum driven by constant 1
WARNING: [Synth 8-3917] design mkCLA32 has port RDY_return_carry driven by constant 1
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1786.391 ; gain = 491.590 ; free physical = 2372 ; free virtual = 12331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1804.203 ; gain = 509.402 ; free physical = 2369 ; free virtual = 12327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-2
INFO: [Device 21-403] Loading part xc7s50csga324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1812.207 ; gain = 517.406 ; free physical = 2369 ; free virtual = 12327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1821.113 ; gain = 526.312 ; free physical = 2362 ; free virtual = 12321
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design mkCLA32 has port RDY_start driven by constant 1
WARNING: [Synth 8-3917] design mkCLA32 has port RDY_return_sum driven by constant 1
WARNING: [Synth 8-3917] design mkCLA32 has port RDY_return_carry driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1938.559 ; gain = 643.758 ; free physical = 2229 ; free virtual = 12196
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1941.527 ; gain = 646.727 ; free physical = 2230 ; free virtual = 12197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1941.527 ; gain = 646.727 ; free physical = 2230 ; free virtual = 12196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1941.527 ; gain = 646.727 ; free physical = 2221 ; free virtual = 12188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1941.527 ; gain = 646.727 ; free physical = 2221 ; free virtual = 12188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1941.527 ; gain = 646.727 ; free physical = 2221 ; free virtual = 12188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1941.527 ; gain = 646.727 ; free physical = 2220 ; free virtual = 12188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1941.527 ; gain = 646.727 ; free physical = 2220 ; free virtual = 12188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1941.527 ; gain = 646.727 ; free physical = 2220 ; free virtual = 12188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     2|
|3     |LUT2 |    11|
|4     |LUT3 |    15|
|5     |LUT5 |    41|
|6     |LUT6 |    11|
|7     |FDRE |    99|
|8     |IBUF |    68|
|9     |OBUF |    38|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   286|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1941.527 ; gain = 646.727 ; free physical = 2220 ; free virtual = 12188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1941.527 ; gain = 646.727 ; free physical = 2220 ; free virtual = 12188
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1941.535 ; gain = 646.727 ; free physical = 2220 ; free virtual = 12188
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1953.434 ; gain = 0.000 ; free physical = 2518 ; free virtual = 12486
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2083.180 ; gain = 0.000 ; free physical = 2433 ; free virtual = 12403
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b88b7c43
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2083.215 ; gain = 791.383 ; free physical = 2431 ; free virtual = 12402
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1597.589; main = 1355.114; forked = 377.663
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2927.762; main = 2083.184; forked = 989.199
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2107.191 ; gain = 0.000 ; free physical = 2431 ; free virtual = 12402
INFO: [Common 17-1381] The checkpoint '/home/satishkumar/PC/Bluespec_sv/Learning/AdderCircuits/CarryLookAhead32/VIvado_synth/CLA/CLA.runs/synth_1/mkCLA32.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mkCLA32_utilization_synth.rpt -pb mkCLA32_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun  6 22:36:42 2024...
