// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
// Date        : Wed Jan 10 19:41:45 2018
// Host        : JavierPC running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               F:/ProyectosARTY/DDR_Access/DDR_Access.srcs/sources_1/bd/design_1/ip/design_1_axi_vfifo_ctrl_0_0/design_1_axi_vfifo_ctrl_0_0_sim_netlist.v
// Design      : design_1_axi_vfifo_ctrl_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_axi_vfifo_ctrl_0_0,axi_vfifo_ctrl_v2_0_17,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_vfifo_ctrl_v2_0_17,Vivado 2017.4" *) 
(* NotValidForBitStream *)
module design_1_axi_vfifo_ctrl_0_0
   (aclk,
    aresetn,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    vfifo_mm2s_channel_full,
    vfifo_s2mm_channel_full,
    vfifo_mm2s_channel_empty,
    vfifo_idle);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 AXI_CLOCK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_CLOCK, ASSOCIATED_BUSIF M_AXIS:M_AXI:S_AXIS, ASSOCIATED_RESET aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0" *) input aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_RESETN RST" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW" *) input aresetn;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef" *) input s_axis_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TREADY" *) output s_axis_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TDATA" *) input [31:0]s_axis_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TSTRB" *) input [3:0]s_axis_tstrb;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TKEEP" *) input [3:0]s_axis_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TLAST" *) input s_axis_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TID" *) input [0:0]s_axis_tid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TDEST" *) input [0:0]s_axis_tdest;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef" *) output m_axis_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TREADY" *) input m_axis_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TDATA" *) output [31:0]m_axis_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TSTRB" *) output [3:0]m_axis_tstrb;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TKEEP" *) output [3:0]m_axis_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TLAST" *) output m_axis_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TID" *) output [0:0]m_axis_tid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TDEST" *) output [0:0]m_axis_tdest;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWID" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 1, ADDR_WIDTH 32, AWUSER_WIDTH 1, ARUSER_WIDTH 1, WUSER_WIDTH 1, RUSER_WIDTH 1, BUSER_WIDTH 1, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output [0:0]m_axi_awid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWADDR" *) output [31:0]m_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWLEN" *) output [7:0]m_axi_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWSIZE" *) output [2:0]m_axi_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWBURST" *) output [1:0]m_axi_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWLOCK" *) output [0:0]m_axi_awlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE" *) output [3:0]m_axi_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWPROT" *) output [2:0]m_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWQOS" *) output [3:0]m_axi_awqos;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWREGION" *) output [3:0]m_axi_awregion;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWUSER" *) output [0:0]m_axi_awuser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWVALID" *) output m_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWREADY" *) input m_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WDATA" *) output [31:0]m_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WSTRB" *) output [3:0]m_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WLAST" *) output m_axi_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WUSER" *) output [0:0]m_axi_wuser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WVALID" *) output m_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WREADY" *) input m_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BID" *) input [0:0]m_axi_bid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BRESP" *) input [1:0]m_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BUSER" *) input [0:0]m_axi_buser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BVALID" *) input m_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BREADY" *) output m_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARID" *) output [0:0]m_axi_arid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARADDR" *) output [31:0]m_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARLEN" *) output [7:0]m_axi_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARSIZE" *) output [2:0]m_axi_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARBURST" *) output [1:0]m_axi_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARLOCK" *) output [0:0]m_axi_arlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE" *) output [3:0]m_axi_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARPROT" *) output [2:0]m_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARQOS" *) output [3:0]m_axi_arqos;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARREGION" *) output [3:0]m_axi_arregion;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARUSER" *) output [0:0]m_axi_aruser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARVALID" *) output m_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARREADY" *) input m_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RID" *) input [0:0]m_axi_rid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RDATA" *) input [31:0]m_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RRESP" *) input [1:0]m_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RLAST" *) input m_axi_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RUSER" *) input [0:0]m_axi_ruser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RVALID" *) input m_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RREADY" *) output m_axi_rready;
  input [1:0]vfifo_mm2s_channel_full;
  output [1:0]vfifo_s2mm_channel_full;
  output [1:0]vfifo_mm2s_channel_empty;
  output [1:0]vfifo_idle;

  wire aclk;
  wire aresetn;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [3:0]m_axi_arcache;
  wire [0:0]m_axi_arid;
  wire [7:0]m_axi_arlen;
  wire [0:0]m_axi_arlock;
  wire [2:0]m_axi_arprot;
  wire [3:0]m_axi_arqos;
  wire m_axi_arready;
  wire [3:0]m_axi_arregion;
  wire [2:0]m_axi_arsize;
  wire [0:0]m_axi_aruser;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [3:0]m_axi_awcache;
  wire [0:0]m_axi_awid;
  wire [7:0]m_axi_awlen;
  wire [0:0]m_axi_awlock;
  wire [2:0]m_axi_awprot;
  wire [3:0]m_axi_awqos;
  wire m_axi_awready;
  wire [3:0]m_axi_awregion;
  wire [2:0]m_axi_awsize;
  wire [0:0]m_axi_awuser;
  wire m_axi_awvalid;
  wire [0:0]m_axi_bid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire [0:0]m_axi_buser;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire [0:0]m_axi_rid;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire [0:0]m_axi_ruser;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire [0:0]m_axi_wuser;
  wire m_axi_wvalid;
  wire [31:0]m_axis_tdata;
  wire [0:0]m_axis_tdest;
  wire [0:0]m_axis_tid;
  wire [3:0]m_axis_tkeep;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire [3:0]m_axis_tstrb;
  wire m_axis_tvalid;
  wire [31:0]s_axis_tdata;
  wire [0:0]s_axis_tdest;
  wire [0:0]s_axis_tid;
  wire [3:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire [3:0]s_axis_tstrb;
  wire s_axis_tvalid;
  wire [1:0]vfifo_idle;
  wire [1:0]vfifo_mm2s_channel_empty;
  wire [1:0]vfifo_mm2s_channel_full;
  wire [1:0]vfifo_s2mm_channel_full;
  wire NLW_U0_vfifo_mm2s_rresp_err_intr_UNCONNECTED;
  wire NLW_U0_vfifo_s2mm_bresp_err_intr_UNCONNECTED;
  wire NLW_U0_vfifo_s2mm_overrun_err_intr_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tuser_UNCONNECTED;

  (* C_AR_WEIGHT_CH0 = "8" *) 
  (* C_AR_WEIGHT_CH1 = "8" *) 
  (* C_AR_WEIGHT_CH2 = "8" *) 
  (* C_AR_WEIGHT_CH3 = "8" *) 
  (* C_AR_WEIGHT_CH4 = "8" *) 
  (* C_AR_WEIGHT_CH5 = "8" *) 
  (* C_AR_WEIGHT_CH6 = "8" *) 
  (* C_AR_WEIGHT_CH7 = "8" *) 
  (* C_AXIS_TDATA_WIDTH = "32" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "1" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_BURST_SIZE = "512" *) 
  (* C_DEASSERT_TREADY = "0" *) 
  (* C_DRAM_BASE_ADDR = "00100000" *) 
  (* C_ENABLE_INTERRUPT = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXIS_TID = "1" *) 
  (* C_HAS_AXIS_TUSER = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "1" *) 
  (* C_NUM_CHANNEL = "2" *) 
  (* C_NUM_PAGE_CH0 = "4096" *) 
  (* C_NUM_PAGE_CH1 = "8" *) 
  (* C_NUM_PAGE_CH2 = "8" *) 
  (* C_NUM_PAGE_CH3 = "8" *) 
  (* C_NUM_PAGE_CH4 = "8" *) 
  (* C_NUM_PAGE_CH5 = "8" *) 
  (* C_NUM_PAGE_CH6 = "8" *) 
  (* C_NUM_PAGE_CH7 = "8" *) 
  (* C_S2MM_TXN_TIMEOUT_VAL = "64" *) 
  (* C_SELECT_XPM = "0" *) 
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 U0
       (.aclk(aclk),
        .aresetn(aresetn),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arcache(m_axi_arcache),
        .m_axi_arid(m_axi_arid),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arlock(m_axi_arlock),
        .m_axi_arprot(m_axi_arprot),
        .m_axi_arqos(m_axi_arqos),
        .m_axi_arready(m_axi_arready),
        .m_axi_arregion(m_axi_arregion),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_aruser(m_axi_aruser),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awcache(m_axi_awcache),
        .m_axi_awid(m_axi_awid),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awlock(m_axi_awlock),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awqos(m_axi_awqos),
        .m_axi_awready(m_axi_awready),
        .m_axi_awregion(m_axi_awregion),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awuser(m_axi_awuser),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bid(m_axi_bid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_buser(m_axi_buser),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rid(m_axi_rid),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_ruser(m_axi_ruser),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wuser(m_axi_wuser),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tdest(m_axis_tdest),
        .m_axis_tid(m_axis_tid),
        .m_axis_tkeep(m_axis_tkeep),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tready(m_axis_tready),
        .m_axis_tstrb(m_axis_tstrb),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[0]),
        .m_axis_tvalid(m_axis_tvalid),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tdest(s_axis_tdest),
        .s_axis_tid(s_axis_tid),
        .s_axis_tkeep(s_axis_tkeep),
        .s_axis_tlast(s_axis_tlast),
        .s_axis_tready(s_axis_tready),
        .s_axis_tstrb(s_axis_tstrb),
        .s_axis_tuser(1'b1),
        .s_axis_tvalid(s_axis_tvalid),
        .vfifo_idle(vfifo_idle),
        .vfifo_mm2s_channel_empty(vfifo_mm2s_channel_empty),
        .vfifo_mm2s_channel_full(vfifo_mm2s_channel_full),
        .vfifo_mm2s_rresp_err_intr(NLW_U0_vfifo_mm2s_rresp_err_intr_UNCONNECTED),
        .vfifo_s2mm_bresp_err_intr(NLW_U0_vfifo_s2mm_bresp_err_intr_UNCONNECTED),
        .vfifo_s2mm_channel_full(vfifo_s2mm_channel_full),
        .vfifo_s2mm_overrun_err_intr(NLW_U0_vfifo_s2mm_overrun_err_intr_UNCONNECTED));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* C_AR_WEIGHT_CH0 = "8" *) (* C_AR_WEIGHT_CH1 = "8" *) (* C_AR_WEIGHT_CH2 = "8" *) 
(* C_AR_WEIGHT_CH3 = "8" *) (* C_AR_WEIGHT_CH4 = "8" *) (* C_AR_WEIGHT_CH5 = "8" *) 
(* C_AR_WEIGHT_CH6 = "8" *) (* C_AR_WEIGHT_CH7 = "8" *) (* C_AXIS_TDATA_WIDTH = "32" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TUSER_WIDTH = "1" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_BURST_SIZE = "512" *) (* C_DEASSERT_TREADY = "0" *) (* C_DRAM_BASE_ADDR = "00100000" *) 
(* C_ENABLE_INTERRUPT = "0" *) (* C_FAMILY = "zynq" *) (* C_HAS_AXIS_TID = "1" *) 
(* C_HAS_AXIS_TUSER = "0" *) (* C_IMPLEMENTATION_TYPE = "1" *) (* C_NUM_CHANNEL = "2" *) 
(* C_NUM_PAGE_CH0 = "4096" *) (* C_NUM_PAGE_CH1 = "8" *) (* C_NUM_PAGE_CH2 = "8" *) 
(* C_NUM_PAGE_CH3 = "8" *) (* C_NUM_PAGE_CH4 = "8" *) (* C_NUM_PAGE_CH5 = "8" *) 
(* C_NUM_PAGE_CH6 = "8" *) (* C_NUM_PAGE_CH7 = "8" *) (* C_S2MM_TXN_TIMEOUT_VAL = "64" *) 
(* C_SELECT_XPM = "0" *) (* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17
   (aclk,
    aresetn,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    vfifo_mm2s_channel_full,
    vfifo_s2mm_channel_full,
    vfifo_mm2s_channel_empty,
    vfifo_mm2s_rresp_err_intr,
    vfifo_s2mm_bresp_err_intr,
    vfifo_s2mm_overrun_err_intr,
    vfifo_idle);
  input aclk;
  input aresetn;
  input s_axis_tvalid;
  output s_axis_tready;
  input [31:0]s_axis_tdata;
  input [3:0]s_axis_tstrb;
  input [3:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [0:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [31:0]m_axis_tdata;
  output [3:0]m_axis_tstrb;
  output [3:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [0:0]m_axis_tuser;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [31:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input [1:0]vfifo_mm2s_channel_full;
  output [1:0]vfifo_s2mm_channel_full;
  output [1:0]vfifo_mm2s_channel_empty;
  output vfifo_mm2s_rresp_err_intr;
  output vfifo_s2mm_bresp_err_intr;
  output vfifo_s2mm_overrun_err_intr;
  output [1:0]vfifo_idle;

  wire \<const0> ;
  wire \<const1> ;
  wire aclk;
  wire aresetn;
  wire [31:0]m_axi_araddr;
  wire [0:0]m_axi_arid;
  wire [7:0]m_axi_arlen;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [0:0]m_axi_awid;
  wire [7:0]m_axi_awlen;
  wire m_axi_awready;
  wire [1:1]\^m_axi_awsize ;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire [31:0]m_axis_tdata;
  wire [0:0]m_axis_tdest;
  wire [0:0]m_axis_tid;
  wire [3:0]m_axis_tkeep;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire [0:0]m_axis_tuser;
  wire m_axis_tvalid;
  wire [31:0]s_axis_tdata;
  wire [0:0]s_axis_tdest;
  wire [0:0]s_axis_tid;
  wire [3:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire [0:0]s_axis_tuser;
  wire s_axis_tvalid;
  wire [1:0]vfifo_idle;
  wire [1:0]vfifo_mm2s_channel_empty;
  wire [1:0]vfifo_mm2s_channel_full;
  wire [1:0]vfifo_s2mm_channel_full;

  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const1> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const1> ;
  assign m_axi_arcache[0] = \<const1> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const1> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \^m_axi_awsize [1];
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const1> ;
  assign m_axi_awcache[0] = \<const1> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \^m_axi_awsize [1];
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_wstrb[3] = \<const1> ;
  assign m_axi_wstrb[2] = \<const1> ;
  assign m_axi_wstrb[1] = \<const1> ;
  assign m_axi_wstrb[0] = \<const1> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axis_tstrb[3] = \<const1> ;
  assign m_axis_tstrb[2] = \<const1> ;
  assign m_axis_tstrb[1] = \<const1> ;
  assign m_axis_tstrb[0] = \<const1> ;
  assign vfifo_mm2s_rresp_err_intr = \<const0> ;
  assign vfifo_s2mm_bresp_err_intr = \<const0> ;
  assign vfifo_s2mm_overrun_err_intr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_synth inst_vfifo
       (.M_AXIS_TID(m_axis_tdest),
        .Q({m_axi_awid,m_axi_awaddr,m_axi_awlen}),
        .aclk(aclk),
        .aresetn(aresetn),
        .\m_axi_arid[0] ({m_axi_arid,m_axi_araddr,m_axi_arlen}),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(\^m_axi_awsize ),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .\m_axi_wdata[31] ({m_axi_wdata,m_axi_wlast}),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tid(m_axis_tid),
        .m_axis_tkeep(m_axis_tkeep),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tready(m_axis_tready),
        .m_axis_tuser(m_axis_tuser),
        .m_axis_tvalid(m_axis_tvalid),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tdest(s_axis_tdest),
        .s_axis_tid(s_axis_tid),
        .s_axis_tkeep(s_axis_tkeep),
        .s_axis_tlast(s_axis_tlast),
        .s_axis_tready(s_axis_tready),
        .s_axis_tuser(s_axis_tuser),
        .s_axis_tvalid(s_axis_tvalid),
        .vfifo_idle(vfifo_idle),
        .\vfifo_mm2s_channel_empty[0] (vfifo_mm2s_channel_empty[0]),
        .\vfifo_mm2s_channel_empty[1] (vfifo_mm2s_channel_empty[1]),
        .vfifo_mm2s_channel_full(vfifo_mm2s_channel_full),
        .vfifo_s2mm_channel_full(vfifo_s2mm_channel_full));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_compare" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_compare__parameterized0
   (counts_matched,
    mem_init_done_reg,
    plusOp__1,
    mem_init_done_reg_0,
    sdpo_int);
  output counts_matched;
  input [2:0]mem_init_done_reg;
  input [9:0]plusOp__1;
  input mem_init_done_reg_0;
  input [9:0]sdpo_int;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire carrynet_6;
  wire counts_matched;
  wire [2:0]mem_init_done_reg;
  wire mem_init_done_reg_0;
  wire [9:0]plusOp__1;
  wire [9:0]sdpo_int;
  wire [7:1]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({mem_init_done_reg[1],v1_reg[2:1],mem_init_done_reg[0]}));
  LUT5 #(
    .INIT(32'h84000387)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(plusOp__1[0]),
        .I1(mem_init_done_reg_0),
        .I2(sdpo_int[0]),
        .I3(plusOp__1[1]),
        .I4(sdpo_int[1]),
        .O(v1_reg[1]));
  LUT5 #(
    .INIT(32'h84000387)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(plusOp__1[2]),
        .I1(mem_init_done_reg_0),
        .I2(sdpo_int[2]),
        .I3(plusOp__1[3]),
        .I4(sdpo_int[3]),
        .O(v1_reg[2]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({counts_matched,carrynet_6,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({v1_reg[7],mem_init_done_reg[2],v1_reg[5:4]}));
  LUT5 #(
    .INIT(32'h84000387)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(plusOp__1[4]),
        .I1(mem_init_done_reg_0),
        .I2(sdpo_int[4]),
        .I3(plusOp__1[5]),
        .I4(sdpo_int[5]),
        .O(v1_reg[4]));
  LUT5 #(
    .INIT(32'h84000387)) 
    \gmux.gm[5].gms.ms_i_1 
       (.I0(plusOp__1[6]),
        .I1(mem_init_done_reg_0),
        .I2(sdpo_int[6]),
        .I3(plusOp__1[7]),
        .I4(sdpo_int[7]),
        .O(v1_reg[5]));
  LUT5 #(
    .INIT(32'h84000387)) 
    \gmux.gm[7].gms.ms_i_1 
       (.I0(plusOp__1[8]),
        .I1(mem_init_done_reg_0),
        .I2(sdpo_int[8]),
        .I3(plusOp__1[9]),
        .I4(sdpo_int[9]),
        .O(v1_reg[7]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_delay" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay
   (B,
    S,
    \gstage1.q_dly_reg[0]_0 ,
    \gstage1.q_dly_reg[0]_1 ,
    \gstage1.q_dly_reg[0]_2 ,
    Q,
    sdpo_int,
    aclk,
    \gstage1.q_dly_reg[31]_0 ,
    A);
  output [12:0]B;
  output [0:0]S;
  output [0:0]\gstage1.q_dly_reg[0]_0 ;
  output [0:0]\gstage1.q_dly_reg[0]_1 ;
  output [14:0]\gstage1.q_dly_reg[0]_2 ;
  input [0:0]Q;
  input [31:0]sdpo_int;
  input aclk;
  input [1:0]\gstage1.q_dly_reg[31]_0 ;
  input [0:0]A;

  wire [0:0]A;
  wire [12:0]B;
  wire [0:0]Q;
  wire [0:0]S;
  wire aclk;
  wire [0:0]\gstage1.q_dly_reg[0]_0 ;
  wire [0:0]\gstage1.q_dly_reg[0]_1 ;
  wire [14:0]\gstage1.q_dly_reg[0]_2 ;
  wire [1:0]\gstage1.q_dly_reg[31]_0 ;
  wire \gstage1.q_dly_reg_n_0_[0] ;
  wire \gstage1.q_dly_reg_n_0_[1] ;
  wire \gstage1.q_dly_reg_n_0_[2] ;
  wire \gstage1.q_dly_reg_n_0_[31] ;
  wire [31:0]sdpo_int;

  LUT2 #(
    .INIT(4'h9)) 
    eqOp_carry__0_i_1
       (.I0(B[0]),
        .I1(A),
        .O(\gstage1.q_dly_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h0041)) 
    eqOp_carry_i_4
       (.I0(\gstage1.q_dly_reg_n_0_[1] ),
        .I1(\gstage1.q_dly_reg_n_0_[2] ),
        .I2(\gstage1.q_dly_reg[31]_0 [0]),
        .I3(\gstage1.q_dly_reg_n_0_[0] ),
        .O(S));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[0]),
        .Q(\gstage1.q_dly_reg_n_0_[0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[10]),
        .Q(\gstage1.q_dly_reg[0]_2 [7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[11]),
        .Q(\gstage1.q_dly_reg[0]_2 [8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[12]),
        .Q(\gstage1.q_dly_reg[0]_2 [9]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[13]),
        .Q(\gstage1.q_dly_reg[0]_2 [10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[14]),
        .Q(\gstage1.q_dly_reg[0]_2 [11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[15]),
        .Q(B[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[16] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[16]),
        .Q(B[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[17] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[17]),
        .Q(B[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[18] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[18]),
        .Q(B[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[19] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[19]),
        .Q(B[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[1]),
        .Q(\gstage1.q_dly_reg_n_0_[1] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[20] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[20]),
        .Q(B[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[21] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[21]),
        .Q(B[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[22] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[22]),
        .Q(B[7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[23] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[23]),
        .Q(B[8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[24] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[24]),
        .Q(B[9]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[25] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[25]),
        .Q(B[10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[26] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[26]),
        .Q(B[11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[27] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[27]),
        .Q(B[12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[28] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[28]),
        .Q(\gstage1.q_dly_reg[0]_2 [12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[29] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[29]),
        .Q(\gstage1.q_dly_reg[0]_2 [13]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[2]),
        .Q(\gstage1.q_dly_reg_n_0_[2] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[30] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[30]),
        .Q(\gstage1.q_dly_reg[0]_2 [14]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[31] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[31]),
        .Q(\gstage1.q_dly_reg_n_0_[31] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[3]),
        .Q(\gstage1.q_dly_reg[0]_2 [0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[4]),
        .Q(\gstage1.q_dly_reg[0]_2 [1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[5]),
        .Q(\gstage1.q_dly_reg[0]_2 [2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[6]),
        .Q(\gstage1.q_dly_reg[0]_2 [3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[7]),
        .Q(\gstage1.q_dly_reg[0]_2 [4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[8]),
        .Q(\gstage1.q_dly_reg[0]_2 [5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[9]),
        .Q(\gstage1.q_dly_reg[0]_2 [6]),
        .R(Q));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1
       (.I0(\gstage1.q_dly_reg_n_0_[31] ),
        .I1(\gstage1.q_dly_reg[31]_0 [1]),
        .O(\gstage1.q_dly_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_delay" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay_129
   (A,
    S,
    \gstage1.q_dly_reg[0] ,
    \gstage1.q_dly_reg[0]_0 ,
    \gstage1.q_dly_reg[0]_1 ,
    \gstage1.q_dly_reg[0]_2 ,
    Q,
    \gfwd_mode.m_valid_i_reg ,
    aclk,
    \gfwd_mode.m_valid_i_reg_0 ,
    \gfwd_mode.m_valid_i_reg_1 ,
    \gfwd_mode.m_valid_i_reg_2 ,
    \gfwd_mode.m_valid_i_reg_3 ,
    \gfwd_mode.m_valid_i_reg_4 ,
    \gfwd_mode.m_valid_i_reg_5 ,
    \gfwd_mode.m_valid_i_reg_6 ,
    \gfwd_mode.m_valid_i_reg_7 ,
    \gfwd_mode.m_valid_i_reg_8 ,
    \gfwd_mode.m_valid_i_reg_9 ,
    \gfwd_mode.m_valid_i_reg_10 ,
    \gfwd_mode.m_valid_i_reg_11 ,
    \gstage1.q_dly_reg[30]_0 ,
    B,
    D);
  output [12:0]A;
  output [2:0]S;
  output [0:0]\gstage1.q_dly_reg[0] ;
  output [3:0]\gstage1.q_dly_reg[0]_0 ;
  output [0:0]\gstage1.q_dly_reg[0]_1 ;
  output [1:0]\gstage1.q_dly_reg[0]_2 ;
  input [0:0]Q;
  input \gfwd_mode.m_valid_i_reg ;
  input aclk;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input \gfwd_mode.m_valid_i_reg_1 ;
  input \gfwd_mode.m_valid_i_reg_2 ;
  input \gfwd_mode.m_valid_i_reg_3 ;
  input \gfwd_mode.m_valid_i_reg_4 ;
  input \gfwd_mode.m_valid_i_reg_5 ;
  input \gfwd_mode.m_valid_i_reg_6 ;
  input \gfwd_mode.m_valid_i_reg_7 ;
  input \gfwd_mode.m_valid_i_reg_8 ;
  input \gfwd_mode.m_valid_i_reg_9 ;
  input \gfwd_mode.m_valid_i_reg_10 ;
  input \gfwd_mode.m_valid_i_reg_11 ;
  input [14:0]\gstage1.q_dly_reg[30]_0 ;
  input [11:0]B;
  input [16:0]D;

  wire [12:0]A;
  wire [11:0]B;
  wire [16:0]D;
  wire [0:0]Q;
  wire [2:0]S;
  wire aclk;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_1 ;
  wire \gfwd_mode.m_valid_i_reg_10 ;
  wire \gfwd_mode.m_valid_i_reg_11 ;
  wire \gfwd_mode.m_valid_i_reg_2 ;
  wire \gfwd_mode.m_valid_i_reg_3 ;
  wire \gfwd_mode.m_valid_i_reg_4 ;
  wire \gfwd_mode.m_valid_i_reg_5 ;
  wire \gfwd_mode.m_valid_i_reg_6 ;
  wire \gfwd_mode.m_valid_i_reg_7 ;
  wire \gfwd_mode.m_valid_i_reg_8 ;
  wire \gfwd_mode.m_valid_i_reg_9 ;
  wire [0:0]\gstage1.q_dly_reg[0] ;
  wire [3:0]\gstage1.q_dly_reg[0]_0 ;
  wire [0:0]\gstage1.q_dly_reg[0]_1 ;
  wire [1:0]\gstage1.q_dly_reg[0]_2 ;
  wire [14:0]\gstage1.q_dly_reg[30]_0 ;
  wire \gstage1.q_dly_reg_n_0_[10] ;
  wire \gstage1.q_dly_reg_n_0_[11] ;
  wire \gstage1.q_dly_reg_n_0_[12] ;
  wire \gstage1.q_dly_reg_n_0_[13] ;
  wire \gstage1.q_dly_reg_n_0_[14] ;
  wire \gstage1.q_dly_reg_n_0_[28] ;
  wire \gstage1.q_dly_reg_n_0_[29] ;
  wire \gstage1.q_dly_reg_n_0_[30] ;
  wire \gstage1.q_dly_reg_n_0_[3] ;
  wire \gstage1.q_dly_reg_n_0_[4] ;
  wire \gstage1.q_dly_reg_n_0_[5] ;
  wire \gstage1.q_dly_reg_n_0_[6] ;
  wire \gstage1.q_dly_reg_n_0_[7] ;
  wire \gstage1.q_dly_reg_n_0_[8] ;
  wire \gstage1.q_dly_reg_n_0_[9] ;

  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eqOp_carry__0_i_2
       (.I0(\gstage1.q_dly_reg_n_0_[12] ),
        .I1(\gstage1.q_dly_reg[30]_0 [9]),
        .I2(\gstage1.q_dly_reg[30]_0 [11]),
        .I3(\gstage1.q_dly_reg_n_0_[14] ),
        .I4(\gstage1.q_dly_reg[30]_0 [10]),
        .I5(\gstage1.q_dly_reg_n_0_[13] ),
        .O(\gstage1.q_dly_reg[0] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eqOp_carry_i_1
       (.I0(\gstage1.q_dly_reg_n_0_[9] ),
        .I1(\gstage1.q_dly_reg[30]_0 [6]),
        .I2(\gstage1.q_dly_reg[30]_0 [8]),
        .I3(\gstage1.q_dly_reg_n_0_[11] ),
        .I4(\gstage1.q_dly_reg[30]_0 [7]),
        .I5(\gstage1.q_dly_reg_n_0_[10] ),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eqOp_carry_i_2
       (.I0(\gstage1.q_dly_reg_n_0_[6] ),
        .I1(\gstage1.q_dly_reg[30]_0 [3]),
        .I2(\gstage1.q_dly_reg[30]_0 [5]),
        .I3(\gstage1.q_dly_reg_n_0_[8] ),
        .I4(\gstage1.q_dly_reg[30]_0 [4]),
        .I5(\gstage1.q_dly_reg_n_0_[7] ),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eqOp_carry_i_3
       (.I0(\gstage1.q_dly_reg_n_0_[3] ),
        .I1(\gstage1.q_dly_reg[30]_0 [0]),
        .I2(\gstage1.q_dly_reg[30]_0 [2]),
        .I3(\gstage1.q_dly_reg_n_0_[5] ),
        .I4(\gstage1.q_dly_reg[30]_0 [1]),
        .I5(\gstage1.q_dly_reg_n_0_[4] ),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\gstage1.q_dly_reg_n_0_[10] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\gstage1.q_dly_reg_n_0_[11] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\gstage1.q_dly_reg_n_0_[12] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\gstage1.q_dly_reg_n_0_[13] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\gstage1.q_dly_reg_n_0_[14] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg ),
        .Q(A[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[16] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_0 ),
        .Q(A[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[17] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_1 ),
        .Q(A[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[18] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_2 ),
        .Q(A[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[19] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_3 ),
        .Q(A[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[20] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_4 ),
        .Q(A[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[21] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_5 ),
        .Q(A[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[22] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_6 ),
        .Q(A[7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[23] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_7 ),
        .Q(A[8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[24] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_8 ),
        .Q(A[9]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[25] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_9 ),
        .Q(A[10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[26] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_10 ),
        .Q(A[11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[27] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_11 ),
        .Q(A[12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[28] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\gstage1.q_dly_reg_n_0_[28] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[29] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\gstage1.q_dly_reg_n_0_[29] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\gstage1.q_dly_reg[0]_2 [0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[30] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\gstage1.q_dly_reg_n_0_[30] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[31] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\gstage1.q_dly_reg[0]_2 [1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\gstage1.q_dly_reg_n_0_[3] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\gstage1.q_dly_reg_n_0_[4] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\gstage1.q_dly_reg_n_0_[5] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\gstage1.q_dly_reg_n_0_[6] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\gstage1.q_dly_reg_n_0_[7] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\gstage1.q_dly_reg_n_0_[8] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\gstage1.q_dly_reg_n_0_[9] ),
        .R(Q));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2
       (.I0(\gstage1.q_dly_reg_n_0_[28] ),
        .I1(\gstage1.q_dly_reg[30]_0 [12]),
        .I2(\gstage1.q_dly_reg[30]_0 [14]),
        .I3(\gstage1.q_dly_reg_n_0_[30] ),
        .I4(\gstage1.q_dly_reg[30]_0 [13]),
        .I5(\gstage1.q_dly_reg_n_0_[29] ),
        .O(\gstage1.q_dly_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1
       (.I0(A[10]),
        .I1(B[9]),
        .I2(B[11]),
        .I3(A[12]),
        .I4(B[10]),
        .I5(A[11]),
        .O(\gstage1.q_dly_reg[0]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(A[7]),
        .I1(B[6]),
        .I2(B[8]),
        .I3(A[9]),
        .I4(B[7]),
        .I5(A[8]),
        .O(\gstage1.q_dly_reg[0]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(A[4]),
        .I1(B[3]),
        .I2(B[5]),
        .I3(A[6]),
        .I4(B[4]),
        .I5(A[5]),
        .O(\gstage1.q_dly_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4
       (.I0(A[1]),
        .I1(B[0]),
        .I2(B[2]),
        .I3(A[3]),
        .I4(B[1]),
        .I5(A[2]),
        .O(\gstage1.q_dly_reg[0]_0 [0]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_delay" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized0
   (pntrs_eql_dly,
    Q,
    aclk,
    CO,
    \gstage1.q_dly_reg[15] );
  output pntrs_eql_dly;
  input [0:0]Q;
  input aclk;
  input [0:0]CO;
  input [0:0]\gstage1.q_dly_reg[15] ;

  wire [0:0]CO;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]\gstage1.q_dly_reg[15] ;
  wire pntrs_eql;
  wire pntrs_eql_dly;

  LUT2 #(
    .INIT(4'h8)) 
    \gstage1.q_dly[0]_i_1 
       (.I0(CO),
        .I1(\gstage1.q_dly_reg[15] ),
        .O(pntrs_eql));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(pntrs_eql),
        .Q(pntrs_eql_dly),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_delay" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1
   (I147,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    aclk);
  output [0:0]I147;
  input [0:0]Q;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input aclk;

  wire [0:0]I147;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gnstage1.q_dly_reg_n_0_[0][0] ;

  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\gnstage1.q_dly_reg_n_0_[0][0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg_n_0_[0][0] ),
        .Q(I147),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_delay" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_15
   (\gcc0.gc0.count_d1_reg[3] ,
    \gcc0.gc0.count_d1_reg[3]_0 ,
    we_ar_txn,
    p_19_out,
    Q,
    bram_rd_en,
    aclk,
    ram_full_fb_i_reg,
    mem_init_done,
    out);
  output \gcc0.gc0.count_d1_reg[3] ;
  output [0:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  output we_ar_txn;
  output p_19_out;
  input [0:0]Q;
  input bram_rd_en;
  input aclk;
  input ram_full_fb_i_reg;
  input mem_init_done;
  input out;

  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire \gcc0.gc0.count_d1_reg[3] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  wire \gnstage1.q_dly_reg[0]_13 ;
  wire mem_init_done;
  wire out;
  wire p_19_out;
  wire ram_full_fb_i_reg;
  wire we_ar_txn;

  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[3]_i_1 
       (.I0(\gcc0.gc0.count_d1_reg[3] ),
        .I1(out),
        .O(p_19_out));
  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[3]_i_1__1 
       (.I0(\gcc0.gc0.count_d1_reg[3] ),
        .I1(ram_full_fb_i_reg),
        .O(\gcc0.gc0.count_d1_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(bram_rd_en),
        .Q(\gnstage1.q_dly_reg[0]_13 ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg[0]_13 ),
        .Q(\gcc0.gc0.count_d1_reg[3] ),
        .R(Q));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_5_i_1__0
       (.I0(\gcc0.gc0.count_d1_reg[3] ),
        .I1(mem_init_done),
        .O(we_ar_txn));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_delay" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_54
   (DIN,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    aclk);
  output [0:0]DIN;
  input [0:0]Q;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input aclk;

  wire [0:0]DIN;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gnstage1.q_dly_reg_n_0_[0][0] ;

  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\gnstage1.q_dly_reg_n_0_[0][0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg_n_0_[0][0] ),
        .Q(DIN),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_delay" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_55
   (mcpf_to_argen_tvalid,
    WEBWE,
    Q,
    bram_rd_en,
    aclk,
    out);
  output mcpf_to_argen_tvalid;
  output [0:0]WEBWE;
  input [0:0]Q;
  input bram_rd_en;
  input aclk;
  input out;

  wire [0:0]Q;
  wire [0:0]WEBWE;
  wire aclk;
  wire bram_rd_en;
  wire \gnstage1.q_dly_reg[0]_17 ;
  wire mcpf_to_argen_tvalid;
  wire out;

  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3__0 
       (.I0(mcpf_to_argen_tvalid),
        .I1(out),
        .O(WEBWE));
  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(bram_rd_en),
        .Q(\gnstage1.q_dly_reg[0]_17 ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg[0]_17 ),
        .Q(mcpf_to_argen_tvalid),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_delay" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized2
   (WR_DATA,
    Q,
    mem_init_done,
    \gnstage1.q_dly_reg[1][0] ,
    \wr_rst_reg_reg[15] ,
    D,
    aclk);
  output [28:0]WR_DATA;
  output [14:0]Q;
  input mem_init_done;
  input [28:0]\gnstage1.q_dly_reg[1][0] ;
  input [0:0]\wr_rst_reg_reg[15] ;
  input [14:0]D;
  input aclk;

  wire [14:0]D;
  wire [14:0]Q;
  wire [28:0]WR_DATA;
  wire aclk;
  wire [28:0]\gnstage1.q_dly_reg[1][0] ;
  wire mem_init_done;
  wire [0:0]\wr_rst_reg_reg[15] ;

  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(\wr_rst_reg_reg[15] ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_0_5_i_2__1
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [1]),
        .O(WR_DATA[1]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_0_5_i_3
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [0]),
        .O(WR_DATA[0]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_0_5_i_4__1
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [3]),
        .O(WR_DATA[3]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_0_5_i_5__1
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [2]),
        .O(WR_DATA[2]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_12_17_i_1
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [11]),
        .O(WR_DATA[11]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_12_17_i_2
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [10]),
        .O(WR_DATA[10]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_12_17_i_3
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [13]),
        .O(WR_DATA[13]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_12_17_i_4
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [12]),
        .O(WR_DATA[12]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_12_17_i_5
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [15]),
        .O(WR_DATA[15]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_12_17_i_6
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [14]),
        .O(WR_DATA[14]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_18_23_i_1
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [17]),
        .O(WR_DATA[17]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_18_23_i_2
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [16]),
        .O(WR_DATA[16]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_18_23_i_3
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [19]),
        .O(WR_DATA[19]));
  LUT3 #(
    .INIT(8'hEF)) 
    ram_reg_0_1_18_23_i_4__1
       (.I0(\gnstage1.q_dly_reg[1][0] [18]),
        .I1(Q[14]),
        .I2(mem_init_done),
        .O(WR_DATA[18]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_18_23_i_5
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [21]),
        .O(WR_DATA[21]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_18_23_i_6
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [20]),
        .O(WR_DATA[20]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_24_29_i_1
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [22]),
        .O(WR_DATA[22]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_24_29_i_3
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [24]),
        .O(WR_DATA[24]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_24_29_i_4
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [23]),
        .O(WR_DATA[23]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_24_29_i_5
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [26]),
        .O(WR_DATA[26]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_24_29_i_6
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [25]),
        .O(WR_DATA[25]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_30_31_i_1
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [28]),
        .O(WR_DATA[28]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_30_31_i_2
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [27]),
        .O(WR_DATA[27]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_6_11_i_1__1
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [5]),
        .O(WR_DATA[5]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_6_11_i_2__1
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [4]),
        .O(WR_DATA[4]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_6_11_i_3__1
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [7]),
        .O(WR_DATA[7]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_6_11_i_4__1
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [6]),
        .O(WR_DATA[6]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_6_11_i_5__1
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [9]),
        .O(WR_DATA[9]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_6_11_i_6__1
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [8]),
        .O(WR_DATA[8]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_delay" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized3
   (DIN,
    curr_state_reg,
    aclk,
    active_ch_dly_reg_r_2,
    Q);
  output [0:0]DIN;
  input [0:0]curr_state_reg;
  input aclk;
  input active_ch_dly_reg_r_2;
  input [0:0]Q;

  wire [0:0]DIN;
  wire [0:0]Q;
  wire aclk;
  wire active_ch_dly_reg_r_2;
  wire [0:0]curr_state_reg;
  wire \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0 ;
  wire \gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ;
  wire \gnstage1.q_dly_reg_gate_n_0 ;

  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/trans_dly_inst/gnstage1.q_dly_reg[1] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/trans_dly_inst/gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(curr_state_reg),
        .Q(\gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0 ));
  FDRE \gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0 ),
        .Q(\gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE \gnstage1.q_dly_reg[3][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg_gate_n_0 ),
        .Q(DIN),
        .R(Q));
  LUT2 #(
    .INIT(4'h8)) 
    \gnstage1.q_dly_reg_gate 
       (.I0(\gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .I1(active_ch_dly_reg_r_2),
        .O(\gnstage1.q_dly_reg_gate_n_0 ));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_delay" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized4
   (DIN,
    Q,
    D,
    aclk);
  output [12:0]DIN;
  input [0:0]Q;
  input [12:0]D;
  input aclk;

  wire [12:0]D;
  wire [12:0]DIN;
  wire [0:0]Q;
  wire aclk;

  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(DIN[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(DIN[10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(DIN[11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(DIN[12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(DIN[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(DIN[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(DIN[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(DIN[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(DIN[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(DIN[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(DIN[7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(DIN[8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(DIN[9]),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_synth" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_synth
   (M_AXIS_TID,
    \vfifo_mm2s_channel_empty[1] ,
    \vfifo_mm2s_channel_empty[0] ,
    m_axis_tvalid,
    s_axis_tready,
    m_axi_awsize,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tuser,
    m_axis_tkeep,
    m_axis_tdata,
    m_axi_rready,
    m_axi_bready,
    vfifo_s2mm_channel_full,
    vfifo_idle,
    Q,
    \m_axi_wdata[31] ,
    \m_axi_arid[0] ,
    m_axi_awvalid,
    m_axi_wvalid,
    m_axi_arvalid,
    aclk,
    m_axi_bvalid,
    vfifo_mm2s_channel_full,
    m_axis_tready,
    s_axis_tid,
    s_axis_tkeep,
    s_axis_tuser,
    s_axis_tlast,
    s_axis_tdata,
    s_axis_tdest,
    s_axis_tvalid,
    m_axi_rdata,
    m_axi_rvalid,
    m_axi_awready,
    m_axi_wready,
    m_axi_arready,
    aresetn);
  output [0:0]M_AXIS_TID;
  output \vfifo_mm2s_channel_empty[1] ;
  output \vfifo_mm2s_channel_empty[0] ;
  output m_axis_tvalid;
  output s_axis_tready;
  output [0:0]m_axi_awsize;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tuser;
  output [3:0]m_axis_tkeep;
  output [31:0]m_axis_tdata;
  output m_axi_rready;
  output m_axi_bready;
  output [1:0]vfifo_s2mm_channel_full;
  output [1:0]vfifo_idle;
  output [40:0]Q;
  output [32:0]\m_axi_wdata[31] ;
  output [40:0]\m_axi_arid[0] ;
  output m_axi_awvalid;
  output m_axi_wvalid;
  output m_axi_arvalid;
  input aclk;
  input m_axi_bvalid;
  input [1:0]vfifo_mm2s_channel_full;
  input m_axis_tready;
  input [0:0]s_axis_tid;
  input [3:0]s_axis_tkeep;
  input [0:0]s_axis_tuser;
  input s_axis_tlast;
  input [31:0]s_axis_tdata;
  input [0:0]s_axis_tdest;
  input s_axis_tvalid;
  input [31:0]m_axi_rdata;
  input m_axi_rvalid;
  input m_axi_awready;
  input m_axi_wready;
  input m_axi_arready;
  input aresetn;

  wire [0:0]M_AXIS_TID;
  wire [40:0]Q;
  wire Q_i_1__0__0_n_0;
  wire Q_i_1__9_n_0;
  wire aclk;
  wire ar_fifo_inst_n_0;
  wire ar_fifo_inst_n_1;
  wire ar_fifo_inst_n_2;
  wire aresetn;
  wire \argen_inst/prog_full_i ;
  wire aw_fifo_inst_n_0;
  wire aw_fifo_inst_n_1;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_0 ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_1 ;
  wire gvfifo_top_n_178;
  wire [31:0]m_axi_araddr_i;
  wire [40:0]\m_axi_arid[0] ;
  wire m_axi_arid_i;
  wire [7:0]m_axi_arlen_i;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire [31:0]m_axi_awaddr_i;
  wire m_axi_awid_i;
  wire [7:0]m_axi_awlen_i;
  wire m_axi_awready;
  wire [0:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [32:0]\m_axi_wdata[31] ;
  wire [31:0]m_axi_wdata_i;
  wire m_axi_wlast_i;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire [31:0]m_axis_tdata;
  wire [0:0]m_axis_tid;
  wire [3:0]m_axis_tkeep;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire [0:0]m_axis_tuser;
  wire m_axis_tvalid;
  wire \mcdf_inst/active_ch_dly_reg[1]_6 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/pntrs_eql_dly ;
  wire [1:1]\mcdf_inst/mcf_dfl_wr_inst/active_ch_valid_dly ;
  wire \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/POR_A ;
  wire \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ram_rstram_b ;
  wire \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/POR_A ;
  wire \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ram_rstram_b ;
  wire [40:40]mm2s_to_switch_payload;
  wire mm2s_trans_last_arb;
  wire [31:0]s_axis_tdata;
  wire [0:0]s_axis_tdest;
  wire [0:0]s_axis_tid;
  wire [3:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire [0:0]s_axis_tuser;
  wire s_axis_tvalid;
  wire \tid_fifo_inst/prog_full_i ;
  wire [1:0]vfifo_idle;
  wire \vfifo_mm2s_channel_empty[0] ;
  wire \vfifo_mm2s_channel_empty[1] ;
  wire [1:0]vfifo_mm2s_channel_full;
  wire [1:0]vfifo_s2mm_channel_full;
  wire w_fifo_inst_n_0;
  wire w_fifo_inst_n_1;
  wire [15:1]wr_rst_i;

  LUT5 #(
    .INIT(32'hBBBB0B00)) 
    Q_i_1__0__0
       (.I0(\mcdf_inst/active_ch_dly_reg[1]_6 ),
        .I1(\mcdf_inst/mcf_dfl_wr_inst/active_ch_valid_dly ),
        .I2(gvfifo_top_n_178),
        .I3(\mcdf_inst/mcf_dfl_rd_inst/pntrs_eql_dly ),
        .I4(vfifo_idle[0]),
        .O(Q_i_1__0__0_n_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    Q_i_1__9
       (.I0(\mcdf_inst/mcf_dfl_wr_inst/active_ch_valid_dly ),
        .I1(\mcdf_inst/active_ch_dly_reg[1]_6 ),
        .I2(\mcdf_inst/mcf_dfl_rd_inst/pntrs_eql_dly ),
        .I3(gvfifo_top_n_178),
        .I4(vfifo_idle[1]),
        .O(Q_i_1__9_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    Q_i_5
       (.I0(m_axis_tready),
        .I1(mm2s_to_switch_payload),
        .I2(m_axis_tvalid),
        .O(mm2s_trans_last_arb));
  design_1_axi_vfifo_ctrl_0_0_fifo_top__xdcDup__1 ar_fifo_inst
       (.E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .I147({m_axi_arid_i,m_axi_araddr_i,m_axi_arlen_i}),
        .M_AXI_ARVALID(m_axi_arvalid_i),
        .Q(wr_rst_i[15]),
        .aclk(aclk),
        .\gfwd_rev.s_ready_i_reg (ar_fifo_inst_n_2),
        .\gpfs.prog_full_i_reg (ar_fifo_inst_n_1),
        .\m_axi_arid[0] (\m_axi_arid[0] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .out(ar_fifo_inst_n_0),
        .prog_full_i(\argen_inst/prog_full_i ));
  design_1_axi_vfifo_ctrl_0_0_fifo_top aw_fifo_inst
       (.DI({m_axi_awid_i,m_axi_awaddr_i,m_axi_awlen_i}),
        .E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_1 ),
        .Q(wr_rst_i[15]),
        .TREADY_S2MM(aw_fifo_inst_n_1),
        .aclk(aclk),
        .\gpfs.prog_full_i_reg (w_fifo_inst_n_1),
        .\m_axi_awid[0] (Q),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .out(aw_fifo_inst_n_0),
        .prog_full_i(\tid_fifo_inst/prog_full_i ));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_top gvfifo_top
       (.D({s_axis_tid,s_axis_tkeep,s_axis_tuser,s_axis_tlast,s_axis_tdata,s_axis_tdest}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ({m_axi_wlast_i,m_axi_wdata_i}),
        .DI({m_axi_awid_i,m_axi_awaddr_i,m_axi_awlen_i}),
        .E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_1 ),
        .I147({m_axi_arid_i,m_axi_araddr_i,m_axi_arlen_i}),
        .M_AXI_ARVALID(m_axi_arvalid_i),
        .POR_A(\mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/POR_A ),
        .POR_A_0(\mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/POR_A ),
        .Q({wr_rst_i[15],wr_rst_i[1]}),
        .Q_reg({mm2s_to_switch_payload,m_axis_tlast,m_axis_tid,m_axis_tuser,M_AXIS_TID,m_axis_tkeep,m_axis_tdata}),
        .Q_reg_0(\mcdf_inst/mcf_dfl_wr_inst/active_ch_valid_dly ),
        .TREADY_S2MM(aw_fifo_inst_n_1),
        .aclk(aclk),
        .\active_ch_dly_reg[1][0] (Q_i_1__0__0_n_0),
        .\active_ch_dly_reg[1]_6 (\mcdf_inst/active_ch_dly_reg[1]_6 ),
        .\active_ch_dly_reg[2][0] (gvfifo_top_n_178),
        .\gcc0.gc0.count_d1_reg[3] (\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .\gpfs.prog_full_i_reg (ar_fifo_inst_n_2),
        .\gpfs.prog_full_i_reg_0 (ar_fifo_inst_n_1),
        .\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] (Q_i_1__9_n_0),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .mm2s_trans_last_arb(mm2s_trans_last_arb),
        .out(aw_fifo_inst_n_0),
        .pntrs_eql_dly(\mcdf_inst/mcf_dfl_rd_inst/pntrs_eql_dly ),
        .prog_full_i(\argen_inst/prog_full_i ),
        .prog_full_i_1(\tid_fifo_inst/prog_full_i ),
        .ram_full_fb_i_reg(w_fifo_inst_n_0),
        .ram_full_fb_i_reg_0(ar_fifo_inst_n_0),
        .ram_rstram_b(\mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ram_rstram_b ),
        .ram_rstram_b_2(\mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ram_rstram_b ),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid),
        .vfifo_idle(vfifo_idle),
        .\vfifo_mm2s_channel_empty[0] (\vfifo_mm2s_channel_empty[0] ),
        .\vfifo_mm2s_channel_empty[1] (\vfifo_mm2s_channel_empty[1] ),
        .vfifo_mm2s_channel_full(vfifo_mm2s_channel_full),
        .vfifo_s2mm_channel_full(vfifo_s2mm_channel_full));
  design_1_axi_vfifo_ctrl_0_0_vfifo_reset_blk rstblk
       (.POR_A(\mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/POR_A ),
        .POR_A_1(\mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/POR_A ),
        .Q({wr_rst_i[15],wr_rst_i[1]}),
        .aclk(aclk),
        .aresetn(aresetn),
        .ram_rstram_b(\mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ram_rstram_b ),
        .ram_rstram_b_0(\mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ram_rstram_b ));
  design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized0 w_fifo_inst
       (.E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_0 ),
        .Q(wr_rst_i[15]),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[33] ({m_axi_wlast_i,m_axi_wdata_i}),
        .\gpfs.prog_full_i_reg (w_fifo_inst_n_1),
        .\m_axi_wdata[31] (\m_axi_wdata[31] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(w_fifo_inst_n_0));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_wr_pf_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss
   (Q_reg,
    Q_reg_0,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over,
    D_0,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    mcdf_full,
    \active_ch_dly_reg[4]_9 ,
    \active_ch_dly_reg[4][0] ,
    p_0_out,
    D);
  output Q_reg;
  output Q_reg_0;
  input aclk;
  input [1:0]Q;
  input \gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over;
  input [12:0]D_0;
  input [12:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [1:0]mcdf_full;
  input \active_ch_dly_reg[4]_9 ;
  input \active_ch_dly_reg[4][0] ;
  input p_0_out;
  input [1:0]D;

  wire [1:0]D;
  wire [12:0]D_0;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire [9:0]a;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_9 ;
  wire [12:0]ch_depth_minus_rd_m_wr;
  wire [12:0]diff_pntr;
  wire \diff_pntr[0]_i_1_n_0 ;
  wire \diff_pntr[10]_i_1_n_0 ;
  wire \diff_pntr[11]_i_1_n_0 ;
  wire \diff_pntr[12]_i_1_n_0 ;
  wire \diff_pntr[1]_i_1_n_0 ;
  wire \diff_pntr[2]_i_1_n_0 ;
  wire \diff_pntr[3]_i_1_n_0 ;
  wire \diff_pntr[4]_i_1_n_0 ;
  wire \diff_pntr[5]_i_1_n_0 ;
  wire \diff_pntr[6]_i_1_n_0 ;
  wire \diff_pntr[7]_i_1_n_0 ;
  wire \diff_pntr[8]_i_1_n_0 ;
  wire \diff_pntr[9]_i_1_n_0 ;
  wire geqOp;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [12:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg_n_0 ;
  wire \gset.prog_full_i_i_10_n_0 ;
  wire \gset.prog_full_i_i_11_n_0 ;
  wire \gset.prog_full_i_i_12_n_0 ;
  wire \gset.prog_full_i_i_13_n_0 ;
  wire \gset.prog_full_i_i_14_n_0 ;
  wire \gset.prog_full_i_i_15_n_0 ;
  wire \gset.prog_full_i_i_3_n_0 ;
  wire \gset.prog_full_i_i_4_n_0 ;
  wire \gset.prog_full_i_i_5_n_0 ;
  wire \gset.prog_full_i_i_6_n_0 ;
  wire \gset.prog_full_i_i_7_n_0 ;
  wire \gset.prog_full_i_i_8_n_0 ;
  wire \gset.prog_full_i_i_9_n_0 ;
  wire \gset.prog_full_i_reg_i_1_n_2 ;
  wire \gset.prog_full_i_reg_i_1_n_3 ;
  wire \gset.prog_full_i_reg_i_2_n_0 ;
  wire \gset.prog_full_i_reg_i_2_n_1 ;
  wire \gset.prog_full_i_reg_i_2_n_2 ;
  wire \gset.prog_full_i_reg_i_2_n_3 ;
  wire [1:0]mcdf_full;
  wire p_0_out;
  wire p_0_out_0;
  wire [9:0]\pf_thresh_dly_reg[0]_2 ;
  wire [9:0]\pf_thresh_dly_reg[1]_3 ;
  wire [9:0]\pf_thresh_dly_reg[2]_4 ;
  wire pntr_roll_over;
  wire [12:0]rd_pntr_minus_wr_pntr;
  wire [12:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1;
  wire rd_pntr_roll_over_d2;
  wire [12:0]s;
  wire [12:0]wr_minus_rd_dly;
  wire [12:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1;
  wire wr_pntr_roll_over_d2;
  wire wr_pntr_roll_over_dly;
  wire [3:3]\NLW_gset.prog_full_i_reg_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_gset.prog_full_i_reg_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_gset.prog_full_i_reg_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000000000EAEAEA)) 
    Q_i_1__3
       (.I0(mcdf_full[1]),
        .I1(\active_ch_dly_reg[4]_9 ),
        .I2(p_0_out_0),
        .I3(\active_ch_dly_reg[4][0] ),
        .I4(p_0_out),
        .I5(Q[1]),
        .O(Q_reg));
  LUT6 #(
    .INIT(64'h00000000AEAE00AE)) 
    Q_i_1__6
       (.I0(mcdf_full[0]),
        .I1(p_0_out_0),
        .I2(\active_ch_dly_reg[4]_9 ),
        .I3(p_0_out),
        .I4(\active_ch_dly_reg[4][0] ),
        .I5(Q[1]),
        .O(Q_reg_0));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11 ch_dpth_rd_wr
       (.Q({a[9],a[0]}),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr),
        .\wr_rst_reg_reg[15] (Q[1]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[0]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(wr_minus_rd_dly[0]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[10]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(wr_minus_rd_dly[10]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[11]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(wr_minus_rd_dly[11]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[12]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(wr_minus_rd_dly[12]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[1]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(wr_minus_rd_dly[1]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[2]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(wr_minus_rd_dly[2]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[3]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(wr_minus_rd_dly[3]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[4]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(wr_minus_rd_dly[4]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[5]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(wr_minus_rd_dly[5]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[6]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(wr_minus_rd_dly[6]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[7]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(wr_minus_rd_dly[7]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[8]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(wr_minus_rd_dly[8]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[9]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(wr_minus_rd_dly[9]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[0]_i_1_n_0 ),
        .Q(diff_pntr[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[10]_i_1_n_0 ),
        .Q(diff_pntr[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[11]_i_1_n_0 ),
        .Q(diff_pntr[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[12]_i_1_n_0 ),
        .Q(diff_pntr[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[1]_i_1_n_0 ),
        .Q(diff_pntr[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[2]_i_1_n_0 ),
        .Q(diff_pntr[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[3]_i_1_n_0 ),
        .Q(diff_pntr[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[4]_i_1_n_0 ),
        .Q(diff_pntr[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[5]_i_1_n_0 ),
        .Q(diff_pntr[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[6]_i_1_n_0 ),
        .Q(diff_pntr[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[7]_i_1_n_0 ),
        .Q(diff_pntr[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[8]_i_1_n_0 ),
        .Q(diff_pntr[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[9]_i_1_n_0 ),
        .Q(diff_pntr[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(a[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(a[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .Q(rd_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[12]),
        .Q(wr_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(wr_pntr_roll_over_dly),
        .R(Q[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \gset.prog_full_i_i_10 
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(\gset.prog_full_i_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hF2)) 
    \gset.prog_full_i_i_11 
       (.I0(diff_pntr[0]),
        .I1(\pf_thresh_dly_reg[2]_4 [0]),
        .I2(diff_pntr[1]),
        .O(\gset.prog_full_i_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gset.prog_full_i_i_12 
       (.I0(diff_pntr[6]),
        .I1(diff_pntr[7]),
        .O(\gset.prog_full_i_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gset.prog_full_i_i_13 
       (.I0(diff_pntr[4]),
        .I1(diff_pntr[5]),
        .O(\gset.prog_full_i_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gset.prog_full_i_i_14 
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(\gset.prog_full_i_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \gset.prog_full_i_i_15 
       (.I0(diff_pntr[0]),
        .I1(\pf_thresh_dly_reg[2]_4 [0]),
        .I2(diff_pntr[1]),
        .O(\gset.prog_full_i_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gset.prog_full_i_i_3 
       (.I0(diff_pntr[10]),
        .I1(diff_pntr[11]),
        .O(\gset.prog_full_i_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \gset.prog_full_i_i_4 
       (.I0(diff_pntr[8]),
        .I1(\pf_thresh_dly_reg[2]_4 [9]),
        .I2(diff_pntr[9]),
        .O(\gset.prog_full_i_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gset.prog_full_i_i_5 
       (.I0(diff_pntr[12]),
        .O(\gset.prog_full_i_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gset.prog_full_i_i_6 
       (.I0(diff_pntr[10]),
        .I1(diff_pntr[11]),
        .O(\gset.prog_full_i_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \gset.prog_full_i_i_7 
       (.I0(diff_pntr[9]),
        .I1(\pf_thresh_dly_reg[2]_4 [9]),
        .I2(diff_pntr[8]),
        .O(\gset.prog_full_i_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gset.prog_full_i_i_8 
       (.I0(diff_pntr[6]),
        .I1(diff_pntr[7]),
        .O(\gset.prog_full_i_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gset.prog_full_i_i_9 
       (.I0(diff_pntr[4]),
        .I1(diff_pntr[5]),
        .O(\gset.prog_full_i_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gset.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(geqOp),
        .Q(p_0_out_0),
        .R(Q[1]));
  CARRY4 \gset.prog_full_i_reg_i_1 
       (.CI(\gset.prog_full_i_reg_i_2_n_0 ),
        .CO({\NLW_gset.prog_full_i_reg_i_1_CO_UNCONNECTED [3],geqOp,\gset.prog_full_i_reg_i_1_n_2 ,\gset.prog_full_i_reg_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,diff_pntr[12],\gset.prog_full_i_i_3_n_0 ,\gset.prog_full_i_i_4_n_0 }),
        .O(\NLW_gset.prog_full_i_reg_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\gset.prog_full_i_i_5_n_0 ,\gset.prog_full_i_i_6_n_0 ,\gset.prog_full_i_i_7_n_0 }));
  CARRY4 \gset.prog_full_i_reg_i_2 
       (.CI(1'b0),
        .CO({\gset.prog_full_i_reg_i_2_n_0 ,\gset.prog_full_i_reg_i_2_n_1 ,\gset.prog_full_i_reg_i_2_n_2 ,\gset.prog_full_i_reg_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\gset.prog_full_i_i_8_n_0 ,\gset.prog_full_i_i_9_n_0 ,\gset.prog_full_i_i_10_n_0 ,\gset.prog_full_i_i_11_n_0 }),
        .O(\NLW_gset.prog_full_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({\gset.prog_full_i_i_12_n_0 ,\gset.prog_full_i_i_13_n_0 ,\gset.prog_full_i_i_14_n_0 ,\gset.prog_full_i_i_15_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\pf_thresh_dly_reg[0]_2 [0]),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[0][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\pf_thresh_dly_reg[0]_2 [9]),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_2 [0]),
        .Q(\pf_thresh_dly_reg[1]_3 [0]),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[1][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_2 [9]),
        .Q(\pf_thresh_dly_reg[1]_3 [9]),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[2][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_3 [0]),
        .Q(\pf_thresh_dly_reg[2]_4 [0]),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[2][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_3 [9]),
        .Q(\pf_thresh_dly_reg[2]_4 [9]),
        .R(Q[0]));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_112 rd_minus_wr
       (.A(rd_pntr_pf_dly),
        .B(wr_pntr_pf_dly),
        .Q(Q[1]),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .Q(rd_pntr_roll_over_d1),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1),
        .Q(rd_pntr_roll_over_d2),
        .R(Q[1]));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_113 wr_minus_rd
       (.A(rd_pntr_pf_dly),
        .B(wr_pntr_pf_dly),
        .D(s),
        .Q(Q[1]),
        .aclk(aclk));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(wr_minus_rd_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(wr_minus_rd_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(wr_minus_rd_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(wr_minus_rd_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(wr_minus_rd_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(wr_minus_rd_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(wr_minus_rd_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(wr_minus_rd_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(wr_minus_rd_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(wr_minus_rd_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(wr_minus_rd_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(wr_minus_rd_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(wr_minus_rd_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_dly),
        .Q(wr_pntr_roll_over_d1),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1),
        .Q(wr_pntr_roll_over_d2),
        .R(Q[1]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_wr_pf_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized0
   (p_0_out,
    B,
    A,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over,
    D);
  output p_0_out;
  input [12:0]B;
  input [12:0]A;
  input aclk;
  input [1:0]Q;
  input \gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over;
  input [1:0]D;

  wire [12:0]A;
  wire [12:0]B;
  wire [1:0]D;
  wire [1:0]Q;
  wire [9:0]a;
  wire aclk;
  wire [12:0]ch_depth_minus_rd_m_wr;
  wire \diff_pntr[0]_i_1_n_0 ;
  wire \diff_pntr[10]_i_1_n_0 ;
  wire \diff_pntr[11]_i_1_n_0 ;
  wire \diff_pntr[12]_inv_i_1_n_0 ;
  wire \diff_pntr[1]_i_1_n_0 ;
  wire \diff_pntr[2]_i_1_n_0 ;
  wire \diff_pntr[3]_i_1_n_0 ;
  wire \diff_pntr[4]_i_1_n_0 ;
  wire \diff_pntr[5]_i_1_n_0 ;
  wire \diff_pntr[6]_i_1_n_0 ;
  wire \diff_pntr[7]_i_1_n_0 ;
  wire \diff_pntr[8]_i_1_n_0 ;
  wire \diff_pntr[9]_i_1_n_0 ;
  wire \diff_pntr_reg[12]_inv_n_0 ;
  wire \diff_pntr_reg_n_0_[0] ;
  wire \diff_pntr_reg_n_0_[10] ;
  wire \diff_pntr_reg_n_0_[11] ;
  wire \diff_pntr_reg_n_0_[1] ;
  wire \diff_pntr_reg_n_0_[2] ;
  wire \diff_pntr_reg_n_0_[3] ;
  wire \diff_pntr_reg_n_0_[4] ;
  wire \diff_pntr_reg_n_0_[5] ;
  wire \diff_pntr_reg_n_0_[6] ;
  wire \diff_pntr_reg_n_0_[7] ;
  wire \diff_pntr_reg_n_0_[8] ;
  wire \diff_pntr_reg_n_0_[9] ;
  wire \gclr.prog_full_i_i_10_n_0 ;
  wire \gclr.prog_full_i_i_3_n_0 ;
  wire \gclr.prog_full_i_i_4_n_0 ;
  wire \gclr.prog_full_i_i_5_n_0 ;
  wire \gclr.prog_full_i_i_6_n_0 ;
  wire \gclr.prog_full_i_i_7_n_0 ;
  wire \gclr.prog_full_i_i_8_n_0 ;
  wire \gclr.prog_full_i_i_9_n_0 ;
  wire \gclr.prog_full_i_reg_i_1_n_2 ;
  wire \gclr.prog_full_i_reg_i_1_n_3 ;
  wire \gclr.prog_full_i_reg_i_2_n_0 ;
  wire \gclr.prog_full_i_reg_i_2_n_1 ;
  wire \gclr.prog_full_i_reg_i_2_n_2 ;
  wire \gclr.prog_full_i_reg_i_2_n_3 ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gin_reg.wr_pntr_roll_over_dly_reg_n_0 ;
  wire ltOp;
  wire p_0_out;
  wire \pf_thresh_dly_reg_n_0_[0][0] ;
  wire \pf_thresh_dly_reg_n_0_[0][9] ;
  wire \pf_thresh_dly_reg_n_0_[1][0] ;
  wire \pf_thresh_dly_reg_n_0_[1][9] ;
  wire \pf_thresh_dly_reg_n_0_[2][0] ;
  wire \pf_thresh_dly_reg_n_0_[2][9] ;
  wire pntr_roll_over;
  wire [12:0]rd_pntr_minus_wr_pntr;
  wire rd_pntr_roll_over_d1_reg_n_0;
  wire rd_pntr_roll_over_d2_reg_n_0;
  wire rd_pntr_roll_over_dly;
  wire [12:0]s;
  wire \wr_minus_rd_dly_reg_n_0_[0] ;
  wire \wr_minus_rd_dly_reg_n_0_[10] ;
  wire \wr_minus_rd_dly_reg_n_0_[11] ;
  wire \wr_minus_rd_dly_reg_n_0_[12] ;
  wire \wr_minus_rd_dly_reg_n_0_[1] ;
  wire \wr_minus_rd_dly_reg_n_0_[2] ;
  wire \wr_minus_rd_dly_reg_n_0_[3] ;
  wire \wr_minus_rd_dly_reg_n_0_[4] ;
  wire \wr_minus_rd_dly_reg_n_0_[5] ;
  wire \wr_minus_rd_dly_reg_n_0_[6] ;
  wire \wr_minus_rd_dly_reg_n_0_[7] ;
  wire \wr_minus_rd_dly_reg_n_0_[8] ;
  wire \wr_minus_rd_dly_reg_n_0_[9] ;
  wire wr_pntr_roll_over_d1_reg_n_0;
  wire wr_pntr_roll_over_d2_reg_n_0;
  wire [3:3]\NLW_gclr.prog_full_i_reg_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_gclr.prog_full_i_reg_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_gclr.prog_full_i_reg_i_2_O_UNCONNECTED ;

  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_136 ch_dpth_rd_wr
       (.Q({a[9],a[0]}),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr),
        .\wr_rst_reg_reg[15] (Q[1]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[0]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(\wr_minus_rd_dly_reg_n_0_[0] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[10]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(\wr_minus_rd_dly_reg_n_0_[10] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[11]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(\wr_minus_rd_dly_reg_n_0_[11] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3553)) 
    \diff_pntr[12]_inv_i_1 
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(\wr_minus_rd_dly_reg_n_0_[12] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[12]_inv_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[1]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(\wr_minus_rd_dly_reg_n_0_[1] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[2]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(\wr_minus_rd_dly_reg_n_0_[2] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[3]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(\wr_minus_rd_dly_reg_n_0_[3] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[4]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(\wr_minus_rd_dly_reg_n_0_[4] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[5]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(\wr_minus_rd_dly_reg_n_0_[5] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[6]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(\wr_minus_rd_dly_reg_n_0_[6] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[7]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(\wr_minus_rd_dly_reg_n_0_[7] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[8]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(\wr_minus_rd_dly_reg_n_0_[8] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[9]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(\wr_minus_rd_dly_reg_n_0_[9] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[0]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[0] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[10]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[10] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[11]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[11] ),
        .R(Q[1]));
  FDSE #(
    .INIT(1'b1)) 
    \diff_pntr_reg[12]_inv 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[12]_inv_i_1_n_0 ),
        .Q(\diff_pntr_reg[12]_inv_n_0 ),
        .S(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[1]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[1] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[2]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[2] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[3]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[3] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[4]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[4] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[5]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[5] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[6]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[6] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[7]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[7] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[8]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[8] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[9]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[9] ),
        .R(Q[1]));
  LUT3 #(
    .INIT(8'h09)) 
    \gclr.prog_full_i_i_10 
       (.I0(\pf_thresh_dly_reg_n_0_[2][0] ),
        .I1(\diff_pntr_reg_n_0_[0] ),
        .I2(\diff_pntr_reg_n_0_[1] ),
        .O(\gclr.prog_full_i_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gclr.prog_full_i_i_3 
       (.I0(\pf_thresh_dly_reg_n_0_[2][9] ),
        .I1(\diff_pntr_reg_n_0_[9] ),
        .O(\gclr.prog_full_i_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gclr.prog_full_i_i_4 
       (.I0(\diff_pntr_reg_n_0_[10] ),
        .I1(\diff_pntr_reg_n_0_[11] ),
        .O(\gclr.prog_full_i_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \gclr.prog_full_i_i_5 
       (.I0(\pf_thresh_dly_reg_n_0_[2][9] ),
        .I1(\diff_pntr_reg_n_0_[9] ),
        .I2(\diff_pntr_reg_n_0_[8] ),
        .O(\gclr.prog_full_i_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \gclr.prog_full_i_i_6 
       (.I0(\diff_pntr_reg_n_0_[0] ),
        .I1(\pf_thresh_dly_reg_n_0_[2][0] ),
        .I2(\diff_pntr_reg_n_0_[1] ),
        .O(\gclr.prog_full_i_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gclr.prog_full_i_i_7 
       (.I0(\diff_pntr_reg_n_0_[6] ),
        .I1(\diff_pntr_reg_n_0_[7] ),
        .O(\gclr.prog_full_i_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gclr.prog_full_i_i_8 
       (.I0(\diff_pntr_reg_n_0_[4] ),
        .I1(\diff_pntr_reg_n_0_[5] ),
        .O(\gclr.prog_full_i_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gclr.prog_full_i_i_9 
       (.I0(\diff_pntr_reg_n_0_[2] ),
        .I1(\diff_pntr_reg_n_0_[3] ),
        .O(\gclr.prog_full_i_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gclr.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ltOp),
        .Q(p_0_out),
        .R(Q[1]));
  CARRY4 \gclr.prog_full_i_reg_i_1 
       (.CI(\gclr.prog_full_i_reg_i_2_n_0 ),
        .CO({\NLW_gclr.prog_full_i_reg_i_1_CO_UNCONNECTED [3],ltOp,\gclr.prog_full_i_reg_i_1_n_2 ,\gclr.prog_full_i_reg_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gclr.prog_full_i_i_3_n_0 }),
        .O(\NLW_gclr.prog_full_i_reg_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\diff_pntr_reg[12]_inv_n_0 ,\gclr.prog_full_i_i_4_n_0 ,\gclr.prog_full_i_i_5_n_0 }));
  CARRY4 \gclr.prog_full_i_reg_i_2 
       (.CI(1'b0),
        .CO({\gclr.prog_full_i_reg_i_2_n_0 ,\gclr.prog_full_i_reg_i_2_n_1 ,\gclr.prog_full_i_reg_i_2_n_2 ,\gclr.prog_full_i_reg_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gclr.prog_full_i_i_6_n_0 }),
        .O(\NLW_gclr.prog_full_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({\gclr.prog_full_i_i_7_n_0 ,\gclr.prog_full_i_i_8_n_0 ,\gclr.prog_full_i_i_9_n_0 ,\gclr.prog_full_i_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(a[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(a[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(rd_pntr_roll_over_dly),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\pf_thresh_dly_reg_n_0_[0][0] ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[0][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\pf_thresh_dly_reg_n_0_[0][9] ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg_n_0_[0][0] ),
        .Q(\pf_thresh_dly_reg_n_0_[1][0] ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[1][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg_n_0_[0][9] ),
        .Q(\pf_thresh_dly_reg_n_0_[1][9] ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[2][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg_n_0_[1][0] ),
        .Q(\pf_thresh_dly_reg_n_0_[2][0] ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[2][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg_n_0_[1][9] ),
        .Q(\pf_thresh_dly_reg_n_0_[2][9] ),
        .R(Q[0]));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_137 rd_minus_wr
       (.A(A),
        .B(B),
        .Q(Q[1]),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_dly),
        .Q(rd_pntr_roll_over_d1_reg_n_0),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1_reg_n_0),
        .Q(rd_pntr_roll_over_d2_reg_n_0),
        .R(Q[1]));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_138 wr_minus_rd
       (.A(A),
        .B(B),
        .D(s),
        .Q(Q[1]),
        .aclk(aclk));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(\wr_minus_rd_dly_reg_n_0_[0] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(\wr_minus_rd_dly_reg_n_0_[10] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(\wr_minus_rd_dly_reg_n_0_[11] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(\wr_minus_rd_dly_reg_n_0_[12] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(\wr_minus_rd_dly_reg_n_0_[1] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(\wr_minus_rd_dly_reg_n_0_[2] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(\wr_minus_rd_dly_reg_n_0_[3] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(\wr_minus_rd_dly_reg_n_0_[4] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(\wr_minus_rd_dly_reg_n_0_[5] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(\wr_minus_rd_dly_reg_n_0_[6] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(\wr_minus_rd_dly_reg_n_0_[7] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(\wr_minus_rd_dly_reg_n_0_[8] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(\wr_minus_rd_dly_reg_n_0_[9] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .Q(wr_pntr_roll_over_d1_reg_n_0),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1_reg_n_0),
        .Q(wr_pntr_roll_over_d2_reg_n_0),
        .R(Q[1]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_wr_pf_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1
   (Q_reg,
    Q_reg_0,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[45] ,
    pntr_roll_over,
    D,
    mctf_full,
    \active_ch_dly_reg[4]_0 ,
    \active_ch_dly_reg[4][0] ,
    p_0_out,
    \pf_thresh_dly_reg[2][14] ,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.storage_data1_reg[45]_0 );
  output Q_reg;
  output Q_reg_0;
  input aclk;
  input [1:0]Q;
  input \gfwd_mode.storage_data1_reg[45] ;
  input pntr_roll_over;
  input [1:0]D;
  input [1:0]mctf_full;
  input \active_ch_dly_reg[4]_0 ;
  input \active_ch_dly_reg[4][0] ;
  input p_0_out;
  input \pf_thresh_dly_reg[2][14] ;
  input [15:0]\gfwd_mode.m_valid_i_reg ;
  input [15:0]\gfwd_mode.storage_data1_reg[45]_0 ;

  wire [1:0]D;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire [15:6]a;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_0 ;
  wire [15:0]ch_depth_minus_rd_m_wr;
  wire [15:0]diff_pntr;
  wire geqOp;
  wire geqOp_carry__0_i_1_n_0;
  wire geqOp_carry__0_i_2_n_0;
  wire geqOp_carry__0_i_3_n_0;
  wire geqOp_carry__0_i_4_n_0;
  wire geqOp_carry__0_i_5_n_0;
  wire geqOp_carry__0_i_6_n_0;
  wire geqOp_carry__0_i_7_n_0;
  wire geqOp_carry__0_i_8_n_0;
  wire geqOp_carry__0_n_1;
  wire geqOp_carry__0_n_2;
  wire geqOp_carry__0_n_3;
  wire geqOp_carry_i_1_n_0;
  wire geqOp_carry_i_2_n_0;
  wire geqOp_carry_i_3_n_0;
  wire geqOp_carry_i_4_n_0;
  wire geqOp_carry_i_5_n_0;
  wire geqOp_carry_i_6_n_0;
  wire geqOp_carry_i_7_n_0;
  wire geqOp_carry_i_8_n_0;
  wire geqOp_carry_n_0;
  wire geqOp_carry_n_1;
  wire geqOp_carry_n_2;
  wire geqOp_carry_n_3;
  wire [15:0]\gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[45] ;
  wire [15:0]\gfwd_mode.storage_data1_reg[45]_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg_n_0 ;
  wire [1:0]mctf_full;
  wire [15:0]p_0_in;
  wire p_0_out;
  wire p_0_out_0;
  wire [15:15]\pf_thresh_dly_reg[0]_10 ;
  wire [15:15]\pf_thresh_dly_reg[1]_11 ;
  wire \pf_thresh_dly_reg[2][14] ;
  wire [15:15]\pf_thresh_dly_reg[2]_12 ;
  wire pntr_roll_over;
  wire [15:0]rd_pntr_minus_wr_pntr;
  wire [15:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1;
  wire rd_pntr_roll_over_d2;
  wire [15:0]s;
  wire [15:0]wr_minus_rd_dly;
  wire [15:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1;
  wire wr_pntr_roll_over_d2;
  wire wr_pntr_roll_over_dly;
  wire [3:0]NLW_geqOp_carry_O_UNCONNECTED;
  wire [3:0]NLW_geqOp_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000000000EAEAEA)) 
    Q_i_1__4
       (.I0(mctf_full[1]),
        .I1(\active_ch_dly_reg[4]_0 ),
        .I2(p_0_out_0),
        .I3(\active_ch_dly_reg[4][0] ),
        .I4(p_0_out),
        .I5(Q[1]),
        .O(Q_reg));
  LUT6 #(
    .INIT(64'h00000000AEAE00AE)) 
    Q_i_1__8
       (.I0(mctf_full[0]),
        .I1(p_0_out_0),
        .I2(\active_ch_dly_reg[4]_0 ),
        .I3(p_0_out),
        .I4(\active_ch_dly_reg[4][0] ),
        .I5(Q[1]),
        .O(Q_reg_0));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2 ch_dpth_rd_wr
       (.Q({a[15],a[6]}),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr),
        .\wr_rst_reg_reg[15] (Q[1]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[0]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(wr_minus_rd_dly[0]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[0]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[10]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(wr_minus_rd_dly[10]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[10]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[11]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(wr_minus_rd_dly[11]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[11]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[12]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(wr_minus_rd_dly[12]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[12]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[13]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[13]),
        .I1(wr_minus_rd_dly[13]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[13]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[14]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[14]),
        .I1(wr_minus_rd_dly[14]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[14]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[15]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[15]),
        .I1(wr_minus_rd_dly[15]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[15]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[1]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(wr_minus_rd_dly[1]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[1]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[2]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(wr_minus_rd_dly[2]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[2]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[3]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(wr_minus_rd_dly[3]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[4]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(wr_minus_rd_dly[4]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[4]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[5]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(wr_minus_rd_dly[5]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[6]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(wr_minus_rd_dly[6]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[6]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[7]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(wr_minus_rd_dly[7]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[7]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[8]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(wr_minus_rd_dly[8]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[8]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[9]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(wr_minus_rd_dly[9]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(diff_pntr[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(diff_pntr[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(diff_pntr[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(diff_pntr[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(diff_pntr[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(diff_pntr[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(diff_pntr[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(diff_pntr[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(diff_pntr[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(diff_pntr[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(diff_pntr[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(diff_pntr[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(diff_pntr[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(diff_pntr[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(diff_pntr[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(diff_pntr[9]),
        .R(Q[1]));
  CARRY4 geqOp_carry
       (.CI(1'b0),
        .CO({geqOp_carry_n_0,geqOp_carry_n_1,geqOp_carry_n_2,geqOp_carry_n_3}),
        .CYINIT(1'b1),
        .DI({geqOp_carry_i_1_n_0,geqOp_carry_i_2_n_0,geqOp_carry_i_3_n_0,geqOp_carry_i_4_n_0}),
        .O(NLW_geqOp_carry_O_UNCONNECTED[3:0]),
        .S({geqOp_carry_i_5_n_0,geqOp_carry_i_6_n_0,geqOp_carry_i_7_n_0,geqOp_carry_i_8_n_0}));
  CARRY4 geqOp_carry__0
       (.CI(geqOp_carry_n_0),
        .CO({geqOp,geqOp_carry__0_n_1,geqOp_carry__0_n_2,geqOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({geqOp_carry__0_i_1_n_0,geqOp_carry__0_i_2_n_0,geqOp_carry__0_i_3_n_0,geqOp_carry__0_i_4_n_0}),
        .O(NLW_geqOp_carry__0_O_UNCONNECTED[3:0]),
        .S({geqOp_carry__0_i_5_n_0,geqOp_carry__0_i_6_n_0,geqOp_carry__0_i_7_n_0,geqOp_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    geqOp_carry__0_i_1
       (.I0(diff_pntr[14]),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(\pf_thresh_dly_reg[2]_12 ),
        .I3(diff_pntr[15]),
        .O(geqOp_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h32)) 
    geqOp_carry__0_i_2
       (.I0(diff_pntr[12]),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(diff_pntr[13]),
        .O(geqOp_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h32)) 
    geqOp_carry__0_i_3
       (.I0(diff_pntr[10]),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(diff_pntr[11]),
        .O(geqOp_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h32)) 
    geqOp_carry__0_i_4
       (.I0(diff_pntr[8]),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(diff_pntr[9]),
        .O(geqOp_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    geqOp_carry__0_i_5
       (.I0(diff_pntr[14]),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(diff_pntr[15]),
        .I3(\pf_thresh_dly_reg[2]_12 ),
        .O(geqOp_carry__0_i_5_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    geqOp_carry__0_i_6
       (.I0(diff_pntr[12]),
        .I1(diff_pntr[13]),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .O(geqOp_carry__0_i_6_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    geqOp_carry__0_i_7
       (.I0(diff_pntr[10]),
        .I1(diff_pntr[11]),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .O(geqOp_carry__0_i_7_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    geqOp_carry__0_i_8
       (.I0(diff_pntr[8]),
        .I1(diff_pntr[9]),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .O(geqOp_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    geqOp_carry_i_1
       (.I0(diff_pntr[6]),
        .I1(\pf_thresh_dly_reg[2]_12 ),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .I3(diff_pntr[7]),
        .O(geqOp_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h32)) 
    geqOp_carry_i_2
       (.I0(diff_pntr[4]),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(diff_pntr[5]),
        .O(geqOp_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    geqOp_carry_i_3
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(geqOp_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    geqOp_carry_i_4
       (.I0(diff_pntr[0]),
        .I1(diff_pntr[1]),
        .O(geqOp_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    geqOp_carry_i_5
       (.I0(diff_pntr[6]),
        .I1(\pf_thresh_dly_reg[2]_12 ),
        .I2(diff_pntr[7]),
        .I3(\pf_thresh_dly_reg[2][14] ),
        .O(geqOp_carry_i_5_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    geqOp_carry_i_6
       (.I0(diff_pntr[4]),
        .I1(diff_pntr[5]),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .O(geqOp_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    geqOp_carry_i_7
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(geqOp_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    geqOp_carry_i_8
       (.I0(diff_pntr[0]),
        .I1(diff_pntr[1]),
        .O(geqOp_carry_i_8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(a[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(a[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [12]),
        .Q(rd_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [13]),
        .Q(rd_pntr_pf_dly[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [14]),
        .Q(rd_pntr_pf_dly[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [15]),
        .Q(rd_pntr_pf_dly[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45] ),
        .Q(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [12]),
        .Q(wr_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [13]),
        .Q(wr_pntr_pf_dly[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [14]),
        .Q(wr_pntr_pf_dly[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [15]),
        .Q(wr_pntr_pf_dly[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(wr_pntr_roll_over_dly),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gset.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(geqOp),
        .Q(p_0_out_0),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[0][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\pf_thresh_dly_reg[0]_10 ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[1][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_10 ),
        .Q(\pf_thresh_dly_reg[1]_11 ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[2][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_11 ),
        .Q(\pf_thresh_dly_reg[2]_12 ),
        .R(Q[0]));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_18 rd_minus_wr
       (.Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (wr_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .Q(rd_pntr_roll_over_d1),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1),
        .Q(rd_pntr_roll_over_d2),
        .R(Q[1]));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_19 wr_minus_rd
       (.D(s),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (rd_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(wr_minus_rd_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(wr_minus_rd_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(wr_minus_rd_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(wr_minus_rd_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[13]),
        .Q(wr_minus_rd_dly[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[14]),
        .Q(wr_minus_rd_dly[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[15]),
        .Q(wr_minus_rd_dly[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(wr_minus_rd_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(wr_minus_rd_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(wr_minus_rd_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(wr_minus_rd_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(wr_minus_rd_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(wr_minus_rd_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(wr_minus_rd_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(wr_minus_rd_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(wr_minus_rd_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_dly),
        .Q(wr_pntr_roll_over_d1),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1),
        .Q(wr_pntr_roll_over_d2),
        .R(Q[1]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_wr_pf_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1_56
   (Q_reg,
    Q_reg_0,
    aclk,
    \wr_rst_reg_reg[15] ,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over,
    D,
    mcpf_full,
    \active_ch_dly_reg[4]_1 ,
    \active_ch_dly_reg[4][0] ,
    p_0_out,
    \pf_thresh_dly_reg[2][14] ,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.storage_data1_reg[0]_0 );
  output Q_reg;
  output Q_reg_0;
  input aclk;
  input [1:0]\wr_rst_reg_reg[15] ;
  input \gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over;
  input [1:0]D;
  input [1:0]mcpf_full;
  input \active_ch_dly_reg[4]_1 ;
  input \active_ch_dly_reg[4][0] ;
  input p_0_out;
  input \pf_thresh_dly_reg[2][14] ;
  input [15:0]\gfwd_mode.m_valid_i_reg ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;

  wire [1:0]D;
  wire Q_reg;
  wire Q_reg_0;
  wire [15:6]a;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_1 ;
  wire [15:0]ch_depth_minus_rd_m_wr;
  wire [15:0]diff_pntr;
  wire geqOp;
  wire geqOp_carry__0_i_1__0_n_0;
  wire geqOp_carry__0_i_2__0_n_0;
  wire geqOp_carry__0_i_3__0_n_0;
  wire geqOp_carry__0_i_4__0_n_0;
  wire geqOp_carry__0_i_5__0_n_0;
  wire geqOp_carry__0_i_6__0_n_0;
  wire geqOp_carry__0_i_7__0_n_0;
  wire geqOp_carry__0_i_8__0_n_0;
  wire geqOp_carry__0_n_1;
  wire geqOp_carry__0_n_2;
  wire geqOp_carry__0_n_3;
  wire geqOp_carry_i_1__0_n_0;
  wire geqOp_carry_i_2__0_n_0;
  wire geqOp_carry_i_3__0_n_0;
  wire geqOp_carry_i_4__0_n_0;
  wire geqOp_carry_i_5__0_n_0;
  wire geqOp_carry_i_6__0_n_0;
  wire geqOp_carry_i_7__0_n_0;
  wire geqOp_carry_i_8__0_n_0;
  wire geqOp_carry_n_0;
  wire geqOp_carry_n_1;
  wire geqOp_carry_n_2;
  wire geqOp_carry_n_3;
  wire [15:0]\gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg_n_0 ;
  wire [1:0]mcpf_full;
  wire [15:0]p_0_in;
  wire p_0_out;
  wire p_0_out_0;
  wire [15:15]\pf_thresh_dly_reg[0]_14 ;
  wire [15:15]\pf_thresh_dly_reg[1]_15 ;
  wire \pf_thresh_dly_reg[2][14] ;
  wire [15:15]\pf_thresh_dly_reg[2]_16 ;
  wire pntr_roll_over;
  wire [15:0]rd_pntr_minus_wr_pntr;
  wire [15:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1;
  wire rd_pntr_roll_over_d2;
  wire [15:0]s;
  wire [15:0]wr_minus_rd_dly;
  wire [15:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1;
  wire wr_pntr_roll_over_d2;
  wire wr_pntr_roll_over_dly;
  wire [1:0]\wr_rst_reg_reg[15] ;
  wire [3:0]NLW_geqOp_carry_O_UNCONNECTED;
  wire [3:0]NLW_geqOp_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000000000EAEAEA)) 
    Q_i_1__5
       (.I0(mcpf_full[1]),
        .I1(\active_ch_dly_reg[4]_1 ),
        .I2(p_0_out_0),
        .I3(\active_ch_dly_reg[4][0] ),
        .I4(p_0_out),
        .I5(\wr_rst_reg_reg[15] [1]),
        .O(Q_reg));
  LUT6 #(
    .INIT(64'h00000000AEAE00AE)) 
    Q_i_1__7
       (.I0(mcpf_full[0]),
        .I1(p_0_out_0),
        .I2(\active_ch_dly_reg[4]_1 ),
        .I3(p_0_out),
        .I4(\active_ch_dly_reg[4][0] ),
        .I5(\wr_rst_reg_reg[15] [1]),
        .O(Q_reg_0));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_63 ch_dpth_rd_wr
       (.Q({a[15],a[6]}),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] [1]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[0]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(wr_minus_rd_dly[0]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[0]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[10]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(wr_minus_rd_dly[10]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[10]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[11]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(wr_minus_rd_dly[11]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[11]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[12]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(wr_minus_rd_dly[12]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[12]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[13]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[13]),
        .I1(wr_minus_rd_dly[13]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[13]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[14]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[14]),
        .I1(wr_minus_rd_dly[14]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[14]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[15]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[15]),
        .I1(wr_minus_rd_dly[15]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[15]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[1]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(wr_minus_rd_dly[1]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[1]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[2]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(wr_minus_rd_dly[2]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[2]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[3]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(wr_minus_rd_dly[3]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[4]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(wr_minus_rd_dly[4]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[4]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[5]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(wr_minus_rd_dly[5]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[6]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(wr_minus_rd_dly[6]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[6]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[7]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(wr_minus_rd_dly[7]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[7]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[8]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(wr_minus_rd_dly[8]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[8]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[9]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(wr_minus_rd_dly[9]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(diff_pntr[0]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(diff_pntr[10]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(diff_pntr[11]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(diff_pntr[12]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(diff_pntr[13]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(diff_pntr[14]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(diff_pntr[15]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(diff_pntr[1]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(diff_pntr[2]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(diff_pntr[3]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(diff_pntr[4]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(diff_pntr[5]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(diff_pntr[6]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(diff_pntr[7]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(diff_pntr[8]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(diff_pntr[9]),
        .R(\wr_rst_reg_reg[15] [1]));
  CARRY4 geqOp_carry
       (.CI(1'b0),
        .CO({geqOp_carry_n_0,geqOp_carry_n_1,geqOp_carry_n_2,geqOp_carry_n_3}),
        .CYINIT(1'b1),
        .DI({geqOp_carry_i_1__0_n_0,geqOp_carry_i_2__0_n_0,geqOp_carry_i_3__0_n_0,geqOp_carry_i_4__0_n_0}),
        .O(NLW_geqOp_carry_O_UNCONNECTED[3:0]),
        .S({geqOp_carry_i_5__0_n_0,geqOp_carry_i_6__0_n_0,geqOp_carry_i_7__0_n_0,geqOp_carry_i_8__0_n_0}));
  CARRY4 geqOp_carry__0
       (.CI(geqOp_carry_n_0),
        .CO({geqOp,geqOp_carry__0_n_1,geqOp_carry__0_n_2,geqOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({geqOp_carry__0_i_1__0_n_0,geqOp_carry__0_i_2__0_n_0,geqOp_carry__0_i_3__0_n_0,geqOp_carry__0_i_4__0_n_0}),
        .O(NLW_geqOp_carry__0_O_UNCONNECTED[3:0]),
        .S({geqOp_carry__0_i_5__0_n_0,geqOp_carry__0_i_6__0_n_0,geqOp_carry__0_i_7__0_n_0,geqOp_carry__0_i_8__0_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    geqOp_carry__0_i_1__0
       (.I0(diff_pntr[14]),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(\pf_thresh_dly_reg[2]_16 ),
        .I3(diff_pntr[15]),
        .O(geqOp_carry__0_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h32)) 
    geqOp_carry__0_i_2__0
       (.I0(diff_pntr[12]),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(diff_pntr[13]),
        .O(geqOp_carry__0_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h32)) 
    geqOp_carry__0_i_3__0
       (.I0(diff_pntr[10]),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(diff_pntr[11]),
        .O(geqOp_carry__0_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h32)) 
    geqOp_carry__0_i_4__0
       (.I0(diff_pntr[8]),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(diff_pntr[9]),
        .O(geqOp_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    geqOp_carry__0_i_5__0
       (.I0(diff_pntr[14]),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(diff_pntr[15]),
        .I3(\pf_thresh_dly_reg[2]_16 ),
        .O(geqOp_carry__0_i_5__0_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    geqOp_carry__0_i_6__0
       (.I0(diff_pntr[12]),
        .I1(diff_pntr[13]),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .O(geqOp_carry__0_i_6__0_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    geqOp_carry__0_i_7__0
       (.I0(diff_pntr[10]),
        .I1(diff_pntr[11]),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .O(geqOp_carry__0_i_7__0_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    geqOp_carry__0_i_8__0
       (.I0(diff_pntr[8]),
        .I1(diff_pntr[9]),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .O(geqOp_carry__0_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    geqOp_carry_i_1__0
       (.I0(diff_pntr[6]),
        .I1(\pf_thresh_dly_reg[2]_16 ),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .I3(diff_pntr[7]),
        .O(geqOp_carry_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h32)) 
    geqOp_carry_i_2__0
       (.I0(diff_pntr[4]),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(diff_pntr[5]),
        .O(geqOp_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    geqOp_carry_i_3__0
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(geqOp_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    geqOp_carry_i_4__0
       (.I0(diff_pntr[0]),
        .I1(diff_pntr[1]),
        .O(geqOp_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    geqOp_carry_i_5__0
       (.I0(diff_pntr[6]),
        .I1(\pf_thresh_dly_reg[2]_16 ),
        .I2(diff_pntr[7]),
        .I3(\pf_thresh_dly_reg[2][14] ),
        .O(geqOp_carry_i_5__0_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    geqOp_carry_i_6__0
       (.I0(diff_pntr[4]),
        .I1(diff_pntr[5]),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .O(geqOp_carry_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    geqOp_carry_i_7__0
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(geqOp_carry_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    geqOp_carry_i_8__0
       (.I0(diff_pntr[0]),
        .I1(diff_pntr[1]),
        .O(geqOp_carry_i_8__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(a[15]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(a[6]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .Q(rd_pntr_pf_dly[12]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [13]),
        .Q(rd_pntr_pf_dly[13]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [14]),
        .Q(rd_pntr_pf_dly[14]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [15]),
        .Q(rd_pntr_pf_dly[15]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [12]),
        .Q(wr_pntr_pf_dly[12]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [13]),
        .Q(wr_pntr_pf_dly[13]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [14]),
        .Q(wr_pntr_pf_dly[14]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [15]),
        .Q(wr_pntr_pf_dly[15]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(wr_pntr_roll_over_dly),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gset.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(geqOp),
        .Q(p_0_out_0),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[0][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\pf_thresh_dly_reg[0]_14 ),
        .R(\wr_rst_reg_reg[15] [0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[1][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_14 ),
        .Q(\pf_thresh_dly_reg[1]_15 ),
        .R(\wr_rst_reg_reg[15] [0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[2][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_15 ),
        .Q(\pf_thresh_dly_reg[2]_16 ),
        .R(\wr_rst_reg_reg[15] [0]));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_64 rd_minus_wr
       (.Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (wr_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .Q(rd_pntr_roll_over_d1),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1),
        .Q(rd_pntr_roll_over_d2),
        .R(\wr_rst_reg_reg[15] [1]));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_65 wr_minus_rd
       (.D(s),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (rd_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(wr_minus_rd_dly[0]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(wr_minus_rd_dly[10]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(wr_minus_rd_dly[11]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(wr_minus_rd_dly[12]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[13]),
        .Q(wr_minus_rd_dly[13]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[14]),
        .Q(wr_minus_rd_dly[14]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[15]),
        .Q(wr_minus_rd_dly[15]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(wr_minus_rd_dly[1]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(wr_minus_rd_dly[2]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(wr_minus_rd_dly[3]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(wr_minus_rd_dly[4]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(wr_minus_rd_dly[5]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(wr_minus_rd_dly[6]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(wr_minus_rd_dly[7]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(wr_minus_rd_dly[8]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(wr_minus_rd_dly[9]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_dly),
        .Q(wr_pntr_roll_over_d1),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1),
        .Q(wr_pntr_roll_over_d2),
        .R(\wr_rst_reg_reg[15] [1]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_wr_pf_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2
   (p_0_out,
    aclk,
    Q,
    D,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over,
    \pf_thresh_dly_reg[2][14] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.m_valid_i_reg );
  output p_0_out;
  input aclk;
  input [1:0]Q;
  input [1:0]D;
  input \gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over;
  input \pf_thresh_dly_reg[2][14] ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [15:0]\gfwd_mode.m_valid_i_reg ;

  wire [1:0]D;
  wire [1:0]Q;
  wire [15:6]a;
  wire aclk;
  wire [15:4]ch_depth_minus_rd_m_wr;
  wire \diff_pntr[10]_i_1_n_0 ;
  wire \diff_pntr[11]_i_1_n_0 ;
  wire \diff_pntr[12]_i_1_n_0 ;
  wire \diff_pntr[13]_i_1_n_0 ;
  wire \diff_pntr[14]_i_1_n_0 ;
  wire \diff_pntr[15]_i_1_n_0 ;
  wire \diff_pntr[4]_i_1_n_0 ;
  wire \diff_pntr[5]_i_1_n_0 ;
  wire \diff_pntr[6]_i_1_n_0 ;
  wire \diff_pntr[7]_i_1_n_0 ;
  wire \diff_pntr[8]_i_1_n_0 ;
  wire \diff_pntr[9]_i_1_n_0 ;
  wire \diff_pntr_reg_n_0_[10] ;
  wire \diff_pntr_reg_n_0_[11] ;
  wire \diff_pntr_reg_n_0_[12] ;
  wire \diff_pntr_reg_n_0_[13] ;
  wire \diff_pntr_reg_n_0_[14] ;
  wire \diff_pntr_reg_n_0_[15] ;
  wire \diff_pntr_reg_n_0_[4] ;
  wire \diff_pntr_reg_n_0_[5] ;
  wire \diff_pntr_reg_n_0_[6] ;
  wire \diff_pntr_reg_n_0_[7] ;
  wire \diff_pntr_reg_n_0_[8] ;
  wire \diff_pntr_reg_n_0_[9] ;
  wire [15:0]\gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gin_reg.wr_pntr_roll_over_dly_reg_n_0 ;
  wire ltOp;
  wire ltOp_carry__0_i_1_n_0;
  wire ltOp_carry__0_i_2_n_0;
  wire ltOp_carry__0_i_3_n_0;
  wire ltOp_carry__0_i_4_n_0;
  wire ltOp_carry__0_n_3;
  wire ltOp_carry_i_1_n_0;
  wire ltOp_carry_i_2_n_0;
  wire ltOp_carry_i_3_n_0;
  wire ltOp_carry_i_4_n_0;
  wire ltOp_carry_i_5_n_0;
  wire ltOp_carry_i_6_n_0;
  wire ltOp_carry_i_7_n_0;
  wire ltOp_carry_i_8_n_0;
  wire ltOp_carry_n_0;
  wire ltOp_carry_n_1;
  wire ltOp_carry_n_2;
  wire ltOp_carry_n_3;
  wire p_0_out;
  wire \pf_thresh_dly_reg[2][14] ;
  wire \pf_thresh_dly_reg_n_0_[0][15] ;
  wire \pf_thresh_dly_reg_n_0_[1][15] ;
  wire \pf_thresh_dly_reg_n_0_[2][15] ;
  wire pntr_roll_over;
  wire [15:0]rd_pntr_minus_wr_pntr;
  wire [15:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1_reg_n_0;
  wire rd_pntr_roll_over_d2_reg_n_0;
  wire rd_pntr_roll_over_dly;
  wire [15:4]s;
  wire \wr_minus_rd_dly_reg_n_0_[10] ;
  wire \wr_minus_rd_dly_reg_n_0_[11] ;
  wire \wr_minus_rd_dly_reg_n_0_[12] ;
  wire \wr_minus_rd_dly_reg_n_0_[13] ;
  wire \wr_minus_rd_dly_reg_n_0_[14] ;
  wire \wr_minus_rd_dly_reg_n_0_[15] ;
  wire \wr_minus_rd_dly_reg_n_0_[4] ;
  wire \wr_minus_rd_dly_reg_n_0_[5] ;
  wire \wr_minus_rd_dly_reg_n_0_[6] ;
  wire \wr_minus_rd_dly_reg_n_0_[7] ;
  wire \wr_minus_rd_dly_reg_n_0_[8] ;
  wire \wr_minus_rd_dly_reg_n_0_[9] ;
  wire [15:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1_reg_n_0;
  wire wr_pntr_roll_over_d2_reg_n_0;
  wire [3:0]NLW_ltOp_carry_O_UNCONNECTED;
  wire [3:2]NLW_ltOp_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED;

  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_36 ch_dpth_rd_wr
       (.Q({a[15],a[6]}),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr),
        .\wr_rst_reg_reg[15] (Q[1]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[10]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(\wr_minus_rd_dly_reg_n_0_[10] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[11]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(\wr_minus_rd_dly_reg_n_0_[11] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[12]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(\wr_minus_rd_dly_reg_n_0_[12] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[13]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[13]),
        .I1(\wr_minus_rd_dly_reg_n_0_[13] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[14]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[14]),
        .I1(\wr_minus_rd_dly_reg_n_0_[14] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[15]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[15]),
        .I1(\wr_minus_rd_dly_reg_n_0_[15] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[4]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(\wr_minus_rd_dly_reg_n_0_[4] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[5]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(\wr_minus_rd_dly_reg_n_0_[5] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[6]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(\wr_minus_rd_dly_reg_n_0_[6] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[7]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(\wr_minus_rd_dly_reg_n_0_[7] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[8]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(\wr_minus_rd_dly_reg_n_0_[8] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[9]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(\wr_minus_rd_dly_reg_n_0_[9] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[10]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[10] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[11]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[11] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[12]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[12] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[13]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[13] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[14]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[14] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[15]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[15] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[4]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[4] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[5]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[5] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[6]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[6] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[7]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[7] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[8]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[8] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[9]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[9] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gclr.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ltOp),
        .Q(p_0_out),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(a[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(a[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [12]),
        .Q(rd_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [13]),
        .Q(rd_pntr_pf_dly[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [14]),
        .Q(rd_pntr_pf_dly[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [15]),
        .Q(rd_pntr_pf_dly[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(rd_pntr_roll_over_dly),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .Q(wr_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [13]),
        .Q(wr_pntr_pf_dly[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [14]),
        .Q(wr_pntr_pf_dly[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [15]),
        .Q(wr_pntr_pf_dly[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .R(Q[1]));
  CARRY4 ltOp_carry
       (.CI(1'b0),
        .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}),
        .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]),
        .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0}));
  CARRY4 ltOp_carry__0
       (.CI(ltOp_carry_n_0),
        .CO({NLW_ltOp_carry__0_CO_UNCONNECTED[3:2],ltOp,ltOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ltOp_carry__0_i_1_n_0,ltOp_carry__0_i_2_n_0}),
        .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,ltOp_carry__0_i_3_n_0,ltOp_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry__0_i_1
       (.I0(\pf_thresh_dly_reg[2][14] ),
        .I1(\diff_pntr_reg_n_0_[14] ),
        .I2(\diff_pntr_reg_n_0_[15] ),
        .I3(\pf_thresh_dly_reg_n_0_[2][15] ),
        .O(ltOp_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    ltOp_carry__0_i_2
       (.I0(\diff_pntr_reg_n_0_[12] ),
        .I1(\diff_pntr_reg_n_0_[13] ),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .O(ltOp_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry__0_i_3
       (.I0(\pf_thresh_dly_reg[2][14] ),
        .I1(\diff_pntr_reg_n_0_[14] ),
        .I2(\pf_thresh_dly_reg_n_0_[2][15] ),
        .I3(\diff_pntr_reg_n_0_[15] ),
        .O(ltOp_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    ltOp_carry__0_i_4
       (.I0(\diff_pntr_reg_n_0_[12] ),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(\diff_pntr_reg_n_0_[13] ),
        .O(ltOp_carry__0_i_4_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    ltOp_carry_i_1
       (.I0(\diff_pntr_reg_n_0_[10] ),
        .I1(\diff_pntr_reg_n_0_[11] ),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .O(ltOp_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    ltOp_carry_i_2
       (.I0(\diff_pntr_reg_n_0_[8] ),
        .I1(\diff_pntr_reg_n_0_[9] ),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .O(ltOp_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry_i_3
       (.I0(\pf_thresh_dly_reg_n_0_[2][15] ),
        .I1(\diff_pntr_reg_n_0_[6] ),
        .I2(\diff_pntr_reg_n_0_[7] ),
        .I3(\pf_thresh_dly_reg[2][14] ),
        .O(ltOp_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    ltOp_carry_i_4
       (.I0(\diff_pntr_reg_n_0_[4] ),
        .I1(\diff_pntr_reg_n_0_[5] ),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .O(ltOp_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    ltOp_carry_i_5
       (.I0(\diff_pntr_reg_n_0_[10] ),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(\diff_pntr_reg_n_0_[11] ),
        .O(ltOp_carry_i_5_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    ltOp_carry_i_6
       (.I0(\diff_pntr_reg_n_0_[8] ),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(\diff_pntr_reg_n_0_[9] ),
        .O(ltOp_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_7
       (.I0(\pf_thresh_dly_reg_n_0_[2][15] ),
        .I1(\diff_pntr_reg_n_0_[6] ),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .I3(\diff_pntr_reg_n_0_[7] ),
        .O(ltOp_carry_i_7_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    ltOp_carry_i_8
       (.I0(\diff_pntr_reg_n_0_[4] ),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(\diff_pntr_reg_n_0_[5] ),
        .O(ltOp_carry_i_8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[0][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\pf_thresh_dly_reg_n_0_[0][15] ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[1][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg_n_0_[0][15] ),
        .Q(\pf_thresh_dly_reg_n_0_[1][15] ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[2][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg_n_0_[1][15] ),
        .Q(\pf_thresh_dly_reg_n_0_[2][15] ),
        .R(Q[0]));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_37 rd_minus_wr
       (.Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (wr_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_dly),
        .Q(rd_pntr_roll_over_d1_reg_n_0),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1_reg_n_0),
        .Q(rd_pntr_roll_over_d2_reg_n_0),
        .R(Q[1]));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_38 wr_minus_rd
       (.D(s),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (rd_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(\wr_minus_rd_dly_reg_n_0_[10] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(\wr_minus_rd_dly_reg_n_0_[11] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(\wr_minus_rd_dly_reg_n_0_[12] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[13]),
        .Q(\wr_minus_rd_dly_reg_n_0_[13] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[14]),
        .Q(\wr_minus_rd_dly_reg_n_0_[14] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[15]),
        .Q(\wr_minus_rd_dly_reg_n_0_[15] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(\wr_minus_rd_dly_reg_n_0_[4] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(\wr_minus_rd_dly_reg_n_0_[5] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(\wr_minus_rd_dly_reg_n_0_[6] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(\wr_minus_rd_dly_reg_n_0_[7] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(\wr_minus_rd_dly_reg_n_0_[8] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(\wr_minus_rd_dly_reg_n_0_[9] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .Q(wr_pntr_roll_over_d1_reg_n_0),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1_reg_n_0),
        .Q(wr_pntr_roll_over_d2_reg_n_0),
        .R(Q[1]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_wr_pf_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2_82
   (\gclr.prog_full_i_reg_0 ,
    p_0_out,
    Q,
    \greg_out.QSPO_reg_r ,
    aclk,
    D,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.m_valid_i_reg );
  output \gclr.prog_full_i_reg_0 ;
  output p_0_out;
  input [1:0]Q;
  input \greg_out.QSPO_reg_r ;
  input aclk;
  input [1:0]D;
  input \gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [15:0]\gfwd_mode.m_valid_i_reg ;

  wire [1:0]D;
  wire [1:0]Q;
  wire [15:6]a;
  wire aclk;
  wire [15:4]ch_depth_minus_rd_m_wr;
  wire \diff_pntr[10]_i_1__0_n_0 ;
  wire \diff_pntr[11]_i_1__0_n_0 ;
  wire \diff_pntr[12]_i_1__0_n_0 ;
  wire \diff_pntr[13]_i_1__0_n_0 ;
  wire \diff_pntr[14]_i_1__0_n_0 ;
  wire \diff_pntr[15]_i_1__0_n_0 ;
  wire \diff_pntr[4]_i_1__0_n_0 ;
  wire \diff_pntr[5]_i_1__0_n_0 ;
  wire \diff_pntr[6]_i_1__0_n_0 ;
  wire \diff_pntr[7]_i_1__0_n_0 ;
  wire \diff_pntr[8]_i_1__0_n_0 ;
  wire \diff_pntr[9]_i_1__0_n_0 ;
  wire \diff_pntr_reg_n_0_[10] ;
  wire \diff_pntr_reg_n_0_[11] ;
  wire \diff_pntr_reg_n_0_[12] ;
  wire \diff_pntr_reg_n_0_[13] ;
  wire \diff_pntr_reg_n_0_[14] ;
  wire \diff_pntr_reg_n_0_[15] ;
  wire \diff_pntr_reg_n_0_[4] ;
  wire \diff_pntr_reg_n_0_[5] ;
  wire \diff_pntr_reg_n_0_[6] ;
  wire \diff_pntr_reg_n_0_[7] ;
  wire \diff_pntr_reg_n_0_[8] ;
  wire \diff_pntr_reg_n_0_[9] ;
  wire \gclr.prog_full_i_reg_0 ;
  wire [15:0]\gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gin_reg.wr_pntr_roll_over_dly_reg_n_0 ;
  wire \greg_out.QSPO_reg_r ;
  wire ltOp;
  wire ltOp_carry__0_i_1__0_n_0;
  wire ltOp_carry__0_i_2__0_n_0;
  wire ltOp_carry__0_i_3__0_n_0;
  wire ltOp_carry__0_i_4__0_n_0;
  wire ltOp_carry__0_n_3;
  wire ltOp_carry_i_1__0_n_0;
  wire ltOp_carry_i_2__0_n_0;
  wire ltOp_carry_i_3__0_n_0;
  wire ltOp_carry_i_4__0_n_0;
  wire ltOp_carry_i_5__0_n_0;
  wire ltOp_carry_i_6__0_n_0;
  wire ltOp_carry_i_7__0_n_0;
  wire ltOp_carry_i_8__0_n_0;
  wire ltOp_carry_n_0;
  wire ltOp_carry_n_1;
  wire ltOp_carry_n_2;
  wire ltOp_carry_n_3;
  wire p_0_out;
  wire \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire pf_thresh_dly_reg_gate_n_0;
  wire \pf_thresh_dly_reg_n_0_[0][15] ;
  wire \pf_thresh_dly_reg_n_0_[1][15] ;
  wire \pf_thresh_dly_reg_n_0_[2][15] ;
  wire pf_thresh_dly_reg_r_0_n_0;
  wire pf_thresh_dly_reg_r_n_0;
  wire pntr_roll_over;
  wire [15:0]rd_pntr_minus_wr_pntr;
  wire [15:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1_reg_n_0;
  wire rd_pntr_roll_over_d2_reg_n_0;
  wire rd_pntr_roll_over_dly;
  wire [15:4]s;
  wire \wr_minus_rd_dly_reg_n_0_[10] ;
  wire \wr_minus_rd_dly_reg_n_0_[11] ;
  wire \wr_minus_rd_dly_reg_n_0_[12] ;
  wire \wr_minus_rd_dly_reg_n_0_[13] ;
  wire \wr_minus_rd_dly_reg_n_0_[14] ;
  wire \wr_minus_rd_dly_reg_n_0_[15] ;
  wire \wr_minus_rd_dly_reg_n_0_[4] ;
  wire \wr_minus_rd_dly_reg_n_0_[5] ;
  wire \wr_minus_rd_dly_reg_n_0_[6] ;
  wire \wr_minus_rd_dly_reg_n_0_[7] ;
  wire \wr_minus_rd_dly_reg_n_0_[8] ;
  wire \wr_minus_rd_dly_reg_n_0_[9] ;
  wire [15:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1_reg_n_0;
  wire wr_pntr_roll_over_d2_reg_n_0;
  wire [3:0]NLW_ltOp_carry_O_UNCONNECTED;
  wire [3:2]NLW_ltOp_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED;

  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_91 ch_dpth_rd_wr
       (.Q({a[15],a[6]}),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr),
        .\wr_rst_reg_reg[15] (Q[1]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[10]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(\wr_minus_rd_dly_reg_n_0_[10] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[11]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(\wr_minus_rd_dly_reg_n_0_[11] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[12]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(\wr_minus_rd_dly_reg_n_0_[12] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[13]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[13]),
        .I1(\wr_minus_rd_dly_reg_n_0_[13] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[14]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[14]),
        .I1(\wr_minus_rd_dly_reg_n_0_[14] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[15]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[15]),
        .I1(\wr_minus_rd_dly_reg_n_0_[15] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[4]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(\wr_minus_rd_dly_reg_n_0_[4] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[5]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(\wr_minus_rd_dly_reg_n_0_[5] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[6]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(\wr_minus_rd_dly_reg_n_0_[6] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[7]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(\wr_minus_rd_dly_reg_n_0_[7] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[8]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(\wr_minus_rd_dly_reg_n_0_[8] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[9]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(\wr_minus_rd_dly_reg_n_0_[9] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[10]_i_1__0_n_0 ),
        .Q(\diff_pntr_reg_n_0_[10] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[11]_i_1__0_n_0 ),
        .Q(\diff_pntr_reg_n_0_[11] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[12]_i_1__0_n_0 ),
        .Q(\diff_pntr_reg_n_0_[12] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[13]_i_1__0_n_0 ),
        .Q(\diff_pntr_reg_n_0_[13] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[14]_i_1__0_n_0 ),
        .Q(\diff_pntr_reg_n_0_[14] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[15]_i_1__0_n_0 ),
        .Q(\diff_pntr_reg_n_0_[15] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[4]_i_1__0_n_0 ),
        .Q(\diff_pntr_reg_n_0_[4] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[5]_i_1__0_n_0 ),
        .Q(\diff_pntr_reg_n_0_[5] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[6]_i_1__0_n_0 ),
        .Q(\diff_pntr_reg_n_0_[6] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[7]_i_1__0_n_0 ),
        .Q(\diff_pntr_reg_n_0_[7] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[8]_i_1__0_n_0 ),
        .Q(\diff_pntr_reg_n_0_[8] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[9]_i_1__0_n_0 ),
        .Q(\diff_pntr_reg_n_0_[9] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gclr.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ltOp),
        .Q(p_0_out),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(a[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(a[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [12]),
        .Q(rd_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [13]),
        .Q(rd_pntr_pf_dly[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [14]),
        .Q(rd_pntr_pf_dly[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [15]),
        .Q(rd_pntr_pf_dly[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(rd_pntr_roll_over_dly),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .Q(wr_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [13]),
        .Q(wr_pntr_pf_dly[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [14]),
        .Q(wr_pntr_pf_dly[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [15]),
        .Q(wr_pntr_pf_dly[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .R(Q[1]));
  CARRY4 ltOp_carry
       (.CI(1'b0),
        .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({ltOp_carry_i_1__0_n_0,ltOp_carry_i_2__0_n_0,ltOp_carry_i_3__0_n_0,ltOp_carry_i_4__0_n_0}),
        .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]),
        .S({ltOp_carry_i_5__0_n_0,ltOp_carry_i_6__0_n_0,ltOp_carry_i_7__0_n_0,ltOp_carry_i_8__0_n_0}));
  CARRY4 ltOp_carry__0
       (.CI(ltOp_carry_n_0),
        .CO({NLW_ltOp_carry__0_CO_UNCONNECTED[3:2],ltOp,ltOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ltOp_carry__0_i_1__0_n_0,ltOp_carry__0_i_2__0_n_0}),
        .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,ltOp_carry__0_i_3__0_n_0,ltOp_carry__0_i_4__0_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry__0_i_1__0
       (.I0(\gclr.prog_full_i_reg_0 ),
        .I1(\diff_pntr_reg_n_0_[14] ),
        .I2(\diff_pntr_reg_n_0_[15] ),
        .I3(\pf_thresh_dly_reg_n_0_[2][15] ),
        .O(ltOp_carry__0_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    ltOp_carry__0_i_2__0
       (.I0(\diff_pntr_reg_n_0_[12] ),
        .I1(\diff_pntr_reg_n_0_[13] ),
        .I2(\gclr.prog_full_i_reg_0 ),
        .O(ltOp_carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry__0_i_3__0
       (.I0(\gclr.prog_full_i_reg_0 ),
        .I1(\diff_pntr_reg_n_0_[14] ),
        .I2(\pf_thresh_dly_reg_n_0_[2][15] ),
        .I3(\diff_pntr_reg_n_0_[15] ),
        .O(ltOp_carry__0_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    ltOp_carry__0_i_4__0
       (.I0(\diff_pntr_reg_n_0_[12] ),
        .I1(\gclr.prog_full_i_reg_0 ),
        .I2(\diff_pntr_reg_n_0_[13] ),
        .O(ltOp_carry__0_i_4__0_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    ltOp_carry_i_1__0
       (.I0(\diff_pntr_reg_n_0_[10] ),
        .I1(\diff_pntr_reg_n_0_[11] ),
        .I2(\gclr.prog_full_i_reg_0 ),
        .O(ltOp_carry_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    ltOp_carry_i_2__0
       (.I0(\diff_pntr_reg_n_0_[8] ),
        .I1(\diff_pntr_reg_n_0_[9] ),
        .I2(\gclr.prog_full_i_reg_0 ),
        .O(ltOp_carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry_i_3__0
       (.I0(\pf_thresh_dly_reg_n_0_[2][15] ),
        .I1(\diff_pntr_reg_n_0_[6] ),
        .I2(\diff_pntr_reg_n_0_[7] ),
        .I3(\gclr.prog_full_i_reg_0 ),
        .O(ltOp_carry_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    ltOp_carry_i_4__0
       (.I0(\diff_pntr_reg_n_0_[4] ),
        .I1(\diff_pntr_reg_n_0_[5] ),
        .I2(\gclr.prog_full_i_reg_0 ),
        .O(ltOp_carry_i_4__0_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    ltOp_carry_i_5__0
       (.I0(\diff_pntr_reg_n_0_[10] ),
        .I1(\gclr.prog_full_i_reg_0 ),
        .I2(\diff_pntr_reg_n_0_[11] ),
        .O(ltOp_carry_i_5__0_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    ltOp_carry_i_6__0
       (.I0(\diff_pntr_reg_n_0_[8] ),
        .I1(\gclr.prog_full_i_reg_0 ),
        .I2(\diff_pntr_reg_n_0_[9] ),
        .O(ltOp_carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_7__0
       (.I0(\pf_thresh_dly_reg_n_0_[2][15] ),
        .I1(\diff_pntr_reg_n_0_[6] ),
        .I2(\gclr.prog_full_i_reg_0 ),
        .I3(\diff_pntr_reg_n_0_[7] ),
        .O(ltOp_carry_i_7__0_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    ltOp_carry_i_8__0
       (.I0(\diff_pntr_reg_n_0_[4] ),
        .I1(\gclr.prog_full_i_reg_0 ),
        .I2(\diff_pntr_reg_n_0_[5] ),
        .O(ltOp_carry_i_8__0_n_0));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[0][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\pf_thresh_dly_reg_n_0_[0][15] ),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[1][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg_n_0_[0][15] ),
        .Q(\pf_thresh_dly_reg_n_0_[1][15] ),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][14] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate_n_0),
        .Q(\gclr.prog_full_i_reg_0 ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[2][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg_n_0_[1][15] ),
        .Q(\pf_thresh_dly_reg_n_0_[2][15] ),
        .R(Q[0]));
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate
       (.I0(\pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(pf_thresh_dly_reg_r_0_n_0),
        .O(pf_thresh_dly_reg_gate_n_0));
  FDRE pf_thresh_dly_reg_r
       (.C(aclk),
        .CE(1'b1),
        .D(\greg_out.QSPO_reg_r ),
        .Q(pf_thresh_dly_reg_r_n_0),
        .R(Q[0]));
  FDRE pf_thresh_dly_reg_r_0
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_r_n_0),
        .Q(pf_thresh_dly_reg_r_0_n_0),
        .R(Q[0]));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_92 rd_minus_wr
       (.Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (wr_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_dly),
        .Q(rd_pntr_roll_over_d1_reg_n_0),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1_reg_n_0),
        .Q(rd_pntr_roll_over_d2_reg_n_0),
        .R(Q[1]));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_93 wr_minus_rd
       (.D(s),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (rd_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(\wr_minus_rd_dly_reg_n_0_[10] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(\wr_minus_rd_dly_reg_n_0_[11] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(\wr_minus_rd_dly_reg_n_0_[12] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[13]),
        .Q(\wr_minus_rd_dly_reg_n_0_[13] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[14]),
        .Q(\wr_minus_rd_dly_reg_n_0_[14] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[15]),
        .Q(\wr_minus_rd_dly_reg_n_0_[15] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(\wr_minus_rd_dly_reg_n_0_[4] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(\wr_minus_rd_dly_reg_n_0_[5] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(\wr_minus_rd_dly_reg_n_0_[6] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(\wr_minus_rd_dly_reg_n_0_[7] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(\wr_minus_rd_dly_reg_n_0_[8] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(\wr_minus_rd_dly_reg_n_0_[9] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .Q(wr_pntr_roll_over_d1_reg_n_0),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1_reg_n_0),
        .Q(wr_pntr_roll_over_d2_reg_n_0),
        .R(Q[1]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_top" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_top
   (DI,
    POR_A,
    I147,
    M_AXI_ARVALID,
    POR_A_0,
    vfifo_idle,
    prog_full_i,
    E,
    m_axi_awvalid_i,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    m_axi_wvalid_i,
    \gcc0.gc0.count_d1_reg[3] ,
    vfifo_s2mm_channel_full,
    Q_reg,
    \vfifo_mm2s_channel_empty[1] ,
    \vfifo_mm2s_channel_empty[0] ,
    m_axis_tvalid,
    m_axi_rready,
    s_axis_tready,
    m_axi_awsize,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    \active_ch_dly_reg[1]_6 ,
    Q_reg_0,
    pntrs_eql_dly,
    \active_ch_dly_reg[2][0] ,
    m_axi_bready,
    prog_full_i_1,
    aclk,
    Q,
    ram_rstram_b,
    ram_rstram_b_2,
    \active_ch_dly_reg[1][0] ,
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ,
    \gpfs.prog_full_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    m_axi_bvalid,
    out,
    ram_full_fb_i_reg,
    ram_full_fb_i_reg_0,
    vfifo_mm2s_channel_full,
    m_axis_tready,
    mm2s_trans_last_arb,
    m_axi_rdata,
    m_axi_rvalid,
    D,
    TREADY_S2MM,
    s_axis_tvalid);
  output [40:0]DI;
  output POR_A;
  output [40:0]I147;
  output M_AXI_ARVALID;
  output POR_A_0;
  output [1:0]vfifo_idle;
  output prog_full_i;
  output [0:0]E;
  output m_axi_awvalid_i;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output m_axi_wvalid_i;
  output [0:0]\gcc0.gc0.count_d1_reg[3] ;
  output [1:0]vfifo_s2mm_channel_full;
  output [40:0]Q_reg;
  output \vfifo_mm2s_channel_empty[1] ;
  output \vfifo_mm2s_channel_empty[0] ;
  output m_axis_tvalid;
  output m_axi_rready;
  output s_axis_tready;
  output [0:0]m_axi_awsize;
  output [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  output \active_ch_dly_reg[1]_6 ;
  output [0:0]Q_reg_0;
  output pntrs_eql_dly;
  output \active_ch_dly_reg[2][0] ;
  output m_axi_bready;
  output prog_full_i_1;
  input aclk;
  input [1:0]Q;
  input ram_rstram_b;
  input ram_rstram_b_2;
  input \active_ch_dly_reg[1][0] ;
  input \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ;
  input \gpfs.prog_full_i_reg ;
  input \gpfs.prog_full_i_reg_0 ;
  input m_axi_bvalid;
  input out;
  input ram_full_fb_i_reg;
  input ram_full_fb_i_reg_0;
  input [1:0]vfifo_mm2s_channel_full;
  input m_axis_tready;
  input mm2s_trans_last_arb;
  input [31:0]m_axi_rdata;
  input m_axi_rvalid;
  input [39:0]D;
  input TREADY_S2MM;
  input s_axis_tvalid;

  wire [39:0]D;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [40:0]DI;
  wire [0:0]E;
  wire [40:0]I147;
  wire M_AXI_ARVALID;
  wire POR_A;
  wire POR_A_0;
  wire [1:0]Q;
  wire [40:0]Q_reg;
  wire [0:0]Q_reg_0;
  wire [30:30]S_PAYLOAD_DATA;
  wire TREADY_S2MM;
  wire aclk;
  wire \active_ch_dly_reg[1][0] ;
  wire \active_ch_dly_reg[1]_6 ;
  wire \active_ch_dly_reg[2][0] ;
  wire [29:0]ar_address_inc;
  wire \ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ;
  wire \ar_txn_inst/counts_matched ;
  wire \ar_txn_inst/mem_init_done ;
  wire [1:0]\ar_txn_inst/mux4_out ;
  wire \ar_txn_inst/we_ar_txn ;
  wire \ar_txn_inst/we_bcnt ;
  wire argen_inst_n_1;
  wire argen_inst_n_6;
  wire argen_inst_n_9;
  wire [1:1]argen_to_mcpf_payload;
  wire argen_to_mcpf_tvalid;
  wire argen_to_mctf_tvalid;
  wire \aw_rslice1/p_0_out ;
  wire awgen_inst_n_62;
  wire awgen_inst_n_66;
  wire awgen_inst_n_68;
  wire [13:1]awgen_to_mcpf_payload;
  wire awgen_to_mcpf_tvalid;
  wire [15:0]awgen_to_mctf_payload;
  wire awgen_to_mctf_tvalid;
  wire curr_state;
  wire empty;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ;
  wire garb_n_3;
  wire [0:0]\gcc0.gc0.count_d1_reg[3] ;
  wire \gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ;
  wire gs2mm_n_1;
  wire gs2mm_n_10;
  wire gs2mm_n_11;
  wire gs2mm_n_2;
  wire gs2mm_n_9;
  wire [0:0]m_axi_awsize;
  wire m_axi_awvalid_i;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire m_axi_wvalid_i;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire [1:0]mcdf_full;
  wire mcdf_inst_n_13;
  wire mcdf_inst_n_16;
  wire mcdf_inst_n_7;
  wire mcdf_inst_n_8;
  wire [66:0]mcdf_to_awgen_payload;
  wire mcdf_to_awgen_tvalid;
  wire \mcf_dfl_wr_inst/ram_init_done_i ;
  wire \mcf_dfl_wr_inst/rom_rd_addr_i ;
  wire \mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int ;
  wire \mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int_0 ;
  wire \mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ;
  wire \mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int ;
  wire \mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int_1 ;
  wire \mcf_inst/sdp_rd_addr_in_i ;
  wire \mcf_inst/sdp_rd_addr_in_i_2 ;
  wire \mcf_inst/sdp_rd_addr_out_i ;
  wire [1:0]mcpf_full;
  wire mcpf_inst_n_0;
  wire mcpf_inst_n_20;
  wire mcpf_inst_n_21;
  wire mcpf_inst_n_22;
  wire [14:0]mcpf_to_argen_payload;
  wire mcpf_to_argen_tvalid;
  wire [1:0]mctf_full;
  wire mctf_inst_n_0;
  wire mctf_inst_n_1;
  wire mctf_inst_n_17;
  wire mctf_inst_n_18;
  wire mctf_inst_n_21;
  wire mctf_inst_n_22;
  wire mctf_inst_n_23;
  wire mctf_inst_n_24;
  wire mctf_inst_n_25;
  wire mctf_inst_n_26;
  wire mctf_inst_n_27;
  wire mctf_inst_n_28;
  wire mctf_inst_n_29;
  wire mctf_inst_n_30;
  wire mctf_inst_n_31;
  wire mctf_inst_n_32;
  wire mctf_inst_n_33;
  wire mctf_inst_n_34;
  wire mctf_inst_n_35;
  wire mctf_inst_n_36;
  wire mctf_inst_n_37;
  wire mctf_inst_n_38;
  wire mctf_inst_n_39;
  wire mctf_inst_n_40;
  wire mctf_inst_n_41;
  wire mctf_inst_n_42;
  wire mctf_inst_n_43;
  wire mctf_inst_n_44;
  wire mctf_inst_n_45;
  wire mctf_inst_n_46;
  wire mctf_inst_n_47;
  wire mctf_inst_n_48;
  wire mctf_inst_n_49;
  wire [15:1]mctf_to_argen_payload;
  wire mem_init_done;
  wire mm2s_inst_n_44;
  wire mm2s_inst_n_45;
  wire mm2s_inst_n_47;
  wire mm2s_inst_n_48;
  wire mm2s_inst_n_50;
  wire mm2s_inst_n_51;
  wire mm2s_to_tdf_tvalid;
  wire mm2s_trans_last_arb;
  wire out;
  wire pntrs_eql_dly;
  wire prog_full_i;
  wire prog_full_i_1;
  wire prog_full_i_3;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire ram_rstram_b;
  wire ram_rstram_b_2;
  wire [7:1]s2mm_to_awgen_payload;
  wire [32:0]s2mm_to_mcdf_payload;
  wire [40:33]s_axis_payload_wr_out_i;
  wire s_axis_tid_arb_i;
  wire s_axis_tready;
  wire s_axis_tvalid;
  wire s_axis_tvalid_arb_i;
  wire sdp_rd_addr_in_i;
  wire [12:0]tdest_fifo_dout;
  wire tdest_fifo_inst_n_0;
  wire tdest_fifo_inst_n_1;
  wire tdest_fifo_inst_n_14;
  wire tdest_fifo_inst_n_19;
  wire tdest_fifo_inst_n_20;
  wire tdest_fifo_inst_n_21;
  wire tdest_fifo_inst_n_22;
  wire tdest_fifo_inst_n_23;
  wire [0:0]tid_fifo_dout;
  wire tid_fifo_inst_n_0;
  wire tid_fifo_inst_n_3;
  wire tid_fifo_inst_n_5;
  wire tlast_to_switch;
  wire valid_pkt_r;
  wire [1:0]vfifo_idle;
  wire \vfifo_mm2s_channel_empty[0] ;
  wire \vfifo_mm2s_channel_empty[1] ;
  wire [1:0]vfifo_mm2s_channel_full;
  wire [1:0]vfifo_s2mm_channel_full;
  wire \wdata_rslice1/p_0_out ;
  wire we_mm2s_valid;

  design_1_axi_vfifo_ctrl_0_0_vfifo_ar_top argen_inst
       (.I147(I147[39:8]),
        .PAYLOAD_FROM_MTF(I147[40]),
        .Q(Q[0]),
        .Q_reg(argen_inst_n_9),
        .WR_DATA({mctf_inst_n_21,mctf_inst_n_22,mctf_inst_n_23,mctf_inst_n_24,mctf_inst_n_25,mctf_inst_n_26,mctf_inst_n_27,mctf_inst_n_28,mctf_inst_n_29,mctf_inst_n_30,mctf_inst_n_31,mctf_inst_n_32,mctf_inst_n_33,mctf_inst_n_34,mctf_inst_n_35,mctf_inst_n_36,mctf_inst_n_37,mctf_inst_n_38,mctf_inst_n_39,mctf_inst_n_40,mctf_inst_n_41,mctf_inst_n_42,mctf_inst_n_43,mctf_inst_n_44,mctf_inst_n_45,mctf_inst_n_46,mctf_inst_n_47,mctf_inst_n_48,mctf_inst_n_49}),
        .aclk(aclk),
        .areset_d1(\gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .argen_to_mcpf_tvalid(argen_to_mcpf_tvalid),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .counts_matched(\ar_txn_inst/counts_matched ),
        .empty_fwft_i_reg(tid_fifo_inst_n_3),
        .\gfwd_mode.storage_data1_reg[0] (argen_inst_n_6),
        .\gfwd_rev.state_reg[0] (s_axis_tvalid_arb_i),
        .\gnstage1.q_dly_reg[1][0] (M_AXI_ARVALID),
        .\goreg_dm.dout_i_reg[0] (tid_fifo_inst_n_5),
        .\goreg_dm.dout_i_reg[6] (argen_to_mcpf_payload),
        .\gpfs.prog_full_i_reg (prog_full_i),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .\gpr1.dout_i_reg[37] ({ar_address_inc[29:23],ar_address_inc[21:0]}),
        .\gstage1.q_dly_reg[14] ({mctf_to_argen_payload[15],I147[7:0],mctf_to_argen_payload[6:1]}),
        .mem_init_done(\ar_txn_inst/mem_init_done ),
        .out(argen_inst_n_1),
        .p_19_out(\ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .prog_full_i(prog_full_i_3),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .sdp_rd_addr_in_i(\mcf_inst/sdp_rd_addr_in_i ),
        .tid_fifo_dout(tid_fifo_dout),
        .\vfifo_mm2s_channel_empty[0] (\vfifo_mm2s_channel_empty[0] ),
        .\vfifo_mm2s_channel_empty[1] (\vfifo_mm2s_channel_empty[1] ),
        .we_ar_txn(\ar_txn_inst/we_ar_txn ),
        .we_bcnt(\ar_txn_inst/we_bcnt ));
  design_1_axi_vfifo_ctrl_0_0_vfifo_awgen awgen_inst
       (.ADDRA(DI[40]),
        .D({awgen_to_mcpf_payload,awgen_to_mctf_payload[0]}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .DI(DI[39:0]),
        .E(\aw_rslice1/p_0_out ),
        .Q(Q[1]),
        .aclk(aclk),
        .areset_d1(\gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .awgen_to_mcpf_tvalid(awgen_to_mcpf_tvalid),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gcc0.gc0.count_d1_reg[3] (E),
        .\gcc0.gc0.count_d1_reg[5] (\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .\gfwd_mode.m_valid_i_reg (mcdf_inst_n_13),
        .\gfwd_mode.m_valid_i_reg_0 (gs2mm_n_2),
        .\gfwd_mode.m_valid_i_reg_1 (\wdata_rslice1/p_0_out ),
        .\gfwd_mode.m_valid_i_reg_2 (valid_pkt_r),
        .\gfwd_mode.storage_data1_reg[0] (gs2mm_n_9),
        .\gfwd_mode.storage_data1_reg[13] (awgen_inst_n_66),
        .\gfwd_mode.storage_data1_reg[15] ({awgen_to_mctf_payload[15],awgen_to_mctf_payload[6:2],awgen_inst_n_62}),
        .\gfwd_mode.storage_data1_reg[5] (gs2mm_n_10),
        .\gfwd_mode.storage_data1_reg[66] ({mcdf_to_awgen_payload[66],mcdf_to_awgen_payload[64:0]}),
        .\gfwd_mode.storage_data1_reg[7] ({s2mm_to_awgen_payload[7:6],s2mm_to_awgen_payload[4:1]}),
        .\greg_out.QSPO_reg[15] (awgen_inst_n_68),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .mcdf_to_awgen_tvalid(mcdf_to_awgen_tvalid),
        .out(out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_fb_i_reg_0(tid_fifo_inst_n_0));
  design_1_axi_vfifo_ctrl_0_0_flag_gen flag_gen_inst
       (.Q(Q[1]),
        .Q_reg(mcdf_inst_n_8),
        .Q_reg_0(mcdf_inst_n_7),
        .Q_reg_1(mcpf_inst_n_22),
        .Q_reg_2(mcpf_inst_n_21),
        .Q_reg_3(mctf_inst_n_18),
        .Q_reg_4(mctf_inst_n_17),
        .aclk(aclk),
        .mcdf_full(mcdf_full),
        .mcpf_full(mcpf_full),
        .mctf_full(mctf_full),
        .vfifo_s2mm_channel_full(vfifo_s2mm_channel_full));
  design_1_axi_vfifo_ctrl_0_0_vfifo_arbiter garb
       (.Q(Q_reg[36]),
        .Q_reg(\vfifo_mm2s_channel_empty[1] ),
        .Q_reg_0(\vfifo_mm2s_channel_empty[0] ),
        .Q_reg_1(argen_inst_n_9),
        .aclk(aclk),
        .areset_d1(\gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .counts_matched(\ar_txn_inst/counts_matched ),
        .\gfwd_mode.storage_data1_reg[0] (garb_n_3),
        .\gfwd_rev.state_reg[1] (s_axis_tvalid_arb_i),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (prog_full_i),
        .\gpfs.prog_full_i_reg_1 (\gpfs.prog_full_i_reg_0 ),
        .mem_init_done(mem_init_done),
        .mm2s_trans_last_arb(mm2s_trans_last_arb),
        .mux4_out(\ar_txn_inst/mux4_out ),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .sdp_rd_addr_in_i(\mcf_inst/sdp_rd_addr_in_i_2 ),
        .vfifo_mm2s_channel_full(vfifo_mm2s_channel_full),
        .we_mm2s_valid(we_mm2s_valid),
        .\wr_rst_reg_reg[1] (Q[0]));
  design_1_axi_vfifo_ctrl_0_0_vfifo_s2mm gs2mm
       (.D(awgen_to_mcpf_payload[2:1]),
        .E(gs2mm_n_1),
        .PAYLOAD_S2MM({s2mm_to_awgen_payload[7:6],s2mm_to_awgen_payload[4:1]}),
        .Q(Q[1]),
        .TPAYLOAD_S2MM(s2mm_to_mcdf_payload),
        .TREADY_S2MM(TREADY_S2MM),
        .aclk(aclk),
        .areset_d1(\gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gfwd_mode.m_valid_i_reg (gs2mm_n_11),
        .\gfwd_mode.storage_data1_reg[33] (gs2mm_n_2),
        .\gfwd_mode.storage_data1_reg[65] (mcdf_to_awgen_payload[65]),
        .mcdf_to_awgen_tvalid(mcdf_to_awgen_tvalid),
        .\s_axis_tid[0] (D),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid),
        .\tdest_r_reg[0] (gs2mm_n_9),
        .\tuser_r_reg[0] (gs2mm_n_10));
  design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo mcdf_inst
       (.ADDRA(DI[40]),
        .ADDRD(\mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int_1 ),
        .CO(\mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .D(s2mm_to_mcdf_payload),
        .E(gs2mm_n_1),
        .PAYLOAD_S2MM(s2mm_to_awgen_payload[6]),
        .Q(Q),
        .Q_reg(mcdf_inst_n_7),
        .Q_reg_0(mcdf_inst_n_8),
        .Q_reg_1(Q_reg_0),
        .S(mcdf_inst_n_16),
        .aclk(aclk),
        .\active_ch_dly_reg[1]_6 (\active_ch_dly_reg[1]_6 ),
        .\active_ch_dly_reg[2][0] (\active_ch_dly_reg[2][0] ),
        .addr_rollover_r_reg(mcdf_to_awgen_payload),
        .areset_d1(\gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .\aw_len_i_reg[7] (mcdf_inst_n_13),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gfwd_mode.m_valid_i_reg (gs2mm_n_11),
        .\gfwd_mode.m_valid_i_reg_0 (mm2s_inst_n_51),
        .\gfwd_mode.storage_data1_reg[0] (\mcf_inst/sdp_rd_addr_out_i ),
        .\gfwd_mode.storage_data1_reg[1] (\wdata_rslice1/p_0_out ),
        .\gfwd_mode.storage_data1_reg[36] (mm2s_inst_n_50),
        .\gin_reg.wr_pntr_pf_dly_reg[13] (\mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int ),
        .mcdf_full(mcdf_full),
        .mcdf_to_awgen_tvalid(mcdf_to_awgen_tvalid),
        .\packet_cnt_reg[0] (valid_pkt_r),
        .pntrs_eql_dly(pntrs_eql_dly),
        .ram_init_done_i(\mcf_dfl_wr_inst/ram_init_done_i ),
        .rom_rd_addr_i(\mcf_dfl_wr_inst/rom_rd_addr_i ),
        .rom_rd_addr_int(\mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int_0 ),
        .rom_rd_addr_int_0(\mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int ),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i),
        .sdp_rd_addr_in_i_1(\mcf_inst/sdp_rd_addr_in_i_2 ),
        .sdp_rd_addr_in_i_2(\mcf_inst/sdp_rd_addr_in_i ),
        .sdpo_int(S_PAYLOAD_DATA));
  design_1_axi_vfifo_ctrl_0_0_mcf_txn_top__parameterized0 mcpf_inst
       (.D({awgen_to_mcpf_payload,awgen_to_mctf_payload[0]}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (POR_A_0),
        .DIN(mcpf_to_argen_payload),
        .E(awgen_inst_n_66),
        .Q(Q),
        .Q_reg(mcpf_inst_n_21),
        .Q_reg_0(mcpf_inst_n_22),
        .WEBWE(mcpf_inst_n_20),
        .aclk(aclk),
        .active_ch_dly_reg_r_2(mctf_inst_n_0),
        .active_ch_dly_reg_r_3(mctf_inst_n_1),
        .areset_d1(\gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .argen_to_mcpf_tvalid(argen_to_mcpf_tvalid),
        .awgen_to_mcpf_tvalid(awgen_to_mcpf_tvalid),
        .curr_state_reg(argen_to_mcpf_payload),
        .\gclr.prog_full_i_reg (mcpf_inst_n_0),
        .\gfwd_mode.storage_data1_reg[0] (\mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int ),
        .\goreg_dm.dout_i_reg[0] (argen_inst_n_6),
        .\greg_out.QSPO_reg[15] (\mcf_inst/sdp_rd_addr_out_i ),
        .mcpf_full(mcpf_full),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(tdest_fifo_inst_n_0),
        .ram_init_done_i(\mcf_dfl_wr_inst/ram_init_done_i ),
        .ram_rstram_b_2(ram_rstram_b_2),
        .rom_rd_addr_i(\mcf_dfl_wr_inst/rom_rd_addr_i ),
        .rom_rd_addr_int(\mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int ),
        .sdp_rd_addr_in_i(\mcf_inst/sdp_rd_addr_in_i ));
  design_1_axi_vfifo_ctrl_0_0_mcf_txn_top mctf_inst
       (.ADDRA(DI[40]),
        .ADDRD(\mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int_1 ),
        .CO(\mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .D({awgen_to_mctf_payload[15],awgen_to_mctf_payload[6:2],awgen_inst_n_62}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (POR_A),
        .DI(DI[7:0]),
        .E(\aw_rslice1/p_0_out ),
        .I147({I147[40],I147[7:0]}),
        .Q(Q),
        .Q_reg(mctf_inst_n_17),
        .Q_reg_0(mctf_inst_n_18),
        .S(mcdf_inst_n_16),
        .WR_DATA({mctf_inst_n_21,mctf_inst_n_22,mctf_inst_n_23,mctf_inst_n_24,mctf_inst_n_25,mctf_inst_n_26,mctf_inst_n_27,mctf_inst_n_28,mctf_inst_n_29,mctf_inst_n_30,mctf_inst_n_31,mctf_inst_n_32,mctf_inst_n_33,mctf_inst_n_34,mctf_inst_n_35,mctf_inst_n_36,mctf_inst_n_37,mctf_inst_n_38,mctf_inst_n_39,mctf_inst_n_40,mctf_inst_n_41,mctf_inst_n_42,mctf_inst_n_43,mctf_inst_n_44,mctf_inst_n_45,mctf_inst_n_46,mctf_inst_n_47,mctf_inst_n_48,mctf_inst_n_49}),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (mctf_inst_n_1),
        .active_ch_dly_reg_r_3(mctf_inst_n_0),
        .areset_d1(\gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gcc0.gc0.count_d1_reg[3] (M_AXI_ARVALID),
        .\gcc0.gc0.count_d1_reg[3]_0 (\gcc0.gc0.count_d1_reg[3] ),
        .\gfwd_mode.storage_data1_reg[45] (awgen_inst_n_68),
        .\gfwd_rev.storage_data1_reg[0] (garb_n_3),
        .\gnstage1.q_dly_reg[1][0] ({ar_address_inc[29:23],ar_address_inc[21:0]}),
        .\gpr1.dout_i_reg[37] ({mctf_to_argen_payload[15],mctf_to_argen_payload[6:1]}),
        .mctf_full(mctf_full),
        .mem_init_done(\ar_txn_inst/mem_init_done ),
        .out(argen_inst_n_1),
        .p_19_out(\ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .\pf_thresh_dly_reg[2][14] (mcpf_inst_n_0),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_0),
        .ram_init_done_i(\mcf_dfl_wr_inst/ram_init_done_i ),
        .ram_rstram_b(ram_rstram_b),
        .rom_rd_addr_i(\mcf_dfl_wr_inst/rom_rd_addr_i ),
        .rom_rd_addr_int(\mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int_0 ),
        .sdp_rd_addr_in_i(\mcf_inst/sdp_rd_addr_in_i_2 ),
        .sdpo_int(S_PAYLOAD_DATA),
        .we_ar_txn(\ar_txn_inst/we_ar_txn ));
  design_1_axi_vfifo_ctrl_0_0_vfifo_mm2s mm2s_inst
       (.D({s_axis_payload_wr_out_i[40],tlast_to_switch,tdest_fifo_dout[2:0],s_axis_payload_wr_out_i[35],s_axis_payload_wr_out_i[33]}),
        .Q(Q[1]),
        .Q_reg(Q_reg),
        .aclk(aclk),
        .areset_d1(\gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .curr_state(curr_state),
        .curr_state_reg_0(mm2s_inst_n_45),
        .\gfwd_mode.m_valid_i_reg (mm2s_inst_n_51),
        .\gfwd_mode.storage_data1_reg[0] (mm2s_inst_n_50),
        .\gfwd_mode.storage_data1_reg[34] (mm2s_inst_n_44),
        .\goreg_bm.dout_i_reg[10] (tdest_fifo_inst_n_20),
        .\goreg_bm.dout_i_reg[12] ({tdest_fifo_dout[12:5],tdest_fifo_dout[3]}),
        .\goreg_bm.dout_i_reg[12]_0 (tdest_fifo_inst_n_1),
        .\goreg_bm.dout_i_reg[6] (tdest_fifo_inst_n_14),
        .\goreg_bm.dout_i_reg[7] (tdest_fifo_inst_n_23),
        .\goreg_bm.dout_i_reg[8] (tdest_fifo_inst_n_22),
        .\goreg_bm.dout_i_reg[9] (tdest_fifo_inst_n_19),
        .\goreg_bm.dout_i_reg[9]_0 (tdest_fifo_inst_n_21),
        .\gpregsm1.curr_fwft_state_reg[1] (mm2s_inst_n_47),
        .\gpregsm1.curr_fwft_state_reg[1]_0 (mm2s_inst_n_48),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .mem_init_done(mem_init_done),
        .mm2s_to_tdf_tvalid(mm2s_to_tdf_tvalid),
        .out(empty),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i),
        .we_mm2s_valid(we_mm2s_valid));
  design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized2 tdest_fifo_inst
       (.D({s_axis_payload_wr_out_i[40],tlast_to_switch,s_axis_payload_wr_out_i[35],s_axis_payload_wr_out_i[33]}),
        .DIN(mcpf_to_argen_payload),
        .DOUT({tdest_fifo_dout[12:5],tdest_fifo_dout[3:0]}),
        .Q(Q[1]),
        .WEBWE(mcpf_inst_n_20),
        .aclk(aclk),
        .curr_state(curr_state),
        .curr_state_reg(tdest_fifo_inst_n_19),
        .\gfwd_mode.m_valid_i_reg (mm2s_inst_n_45),
        .\gfwd_mode.storage_data1_reg[31] (empty),
        .\gfwd_mode.storage_data1_reg[39] (tdest_fifo_inst_n_14),
        .\gpregsm1.curr_fwft_state_reg[1] (tdest_fifo_inst_n_1),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .mm2s_to_tdf_tvalid(mm2s_to_tdf_tvalid),
        .out(tdest_fifo_inst_n_0),
        .prog_full_i(prog_full_i_3),
        .\tlen_cntr_reg_reg[0] (mm2s_inst_n_44),
        .\tlen_cntr_reg_reg[0]_0 (mm2s_inst_n_48),
        .\tlen_cntr_reg_reg[3] (tdest_fifo_inst_n_23),
        .\tlen_cntr_reg_reg[4] (tdest_fifo_inst_n_22),
        .\tlen_cntr_reg_reg[5] (tdest_fifo_inst_n_21),
        .\tlen_cntr_reg_reg[6] (tdest_fifo_inst_n_20),
        .\tlen_cntr_reg_reg[6]_0 (mm2s_inst_n_47));
  design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized3 tid_fifo_inst
       (.D({awgen_to_mcpf_payload[2],awgen_to_mctf_payload[0]}),
        .E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .Q(Q[1]),
        .Q_reg(tid_fifo_inst_n_3),
        .Q_reg_0(tid_fifo_inst_n_5),
        .Q_reg_1(\vfifo_mm2s_channel_empty[0] ),
        .Q_reg_2(\vfifo_mm2s_channel_empty[1] ),
        .aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(\ar_txn_inst/mem_init_done ),
        .mux4_out(\ar_txn_inst/mux4_out ),
        .out(tid_fifo_inst_n_0),
        .prog_full_i_1(prog_full_i_1),
        .tid_fifo_dout(tid_fifo_dout),
        .we_bcnt(\ar_txn_inst/we_bcnt ));
  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0 vfifo_idle_gen_inst
       (.Q(Q[1]),
        .aclk(aclk),
        .\active_ch_dly_reg[1][0] (\active_ch_dly_reg[1][0] ),
        .\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] (\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ),
        .vfifo_idle(vfifo_idle));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice
   (Q_reg,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    ADDRC,
    D,
    s_axis_tready_arb_rs_in,
    DIA,
    Q_reg_0,
    Q_reg_1,
    ADDRD,
    mux4_out,
    \wr_rst_reg_reg[1] ,
    aclk,
    \gpfs.prog_full_i_reg ,
    Q_reg_2,
    \gpfs.prog_full_i_reg_0 ,
    \gpfs.prog_full_i_reg_1 ,
    mem_init_done_reg,
    argen_to_mctf_tvalid,
    areset_d1,
    sdp_rd_addr_in_i,
    curr_state,
    \ch_arb_cntr_reg_reg[1] ,
    Q_reg_3,
    Q_reg_4,
    DOA,
    mem_init_done_reg_0,
    \gfwd_mode.storage_data1_reg[36] ,
    ch_mask_mm2s,
    reset_addr,
    counts_matched,
    next_channel14_out,
    reg_slice_payload_in,
    \vfifo_mm2s_channel_full_reg_reg[1] ,
    p_2_in,
    Q_reg_5);
  output Q_reg;
  output [0:0]Q;
  output \gfwd_mode.storage_data1_reg[0] ;
  output [0:0]ADDRC;
  output [0:0]D;
  output s_axis_tready_arb_rs_in;
  output [0:0]DIA;
  output Q_reg_0;
  output Q_reg_1;
  output [0:0]ADDRD;
  output [1:0]mux4_out;
  input [0:0]\wr_rst_reg_reg[1] ;
  input aclk;
  input \gpfs.prog_full_i_reg ;
  input Q_reg_2;
  input \gpfs.prog_full_i_reg_0 ;
  input \gpfs.prog_full_i_reg_1 ;
  input mem_init_done_reg;
  input argen_to_mctf_tvalid;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input curr_state;
  input [1:0]\ch_arb_cntr_reg_reg[1] ;
  input Q_reg_3;
  input Q_reg_4;
  input [0:0]DOA;
  input mem_init_done_reg_0;
  input [0:0]\gfwd_mode.storage_data1_reg[36] ;
  input [1:0]ch_mask_mm2s;
  input reset_addr;
  input counts_matched;
  input next_channel14_out;
  input [0:0]reg_slice_payload_in;
  input [0:0]\vfifo_mm2s_channel_full_reg_reg[1] ;
  input p_2_in;
  input Q_reg_5;

  wire \/FSM_onehot_gfwd_rev.state[0]_i_1_n_0 ;
  wire \/FSM_onehot_gfwd_rev.state[1]_i_1_n_0 ;
  wire \/FSM_onehot_gfwd_rev.state[2]_i_1_n_0 ;
  wire [0:0]ADDRC;
  wire [0:0]ADDRD;
  wire [0:0]D;
  wire [0:0]DIA;
  wire [0:0]DOA;
  wire \FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ;
  wire \FSM_onehot_gfwd_rev.state[3]_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gfwd_rev.state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gfwd_rev.state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gfwd_rev.state_reg_n_0_[2] ;
  wire [0:0]Q;
  wire Q_i_3_n_0;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire Q_reg_2;
  wire Q_reg_3;
  wire Q_reg_4;
  wire Q_reg_5;
  wire aclk;
  wire areset_d1;
  wire areset_d1_0;
  wire argen_to_mctf_tvalid;
  wire [1:0]\ch_arb_cntr_reg_reg[1] ;
  wire [1:0]ch_mask_mm2s;
  wire counts_matched;
  wire curr_state;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[36] ;
  wire \gfwd_rev.s_ready_i_i_1_n_0 ;
  wire \gfwd_rev.state[0]_i_1_n_0 ;
  wire \gfwd_rev.state[1]_i_1_n_0 ;
  wire \gfwd_rev.state_reg_n_0_[1] ;
  wire \gfwd_rev.storage_data1[0]_i_1_n_0 ;
  wire \gfwd_rev.storage_data1[1]_i_1_n_0 ;
  wire \gfwd_rev.storage_data2[0]_i_1_n_0 ;
  wire \gfwd_rev.storage_data2[1]_i_1_n_0 ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpfs.prog_full_i_reg_1 ;
  wire load_s1;
  (* RTL_KEEP = "yes" *) wire load_s1_from_s2;
  wire mem_init_done_reg;
  wire mem_init_done_reg_0;
  wire [1:0]mux4_out;
  wire next_channel14_out;
  wire p_2_in;
  wire ram_reg_0_1_0_3_i_8_n_0;
  wire [0:0]reg_slice_payload_in;
  wire [1:1]reg_slice_payload_out;
  wire reset_addr;
  wire s_axis_tready_arb_rs_in;
  wire sdp_rd_addr_in_i;
  wire [1:0]storage_data2;
  wire [0:0]\vfifo_mm2s_channel_full_reg_reg[1] ;
  wire [0:0]\wr_rst_reg_reg[1] ;

  LUT5 #(
    .INIT(32'h8888BBB8)) 
    \/FSM_onehot_gfwd_rev.state[0]_i_1 
       (.I0(Q_reg_2),
        .I1(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .I2(\gpfs.prog_full_i_reg_0 ),
        .I3(\gpfs.prog_full_i_reg_1 ),
        .I4(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .O(\/FSM_onehot_gfwd_rev.state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AA02)) 
    \/FSM_onehot_gfwd_rev.state[1]_i_1 
       (.I0(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .I1(\gpfs.prog_full_i_reg_0 ),
        .I2(\gpfs.prog_full_i_reg_1 ),
        .I3(Q_reg_2),
        .I4(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .O(\/FSM_onehot_gfwd_rev.state[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h44444447)) 
    \/FSM_onehot_gfwd_rev.state[2]_i_1 
       (.I0(Q_reg_2),
        .I1(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .I2(\gpfs.prog_full_i_reg_0 ),
        .I3(\gpfs.prog_full_i_reg_1 ),
        .I4(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .O(\/FSM_onehot_gfwd_rev.state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AFAD8F88)) 
    \FSM_onehot_gfwd_rev.state[3]_i_1 
       (.I0(\gpfs.prog_full_i_reg ),
        .I1(load_s1_from_s2),
        .I2(Q_reg_2),
        .I3(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .I4(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .I5(areset_d1_0),
        .O(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000E00)) 
    \FSM_onehot_gfwd_rev.state[3]_i_2 
       (.I0(\gpfs.prog_full_i_reg_0 ),
        .I1(\gpfs.prog_full_i_reg_1 ),
        .I2(Q_reg_2),
        .I3(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .I4(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .O(\FSM_onehot_gfwd_rev.state[3]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "zero:0010,one:0100,two:1000,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_gfwd_rev.state_reg[0] 
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\/FSM_onehot_gfwd_rev.state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_gfwd_rev.state_reg_n_0_[0] ),
        .R(\wr_rst_reg_reg[1] ));
  (* FSM_ENCODED_STATES = "zero:0010,one:0100,two:1000,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_onehot_gfwd_rev.state_reg[1] 
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\/FSM_onehot_gfwd_rev.state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .S(\wr_rst_reg_reg[1] ));
  (* FSM_ENCODED_STATES = "zero:0010,one:0100,two:1000,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gfwd_rev.state_reg[2] 
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\/FSM_onehot_gfwd_rev.state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .R(\wr_rst_reg_reg[1] ));
  (* FSM_ENCODED_STATES = "zero:0010,one:0100,two:1000,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gfwd_rev.state_reg[3] 
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\FSM_onehot_gfwd_rev.state[3]_i_2_n_0 ),
        .Q(load_s1_from_s2),
        .R(\wr_rst_reg_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000EEEE000E)) 
    Q_i_1
       (.I0(mem_init_done_reg_0),
        .I1(\gfwd_mode.storage_data1_reg[36] ),
        .I2(Q_i_3_n_0),
        .I3(ADDRC),
        .I4(ch_mask_mm2s[0]),
        .I5(\wr_rst_reg_reg[1] ),
        .O(Q_reg_0));
  LUT6 #(
    .INIT(64'h00000000DDDD0D00)) 
    Q_i_1__0
       (.I0(\gfwd_mode.storage_data1_reg[36] ),
        .I1(mem_init_done_reg_0),
        .I2(Q_i_3_n_0),
        .I3(ADDRC),
        .I4(ch_mask_mm2s[1]),
        .I5(\wr_rst_reg_reg[1] ),
        .O(Q_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    Q_i_2__0
       (.I0(ADDRC),
        .I1(counts_matched),
        .I2(\gpfs.prog_full_i_reg_0 ),
        .I3(Q),
        .I4(\gpfs.prog_full_i_reg_1 ),
        .O(mux4_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    Q_i_2__1
       (.I0(ADDRC),
        .I1(counts_matched),
        .I2(\gpfs.prog_full_i_reg_0 ),
        .I3(Q),
        .I4(\gpfs.prog_full_i_reg_1 ),
        .O(mux4_out[0]));
  LUT4 #(
    .INIT(16'hFDFF)) 
    Q_i_3
       (.I0(reg_slice_payload_out),
        .I1(\gpfs.prog_full_i_reg_1 ),
        .I2(\gpfs.prog_full_i_reg_0 ),
        .I3(Q),
        .O(Q_i_3_n_0));
  LUT5 #(
    .INIT(32'hAA8A0020)) 
    \ch_arb_cntr_reg[1]_i_1 
       (.I0(curr_state),
        .I1(\ch_arb_cntr_reg_reg[1] [0]),
        .I2(s_axis_tready_arb_rs_in),
        .I3(Q_reg_2),
        .I4(\ch_arb_cntr_reg_reg[1] [1]),
        .O(D));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gfwd_mode.storage_data1[0]_i_1__0 
       (.I0(ADDRC),
        .I1(argen_to_mctf_tvalid),
        .I2(areset_d1),
        .I3(sdp_rd_addr_in_i),
        .O(\gfwd_mode.storage_data1_reg[0] ));
  FDRE #(
    .INIT(1'b1)) 
    \gfwd_rev.areset_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\wr_rst_reg_reg[1] ),
        .Q(areset_d1_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFCFFFFF8888)) 
    \gfwd_rev.s_ready_i_i_1 
       (.I0(load_s1_from_s2),
        .I1(\gpfs.prog_full_i_reg ),
        .I2(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .I3(Q_reg_2),
        .I4(areset_d1_0),
        .I5(s_axis_tready_arb_rs_in),
        .O(\gfwd_rev.s_ready_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_rev.s_ready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.s_ready_i_i_1_n_0 ),
        .Q(s_axis_tready_arb_rs_in),
        .R(\wr_rst_reg_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h5551111D)) 
    \gfwd_rev.state[0]_i_1 
       (.I0(Q_reg_2),
        .I1(Q),
        .I2(\gpfs.prog_full_i_reg_0 ),
        .I3(\gpfs.prog_full_i_reg_1 ),
        .I4(\gfwd_rev.state_reg_n_0_[1] ),
        .O(\gfwd_rev.state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h838383CF)) 
    \gfwd_rev.state[1]_i_1 
       (.I0(\gfwd_rev.state_reg_n_0_[1] ),
        .I1(Q),
        .I2(Q_reg_2),
        .I3(\gpfs.prog_full_i_reg_0 ),
        .I4(\gpfs.prog_full_i_reg_1 ),
        .O(\gfwd_rev.state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_rev.state_reg[0] 
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\gfwd_rev.state[0]_i_1_n_0 ),
        .Q(Q),
        .R(\wr_rst_reg_reg[1] ));
  FDSE #(
    .INIT(1'b0)) 
    \gfwd_rev.state_reg[1] 
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\gfwd_rev.state[1]_i_1_n_0 ),
        .Q(\gfwd_rev.state_reg_n_0_[1] ),
        .S(\wr_rst_reg_reg[1] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gfwd_rev.storage_data1[0]_i_1 
       (.I0(storage_data2[0]),
        .I1(load_s1_from_s2),
        .I2(reg_slice_payload_in),
        .I3(load_s1),
        .I4(ADDRC),
        .O(\gfwd_rev.storage_data1[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gfwd_rev.storage_data1[1]_i_1 
       (.I0(storage_data2[1]),
        .I1(load_s1_from_s2),
        .I2(next_channel14_out),
        .I3(load_s1),
        .I4(reg_slice_payload_out),
        .O(\gfwd_rev.storage_data1[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000CFFFF000C000E)) 
    \gfwd_rev.storage_data1[1]_i_3 
       (.I0(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .I1(load_s1_from_s2),
        .I2(\gpfs.prog_full_i_reg_1 ),
        .I3(\gpfs.prog_full_i_reg_0 ),
        .I4(Q_reg_2),
        .I5(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .O(load_s1));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_rev.storage_data1_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.storage_data1[0]_i_1_n_0 ),
        .Q(ADDRC),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_rev.storage_data1_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.storage_data1[1]_i_1_n_0 ),
        .Q(reg_slice_payload_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF001000000010)) 
    \gfwd_rev.storage_data2[0]_i_1 
       (.I0(Q_reg_4),
        .I1(\vfifo_mm2s_channel_full_reg_reg[1] ),
        .I2(p_2_in),
        .I3(ch_mask_mm2s[1]),
        .I4(Q_reg_5),
        .I5(storage_data2[0]),
        .O(\gfwd_rev.storage_data2[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gfwd_rev.storage_data2[1]_i_1 
       (.I0(next_channel14_out),
        .I1(s_axis_tready_arb_rs_in),
        .I2(Q_reg_2),
        .I3(storage_data2[1]),
        .O(\gfwd_rev.storage_data2[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_rev.storage_data2_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.storage_data2[0]_i_1_n_0 ),
        .Q(storage_data2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_rev.storage_data2_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.storage_data2[1]_i_1_n_0 ),
        .Q(storage_data2[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h10FF)) 
    ram_reg_0_1_0_3_i_1__0
       (.I0(\gpfs.prog_full_i_reg_1 ),
        .I1(\gpfs.prog_full_i_reg_0 ),
        .I2(Q),
        .I3(mem_init_done_reg),
        .O(Q_reg));
  LUT6 #(
    .INIT(64'hA808AAAA02A20000)) 
    ram_reg_0_1_0_3_i_3
       (.I0(mem_init_done_reg),
        .I1(Q_reg_3),
        .I2(ADDRC),
        .I3(Q_reg_4),
        .I4(ram_reg_0_1_0_3_i_8_n_0),
        .I5(DOA),
        .O(DIA));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_3_i_6
       (.I0(ADDRC),
        .I1(mem_init_done_reg),
        .I2(reset_addr),
        .O(ADDRD));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_0_1_0_3_i_8
       (.I0(Q),
        .I1(\gpfs.prog_full_i_reg_0 ),
        .I2(\gpfs.prog_full_i_reg_1 ),
        .O(ram_reg_0_1_0_3_i_8_n_0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized0
   (p_0_out,
    E,
    \gfwd_mode.m_valid_i_reg_0 ,
    \tstart_reg_reg[1] ,
    Q,
    \tstart_reg_reg[0] ,
    SR,
    D,
    \arb_granularity_reg[0] ,
    \gfwd_mode.storage_data1_reg[9]_0 ,
    \end_of_txn_reg[1] ,
    \end_of_txn_reg[0] ,
    \tid_r_reg[0] ,
    \gfwd_mode.m_valid_i_reg_1 ,
    aclk,
    s_axis_tready_i,
    \gfwd_mode.areset_d1_reg ,
    tstart_reg,
    s_axis_tvalid,
    \wr_rst_reg_reg[15] ,
    tid_r,
    \arb_granularity_reg[6] ,
    payload_s2mm_awg1,
    \arb_granularity_reg[0]_0 ,
    p_0_in,
    end_of_txn1,
    \s_axis_tid[0] );
  output p_0_out;
  output [0:0]E;
  output \gfwd_mode.m_valid_i_reg_0 ;
  output \tstart_reg_reg[1] ;
  output [39:0]Q;
  output \tstart_reg_reg[0] ;
  output [0:0]SR;
  output [1:0]D;
  output [0:0]\arb_granularity_reg[0] ;
  output [0:0]\gfwd_mode.storage_data1_reg[9]_0 ;
  output \end_of_txn_reg[1] ;
  output \end_of_txn_reg[0] ;
  output \tid_r_reg[0] ;
  output \gfwd_mode.m_valid_i_reg_1 ;
  input aclk;
  input s_axis_tready_i;
  input \gfwd_mode.areset_d1_reg ;
  input [1:0]tstart_reg;
  input s_axis_tvalid;
  input [0:0]\wr_rst_reg_reg[15] ;
  input tid_r;
  input [0:0]\arb_granularity_reg[6] ;
  input [0:0]payload_s2mm_awg1;
  input \arb_granularity_reg[0]_0 ;
  input p_0_in;
  input end_of_txn1;
  input [39:0]\s_axis_tid[0] ;

  wire [1:0]D;
  wire [0:0]E;
  wire [39:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire [0:0]\arb_granularity_reg[0] ;
  wire \arb_granularity_reg[0]_0 ;
  wire [0:0]\arb_granularity_reg[6] ;
  wire end_of_txn1;
  wire \end_of_txn_reg[0] ;
  wire \end_of_txn_reg[1] ;
  wire \gfwd_mode.areset_d1_reg ;
  wire \gfwd_mode.m_valid_i_i_1_n_0 ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_1 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[9]_0 ;
  wire p_0_in;
  wire p_0_out;
  wire p_0_out_0;
  wire [0:0]payload_s2mm_awg1;
  wire [39:0]\s_axis_tid[0] ;
  wire s_axis_tready_i;
  wire s_axis_tvalid;
  wire tid_r;
  wire \tid_r_reg[0] ;
  wire [1:0]tstart_reg;
  wire \tstart_reg_reg[0] ;
  wire \tstart_reg_reg[1] ;
  wire [0:0]\wr_rst_reg_reg[15] ;

  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \arb_granularity[6]_i_1 
       (.I0(\wr_rst_reg_reg[15] ),
        .I1(s_axis_tready_i),
        .I2(p_0_out),
        .O(SR));
  LUT3 #(
    .INIT(8'h04)) 
    \arb_granularity[6]_i_2 
       (.I0(p_0_out),
        .I1(s_axis_tready_i),
        .I2(\arb_granularity_reg[6] ),
        .O(\arb_granularity_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h00000CEE)) 
    \end_of_txn[0]_i_1 
       (.I0(payload_s2mm_awg1),
        .I1(end_of_txn1),
        .I2(p_0_out),
        .I3(s_axis_tready_i),
        .I4(\wr_rst_reg_reg[15] ),
        .O(\end_of_txn_reg[0] ));
  LUT6 #(
    .INIT(64'hBFA0BFBFA0A0A0A0)) 
    \end_of_txn[1]_i_1 
       (.I0(p_0_out),
        .I1(payload_s2mm_awg1),
        .I2(s_axis_tready_i),
        .I3(\arb_granularity_reg[0]_0 ),
        .I4(\arb_granularity_reg[6] ),
        .I5(p_0_in),
        .O(\end_of_txn_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \gfwd_mode.m_valid_i_i_1 
       (.I0(p_0_out),
        .I1(s_axis_tready_i),
        .I2(s_axis_tvalid),
        .I3(\gfwd_mode.areset_d1_reg ),
        .O(\gfwd_mode.m_valid_i_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    \gfwd_mode.m_valid_i_i_1__0 
       (.I0(s_axis_tready_i),
        .I1(p_0_out),
        .I2(payload_s2mm_awg1),
        .I3(\gfwd_mode.areset_d1_reg ),
        .O(\gfwd_mode.m_valid_i_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \gfwd_mode.m_valid_i_i_1__1 
       (.I0(p_0_out),
        .I1(s_axis_tready_i),
        .I2(\gfwd_mode.areset_d1_reg ),
        .O(\gfwd_mode.m_valid_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_i_1_n_0 ),
        .Q(p_0_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \gfwd_mode.storage_data1[32]_i_1__0 
       (.I0(s_axis_tready_i),
        .I1(p_0_out),
        .I2(\gfwd_mode.areset_d1_reg ),
        .O(E));
  LUT4 #(
    .INIT(16'h00A2)) 
    \gfwd_mode.storage_data1[39]_i_1 
       (.I0(s_axis_tvalid),
        .I1(p_0_out),
        .I2(s_axis_tready_i),
        .I3(\gfwd_mode.areset_d1_reg ),
        .O(p_0_out_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gfwd_mode.storage_data1[7]_i_1 
       (.I0(tstart_reg[1]),
        .I1(Q[0]),
        .I2(tstart_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    \gfwd_mode.storage_data1[9]_i_1 
       (.I0(payload_s2mm_awg1),
        .I1(p_0_out),
        .I2(s_axis_tready_i),
        .I3(\gfwd_mode.areset_d1_reg ),
        .O(\gfwd_mode.storage_data1_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gfwd_mode.storage_data1[9]_i_2 
       (.I0(tid_r),
        .I1(Q[0]),
        .O(D[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[34] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[35] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[36] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[37] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[38] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[39] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [9]),
        .Q(Q[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \tid_r[0]_i_1 
       (.I0(Q[0]),
        .I1(p_0_out),
        .I2(s_axis_tready_i),
        .I3(tid_r),
        .O(\tid_r_reg[0] ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \tstart_reg[0]_i_1 
       (.I0(Q[33]),
        .I1(s_axis_tready_i),
        .I2(p_0_out),
        .I3(Q[0]),
        .I4(tstart_reg[0]),
        .O(\tstart_reg_reg[0] ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \tstart_reg[1]_i_1 
       (.I0(Q[33]),
        .I1(s_axis_tready_i),
        .I2(p_0_out),
        .I3(Q[0]),
        .I4(tstart_reg[1]),
        .O(\tstart_reg_reg[1] ));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1
   (\gfwd_mode.m_valid_i_reg_0 ,
    E,
    s_axis_tready,
    \gfwd_mode.storage_data1_reg[9]_0 ,
    Q,
    aclk,
    \gno_bkp_on_tready.s_axis_tready_i_reg ,
    s_axis_tready_i,
    p_0_out,
    \end_of_txn_reg[0] ,
    D);
  output \gfwd_mode.m_valid_i_reg_0 ;
  output [0:0]E;
  output s_axis_tready;
  output [9:0]\gfwd_mode.storage_data1_reg[9]_0 ;
  input [0:0]Q;
  input aclk;
  input \gno_bkp_on_tready.s_axis_tready_i_reg ;
  input s_axis_tready_i;
  input p_0_out;
  input [0:0]\end_of_txn_reg[0] ;
  input [9:0]D;

  wire [9:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]\end_of_txn_reg[0] ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [9:0]\gfwd_mode.storage_data1_reg[9]_0 ;
  wire \gno_bkp_on_tready.s_axis_tready_i_reg ;
  wire p_0_out;
  wire s_axis_tready;
  wire s_axis_tready_i;
  wire valid_s2mm_awg2;

  FDRE #(
    .INIT(1'b1)) 
    \gfwd_mode.areset_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\gfwd_mode.m_valid_i_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .Q(valid_s2mm_awg2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[9]_i_1__0 
       (.I0(valid_s2mm_awg2),
        .I1(\gfwd_mode.m_valid_i_reg_0 ),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(\end_of_txn_reg[0] ),
        .D(D[0]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(\end_of_txn_reg[0] ),
        .D(D[1]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(\end_of_txn_reg[0] ),
        .D(D[2]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(\end_of_txn_reg[0] ),
        .D(D[3]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(\end_of_txn_reg[0] ),
        .D(D[4]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(\end_of_txn_reg[0] ),
        .D(D[5]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(\end_of_txn_reg[0] ),
        .D(D[6]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(\end_of_txn_reg[0] ),
        .D(D[7]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(\end_of_txn_reg[0] ),
        .D(D[8]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(\end_of_txn_reg[0] ),
        .D(D[9]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h45)) 
    s_axis_tready_INST_0
       (.I0(\gfwd_mode.m_valid_i_reg_0 ),
        .I1(s_axis_tready_i),
        .I2(p_0_out),
        .O(s_axis_tready));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized10
   (ADDRA,
    E,
    DI,
    m_axi_awvalid_i,
    \greg_out.QSPO_reg[15] ,
    \gcc0.gc0.count_d1_reg[3] ,
    m_axi_awsize,
    D,
    aclk,
    Q,
    addr_ready_reg,
    areset_d1,
    out,
    \aw_addr_r_reg[31] );
  output [0:0]ADDRA;
  output [0:0]E;
  output [39:0]DI;
  output m_axi_awvalid_i;
  output \greg_out.QSPO_reg[15] ;
  output [0:0]\gcc0.gc0.count_d1_reg[3] ;
  output [0:0]m_axi_awsize;
  input [0:0]D;
  input aclk;
  input [7:0]Q;
  input [0:0]addr_ready_reg;
  input areset_d1;
  input out;
  input [31:0]\aw_addr_r_reg[31] ;

  wire [0:0]ADDRA;
  wire [0:0]D;
  wire [39:0]DI;
  wire [0:0]E;
  wire [7:0]Q;
  wire aclk;
  wire [0:0]addr_ready_reg;
  wire areset_d1;
  wire [31:0]\aw_addr_r_reg[31] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[3] ;
  wire \greg_out.QSPO_reg[15] ;
  wire [0:0]m_axi_awsize;
  wire m_axi_awvalid_i;
  wire out;

  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[3]_i_1__0 
       (.I0(m_axi_awvalid_i),
        .I1(out),
        .O(\gcc0.gc0.count_d1_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(E),
        .Q(m_axi_awvalid_i),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[3]_i_1__0 
       (.I0(addr_ready_reg),
        .I1(areset_d1),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(Q[5]),
        .Q(DI[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(Q[6]),
        .Q(DI[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(Q[7]),
        .Q(DI[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [0]),
        .Q(DI[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [1]),
        .Q(DI[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [2]),
        .Q(DI[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [3]),
        .Q(DI[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [4]),
        .Q(DI[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [5]),
        .Q(DI[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [6]),
        .Q(DI[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [7]),
        .Q(DI[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [8]),
        .Q(DI[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [9]),
        .Q(DI[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [10]),
        .Q(DI[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [11]),
        .Q(DI[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [12]),
        .Q(DI[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [13]),
        .Q(DI[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [14]),
        .Q(DI[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [15]),
        .Q(DI[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [16]),
        .Q(DI[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [17]),
        .Q(DI[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [18]),
        .Q(DI[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [19]),
        .Q(DI[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [20]),
        .Q(DI[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [21]),
        .Q(DI[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[35] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [22]),
        .Q(DI[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[36] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [23]),
        .Q(DI[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[37] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [24]),
        .Q(DI[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[38] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [25]),
        .Q(DI[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[39] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [26]),
        .Q(DI[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(1'b1),
        .Q(m_axi_awsize),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[40] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [27]),
        .Q(DI[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[41] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [28]),
        .Q(DI[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[42] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [29]),
        .Q(DI[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[43] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [30]),
        .Q(DI[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[44] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [31]),
        .Q(DI[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[45] 
       (.C(aclk),
        .CE(E),
        .D(D),
        .Q(ADDRA),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(Q[0]),
        .Q(DI[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(Q[1]),
        .Q(DI[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(Q[2]),
        .Q(DI[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(Q[3]),
        .Q(DI[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(Q[4]),
        .Q(DI[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \greg_out.QSPO[15]_i_1 
       (.I0(ADDRA),
        .O(\greg_out.QSPO_reg[15] ));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized11
   (m_axi_wvalid_i,
    D,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \gfwd_mode.storage_data1_reg[33]_0 ,
    \gfwd_mode.storage_data1_reg[33]_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    aclk,
    Q,
    mcdf_to_awgen_tvalid,
    addr_ready,
    areset_d1,
    ram_full_fb_i_reg,
    \gfwd_mode.m_valid_i_reg_0 ,
    \packet_cnt_reg[2] ,
    \gfwd_mode.storage_data1_reg[32]_0 );
  output m_axi_wvalid_i;
  output [0:0]D;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output \gfwd_mode.storage_data1_reg[33]_0 ;
  output \gfwd_mode.storage_data1_reg[33]_1 ;
  output [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input aclk;
  input [6:0]Q;
  input mcdf_to_awgen_tvalid;
  input addr_ready;
  input areset_d1;
  input ram_full_fb_i_reg;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input [2:0]\packet_cnt_reg[2] ;
  input [31:0]\gfwd_mode.storage_data1_reg[32]_0 ;

  wire [0:0]D;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [6:0]Q;
  wire aclk;
  wire addr_ready;
  wire areset_d1;
  wire \gfwd_mode.m_valid_i_i_4_n_0 ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.storage_data1[33]_i_1__0_n_0 ;
  wire [31:0]\gfwd_mode.storage_data1_reg[32]_0 ;
  wire \gfwd_mode.storage_data1_reg[33]_0 ;
  wire \gfwd_mode.storage_data1_reg[33]_1 ;
  wire m_axi_wvalid_i;
  wire mcdf_to_awgen_tvalid;
  wire [2:0]\packet_cnt_reg[2] ;
  wire ram_full_fb_i_reg;

  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3 
       (.I0(m_axi_wvalid_i),
        .I1(ram_full_fb_i_reg),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ));
  LUT5 #(
    .INIT(32'hA8A8A8AA)) 
    \gfwd_mode.m_valid_i_i_1__4 
       (.I0(addr_ready),
        .I1(\gfwd_mode.m_valid_i_reg_0 ),
        .I2(\gfwd_mode.storage_data1_reg[33]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[33]_1 ),
        .I4(\gfwd_mode.m_valid_i_i_4_n_0 ),
        .O(D));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gfwd_mode.m_valid_i_i_3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\gfwd_mode.storage_data1_reg[33]_1 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \gfwd_mode.m_valid_i_i_4 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .O(\gfwd_mode.m_valid_i_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .Q(m_axi_wvalid_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00E0)) 
    \gfwd_mode.storage_data1[33]_i_1__0 
       (.I0(mcdf_to_awgen_tvalid),
        .I1(D),
        .I2(addr_ready),
        .I3(areset_d1),
        .O(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gfwd_mode.storage_data1[5]_i_2 
       (.I0(\packet_cnt_reg[2] [2]),
        .I1(\packet_cnt_reg[2] [1]),
        .I2(\packet_cnt_reg[2] [0]),
        .O(\gfwd_mode.storage_data1_reg[33]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [9]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [10]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [11]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [12]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [13]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [14]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [15]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [16]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [17]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [18]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [19]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [20]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [21]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [22]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [23]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [24]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [25]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [26]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [27]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [28]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [29]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [30]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [31]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(D),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized12
   (m_axis_tvalid_wr_in_i,
    E,
    m_axi_rready,
    Q,
    aclk,
    out,
    areset_d1,
    \gfwd_mode.m_valid_i_reg_0 ,
    m_axis_tready,
    m_axi_rvalid,
    empty_fwft_i_reg,
    m_axi_rdata);
  output m_axis_tvalid_wr_in_i;
  output [0:0]E;
  output m_axi_rready;
  output [31:0]Q;
  input aclk;
  input out;
  input areset_d1;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input m_axis_tready;
  input m_axi_rvalid;
  input [0:0]empty_fwft_i_reg;
  input [31:0]m_axi_rdata;

  wire [0:0]E;
  wire [31:0]Q;
  wire aclk;
  wire areset_d1;
  wire [0:0]empty_fwft_i_reg;
  wire \gfwd_mode.m_valid_i_i_1__7_n_0 ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire m_axis_tready;
  wire m_axis_tvalid_wr_in_i;
  wire out;

  LUT6 #(
    .INIT(64'h00000000FFFF88A8)) 
    \gfwd_mode.m_valid_i_i_1__7 
       (.I0(m_axis_tvalid_wr_in_i),
        .I1(out),
        .I2(\gfwd_mode.m_valid_i_reg_0 ),
        .I3(m_axis_tready),
        .I4(m_axi_rvalid),
        .I5(areset_d1),
        .O(\gfwd_mode.m_valid_i_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_i_1__7_n_0 ),
        .Q(m_axis_tvalid_wr_in_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h02020002)) 
    \gfwd_mode.storage_data1[31]_i_1 
       (.I0(m_axis_tvalid_wr_in_i),
        .I1(out),
        .I2(areset_d1),
        .I3(\gfwd_mode.m_valid_i_reg_0 ),
        .I4(m_axis_tready),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[9]),
        .Q(Q[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h005500DF)) 
    m_axi_rready_INST_0
       (.I0(m_axis_tvalid_wr_in_i),
        .I1(m_axis_tready),
        .I2(\gfwd_mode.m_valid_i_reg_0 ),
        .I3(areset_d1),
        .I4(out),
        .O(m_axi_rready));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized13
   (m_axis_tvalid,
    we_mm2s_valid,
    Q_reg,
    \gfwd_mode.storage_data1_reg[34]_0 ,
    curr_state_reg,
    D,
    mm2s_to_tdf_tvalid,
    \gpregsm1.curr_fwft_state_reg[1] ,
    \gpregsm1.curr_fwft_state_reg[1]_0 ,
    next_state,
    \gfwd_mode.storage_data1_reg[31]_0 ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.m_valid_i_reg_0 ,
    aclk,
    m_axis_tready,
    mem_init_done,
    \goreg_bm.dout_i_reg[12] ,
    Q,
    curr_state_reg_0,
    \goreg_bm.dout_i_reg[9] ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \goreg_bm.dout_i_reg[6] ,
    \goreg_bm.dout_i_reg[7] ,
    \goreg_bm.dout_i_reg[8] ,
    \tlen_cntr_reg_reg[2] ,
    \goreg_bm.dout_i_reg[9]_0 ,
    \tlen_cntr_reg_reg[3] ,
    \goreg_bm.dout_i_reg[10] ,
    \tlen_cntr_reg_reg[5] ,
    areset_d1,
    out,
    m_axis_tvalid_wr_in_i,
    m_axi_rvalid,
    sdp_rd_addr_in_i,
    E,
    \goreg_bm.dout_i_reg[14] );
  output m_axis_tvalid;
  output we_mm2s_valid;
  output [40:0]Q_reg;
  output \gfwd_mode.storage_data1_reg[34]_0 ;
  output curr_state_reg;
  output [6:0]D;
  output mm2s_to_tdf_tvalid;
  output \gpregsm1.curr_fwft_state_reg[1] ;
  output \gpregsm1.curr_fwft_state_reg[1]_0 ;
  output next_state;
  output [0:0]\gfwd_mode.storage_data1_reg[31]_0 ;
  output \gfwd_mode.storage_data1_reg[0]_0 ;
  output \gfwd_mode.m_valid_i_reg_0 ;
  input aclk;
  input m_axis_tready;
  input mem_init_done;
  input [8:0]\goreg_bm.dout_i_reg[12] ;
  input [6:0]Q;
  input curr_state_reg_0;
  input \goreg_bm.dout_i_reg[9] ;
  input \goreg_bm.dout_i_reg[12]_0 ;
  input \goreg_bm.dout_i_reg[6] ;
  input \goreg_bm.dout_i_reg[7] ;
  input \goreg_bm.dout_i_reg[8] ;
  input \tlen_cntr_reg_reg[2] ;
  input \goreg_bm.dout_i_reg[9]_0 ;
  input \tlen_cntr_reg_reg[3] ;
  input \goreg_bm.dout_i_reg[10] ;
  input \tlen_cntr_reg_reg[5] ;
  input areset_d1;
  input out;
  input m_axis_tvalid_wr_in_i;
  input m_axi_rvalid;
  input sdp_rd_addr_in_i;
  input [0:0]E;
  input [38:0]\goreg_bm.dout_i_reg[14] ;

  wire [6:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire [40:0]Q_reg;
  wire aclk;
  wire areset_d1;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire \gfwd_mode.m_valid_i_i_1__8_n_0 ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.storage_data1[35]_i_3_n_0 ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[31]_0 ;
  wire \gfwd_mode.storage_data1_reg[34]_0 ;
  wire \goreg_bm.dout_i_reg[10] ;
  wire [8:0]\goreg_bm.dout_i_reg[12] ;
  wire \goreg_bm.dout_i_reg[12]_0 ;
  wire [38:0]\goreg_bm.dout_i_reg[14] ;
  wire \goreg_bm.dout_i_reg[6] ;
  wire \goreg_bm.dout_i_reg[7] ;
  wire \goreg_bm.dout_i_reg[8] ;
  wire \goreg_bm.dout_i_reg[9] ;
  wire \goreg_bm.dout_i_reg[9]_0 ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire \gpregsm1.curr_fwft_state_reg[1]_0 ;
  wire m_axi_rvalid;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire m_axis_tvalid_wr_in_i;
  wire mem_init_done;
  wire mm2s_to_tdf_tvalid;
  wire next_state;
  wire out;
  wire [34:34]s_axis_payload_wr_out_i;
  wire sdp_rd_addr_in_i;
  wire \tlen_cntr_reg[6]_i_3_n_0 ;
  wire \tlen_cntr_reg[6]_i_4_n_0 ;
  wire \tlen_cntr_reg_reg[2] ;
  wire \tlen_cntr_reg_reg[3] ;
  wire \tlen_cntr_reg_reg[5] ;
  wire we_mm2s_valid;

  LUT6 #(
    .INIT(64'hFF44FA44FF44FF44)) 
    curr_state_i_1__0
       (.I0(curr_state_reg),
        .I1(\goreg_bm.dout_i_reg[9] ),
        .I2(Q[0]),
        .I3(curr_state_reg_0),
        .I4(\tlen_cntr_reg_reg[5] ),
        .I5(Q[1]),
        .O(next_state));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \gfwd_mode.m_valid_i_i_1__2 
       (.I0(m_axis_tvalid),
        .I1(m_axis_tready),
        .I2(areset_d1),
        .O(\gfwd_mode.m_valid_i_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h000044F4)) 
    \gfwd_mode.m_valid_i_i_1__8 
       (.I0(m_axis_tready),
        .I1(m_axis_tvalid),
        .I2(m_axis_tvalid_wr_in_i),
        .I3(out),
        .I4(areset_d1),
        .O(\gfwd_mode.m_valid_i_i_1__8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_i_1__8_n_0 ),
        .Q(m_axis_tvalid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \gfwd_mode.storage_data1[0]_i_1 
       (.I0(Q_reg[36]),
        .I1(m_axis_tready),
        .I2(m_axis_tvalid),
        .I3(areset_d1),
        .I4(sdp_rd_addr_in_i),
        .O(\gfwd_mode.storage_data1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h1101333300000000)) 
    \gfwd_mode.storage_data1[31]_i_1__0 
       (.I0(out),
        .I1(areset_d1),
        .I2(m_axis_tvalid),
        .I3(m_axis_tready),
        .I4(m_axis_tvalid_wr_in_i),
        .I5(m_axi_rvalid),
        .O(\gfwd_mode.storage_data1_reg[31]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gfwd_mode.storage_data1[34]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[34]_0 ),
        .I1(\goreg_bm.dout_i_reg[12] [1]),
        .O(s_axis_payload_wr_out_i));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEAFFFF)) 
    \gfwd_mode.storage_data1[35]_i_2 
       (.I0(curr_state_reg),
        .I1(Q[0]),
        .I2(curr_state_reg_0),
        .I3(\goreg_bm.dout_i_reg[9] ),
        .I4(\goreg_bm.dout_i_reg[12] [0]),
        .I5(\gfwd_mode.storage_data1[35]_i_3_n_0 ),
        .O(\gfwd_mode.storage_data1_reg[34]_0 ));
  LUT4 #(
    .INIT(16'hFD00)) 
    \gfwd_mode.storage_data1[35]_i_3 
       (.I0(Q[1]),
        .I1(\tlen_cntr_reg[6]_i_4_n_0 ),
        .I2(Q[6]),
        .I3(curr_state_reg_0),
        .O(\gfwd_mode.storage_data1[35]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hFFF4FFFF)) 
    \gfwd_mode.storage_data1[39]_i_2 
       (.I0(m_axis_tready),
        .I1(m_axis_tvalid),
        .I2(areset_d1),
        .I3(out),
        .I4(m_axis_tvalid_wr_in_i),
        .O(curr_state_reg));
  LUT4 #(
    .INIT(16'h0400)) 
    \gfwd_mode.storage_data1[39]_i_4 
       (.I0(Q[0]),
        .I1(curr_state_reg_0),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(\gpregsm1.curr_fwft_state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \gfwd_mode.storage_data1[39]_i_5 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(\gpregsm1.curr_fwft_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [0]),
        .Q(Q_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [10]),
        .Q(Q_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [11]),
        .Q(Q_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [12]),
        .Q(Q_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [13]),
        .Q(Q_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [14]),
        .Q(Q_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [15]),
        .Q(Q_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [16]),
        .Q(Q_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [17]),
        .Q(Q_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [18]),
        .Q(Q_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [19]),
        .Q(Q_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [1]),
        .Q(Q_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [20]),
        .Q(Q_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [21]),
        .Q(Q_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [22]),
        .Q(Q_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [23]),
        .Q(Q_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [24]),
        .Q(Q_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [25]),
        .Q(Q_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [26]),
        .Q(Q_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [27]),
        .Q(Q_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [28]),
        .Q(Q_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [29]),
        .Q(Q_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [2]),
        .Q(Q_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [30]),
        .Q(Q_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [31]),
        .Q(Q_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(1'b1),
        .Q(Q_reg[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [32]),
        .Q(Q_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(s_axis_payload_wr_out_i),
        .Q(Q_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[35] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [33]),
        .Q(Q_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[36] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [34]),
        .Q(Q_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[37] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [35]),
        .Q(Q_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[38] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [36]),
        .Q(Q_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[39] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [37]),
        .Q(Q_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [3]),
        .Q(Q_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[40] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [38]),
        .Q(Q_reg[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [4]),
        .Q(Q_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [5]),
        .Q(Q_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [6]),
        .Q(Q_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [7]),
        .Q(Q_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [8]),
        .Q(Q_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [9]),
        .Q(Q_reg[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000F888)) 
    \goreg_bm.dout_i[14]_i_2 
       (.I0(\goreg_bm.dout_i_reg[12]_0 ),
        .I1(\goreg_bm.dout_i_reg[6] ),
        .I2(\gpregsm1.curr_fwft_state_reg[1] ),
        .I3(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .I4(curr_state_reg),
        .O(mm2s_to_tdf_tvalid));
  LUT4 #(
    .INIT(16'h80FF)) 
    ram_reg_0_1_0_3_i_1
       (.I0(m_axis_tvalid),
        .I1(Q_reg[40]),
        .I2(m_axis_tready),
        .I3(mem_init_done),
        .O(we_mm2s_valid));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h909F)) 
    \tlen_cntr_reg[0]_i_1 
       (.I0(Q[0]),
        .I1(curr_state_reg),
        .I2(curr_state_reg_0),
        .I3(\goreg_bm.dout_i_reg[12] [2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h8882DDD7DDD78882)) 
    \tlen_cntr_reg[1]_i_1 
       (.I0(curr_state_reg_0),
        .I1(Q[1]),
        .I2(curr_state_reg),
        .I3(Q[0]),
        .I4(\goreg_bm.dout_i_reg[12] [3]),
        .I5(\goreg_bm.dout_i_reg[12] [2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h84B7B784B784B784)) 
    \tlen_cntr_reg[2]_i_1 
       (.I0(\tlen_cntr_reg[6]_i_3_n_0 ),
        .I1(curr_state_reg_0),
        .I2(Q[2]),
        .I3(\goreg_bm.dout_i_reg[12] [4]),
        .I4(\goreg_bm.dout_i_reg[12] [3]),
        .I5(\goreg_bm.dout_i_reg[12] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF5A0A0F5D78282D7)) 
    \tlen_cntr_reg[3]_i_1 
       (.I0(curr_state_reg_0),
        .I1(\tlen_cntr_reg[6]_i_3_n_0 ),
        .I2(Q[3]),
        .I3(\goreg_bm.dout_i_reg[12] [5]),
        .I4(\goreg_bm.dout_i_reg[7] ),
        .I5(Q[2]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hF5A0A0F5D78282D7)) 
    \tlen_cntr_reg[4]_i_1 
       (.I0(curr_state_reg_0),
        .I1(\tlen_cntr_reg[6]_i_3_n_0 ),
        .I2(Q[4]),
        .I3(\goreg_bm.dout_i_reg[12] [6]),
        .I4(\goreg_bm.dout_i_reg[8] ),
        .I5(\tlen_cntr_reg_reg[2] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hF5A0A0F5D78282D7)) 
    \tlen_cntr_reg[5]_i_1 
       (.I0(curr_state_reg_0),
        .I1(\tlen_cntr_reg[6]_i_3_n_0 ),
        .I2(Q[5]),
        .I3(\goreg_bm.dout_i_reg[12] [7]),
        .I4(\goreg_bm.dout_i_reg[9]_0 ),
        .I5(\tlen_cntr_reg_reg[3] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hEDEDED21212121ED)) 
    \tlen_cntr_reg[6]_i_1 
       (.I0(\goreg_bm.dout_i_reg[10] ),
        .I1(curr_state_reg_0),
        .I2(\goreg_bm.dout_i_reg[12] [8]),
        .I3(\tlen_cntr_reg[6]_i_3_n_0 ),
        .I4(\tlen_cntr_reg[6]_i_4_n_0 ),
        .I5(Q[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \tlen_cntr_reg[6]_i_3 
       (.I0(Q[0]),
        .I1(curr_state_reg),
        .I2(Q[1]),
        .O(\tlen_cntr_reg[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tlen_cntr_reg[6]_i_4 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[5]),
        .O(\tlen_cntr_reg[6]_i_4_n_0 ));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1_154
   (\gfwd_mode.storage_data1_reg[33] ,
    \tdest_r_reg[0] ,
    PAYLOAD_S2MM,
    \tuser_r_reg[0] ,
    E,
    aclk,
    \gfwd_mode.storage_data1_reg[65] ,
    mcdf_to_awgen_tvalid,
    awgen_to_mctf_tvalid,
    D,
    \gfwd_mode.storage_data1_reg[9]_0 );
  output \gfwd_mode.storage_data1_reg[33] ;
  output \tdest_r_reg[0] ;
  output [5:0]PAYLOAD_S2MM;
  output \tuser_r_reg[0] ;
  input [0:0]E;
  input aclk;
  input [0:0]\gfwd_mode.storage_data1_reg[65] ;
  input mcdf_to_awgen_tvalid;
  input awgen_to_mctf_tvalid;
  input [1:0]D;
  input [9:0]\gfwd_mode.storage_data1_reg[9]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [5:0]PAYLOAD_S2MM;
  wire aclk;
  wire awgen_to_mctf_tvalid;
  wire \gfwd_mode.storage_data1_reg[33] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[65] ;
  wire [9:0]\gfwd_mode.storage_data1_reg[9]_0 ;
  wire mcdf_to_awgen_tvalid;
  wire [9:0]s2mm_to_awgen_payload;
  wire s2mm_to_awgen_tvalid;
  wire \tdest_r_reg[0] ;
  wire \tuser_r_reg[0] ;

  LUT4 #(
    .INIT(16'hAAA8)) 
    \gfwd_mode.m_valid_i_i_2 
       (.I0(s2mm_to_awgen_tvalid),
        .I1(s2mm_to_awgen_payload[9]),
        .I2(\gfwd_mode.storage_data1_reg[65] ),
        .I3(s2mm_to_awgen_payload[8]),
        .O(\gfwd_mode.storage_data1_reg[33] ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(E),
        .Q(s2mm_to_awgen_tvalid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [0]),
        .Q(s2mm_to_awgen_payload[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [1]),
        .Q(PAYLOAD_S2MM[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [2]),
        .Q(PAYLOAD_S2MM[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [3]),
        .Q(PAYLOAD_S2MM[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [4]),
        .Q(PAYLOAD_S2MM[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [5]),
        .Q(s2mm_to_awgen_payload[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [6]),
        .Q(PAYLOAD_S2MM[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [7]),
        .Q(PAYLOAD_S2MM[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [8]),
        .Q(s2mm_to_awgen_payload[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [9]),
        .Q(s2mm_to_awgen_payload[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \tdest_r[0]_i_1 
       (.I0(s2mm_to_awgen_payload[0]),
        .I1(mcdf_to_awgen_tvalid),
        .I2(awgen_to_mctf_tvalid),
        .I3(PAYLOAD_S2MM[5]),
        .I4(D[1]),
        .O(\tdest_r_reg[0] ));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \tuser_r[0]_i_1 
       (.I0(s2mm_to_awgen_payload[5]),
        .I1(mcdf_to_awgen_tvalid),
        .I2(awgen_to_mctf_tvalid),
        .I3(PAYLOAD_S2MM[5]),
        .I4(D[0]),
        .O(\tuser_r_reg[0] ));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2
   (s_axis_tvalid_wr_in_i,
    E,
    we_int,
    D,
    D_0,
    Q,
    \gfwd_mode.m_valid_i_reg_0 ,
    aclk,
    areset_d1,
    ram_init_done_i_reg_rep,
    O,
    CO,
    sdpo_int,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    \gno_bkp_on_tready.s_axis_tready_i_reg ,
    \gfwd_mode.storage_data1_reg[32]_0 );
  output s_axis_tvalid_wr_in_i;
  output [0:0]E;
  output we_int;
  output [1:0]D;
  output [11:0]D_0;
  output [31:0]Q;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input aclk;
  input areset_d1;
  input ram_init_done_i_reg_rep;
  input [3:0]O;
  input [0:0]CO;
  input [11:0]sdpo_int;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [2:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input [0:0]\gno_bkp_on_tready.s_axis_tready_i_reg ;
  input [32:0]\gfwd_mode.storage_data1_reg[32]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [11:0]D_0;
  wire [0:0]E;
  wire [3:0]O;
  wire [31:0]Q;
  wire aclk;
  wire areset_d1;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [2:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [32:0]\gfwd_mode.storage_data1_reg[32]_0 ;
  wire [0:0]\gno_bkp_on_tready.s_axis_tready_i_reg ;
  wire ram_init_done_i_reg_rep;
  wire s_axis_tvalid_wr_in_i;
  wire [11:0]sdpo_int;
  wire we_int;

  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_0 ),
        .Q(s_axis_tvalid_wr_in_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[66]_i_1 
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(areset_d1),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [10]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [11]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [12]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [13]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [14]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [15]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [16]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [17]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [18]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [19]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [1]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [20]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [21]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [22]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [23]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [24]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [25]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [26]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [27]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [28]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [29]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [2]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [30]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [31]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [32]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [3]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [4]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [5]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [6]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [7]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [8]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [9]),
        .Q(Q[8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[0]_i_1 
       (.I0(O[0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[0]),
        .O(D_0[0]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[10]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[9]),
        .O(D_0[9]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[11]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[10]),
        .O(D_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[12]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_2 ),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[11]),
        .O(D_0[11]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[1]_i_1 
       (.I0(O[1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[1]),
        .O(D_0[1]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[2]_i_1 
       (.I0(O[2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[2]),
        .O(D_0[2]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[3]_i_1 
       (.I0(O[3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[3]),
        .O(D_0[3]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[4]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[4]),
        .O(D_0[4]));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \gin_reg.wr_pntr_pf_dly[5]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[5]),
        .O(D_0[5]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[6]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[6]),
        .O(D_0[6]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[7]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[7]),
        .O(D_0[7]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[8]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[8]),
        .O(D_0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \greg_out.QSPO[24]_i_1 
       (.I0(D[0]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_5_i_1__7
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(ram_init_done_i_reg_rep),
        .O(we_int));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2_166
   (Q,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.storage_data1_reg[32]_0 ,
    aclk);
  output [31:0]Q;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input [31:0]\gfwd_mode.storage_data1_reg[32]_0 ;
  input aclk;

  wire [31:0]Q;
  wire aclk;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire [31:0]\gfwd_mode.storage_data1_reg[32]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized3
   (addr_rollover_r_reg,
    \aw_len_i_reg[7] ,
    \gfwd_mode.storage_data1_reg[1]_0 ,
    \packet_cnt_reg[0] ,
    addr_rollover_r_reg_0,
    E,
    aclk,
    awgen_to_mctf_tvalid,
    areset_d1,
    PAYLOAD_S2MM,
    CO,
    D);
  output addr_rollover_r_reg;
  output [0:0]\aw_len_i_reg[7] ;
  output [0:0]\gfwd_mode.storage_data1_reg[1]_0 ;
  output [0:0]\packet_cnt_reg[0] ;
  output [66:0]addr_rollover_r_reg_0;
  input [0:0]E;
  input aclk;
  input awgen_to_mctf_tvalid;
  input areset_d1;
  input [0:0]PAYLOAD_S2MM;
  input [0:0]CO;
  input [65:0]D;

  wire [0:0]CO;
  wire [65:0]D;
  wire [0:0]E;
  wire [0:0]PAYLOAD_S2MM;
  wire aclk;
  wire addr_rollover_r_reg;
  wire [66:0]addr_rollover_r_reg_0;
  wire areset_d1;
  wire [0:0]\aw_len_i_reg[7] ;
  wire awgen_to_mctf_tvalid;
  wire [0:0]\gfwd_mode.storage_data1_reg[1]_0 ;
  wire [0:0]\packet_cnt_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \aw_len_i[7]_i_1 
       (.I0(addr_rollover_r_reg),
        .I1(awgen_to_mctf_tvalid),
        .O(\aw_len_i_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(E),
        .Q(addr_rollover_r_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[32]_i_1 
       (.I0(addr_rollover_r_reg),
        .I1(areset_d1),
        .O(\gfwd_mode.storage_data1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(addr_rollover_r_reg_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(D[10]),
        .Q(addr_rollover_r_reg_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(D[11]),
        .Q(addr_rollover_r_reg_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(D[12]),
        .Q(addr_rollover_r_reg_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(D[13]),
        .Q(addr_rollover_r_reg_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(D[14]),
        .Q(addr_rollover_r_reg_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(D[15]),
        .Q(addr_rollover_r_reg_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(D[16]),
        .Q(addr_rollover_r_reg_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(D[17]),
        .Q(addr_rollover_r_reg_0[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(D[18]),
        .Q(addr_rollover_r_reg_0[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(D[19]),
        .Q(addr_rollover_r_reg_0[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(addr_rollover_r_reg_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(D[20]),
        .Q(addr_rollover_r_reg_0[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(D[21]),
        .Q(addr_rollover_r_reg_0[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(D[22]),
        .Q(addr_rollover_r_reg_0[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(D[23]),
        .Q(addr_rollover_r_reg_0[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(D[24]),
        .Q(addr_rollover_r_reg_0[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(D[25]),
        .Q(addr_rollover_r_reg_0[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(D[26]),
        .Q(addr_rollover_r_reg_0[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(D[27]),
        .Q(addr_rollover_r_reg_0[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(D[28]),
        .Q(addr_rollover_r_reg_0[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(D[29]),
        .Q(addr_rollover_r_reg_0[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(addr_rollover_r_reg_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(D[30]),
        .Q(addr_rollover_r_reg_0[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(D[31]),
        .Q(addr_rollover_r_reg_0[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(D[32]),
        .Q(addr_rollover_r_reg_0[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(D[33]),
        .Q(addr_rollover_r_reg_0[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(D[34]),
        .Q(addr_rollover_r_reg_0[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[35] 
       (.C(aclk),
        .CE(E),
        .D(D[35]),
        .Q(addr_rollover_r_reg_0[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[36] 
       (.C(aclk),
        .CE(E),
        .D(D[36]),
        .Q(addr_rollover_r_reg_0[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[37] 
       (.C(aclk),
        .CE(E),
        .D(D[37]),
        .Q(addr_rollover_r_reg_0[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[38] 
       (.C(aclk),
        .CE(E),
        .D(D[38]),
        .Q(addr_rollover_r_reg_0[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[39] 
       (.C(aclk),
        .CE(E),
        .D(D[39]),
        .Q(addr_rollover_r_reg_0[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(addr_rollover_r_reg_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[40] 
       (.C(aclk),
        .CE(E),
        .D(D[40]),
        .Q(addr_rollover_r_reg_0[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[41] 
       (.C(aclk),
        .CE(E),
        .D(D[41]),
        .Q(addr_rollover_r_reg_0[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[42] 
       (.C(aclk),
        .CE(E),
        .D(D[42]),
        .Q(addr_rollover_r_reg_0[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[43] 
       (.C(aclk),
        .CE(E),
        .D(D[43]),
        .Q(addr_rollover_r_reg_0[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[44] 
       (.C(aclk),
        .CE(E),
        .D(D[44]),
        .Q(addr_rollover_r_reg_0[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[45] 
       (.C(aclk),
        .CE(E),
        .D(D[45]),
        .Q(addr_rollover_r_reg_0[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[46] 
       (.C(aclk),
        .CE(E),
        .D(D[46]),
        .Q(addr_rollover_r_reg_0[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[47] 
       (.C(aclk),
        .CE(E),
        .D(D[47]),
        .Q(addr_rollover_r_reg_0[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[48] 
       (.C(aclk),
        .CE(E),
        .D(D[48]),
        .Q(addr_rollover_r_reg_0[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[49] 
       (.C(aclk),
        .CE(E),
        .D(D[49]),
        .Q(addr_rollover_r_reg_0[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(addr_rollover_r_reg_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[50] 
       (.C(aclk),
        .CE(E),
        .D(D[50]),
        .Q(addr_rollover_r_reg_0[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[51] 
       (.C(aclk),
        .CE(E),
        .D(D[51]),
        .Q(addr_rollover_r_reg_0[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[52] 
       (.C(aclk),
        .CE(E),
        .D(D[52]),
        .Q(addr_rollover_r_reg_0[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[53] 
       (.C(aclk),
        .CE(E),
        .D(D[53]),
        .Q(addr_rollover_r_reg_0[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[54] 
       (.C(aclk),
        .CE(E),
        .D(D[54]),
        .Q(addr_rollover_r_reg_0[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[55] 
       (.C(aclk),
        .CE(E),
        .D(D[55]),
        .Q(addr_rollover_r_reg_0[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[56] 
       (.C(aclk),
        .CE(E),
        .D(D[56]),
        .Q(addr_rollover_r_reg_0[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[57] 
       (.C(aclk),
        .CE(E),
        .D(D[57]),
        .Q(addr_rollover_r_reg_0[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[58] 
       (.C(aclk),
        .CE(E),
        .D(D[58]),
        .Q(addr_rollover_r_reg_0[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[59] 
       (.C(aclk),
        .CE(E),
        .D(D[59]),
        .Q(addr_rollover_r_reg_0[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(addr_rollover_r_reg_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[60] 
       (.C(aclk),
        .CE(E),
        .D(D[60]),
        .Q(addr_rollover_r_reg_0[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[61] 
       (.C(aclk),
        .CE(E),
        .D(D[61]),
        .Q(addr_rollover_r_reg_0[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[62] 
       (.C(aclk),
        .CE(E),
        .D(D[62]),
        .Q(addr_rollover_r_reg_0[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[63] 
       (.C(aclk),
        .CE(E),
        .D(D[63]),
        .Q(addr_rollover_r_reg_0[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[64] 
       (.C(aclk),
        .CE(E),
        .D(D[64]),
        .Q(addr_rollover_r_reg_0[64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[65] 
       (.C(aclk),
        .CE(E),
        .D(D[65]),
        .Q(addr_rollover_r_reg_0[65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[66] 
       (.C(aclk),
        .CE(E),
        .D(CO),
        .Q(addr_rollover_r_reg_0[66]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(addr_rollover_r_reg_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(addr_rollover_r_reg_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(addr_rollover_r_reg_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(addr_rollover_r_reg_0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \packet_cnt[5]_i_2 
       (.I0(addr_rollover_r_reg),
        .I1(PAYLOAD_S2MM),
        .O(\packet_cnt_reg[0] ));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4
   (storage_data1,
    s_axis_tvalid_wr_in_i,
    E,
    we_int,
    \greg_out.QSPO_reg[15] ,
    \gfwd_rev.storage_data1_reg[0] ,
    aclk,
    areset_d1,
    argen_to_mctf_tvalid,
    ram_init_done_i);
  output [0:0]storage_data1;
  output s_axis_tvalid_wr_in_i;
  output [0:0]E;
  output we_int;
  output \greg_out.QSPO_reg[15] ;
  input \gfwd_rev.storage_data1_reg[0] ;
  input aclk;
  input areset_d1;
  input argen_to_mctf_tvalid;
  input ram_init_done_i;

  wire [0:0]E;
  wire aclk;
  wire areset_d1;
  wire argen_to_mctf_tvalid;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire \greg_out.QSPO_reg[15] ;
  wire ram_init_done_i;
  wire s_axis_tvalid_wr_in_i;
  wire [0:0]storage_data1;
  wire we_int;

  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(argen_to_mctf_tvalid),
        .Q(s_axis_tvalid_wr_in_i),
        .R(areset_d1));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[16]_i_1 
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(areset_d1),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.storage_data1_reg[0] ),
        .Q(storage_data1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \greg_out.QSPO[15]_i_1__0 
       (.I0(storage_data1),
        .O(\greg_out.QSPO_reg[15] ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_0_i_2__1
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(ram_init_done_i),
        .O(we_int));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_130
   (D,
    s_axis_tvalid_wr_in_i,
    we_int,
    WR_DATA,
    \gstage1.q_dly_reg[24] ,
    \gstage1.q_dly_reg[31] ,
    \gstage1.q_dly_reg[15] ,
    \gstage1.q_dly_reg[16] ,
    \gstage1.q_dly_reg[17] ,
    \gstage1.q_dly_reg[18] ,
    \gstage1.q_dly_reg[19] ,
    \gstage1.q_dly_reg[20] ,
    \gstage1.q_dly_reg[21] ,
    \gstage1.q_dly_reg[22] ,
    \gstage1.q_dly_reg[23] ,
    \gstage1.q_dly_reg[25] ,
    \gstage1.q_dly_reg[26] ,
    \gstage1.q_dly_reg[27] ,
    \gfwd_mode.storage_data1_reg[36] ,
    aclk,
    \gfwd_mode.m_valid_i_reg_0 ,
    ram_init_done_i_reg_rep,
    O,
    CO,
    sdpo_int,
    rom_rd_addr_int,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    \gfwd_mode.storage_data1_reg[0]_3 ,
    \gfwd_mode.storage_data1_reg[0]_4 ,
    \gfwd_mode.storage_data1_reg[0]_5 );
  output [1:0]D;
  output s_axis_tvalid_wr_in_i;
  output we_int;
  output [1:0]WR_DATA;
  output \gstage1.q_dly_reg[24] ;
  output [11:0]\gstage1.q_dly_reg[31] ;
  output \gstage1.q_dly_reg[15] ;
  output \gstage1.q_dly_reg[16] ;
  output \gstage1.q_dly_reg[17] ;
  output \gstage1.q_dly_reg[18] ;
  output \gstage1.q_dly_reg[19] ;
  output \gstage1.q_dly_reg[20] ;
  output \gstage1.q_dly_reg[21] ;
  output \gstage1.q_dly_reg[22] ;
  output \gstage1.q_dly_reg[23] ;
  output \gstage1.q_dly_reg[25] ;
  output \gstage1.q_dly_reg[26] ;
  output \gstage1.q_dly_reg[27] ;
  input \gfwd_mode.storage_data1_reg[36] ;
  input aclk;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input ram_init_done_i_reg_rep;
  input [3:0]O;
  input [0:0]CO;
  input [24:0]sdpo_int;
  input rom_rd_addr_int;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [2:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_5 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]O;
  wire [1:0]WR_DATA;
  wire aclk;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [2:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  wire \gfwd_mode.storage_data1_reg[36] ;
  wire \gstage1.q_dly_reg[15] ;
  wire \gstage1.q_dly_reg[16] ;
  wire \gstage1.q_dly_reg[17] ;
  wire \gstage1.q_dly_reg[18] ;
  wire \gstage1.q_dly_reg[19] ;
  wire \gstage1.q_dly_reg[20] ;
  wire \gstage1.q_dly_reg[21] ;
  wire \gstage1.q_dly_reg[22] ;
  wire \gstage1.q_dly_reg[23] ;
  wire \gstage1.q_dly_reg[24] ;
  wire \gstage1.q_dly_reg[25] ;
  wire \gstage1.q_dly_reg[26] ;
  wire \gstage1.q_dly_reg[27] ;
  wire [11:0]\gstage1.q_dly_reg[31] ;
  wire ram_init_done_i_reg_rep;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire [24:0]sdpo_int;
  wire we_int;

  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_0 ),
        .Q(s_axis_tvalid_wr_in_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[36] ),
        .Q(D[0]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \greg_out.QSPO[24]_i_1__0 
       (.I0(D[0]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[10]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[3]),
        .O(\gstage1.q_dly_reg[31] [3]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[11]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_2 [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[4]),
        .O(\gstage1.q_dly_reg[31] [4]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[12]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_2 [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[5]),
        .O(\gstage1.q_dly_reg[31] [5]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[13]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_2 [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[6]),
        .O(\gstage1.q_dly_reg[31] [6]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[14]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_2 [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[7]),
        .O(\gstage1.q_dly_reg[31] [7]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[15]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[8]),
        .O(\gstage1.q_dly_reg[15] ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[16]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[9]),
        .O(\gstage1.q_dly_reg[16] ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[17]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[10]),
        .O(\gstage1.q_dly_reg[17] ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[18]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[11]),
        .O(\gstage1.q_dly_reg[18] ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[19]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[12]),
        .O(\gstage1.q_dly_reg[19] ));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \gstage1.q_dly[20]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[13]),
        .O(\gstage1.q_dly_reg[20] ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[21]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[14]),
        .O(\gstage1.q_dly_reg[21] ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[22]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[15]),
        .O(\gstage1.q_dly_reg[22] ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[23]_i_1 
       (.I0(O[0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[16]),
        .O(\gstage1.q_dly_reg[23] ));
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    \gstage1.q_dly[24]_i_1 
       (.I0(O[1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(rom_rd_addr_int),
        .I4(sdpo_int[17]),
        .O(\gstage1.q_dly_reg[24] ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[25]_i_1 
       (.I0(O[2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[18]),
        .O(\gstage1.q_dly_reg[25] ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[26]_i_1 
       (.I0(O[3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[19]),
        .O(\gstage1.q_dly_reg[26] ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[27]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_4 [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[20]),
        .O(\gstage1.q_dly_reg[27] ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[28]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_4 [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[21]),
        .O(\gstage1.q_dly_reg[31] [8]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[29]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_4 [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[22]),
        .O(\gstage1.q_dly_reg[31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \gstage1.q_dly[2]_i_1 
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(CO),
        .I2(sdpo_int[0]),
        .O(\gstage1.q_dly_reg[31] [0]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[30]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_4 [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[23]),
        .O(\gstage1.q_dly_reg[31] [10]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[31]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_5 ),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[24]),
        .O(\gstage1.q_dly_reg[31] [11]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[8]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[1]),
        .O(\gstage1.q_dly_reg[31] [1]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[9]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[2]),
        .O(\gstage1.q_dly_reg[31] [2]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_0_i_2
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(ram_init_done_i_reg_rep),
        .O(we_int));
  LUT5 #(
    .INIT(32'hFBF8FFFF)) 
    ram_reg_0_1_18_23_i_4__0
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[13]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[0]));
  LUT6 #(
    .INIT(64'hFBF80B08FFFF0000)) 
    ram_reg_0_1_24_29_i_2__0
       (.I0(O[1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[17]),
        .I4(rom_rd_addr_int),
        .I5(ram_init_done_i_reg_rep),
        .O(WR_DATA[1]));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_85
   (storage_data1,
    s_axis_tvalid_wr_in_i,
    E,
    we_int,
    \greg_out.QSPO_reg[15] ,
    \goreg_dm.dout_i_reg[0] ,
    aclk,
    areset_d1,
    argen_to_mcpf_tvalid,
    ram_init_done_i);
  output [0:0]storage_data1;
  output s_axis_tvalid_wr_in_i;
  output [0:0]E;
  output we_int;
  output \greg_out.QSPO_reg[15] ;
  input \goreg_dm.dout_i_reg[0] ;
  input aclk;
  input areset_d1;
  input argen_to_mcpf_tvalid;
  input ram_init_done_i;

  wire [0:0]E;
  wire aclk;
  wire areset_d1;
  wire argen_to_mcpf_tvalid;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \greg_out.QSPO_reg[15] ;
  wire ram_init_done_i;
  wire s_axis_tvalid_wr_in_i;
  wire [0:0]storage_data1;
  wire we_int;

  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(argen_to_mcpf_tvalid),
        .Q(s_axis_tvalid_wr_in_i),
        .R(areset_d1));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[16]_i_1__0 
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(areset_d1),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\goreg_dm.dout_i_reg[0] ),
        .Q(storage_data1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \greg_out.QSPO[15]_i_1__2 
       (.I0(storage_data1),
        .O(\greg_out.QSPO_reg[15] ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_0_i_2__3
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(ram_init_done_i),
        .O(we_int));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized5
   (s_axis_tvalid_wr_in_i,
    E,
    we_int,
    Q,
    areset_d1,
    awgen_to_mctf_tvalid,
    aclk,
    ram_init_done_i,
    \gfwd_mode.areset_d1_reg ,
    addr_rollover_r_reg);
  output s_axis_tvalid_wr_in_i;
  output [0:0]E;
  output we_int;
  output [6:0]Q;
  input areset_d1;
  input awgen_to_mctf_tvalid;
  input aclk;
  input ram_init_done_i;
  input [0:0]\gfwd_mode.areset_d1_reg ;
  input [6:0]addr_rollover_r_reg;

  wire [0:0]E;
  wire [6:0]Q;
  wire aclk;
  wire [6:0]addr_rollover_r_reg;
  wire areset_d1;
  wire awgen_to_mctf_tvalid;
  wire [0:0]\gfwd_mode.areset_d1_reg ;
  wire ram_init_done_i;
  wire s_axis_tvalid_wr_in_i;
  wire we_int;

  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(awgen_to_mctf_tvalid),
        .Q(s_axis_tvalid_wr_in_i),
        .R(areset_d1));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[30]_i_1 
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(areset_d1),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(addr_rollover_r_reg[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(addr_rollover_r_reg[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(addr_rollover_r_reg[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(addr_rollover_r_reg[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(addr_rollover_r_reg[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(addr_rollover_r_reg[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(addr_rollover_r_reg[5]),
        .Q(Q[5]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_0_i_2__0
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(ram_init_done_i),
        .O(we_int));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized6
   (Q,
    ENA_I,
    ENA_I_0,
    ENA_I_1,
    ENA_I_2,
    ENA_I_3,
    ENA_I_4,
    ENA_I_5,
    ENA_I_6,
    ENA_I_7,
    ENA_I_8,
    ENA_I_9,
    ENA_I_10,
    areset_d1,
    s_axis_tvalid_wr_in_i,
    aclk,
    E,
    D,
    ENA_dly_D);
  output [29:0]Q;
  output ENA_I;
  output ENA_I_0;
  output ENA_I_1;
  output ENA_I_2;
  output ENA_I_3;
  output ENA_I_4;
  output ENA_I_5;
  output ENA_I_6;
  output ENA_I_7;
  output ENA_I_8;
  output ENA_I_9;
  output ENA_I_10;
  input areset_d1;
  input s_axis_tvalid_wr_in_i;
  input aclk;
  input [0:0]E;
  input [30:0]D;
  input ENA_dly_D;

  wire [4:4]ADDRA_1;
  wire [30:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3_n_0 ;
  wire [0:0]E;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_1;
  wire ENA_I_10;
  wire ENA_I_2;
  wire ENA_I_3;
  wire ENA_I_4;
  wire ENA_I_5;
  wire ENA_I_6;
  wire ENA_I_7;
  wire ENA_I_8;
  wire ENA_I_9;
  wire ENA_dly_D;
  wire [29:0]Q;
  wire aclk;
  wire areset_d1;
  wire bram_wr_en;
  wire s_axis_tvalid_wr_in_i;

  LUT3 #(
    .INIT(8'hF4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1 
       (.I0(Q[26]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3_n_0 ),
        .I2(ENA_dly_D),
        .O(ENA_I_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__0 
       (.I0(Q[27]),
        .I1(ADDRA_1),
        .I2(bram_wr_en),
        .I3(Q[29]),
        .I4(Q[28]),
        .I5(ENA_dly_D),
        .O(ENA_I_5));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__1 
       (.I0(Q[28]),
        .I1(Q[29]),
        .I2(bram_wr_en),
        .I3(ADDRA_1),
        .I4(ENA_dly_D),
        .O(ENA_I_6));
  LUT5 #(
    .INIT(32'h00001000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3 
       (.I0(Q[28]),
        .I1(Q[29]),
        .I2(bram_wr_en),
        .I3(ADDRA_1),
        .I4(Q[27]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1 
       (.I0(ADDRA_1),
        .I1(bram_wr_en),
        .I2(ENA_dly_D),
        .O(ENA_I));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(Q[27]),
        .I1(ADDRA_1),
        .I2(bram_wr_en),
        .I3(Q[29]),
        .I4(Q[28]),
        .I5(ENA_dly_D),
        .O(ENA_I_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1 
       (.I0(Q[27]),
        .I1(ADDRA_1),
        .I2(bram_wr_en),
        .I3(Q[29]),
        .I4(Q[28]),
        .I5(ENA_dly_D),
        .O(ENA_I_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000020)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2 
       (.I0(Q[27]),
        .I1(ADDRA_1),
        .I2(bram_wr_en),
        .I3(Q[29]),
        .I4(Q[28]),
        .I5(ENA_dly_D),
        .O(ENA_I_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3 
       (.I0(Q[27]),
        .I1(ADDRA_1),
        .I2(bram_wr_en),
        .I3(Q[29]),
        .I4(Q[28]),
        .I5(ENA_dly_D),
        .O(ENA_I_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4 
       (.I0(Q[27]),
        .I1(ADDRA_1),
        .I2(bram_wr_en),
        .I3(Q[29]),
        .I4(Q[28]),
        .I5(ENA_dly_D),
        .O(ENA_I_7));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5 
       (.I0(Q[27]),
        .I1(ADDRA_1),
        .I2(bram_wr_en),
        .I3(Q[29]),
        .I4(Q[28]),
        .I5(ENA_dly_D),
        .O(ENA_I_8));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6 
       (.I0(Q[27]),
        .I1(ADDRA_1),
        .I2(bram_wr_en),
        .I3(Q[29]),
        .I4(Q[28]),
        .I5(ENA_dly_D),
        .O(ENA_I_9));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7 
       (.I0(Q[27]),
        .I1(ADDRA_1),
        .I2(bram_wr_en),
        .I3(Q[29]),
        .I4(Q[28]),
        .I5(ENA_dly_D),
        .O(ENA_I_10));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axis_tvalid_wr_in_i),
        .Q(bram_wr_en),
        .R(areset_d1));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(D[30]),
        .Q(ADDRA_1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7
   (\gnstage1.q_dly_reg[0][0] ,
    Q,
    ENB_I,
    ENB_I_11,
    ENB_I_12,
    ENB_I_13,
    ENB_I_14,
    ENB_I_15,
    ENB_I_16,
    ENB_I_17,
    ENB_I_18,
    ENB_I_19,
    ENB_I_20,
    ENB_I_21,
    areset_d1,
    s_axis_tvalid_wr_in_i,
    aclk,
    E,
    sdpo_int,
    D,
    ENB_dly_D);
  output \gnstage1.q_dly_reg[0][0] ;
  output [16:0]Q;
  output ENB_I;
  output ENB_I_11;
  output ENB_I_12;
  output ENB_I_13;
  output ENB_I_14;
  output ENB_I_15;
  output ENB_I_16;
  output ENB_I_17;
  output ENB_I_18;
  output ENB_I_19;
  output ENB_I_20;
  output ENB_I_21;
  input areset_d1;
  input s_axis_tvalid_wr_in_i;
  input aclk;
  input [0:0]E;
  input [15:0]sdpo_int;
  input [0:0]D;
  input ENB_dly_D;

  wire [0:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4_n_0 ;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_I_11;
  wire ENB_I_12;
  wire ENB_I_13;
  wire ENB_I_14;
  wire ENB_I_15;
  wire ENB_I_16;
  wire ENB_I_17;
  wire ENB_I_18;
  wire ENB_I_19;
  wire ENB_I_20;
  wire ENB_I_21;
  wire ENB_dly_D;
  wire [16:0]Q;
  wire aclk;
  wire areset_d1;
  wire \gnstage1.q_dly_reg[0][0] ;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;

  LUT3 #(
    .INIT(8'hF4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2 
       (.I0(Q[12]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4_n_0 ),
        .I2(ENB_dly_D),
        .O(ENB_I_15));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__0 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_16));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__1 
       (.I0(Q[14]),
        .I1(Q[15]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[16]),
        .I4(ENB_dly_D),
        .O(ENB_I_17));
  LUT5 #(
    .INIT(32'h00001000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4 
       (.I0(Q[14]),
        .I1(Q[15]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[16]),
        .I4(Q[13]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2 
       (.I0(Q[16]),
        .I1(\gnstage1.q_dly_reg[0][0] ),
        .I2(ENB_dly_D),
        .O(ENB_I));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_11));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_12));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000020)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_13));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_14));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_18));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_19));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_20));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_21));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axis_tvalid_wr_in_i),
        .Q(\gnstage1.q_dly_reg[0][0] ),
        .R(areset_d1));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[9]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[10]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[11]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[12]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[13]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[14]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[15]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[0]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[1]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[2]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[3]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[4]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[5]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[6]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[7]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[8]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7_84
   (\gnstage1.q_dly_reg[0][0] ,
    Q,
    ENB_I,
    ENB_I_10,
    ENB_I_11,
    ENB_I_12,
    ENB_I_13,
    ENB_I_14,
    ENB_I_15,
    ENB_I_16,
    ENB_I_17,
    ENB_I_18,
    ENB_I_19,
    areset_d1,
    s_axis_tvalid_wr_in_i,
    aclk,
    E,
    sdpo_int,
    D,
    ENB_dly_D);
  output \gnstage1.q_dly_reg[0][0] ;
  output [16:0]Q;
  output ENB_I;
  output ENB_I_10;
  output ENB_I_11;
  output ENB_I_12;
  output ENB_I_13;
  output ENB_I_14;
  output ENB_I_15;
  output ENB_I_16;
  output ENB_I_17;
  output ENB_I_18;
  output ENB_I_19;
  input areset_d1;
  input s_axis_tvalid_wr_in_i;
  input aclk;
  input [0:0]E;
  input [15:0]sdpo_int;
  input [0:0]D;
  input ENB_dly_D;

  wire [0:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4__0_n_0 ;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_I_10;
  wire ENB_I_11;
  wire ENB_I_12;
  wire ENB_I_13;
  wire ENB_I_14;
  wire ENB_I_15;
  wire ENB_I_16;
  wire ENB_I_17;
  wire ENB_I_18;
  wire ENB_I_19;
  wire ENB_dly_D;
  wire [16:0]Q;
  wire aclk;
  wire areset_d1;
  wire \gnstage1.q_dly_reg[0][0] ;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;

  LUT3 #(
    .INIT(8'hF4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__2 
       (.I0(Q[12]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4__0_n_0 ),
        .I2(ENB_dly_D),
        .O(ENB_I_14));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__3 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_15));
  LUT5 #(
    .INIT(32'h00001000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4__0 
       (.I0(Q[14]),
        .I1(Q[15]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[16]),
        .I4(Q[13]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_11));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000020)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_12));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_13));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_16));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_17));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_18));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_19));
  LUT3 #(
    .INIT(8'hF4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8 
       (.I0(Q[16]),
        .I1(\gnstage1.q_dly_reg[0][0] ),
        .I2(ENB_dly_D),
        .O(ENB_I));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_10));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axis_tvalid_wr_in_i),
        .Q(\gnstage1.q_dly_reg[0][0] ),
        .R(areset_d1));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[9]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[10]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[11]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[12]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[13]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[14]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[15]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[0]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[1]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[2]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[3]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[4]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[5]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[6]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[7]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[8]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized8
   (s_axis_tvalid_wr_in_i,
    E,
    we_int,
    \greg_out.QSPO_reg[15] ,
    Q,
    areset_d1,
    awgen_to_mcpf_tvalid,
    aclk,
    ram_init_done_i,
    \gfwd_mode.areset_d1_reg ,
    tstart_reg);
  output s_axis_tvalid_wr_in_i;
  output [0:0]E;
  output we_int;
  output \greg_out.QSPO_reg[15] ;
  output [13:0]Q;
  input areset_d1;
  input awgen_to_mcpf_tvalid;
  input aclk;
  input ram_init_done_i;
  input [0:0]\gfwd_mode.areset_d1_reg ;
  input [13:0]tstart_reg;

  wire [0:0]E;
  wire [13:0]Q;
  wire aclk;
  wire areset_d1;
  wire awgen_to_mcpf_tvalid;
  wire [0:0]\gfwd_mode.areset_d1_reg ;
  wire \greg_out.QSPO_reg[15] ;
  wire ram_init_done_i;
  wire s_axis_tvalid_wr_in_i;
  wire [13:0]tstart_reg;
  wire we_int;

  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(awgen_to_mcpf_tvalid),
        .Q(s_axis_tvalid_wr_in_i),
        .R(areset_d1));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[28]_i_1 
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(areset_d1),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \greg_out.QSPO[15]_i_1__1 
       (.I0(Q[0]),
        .O(\greg_out.QSPO_reg[15] ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_0_i_2__2
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(ram_init_done_i),
        .O(we_int));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized9
   (Q,
    ENA_I,
    ENA_I_0,
    ENA_I_1,
    ENA_I_2,
    ENA_I_3,
    ENA_I_4,
    ENA_I_5,
    ENA_I_6,
    ENA_I_7,
    ENA_I_8,
    ENA_I_9,
    areset_d1,
    s_axis_tvalid_wr_in_i,
    aclk,
    E,
    S_PAYLOAD_DATA,
    ENA_dly_D);
  output [27:0]Q;
  output ENA_I;
  output ENA_I_0;
  output ENA_I_1;
  output ENA_I_2;
  output ENA_I_3;
  output ENA_I_4;
  output ENA_I_5;
  output ENA_I_6;
  output ENA_I_7;
  output ENA_I_8;
  output ENA_I_9;
  input areset_d1;
  input s_axis_tvalid_wr_in_i;
  input aclk;
  input [0:0]E;
  input [28:0]S_PAYLOAD_DATA;
  input ENA_dly_D;

  wire [4:4]ADDRA;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3__0_n_0 ;
  wire [0:0]E;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_1;
  wire ENA_I_2;
  wire ENA_I_3;
  wire ENA_I_4;
  wire ENA_I_5;
  wire ENA_I_6;
  wire ENA_I_7;
  wire ENA_I_8;
  wire ENA_I_9;
  wire ENA_dly_D;
  wire [27:0]Q;
  wire [28:0]S_PAYLOAD_DATA;
  wire aclk;
  wire areset_d1;
  wire bram_wr_en;
  wire s_axis_tvalid_wr_in_i;

  LUT3 #(
    .INIT(8'hF4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__2 
       (.I0(Q[24]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3__0_n_0 ),
        .I2(ENA_dly_D),
        .O(ENA_I_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__3 
       (.I0(Q[25]),
        .I1(ADDRA),
        .I2(bram_wr_en),
        .I3(Q[27]),
        .I4(Q[26]),
        .I5(ENA_dly_D),
        .O(ENA_I_5));
  LUT5 #(
    .INIT(32'h00001000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3__0 
       (.I0(Q[26]),
        .I1(Q[27]),
        .I2(bram_wr_en),
        .I3(ADDRA),
        .I4(Q[25]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10 
       (.I0(Q[25]),
        .I1(ADDRA),
        .I2(bram_wr_en),
        .I3(Q[27]),
        .I4(Q[26]),
        .I5(ENA_dly_D),
        .O(ENA_I_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000020)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__11 
       (.I0(Q[25]),
        .I1(ADDRA),
        .I2(bram_wr_en),
        .I3(Q[27]),
        .I4(Q[26]),
        .I5(ENA_dly_D),
        .O(ENA_I_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__12 
       (.I0(Q[25]),
        .I1(ADDRA),
        .I2(bram_wr_en),
        .I3(Q[27]),
        .I4(Q[26]),
        .I5(ENA_dly_D),
        .O(ENA_I_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13 
       (.I0(Q[25]),
        .I1(ADDRA),
        .I2(bram_wr_en),
        .I3(Q[27]),
        .I4(Q[26]),
        .I5(ENA_dly_D),
        .O(ENA_I_6));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14 
       (.I0(Q[25]),
        .I1(ADDRA),
        .I2(bram_wr_en),
        .I3(Q[27]),
        .I4(Q[26]),
        .I5(ENA_dly_D),
        .O(ENA_I_7));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__15 
       (.I0(Q[25]),
        .I1(ADDRA),
        .I2(bram_wr_en),
        .I3(Q[27]),
        .I4(Q[26]),
        .I5(ENA_dly_D),
        .O(ENA_I_8));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__16 
       (.I0(Q[25]),
        .I1(ADDRA),
        .I2(bram_wr_en),
        .I3(Q[27]),
        .I4(Q[26]),
        .I5(ENA_dly_D),
        .O(ENA_I_9));
  LUT3 #(
    .INIT(8'hF4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8 
       (.I0(ADDRA),
        .I1(bram_wr_en),
        .I2(ENA_dly_D),
        .O(ENA_I));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9 
       (.I0(Q[25]),
        .I1(ADDRA),
        .I2(bram_wr_en),
        .I3(Q[27]),
        .I4(Q[26]),
        .I5(ENA_dly_D),
        .O(ENA_I_0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axis_tvalid_wr_in_i),
        .Q(bram_wr_en),
        .R(areset_d1));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[28]),
        .Q(ADDRA),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[33] ,
    E,
    m_axi_wvalid_i,
    out);
  output [32:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]E;
  input m_axi_wvalid_i;
  input out;

  wire [32:0]D;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire m_axi_wvalid_i;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.D(D),
        .E(E),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized0
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_dly_D,
    ENB_dly_D,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[16] ,
    ENA_I_0,
    ENB_I_1,
    ENA_I_2,
    ENB_I_3,
    ENA_I_4,
    ENB_I_5,
    ENA_I_6,
    ENB_I_7,
    ENA_I_8,
    ENB_I_9,
    ENA_I_10,
    ENB_I_11,
    ENA_I_12,
    ENB_I_13,
    ENA_I_14,
    ENB_I_15,
    ENA_I_16,
    ENB_I_17,
    ENA_I_18,
    ENB_I_19,
    ENA_I_20,
    ENB_I_21,
    \wr_rst_reg_reg[15] ,
    bram_rd_en);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output ENA_dly_D;
  output ENB_dly_D;
  output [14:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b;
  input [29:0]Q;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input ENA_I_0;
  input ENB_I_1;
  input ENA_I_2;
  input ENB_I_3;
  input ENA_I_4;
  input ENB_I_5;
  input ENA_I_6;
  input ENB_I_7;
  input ENA_I_8;
  input ENB_I_9;
  input ENA_I_10;
  input ENB_I_11;
  input ENA_I_12;
  input ENB_I_13;
  input ENA_I_14;
  input ENB_I_15;
  input ENA_I_16;
  input ENB_I_17;
  input ENA_I_18;
  input ENB_I_19;
  input ENA_I_20;
  input ENB_I_21;
  input [0:0]\wr_rst_reg_reg[15] ;
  input bram_rd_en;

  wire [14:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_10;
  wire ENA_I_12;
  wire ENA_I_14;
  wire ENA_I_16;
  wire ENA_I_18;
  wire ENA_I_2;
  wire ENA_I_20;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_I_8;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_1;
  wire ENB_I_11;
  wire ENB_I_13;
  wire ENB_I_15;
  wire ENB_I_17;
  wire ENB_I_19;
  wire ENB_I_21;
  wire ENB_I_3;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_I_9;
  wire ENB_dly_D;
  wire [29:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [8:0]p_2_out;
  wire ram_doutb;
  wire ram_rstram_b;
  wire \ramloop[10].ram.r_n_0 ;
  wire \ramloop[10].ram.r_n_1 ;
  wire \ramloop[10].ram.r_n_2 ;
  wire \ramloop[10].ram.r_n_3 ;
  wire \ramloop[10].ram.r_n_4 ;
  wire \ramloop[10].ram.r_n_5 ;
  wire \ramloop[10].ram.r_n_6 ;
  wire \ramloop[10].ram.r_n_7 ;
  wire \ramloop[10].ram.r_n_8 ;
  wire \ramloop[11].ram.r_n_0 ;
  wire \ramloop[11].ram.r_n_1 ;
  wire \ramloop[11].ram.r_n_2 ;
  wire \ramloop[11].ram.r_n_3 ;
  wire \ramloop[11].ram.r_n_4 ;
  wire \ramloop[11].ram.r_n_5 ;
  wire \ramloop[11].ram.r_n_6 ;
  wire \ramloop[11].ram.r_n_7 ;
  wire \ramloop[11].ram.r_n_8 ;
  wire \ramloop[12].ram.r_n_0 ;
  wire \ramloop[12].ram.r_n_1 ;
  wire \ramloop[12].ram.r_n_2 ;
  wire \ramloop[12].ram.r_n_3 ;
  wire \ramloop[12].ram.r_n_4 ;
  wire \ramloop[12].ram.r_n_5 ;
  wire \ramloop[12].ram.r_n_6 ;
  wire \ramloop[12].ram.r_n_7 ;
  wire \ramloop[12].ram.r_n_8 ;
  wire \ramloop[13].ram.r_n_0 ;
  wire \ramloop[13].ram.r_n_1 ;
  wire \ramloop[13].ram.r_n_2 ;
  wire \ramloop[13].ram.r_n_3 ;
  wire \ramloop[13].ram.r_n_4 ;
  wire \ramloop[13].ram.r_n_5 ;
  wire \ramloop[13].ram.r_n_6 ;
  wire \ramloop[13].ram.r_n_7 ;
  wire \ramloop[13].ram.r_n_8 ;
  wire \ramloop[14].ram.r_n_0 ;
  wire \ramloop[14].ram.r_n_1 ;
  wire \ramloop[14].ram.r_n_2 ;
  wire \ramloop[14].ram.r_n_3 ;
  wire \ramloop[14].ram.r_n_4 ;
  wire \ramloop[14].ram.r_n_5 ;
  wire \ramloop[14].ram.r_n_6 ;
  wire \ramloop[14].ram.r_n_7 ;
  wire \ramloop[14].ram.r_n_8 ;
  wire \ramloop[15].ram.r_n_0 ;
  wire \ramloop[15].ram.r_n_1 ;
  wire \ramloop[15].ram.r_n_2 ;
  wire \ramloop[15].ram.r_n_3 ;
  wire \ramloop[15].ram.r_n_4 ;
  wire \ramloop[15].ram.r_n_5 ;
  wire \ramloop[15].ram.r_n_6 ;
  wire \ramloop[15].ram.r_n_7 ;
  wire \ramloop[15].ram.r_n_8 ;
  wire \ramloop[1].ram.r_n_0 ;
  wire \ramloop[1].ram.r_n_1 ;
  wire \ramloop[2].ram.r_n_0 ;
  wire \ramloop[3].ram.r_n_0 ;
  wire \ramloop[4].ram.r_n_0 ;
  wire \ramloop[4].ram.r_n_1 ;
  wire \ramloop[4].ram.r_n_2 ;
  wire \ramloop[4].ram.r_n_3 ;
  wire \ramloop[5].ram.r_n_0 ;
  wire \ramloop[6].ram.r_n_0 ;
  wire \ramloop[7].ram.r_n_0 ;
  wire \ramloop[8].ram.r_n_0 ;
  wire \ramloop[8].ram.r_n_1 ;
  wire \ramloop[8].ram.r_n_2 ;
  wire \ramloop[8].ram.r_n_3 ;
  wire \ramloop[8].ram.r_n_4 ;
  wire \ramloop[8].ram.r_n_5 ;
  wire \ramloop[8].ram.r_n_6 ;
  wire \ramloop[8].ram.r_n_7 ;
  wire \ramloop[8].ram.r_n_8 ;
  wire \ramloop[8].ram.r_n_9 ;
  wire \ramloop[9].ram.r_n_0 ;
  wire \ramloop[9].ram.r_n_1 ;
  wire \ramloop[9].ram.r_n_2 ;
  wire \ramloop[9].ram.r_n_3 ;
  wire \ramloop[9].ram.r_n_4 ;
  wire \ramloop[9].ram.r_n_5 ;
  wire \ramloop[9].ram.r_n_6 ;
  wire \ramloop[9].ram.r_n_7 ;
  wire \ramloop[9].ram.r_n_8 ;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized0 \has_mux_b.B 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ({\ramloop[4].ram.r_n_0 ,\ramloop[4].ram.r_n_1 ,\ramloop[4].ram.r_n_2 ,\ramloop[4].ram.r_n_3 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[11].ram.r_n_0 ,\ramloop[11].ram.r_n_1 ,\ramloop[11].ram.r_n_2 ,\ramloop[11].ram.r_n_3 ,\ramloop[11].ram.r_n_4 ,\ramloop[11].ram.r_n_5 ,\ramloop[11].ram.r_n_6 ,\ramloop[11].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 (\ramloop[11].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 (\ramloop[8].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 (\ramloop[10].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 (\ramloop[13].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 (\ramloop[15].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 (\ramloop[12].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 (\ramloop[14].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 (ram_doutb),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 (\ramloop[2].ram.r_n_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ({\ramloop[13].ram.r_n_0 ,\ramloop[13].ram.r_n_1 ,\ramloop[13].ram.r_n_2 ,\ramloop[13].ram.r_n_3 ,\ramloop[13].ram.r_n_4 ,\ramloop[13].ram.r_n_5 ,\ramloop[13].ram.r_n_6 ,\ramloop[13].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ({\ramloop[15].ram.r_n_0 ,\ramloop[15].ram.r_n_1 ,\ramloop[15].ram.r_n_2 ,\ramloop[15].ram.r_n_3 ,\ramloop[15].ram.r_n_4 ,\ramloop[15].ram.r_n_5 ,\ramloop[15].ram.r_n_6 ,\ramloop[15].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ({\ramloop[12].ram.r_n_0 ,\ramloop[12].ram.r_n_1 ,\ramloop[12].ram.r_n_2 ,\ramloop[12].ram.r_n_3 ,\ramloop[12].ram.r_n_4 ,\ramloop[12].ram.r_n_5 ,\ramloop[12].ram.r_n_6 ,\ramloop[12].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ({\ramloop[14].ram.r_n_0 ,\ramloop[14].ram.r_n_1 ,\ramloop[14].ram.r_n_2 ,\ramloop[14].ram.r_n_3 ,\ramloop[14].ram.r_n_4 ,\ramloop[14].ram.r_n_5 ,\ramloop[14].ram.r_n_6 ,\ramloop[14].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 (\ramloop[3].ram.r_n_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 (\ramloop[5].ram.r_n_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 (\ramloop[6].ram.r_n_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 (\ramloop[7].ram.r_n_0 ),
        .DOBDO({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .DOPBDOP(\ramloop[9].ram.r_n_8 ),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] [15:11]),
        .p_2_out(p_2_out));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized0 \ramloop[0].ram.r 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q({Q[29:15],Q[0]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[16] [14:0]),
        .\gstage1.q_dly_reg[0] (ram_doutb),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized10 \ramloop[10].ram.r 
       (.ENA_I_8(ENA_I_8),
        .ENB_I_9(ENB_I_9),
        .Q(Q[26:6]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[13] ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\gstage1.q_dly_reg[14] (\ramloop[10].ram.r_n_8 ),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized11 \ramloop[11].ram.r 
       (.ENA_I_10(ENA_I_10),
        .ENB_I_11(ENB_I_11),
        .Q(Q[26:6]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[13] ({\ramloop[11].ram.r_n_0 ,\ramloop[11].ram.r_n_1 ,\ramloop[11].ram.r_n_2 ,\ramloop[11].ram.r_n_3 ,\ramloop[11].ram.r_n_4 ,\ramloop[11].ram.r_n_5 ,\ramloop[11].ram.r_n_6 ,\ramloop[11].ram.r_n_7 }),
        .\gstage1.q_dly_reg[14] (\ramloop[11].ram.r_n_8 ),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized12 \ramloop[12].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I_12(ENA_I_12),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I_13(ENB_I_13),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q[26:6]),
        .\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] (\ramloop[8].ram.r_n_9 ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[13] ({\ramloop[12].ram.r_n_0 ,\ramloop[12].ram.r_n_1 ,\ramloop[12].ram.r_n_2 ,\ramloop[12].ram.r_n_3 ,\ramloop[12].ram.r_n_4 ,\ramloop[12].ram.r_n_5 ,\ramloop[12].ram.r_n_6 ,\ramloop[12].ram.r_n_7 }),
        .\gstage1.q_dly_reg[14] (\ramloop[12].ram.r_n_8 ),
        .ram_rstram_b(ram_rstram_b),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized13 \ramloop[13].ram.r 
       (.ENA_I_14(ENA_I_14),
        .ENB_I_15(ENB_I_15),
        .Q(Q[26:6]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[13] ({\ramloop[13].ram.r_n_0 ,\ramloop[13].ram.r_n_1 ,\ramloop[13].ram.r_n_2 ,\ramloop[13].ram.r_n_3 ,\ramloop[13].ram.r_n_4 ,\ramloop[13].ram.r_n_5 ,\ramloop[13].ram.r_n_6 ,\ramloop[13].ram.r_n_7 }),
        .\gstage1.q_dly_reg[14] (\ramloop[13].ram.r_n_8 ),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized14 \ramloop[14].ram.r 
       (.ENA_I_16(ENA_I_16),
        .ENB_I_17(ENB_I_17),
        .Q(Q[26:6]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[13] ({\ramloop[14].ram.r_n_0 ,\ramloop[14].ram.r_n_1 ,\ramloop[14].ram.r_n_2 ,\ramloop[14].ram.r_n_3 ,\ramloop[14].ram.r_n_4 ,\ramloop[14].ram.r_n_5 ,\ramloop[14].ram.r_n_6 ,\ramloop[14].ram.r_n_7 }),
        .\gstage1.q_dly_reg[14] (\ramloop[14].ram.r_n_8 ),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized15 \ramloop[15].ram.r 
       (.ENA_I_18(ENA_I_18),
        .ENB_I_19(ENB_I_19),
        .Q(Q[26:6]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[13] ({\ramloop[15].ram.r_n_0 ,\ramloop[15].ram.r_n_1 ,\ramloop[15].ram.r_n_2 ,\ramloop[15].ram.r_n_3 ,\ramloop[15].ram.r_n_4 ,\ramloop[15].ram.r_n_5 ,\ramloop[15].ram.r_n_6 ,\ramloop[15].ram.r_n_7 }),
        .\gstage1.q_dly_reg[14] (\ramloop[15].ram.r_n_8 ),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized16 \ramloop[16].ram.r 
       (.ENA_I_20(ENA_I_20),
        .ENB_I_21(ENB_I_21),
        .Q(Q[25:6]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[11] (\gfwd_mode.storage_data1_reg[16] [10:0]),
        .p_2_out(p_2_out),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized1 \ramloop[1].ram.r 
       (.ENA_I_0(ENA_I_0),
        .ENB_I_1(ENB_I_1),
        .Q({Q[27:15],Q[1:0]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[13] (\gfwd_mode.storage_data1_reg[16] [12:0]),
        .\gstage1.q_dly_reg[1] ({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 }),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized2 \ramloop[2].ram.r 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q({Q[29:15],Q[1]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[16] [14:0]),
        .\gstage1.q_dly_reg[1] (\ramloop[2].ram.r_n_0 ),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized3 \ramloop[3].ram.r 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q({Q[29:15],Q[2]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[16] [14:0]),
        .\gstage1.q_dly_reg[2] (\ramloop[3].ram.r_n_0 ),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized4 \ramloop[4].ram.r 
       (.ENA_I_2(ENA_I_2),
        .ENB_I_3(ENB_I_3),
        .Q({Q[26:15],Q[5:2]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[5] ({\ramloop[4].ram.r_n_0 ,\ramloop[4].ram.r_n_1 ,\ramloop[4].ram.r_n_2 ,\ramloop[4].ram.r_n_3 }),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized5 \ramloop[5].ram.r 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q({Q[29:15],Q[3]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[16] [14:0]),
        .\gstage1.q_dly_reg[3] (\ramloop[5].ram.r_n_0 ),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized6 \ramloop[6].ram.r 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q({Q[29:15],Q[4]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[16] [14:0]),
        .\gstage1.q_dly_reg[4] (\ramloop[6].ram.r_n_0 ),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized7 \ramloop[7].ram.r 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q({Q[29:15],Q[5]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[16] [14:0]),
        .\gstage1.q_dly_reg[5] (\ramloop[7].ram.r_n_0 ),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized8 \ramloop[8].ram.r 
       (.ENA_I_4(ENA_I_4),
        .ENB_I_5(ENB_I_5),
        .Q(Q[26:6]),
        .\SAFETY_CKT_GEN.POR_A_reg (\ramloop[8].ram.r_n_9 ),
        .\SAFETY_CKT_GEN.POR_A_reg_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[13] ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\gstage1.q_dly_reg[14] (\ramloop[8].ram.r_n_8 ),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized9 \ramloop[9].ram.r 
       (.DOBDO({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .DOPBDOP(\ramloop[9].ram.r_n_8 ),
        .ENA_I_6(ENA_I_6),
        .ENB_I_7(ENB_I_7),
        .Q(Q[26:6]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized1
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_dly_D,
    ENB_dly_D,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[16] ,
    ENA_I_0,
    ENB_I_1,
    ENA_I_2,
    ENB_I_3,
    ENA_I_4,
    ENB_I_5,
    ENA_I_6,
    ENB_I_7,
    ENA_I_8,
    ENB_I_9,
    ENA_I_10,
    ENB_I_11,
    ENA_I_12,
    ENB_I_13,
    ENA_I_14,
    ENB_I_15,
    ENA_I_16,
    ENB_I_17,
    ENA_I_18,
    ENB_I_19,
    \wr_rst_reg_reg[15] ,
    bram_rd_en);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output ENA_dly_D;
  output ENB_dly_D;
  output [12:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b_2;
  input [27:0]Q;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input ENA_I_0;
  input ENB_I_1;
  input ENA_I_2;
  input ENB_I_3;
  input ENA_I_4;
  input ENB_I_5;
  input ENA_I_6;
  input ENB_I_7;
  input ENA_I_8;
  input ENB_I_9;
  input ENA_I_10;
  input ENB_I_11;
  input ENA_I_12;
  input ENB_I_13;
  input ENA_I_14;
  input ENB_I_15;
  input ENA_I_16;
  input ENB_I_17;
  input ENA_I_18;
  input ENB_I_19;
  input [0:0]\wr_rst_reg_reg[15] ;
  input bram_rd_en;

  wire [12:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_10;
  wire ENA_I_12;
  wire ENA_I_14;
  wire ENA_I_16;
  wire ENA_I_18;
  wire ENA_I_2;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_I_8;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_1;
  wire ENB_I_11;
  wire ENB_I_13;
  wire ENB_I_15;
  wire ENB_I_17;
  wire ENB_I_19;
  wire ENB_I_3;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_I_9;
  wire ENB_dly_D;
  wire [27:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire ram_doutb;
  wire ram_rstram_b_2;
  wire \ramloop[10].ram.r_n_0 ;
  wire \ramloop[10].ram.r_n_1 ;
  wire \ramloop[10].ram.r_n_2 ;
  wire \ramloop[10].ram.r_n_3 ;
  wire \ramloop[10].ram.r_n_4 ;
  wire \ramloop[10].ram.r_n_5 ;
  wire \ramloop[10].ram.r_n_6 ;
  wire \ramloop[10].ram.r_n_7 ;
  wire \ramloop[10].ram.r_n_8 ;
  wire \ramloop[11].ram.r_n_0 ;
  wire \ramloop[11].ram.r_n_1 ;
  wire \ramloop[11].ram.r_n_2 ;
  wire \ramloop[11].ram.r_n_3 ;
  wire \ramloop[11].ram.r_n_4 ;
  wire \ramloop[11].ram.r_n_5 ;
  wire \ramloop[11].ram.r_n_6 ;
  wire \ramloop[11].ram.r_n_7 ;
  wire \ramloop[11].ram.r_n_8 ;
  wire \ramloop[12].ram.r_n_0 ;
  wire \ramloop[12].ram.r_n_1 ;
  wire \ramloop[12].ram.r_n_2 ;
  wire \ramloop[12].ram.r_n_3 ;
  wire \ramloop[12].ram.r_n_4 ;
  wire \ramloop[12].ram.r_n_5 ;
  wire \ramloop[12].ram.r_n_6 ;
  wire \ramloop[12].ram.r_n_7 ;
  wire \ramloop[12].ram.r_n_8 ;
  wire \ramloop[13].ram.r_n_0 ;
  wire \ramloop[13].ram.r_n_1 ;
  wire \ramloop[13].ram.r_n_2 ;
  wire \ramloop[13].ram.r_n_3 ;
  wire \ramloop[13].ram.r_n_4 ;
  wire \ramloop[13].ram.r_n_5 ;
  wire \ramloop[13].ram.r_n_6 ;
  wire \ramloop[13].ram.r_n_7 ;
  wire \ramloop[13].ram.r_n_8 ;
  wire \ramloop[1].ram.r_n_0 ;
  wire \ramloop[1].ram.r_n_1 ;
  wire \ramloop[1].ram.r_n_2 ;
  wire \ramloop[1].ram.r_n_3 ;
  wire \ramloop[2].ram.r_n_0 ;
  wire \ramloop[3].ram.r_n_0 ;
  wire \ramloop[4].ram.r_n_0 ;
  wire \ramloop[5].ram.r_n_0 ;
  wire \ramloop[5].ram.r_n_1 ;
  wire \ramloop[5].ram.r_n_2 ;
  wire \ramloop[5].ram.r_n_3 ;
  wire \ramloop[5].ram.r_n_4 ;
  wire \ramloop[5].ram.r_n_5 ;
  wire \ramloop[5].ram.r_n_6 ;
  wire \ramloop[5].ram.r_n_7 ;
  wire \ramloop[5].ram.r_n_8 ;
  wire \ramloop[5].ram.r_n_9 ;
  wire \ramloop[6].ram.r_n_0 ;
  wire \ramloop[6].ram.r_n_1 ;
  wire \ramloop[6].ram.r_n_2 ;
  wire \ramloop[6].ram.r_n_3 ;
  wire \ramloop[6].ram.r_n_4 ;
  wire \ramloop[6].ram.r_n_5 ;
  wire \ramloop[6].ram.r_n_6 ;
  wire \ramloop[6].ram.r_n_7 ;
  wire \ramloop[6].ram.r_n_8 ;
  wire \ramloop[7].ram.r_n_0 ;
  wire \ramloop[7].ram.r_n_1 ;
  wire \ramloop[7].ram.r_n_2 ;
  wire \ramloop[7].ram.r_n_3 ;
  wire \ramloop[7].ram.r_n_4 ;
  wire \ramloop[7].ram.r_n_5 ;
  wire \ramloop[7].ram.r_n_6 ;
  wire \ramloop[7].ram.r_n_7 ;
  wire \ramloop[7].ram.r_n_8 ;
  wire \ramloop[8].ram.r_n_0 ;
  wire \ramloop[8].ram.r_n_1 ;
  wire \ramloop[8].ram.r_n_2 ;
  wire \ramloop[8].ram.r_n_3 ;
  wire \ramloop[8].ram.r_n_4 ;
  wire \ramloop[8].ram.r_n_5 ;
  wire \ramloop[8].ram.r_n_6 ;
  wire \ramloop[8].ram.r_n_7 ;
  wire \ramloop[8].ram.r_n_8 ;
  wire \ramloop[9].ram.r_n_0 ;
  wire \ramloop[9].ram.r_n_1 ;
  wire \ramloop[9].ram.r_n_2 ;
  wire \ramloop[9].ram.r_n_3 ;
  wire \ramloop[9].ram.r_n_4 ;
  wire \ramloop[9].ram.r_n_5 ;
  wire \ramloop[9].ram.r_n_6 ;
  wire \ramloop[9].ram.r_n_7 ;
  wire \ramloop[9].ram.r_n_8 ;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized2 \has_mux_b.B 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 ,\ramloop[1].ram.r_n_2 ,\ramloop[1].ram.r_n_3 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 ,\ramloop[6].ram.r_n_4 ,\ramloop[6].ram.r_n_5 ,\ramloop[6].ram.r_n_6 ,\ramloop[6].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 ,\ramloop[5].ram.r_n_4 ,\ramloop[5].ram.r_n_5 ,\ramloop[5].ram.r_n_6 ,\ramloop[5].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 (\ramloop[4].ram.r_n_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 (\ramloop[6].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 (\ramloop[8].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 (\ramloop[5].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 (\ramloop[7].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 (\ramloop[10].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 (\ramloop[12].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 (\ramloop[9].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 (\ramloop[11].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 ,\ramloop[7].ram.r_n_4 ,\ramloop[7].ram.r_n_5 ,\ramloop[7].ram.r_n_6 ,\ramloop[7].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ({\ramloop[12].ram.r_n_0 ,\ramloop[12].ram.r_n_1 ,\ramloop[12].ram.r_n_2 ,\ramloop[12].ram.r_n_3 ,\ramloop[12].ram.r_n_4 ,\ramloop[12].ram.r_n_5 ,\ramloop[12].ram.r_n_6 ,\ramloop[12].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ({\ramloop[11].ram.r_n_0 ,\ramloop[11].ram.r_n_1 ,\ramloop[11].ram.r_n_2 ,\ramloop[11].ram.r_n_3 ,\ramloop[11].ram.r_n_4 ,\ramloop[11].ram.r_n_5 ,\ramloop[11].ram.r_n_6 ,\ramloop[11].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 (ram_doutb),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 (\ramloop[2].ram.r_n_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 (\ramloop[3].ram.r_n_0 ),
        .DOBDO({\ramloop[13].ram.r_n_0 ,\ramloop[13].ram.r_n_1 ,\ramloop[13].ram.r_n_2 ,\ramloop[13].ram.r_n_3 ,\ramloop[13].ram.r_n_4 ,\ramloop[13].ram.r_n_5 ,\ramloop[13].ram.r_n_6 ,\ramloop[13].ram.r_n_7 }),
        .DOPBDOP(\ramloop[13].ram.r_n_8 ),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] [15:11]));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized17 \ramloop[0].ram.r 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q({Q[27:13],Q[0]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[16] [14:0]),
        .\gstage1.q_dly_reg[0] (ram_doutb),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized27 \ramloop[10].ram.r 
       (.ENA_I_12(ENA_I_12),
        .ENB_I_13(ENB_I_13),
        .Q(Q[24:4]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[11] ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\gstage1.q_dly_reg[12] (\ramloop[10].ram.r_n_8 ),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized28 \ramloop[11].ram.r 
       (.ENA_I_14(ENA_I_14),
        .ENB_I_15(ENB_I_15),
        .Q(Q[24:4]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[11] ({\ramloop[11].ram.r_n_0 ,\ramloop[11].ram.r_n_1 ,\ramloop[11].ram.r_n_2 ,\ramloop[11].ram.r_n_3 ,\ramloop[11].ram.r_n_4 ,\ramloop[11].ram.r_n_5 ,\ramloop[11].ram.r_n_6 ,\ramloop[11].ram.r_n_7 }),
        .\gstage1.q_dly_reg[12] (\ramloop[11].ram.r_n_8 ),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized29 \ramloop[12].ram.r 
       (.ENA_I_16(ENA_I_16),
        .ENB_I_17(ENB_I_17),
        .Q(Q[24:4]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[11] ({\ramloop[12].ram.r_n_0 ,\ramloop[12].ram.r_n_1 ,\ramloop[12].ram.r_n_2 ,\ramloop[12].ram.r_n_3 ,\ramloop[12].ram.r_n_4 ,\ramloop[12].ram.r_n_5 ,\ramloop[12].ram.r_n_6 ,\ramloop[12].ram.r_n_7 }),
        .\gstage1.q_dly_reg[12] (\ramloop[12].ram.r_n_8 ),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized30 \ramloop[13].ram.r 
       (.DOBDO({\ramloop[13].ram.r_n_0 ,\ramloop[13].ram.r_n_1 ,\ramloop[13].ram.r_n_2 ,\ramloop[13].ram.r_n_3 ,\ramloop[13].ram.r_n_4 ,\ramloop[13].ram.r_n_5 ,\ramloop[13].ram.r_n_6 ,\ramloop[13].ram.r_n_7 }),
        .DOPBDOP(\ramloop[13].ram.r_n_8 ),
        .ENA_I_18(ENA_I_18),
        .ENB_I_19(ENB_I_19),
        .Q(Q[23:4]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[11] (\gfwd_mode.storage_data1_reg[16] [10:0]),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized18 \ramloop[1].ram.r 
       (.ENA_I_0(ENA_I_0),
        .ENB_I_1(ENB_I_1),
        .Q({Q[24:13],Q[3:0]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[3] ({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 ,\ramloop[1].ram.r_n_2 ,\ramloop[1].ram.r_n_3 }),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized19 \ramloop[2].ram.r 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q({Q[27:13],Q[1]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[16] [14:0]),
        .\gstage1.q_dly_reg[1] (\ramloop[2].ram.r_n_0 ),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized20 \ramloop[3].ram.r 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q({Q[27:13],Q[2]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[16] [14:0]),
        .\gstage1.q_dly_reg[2] (\ramloop[3].ram.r_n_0 ),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized21 \ramloop[4].ram.r 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q({Q[27:13],Q[3]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[16] [14:0]),
        .\gstage1.q_dly_reg[3] (\ramloop[4].ram.r_n_0 ),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized22 \ramloop[5].ram.r 
       (.ENA_I_2(ENA_I_2),
        .ENB_I_3(ENB_I_3),
        .Q(Q[24:4]),
        .\SAFETY_CKT_GEN.POR_A_reg (\ramloop[5].ram.r_n_9 ),
        .\SAFETY_CKT_GEN.POR_A_reg_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[11] ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 ,\ramloop[5].ram.r_n_4 ,\ramloop[5].ram.r_n_5 ,\ramloop[5].ram.r_n_6 ,\ramloop[5].ram.r_n_7 }),
        .\gstage1.q_dly_reg[12] (\ramloop[5].ram.r_n_8 ),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized23 \ramloop[6].ram.r 
       (.ENA_I_4(ENA_I_4),
        .ENB_I_5(ENB_I_5),
        .Q(Q[24:4]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[11] ({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 ,\ramloop[6].ram.r_n_4 ,\ramloop[6].ram.r_n_5 ,\ramloop[6].ram.r_n_6 ,\ramloop[6].ram.r_n_7 }),
        .\gstage1.q_dly_reg[12] (\ramloop[6].ram.r_n_8 ),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized24 \ramloop[7].ram.r 
       (.ENA_I_6(ENA_I_6),
        .ENB_I_7(ENB_I_7),
        .Q(Q[24:4]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[11] ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 ,\ramloop[7].ram.r_n_4 ,\ramloop[7].ram.r_n_5 ,\ramloop[7].ram.r_n_6 ,\ramloop[7].ram.r_n_7 }),
        .\gstage1.q_dly_reg[12] (\ramloop[7].ram.r_n_8 ),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized25 \ramloop[8].ram.r 
       (.ENA_I_8(ENA_I_8),
        .ENB_I_9(ENB_I_9),
        .Q(Q[24:4]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[11] ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\gstage1.q_dly_reg[12] (\ramloop[8].ram.r_n_8 ),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized26 \ramloop[9].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I_10(ENA_I_10),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I_11(ENB_I_11),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q[24:4]),
        .\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] (\ramloop[5].ram.r_n_9 ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[11] ({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .\gstage1.q_dly_reg[12] (\ramloop[9].ram.r_n_8 ),
        .ram_rstram_b_2(ram_rstram_b_2),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized2
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    DIN,
    WEBWE,
    out,
    mcpf_to_argen_tvalid);
  output [13:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]DIN;
  input [0:0]WEBWE;
  input out;
  input mcpf_to_argen_tvalid;

  wire [13:0]D;
  wire [14:0]DIN;
  wire ENB_I;
  wire ENB_dly_D;
  wire [0:0]WEBWE;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire mcpf_to_argen_tvalid;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized31 \ramloop[0].ram.r 
       (.D(D),
        .DIN(DIN),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized0
   (D,
    bram_rd_en,
    \gfwd_mode.storage_data1_reg[16] ,
    aclk,
    p_2_out,
    DOBDO,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ,
    DOPBDOP,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 );
  output [14:0]D;
  input bram_rd_en;
  input [4:0]\gfwd_mode.storage_data1_reg[16] ;
  input aclk;
  input [8:0]p_2_out;
  input [7:0]DOBDO;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ;
  input [0:0]DOPBDOP;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 ;

  wire [14:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ;
  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire aclk;
  wire bram_rd_en;
  wire [4:0]\gfwd_mode.storage_data1_reg[16] ;
  wire \gstage1.q_dly[10]_i_2_n_0 ;
  wire \gstage1.q_dly[10]_i_3_n_0 ;
  wire \gstage1.q_dly[11]_i_2_n_0 ;
  wire \gstage1.q_dly[11]_i_3_n_0 ;
  wire \gstage1.q_dly[12]_i_2_n_0 ;
  wire \gstage1.q_dly[12]_i_3_n_0 ;
  wire \gstage1.q_dly[13]_i_2_n_0 ;
  wire \gstage1.q_dly[13]_i_3_n_0 ;
  wire \gstage1.q_dly[14]_i_2_n_0 ;
  wire \gstage1.q_dly[14]_i_3_n_0 ;
  wire \gstage1.q_dly[14]_i_4_n_0 ;
  wire \gstage1.q_dly[6]_i_2_n_0 ;
  wire \gstage1.q_dly[6]_i_3_n_0 ;
  wire \gstage1.q_dly[7]_i_2_n_0 ;
  wire \gstage1.q_dly[7]_i_3_n_0 ;
  wire \gstage1.q_dly[8]_i_2_n_0 ;
  wire \gstage1.q_dly[8]_i_3_n_0 ;
  wire \gstage1.q_dly[9]_i_2_n_0 ;
  wire \gstage1.q_dly[9]_i_3_n_0 ;
  wire [8:0]p_2_out;
  wire [4:0]sel_pipe;

  LUT5 #(
    .INIT(32'h04FF0400)) 
    \gstage1.q_dly[0]_i_1 
       (.I0(sel_pipe[3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 [0]),
        .I2(sel_pipe[2]),
        .I3(sel_pipe[4]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[10]_i_1 
       (.I0(\gstage1.q_dly[10]_i_2_n_0 ),
        .I1(\gstage1.q_dly[14]_i_3_n_0 ),
        .I2(p_2_out[4]),
        .I3(\gstage1.q_dly[10]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[10]_i_2 
       (.I0(DOBDO[4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [4]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [4]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [4]),
        .O(\gstage1.q_dly[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[10]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [4]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [4]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [4]),
        .O(\gstage1.q_dly[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[11]_i_1 
       (.I0(\gstage1.q_dly[11]_i_2_n_0 ),
        .I1(\gstage1.q_dly[14]_i_3_n_0 ),
        .I2(p_2_out[5]),
        .I3(\gstage1.q_dly[11]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[11]_i_2 
       (.I0(DOBDO[5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [5]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [5]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [5]),
        .O(\gstage1.q_dly[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[11]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [5]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [5]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [5]),
        .O(\gstage1.q_dly[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[12]_i_1 
       (.I0(\gstage1.q_dly[12]_i_2_n_0 ),
        .I1(\gstage1.q_dly[14]_i_3_n_0 ),
        .I2(p_2_out[6]),
        .I3(\gstage1.q_dly[12]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[12]_i_2 
       (.I0(DOBDO[6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [6]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [6]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [6]),
        .O(\gstage1.q_dly[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[12]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [6]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [6]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [6]),
        .O(\gstage1.q_dly[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[13]_i_1 
       (.I0(\gstage1.q_dly[13]_i_2_n_0 ),
        .I1(\gstage1.q_dly[14]_i_3_n_0 ),
        .I2(p_2_out[7]),
        .I3(\gstage1.q_dly[13]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[13]_i_2 
       (.I0(DOBDO[7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [7]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [7]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [7]),
        .O(\gstage1.q_dly[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[13]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [7]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [7]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [7]),
        .O(\gstage1.q_dly[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[14]_i_1 
       (.I0(\gstage1.q_dly[14]_i_2_n_0 ),
        .I1(\gstage1.q_dly[14]_i_3_n_0 ),
        .I2(p_2_out[8]),
        .I3(\gstage1.q_dly[14]_i_4_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[14]_i_2 
       (.I0(DOPBDOP),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ),
        .O(\gstage1.q_dly[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \gstage1.q_dly[14]_i_3 
       (.I0(sel_pipe[2]),
        .I1(sel_pipe[1]),
        .I2(sel_pipe[4]),
        .I3(sel_pipe[3]),
        .I4(sel_pipe[0]),
        .O(\gstage1.q_dly[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[14]_i_4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ),
        .O(\gstage1.q_dly[14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \gstage1.q_dly[1]_i_1 
       (.I0(sel_pipe[3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 [1]),
        .I2(sel_pipe[2]),
        .I3(sel_pipe[4]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \gstage1.q_dly[2]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram [0]),
        .I1(sel_pipe[3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(sel_pipe[4]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \gstage1.q_dly[3]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram [1]),
        .I1(sel_pipe[3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(sel_pipe[4]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \gstage1.q_dly[4]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram [2]),
        .I1(sel_pipe[3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(sel_pipe[4]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \gstage1.q_dly[5]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram [3]),
        .I1(sel_pipe[3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(sel_pipe[4]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[6]_i_1 
       (.I0(\gstage1.q_dly[6]_i_2_n_0 ),
        .I1(\gstage1.q_dly[14]_i_3_n_0 ),
        .I2(p_2_out[0]),
        .I3(\gstage1.q_dly[6]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[6]_i_2 
       (.I0(DOBDO[0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [0]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [0]),
        .O(\gstage1.q_dly[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[6]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [0]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [0]),
        .O(\gstage1.q_dly[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[7]_i_1 
       (.I0(\gstage1.q_dly[7]_i_2_n_0 ),
        .I1(\gstage1.q_dly[14]_i_3_n_0 ),
        .I2(p_2_out[1]),
        .I3(\gstage1.q_dly[7]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[7]_i_2 
       (.I0(DOBDO[1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [1]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [1]),
        .O(\gstage1.q_dly[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[7]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [1]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [1]),
        .O(\gstage1.q_dly[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[8]_i_1 
       (.I0(\gstage1.q_dly[8]_i_2_n_0 ),
        .I1(\gstage1.q_dly[14]_i_3_n_0 ),
        .I2(p_2_out[2]),
        .I3(\gstage1.q_dly[8]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[8]_i_2 
       (.I0(DOBDO[2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [2]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [2]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [2]),
        .O(\gstage1.q_dly[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[8]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [2]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [2]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [2]),
        .O(\gstage1.q_dly[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[9]_i_1 
       (.I0(\gstage1.q_dly[9]_i_2_n_0 ),
        .I1(\gstage1.q_dly[14]_i_3_n_0 ),
        .I2(p_2_out[3]),
        .I3(\gstage1.q_dly[9]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[9]_i_2 
       (.I0(DOBDO[3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [3]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [3]),
        .O(\gstage1.q_dly[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[9]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [3]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [3]),
        .O(\gstage1.q_dly[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [0]),
        .Q(sel_pipe[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [1]),
        .Q(sel_pipe[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [2]),
        .Q(sel_pipe[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[3] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [3]),
        .Q(sel_pipe[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [4]),
        .Q(sel_pipe[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized2
   (D,
    bram_rd_en,
    \gfwd_mode.storage_data1_reg[16] ,
    aclk,
    DOBDO,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ,
    DOPBDOP,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 );
  output [12:0]D;
  input bram_rd_en;
  input [4:0]\gfwd_mode.storage_data1_reg[16] ;
  input aclk;
  input [7:0]DOBDO;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ;
  input [0:0]DOPBDOP;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 ;

  wire [12:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ;
  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire aclk;
  wire bram_rd_en;
  wire [4:0]\gfwd_mode.storage_data1_reg[16] ;
  wire \gstage1.q_dly[10]_i_2_n_0 ;
  wire \gstage1.q_dly[10]_i_3_n_0 ;
  wire \gstage1.q_dly[11]_i_2_n_0 ;
  wire \gstage1.q_dly[11]_i_3_n_0 ;
  wire \gstage1.q_dly[12]_i_2_n_0 ;
  wire \gstage1.q_dly[12]_i_3_n_0 ;
  wire \gstage1.q_dly[12]_i_4_n_0 ;
  wire \gstage1.q_dly[4]_i_2_n_0 ;
  wire \gstage1.q_dly[4]_i_3_n_0 ;
  wire \gstage1.q_dly[5]_i_2_n_0 ;
  wire \gstage1.q_dly[5]_i_3_n_0 ;
  wire \gstage1.q_dly[6]_i_2_n_0 ;
  wire \gstage1.q_dly[6]_i_3_n_0 ;
  wire \gstage1.q_dly[7]_i_2_n_0 ;
  wire \gstage1.q_dly[7]_i_3_n_0 ;
  wire \gstage1.q_dly[8]_i_2_n_0 ;
  wire \gstage1.q_dly[8]_i_3_n_0 ;
  wire \gstage1.q_dly[9]_i_2_n_0 ;
  wire \gstage1.q_dly[9]_i_3_n_0 ;
  wire [4:0]sel_pipe;

  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \gstage1.q_dly[0]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram [0]),
        .I1(sel_pipe[3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(sel_pipe[4]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[10]_i_1 
       (.I0(\gstage1.q_dly[10]_i_2_n_0 ),
        .I1(\gstage1.q_dly[12]_i_3_n_0 ),
        .I2(DOBDO[6]),
        .I3(\gstage1.q_dly[10]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[10]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [6]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [6]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [6]),
        .O(\gstage1.q_dly[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[10]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [6]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [6]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [6]),
        .O(\gstage1.q_dly[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[11]_i_1 
       (.I0(\gstage1.q_dly[11]_i_2_n_0 ),
        .I1(\gstage1.q_dly[12]_i_3_n_0 ),
        .I2(DOBDO[7]),
        .I3(\gstage1.q_dly[11]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[11]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [7]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [7]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [7]),
        .O(\gstage1.q_dly[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[11]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [7]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [7]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [7]),
        .O(\gstage1.q_dly[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[12]_i_1 
       (.I0(\gstage1.q_dly[12]_i_2_n_0 ),
        .I1(\gstage1.q_dly[12]_i_3_n_0 ),
        .I2(DOPBDOP),
        .I3(\gstage1.q_dly[12]_i_4_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[12]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ),
        .O(\gstage1.q_dly[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \gstage1.q_dly[12]_i_3 
       (.I0(sel_pipe[2]),
        .I1(sel_pipe[1]),
        .I2(sel_pipe[4]),
        .I3(sel_pipe[3]),
        .I4(sel_pipe[0]),
        .O(\gstage1.q_dly[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[12]_i_4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 ),
        .O(\gstage1.q_dly[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \gstage1.q_dly[1]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram [1]),
        .I1(sel_pipe[3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(sel_pipe[4]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \gstage1.q_dly[2]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram [2]),
        .I1(sel_pipe[3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(sel_pipe[4]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \gstage1.q_dly[3]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram [3]),
        .I1(sel_pipe[3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(sel_pipe[4]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[4]_i_1 
       (.I0(\gstage1.q_dly[4]_i_2_n_0 ),
        .I1(\gstage1.q_dly[12]_i_3_n_0 ),
        .I2(DOBDO[0]),
        .I3(\gstage1.q_dly[4]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[4]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [0]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [0]),
        .O(\gstage1.q_dly[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[4]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [0]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [0]),
        .O(\gstage1.q_dly[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[5]_i_1 
       (.I0(\gstage1.q_dly[5]_i_2_n_0 ),
        .I1(\gstage1.q_dly[12]_i_3_n_0 ),
        .I2(DOBDO[1]),
        .I3(\gstage1.q_dly[5]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[5]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [1]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [1]),
        .O(\gstage1.q_dly[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[5]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [1]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [1]),
        .O(\gstage1.q_dly[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[6]_i_1 
       (.I0(\gstage1.q_dly[6]_i_2_n_0 ),
        .I1(\gstage1.q_dly[12]_i_3_n_0 ),
        .I2(DOBDO[2]),
        .I3(\gstage1.q_dly[6]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[6]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [2]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [2]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [2]),
        .O(\gstage1.q_dly[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[6]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [2]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [2]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [2]),
        .O(\gstage1.q_dly[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[7]_i_1 
       (.I0(\gstage1.q_dly[7]_i_2_n_0 ),
        .I1(\gstage1.q_dly[12]_i_3_n_0 ),
        .I2(DOBDO[3]),
        .I3(\gstage1.q_dly[7]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[7]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [3]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [3]),
        .O(\gstage1.q_dly[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[7]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [3]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [3]),
        .O(\gstage1.q_dly[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[8]_i_1 
       (.I0(\gstage1.q_dly[8]_i_2_n_0 ),
        .I1(\gstage1.q_dly[12]_i_3_n_0 ),
        .I2(DOBDO[4]),
        .I3(\gstage1.q_dly[8]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[8]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [4]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [4]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [4]),
        .O(\gstage1.q_dly[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[8]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [4]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [4]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [4]),
        .O(\gstage1.q_dly[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[9]_i_1 
       (.I0(\gstage1.q_dly[9]_i_2_n_0 ),
        .I1(\gstage1.q_dly[12]_i_3_n_0 ),
        .I2(DOBDO[5]),
        .I3(\gstage1.q_dly[9]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[9]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [5]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [5]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [5]),
        .O(\gstage1.q_dly[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[9]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [5]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [5]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [5]),
        .O(\gstage1.q_dly[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [0]),
        .Q(sel_pipe[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [1]),
        .Q(sel_pipe[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [2]),
        .Q(sel_pipe[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[3] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [3]),
        .Q(sel_pipe[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [4]),
        .Q(sel_pipe[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[33] ,
    E,
    m_axi_wvalid_i,
    out);
  output [32:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]E;
  input m_axi_wvalid_i;
  input out;

  wire [32:0]D;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly;
  wire ENB_dly_D;
  wire POR_B;
  wire [4:0]RSTB_SHFT_REG;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire m_axi_wvalid_i;
  wire out;
  wire p_1_out;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__0 
       (.I0(RSTB_SHFT_REG[4]),
        .I1(RSTB_SHFT_REG[0]),
        .O(p_1_out));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(RSTB_SHFT_REG[0]),
        .R(1'b0));
  (* srl_bus_name = "U0/\inst_vfifo/w_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\inst_vfifo/w_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(RSTB_SHFT_REG[0]),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(RSTB_SHFT_REG[4]),
        .R(1'b0));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.D(D),
        .E(E),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .POR_B(POR_B),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized0
   (\gstage1.q_dly_reg[0] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[0] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[0] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[15] ),
        .\gstage1.q_dly_reg[0] (\gstage1.q_dly_reg[0] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized1
   (\gstage1.q_dly_reg[1] ,
    aclk,
    ENA_I_0,
    ENB_I_1,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[13] );
  output [1:0]\gstage1.q_dly_reg[1] ;
  input aclk;
  input ENA_I_0;
  input ENB_I_1;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [14:0]Q;
  input [12:0]\gfwd_mode.storage_data1_reg[13] ;

  wire ENA_I_0;
  wire ENB_I_1;
  wire [14:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [12:0]\gfwd_mode.storage_data1_reg[13] ;
  wire [1:0]\gstage1.q_dly_reg[1] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized1 \prim_noinit.ram 
       (.ENA_I_0(ENA_I_0),
        .ENB_I_1(ENB_I_1),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[13] (\gfwd_mode.storage_data1_reg[13] ),
        .\gstage1.q_dly_reg[1] (\gstage1.q_dly_reg[1] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized10
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    aclk,
    ENA_I_8,
    ENB_I_9,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  input aclk;
  input ENA_I_8;
  input ENB_I_9;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_8;
  wire ENB_I_9;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized10 \prim_noinit.ram 
       (.ENA_I_8(ENA_I_8),
        .ENB_I_9(ENB_I_9),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[13] (\gstage1.q_dly_reg[13] ),
        .\gstage1.q_dly_reg[14] (\gstage1.q_dly_reg[14] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized11
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    aclk,
    ENA_I_10,
    ENB_I_11,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  input aclk;
  input ENA_I_10;
  input ENB_I_11;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_10;
  wire ENB_I_11;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized11 \prim_noinit.ram 
       (.ENA_I_10(ENA_I_10),
        .ENB_I_11(ENB_I_11),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[13] (\gstage1.q_dly_reg[13] ),
        .\gstage1.q_dly_reg[14] (\gstage1.q_dly_reg[14] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized12
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_dly_D,
    ENB_dly_D,
    aclk,
    ENA_I_12,
    ENB_I_13,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] ,
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] ,
    \wr_rst_reg_reg[15] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output ENA_dly_D;
  output ENB_dly_D;
  input aclk;
  input ENA_I_12;
  input ENB_I_13;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;
  input \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] ;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I_12;
  wire ENA_dly;
  wire ENA_dly_D;
  wire ENB_I_13;
  wire ENB_dly;
  wire ENB_dly_D;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;
  wire [0:0]\wr_rst_reg_reg[15] ;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .Q(ENB_dly),
        .S(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .R(1'b0));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized12 \prim_noinit.ram 
       (.ENA_I_12(ENA_I_12),
        .ENB_I_13(ENB_I_13),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[13] (\gstage1.q_dly_reg[13] ),
        .\gstage1.q_dly_reg[14] (\gstage1.q_dly_reg[14] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized13
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    aclk,
    ENA_I_14,
    ENB_I_15,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  input aclk;
  input ENA_I_14;
  input ENB_I_15;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_14;
  wire ENB_I_15;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized13 \prim_noinit.ram 
       (.ENA_I_14(ENA_I_14),
        .ENB_I_15(ENB_I_15),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[13] (\gstage1.q_dly_reg[13] ),
        .\gstage1.q_dly_reg[14] (\gstage1.q_dly_reg[14] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized14
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    aclk,
    ENA_I_16,
    ENB_I_17,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  input aclk;
  input ENA_I_16;
  input ENB_I_17;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_16;
  wire ENB_I_17;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized14 \prim_noinit.ram 
       (.ENA_I_16(ENA_I_16),
        .ENB_I_17(ENB_I_17),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[13] (\gstage1.q_dly_reg[13] ),
        .\gstage1.q_dly_reg[14] (\gstage1.q_dly_reg[14] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized15
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    aclk,
    ENA_I_18,
    ENB_I_19,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  input aclk;
  input ENA_I_18;
  input ENB_I_19;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_18;
  wire ENB_I_19;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized15 \prim_noinit.ram 
       (.ENA_I_18(ENA_I_18),
        .ENB_I_19(ENB_I_19),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[13] (\gstage1.q_dly_reg[13] ),
        .\gstage1.q_dly_reg[14] (\gstage1.q_dly_reg[14] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized16
   (p_2_out,
    aclk,
    ENA_I_20,
    ENB_I_21,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[11] );
  output [8:0]p_2_out;
  input aclk;
  input ENA_I_20;
  input ENB_I_21;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [19:0]Q;
  input [10:0]\gfwd_mode.storage_data1_reg[11] ;

  wire ENA_I_20;
  wire ENB_I_21;
  wire [19:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [10:0]\gfwd_mode.storage_data1_reg[11] ;
  wire [8:0]p_2_out;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized16 \prim_noinit.ram 
       (.ENA_I_20(ENA_I_20),
        .ENB_I_21(ENB_I_21),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[11] (\gfwd_mode.storage_data1_reg[11] ),
        .p_2_out(p_2_out),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized17
   (\gstage1.q_dly_reg[0] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[0] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[0] ;
  wire ram_rstram_b_2;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized17 \prim_noinit.ram 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[15] ),
        .\gstage1.q_dly_reg[0] (\gstage1.q_dly_reg[0] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized18
   (\gstage1.q_dly_reg[3] ,
    aclk,
    ENA_I_0,
    ENB_I_1,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [3:0]\gstage1.q_dly_reg[3] ;
  input aclk;
  input ENA_I_0;
  input ENB_I_1;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [15:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_0;
  wire ENB_I_1;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [3:0]\gstage1.q_dly_reg[3] ;
  wire ram_rstram_b_2;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized18 \prim_noinit.ram 
       (.ENA_I_0(ENA_I_0),
        .ENB_I_1(ENB_I_1),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[3] (\gstage1.q_dly_reg[3] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized19
   (\gstage1.q_dly_reg[1] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[1] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[1] ;
  wire ram_rstram_b_2;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized19 \prim_noinit.ram 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[15] ),
        .\gstage1.q_dly_reg[1] (\gstage1.q_dly_reg[1] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized2
   (\gstage1.q_dly_reg[1] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[1] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[1] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized2 \prim_noinit.ram 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[15] ),
        .\gstage1.q_dly_reg[1] (\gstage1.q_dly_reg[1] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized20
   (\gstage1.q_dly_reg[2] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[2] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[2] ;
  wire ram_rstram_b_2;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized20 \prim_noinit.ram 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[15] ),
        .\gstage1.q_dly_reg[2] (\gstage1.q_dly_reg[2] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized21
   (\gstage1.q_dly_reg[3] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[3] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[3] ;
  wire ram_rstram_b_2;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized21 \prim_noinit.ram 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[15] ),
        .\gstage1.q_dly_reg[3] (\gstage1.q_dly_reg[3] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized22
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    \SAFETY_CKT_GEN.POR_A_reg ,
    aclk,
    ENA_I_2,
    ENB_I_3,
    \SAFETY_CKT_GEN.POR_A_reg_0 ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  output \SAFETY_CKT_GEN.POR_A_reg ;
  input aclk;
  input ENA_I_2;
  input ENB_I_3;
  input \SAFETY_CKT_GEN.POR_A_reg_0 ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_2;
  wire ENB_I_3;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire \SAFETY_CKT_GEN.POR_A_reg_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;

  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__0 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_A_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized22 \prim_noinit.ram 
       (.ENA_I_2(ENA_I_2),
        .ENB_I_3(ENB_I_3),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg_0 ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[11] (\gstage1.q_dly_reg[11] ),
        .\gstage1.q_dly_reg[12] (\gstage1.q_dly_reg[12] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized23
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_4,
    ENB_I_5,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_4;
  input ENB_I_5;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_4;
  wire ENB_I_5;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized23 \prim_noinit.ram 
       (.ENA_I_4(ENA_I_4),
        .ENB_I_5(ENB_I_5),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[11] (\gstage1.q_dly_reg[11] ),
        .\gstage1.q_dly_reg[12] (\gstage1.q_dly_reg[12] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized24
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_6,
    ENB_I_7,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_6;
  input ENB_I_7;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_6;
  wire ENB_I_7;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized24 \prim_noinit.ram 
       (.ENA_I_6(ENA_I_6),
        .ENB_I_7(ENB_I_7),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[11] (\gstage1.q_dly_reg[11] ),
        .\gstage1.q_dly_reg[12] (\gstage1.q_dly_reg[12] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized25
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_8,
    ENB_I_9,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_8;
  input ENB_I_9;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_8;
  wire ENB_I_9;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized25 \prim_noinit.ram 
       (.ENA_I_8(ENA_I_8),
        .ENB_I_9(ENB_I_9),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[11] (\gstage1.q_dly_reg[11] ),
        .\gstage1.q_dly_reg[12] (\gstage1.q_dly_reg[12] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized26
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_dly_D,
    ENB_dly_D,
    aclk,
    ENA_I_10,
    ENB_I_11,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] ,
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] ,
    \wr_rst_reg_reg[15] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output ENA_dly_D;
  output ENB_dly_D;
  input aclk;
  input ENA_I_10;
  input ENB_I_11;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;
  input \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] ;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I_10;
  wire ENA_dly;
  wire ENA_dly_D;
  wire ENB_I_11;
  wire ENB_dly;
  wire ENB_dly_D;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;
  wire [0:0]\wr_rst_reg_reg[15] ;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .Q(ENB_dly),
        .S(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .R(1'b0));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized26 \prim_noinit.ram 
       (.ENA_I_10(ENA_I_10),
        .ENB_I_11(ENB_I_11),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[11] (\gstage1.q_dly_reg[11] ),
        .\gstage1.q_dly_reg[12] (\gstage1.q_dly_reg[12] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized27
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_12,
    ENB_I_13,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_12;
  input ENB_I_13;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_12;
  wire ENB_I_13;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized27 \prim_noinit.ram 
       (.ENA_I_12(ENA_I_12),
        .ENB_I_13(ENB_I_13),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[11] (\gstage1.q_dly_reg[11] ),
        .\gstage1.q_dly_reg[12] (\gstage1.q_dly_reg[12] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized28
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_14,
    ENB_I_15,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_14;
  input ENB_I_15;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_14;
  wire ENB_I_15;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized28 \prim_noinit.ram 
       (.ENA_I_14(ENA_I_14),
        .ENB_I_15(ENB_I_15),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[11] (\gstage1.q_dly_reg[11] ),
        .\gstage1.q_dly_reg[12] (\gstage1.q_dly_reg[12] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized29
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_16,
    ENB_I_17,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_16;
  input ENB_I_17;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_16;
  wire ENB_I_17;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized29 \prim_noinit.ram 
       (.ENA_I_16(ENA_I_16),
        .ENB_I_17(ENB_I_17),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[11] (\gstage1.q_dly_reg[11] ),
        .\gstage1.q_dly_reg[12] (\gstage1.q_dly_reg[12] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized3
   (\gstage1.q_dly_reg[2] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[2] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[2] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized3 \prim_noinit.ram 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[15] ),
        .\gstage1.q_dly_reg[2] (\gstage1.q_dly_reg[2] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized30
   (DOBDO,
    DOPBDOP,
    aclk,
    ENA_I_18,
    ENB_I_19,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[11] );
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  input aclk;
  input ENA_I_18;
  input ENB_I_19;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [19:0]Q;
  input [10:0]\gfwd_mode.storage_data1_reg[11] ;

  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire ENA_I_18;
  wire ENB_I_19;
  wire [19:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [10:0]\gfwd_mode.storage_data1_reg[11] ;
  wire ram_rstram_b_2;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized30 \prim_noinit.ram 
       (.DOBDO(DOBDO),
        .DOPBDOP(DOPBDOP),
        .ENA_I_18(ENA_I_18),
        .ENB_I_19(ENB_I_19),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[11] (\gfwd_mode.storage_data1_reg[11] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized31
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    DIN,
    WEBWE,
    out,
    mcpf_to_argen_tvalid);
  output [13:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]DIN;
  input [0:0]WEBWE;
  input out;
  input mcpf_to_argen_tvalid;

  wire [13:0]D;
  wire [14:0]DIN;
  wire ENB_I;
  wire ENB_dly;
  wire ENB_dly_D;
  wire POR_B;
  wire [4:0]RSTB_SHFT_REG;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire [0:0]WEBWE;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire mcpf_to_argen_tvalid;
  wire out;
  wire p_1_out;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1 
       (.I0(RSTB_SHFT_REG[4]),
        .I1(RSTB_SHFT_REG[0]),
        .O(p_1_out));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(RSTB_SHFT_REG[0]),
        .R(1'b0));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(RSTB_SHFT_REG[0]),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(RSTB_SHFT_REG[4]),
        .R(1'b0));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized31 \prim_noinit.ram 
       (.D(D),
        .DIN(DIN),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .POR_B(POR_B),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized4
   (\gstage1.q_dly_reg[5] ,
    aclk,
    ENA_I_2,
    ENB_I_3,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [3:0]\gstage1.q_dly_reg[5] ;
  input aclk;
  input ENA_I_2;
  input ENB_I_3;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_2;
  wire ENB_I_3;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [3:0]\gstage1.q_dly_reg[5] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized4 \prim_noinit.ram 
       (.ENA_I_2(ENA_I_2),
        .ENB_I_3(ENB_I_3),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[5] (\gstage1.q_dly_reg[5] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized5
   (\gstage1.q_dly_reg[3] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[3] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[3] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized5 \prim_noinit.ram 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[15] ),
        .\gstage1.q_dly_reg[3] (\gstage1.q_dly_reg[3] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized6
   (\gstage1.q_dly_reg[4] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[4] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[4] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized6 \prim_noinit.ram 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[15] ),
        .\gstage1.q_dly_reg[4] (\gstage1.q_dly_reg[4] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized7
   (\gstage1.q_dly_reg[5] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[5] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[5] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized7 \prim_noinit.ram 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[15] ),
        .\gstage1.q_dly_reg[5] (\gstage1.q_dly_reg[5] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized8
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    \SAFETY_CKT_GEN.POR_A_reg ,
    aclk,
    ENA_I_4,
    ENB_I_5,
    \SAFETY_CKT_GEN.POR_A_reg_0 ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  output \SAFETY_CKT_GEN.POR_A_reg ;
  input aclk;
  input ENA_I_4;
  input ENB_I_5;
  input \SAFETY_CKT_GEN.POR_A_reg_0 ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_4;
  wire ENB_I_5;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire \SAFETY_CKT_GEN.POR_A_reg_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;

  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_A_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized8 \prim_noinit.ram 
       (.ENA_I_4(ENA_I_4),
        .ENB_I_5(ENB_I_5),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg_0 ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[13] (\gstage1.q_dly_reg[13] ),
        .\gstage1.q_dly_reg[14] (\gstage1.q_dly_reg[14] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized9
   (DOBDO,
    DOPBDOP,
    aclk,
    ENA_I_6,
    ENB_I_7,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  input aclk;
  input ENA_I_6;
  input ENB_I_7;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire ENA_I_6;
  wire ENB_I_7;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized9 \prim_noinit.ram 
       (.DOBDO(DOBDO),
        .DOPBDOP(DOPBDOP),
        .ENA_I_6(ENA_I_6),
        .ENB_I_7(ENB_I_7),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper
   (D,
    aclk,
    ENB_I,
    POR_B,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[33] ,
    E,
    ENB_dly_D,
    m_axi_wvalid_i,
    out);
  output [32:0]D;
  input aclk;
  input ENB_I;
  input POR_B;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]E;
  input ENB_dly_D;
  input m_axi_wvalid_i;
  input out;

  wire [32:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 ;
  wire [0:0]E;
  wire ENA_I;
  wire ENB_I;
  wire ENB_dly_D;
  wire POR_B;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire m_axi_wvalid_i;
  wire out;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({\gc0.count_d1_reg[8] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({\gcc0.gc0.count_d1_reg[8] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({\gfwd_mode.storage_data1_reg[33] [15:8],\gfwd_mode.storage_data1_reg[33] [6:0],\gfwd_mode.storage_data1_reg[33] [32]}),
        .DIBDI(\gfwd_mode.storage_data1_reg[33] [31:16]),
        .DIPADIP({1'b0,\gfwd_mode.storage_data1_reg[33] [7]}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({D[16:9],D[7:0]}),
        .DOBDO(D[32:17]),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ,D[8]}),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ENB_I),
        .ENBWREN(ENA_I),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_B),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({E,E,E,E}));
  LUT3 #(
    .INIT(8'hAE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2__0 
       (.I0(ENB_dly_D),
        .I1(m_axi_wvalid_i),
        .I2(out),
        .O(ENA_I));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized0
   (\gstage1.q_dly_reg[0] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[0] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[0] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[15:1]}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[15] }),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:1],\gstage1.q_dly_reg[0] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized1
   (\gstage1.q_dly_reg[1] ,
    aclk,
    ENA_I_0,
    ENB_I_1,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[13] );
  output [1:0]\gstage1.q_dly_reg[1] ;
  input aclk;
  input ENA_I_0;
  input ENB_I_1;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [14:0]Q;
  input [12:0]\gfwd_mode.storage_data1_reg[13] ;

  wire ENA_I_0;
  wire ENB_I_1;
  wire [14:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [12:0]\gfwd_mode.storage_data1_reg[13] ;
  wire [1:0]\gstage1.q_dly_reg[1] ;
  wire ram_rstram_b;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({Q[14:2],1'b0}),
        .ADDRBWRADDR({\gfwd_mode.storage_data1_reg[13] ,1'b0}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[1:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:2],\gstage1.q_dly_reg[1] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ENA_I_0),
        .ENBWREN(ENB_I_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized10
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    aclk,
    ENA_I_8,
    ENB_I_9,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  input aclk;
  input ENA_I_8;
  input ENB_I_9;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_8;
  wire ENB_I_9;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[13] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[14] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_8),
        .ENBWREN(ENB_I_9),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized11
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    aclk,
    ENA_I_10,
    ENB_I_11,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  input aclk;
  input ENA_I_10;
  input ENB_I_11;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_10;
  wire ENB_I_11;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[13] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[14] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_10),
        .ENBWREN(ENB_I_11),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized12
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    aclk,
    ENA_I_12,
    ENB_I_13,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  input aclk;
  input ENA_I_12;
  input ENB_I_13;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_12;
  wire ENB_I_13;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[13] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[14] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_12),
        .ENBWREN(ENB_I_13),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized13
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    aclk,
    ENA_I_14,
    ENB_I_15,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  input aclk;
  input ENA_I_14;
  input ENB_I_15;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_14;
  wire ENB_I_15;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[13] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[14] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_14),
        .ENBWREN(ENB_I_15),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized14
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    aclk,
    ENA_I_16,
    ENB_I_17,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  input aclk;
  input ENA_I_16;
  input ENB_I_17;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_16;
  wire ENB_I_17;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[13] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[14] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_16),
        .ENBWREN(ENB_I_17),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized15
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    aclk,
    ENA_I_18,
    ENB_I_19,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  input aclk;
  input ENA_I_18;
  input ENB_I_19;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_18;
  wire ENB_I_19;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[13] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[14] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_18),
        .ENBWREN(ENB_I_19),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized16
   (p_2_out,
    aclk,
    ENA_I_20,
    ENB_I_21,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[11] );
  output [8:0]p_2_out;
  input aclk;
  input ENA_I_20;
  input ENB_I_21;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [19:0]Q;
  input [10:0]\gfwd_mode.storage_data1_reg[11] ;

  wire ENA_I_20;
  wire ENB_I_21;
  wire [19:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [10:0]\gfwd_mode.storage_data1_reg[11] ;
  wire [8:0]p_2_out;
  wire ram_rstram_b;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({Q[19:9],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({\gfwd_mode.storage_data1_reg[11] ,1'b0,1'b0,1'b0}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:8],p_2_out[7:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1],p_2_out[8]}),
        .ENARDEN(ENA_I_20),
        .ENBWREN(ENB_I_21),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized17
   (\gstage1.q_dly_reg[0] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[0] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[0] ;
  wire ram_rstram_b_2;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[15:1]}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[15] }),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:1],\gstage1.q_dly_reg[0] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized18
   (\gstage1.q_dly_reg[3] ,
    aclk,
    ENA_I_0,
    ENB_I_1,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [3:0]\gstage1.q_dly_reg[3] ;
  input aclk;
  input ENA_I_0;
  input ENB_I_1;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [15:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_0;
  wire ENB_I_1;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [3:0]\gstage1.q_dly_reg[3] ;
  wire ram_rstram_b_2;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:4]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({Q[15:4],1'b0,1'b0}),
        .ADDRBWRADDR({\gfwd_mode.storage_data1_reg[12] ,1'b0,1'b0}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[3:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:4],\gstage1.q_dly_reg[3] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ENA_I_0),
        .ENBWREN(ENB_I_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized19
   (\gstage1.q_dly_reg[1] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[1] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[1] ;
  wire ram_rstram_b_2;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[15:1]}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[15] }),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:1],\gstage1.q_dly_reg[1] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized2
   (\gstage1.q_dly_reg[1] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[1] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[1] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[15:1]}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[15] }),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:1],\gstage1.q_dly_reg[1] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized20
   (\gstage1.q_dly_reg[2] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[2] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[2] ;
  wire ram_rstram_b_2;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[15:1]}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[15] }),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:1],\gstage1.q_dly_reg[2] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized21
   (\gstage1.q_dly_reg[3] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[3] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[3] ;
  wire ram_rstram_b_2;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[15:1]}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[15] }),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:1],\gstage1.q_dly_reg[3] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized22
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_2,
    ENB_I_3,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_2;
  input ENB_I_3;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_2;
  wire ENB_I_3;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[11] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[12] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_2),
        .ENBWREN(ENB_I_3),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized23
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_4,
    ENB_I_5,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_4;
  input ENB_I_5;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_4;
  wire ENB_I_5;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[11] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[12] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_4),
        .ENBWREN(ENB_I_5),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized24
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_6,
    ENB_I_7,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_6;
  input ENB_I_7;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_6;
  wire ENB_I_7;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[11] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[12] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_6),
        .ENBWREN(ENB_I_7),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized25
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_8,
    ENB_I_9,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_8;
  input ENB_I_9;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_8;
  wire ENB_I_9;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[11] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[12] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_8),
        .ENBWREN(ENB_I_9),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized26
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_10,
    ENB_I_11,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_10;
  input ENB_I_11;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_10;
  wire ENB_I_11;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[11] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[12] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_10),
        .ENBWREN(ENB_I_11),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized27
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_12,
    ENB_I_13,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_12;
  input ENB_I_13;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_12;
  wire ENB_I_13;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[11] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[12] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_12),
        .ENBWREN(ENB_I_13),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized28
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_14,
    ENB_I_15,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_14;
  input ENB_I_15;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_14;
  wire ENB_I_15;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[11] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[12] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_14),
        .ENBWREN(ENB_I_15),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized29
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_16,
    ENB_I_17,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_16;
  input ENB_I_17;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_16;
  wire ENB_I_17;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[11] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[12] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_16),
        .ENBWREN(ENB_I_17),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized3
   (\gstage1.q_dly_reg[2] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[2] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[2] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[15:1]}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[15] }),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:1],\gstage1.q_dly_reg[2] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized30
   (DOBDO,
    DOPBDOP,
    aclk,
    ENA_I_18,
    ENB_I_19,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[11] );
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  input aclk;
  input ENA_I_18;
  input ENB_I_19;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [19:0]Q;
  input [10:0]\gfwd_mode.storage_data1_reg[11] ;

  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire ENA_I_18;
  wire ENB_I_19;
  wire [19:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [10:0]\gfwd_mode.storage_data1_reg[11] ;
  wire ram_rstram_b_2;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({Q[19:9],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({\gfwd_mode.storage_data1_reg[11] ,1'b0,1'b0,1'b0}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:8],DOBDO}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1],DOPBDOP}),
        .ENARDEN(ENA_I_18),
        .ENBWREN(ENB_I_19),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized31
   (D,
    aclk,
    ENB_I,
    POR_B,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    DIN,
    WEBWE,
    ENB_dly_D,
    out,
    mcpf_to_argen_tvalid);
  output [13:0]D;
  input aclk;
  input ENB_I;
  input POR_B;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]DIN;
  input [0:0]WEBWE;
  input ENB_dly_D;
  input out;
  input mcpf_to_argen_tvalid;

  wire [13:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9 ;
  wire [14:0]DIN;
  wire ENA_I;
  wire ENB_I;
  wire ENB_dly_D;
  wire POR_B;
  wire [0:0]WEBWE;
  wire aclk;
  wire [13:13]doutb;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire mcpf_to_argen_tvalid;
  wire out;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({\gc0.count_d1_reg[8] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({\gcc0.gc0.count_d1_reg[8] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,DIN[7:4],1'b0,1'b0,1'b0,1'b0,DIN[3:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,DIN[14:12],1'b0,1'b0,1'b0,1'b0,DIN[11:8]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3 ,D[7:4],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11 ,D[3:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20 ,D[13],doutb,D[12],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27 ,D[11:8]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ENB_I),
        .ENBWREN(ENA_I),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_B),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT3 #(
    .INIT(8'hBA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2 
       (.I0(ENB_dly_D),
        .I1(out),
        .I2(mcpf_to_argen_tvalid),
        .O(ENA_I));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized4
   (\gstage1.q_dly_reg[5] ,
    aclk,
    ENA_I_2,
    ENB_I_3,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [3:0]\gstage1.q_dly_reg[5] ;
  input aclk;
  input ENA_I_2;
  input ENB_I_3;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_2;
  wire ENB_I_3;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [3:0]\gstage1.q_dly_reg[5] ;
  wire ram_rstram_b;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:4]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({Q[15:4],1'b0,1'b0}),
        .ADDRBWRADDR({\gfwd_mode.storage_data1_reg[12] ,1'b0,1'b0}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[3:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:4],\gstage1.q_dly_reg[5] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ENA_I_2),
        .ENBWREN(ENB_I_3),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized5
   (\gstage1.q_dly_reg[3] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[3] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[3] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[15:1]}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[15] }),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:1],\gstage1.q_dly_reg[3] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized6
   (\gstage1.q_dly_reg[4] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[4] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[4] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[15:1]}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[15] }),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:1],\gstage1.q_dly_reg[4] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized7
   (\gstage1.q_dly_reg[5] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[5] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[5] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[15:1]}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[15] }),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:1],\gstage1.q_dly_reg[5] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized8
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    aclk,
    ENA_I_4,
    ENB_I_5,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  input aclk;
  input ENA_I_4;
  input ENB_I_5;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_4;
  wire ENB_I_5;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[13] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[14] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_4),
        .ENBWREN(ENB_I_5),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized9
   (DOBDO,
    DOPBDOP,
    aclk,
    ENA_I_6,
    ENB_I_7,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  input aclk;
  input ENA_I_6;
  input ENB_I_7;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire ENA_I_6;
  wire ENB_I_7;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],DOBDO}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],DOPBDOP}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_6),
        .ENBWREN(ENB_I_7),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[33] ,
    E,
    m_axi_wvalid_i,
    out);
  output [32:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]E;
  input m_axi_wvalid_i;
  input out;

  wire [32:0]D;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire m_axi_wvalid_i;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr \valid.cstr 
       (.D(D),
        .E(E),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized0
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_dly_D,
    ENB_dly_D,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[16] ,
    ENA_I_0,
    ENB_I_1,
    ENA_I_2,
    ENB_I_3,
    ENA_I_4,
    ENB_I_5,
    ENA_I_6,
    ENB_I_7,
    ENA_I_8,
    ENB_I_9,
    ENA_I_10,
    ENB_I_11,
    ENA_I_12,
    ENB_I_13,
    ENA_I_14,
    ENB_I_15,
    ENA_I_16,
    ENB_I_17,
    ENA_I_18,
    ENB_I_19,
    ENA_I_20,
    ENB_I_21,
    \wr_rst_reg_reg[15] ,
    bram_rd_en);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output ENA_dly_D;
  output ENB_dly_D;
  output [14:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b;
  input [29:0]Q;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input ENA_I_0;
  input ENB_I_1;
  input ENA_I_2;
  input ENB_I_3;
  input ENA_I_4;
  input ENB_I_5;
  input ENA_I_6;
  input ENB_I_7;
  input ENA_I_8;
  input ENB_I_9;
  input ENA_I_10;
  input ENB_I_11;
  input ENA_I_12;
  input ENB_I_13;
  input ENA_I_14;
  input ENB_I_15;
  input ENA_I_16;
  input ENB_I_17;
  input ENA_I_18;
  input ENB_I_19;
  input ENA_I_20;
  input ENB_I_21;
  input [0:0]\wr_rst_reg_reg[15] ;
  input bram_rd_en;

  wire [14:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_10;
  wire ENA_I_12;
  wire ENA_I_14;
  wire ENA_I_16;
  wire ENA_I_18;
  wire ENA_I_2;
  wire ENA_I_20;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_I_8;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_1;
  wire ENB_I_11;
  wire ENB_I_13;
  wire ENB_I_15;
  wire ENB_I_17;
  wire ENB_I_19;
  wire ENB_I_21;
  wire ENB_I_3;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_I_9;
  wire ENB_dly_D;
  wire [29:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire ram_rstram_b;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized0 \valid.cstr 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_10(ENA_I_10),
        .ENA_I_12(ENA_I_12),
        .ENA_I_14(ENA_I_14),
        .ENA_I_16(ENA_I_16),
        .ENA_I_18(ENA_I_18),
        .ENA_I_2(ENA_I_2),
        .ENA_I_20(ENA_I_20),
        .ENA_I_4(ENA_I_4),
        .ENA_I_6(ENA_I_6),
        .ENA_I_8(ENA_I_8),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .ENB_I_1(ENB_I_1),
        .ENB_I_11(ENB_I_11),
        .ENB_I_13(ENB_I_13),
        .ENB_I_15(ENB_I_15),
        .ENB_I_17(ENB_I_17),
        .ENB_I_19(ENB_I_19),
        .ENB_I_21(ENB_I_21),
        .ENB_I_3(ENB_I_3),
        .ENB_I_5(ENB_I_5),
        .ENB_I_7(ENB_I_7),
        .ENB_I_9(ENB_I_9),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .ram_rstram_b(ram_rstram_b),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized1
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_dly_D,
    ENB_dly_D,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[16] ,
    ENA_I_0,
    ENB_I_1,
    ENA_I_2,
    ENB_I_3,
    ENA_I_4,
    ENB_I_5,
    ENA_I_6,
    ENB_I_7,
    ENA_I_8,
    ENB_I_9,
    ENA_I_10,
    ENB_I_11,
    ENA_I_12,
    ENB_I_13,
    ENA_I_14,
    ENB_I_15,
    ENA_I_16,
    ENB_I_17,
    ENA_I_18,
    ENB_I_19,
    \wr_rst_reg_reg[15] ,
    bram_rd_en);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output ENA_dly_D;
  output ENB_dly_D;
  output [12:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b_2;
  input [27:0]Q;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input ENA_I_0;
  input ENB_I_1;
  input ENA_I_2;
  input ENB_I_3;
  input ENA_I_4;
  input ENB_I_5;
  input ENA_I_6;
  input ENB_I_7;
  input ENA_I_8;
  input ENB_I_9;
  input ENA_I_10;
  input ENB_I_11;
  input ENA_I_12;
  input ENB_I_13;
  input ENA_I_14;
  input ENB_I_15;
  input ENA_I_16;
  input ENB_I_17;
  input ENA_I_18;
  input ENB_I_19;
  input [0:0]\wr_rst_reg_reg[15] ;
  input bram_rd_en;

  wire [12:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_10;
  wire ENA_I_12;
  wire ENA_I_14;
  wire ENA_I_16;
  wire ENA_I_18;
  wire ENA_I_2;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_I_8;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_1;
  wire ENB_I_11;
  wire ENB_I_13;
  wire ENB_I_15;
  wire ENB_I_17;
  wire ENB_I_19;
  wire ENB_I_3;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_I_9;
  wire ENB_dly_D;
  wire [27:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire ram_rstram_b_2;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized1 \valid.cstr 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_10(ENA_I_10),
        .ENA_I_12(ENA_I_12),
        .ENA_I_14(ENA_I_14),
        .ENA_I_16(ENA_I_16),
        .ENA_I_18(ENA_I_18),
        .ENA_I_2(ENA_I_2),
        .ENA_I_4(ENA_I_4),
        .ENA_I_6(ENA_I_6),
        .ENA_I_8(ENA_I_8),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .ENB_I_1(ENB_I_1),
        .ENB_I_11(ENB_I_11),
        .ENB_I_13(ENB_I_13),
        .ENB_I_15(ENB_I_15),
        .ENB_I_17(ENB_I_17),
        .ENB_I_19(ENB_I_19),
        .ENB_I_3(ENB_I_3),
        .ENB_I_5(ENB_I_5),
        .ENB_I_7(ENB_I_7),
        .ENB_I_9(ENB_I_9),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .ram_rstram_b_2(ram_rstram_b_2),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized2
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    DIN,
    WEBWE,
    out,
    mcpf_to_argen_tvalid);
  output [13:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]DIN;
  input [0:0]WEBWE;
  input out;
  input mcpf_to_argen_tvalid;

  wire [13:0]D;
  wire [14:0]DIN;
  wire ENB_I;
  wire ENB_dly_D;
  wire [0:0]WEBWE;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire mcpf_to_argen_tvalid;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized2 \valid.cstr 
       (.D(D),
        .DIN(DIN),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[33] ,
    E,
    m_axi_wvalid_i,
    out);
  output [32:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]E;
  input m_axi_wvalid_i;
  input out;

  wire [32:0]D;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire m_axi_wvalid_i;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth inst_blk_mem_gen
       (.D(D),
        .E(E),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized1
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_dly_D,
    ENB_dly_D,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[16] ,
    ENA_I_0,
    ENB_I_1,
    ENA_I_2,
    ENB_I_3,
    ENA_I_4,
    ENB_I_5,
    ENA_I_6,
    ENB_I_7,
    ENA_I_8,
    ENB_I_9,
    ENA_I_10,
    ENB_I_11,
    ENA_I_12,
    ENB_I_13,
    ENA_I_14,
    ENB_I_15,
    ENA_I_16,
    ENB_I_17,
    ENA_I_18,
    ENB_I_19,
    ENA_I_20,
    ENB_I_21,
    \wr_rst_reg_reg[15] ,
    bram_rd_en);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output ENA_dly_D;
  output ENB_dly_D;
  output [14:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b;
  input [29:0]Q;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input ENA_I_0;
  input ENB_I_1;
  input ENA_I_2;
  input ENB_I_3;
  input ENA_I_4;
  input ENB_I_5;
  input ENA_I_6;
  input ENB_I_7;
  input ENA_I_8;
  input ENB_I_9;
  input ENA_I_10;
  input ENB_I_11;
  input ENA_I_12;
  input ENB_I_13;
  input ENA_I_14;
  input ENB_I_15;
  input ENA_I_16;
  input ENB_I_17;
  input ENA_I_18;
  input ENB_I_19;
  input ENA_I_20;
  input ENB_I_21;
  input [0:0]\wr_rst_reg_reg[15] ;
  input bram_rd_en;

  wire [14:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_10;
  wire ENA_I_12;
  wire ENA_I_14;
  wire ENA_I_16;
  wire ENA_I_18;
  wire ENA_I_2;
  wire ENA_I_20;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_I_8;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_1;
  wire ENB_I_11;
  wire ENB_I_13;
  wire ENB_I_15;
  wire ENB_I_17;
  wire ENB_I_19;
  wire ENB_I_21;
  wire ENB_I_3;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_I_9;
  wire ENB_dly_D;
  wire [29:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire ram_rstram_b;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized0 inst_blk_mem_gen
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_10(ENA_I_10),
        .ENA_I_12(ENA_I_12),
        .ENA_I_14(ENA_I_14),
        .ENA_I_16(ENA_I_16),
        .ENA_I_18(ENA_I_18),
        .ENA_I_2(ENA_I_2),
        .ENA_I_20(ENA_I_20),
        .ENA_I_4(ENA_I_4),
        .ENA_I_6(ENA_I_6),
        .ENA_I_8(ENA_I_8),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .ENB_I_1(ENB_I_1),
        .ENB_I_11(ENB_I_11),
        .ENB_I_13(ENB_I_13),
        .ENB_I_15(ENB_I_15),
        .ENB_I_17(ENB_I_17),
        .ENB_I_19(ENB_I_19),
        .ENB_I_21(ENB_I_21),
        .ENB_I_3(ENB_I_3),
        .ENB_I_5(ENB_I_5),
        .ENB_I_7(ENB_I_7),
        .ENB_I_9(ENB_I_9),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .ram_rstram_b(ram_rstram_b),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized3
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_dly_D,
    ENB_dly_D,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[16] ,
    ENA_I_0,
    ENB_I_1,
    ENA_I_2,
    ENB_I_3,
    ENA_I_4,
    ENB_I_5,
    ENA_I_6,
    ENB_I_7,
    ENA_I_8,
    ENB_I_9,
    ENA_I_10,
    ENB_I_11,
    ENA_I_12,
    ENB_I_13,
    ENA_I_14,
    ENB_I_15,
    ENA_I_16,
    ENB_I_17,
    ENA_I_18,
    ENB_I_19,
    \wr_rst_reg_reg[15] ,
    bram_rd_en);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output ENA_dly_D;
  output ENB_dly_D;
  output [12:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b_2;
  input [27:0]Q;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input ENA_I_0;
  input ENB_I_1;
  input ENA_I_2;
  input ENB_I_3;
  input ENA_I_4;
  input ENB_I_5;
  input ENA_I_6;
  input ENB_I_7;
  input ENA_I_8;
  input ENB_I_9;
  input ENA_I_10;
  input ENB_I_11;
  input ENA_I_12;
  input ENB_I_13;
  input ENA_I_14;
  input ENB_I_15;
  input ENA_I_16;
  input ENB_I_17;
  input ENA_I_18;
  input ENB_I_19;
  input [0:0]\wr_rst_reg_reg[15] ;
  input bram_rd_en;

  wire [12:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_10;
  wire ENA_I_12;
  wire ENA_I_14;
  wire ENA_I_16;
  wire ENA_I_18;
  wire ENA_I_2;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_I_8;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_1;
  wire ENB_I_11;
  wire ENB_I_13;
  wire ENB_I_15;
  wire ENB_I_17;
  wire ENB_I_19;
  wire ENB_I_3;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_I_9;
  wire ENB_dly_D;
  wire [27:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire ram_rstram_b_2;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized1 inst_blk_mem_gen
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_10(ENA_I_10),
        .ENA_I_12(ENA_I_12),
        .ENA_I_14(ENA_I_14),
        .ENA_I_16(ENA_I_16),
        .ENA_I_18(ENA_I_18),
        .ENA_I_2(ENA_I_2),
        .ENA_I_4(ENA_I_4),
        .ENA_I_6(ENA_I_6),
        .ENA_I_8(ENA_I_8),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .ENB_I_1(ENB_I_1),
        .ENB_I_11(ENB_I_11),
        .ENB_I_13(ENB_I_13),
        .ENB_I_15(ENB_I_15),
        .ENB_I_17(ENB_I_17),
        .ENB_I_19(ENB_I_19),
        .ENB_I_3(ENB_I_3),
        .ENB_I_5(ENB_I_5),
        .ENB_I_7(ENB_I_7),
        .ENB_I_9(ENB_I_9),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .ram_rstram_b_2(ram_rstram_b_2),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized5
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    DIN,
    WEBWE,
    out,
    mcpf_to_argen_tvalid);
  output [13:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]DIN;
  input [0:0]WEBWE;
  input out;
  input mcpf_to_argen_tvalid;

  wire [13:0]D;
  wire [14:0]DIN;
  wire ENB_I;
  wire ENB_dly_D;
  wire [0:0]WEBWE;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire mcpf_to_argen_tvalid;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized2 inst_blk_mem_gen
       (.D(D),
        .DIN(DIN),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1_synth" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[33] ,
    E,
    m_axi_wvalid_i,
    out);
  output [32:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]E;
  input m_axi_wvalid_i;
  input out;

  wire [32:0]D;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire m_axi_wvalid_i;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .E(E),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1_synth" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized0
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_dly_D,
    ENB_dly_D,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[16] ,
    ENA_I_0,
    ENB_I_1,
    ENA_I_2,
    ENB_I_3,
    ENA_I_4,
    ENB_I_5,
    ENA_I_6,
    ENB_I_7,
    ENA_I_8,
    ENB_I_9,
    ENA_I_10,
    ENB_I_11,
    ENA_I_12,
    ENB_I_13,
    ENA_I_14,
    ENB_I_15,
    ENA_I_16,
    ENB_I_17,
    ENA_I_18,
    ENB_I_19,
    ENA_I_20,
    ENB_I_21,
    \wr_rst_reg_reg[15] ,
    bram_rd_en);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output ENA_dly_D;
  output ENB_dly_D;
  output [14:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b;
  input [29:0]Q;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input ENA_I_0;
  input ENB_I_1;
  input ENA_I_2;
  input ENB_I_3;
  input ENA_I_4;
  input ENB_I_5;
  input ENA_I_6;
  input ENB_I_7;
  input ENA_I_8;
  input ENB_I_9;
  input ENA_I_10;
  input ENB_I_11;
  input ENA_I_12;
  input ENB_I_13;
  input ENA_I_14;
  input ENB_I_15;
  input ENA_I_16;
  input ENB_I_17;
  input ENA_I_18;
  input ENB_I_19;
  input ENA_I_20;
  input ENB_I_21;
  input [0:0]\wr_rst_reg_reg[15] ;
  input bram_rd_en;

  wire [14:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_10;
  wire ENA_I_12;
  wire ENA_I_14;
  wire ENA_I_16;
  wire ENA_I_18;
  wire ENA_I_2;
  wire ENA_I_20;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_I_8;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_1;
  wire ENB_I_11;
  wire ENB_I_13;
  wire ENB_I_15;
  wire ENB_I_17;
  wire ENB_I_19;
  wire ENB_I_21;
  wire ENB_I_3;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_I_9;
  wire ENB_dly_D;
  wire [29:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire ram_rstram_b;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized0 \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_10(ENA_I_10),
        .ENA_I_12(ENA_I_12),
        .ENA_I_14(ENA_I_14),
        .ENA_I_16(ENA_I_16),
        .ENA_I_18(ENA_I_18),
        .ENA_I_2(ENA_I_2),
        .ENA_I_20(ENA_I_20),
        .ENA_I_4(ENA_I_4),
        .ENA_I_6(ENA_I_6),
        .ENA_I_8(ENA_I_8),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .ENB_I_1(ENB_I_1),
        .ENB_I_11(ENB_I_11),
        .ENB_I_13(ENB_I_13),
        .ENB_I_15(ENB_I_15),
        .ENB_I_17(ENB_I_17),
        .ENB_I_19(ENB_I_19),
        .ENB_I_21(ENB_I_21),
        .ENB_I_3(ENB_I_3),
        .ENB_I_5(ENB_I_5),
        .ENB_I_7(ENB_I_7),
        .ENB_I_9(ENB_I_9),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .ram_rstram_b(ram_rstram_b),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1_synth" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized1
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_dly_D,
    ENB_dly_D,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[16] ,
    ENA_I_0,
    ENB_I_1,
    ENA_I_2,
    ENB_I_3,
    ENA_I_4,
    ENB_I_5,
    ENA_I_6,
    ENB_I_7,
    ENA_I_8,
    ENB_I_9,
    ENA_I_10,
    ENB_I_11,
    ENA_I_12,
    ENB_I_13,
    ENA_I_14,
    ENB_I_15,
    ENA_I_16,
    ENB_I_17,
    ENA_I_18,
    ENB_I_19,
    \wr_rst_reg_reg[15] ,
    bram_rd_en);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output ENA_dly_D;
  output ENB_dly_D;
  output [12:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b_2;
  input [27:0]Q;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input ENA_I_0;
  input ENB_I_1;
  input ENA_I_2;
  input ENB_I_3;
  input ENA_I_4;
  input ENB_I_5;
  input ENA_I_6;
  input ENB_I_7;
  input ENA_I_8;
  input ENB_I_9;
  input ENA_I_10;
  input ENB_I_11;
  input ENA_I_12;
  input ENB_I_13;
  input ENA_I_14;
  input ENB_I_15;
  input ENA_I_16;
  input ENB_I_17;
  input ENA_I_18;
  input ENB_I_19;
  input [0:0]\wr_rst_reg_reg[15] ;
  input bram_rd_en;

  wire [12:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_10;
  wire ENA_I_12;
  wire ENA_I_14;
  wire ENA_I_16;
  wire ENA_I_18;
  wire ENA_I_2;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_I_8;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_1;
  wire ENB_I_11;
  wire ENB_I_13;
  wire ENB_I_15;
  wire ENB_I_17;
  wire ENB_I_19;
  wire ENB_I_3;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_I_9;
  wire ENB_dly_D;
  wire [27:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire ram_rstram_b_2;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized1 \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_10(ENA_I_10),
        .ENA_I_12(ENA_I_12),
        .ENA_I_14(ENA_I_14),
        .ENA_I_16(ENA_I_16),
        .ENA_I_18(ENA_I_18),
        .ENA_I_2(ENA_I_2),
        .ENA_I_4(ENA_I_4),
        .ENA_I_6(ENA_I_6),
        .ENA_I_8(ENA_I_8),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .ENB_I_1(ENB_I_1),
        .ENB_I_11(ENB_I_11),
        .ENB_I_13(ENB_I_13),
        .ENB_I_15(ENB_I_15),
        .ENB_I_17(ENB_I_17),
        .ENB_I_19(ENB_I_19),
        .ENB_I_3(ENB_I_3),
        .ENB_I_5(ENB_I_5),
        .ENB_I_7(ENB_I_7),
        .ENB_I_9(ENB_I_9),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .ram_rstram_b_2(ram_rstram_b_2),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1_synth" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized2
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    DIN,
    WEBWE,
    out,
    mcpf_to_argen_tvalid);
  output [13:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]DIN;
  input [0:0]WEBWE;
  input out;
  input mcpf_to_argen_tvalid;

  wire [13:0]D;
  wire [14:0]DIN;
  wire ENB_I;
  wire ENB_dly_D;
  wire [0:0]WEBWE;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire mcpf_to_argen_tvalid;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized2 \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .DIN(DIN),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(out));
endmodule

(* ORIG_REF_NAME = "bram_top" *) 
module design_1_axi_vfifo_ctrl_0_0_bram_top
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_dly_D,
    ENB_dly_D,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[16] ,
    ENA_I_0,
    ENB_I_1,
    ENA_I_2,
    ENB_I_3,
    ENA_I_4,
    ENB_I_5,
    ENA_I_6,
    ENB_I_7,
    ENA_I_8,
    ENB_I_9,
    ENA_I_10,
    ENB_I_11,
    ENA_I_12,
    ENB_I_13,
    ENA_I_14,
    ENB_I_15,
    ENA_I_16,
    ENB_I_17,
    ENA_I_18,
    ENB_I_19,
    ENA_I_20,
    ENB_I_21,
    \wr_rst_reg_reg[15] ,
    bram_rd_en);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output ENA_dly_D;
  output ENB_dly_D;
  output [14:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b;
  input [29:0]Q;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input ENA_I_0;
  input ENB_I_1;
  input ENA_I_2;
  input ENB_I_3;
  input ENA_I_4;
  input ENB_I_5;
  input ENA_I_6;
  input ENB_I_7;
  input ENA_I_8;
  input ENB_I_9;
  input ENA_I_10;
  input ENB_I_11;
  input ENA_I_12;
  input ENB_I_13;
  input ENA_I_14;
  input ENB_I_15;
  input ENA_I_16;
  input ENB_I_17;
  input ENA_I_18;
  input ENB_I_19;
  input ENA_I_20;
  input ENB_I_21;
  input [0:0]\wr_rst_reg_reg[15] ;
  input bram_rd_en;

  wire [14:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_10;
  wire ENA_I_12;
  wire ENA_I_14;
  wire ENA_I_16;
  wire ENA_I_18;
  wire ENA_I_2;
  wire ENA_I_20;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_I_8;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_1;
  wire ENB_I_11;
  wire ENB_I_13;
  wire ENB_I_15;
  wire ENB_I_17;
  wire ENB_I_19;
  wire ENB_I_21;
  wire ENB_I_3;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_I_9;
  wire ENB_dly_D;
  wire [29:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire ram_rstram_b;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized1 \blk_mem_gen.bmg 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_10(ENA_I_10),
        .ENA_I_12(ENA_I_12),
        .ENA_I_14(ENA_I_14),
        .ENA_I_16(ENA_I_16),
        .ENA_I_18(ENA_I_18),
        .ENA_I_2(ENA_I_2),
        .ENA_I_20(ENA_I_20),
        .ENA_I_4(ENA_I_4),
        .ENA_I_6(ENA_I_6),
        .ENA_I_8(ENA_I_8),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .ENB_I_1(ENB_I_1),
        .ENB_I_11(ENB_I_11),
        .ENB_I_13(ENB_I_13),
        .ENB_I_15(ENB_I_15),
        .ENB_I_17(ENB_I_17),
        .ENB_I_19(ENB_I_19),
        .ENB_I_21(ENB_I_21),
        .ENB_I_3(ENB_I_3),
        .ENB_I_5(ENB_I_5),
        .ENB_I_7(ENB_I_7),
        .ENB_I_9(ENB_I_9),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .ram_rstram_b(ram_rstram_b),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "bram_top" *) 
module design_1_axi_vfifo_ctrl_0_0_bram_top__parameterized0
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_dly_D,
    ENB_dly_D,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[16] ,
    ENA_I_0,
    ENB_I_1,
    ENA_I_2,
    ENB_I_3,
    ENA_I_4,
    ENB_I_5,
    ENA_I_6,
    ENB_I_7,
    ENA_I_8,
    ENB_I_9,
    ENA_I_10,
    ENB_I_11,
    ENA_I_12,
    ENB_I_13,
    ENA_I_14,
    ENB_I_15,
    ENA_I_16,
    ENB_I_17,
    ENA_I_18,
    ENB_I_19,
    \wr_rst_reg_reg[15] ,
    bram_rd_en);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output ENA_dly_D;
  output ENB_dly_D;
  output [12:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b_2;
  input [27:0]Q;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input ENA_I_0;
  input ENB_I_1;
  input ENA_I_2;
  input ENB_I_3;
  input ENA_I_4;
  input ENB_I_5;
  input ENA_I_6;
  input ENB_I_7;
  input ENA_I_8;
  input ENB_I_9;
  input ENA_I_10;
  input ENB_I_11;
  input ENA_I_12;
  input ENB_I_13;
  input ENA_I_14;
  input ENB_I_15;
  input ENA_I_16;
  input ENB_I_17;
  input ENA_I_18;
  input ENB_I_19;
  input [0:0]\wr_rst_reg_reg[15] ;
  input bram_rd_en;

  wire [12:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_10;
  wire ENA_I_12;
  wire ENA_I_14;
  wire ENA_I_16;
  wire ENA_I_18;
  wire ENA_I_2;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_I_8;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_1;
  wire ENB_I_11;
  wire ENB_I_13;
  wire ENB_I_15;
  wire ENB_I_17;
  wire ENB_I_19;
  wire ENB_I_3;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_I_9;
  wire ENB_dly_D;
  wire [27:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire ram_rstram_b_2;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized3 \blk_mem_gen.bmg 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_10(ENA_I_10),
        .ENA_I_12(ENA_I_12),
        .ENA_I_14(ENA_I_14),
        .ENA_I_16(ENA_I_16),
        .ENA_I_18(ENA_I_18),
        .ENA_I_2(ENA_I_2),
        .ENA_I_4(ENA_I_4),
        .ENA_I_6(ENA_I_6),
        .ENA_I_8(ENA_I_8),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .ENB_I_1(ENB_I_1),
        .ENB_I_11(ENB_I_11),
        .ENB_I_13(ENB_I_13),
        .ENB_I_15(ENB_I_15),
        .ENB_I_17(ENB_I_17),
        .ENB_I_19(ENB_I_19),
        .ENB_I_3(ENB_I_3),
        .ENB_I_5(ENB_I_5),
        .ENB_I_7(ENB_I_7),
        .ENB_I_9(ENB_I_9),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .ram_rstram_b_2(ram_rstram_b_2),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11
   (S,
    Q,
    i_primitive,
    aclk,
    \wr_rst_reg_reg[15] );
  output [12:0]S;
  input [1:0]Q;
  input [12:0]i_primitive;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [1:0]Q;
  wire [12:0]S;
  wire aclk;
  wire [12:0]i_primitive;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "13" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "13" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__3 xst_addsub
       (.A({1'b0,1'b0,1'b0,Q[1],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_112
   (S,
    A,
    B,
    aclk,
    Q);
  output [12:0]S;
  input [12:0]A;
  input [12:0]B;
  input aclk;
  input [0:0]Q;

  wire [12:0]A;
  wire [12:0]B;
  wire [0:0]Q;
  wire [12:0]S;
  wire aclk;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "13" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "13" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__2 xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_113
   (D,
    B,
    A,
    aclk,
    Q);
  output [12:0]D;
  input [12:0]B;
  input [12:0]A;
  input aclk;
  input [0:0]Q;

  wire [12:0]A;
  wire [12:0]B;
  wire [12:0]D;
  wire [0:0]Q;
  wire aclk;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "13" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "13" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__1 xst_addsub
       (.A(B),
        .ADD(1'b0),
        .B(A),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(D),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_136
   (S,
    Q,
    i_primitive,
    aclk,
    \wr_rst_reg_reg[15] );
  output [12:0]S;
  input [1:0]Q;
  input [12:0]i_primitive;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [1:0]Q;
  wire [12:0]S;
  wire aclk;
  wire [12:0]i_primitive;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "13" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "13" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv xst_addsub
       (.A({1'b0,1'b0,1'b0,Q[1],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_137
   (S,
    A,
    B,
    aclk,
    Q);
  output [12:0]S;
  input [12:0]A;
  input [12:0]B;
  input aclk;
  input [0:0]Q;

  wire [12:0]A;
  wire [12:0]B;
  wire [0:0]Q;
  wire [12:0]S;
  wire aclk;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "13" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "13" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__5 xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_138
   (D,
    B,
    A,
    aclk,
    Q);
  output [12:0]D;
  input [12:0]B;
  input [12:0]A;
  input aclk;
  input [0:0]Q;

  wire [12:0]A;
  wire [12:0]B;
  wire [12:0]D;
  wire [0:0]Q;
  wire aclk;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "13" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "13" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__4 xst_addsub
       (.A(B),
        .ADD(1'b0),
        .B(A),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(D),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2
   (S,
    Q,
    i_primitive,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]S;
  input [1:0]Q;
  input [15:0]i_primitive;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [1:0]Q;
  wire [15:0]S;
  wire aclk;
  wire [15:0]i_primitive;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__4 xst_addsub
       (.A({Q[1],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_18
   (S,
    Q,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]S;
  input [15:0]Q;
  input [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [15:0]Q;
  wire [15:0]S;
  wire aclk;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__5 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.wr_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_19
   (D,
    Q,
    \gin_reg.rd_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [15:0]D;
  wire [15:0]Q;
  wire aclk;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__6 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.rd_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(D),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_36
   (S,
    Q,
    i_primitive,
    aclk,
    \wr_rst_reg_reg[15] );
  output [11:0]S;
  input [1:0]Q;
  input [15:0]i_primitive;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [1:0]Q;
  wire [11:0]S;
  wire aclk;
  wire [15:0]i_primitive;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;
  wire [3:0]NLW_xst_addsub_S_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__9 xst_addsub
       (.A({Q[1],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S({S,NLW_xst_addsub_S_UNCONNECTED[3:0]}),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_37
   (S,
    Q,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]S;
  input [15:0]Q;
  input [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [15:0]Q;
  wire [15:0]S;
  wire aclk;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__10 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.wr_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_38
   (D,
    Q,
    \gin_reg.rd_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [11:0]D;
  input [15:0]Q;
  input [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [11:0]D;
  wire [15:0]Q;
  wire aclk;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;
  wire [3:0]NLW_xst_addsub_S_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__11 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.rd_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S({D,NLW_xst_addsub_S_UNCONNECTED[3:0]}),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_63
   (S,
    Q,
    i_primitive,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]S;
  input [1:0]Q;
  input [15:0]i_primitive;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [1:0]Q;
  wire [15:0]S;
  wire aclk;
  wire [15:0]i_primitive;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__3 xst_addsub
       (.A({Q[1],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_64
   (S,
    Q,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]S;
  input [15:0]Q;
  input [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [15:0]Q;
  wire [15:0]S;
  wire aclk;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__2 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.wr_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_65
   (D,
    Q,
    \gin_reg.rd_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [15:0]D;
  wire [15:0]Q;
  wire aclk;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__1 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.rd_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(D),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_91
   (S,
    Q,
    i_primitive,
    aclk,
    \wr_rst_reg_reg[15] );
  output [11:0]S;
  input [1:0]Q;
  input [15:0]i_primitive;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [1:0]Q;
  wire [11:0]S;
  wire aclk;
  wire [15:0]i_primitive;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;
  wire [3:0]NLW_xst_addsub_S_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1 xst_addsub
       (.A({Q[1],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S({S,NLW_xst_addsub_S_UNCONNECTED[3:0]}),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_92
   (S,
    Q,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]S;
  input [15:0]Q;
  input [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [15:0]Q;
  wire [15:0]S;
  wire aclk;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__8 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.wr_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_93
   (D,
    Q,
    \gin_reg.rd_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [11:0]D;
  input [15:0]Q;
  input [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [11:0]D;
  wire [15:0]Q;
  wire aclk;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;
  wire [3:0]NLW_xst_addsub_S_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__7 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.rd_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S({D,NLW_xst_addsub_S_UNCONNECTED[3:0]}),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module design_1_axi_vfifo_ctrl_0_0_dmem
   (D,
    aclk,
    E,
    DI,
    \gc0.count_d1_reg[3] ,
    Q,
    dm_rd_en);
  output [40:0]D;
  input aclk;
  input [0:0]E;
  input [40:0]DI;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]Q;
  input dm_rd_en;

  wire [40:0]D;
  wire [40:0]DI;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire dm_rd_en;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [40:0]p_0_out;
  wire [1:0]NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED;
  wire [1:1]NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_0_5
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(DI[1:0]),
        .DIB(DI[3:2]),
        .DIC(DI[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[1:0]),
        .DOB(p_0_out[3:2]),
        .DOC(p_0_out[5:4]),
        .DOD(NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_12_17
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(DI[13:12]),
        .DIB(DI[15:14]),
        .DIC(DI[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[13:12]),
        .DOB(p_0_out[15:14]),
        .DOC(p_0_out[17:16]),
        .DOD(NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_18_23
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(DI[19:18]),
        .DIB(DI[21:20]),
        .DIC(DI[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[19:18]),
        .DOB(p_0_out[21:20]),
        .DOC(p_0_out[23:22]),
        .DOD(NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_24_29
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(DI[25:24]),
        .DIB(DI[27:26]),
        .DIC(DI[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[25:24]),
        .DOB(p_0_out[27:26]),
        .DOC(p_0_out[29:28]),
        .DOD(NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_30_35
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(DI[31:30]),
        .DIB(DI[33:32]),
        .DIC(DI[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[31:30]),
        .DOB(p_0_out[33:32]),
        .DOC(p_0_out[35:34]),
        .DOD(NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_36_40
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(DI[37:36]),
        .DIB(DI[39:38]),
        .DIC({1'b0,DI[40]}),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[37:36]),
        .DOB(p_0_out[39:38]),
        .DOC({NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED[1],p_0_out[40]}),
        .DOD(NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_6_11
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(DI[7:6]),
        .DIB(DI[9:8]),
        .DIC(DI[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[7:6]),
        .DOB(p_0_out[9:8]),
        .DOC(p_0_out[11:10]),
        .DOD(NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[10] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[10]),
        .Q(D[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[11] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[11]),
        .Q(D[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[12] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[12]),
        .Q(D[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[13] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[13]),
        .Q(D[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[14] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[14]),
        .Q(D[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[15] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[15]),
        .Q(D[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[16] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[16]),
        .Q(D[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[17] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[17]),
        .Q(D[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[18] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[18]),
        .Q(D[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[19] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[19]),
        .Q(D[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[20] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[20]),
        .Q(D[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[21] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[21]),
        .Q(D[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[22] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[22]),
        .Q(D[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[23] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[23]),
        .Q(D[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[24] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[24]),
        .Q(D[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[25] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[25]),
        .Q(D[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[26] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[26]),
        .Q(D[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[27] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[27]),
        .Q(D[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[28] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[28]),
        .Q(D[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[29] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[29]),
        .Q(D[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[30] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[30]),
        .Q(D[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[31] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[31]),
        .Q(D[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[32] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[32]),
        .Q(D[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[33] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[33]),
        .Q(D[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[34] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[34]),
        .Q(D[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[35] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[35]),
        .Q(D[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[36] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[36]),
        .Q(D[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[37] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[37]),
        .Q(D[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[38] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[38]),
        .Q(D[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[39] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[39]),
        .Q(D[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[40] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[40]),
        .Q(D[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[4]),
        .Q(D[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[5]),
        .Q(D[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[6]),
        .Q(D[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[7] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[7]),
        .Q(D[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[8] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[8]),
        .Q(D[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[9] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[9]),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module design_1_axi_vfifo_ctrl_0_0_dmem_186
   (D,
    aclk,
    E,
    I147,
    \gc0.count_d1_reg[3] ,
    Q,
    dm_rd_en);
  output [40:0]D;
  input aclk;
  input [0:0]E;
  input [40:0]I147;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]Q;
  input dm_rd_en;

  wire [40:0]D;
  wire [0:0]E;
  wire [40:0]I147;
  wire [3:0]Q;
  wire RAM_reg_0_15_0_5_n_0;
  wire RAM_reg_0_15_0_5_n_1;
  wire RAM_reg_0_15_0_5_n_2;
  wire RAM_reg_0_15_0_5_n_3;
  wire RAM_reg_0_15_0_5_n_4;
  wire RAM_reg_0_15_0_5_n_5;
  wire RAM_reg_0_15_12_17_n_0;
  wire RAM_reg_0_15_12_17_n_1;
  wire RAM_reg_0_15_12_17_n_2;
  wire RAM_reg_0_15_12_17_n_3;
  wire RAM_reg_0_15_12_17_n_4;
  wire RAM_reg_0_15_12_17_n_5;
  wire RAM_reg_0_15_18_23_n_0;
  wire RAM_reg_0_15_18_23_n_1;
  wire RAM_reg_0_15_18_23_n_2;
  wire RAM_reg_0_15_18_23_n_3;
  wire RAM_reg_0_15_18_23_n_4;
  wire RAM_reg_0_15_18_23_n_5;
  wire RAM_reg_0_15_24_29_n_0;
  wire RAM_reg_0_15_24_29_n_1;
  wire RAM_reg_0_15_24_29_n_2;
  wire RAM_reg_0_15_24_29_n_3;
  wire RAM_reg_0_15_24_29_n_4;
  wire RAM_reg_0_15_24_29_n_5;
  wire RAM_reg_0_15_30_35_n_0;
  wire RAM_reg_0_15_30_35_n_1;
  wire RAM_reg_0_15_30_35_n_2;
  wire RAM_reg_0_15_30_35_n_3;
  wire RAM_reg_0_15_30_35_n_4;
  wire RAM_reg_0_15_30_35_n_5;
  wire RAM_reg_0_15_36_40_n_0;
  wire RAM_reg_0_15_36_40_n_1;
  wire RAM_reg_0_15_36_40_n_2;
  wire RAM_reg_0_15_36_40_n_3;
  wire RAM_reg_0_15_36_40_n_5;
  wire RAM_reg_0_15_6_11_n_0;
  wire RAM_reg_0_15_6_11_n_1;
  wire RAM_reg_0_15_6_11_n_2;
  wire RAM_reg_0_15_6_11_n_3;
  wire RAM_reg_0_15_6_11_n_4;
  wire RAM_reg_0_15_6_11_n_5;
  wire aclk;
  wire dm_rd_en;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [1:0]NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED;
  wire [1:1]NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_0_5
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(I147[1:0]),
        .DIB(I147[3:2]),
        .DIC(I147[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_0_5_n_0,RAM_reg_0_15_0_5_n_1}),
        .DOB({RAM_reg_0_15_0_5_n_2,RAM_reg_0_15_0_5_n_3}),
        .DOC({RAM_reg_0_15_0_5_n_4,RAM_reg_0_15_0_5_n_5}),
        .DOD(NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_12_17
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(I147[13:12]),
        .DIB(I147[15:14]),
        .DIC(I147[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_12_17_n_0,RAM_reg_0_15_12_17_n_1}),
        .DOB({RAM_reg_0_15_12_17_n_2,RAM_reg_0_15_12_17_n_3}),
        .DOC({RAM_reg_0_15_12_17_n_4,RAM_reg_0_15_12_17_n_5}),
        .DOD(NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_18_23
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(I147[19:18]),
        .DIB(I147[21:20]),
        .DIC(I147[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_18_23_n_0,RAM_reg_0_15_18_23_n_1}),
        .DOB({RAM_reg_0_15_18_23_n_2,RAM_reg_0_15_18_23_n_3}),
        .DOC({RAM_reg_0_15_18_23_n_4,RAM_reg_0_15_18_23_n_5}),
        .DOD(NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_24_29
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(I147[25:24]),
        .DIB(I147[27:26]),
        .DIC(I147[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_24_29_n_0,RAM_reg_0_15_24_29_n_1}),
        .DOB({RAM_reg_0_15_24_29_n_2,RAM_reg_0_15_24_29_n_3}),
        .DOC({RAM_reg_0_15_24_29_n_4,RAM_reg_0_15_24_29_n_5}),
        .DOD(NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_30_35
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(I147[31:30]),
        .DIB(I147[33:32]),
        .DIC(I147[35:34]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_30_35_n_0,RAM_reg_0_15_30_35_n_1}),
        .DOB({RAM_reg_0_15_30_35_n_2,RAM_reg_0_15_30_35_n_3}),
        .DOC({RAM_reg_0_15_30_35_n_4,RAM_reg_0_15_30_35_n_5}),
        .DOD(NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_36_40
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(I147[37:36]),
        .DIB(I147[39:38]),
        .DIC({1'b0,I147[40]}),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_36_40_n_0,RAM_reg_0_15_36_40_n_1}),
        .DOB({RAM_reg_0_15_36_40_n_2,RAM_reg_0_15_36_40_n_3}),
        .DOC({NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED[1],RAM_reg_0_15_36_40_n_5}),
        .DOD(NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_6_11
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(I147[7:6]),
        .DIB(I147[9:8]),
        .DIC(I147[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_6_11_n_0,RAM_reg_0_15_6_11_n_1}),
        .DOB({RAM_reg_0_15_6_11_n_2,RAM_reg_0_15_6_11_n_3}),
        .DOC({RAM_reg_0_15_6_11_n_4,RAM_reg_0_15_6_11_n_5}),
        .DOD(NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_0_5_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[10] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_6_11_n_5),
        .Q(D[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[11] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_6_11_n_4),
        .Q(D[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[12] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_12_17_n_1),
        .Q(D[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[13] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_12_17_n_0),
        .Q(D[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[14] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_12_17_n_3),
        .Q(D[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[15] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_12_17_n_2),
        .Q(D[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[16] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_12_17_n_5),
        .Q(D[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[17] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_12_17_n_4),
        .Q(D[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[18] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_18_23_n_1),
        .Q(D[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[19] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_18_23_n_0),
        .Q(D[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_0_5_n_0),
        .Q(D[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[20] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_18_23_n_3),
        .Q(D[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[21] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_18_23_n_2),
        .Q(D[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[22] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_18_23_n_5),
        .Q(D[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[23] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_18_23_n_4),
        .Q(D[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[24] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_24_29_n_1),
        .Q(D[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[25] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_24_29_n_0),
        .Q(D[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[26] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_24_29_n_3),
        .Q(D[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[27] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_24_29_n_2),
        .Q(D[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[28] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_24_29_n_5),
        .Q(D[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[29] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_24_29_n_4),
        .Q(D[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_0_5_n_3),
        .Q(D[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[30] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_30_35_n_1),
        .Q(D[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[31] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_30_35_n_0),
        .Q(D[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[32] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_30_35_n_3),
        .Q(D[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[33] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_30_35_n_2),
        .Q(D[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[34] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_30_35_n_5),
        .Q(D[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[35] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_30_35_n_4),
        .Q(D[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[36] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_36_40_n_1),
        .Q(D[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[37] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_36_40_n_0),
        .Q(D[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[38] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_36_40_n_3),
        .Q(D[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[39] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_36_40_n_2),
        .Q(D[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_0_5_n_2),
        .Q(D[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[40] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_36_40_n_5),
        .Q(D[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_0_5_n_5),
        .Q(D[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_0_5_n_4),
        .Q(D[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_6_11_n_1),
        .Q(D[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[7] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_6_11_n_0),
        .Q(D[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[8] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_6_11_n_3),
        .Q(D[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[9] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_6_11_n_2),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module design_1_axi_vfifo_ctrl_0_0_dmem__parameterized0
   (D,
    aclk,
    p_19_out,
    PAYLOAD_FROM_MTF,
    \gc0.count_d1_reg[3] ,
    count_d10_in,
    dm_rd_en);
  output [6:0]D;
  input aclk;
  input p_19_out;
  input [6:0]PAYLOAD_FROM_MTF;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]count_d10_in;
  input dm_rd_en;

  wire [6:0]D;
  wire [6:0]PAYLOAD_FROM_MTF;
  wire aclk;
  wire [3:0]count_d10_in;
  wire dm_rd_en;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [6:0]p_0_out;
  wire p_19_out;
  wire [1:0]NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:1]NLW_RAM_reg_0_15_6_6_DOA_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_6_DOB_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_6_DOC_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_6_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_0_5
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,count_d10_in}),
        .DIA(PAYLOAD_FROM_MTF[1:0]),
        .DIB(PAYLOAD_FROM_MTF[3:2]),
        .DIC(PAYLOAD_FROM_MTF[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[1:0]),
        .DOB(p_0_out[3:2]),
        .DOC(p_0_out[5:4]),
        .DOD(NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(p_19_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_6_6
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,count_d10_in}),
        .DIA({1'b0,PAYLOAD_FROM_MTF[6]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({NLW_RAM_reg_0_15_6_6_DOA_UNCONNECTED[1],p_0_out[6]}),
        .DOB(NLW_RAM_reg_0_15_6_6_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_RAM_reg_0_15_6_6_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_RAM_reg_0_15_6_6_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(p_19_out));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[4]),
        .Q(D[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[5]),
        .Q(D[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[6]),
        .Q(D[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module design_1_axi_vfifo_ctrl_0_0_dmem__parameterized1
   (dout_i,
    aclk,
    D,
    E,
    \gc0.count_d1_reg[5] ,
    \gcc0.gc0.count_d1_reg[5] ,
    \gpregsm1.curr_fwft_state_reg[0] );
  output [0:0]dout_i;
  input aclk;
  input [1:0]D;
  input [0:0]E;
  input [5:0]\gc0.count_d1_reg[5] ;
  input [5:0]\gcc0.gc0.count_d1_reg[5] ;
  input \gpregsm1.curr_fwft_state_reg[0] ;

  wire [1:0]D;
  wire [0:0]E;
  wire RAM_reg_0_63_0_1_n_1;
  wire aclk;
  wire [0:0]dout_i;
  wire [5:0]\gc0.count_d1_reg[5] ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire [0:0]p_0_out;
  wire NLW_RAM_reg_0_63_0_1_DOC_UNCONNECTED;
  wire NLW_RAM_reg_0_63_0_1_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_0_1
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5] ),
        .DIA(D[0]),
        .DIB(D[1]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(p_0_out),
        .DOB(RAM_reg_0_63_0_1_n_1),
        .DOC(NLW_RAM_reg_0_63_0_1_DOC_UNCONNECTED),
        .DOD(NLW_RAM_reg_0_63_0_1_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(E));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out),
        .Q(dout_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo
   (out,
    TREADY_S2MM,
    m_axi_awvalid,
    \m_axi_awid[0] ,
    Q,
    aclk,
    E,
    \gpfs.prog_full_i_reg ,
    prog_full_i,
    m_axi_awvalid_i,
    m_axi_awready,
    DI);
  output out;
  output TREADY_S2MM;
  output m_axi_awvalid;
  output [40:0]\m_axi_awid[0] ;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input \gpfs.prog_full_i_reg ;
  input prog_full_i;
  input m_axi_awvalid_i;
  input m_axi_awready;
  input [40:0]DI;

  wire [40:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire TREADY_S2MM;
  wire aclk;
  wire dm_rd_en;
  wire dout_i;
  wire \gntv_or_sync_fifo.gl0.rd_n_1 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_11 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_2 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_3 ;
  wire \gpfs.prog_full_i_reg ;
  wire [0:0]\gr1.gr1_int.rfwft/p_0_in ;
  wire [40:0]\m_axi_awid[0] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire out;
  wire [3:0]p_0_out_0;
  wire [3:0]p_12_out;
  wire [3:0]p_13_out;
  wire p_2_out;
  wire p_8_out;
  wire [4:2]plusOp;
  wire prog_full_i;
  wire [3:0]rd_pntr_plus1;
  wire rst_full_gen_i;
  wire rstblk_n_3;
  wire rstblk_n_4;
  wire [1:0]sckt_wr_rst_cc;

  design_1_axi_vfifo_ctrl_0_0_rd_logic_175 \gntv_or_sync_fifo.gl0.rd 
       (.D({plusOp[4],plusOp[2]}),
        .E(E),
        .Q(sckt_wr_rst_cc),
        .aclk(aclk),
        .dm_rd_en(dm_rd_en),
        .empty_fwft_fb_o_i_reg({\gntv_or_sync_fifo.gl0.rd_n_1 ,\gr1.gr1_int.rfwft/p_0_in }),
        .\gc0.count_d1_reg[3] (rd_pntr_plus1),
        .\gcc0.gc0.count_reg[3] (p_13_out),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (p_0_out_0),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_4),
        .out(p_2_out),
        .p_8_out(p_8_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_2 ),
        .ram_full_fb_i_reg(out),
        .ram_full_i_reg(\gntv_or_sync_fifo.gl0.rd_n_11 ));
  design_1_axi_vfifo_ctrl_0_0_wr_logic_176 \gntv_or_sync_fifo.gl0.wr 
       (.D({plusOp[4],plusOp[2]}),
        .E(E),
        .Q(p_12_out),
        .TREADY_S2MM(TREADY_S2MM),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] (p_0_out_0),
        .\gc0.count_reg[3] (rd_pntr_plus1),
        .\gcc0.gc0.count_d1_reg[3] (p_13_out),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rstblk_n_3),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (rst_full_gen_i),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_4),
        .out(out),
        .p_8_out(p_8_out),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(p_2_out),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gl0.wr_n_2 ),
        .ram_empty_i_reg_0(\gntv_or_sync_fifo.gl0.wr_n_3 ));
  design_1_axi_vfifo_ctrl_0_0_memory \gntv_or_sync_fifo.mem 
       (.DI(DI),
        .E(E),
        .Q(p_12_out),
        .aclk(aclk),
        .dm_rd_en(dm_rd_en),
        .\gc0.count_d1_reg[3] (p_0_out_0),
        .\m_axi_awid[0] (\m_axi_awid[0] ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (dout_i));
  design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__2 rstblk
       (.Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[2] (\gntv_or_sync_fifo.gl0.wr_n_3 ),
        .\gc0.count_d1_reg[3] (\gntv_or_sync_fifo.gl0.rd_n_11 ),
        .\gcc0.gc0.count_d1_reg[3] (rstblk_n_4),
        .\goreg_dm.dout_i_reg[40] (dout_i),
        .\gpregsm1.curr_fwft_state_reg[1] ({\gntv_or_sync_fifo.gl0.rd_n_1 ,\gr1.gr1_int.rfwft/p_0_in }),
        .m_axi_awready(m_axi_awready),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 (sckt_wr_rst_cc),
        .out(rst_full_gen_i),
        .p_8_out(p_8_out),
        .ram_full_fb_i_reg(out),
        .ram_full_i_reg(rstblk_n_3));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized0
   (out,
    \gpfs.prog_full_i_reg ,
    m_axi_wvalid,
    \m_axi_wdata[31] ,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[33] ,
    E,
    m_axi_wready,
    m_axi_wvalid_i);
  output out;
  output \gpfs.prog_full_i_reg ;
  output m_axi_wvalid;
  output [32:0]\m_axi_wdata[31] ;
  input aclk;
  input [0:0]Q;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]E;
  input m_axi_wready;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire dout_i;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire \gntv_or_sync_fifo.gl0.rd_n_0 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_29 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_9 ;
  wire \gpfs.prog_full_i_reg ;
  wire [0:0]\gr1.gr1_int.rfwft/p_0_in ;
  wire [4:0]\grss.rsts/c1/v1_reg ;
  wire [3:1]\grss.rsts/c2/v1_reg ;
  wire \gwss.gpf.wrpf/p_3_out ;
  wire [4:1]\gwss.wsts/c1/v1_reg ;
  wire [32:0]\m_axi_wdata[31] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire out;
  wire [8:0]p_0_out;
  wire [8:0]p_12_out;
  wire [8:2]p_13_out;
  wire p_8_out;
  wire [7:2]rd_pntr_plus1;
  wire rst_full_gen_i;
  wire rstblk_n_1;
  wire rstblk_n_2;
  wire rstblk_n_4;

  design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0 \gntv_or_sync_fifo.gl0.rd 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_0_out),
        .E(p_8_out),
        .ENB_I(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ),
        .ENB_dly_D(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D ),
        .Q({rstblk_n_1,rstblk_n_2}),
        .S(\gntv_or_sync_fifo.gl0.rd_n_29 ),
        .aclk(aclk),
        .\gc0.count_d1_reg[7] (rd_pntr_plus1),
        .\gcc0.gc0.count_d1_reg[6] (\grss.rsts/c2/v1_reg ),
        .\gcc0.gc0.count_d1_reg[8] (p_12_out),
        .\gcc0.gc0.count_reg[8] (p_13_out),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_4),
        .out({\gntv_or_sync_fifo.gl0.rd_n_0 ,\gr1.gr1_int.rfwft/p_0_in }),
        .p_3_out(\gwss.gpf.wrpf/p_3_out ),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_9 ),
        .ram_full_fb_i_reg_0(out),
        .v1_reg(\gwss.wsts/c1/v1_reg ),
        .v1_reg_0(\grss.rsts/c1/v1_reg ));
  design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized0 \gntv_or_sync_fifo.gl0.wr 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_12_out),
        .E(p_8_out),
        .Q(p_13_out),
        .S(\gntv_or_sync_fifo.gl0.rd_n_29 ),
        .SR(rstblk_n_4),
        .aclk(aclk),
        .\gc0.count_d1_reg[7] (p_0_out[7:0]),
        .\gc0.count_d1_reg[8] (\gwss.wsts/c1/v1_reg ),
        .\gc0.count_reg[7] (rd_pntr_plus1),
        .\gfwd_mode.m_valid_i_reg (E),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rst_full_gen_i),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out),
        .p_3_out(\gwss.gpf.wrpf/p_3_out ),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gl0.wr_n_9 ),
        .ram_empty_i_reg_0(\grss.rsts/c2/v1_reg ),
        .v1_reg(\grss.rsts/c1/v1_reg ));
  design_1_axi_vfifo_ctrl_0_0_memory__parameterized0 \gntv_or_sync_fifo.mem 
       (.E(E),
        .ENB_I(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ),
        .ENB_dly_D(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D ),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (p_0_out),
        .\gcc0.gc0.count_d1_reg[8] (p_12_out),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .\m_axi_wdata[31] (\m_axi_wdata[31] ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (dout_i),
        .out(out));
  design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0 rstblk
       (.Q(Q),
        .SR(rstblk_n_4),
        .aclk(aclk),
        .\goreg_bm.dout_i_reg[32] (dout_i),
        .\gpregsm1.curr_fwft_state_reg[1] ({\gntv_or_sync_fifo.gl0.rd_n_0 ,\gr1.gr1_int.rfwft/p_0_in }),
        .m_axi_wready(m_axi_wready),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ({rstblk_n_1,rstblk_n_2}),
        .out(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized1
   (out,
    \gpfs.prog_full_i_reg ,
    curr_state_reg,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \goreg_dm.dout_i_reg[6] ,
    D,
    Q,
    aclk,
    p_19_out,
    prog_full_i,
    curr_state,
    areset_d1,
    sdp_rd_addr_in_i,
    \gnstage1.q_dly_reg[1][0] ,
    \pkt_cnt_reg_reg[5] ,
    PAYLOAD_FROM_MTF);
  output out;
  output \gpfs.prog_full_i_reg ;
  output curr_state_reg;
  output \gfwd_mode.storage_data1_reg[0] ;
  output \gfwd_mode.m_valid_i_reg ;
  output \goreg_dm.dout_i_reg[6] ;
  output [5:0]D;
  input [0:0]Q;
  input aclk;
  input p_19_out;
  input prog_full_i;
  input curr_state;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input \gnstage1.q_dly_reg[1][0] ;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input [6:0]PAYLOAD_FROM_MTF;

  wire [5:0]D;
  wire [6:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire aclk;
  wire ar_fifo_dout_zero;
  wire areset_d1;
  wire curr_state;
  wire curr_state_reg;
  wire dm_rd_en;
  wire dout_i;
  wire empty;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \gntv_or_sync_fifo.gl0.rd_n_0 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_10 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_15 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_17 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_7 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_8 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_9 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_11 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_3 ;
  wire \goreg_dm.dout_i_reg[6] ;
  wire \gpfs.prog_full_i_reg ;
  wire [0:0]\gr1.gr1_int.rfwft/p_0_in ;
  wire \gwss.wsts/comp0 ;
  wire out;
  wire [3:0]p_0_out_0;
  wire [3:0]p_12_out;
  wire [2:0]p_13_out;
  wire p_19_out;
  wire p_8_out;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire pkt_cntr_one;
  wire prog_full_i;
  wire [3:0]rd_pntr_plus1;
  wire rst_full_gen_i;
  wire rstblk_n_4;
  wire [1:0]sckt_wr_rst_cc;
  wire sdp_rd_addr_in_i;

  design_1_axi_vfifo_ctrl_0_0_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_7 ,\gntv_or_sync_fifo.gl0.rd_n_8 ,\gntv_or_sync_fifo.gl0.rd_n_9 ,\gntv_or_sync_fifo.gl0.rd_n_10 }),
        .Q(sckt_wr_rst_cc),
        .aclk(aclk),
        .ar_fifo_dout_zero(ar_fifo_dout_zero),
        .comp0(\gwss.wsts/comp0 ),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .curr_state_reg_0(\goreg_dm.dout_i_reg[6] ),
        .dm_rd_en(dm_rd_en),
        .\gc0.count_d1_reg[3] (rd_pntr_plus1),
        .\gc0.count_reg[2] (\gntv_or_sync_fifo.gl0.wr_n_3 ),
        .\gcc0.gc0.count_reg[2] (p_13_out),
        .\gcc0.gc0.count_reg[3] (\gntv_or_sync_fifo.gl0.wr_n_11 ),
        .\gfwd_mode.m_valid_i_reg (empty),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\gpr1.dout_i_reg[1] (p_0_out_0),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_4),
        .out({\gntv_or_sync_fifo.gl0.rd_n_0 ,\gr1.gr1_int.rfwft/p_0_in }),
        .p_19_out(p_19_out),
        .p_8_out(p_8_out),
        .\pkt_cnt_reg_reg[3] (\gntv_or_sync_fifo.gl0.rd_n_17 ),
        .\pkt_cnt_reg_reg[4] (\gntv_or_sync_fifo.gl0.rd_n_15 ),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .pkt_cntr_one(pkt_cntr_one),
        .prog_full_i(prog_full_i),
        .ram_full_fb_i_reg(out));
  design_1_axi_vfifo_ctrl_0_0_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_7 ,\gntv_or_sync_fifo.gl0.rd_n_8 ,\gntv_or_sync_fifo.gl0.rd_n_9 ,\gntv_or_sync_fifo.gl0.rd_n_10 }),
        .Q(p_12_out),
        .aclk(aclk),
        .comp0(\gwss.wsts/comp0 ),
        .\gc0.count_d1_reg[3] (p_0_out_0),
        .\gc0.count_reg[3] (rd_pntr_plus1),
        .\gcc0.gc0.count_d1_reg[2] (p_13_out),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gntv_or_sync_fifo.gl0.wr_n_11 ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rst_full_gen_i),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_4),
        .out(out),
        .p_19_out(p_19_out),
        .p_8_out(p_8_out),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gl0.wr_n_3 ));
  design_1_axi_vfifo_ctrl_0_0_memory__parameterized1 \gntv_or_sync_fifo.mem 
       (.D(D),
        .E(dout_i),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .aclk(aclk),
        .ar_fifo_dout_zero(ar_fifo_dout_zero),
        .areset_d1(areset_d1),
        .count_d10_in(p_12_out),
        .curr_state(curr_state),
        .curr_state_reg(\gfwd_mode.m_valid_i_reg ),
        .dm_rd_en(dm_rd_en),
        .empty_fwft_i_reg(empty),
        .\gc0.count_d1_reg[3] (p_0_out_0),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\goreg_dm.dout_i_reg[6]_0 (\goreg_dm.dout_i_reg[6] ),
        .p_19_out(p_19_out),
        .\pkt_cnt_reg_reg[1] (\gntv_or_sync_fifo.gl0.rd_n_17 ),
        .\pkt_cnt_reg_reg[2] (\gntv_or_sync_fifo.gl0.rd_n_15 ),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .pkt_cntr_one(pkt_cntr_one),
        .prog_full_i(prog_full_i),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i));
  design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__3 rstblk
       (.E(dout_i),
        .Q(Q),
        .aclk(aclk),
        .curr_state_reg(\goreg_dm.dout_i_reg[6] ),
        .\gcc0.gc0.count_d1_reg[3] (rstblk_n_4),
        .\gpregsm1.curr_fwft_state_reg[1] ({\gntv_or_sync_fifo.gl0.rd_n_0 ,\gr1.gr1_int.rfwft/p_0_in }),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 (sckt_wr_rst_cc),
        .out(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized2
   (out,
    \gpregsm1.curr_fwft_state_reg[1] ,
    DOUT,
    \gfwd_mode.storage_data1_reg[39] ,
    D,
    curr_state_reg,
    \tlen_cntr_reg_reg[6] ,
    \tlen_cntr_reg_reg[5] ,
    \tlen_cntr_reg_reg[4] ,
    \tlen_cntr_reg_reg[3] ,
    \gfwd_mode.storage_data1_reg[31] ,
    prog_full_i,
    aclk,
    mm2s_to_tdf_tvalid,
    mcpf_to_argen_tvalid,
    curr_state,
    \tlen_cntr_reg_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \tlen_cntr_reg_reg[0]_0 ,
    \tlen_cntr_reg_reg[6]_0 ,
    \wr_rst_reg_reg[15] ,
    DIN,
    WEBWE);
  output out;
  output \gpregsm1.curr_fwft_state_reg[1] ;
  output [11:0]DOUT;
  output \gfwd_mode.storage_data1_reg[39] ;
  output [3:0]D;
  output curr_state_reg;
  output \tlen_cntr_reg_reg[6] ;
  output \tlen_cntr_reg_reg[5] ;
  output \tlen_cntr_reg_reg[4] ;
  output \tlen_cntr_reg_reg[3] ;
  output \gfwd_mode.storage_data1_reg[31] ;
  output prog_full_i;
  input aclk;
  input mm2s_to_tdf_tvalid;
  input mcpf_to_argen_tvalid;
  input curr_state;
  input \tlen_cntr_reg_reg[0] ;
  input \gfwd_mode.m_valid_i_reg ;
  input \tlen_cntr_reg_reg[0]_0 ;
  input \tlen_cntr_reg_reg[6]_0 ;
  input [0:0]\wr_rst_reg_reg[15] ;
  input [14:0]DIN;
  input [0:0]WEBWE;

  wire [3:0]D;
  wire [14:0]DIN;
  wire [11:0]DOUT;
  wire [0:0]WEBWE;
  wire aclk;
  wire curr_state;
  wire curr_state_reg;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[31] ;
  wire \gfwd_mode.storage_data1_reg[39] ;
  wire \gntv_or_sync_fifo.gl0.rd_n_2 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_21 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_3 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_16 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_17 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_18 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_19 ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire [3:0]\grss.rsts/c2/v1_reg ;
  wire mcpf_to_argen_tvalid;
  wire mm2s_to_tdf_tvalid;
  wire out;
  wire [8:0]p_0_out;
  wire [8:0]p_12_out;
  wire [8:8]p_13_out;
  wire p_2_out;
  wire p_8_out;
  wire prog_full_i;
  wire [7:0]rd_pntr_plus1;
  wire rst_full_gen_i;
  wire rstblk_n_1;
  wire [1:0]sckt_wr_rst_cc;
  wire \tlen_cntr_reg_reg[0] ;
  wire \tlen_cntr_reg_reg[0]_0 ;
  wire \tlen_cntr_reg_reg[3] ;
  wire \tlen_cntr_reg_reg[4] ;
  wire \tlen_cntr_reg_reg[5] ;
  wire \tlen_cntr_reg_reg[6] ;
  wire \tlen_cntr_reg_reg[6]_0 ;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0_5 \gntv_or_sync_fifo.gl0.rd 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_0_out),
        .E(\gntv_or_sync_fifo.gl0.rd_n_2 ),
        .Q(sckt_wr_rst_cc),
        .aclk(aclk),
        .\gc0.count_d1_reg[7] (rd_pntr_plus1),
        .\gcc0.gc0.count_d1_reg[0] (\gntv_or_sync_fifo.gl0.wr_n_16 ),
        .\gcc0.gc0.count_d1_reg[2] (\gntv_or_sync_fifo.gl0.wr_n_17 ),
        .\gcc0.gc0.count_d1_reg[4] (\gntv_or_sync_fifo.gl0.wr_n_18 ),
        .\gcc0.gc0.count_d1_reg[6] (\gntv_or_sync_fifo.gl0.wr_n_19 ),
        .\gcc0.gc0.count_d1_reg[8] (p_12_out[8]),
        .\gcc0.gc0.count_reg[8] (p_13_out),
        .\gfwd_mode.storage_data1_reg[31] (\gfwd_mode.storage_data1_reg[31] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .mm2s_to_tdf_tvalid(mm2s_to_tdf_tvalid),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_1),
        .out(p_2_out),
        .p_8_out(p_8_out),
        .ram_full_fb_i_reg(out),
        .ram_full_i_reg(\gntv_or_sync_fifo.gl0.rd_n_3 ),
        .ram_full_i_reg_0(\gntv_or_sync_fifo.gl0.rd_n_21 ),
        .v1_reg(\grss.rsts/c2/v1_reg ));
  design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized1 \gntv_or_sync_fifo.gl0.wr 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_12_out),
        .Q(p_13_out),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gntv_or_sync_fifo.gl0.rd_n_3 ),
        .\gc0.count_d1_reg[8]_0 (\gntv_or_sync_fifo.gl0.rd_n_21 ),
        .\gc0.count_d1_reg[8]_1 (p_0_out),
        .\gc0.count_reg[7] (rd_pntr_plus1),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rst_full_gen_i),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_1),
        .out(out),
        .p_8_out(p_8_out),
        .prog_full_i(prog_full_i),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gl0.wr_n_16 ),
        .ram_empty_i_reg_0(\gntv_or_sync_fifo.gl0.wr_n_17 ),
        .ram_empty_i_reg_1(\gntv_or_sync_fifo.gl0.wr_n_18 ),
        .ram_empty_i_reg_2(\gntv_or_sync_fifo.gl0.wr_n_19 ),
        .v1_reg(\grss.rsts/c2/v1_reg ));
  design_1_axi_vfifo_ctrl_0_0_memory__parameterized2 \gntv_or_sync_fifo.mem 
       (.D(D),
        .DIN(DIN),
        .E(\gntv_or_sync_fifo.gl0.rd_n_2 ),
        .ENB_I(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ),
        .ENB_dly_D(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D ),
        .Q(DOUT),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .\gc0.count_d1_reg[8] (p_0_out),
        .\gcc0.gc0.count_d1_reg[8] (p_12_out),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[39] (\gfwd_mode.storage_data1_reg[39] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(out),
        .\tlen_cntr_reg_reg[0] (\tlen_cntr_reg_reg[0] ),
        .\tlen_cntr_reg_reg[0]_0 (\tlen_cntr_reg_reg[0]_0 ),
        .\tlen_cntr_reg_reg[3] (\tlen_cntr_reg_reg[3] ),
        .\tlen_cntr_reg_reg[4] (\tlen_cntr_reg_reg[4] ),
        .\tlen_cntr_reg_reg[5] (\tlen_cntr_reg_reg[5] ),
        .\tlen_cntr_reg_reg[6] (\tlen_cntr_reg_reg[6] ),
        .\tlen_cntr_reg_reg[6]_0 (\tlen_cntr_reg_reg[6]_0 ));
  design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0__xdcDup__1 rstblk
       (.ENB_I(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ),
        .ENB_dly_D(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D ),
        .Q(sckt_wr_rst_cc),
        .aclk(aclk),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (rstblk_n_1),
        .out(rst_full_gen_i),
        .p_8_out(p_8_out),
        .ram_empty_fb_i_reg(p_2_out),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized3
   (out,
    prog_full_i_1,
    we_bcnt,
    Q_reg,
    \goreg_dm.dout_i_reg[0] ,
    Q_reg_0,
    m_axi_bready,
    Q,
    aclk,
    D,
    E,
    awgen_to_mctf_tvalid,
    m_axi_bvalid,
    mem_init_done,
    mux4_out,
    Q_reg_1,
    Q_reg_2);
  output out;
  output prog_full_i_1;
  output we_bcnt;
  output Q_reg;
  output \goreg_dm.dout_i_reg[0] ;
  output Q_reg_0;
  output m_axi_bready;
  input [0:0]Q;
  input aclk;
  input [1:0]D;
  input [0:0]E;
  input awgen_to_mctf_tvalid;
  input m_axi_bvalid;
  input mem_init_done;
  input [1:0]mux4_out;
  input Q_reg_1;
  input Q_reg_2;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire Q_reg_2;
  wire aclk;
  wire awgen_to_mctf_tvalid;
  wire empty;
  wire \gntv_or_sync_fifo.gl0.rd_n_0 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_19 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_20 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_3 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_4 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_5 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_8 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_5 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_6 ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire [0:0]\gr1.gr1_int.rfwft/p_0_in ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire [1:0]mux4_out;
  wire out;
  wire [5:0]p_0_out_0;
  wire [5:0]p_12_out;
  wire [5:1]p_13_out;
  wire prog_full_i_1;
  wire [3:0]rd_pntr_plus1;
  wire rst_full_gen_i;
  wire rstblk_n_3;
  wire rstblk_n_4;
  wire [1:0]sckt_wr_rst_cc;
  wire we_bcnt;

  design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized1 \gntv_or_sync_fifo.gl0.rd 
       (.E(\gntv_or_sync_fifo.gl0.rd_n_5 ),
        .Q(sckt_wr_rst_cc),
        .Q_reg(empty),
        .Q_reg_0(Q_reg),
        .Q_reg_1(Q_reg_1),
        .S(\gntv_or_sync_fifo.gl0.rd_n_19 ),
        .aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gc0.count_d1_reg[3] (rd_pntr_plus1),
        .\gc0.count_reg[1] (\gntv_or_sync_fifo.gl0.wr_n_6 ),
        .\gcc0.gc0.count_d1_reg[5] (p_12_out),
        .\gcc0.gc0.count_reg[5] ({p_13_out[5:4],p_13_out[1]}),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gntv_or_sync_fifo.gl0.rd_n_3 ),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpr1.dout_i_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_4 ),
        .\gpr1.dout_i_reg[0]_0 (p_0_out_0),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(mem_init_done),
        .mux4_out(mux4_out[0]),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_3),
        .out({\gntv_or_sync_fifo.gl0.rd_n_0 ,\gr1.gr1_int.rfwft/p_0_in }),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_8 ),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_20 ),
        .ram_full_fb_i_reg_0(out),
        .ram_full_fb_i_reg_1(\gntv_or_sync_fifo.gl0.wr_n_5 ),
        .we_bcnt(we_bcnt));
  design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized2 \gntv_or_sync_fifo.gl0.wr 
       (.E(\gntv_or_sync_fifo.gl0.rd_n_5 ),
        .Q({p_13_out[5:4],p_13_out[1]}),
        .S(\gntv_or_sync_fifo.gl0.rd_n_19 ),
        .aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gc0.count_d1_reg[2] (\gntv_or_sync_fifo.gl0.rd_n_8 ),
        .\gc0.count_d1_reg[4] (p_0_out_0[4:0]),
        .\gc0.count_d1_reg[4]_0 (\gntv_or_sync_fifo.gl0.rd_n_20 ),
        .\gc0.count_reg[3] (rd_pntr_plus1),
        .\gpr1.dout_i_reg[0] (p_12_out),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rst_full_gen_i),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] (rstblk_n_4),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_3),
        .out(out),
        .prog_full_i_1(prog_full_i_1),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_5 ),
        .ram_empty_fb_i_reg_0(\gntv_or_sync_fifo.gl0.wr_n_6 ),
        .ram_full_fb_i_reg(E),
        .ram_full_fb_i_reg_0(\gntv_or_sync_fifo.gl0.rd_n_3 ));
  design_1_axi_vfifo_ctrl_0_0_memory__parameterized3 \gntv_or_sync_fifo.mem 
       (.D(D),
        .E(E),
        .Q_reg(Q_reg_0),
        .Q_reg_0(Q_reg_2),
        .aclk(aclk),
        .empty_fwft_i_reg(empty),
        .\gc0.count_d1_reg[5] (p_0_out_0),
        .\gcc0.gc0.count_d1_reg[5] (p_12_out),
        .\goreg_dm.dout_i_reg[0]_0 (\goreg_dm.dout_i_reg[0] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_4 ),
        .m_axi_bvalid(m_axi_bvalid),
        .mux4_out(mux4_out[1]),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] (rstblk_n_4),
        .out({\gntv_or_sync_fifo.gl0.rd_n_0 ,\gr1.gr1_int.rfwft/p_0_in }));
  design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo rstblk
       (.Q(Q),
        .aclk(aclk),
        .\gcc0.gc0.count_d1_reg[5] (rstblk_n_3),
        .\goreg_dm.dout_i_reg[0] (rstblk_n_4),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 (sckt_wr_rst_cc),
        .out(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__xdcDup__1
   (out,
    \gpfs.prog_full_i_reg ,
    \gfwd_rev.s_ready_i_reg ,
    m_axi_arvalid,
    \m_axi_arid[0] ,
    Q,
    aclk,
    E,
    prog_full_i,
    M_AXI_ARVALID,
    m_axi_arready,
    I147);
  output out;
  output \gpfs.prog_full_i_reg ;
  output \gfwd_rev.s_ready_i_reg ;
  output m_axi_arvalid;
  output [40:0]\m_axi_arid[0] ;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input prog_full_i;
  input M_AXI_ARVALID;
  input m_axi_arready;
  input [40:0]I147;

  wire [0:0]E;
  wire [40:0]I147;
  wire M_AXI_ARVALID;
  wire [0:0]Q;
  wire aclk;
  wire dm_rd_en;
  wire dout_i;
  wire \gfwd_rev.s_ready_i_reg ;
  wire \gntv_or_sync_fifo.gl0.rd_n_1 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_11 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_4 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_5 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_3 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_4 ;
  wire \gpfs.prog_full_i_reg ;
  wire [0:0]\gr1.gr1_int.rfwft/p_0_in ;
  wire [40:0]\m_axi_arid[0] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire out;
  wire [3:0]p_0_out;
  wire [3:0]p_12_out;
  wire [3:0]p_13_out;
  wire p_2_out;
  wire p_8_out;
  wire prog_full_i;
  wire [3:0]rd_pntr_plus1;
  wire rst_full_gen_i;
  wire rstblk_n_1;
  wire rstblk_n_2;
  wire rstblk_n_3;
  wire rstblk_n_4;

  design_1_axi_vfifo_ctrl_0_0_rd_logic_183 \gntv_or_sync_fifo.gl0.rd 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_4 ,\gntv_or_sync_fifo.gl0.rd_n_5 }),
        .E(E),
        .M_AXI_ARVALID(M_AXI_ARVALID),
        .Q({rstblk_n_1,rstblk_n_2}),
        .aclk(aclk),
        .dm_rd_en(dm_rd_en),
        .empty_fwft_fb_o_i_reg({\gntv_or_sync_fifo.gl0.rd_n_1 ,\gr1.gr1_int.rfwft/p_0_in }),
        .\gc0.count_d1_reg[3] (rd_pntr_plus1),
        .\gcc0.gc0.count_reg[3] (p_13_out),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (p_0_out),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_4),
        .out(p_2_out),
        .p_8_out(p_8_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_3 ),
        .ram_full_fb_i_reg(out),
        .ram_full_i_reg(\gntv_or_sync_fifo.gl0.rd_n_11 ));
  design_1_axi_vfifo_ctrl_0_0_wr_logic_184 \gntv_or_sync_fifo.gl0.wr 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_4 ,\gntv_or_sync_fifo.gl0.rd_n_5 }),
        .E(E),
        .M_AXI_ARVALID(M_AXI_ARVALID),
        .Q(p_12_out),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] (p_0_out),
        .\gc0.count_reg[3] (rd_pntr_plus1),
        .\gcc0.gc0.count_d1_reg[3] (p_13_out),
        .\gfwd_rev.s_ready_i_reg (\gfwd_rev.s_ready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rstblk_n_3),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (rst_full_gen_i),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_4),
        .out(out),
        .p_8_out(p_8_out),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(p_2_out),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gl0.wr_n_3 ),
        .ram_empty_i_reg_0(\gntv_or_sync_fifo.gl0.wr_n_4 ));
  design_1_axi_vfifo_ctrl_0_0_memory_185 \gntv_or_sync_fifo.mem 
       (.E(E),
        .I147(I147),
        .Q(p_12_out),
        .aclk(aclk),
        .dm_rd_en(dm_rd_en),
        .\gc0.count_d1_reg[3] (p_0_out),
        .\m_axi_arid[0] (\m_axi_arid[0] ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (dout_i));
  design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__1 rstblk
       (.Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[2] (\gntv_or_sync_fifo.gl0.wr_n_4 ),
        .\gc0.count_d1_reg[3] (\gntv_or_sync_fifo.gl0.rd_n_11 ),
        .\gcc0.gc0.count_d1_reg[3] (rstblk_n_4),
        .\goreg_dm.dout_i_reg[40] (dout_i),
        .\gpregsm1.curr_fwft_state_reg[1] ({\gntv_or_sync_fifo.gl0.rd_n_1 ,\gr1.gr1_int.rfwft/p_0_in }),
        .m_axi_arready(m_axi_arready),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ({rstblk_n_1,rstblk_n_2}),
        .out(rst_full_gen_i),
        .p_8_out(p_8_out),
        .ram_full_fb_i_reg(out),
        .ram_full_i_reg(rstblk_n_3));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_top
   (out,
    TREADY_S2MM,
    m_axi_awvalid,
    \m_axi_awid[0] ,
    Q,
    aclk,
    E,
    \gpfs.prog_full_i_reg ,
    prog_full_i,
    m_axi_awvalid_i,
    m_axi_awready,
    DI);
  output out;
  output TREADY_S2MM;
  output m_axi_awvalid;
  output [40:0]\m_axi_awid[0] ;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input \gpfs.prog_full_i_reg ;
  input prog_full_i;
  input m_axi_awvalid_i;
  input m_axi_awready;
  input [40:0]DI;

  wire [40:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire TREADY_S2MM;
  wire aclk;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_awid[0] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire out;
  wire prog_full_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo \grf.rf 
       (.DI(DI),
        .E(E),
        .Q(Q),
        .TREADY_S2MM(TREADY_S2MM),
        .aclk(aclk),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_awid[0] (\m_axi_awid[0] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .out(out),
        .prog_full_i(prog_full_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized0
   (out,
    \gpfs.prog_full_i_reg ,
    m_axi_wvalid,
    \m_axi_wdata[31] ,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[33] ,
    E,
    m_axi_wready,
    m_axi_wvalid_i);
  output out;
  output \gpfs.prog_full_i_reg ;
  output m_axi_wvalid;
  output [32:0]\m_axi_wdata[31] ;
  input aclk;
  input [0:0]Q;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]E;
  input m_axi_wready;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire \gpfs.prog_full_i_reg ;
  wire [32:0]\m_axi_wdata[31] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized0 \grf.rf 
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_wdata[31] (\m_axi_wdata[31] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized1
   (out,
    \gpfs.prog_full_i_reg ,
    curr_state_reg,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \goreg_dm.dout_i_reg[6] ,
    D,
    Q,
    aclk,
    p_19_out,
    prog_full_i,
    curr_state,
    areset_d1,
    sdp_rd_addr_in_i,
    \gnstage1.q_dly_reg[1][0] ,
    \pkt_cnt_reg_reg[5] ,
    PAYLOAD_FROM_MTF);
  output out;
  output \gpfs.prog_full_i_reg ;
  output curr_state_reg;
  output \gfwd_mode.storage_data1_reg[0] ;
  output \gfwd_mode.m_valid_i_reg ;
  output \goreg_dm.dout_i_reg[6] ;
  output [5:0]D;
  input [0:0]Q;
  input aclk;
  input p_19_out;
  input prog_full_i;
  input curr_state;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input \gnstage1.q_dly_reg[1][0] ;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input [6:0]PAYLOAD_FROM_MTF;

  wire [5:0]D;
  wire [6:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire aclk;
  wire areset_d1;
  wire curr_state;
  wire curr_state_reg;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \goreg_dm.dout_i_reg[6] ;
  wire \gpfs.prog_full_i_reg ;
  wire out;
  wire p_19_out;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire prog_full_i;
  wire sdp_rd_addr_in_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized1 \grf.rf 
       (.D(D),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .Q(Q),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\goreg_dm.dout_i_reg[6] (\goreg_dm.dout_i_reg[6] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .out(out),
        .p_19_out(p_19_out),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .prog_full_i(prog_full_i),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized2
   (out,
    \gpregsm1.curr_fwft_state_reg[1] ,
    Q,
    \gfwd_mode.storage_data1_reg[39] ,
    D,
    curr_state_reg,
    \tlen_cntr_reg_reg[6] ,
    \tlen_cntr_reg_reg[5] ,
    \tlen_cntr_reg_reg[4] ,
    \tlen_cntr_reg_reg[3] ,
    \gfwd_mode.storage_data1_reg[31] ,
    prog_full_i,
    aclk,
    mm2s_to_tdf_tvalid,
    mcpf_to_argen_tvalid,
    curr_state,
    \tlen_cntr_reg_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \tlen_cntr_reg_reg[0]_0 ,
    \tlen_cntr_reg_reg[6]_0 ,
    \wr_rst_reg_reg[15] ,
    DIN,
    WEBWE);
  output out;
  output \gpregsm1.curr_fwft_state_reg[1] ;
  output [11:0]Q;
  output \gfwd_mode.storage_data1_reg[39] ;
  output [3:0]D;
  output curr_state_reg;
  output \tlen_cntr_reg_reg[6] ;
  output \tlen_cntr_reg_reg[5] ;
  output \tlen_cntr_reg_reg[4] ;
  output \tlen_cntr_reg_reg[3] ;
  output \gfwd_mode.storage_data1_reg[31] ;
  output prog_full_i;
  input aclk;
  input mm2s_to_tdf_tvalid;
  input mcpf_to_argen_tvalid;
  input curr_state;
  input \tlen_cntr_reg_reg[0] ;
  input \gfwd_mode.m_valid_i_reg ;
  input \tlen_cntr_reg_reg[0]_0 ;
  input \tlen_cntr_reg_reg[6]_0 ;
  input [0:0]\wr_rst_reg_reg[15] ;
  input [14:0]DIN;
  input [0:0]WEBWE;

  wire [3:0]D;
  wire [14:0]DIN;
  wire [11:0]Q;
  wire [0:0]WEBWE;
  wire aclk;
  wire curr_state;
  wire curr_state_reg;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[31] ;
  wire \gfwd_mode.storage_data1_reg[39] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire mcpf_to_argen_tvalid;
  wire mm2s_to_tdf_tvalid;
  wire out;
  wire prog_full_i;
  wire \tlen_cntr_reg_reg[0] ;
  wire \tlen_cntr_reg_reg[0]_0 ;
  wire \tlen_cntr_reg_reg[3] ;
  wire \tlen_cntr_reg_reg[4] ;
  wire \tlen_cntr_reg_reg[5] ;
  wire \tlen_cntr_reg_reg[6] ;
  wire \tlen_cntr_reg_reg[6]_0 ;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized2 \grf.rf 
       (.D(D),
        .DIN(DIN),
        .DOUT(Q),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[31] (\gfwd_mode.storage_data1_reg[31] ),
        .\gfwd_mode.storage_data1_reg[39] (\gfwd_mode.storage_data1_reg[39] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .mm2s_to_tdf_tvalid(mm2s_to_tdf_tvalid),
        .out(out),
        .prog_full_i(prog_full_i),
        .\tlen_cntr_reg_reg[0] (\tlen_cntr_reg_reg[0] ),
        .\tlen_cntr_reg_reg[0]_0 (\tlen_cntr_reg_reg[0]_0 ),
        .\tlen_cntr_reg_reg[3] (\tlen_cntr_reg_reg[3] ),
        .\tlen_cntr_reg_reg[4] (\tlen_cntr_reg_reg[4] ),
        .\tlen_cntr_reg_reg[5] (\tlen_cntr_reg_reg[5] ),
        .\tlen_cntr_reg_reg[6] (\tlen_cntr_reg_reg[6] ),
        .\tlen_cntr_reg_reg[6]_0 (\tlen_cntr_reg_reg[6]_0 ),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized3
   (out,
    prog_full_i_1,
    we_bcnt,
    Q_reg,
    \goreg_dm.dout_i_reg[0] ,
    Q_reg_0,
    m_axi_bready,
    Q,
    aclk,
    D,
    E,
    awgen_to_mctf_tvalid,
    m_axi_bvalid,
    mem_init_done,
    mux4_out,
    Q_reg_1,
    Q_reg_2);
  output out;
  output prog_full_i_1;
  output we_bcnt;
  output Q_reg;
  output \goreg_dm.dout_i_reg[0] ;
  output Q_reg_0;
  output m_axi_bready;
  input [0:0]Q;
  input aclk;
  input [1:0]D;
  input [0:0]E;
  input awgen_to_mctf_tvalid;
  input m_axi_bvalid;
  input mem_init_done;
  input [1:0]mux4_out;
  input Q_reg_1;
  input Q_reg_2;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire Q_reg_2;
  wire aclk;
  wire awgen_to_mctf_tvalid;
  wire \goreg_dm.dout_i_reg[0] ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire [1:0]mux4_out;
  wire out;
  wire prog_full_i_1;
  wire we_bcnt;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized3 \grf.rf 
       (.D(D),
        .E(E),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .Q_reg_1(Q_reg_1),
        .Q_reg_2(Q_reg_2),
        .aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(mem_init_done),
        .mux4_out(mux4_out),
        .out(out),
        .prog_full_i_1(prog_full_i_1),
        .we_bcnt(we_bcnt));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__xdcDup__1
   (out,
    \gpfs.prog_full_i_reg ,
    \gfwd_rev.s_ready_i_reg ,
    m_axi_arvalid,
    \m_axi_arid[0] ,
    Q,
    aclk,
    E,
    prog_full_i,
    M_AXI_ARVALID,
    m_axi_arready,
    I147);
  output out;
  output \gpfs.prog_full_i_reg ;
  output \gfwd_rev.s_ready_i_reg ;
  output m_axi_arvalid;
  output [40:0]\m_axi_arid[0] ;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input prog_full_i;
  input M_AXI_ARVALID;
  input m_axi_arready;
  input [40:0]I147;

  wire [0:0]E;
  wire [40:0]I147;
  wire M_AXI_ARVALID;
  wire [0:0]Q;
  wire aclk;
  wire \gfwd_rev.s_ready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_arid[0] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire out;
  wire prog_full_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__xdcDup__1 \grf.rf 
       (.E(E),
        .I147(I147),
        .M_AXI_ARVALID(M_AXI_ARVALID),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_rev.s_ready_i_reg (\gfwd_rev.s_ready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_arid[0] (\m_axi_arid[0] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .out(out),
        .prog_full_i(prog_full_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1
   (out,
    TREADY_S2MM,
    m_axi_awvalid,
    \m_axi_awid[0] ,
    Q,
    aclk,
    E,
    \gpfs.prog_full_i_reg ,
    prog_full_i,
    m_axi_awvalid_i,
    m_axi_awready,
    DI);
  output out;
  output TREADY_S2MM;
  output m_axi_awvalid;
  output [40:0]\m_axi_awid[0] ;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input \gpfs.prog_full_i_reg ;
  input prog_full_i;
  input m_axi_awvalid_i;
  input m_axi_awready;
  input [40:0]DI;

  wire [40:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire TREADY_S2MM;
  wire aclk;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_awid[0] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire out;
  wire prog_full_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth inst_fifo_gen
       (.DI(DI),
        .E(E),
        .Q(Q),
        .TREADY_S2MM(TREADY_S2MM),
        .aclk(aclk),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_awid[0] (\m_axi_awid[0] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .out(out),
        .prog_full_i(prog_full_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized1
   (out,
    \gpfs.prog_full_i_reg ,
    m_axi_wvalid,
    \m_axi_wdata[31] ,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[33] ,
    E,
    m_axi_wready,
    m_axi_wvalid_i);
  output out;
  output \gpfs.prog_full_i_reg ;
  output m_axi_wvalid;
  output [32:0]\m_axi_wdata[31] ;
  input aclk;
  input [0:0]Q;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]E;
  input m_axi_wready;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire \gpfs.prog_full_i_reg ;
  wire [32:0]\m_axi_wdata[31] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized0 inst_fifo_gen
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_wdata[31] (\m_axi_wdata[31] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized3
   (out,
    \gpfs.prog_full_i_reg ,
    curr_state_reg,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \goreg_dm.dout_i_reg[6] ,
    D,
    Q,
    aclk,
    p_19_out,
    prog_full_i,
    curr_state,
    areset_d1,
    sdp_rd_addr_in_i,
    \gnstage1.q_dly_reg[1][0] ,
    \pkt_cnt_reg_reg[5] ,
    PAYLOAD_FROM_MTF);
  output out;
  output \gpfs.prog_full_i_reg ;
  output curr_state_reg;
  output \gfwd_mode.storage_data1_reg[0] ;
  output \gfwd_mode.m_valid_i_reg ;
  output \goreg_dm.dout_i_reg[6] ;
  output [5:0]D;
  input [0:0]Q;
  input aclk;
  input p_19_out;
  input prog_full_i;
  input curr_state;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input \gnstage1.q_dly_reg[1][0] ;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input [6:0]PAYLOAD_FROM_MTF;

  wire [5:0]D;
  wire [6:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire aclk;
  wire areset_d1;
  wire curr_state;
  wire curr_state_reg;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \goreg_dm.dout_i_reg[6] ;
  wire \gpfs.prog_full_i_reg ;
  wire out;
  wire p_19_out;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire prog_full_i;
  wire sdp_rd_addr_in_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized1 inst_fifo_gen
       (.D(D),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .Q(Q),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\goreg_dm.dout_i_reg[6] (\goreg_dm.dout_i_reg[6] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .out(out),
        .p_19_out(p_19_out),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .prog_full_i(prog_full_i),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized5
   (out,
    \gpregsm1.curr_fwft_state_reg[1] ,
    Q,
    \gfwd_mode.storage_data1_reg[39] ,
    D,
    curr_state_reg,
    \tlen_cntr_reg_reg[6] ,
    \tlen_cntr_reg_reg[5] ,
    \tlen_cntr_reg_reg[4] ,
    \tlen_cntr_reg_reg[3] ,
    \gfwd_mode.storage_data1_reg[31] ,
    prog_full_i,
    aclk,
    mm2s_to_tdf_tvalid,
    mcpf_to_argen_tvalid,
    curr_state,
    \tlen_cntr_reg_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \tlen_cntr_reg_reg[0]_0 ,
    \tlen_cntr_reg_reg[6]_0 ,
    \wr_rst_reg_reg[15] ,
    DIN,
    WEBWE);
  output out;
  output \gpregsm1.curr_fwft_state_reg[1] ;
  output [11:0]Q;
  output \gfwd_mode.storage_data1_reg[39] ;
  output [3:0]D;
  output curr_state_reg;
  output \tlen_cntr_reg_reg[6] ;
  output \tlen_cntr_reg_reg[5] ;
  output \tlen_cntr_reg_reg[4] ;
  output \tlen_cntr_reg_reg[3] ;
  output \gfwd_mode.storage_data1_reg[31] ;
  output prog_full_i;
  input aclk;
  input mm2s_to_tdf_tvalid;
  input mcpf_to_argen_tvalid;
  input curr_state;
  input \tlen_cntr_reg_reg[0] ;
  input \gfwd_mode.m_valid_i_reg ;
  input \tlen_cntr_reg_reg[0]_0 ;
  input \tlen_cntr_reg_reg[6]_0 ;
  input [0:0]\wr_rst_reg_reg[15] ;
  input [14:0]DIN;
  input [0:0]WEBWE;

  wire [3:0]D;
  wire [14:0]DIN;
  wire [11:0]Q;
  wire [0:0]WEBWE;
  wire aclk;
  wire curr_state;
  wire curr_state_reg;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[31] ;
  wire \gfwd_mode.storage_data1_reg[39] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire mcpf_to_argen_tvalid;
  wire mm2s_to_tdf_tvalid;
  wire out;
  wire prog_full_i;
  wire \tlen_cntr_reg_reg[0] ;
  wire \tlen_cntr_reg_reg[0]_0 ;
  wire \tlen_cntr_reg_reg[3] ;
  wire \tlen_cntr_reg_reg[4] ;
  wire \tlen_cntr_reg_reg[5] ;
  wire \tlen_cntr_reg_reg[6] ;
  wire \tlen_cntr_reg_reg[6]_0 ;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized2 inst_fifo_gen
       (.D(D),
        .DIN(DIN),
        .DOUT(Q),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[31] (\gfwd_mode.storage_data1_reg[31] ),
        .\gfwd_mode.storage_data1_reg[39] (\gfwd_mode.storage_data1_reg[39] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .mm2s_to_tdf_tvalid(mm2s_to_tdf_tvalid),
        .out(out),
        .prog_full_i(prog_full_i),
        .\tlen_cntr_reg_reg[0] (\tlen_cntr_reg_reg[0] ),
        .\tlen_cntr_reg_reg[0]_0 (\tlen_cntr_reg_reg[0]_0 ),
        .\tlen_cntr_reg_reg[3] (\tlen_cntr_reg_reg[3] ),
        .\tlen_cntr_reg_reg[4] (\tlen_cntr_reg_reg[4] ),
        .\tlen_cntr_reg_reg[5] (\tlen_cntr_reg_reg[5] ),
        .\tlen_cntr_reg_reg[6] (\tlen_cntr_reg_reg[6] ),
        .\tlen_cntr_reg_reg[6]_0 (\tlen_cntr_reg_reg[6]_0 ),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized7
   (out,
    prog_full_i_1,
    we_bcnt,
    Q_reg,
    \goreg_dm.dout_i_reg[0] ,
    Q_reg_0,
    m_axi_bready,
    Q,
    aclk,
    D,
    E,
    awgen_to_mctf_tvalid,
    m_axi_bvalid,
    mem_init_done,
    mux4_out,
    Q_reg_1,
    Q_reg_2);
  output out;
  output prog_full_i_1;
  output we_bcnt;
  output Q_reg;
  output \goreg_dm.dout_i_reg[0] ;
  output Q_reg_0;
  output m_axi_bready;
  input [0:0]Q;
  input aclk;
  input [1:0]D;
  input [0:0]E;
  input awgen_to_mctf_tvalid;
  input m_axi_bvalid;
  input mem_init_done;
  input [1:0]mux4_out;
  input Q_reg_1;
  input Q_reg_2;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire Q_reg_2;
  wire aclk;
  wire awgen_to_mctf_tvalid;
  wire \goreg_dm.dout_i_reg[0] ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire [1:0]mux4_out;
  wire out;
  wire prog_full_i_1;
  wire we_bcnt;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized3 inst_fifo_gen
       (.D(D),
        .E(E),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .Q_reg_1(Q_reg_1),
        .Q_reg_2(Q_reg_2),
        .aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(mem_init_done),
        .mux4_out(mux4_out),
        .out(out),
        .prog_full_i_1(prog_full_i_1),
        .we_bcnt(we_bcnt));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__xdcDup__1
   (out,
    \gpfs.prog_full_i_reg ,
    \gfwd_rev.s_ready_i_reg ,
    m_axi_arvalid,
    \m_axi_arid[0] ,
    Q,
    aclk,
    E,
    prog_full_i,
    M_AXI_ARVALID,
    m_axi_arready,
    I147);
  output out;
  output \gpfs.prog_full_i_reg ;
  output \gfwd_rev.s_ready_i_reg ;
  output m_axi_arvalid;
  output [40:0]\m_axi_arid[0] ;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input prog_full_i;
  input M_AXI_ARVALID;
  input m_axi_arready;
  input [40:0]I147;

  wire [0:0]E;
  wire [40:0]I147;
  wire M_AXI_ARVALID;
  wire [0:0]Q;
  wire aclk;
  wire \gfwd_rev.s_ready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_arid[0] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire out;
  wire prog_full_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__xdcDup__1 inst_fifo_gen
       (.E(E),
        .I147(I147),
        .M_AXI_ARVALID(M_AXI_ARVALID),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_rev.s_ready_i_reg (\gfwd_rev.s_ready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_arid[0] (\m_axi_arid[0] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .out(out),
        .prog_full_i(prog_full_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_compare" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0
   (comp0,
    v1_reg);
  output comp0;
  input [4:0]v1_reg;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire [4:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg[4]}));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_compare" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_0
   (ram_full_i_reg,
    v1_reg_0,
    \gc0.count_d1_reg[8] ,
    SR,
    comp0,
    E,
    out,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    m_axi_wvalid_i);
  output ram_full_i_reg;
  input [0:0]v1_reg_0;
  input [3:0]\gc0.count_d1_reg[8] ;
  input [0:0]SR;
  input comp0;
  input [0:0]E;
  input out;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire [0:0]SR;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire comp1;
  wire [3:0]\gc0.count_d1_reg[8] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_axi_wvalid_i;
  wire out;
  wire ram_full_fb_i_i_2__2_n_0;
  wire ram_full_i_reg;
  wire [0:0]v1_reg_0;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gc0.count_d1_reg[8] [2:0],v1_reg_0}));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_d1_reg[8] [3]}));
  LUT6 #(
    .INIT(64'hAAEEAAEEAFFFAAEE)) 
    ram_full_fb_i_i_1__3
       (.I0(SR),
        .I1(ram_full_fb_i_i_2__2_n_0),
        .I2(comp0),
        .I3(E),
        .I4(out),
        .I5(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .O(ram_full_i_reg));
  LUT3 #(
    .INIT(8'h08)) 
    ram_full_fb_i_i_2__2
       (.I0(comp1),
        .I1(m_axi_wvalid_i),
        .I2(out),
        .O(ram_full_fb_i_i_2__2_n_0));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_compare" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_1
   (ram_empty_i_reg,
    \gc0.count_d1_reg[0] ,
    \gc0.count_d1_reg[2] ,
    \gc0.count_d1_reg[4] ,
    \gc0.count_d1_reg[6] ,
    \gc0.count_d1_reg[8] ,
    out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    E,
    ram_full_fb_i_reg,
    comp1);
  output ram_empty_i_reg;
  input \gc0.count_d1_reg[0] ;
  input \gc0.count_d1_reg[2] ;
  input \gc0.count_d1_reg[4] ;
  input \gc0.count_d1_reg[6] ;
  input \gc0.count_d1_reg[8] ;
  input out;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input [0:0]E;
  input ram_full_fb_i_reg;
  input comp1;

  wire [0:0]E;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire comp1;
  wire \gc0.count_d1_reg[0] ;
  wire \gc0.count_d1_reg[2] ;
  wire \gc0.count_d1_reg[4] ;
  wire \gc0.count_d1_reg[6] ;
  wire \gc0.count_d1_reg[8] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire ram_empty_i_reg;
  wire ram_full_fb_i_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gc0.count_d1_reg[6] ,\gc0.count_d1_reg[4] ,\gc0.count_d1_reg[2] ,\gc0.count_d1_reg[0] }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_d1_reg[8] }));
  LUT6 #(
    .INIT(64'hFFFAF2F2FAFAF2F2)) 
    ram_empty_fb_i_i_1__3
       (.I0(out),
        .I1(comp0),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .I3(E),
        .I4(ram_full_fb_i_reg),
        .I5(comp1),
        .O(ram_empty_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_compare" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_13
   (ram_empty_i_reg,
    \gcc0.gc0.count_d1_reg[0] ,
    \gcc0.gc0.count_d1_reg[2] ,
    \gcc0.gc0.count_d1_reg[4] ,
    \gcc0.gc0.count_d1_reg[6] ,
    \gc0.count_d1_reg[8] ,
    out,
    E,
    comp1,
    mcpf_to_argen_tvalid,
    ram_full_fb_i_reg);
  output ram_empty_i_reg;
  input \gcc0.gc0.count_d1_reg[0] ;
  input \gcc0.gc0.count_d1_reg[2] ;
  input \gcc0.gc0.count_d1_reg[4] ;
  input \gcc0.gc0.count_d1_reg[6] ;
  input \gc0.count_d1_reg[8] ;
  input out;
  input [0:0]E;
  input comp1;
  input mcpf_to_argen_tvalid;
  input ram_full_fb_i_reg;

  wire [0:0]E;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire comp1;
  wire \gc0.count_d1_reg[8] ;
  wire \gcc0.gc0.count_d1_reg[0] ;
  wire \gcc0.gc0.count_d1_reg[2] ;
  wire \gcc0.gc0.count_d1_reg[4] ;
  wire \gcc0.gc0.count_d1_reg[6] ;
  wire mcpf_to_argen_tvalid;
  wire out;
  wire ram_empty_i_reg;
  wire ram_full_fb_i_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gcc0.gc0.count_d1_reg[6] ,\gcc0.gc0.count_d1_reg[4] ,\gcc0.gc0.count_d1_reg[2] ,\gcc0.gc0.count_d1_reg[0] }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_d1_reg[8] }));
  LUT6 #(
    .INIT(64'hFCCCFCCC4444FCCC)) 
    ram_empty_fb_i_i_1__0
       (.I0(comp0),
        .I1(out),
        .I2(E),
        .I3(comp1),
        .I4(mcpf_to_argen_tvalid),
        .I5(ram_full_fb_i_reg),
        .O(ram_empty_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_compare" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_14
   (comp1,
    v1_reg,
    \gc0.count_reg[8] );
  output comp1;
  input [3:0]v1_reg;
  input \gc0.count_reg[8] ;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp1;
  wire \gc0.count_reg[8] ;
  wire [3:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_reg[8] }));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_compare" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_2
   (comp1,
    v1_reg,
    \gcc0.gc0.count_d1_reg[6] );
  output comp1;
  input [1:0]v1_reg;
  input [2:0]\gcc0.gc0.count_d1_reg[6] ;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp1;
  wire [2:0]\gcc0.gc0.count_d1_reg[6] ;
  wire [1:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gcc0.gc0.count_d1_reg[6] ,v1_reg[0]}));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg[1]}));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_compare" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_8
   (ram_full_comb__6,
    v1_reg,
    \gc0.count_d1_reg[8] ,
    mcpf_to_argen_tvalid,
    comp1,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    out,
    p_8_out);
  output ram_full_comb__6;
  input [3:0]v1_reg;
  input \gc0.count_d1_reg[8] ;
  input mcpf_to_argen_tvalid;
  input comp1;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input out;
  input p_8_out;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire comp1;
  wire \gc0.count_d1_reg[8] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire mcpf_to_argen_tvalid;
  wire out;
  wire p_8_out;
  wire ram_full_comb__6;
  wire [3:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_d1_reg[8] }));
  LUT6 #(
    .INIT(64'h0055000000FFC0C0)) 
    ram_full_fb_i_i_1__0
       (.I0(comp0),
        .I1(mcpf_to_argen_tvalid),
        .I2(comp1),
        .I3(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I4(out),
        .I5(p_8_out),
        .O(ram_full_comb__6));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_compare" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_9
   (comp1,
    v1_reg_0,
    \gc0.count_d1_reg[8] );
  output comp1;
  input [3:0]v1_reg_0;
  input \gc0.count_d1_reg[8] ;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp1;
  wire \gc0.count_d1_reg[8] ;
  wire [3:0]v1_reg_0;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_d1_reg[8] }));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_synth" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth
   (out,
    TREADY_S2MM,
    m_axi_awvalid,
    \m_axi_awid[0] ,
    Q,
    aclk,
    E,
    \gpfs.prog_full_i_reg ,
    prog_full_i,
    m_axi_awvalid_i,
    m_axi_awready,
    DI);
  output out;
  output TREADY_S2MM;
  output m_axi_awvalid;
  output [40:0]\m_axi_awid[0] ;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input \gpfs.prog_full_i_reg ;
  input prog_full_i;
  input m_axi_awvalid_i;
  input m_axi_awready;
  input [40:0]DI;

  wire [40:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire TREADY_S2MM;
  wire aclk;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_awid[0] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire out;
  wire prog_full_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_top \gconvfifo.rf 
       (.DI(DI),
        .E(E),
        .Q(Q),
        .TREADY_S2MM(TREADY_S2MM),
        .aclk(aclk),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_awid[0] (\m_axi_awid[0] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .out(out),
        .prog_full_i(prog_full_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_synth" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized0
   (out,
    \gpfs.prog_full_i_reg ,
    m_axi_wvalid,
    \m_axi_wdata[31] ,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[33] ,
    E,
    m_axi_wready,
    m_axi_wvalid_i);
  output out;
  output \gpfs.prog_full_i_reg ;
  output m_axi_wvalid;
  output [32:0]\m_axi_wdata[31] ;
  input aclk;
  input [0:0]Q;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]E;
  input m_axi_wready;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire \gpfs.prog_full_i_reg ;
  wire [32:0]\m_axi_wdata[31] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized0 \gconvfifo.rf 
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_wdata[31] (\m_axi_wdata[31] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_synth" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized1
   (out,
    \gpfs.prog_full_i_reg ,
    curr_state_reg,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \goreg_dm.dout_i_reg[6] ,
    D,
    Q,
    aclk,
    p_19_out,
    prog_full_i,
    curr_state,
    areset_d1,
    sdp_rd_addr_in_i,
    \gnstage1.q_dly_reg[1][0] ,
    \pkt_cnt_reg_reg[5] ,
    PAYLOAD_FROM_MTF);
  output out;
  output \gpfs.prog_full_i_reg ;
  output curr_state_reg;
  output \gfwd_mode.storage_data1_reg[0] ;
  output \gfwd_mode.m_valid_i_reg ;
  output \goreg_dm.dout_i_reg[6] ;
  output [5:0]D;
  input [0:0]Q;
  input aclk;
  input p_19_out;
  input prog_full_i;
  input curr_state;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input \gnstage1.q_dly_reg[1][0] ;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input [6:0]PAYLOAD_FROM_MTF;

  wire [5:0]D;
  wire [6:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire aclk;
  wire areset_d1;
  wire curr_state;
  wire curr_state_reg;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \goreg_dm.dout_i_reg[6] ;
  wire \gpfs.prog_full_i_reg ;
  wire out;
  wire p_19_out;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire prog_full_i;
  wire sdp_rd_addr_in_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized1 \gconvfifo.rf 
       (.D(D),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .Q(Q),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\goreg_dm.dout_i_reg[6] (\goreg_dm.dout_i_reg[6] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .out(out),
        .p_19_out(p_19_out),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .prog_full_i(prog_full_i),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_synth" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized2
   (out,
    \gpregsm1.curr_fwft_state_reg[1] ,
    DOUT,
    \gfwd_mode.storage_data1_reg[39] ,
    D,
    curr_state_reg,
    \tlen_cntr_reg_reg[6] ,
    \tlen_cntr_reg_reg[5] ,
    \tlen_cntr_reg_reg[4] ,
    \tlen_cntr_reg_reg[3] ,
    \gfwd_mode.storage_data1_reg[31] ,
    prog_full_i,
    aclk,
    mm2s_to_tdf_tvalid,
    mcpf_to_argen_tvalid,
    curr_state,
    \tlen_cntr_reg_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \tlen_cntr_reg_reg[0]_0 ,
    \tlen_cntr_reg_reg[6]_0 ,
    \wr_rst_reg_reg[15] ,
    DIN,
    WEBWE);
  output out;
  output \gpregsm1.curr_fwft_state_reg[1] ;
  output [11:0]DOUT;
  output \gfwd_mode.storage_data1_reg[39] ;
  output [3:0]D;
  output curr_state_reg;
  output \tlen_cntr_reg_reg[6] ;
  output \tlen_cntr_reg_reg[5] ;
  output \tlen_cntr_reg_reg[4] ;
  output \tlen_cntr_reg_reg[3] ;
  output \gfwd_mode.storage_data1_reg[31] ;
  output prog_full_i;
  input aclk;
  input mm2s_to_tdf_tvalid;
  input mcpf_to_argen_tvalid;
  input curr_state;
  input \tlen_cntr_reg_reg[0] ;
  input \gfwd_mode.m_valid_i_reg ;
  input \tlen_cntr_reg_reg[0]_0 ;
  input \tlen_cntr_reg_reg[6]_0 ;
  input [0:0]\wr_rst_reg_reg[15] ;
  input [14:0]DIN;
  input [0:0]WEBWE;

  wire [3:0]D;
  wire [14:0]DIN;
  wire [11:0]DOUT;
  wire [0:0]WEBWE;
  wire aclk;
  wire curr_state;
  wire curr_state_reg;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[31] ;
  wire \gfwd_mode.storage_data1_reg[39] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire mcpf_to_argen_tvalid;
  wire mm2s_to_tdf_tvalid;
  wire out;
  wire prog_full_i;
  wire \tlen_cntr_reg_reg[0] ;
  wire \tlen_cntr_reg_reg[0]_0 ;
  wire \tlen_cntr_reg_reg[3] ;
  wire \tlen_cntr_reg_reg[4] ;
  wire \tlen_cntr_reg_reg[5] ;
  wire \tlen_cntr_reg_reg[6] ;
  wire \tlen_cntr_reg_reg[6]_0 ;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized2 \gconvfifo.rf 
       (.D(D),
        .DIN(DIN),
        .Q(DOUT),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[31] (\gfwd_mode.storage_data1_reg[31] ),
        .\gfwd_mode.storage_data1_reg[39] (\gfwd_mode.storage_data1_reg[39] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .mm2s_to_tdf_tvalid(mm2s_to_tdf_tvalid),
        .out(out),
        .prog_full_i(prog_full_i),
        .\tlen_cntr_reg_reg[0] (\tlen_cntr_reg_reg[0] ),
        .\tlen_cntr_reg_reg[0]_0 (\tlen_cntr_reg_reg[0]_0 ),
        .\tlen_cntr_reg_reg[3] (\tlen_cntr_reg_reg[3] ),
        .\tlen_cntr_reg_reg[4] (\tlen_cntr_reg_reg[4] ),
        .\tlen_cntr_reg_reg[5] (\tlen_cntr_reg_reg[5] ),
        .\tlen_cntr_reg_reg[6] (\tlen_cntr_reg_reg[6] ),
        .\tlen_cntr_reg_reg[6]_0 (\tlen_cntr_reg_reg[6]_0 ),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_synth" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized3
   (out,
    prog_full_i_1,
    we_bcnt,
    Q_reg,
    \goreg_dm.dout_i_reg[0] ,
    Q_reg_0,
    m_axi_bready,
    Q,
    aclk,
    D,
    E,
    awgen_to_mctf_tvalid,
    m_axi_bvalid,
    mem_init_done,
    mux4_out,
    Q_reg_1,
    Q_reg_2);
  output out;
  output prog_full_i_1;
  output we_bcnt;
  output Q_reg;
  output \goreg_dm.dout_i_reg[0] ;
  output Q_reg_0;
  output m_axi_bready;
  input [0:0]Q;
  input aclk;
  input [1:0]D;
  input [0:0]E;
  input awgen_to_mctf_tvalid;
  input m_axi_bvalid;
  input mem_init_done;
  input [1:0]mux4_out;
  input Q_reg_1;
  input Q_reg_2;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire Q_reg_2;
  wire aclk;
  wire awgen_to_mctf_tvalid;
  wire \goreg_dm.dout_i_reg[0] ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire [1:0]mux4_out;
  wire out;
  wire prog_full_i_1;
  wire we_bcnt;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized3 \gconvfifo.rf 
       (.D(D),
        .E(E),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .Q_reg_1(Q_reg_1),
        .Q_reg_2(Q_reg_2),
        .aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(mem_init_done),
        .mux4_out(mux4_out),
        .out(out),
        .prog_full_i_1(prog_full_i_1),
        .we_bcnt(we_bcnt));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_synth" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__xdcDup__1
   (out,
    \gpfs.prog_full_i_reg ,
    \gfwd_rev.s_ready_i_reg ,
    m_axi_arvalid,
    \m_axi_arid[0] ,
    Q,
    aclk,
    E,
    prog_full_i,
    M_AXI_ARVALID,
    m_axi_arready,
    I147);
  output out;
  output \gpfs.prog_full_i_reg ;
  output \gfwd_rev.s_ready_i_reg ;
  output m_axi_arvalid;
  output [40:0]\m_axi_arid[0] ;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input prog_full_i;
  input M_AXI_ARVALID;
  input m_axi_arready;
  input [40:0]I147;

  wire [0:0]E;
  wire [40:0]I147;
  wire M_AXI_ARVALID;
  wire [0:0]Q;
  wire aclk;
  wire \gfwd_rev.s_ready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_arid[0] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire out;
  wire prog_full_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__xdcDup__1 \gconvfifo.rf 
       (.E(E),
        .I147(I147),
        .M_AXI_ARVALID(M_AXI_ARVALID),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_rev.s_ready_i_reg (\gfwd_rev.s_ready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_arid[0] (\m_axi_arid[0] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .out(out),
        .prog_full_i(prog_full_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_wr_pf_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss
   (\gpfs.prog_full_i_reg_0 ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    p_8_out,
    aclk,
    p_19_out,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    D);
  output \gpfs.prog_full_i_reg_0 ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input p_8_out;
  input aclk;
  input p_19_out;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [3:0]D;

  wire [3:0]D;
  wire aclk;
  wire [4:1]diff_pntr_pad;
  wire eqOp__2;
  wire \gpfs.prog_full_i_i_1_n_0 ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire p_19_out;
  wire p_8_out;
  wire ram_rd_en_i;
  wire ram_wr_en_i;

  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(diff_pntr_pad[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(diff_pntr_pad[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(diff_pntr_pad[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(diff_pntr_pad[4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT5 #(
    .INIT(32'h55150400)) 
    \gpfs.prog_full_i_i_1 
       (.I0(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I1(eqOp__2),
        .I2(ram_rd_en_i),
        .I3(ram_wr_en_i),
        .I4(\gpfs.prog_full_i_reg_0 ),
        .O(\gpfs.prog_full_i_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \gpfs.prog_full_i_i_2 
       (.I0(diff_pntr_pad[1]),
        .I1(diff_pntr_pad[2]),
        .I2(diff_pntr_pad[4]),
        .I3(diff_pntr_pad[3]),
        .O(eqOp__2));
  FDSE #(
    .INIT(1'b1)) 
    \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_i_1_n_0 ),
        .Q(\gpfs.prog_full_i_reg_0 ),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(p_8_out),
        .Q(ram_rd_en_i),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(p_19_out),
        .Q(ram_wr_en_i),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_wr_pf_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_177
   (TREADY_S2MM,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    p_8_out,
    aclk,
    E,
    \gpfs.prog_full_i_reg_0 ,
    prog_full_i,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    D);
  output TREADY_S2MM;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input p_8_out;
  input aclk;
  input [0:0]E;
  input \gpfs.prog_full_i_reg_0 ;
  input prog_full_i;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]E;
  wire TREADY_S2MM;
  wire aclk;
  wire [4:1]diff_pntr_pad;
  wire \gpfs.prog_full_i_i_1__2_n_0 ;
  wire \gpfs.prog_full_i_i_2__2_n_0 ;
  wire \gpfs.prog_full_i_i_3__0_n_0 ;
  wire \gpfs.prog_full_i_i_4_n_0 ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire p_8_out;
  wire prog_full_i;
  wire prog_full_i__0;
  wire ram_rd_en_i;
  wire ram_wr_en_i;

  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(diff_pntr_pad[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(diff_pntr_pad[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(diff_pntr_pad[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(diff_pntr_pad[4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT3 #(
    .INIT(8'h01)) 
    \gno_bkp_on_tready.s_axis_tready_i_i_1 
       (.I0(prog_full_i__0),
        .I1(\gpfs.prog_full_i_reg_0 ),
        .I2(prog_full_i),
        .O(TREADY_S2MM));
  LUT5 #(
    .INIT(32'h888F8880)) 
    \gpfs.prog_full_i_i_1__2 
       (.I0(\gpfs.prog_full_i_i_2__2_n_0 ),
        .I1(\gpfs.prog_full_i_i_3__0_n_0 ),
        .I2(\gpfs.prog_full_i_i_4_n_0 ),
        .I3(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I4(prog_full_i__0),
        .O(\gpfs.prog_full_i_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \gpfs.prog_full_i_i_2__2 
       (.I0(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I1(ram_wr_en_i),
        .I2(ram_rd_en_i),
        .I3(diff_pntr_pad[4]),
        .O(\gpfs.prog_full_i_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \gpfs.prog_full_i_i_3__0 
       (.I0(diff_pntr_pad[3]),
        .I1(diff_pntr_pad[2]),
        .I2(diff_pntr_pad[1]),
        .O(\gpfs.prog_full_i_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000200000)) 
    \gpfs.prog_full_i_i_4 
       (.I0(diff_pntr_pad[3]),
        .I1(diff_pntr_pad[4]),
        .I2(diff_pntr_pad[2]),
        .I3(diff_pntr_pad[1]),
        .I4(ram_wr_en_i),
        .I5(ram_rd_en_i),
        .O(\gpfs.prog_full_i_i_4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_i_1__2_n_0 ),
        .Q(prog_full_i__0),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(p_8_out),
        .Q(ram_rd_en_i),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(E),
        .Q(ram_wr_en_i),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_wr_pf_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_187
   (\gpfs.prog_full_i_reg_0 ,
    \gfwd_rev.s_ready_i_reg ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    p_8_out,
    aclk,
    E,
    prog_full_i,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    D);
  output \gpfs.prog_full_i_reg_0 ;
  output \gfwd_rev.s_ready_i_reg ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input p_8_out;
  input aclk;
  input [0:0]E;
  input prog_full_i;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]E;
  wire aclk;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ;
  wire \gfwd_rev.s_ready_i_reg ;
  wire \gpfs.prog_full_i_i_1__4_n_0 ;
  wire \gpfs.prog_full_i_i_2__4_n_0 ;
  wire \gpfs.prog_full_i_i_3__2_n_0 ;
  wire \gpfs.prog_full_i_i_4__0_n_0 ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire p_8_out;
  wire prog_full_i;
  wire ram_rd_en_i;
  wire ram_wr_en_i;

  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_gfwd_rev.state[3]_i_3 
       (.I0(\gpfs.prog_full_i_reg_0 ),
        .I1(prog_full_i),
        .O(\gfwd_rev.s_ready_i_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT5 #(
    .INIT(32'h888F8880)) 
    \gpfs.prog_full_i_i_1__4 
       (.I0(\gpfs.prog_full_i_i_2__4_n_0 ),
        .I1(\gpfs.prog_full_i_i_3__2_n_0 ),
        .I2(\gpfs.prog_full_i_i_4__0_n_0 ),
        .I3(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I4(\gpfs.prog_full_i_reg_0 ),
        .O(\gpfs.prog_full_i_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \gpfs.prog_full_i_i_2__4 
       (.I0(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I1(ram_wr_en_i),
        .I2(ram_rd_en_i),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ),
        .O(\gpfs.prog_full_i_i_2__4_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \gpfs.prog_full_i_i_3__2 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ),
        .O(\gpfs.prog_full_i_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000200000)) 
    \gpfs.prog_full_i_i_4__0 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ),
        .I4(ram_wr_en_i),
        .I5(ram_rd_en_i),
        .O(\gpfs.prog_full_i_i_4__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_i_1__4_n_0 ),
        .Q(\gpfs.prog_full_i_reg_0 ),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(p_8_out),
        .Q(ram_rd_en_i),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(E),
        .Q(ram_wr_en_i),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_wr_pf_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized0
   (\gpfs.prog_full_i_reg_0 ,
    SR,
    E,
    aclk,
    \gfwd_mode.m_valid_i_reg ,
    p_3_out,
    Q,
    S,
    \gcc0.gc0.count_reg[7] ,
    \gc0.count_d1_reg[8] ,
    \grstd1.grst_full.grst_f.rst_d3_reg );
  output \gpfs.prog_full_i_reg_0 ;
  input [0:0]SR;
  input [0:0]E;
  input aclk;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input p_3_out;
  input [7:0]Q;
  input [3:0]S;
  input [3:0]\gcc0.gc0.count_reg[7] ;
  input [0:0]\gc0.count_d1_reg[8] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire aclk;
  wire eqOp__7;
  wire [0:0]\gc0.count_d1_reg[8] ;
  wire [3:0]\gcc0.gc0.count_reg[7] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9] ;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire \gpfs.prog_full_i_i_1__3_n_0 ;
  wire \gpfs.prog_full_i_i_3__1_n_0 ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire p_3_out;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__0_n_4;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry__1_n_7;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire plusOp_carry_n_4;
  wire plusOp_carry_n_5;
  wire plusOp_carry_n_6;
  wire plusOp_carry_n_7;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire [3:0]NLW_plusOp_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_plusOp_carry__1_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp_carry_n_7),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp_carry_n_6),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp_carry_n_5),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp_carry_n_4),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp_carry__0_n_7),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp_carry__0_n_6),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp_carry__0_n_5),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp_carry__0_n_4),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp_carry__1_n_7),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h51550040)) 
    \gpfs.prog_full_i_i_1__3 
       (.I0(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I1(eqOp__7),
        .I2(ram_wr_en_i),
        .I3(ram_rd_en_i),
        .I4(\gpfs.prog_full_i_reg_0 ),
        .O(\gpfs.prog_full_i_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \gpfs.prog_full_i_i_2__3 
       (.I0(\gpfs.prog_full_i_i_3__1_n_0 ),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ),
        .O(eqOp__7));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \gpfs.prog_full_i_i_3__1 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5] ),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6] ),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7] ),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9] ),
        .I5(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8] ),
        .O(\gpfs.prog_full_i_i_3__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_i_1__3_n_0 ),
        .Q(\gpfs.prog_full_i_reg_0 ),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(E),
        .Q(ram_rd_en_i),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg ),
        .Q(ram_wr_en_i),
        .R(SR));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(p_3_out),
        .DI(Q[3:0]),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .S(S));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .S(\gcc0.gc0.count_reg[7] ));
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO(NLW_plusOp_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__1_O_UNCONNECTED[3:1],plusOp_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,\gc0.count_d1_reg[8] }));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_wr_pf_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized1
   (prog_full_i,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    p_8_out,
    aclk,
    WEBWE,
    ram_full_fb_i_reg,
    Q,
    S,
    \gcc0.gc0.count_reg[7] ,
    \gcc0.gc0.count_reg[8] ,
    \grstd1.grst_full.grst_f.rst_d3_reg );
  output prog_full_i;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input p_8_out;
  input aclk;
  input [0:0]WEBWE;
  input ram_full_fb_i_reg;
  input [7:0]Q;
  input [3:0]S;
  input [3:0]\gcc0.gc0.count_reg[7] ;
  input [0:0]\gcc0.gc0.count_reg[8] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;

  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]WEBWE;
  wire aclk;
  wire [9:1]diff_pntr_pad;
  wire eqOp__7;
  wire [3:0]\gcc0.gc0.count_reg[7] ;
  wire [0:0]\gcc0.gc0.count_reg[8] ;
  wire \gpfs.prog_full_i_i_1__0_n_0 ;
  wire \gpfs.prog_full_i_i_3_n_0 ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire p_8_out;
  wire [9:1]plusOp;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire prog_full_i;
  wire ram_full_fb_i_reg;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire [3:0]NLW_plusOp_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_plusOp_carry__1_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(diff_pntr_pad[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(diff_pntr_pad[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(diff_pntr_pad[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[4]),
        .Q(diff_pntr_pad[4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[5]),
        .Q(diff_pntr_pad[5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[6]),
        .Q(diff_pntr_pad[6]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[7]),
        .Q(diff_pntr_pad[7]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[8]),
        .Q(diff_pntr_pad[8]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[9]),
        .Q(diff_pntr_pad[9]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT5 #(
    .INIT(32'h45550040)) 
    \gpfs.prog_full_i_i_1__0 
       (.I0(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I1(ram_wr_en_i),
        .I2(eqOp__7),
        .I3(ram_rd_en_i),
        .I4(prog_full_i),
        .O(\gpfs.prog_full_i_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \gpfs.prog_full_i_i_2__0 
       (.I0(diff_pntr_pad[1]),
        .I1(diff_pntr_pad[2]),
        .I2(diff_pntr_pad[3]),
        .I3(diff_pntr_pad[5]),
        .I4(\gpfs.prog_full_i_i_3_n_0 ),
        .O(eqOp__7));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \gpfs.prog_full_i_i_3 
       (.I0(diff_pntr_pad[8]),
        .I1(diff_pntr_pad[9]),
        .I2(diff_pntr_pad[4]),
        .I3(diff_pntr_pad[6]),
        .I4(diff_pntr_pad[7]),
        .O(\gpfs.prog_full_i_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_i_1__0_n_0 ),
        .Q(prog_full_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(p_8_out),
        .Q(ram_rd_en_i),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(WEBWE),
        .Q(ram_wr_en_i),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(ram_full_fb_i_reg),
        .DI(Q[3:0]),
        .O(plusOp[4:1]),
        .S(S));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(plusOp[8:5]),
        .S(\gcc0.gc0.count_reg[7] ));
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO(NLW_plusOp_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__1_O_UNCONNECTED[3:1],plusOp[9]}),
        .S({1'b0,1'b0,1'b0,\gcc0.gc0.count_reg[8] }));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_wr_pf_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized2
   (prog_full_i_1,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    E,
    aclk,
    ram_full_fb_i_reg,
    ram_full_fb_i_reg_0,
    Q,
    S,
    \gc0.count_d1_reg[5] ,
    \grstd1.grst_full.grst_f.rst_d3_reg );
  output prog_full_i_1;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input [0:0]E;
  input aclk;
  input [0:0]ram_full_fb_i_reg;
  input ram_full_fb_i_reg_0;
  input [4:0]Q;
  input [3:0]S;
  input [1:0]\gc0.count_d1_reg[5] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;

  wire [0:0]E;
  wire [4:0]Q;
  wire [3:0]S;
  wire aclk;
  wire [6:1]diff_pntr_pad;
  wire [1:0]\gc0.count_d1_reg[5] ;
  wire \gpfs.prog_full_i_i_1__1_n_0 ;
  wire \gpfs.prog_full_i_i_2__1_n_0 ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire [6:1]plusOp;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire prog_full_i_1;
  wire [0:0]ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire [3:1]NLW_plusOp_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_plusOp_carry__0_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(diff_pntr_pad[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(diff_pntr_pad[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(diff_pntr_pad[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[4]),
        .Q(diff_pntr_pad[4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[5]),
        .Q(diff_pntr_pad[5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[6]),
        .Q(diff_pntr_pad[6]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT5 #(
    .INIT(32'h00F70020)) 
    \gpfs.prog_full_i_i_1__1 
       (.I0(\gpfs.prog_full_i_i_2__1_n_0 ),
        .I1(ram_rd_en_i),
        .I2(ram_wr_en_i),
        .I3(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I4(prog_full_i_1),
        .O(\gpfs.prog_full_i_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \gpfs.prog_full_i_i_2__1 
       (.I0(diff_pntr_pad[4]),
        .I1(diff_pntr_pad[1]),
        .I2(diff_pntr_pad[3]),
        .I3(diff_pntr_pad[5]),
        .I4(diff_pntr_pad[2]),
        .I5(diff_pntr_pad[6]),
        .O(\gpfs.prog_full_i_i_2__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_i_1__1_n_0 ),
        .Q(prog_full_i_1),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(E),
        .Q(ram_rd_en_i),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg),
        .Q(ram_wr_en_i),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(ram_full_fb_i_reg_0),
        .DI(Q[3:0]),
        .O(plusOp[4:1]),
        .S(S));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({NLW_plusOp_carry__0_CO_UNCONNECTED[3:1],plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[4]}),
        .O({NLW_plusOp_carry__0_O_UNCONNECTED[3:2],plusOp[6:5]}),
        .S({1'b0,1'b0,\gc0.count_d1_reg[5] }));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_top
   (out,
    TREADY_S2MM,
    m_axi_awvalid,
    \m_axi_awid[0] ,
    Q,
    aclk,
    E,
    \gpfs.prog_full_i_reg ,
    prog_full_i,
    m_axi_awvalid_i,
    m_axi_awready,
    DI);
  output out;
  output TREADY_S2MM;
  output m_axi_awvalid;
  output [40:0]\m_axi_awid[0] ;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input \gpfs.prog_full_i_reg ;
  input prog_full_i;
  input m_axi_awvalid_i;
  input m_axi_awready;
  input [40:0]DI;

  wire [40:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire TREADY_S2MM;
  wire aclk;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_awid[0] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire out;
  wire prog_full_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1 fifo_gen
       (.DI(DI),
        .E(E),
        .Q(Q),
        .TREADY_S2MM(TREADY_S2MM),
        .aclk(aclk),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_awid[0] (\m_axi_awid[0] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .out(out),
        .prog_full_i(prog_full_i));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized0
   (out,
    \gpfs.prog_full_i_reg ,
    m_axi_wvalid,
    \m_axi_wdata[31] ,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[33] ,
    E,
    m_axi_wready,
    m_axi_wvalid_i);
  output out;
  output \gpfs.prog_full_i_reg ;
  output m_axi_wvalid;
  output [32:0]\m_axi_wdata[31] ;
  input aclk;
  input [0:0]Q;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]E;
  input m_axi_wready;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire \gpfs.prog_full_i_reg ;
  wire [32:0]\m_axi_wdata[31] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized1 fifo_gen
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_wdata[31] (\m_axi_wdata[31] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized1
   (out,
    \gpfs.prog_full_i_reg ,
    curr_state_reg,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \goreg_dm.dout_i_reg[6] ,
    D,
    Q,
    aclk,
    p_19_out,
    prog_full_i,
    curr_state,
    areset_d1,
    sdp_rd_addr_in_i,
    \gnstage1.q_dly_reg[1][0] ,
    \pkt_cnt_reg_reg[5] ,
    PAYLOAD_FROM_MTF);
  output out;
  output \gpfs.prog_full_i_reg ;
  output curr_state_reg;
  output \gfwd_mode.storage_data1_reg[0] ;
  output \gfwd_mode.m_valid_i_reg ;
  output \goreg_dm.dout_i_reg[6] ;
  output [5:0]D;
  input [0:0]Q;
  input aclk;
  input p_19_out;
  input prog_full_i;
  input curr_state;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input \gnstage1.q_dly_reg[1][0] ;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input [6:0]PAYLOAD_FROM_MTF;

  wire [5:0]D;
  wire [6:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire aclk;
  wire areset_d1;
  wire curr_state;
  wire curr_state_reg;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \goreg_dm.dout_i_reg[6] ;
  wire \gpfs.prog_full_i_reg ;
  wire out;
  wire p_19_out;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire prog_full_i;
  wire sdp_rd_addr_in_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized3 fifo_gen
       (.D(D),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .Q(Q),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\goreg_dm.dout_i_reg[6] (\goreg_dm.dout_i_reg[6] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .out(out),
        .p_19_out(p_19_out),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .prog_full_i(prog_full_i),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized2
   (out,
    \gpregsm1.curr_fwft_state_reg[1] ,
    DOUT,
    \gfwd_mode.storage_data1_reg[39] ,
    D,
    curr_state_reg,
    \tlen_cntr_reg_reg[6] ,
    \tlen_cntr_reg_reg[5] ,
    \tlen_cntr_reg_reg[4] ,
    \tlen_cntr_reg_reg[3] ,
    \gfwd_mode.storage_data1_reg[31] ,
    prog_full_i,
    aclk,
    mm2s_to_tdf_tvalid,
    mcpf_to_argen_tvalid,
    curr_state,
    \tlen_cntr_reg_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \tlen_cntr_reg_reg[0]_0 ,
    \tlen_cntr_reg_reg[6]_0 ,
    Q,
    DIN,
    WEBWE);
  output out;
  output \gpregsm1.curr_fwft_state_reg[1] ;
  output [11:0]DOUT;
  output \gfwd_mode.storage_data1_reg[39] ;
  output [3:0]D;
  output curr_state_reg;
  output \tlen_cntr_reg_reg[6] ;
  output \tlen_cntr_reg_reg[5] ;
  output \tlen_cntr_reg_reg[4] ;
  output \tlen_cntr_reg_reg[3] ;
  output \gfwd_mode.storage_data1_reg[31] ;
  output prog_full_i;
  input aclk;
  input mm2s_to_tdf_tvalid;
  input mcpf_to_argen_tvalid;
  input curr_state;
  input \tlen_cntr_reg_reg[0] ;
  input \gfwd_mode.m_valid_i_reg ;
  input \tlen_cntr_reg_reg[0]_0 ;
  input \tlen_cntr_reg_reg[6]_0 ;
  input [0:0]Q;
  input [14:0]DIN;
  input [0:0]WEBWE;

  wire [3:0]D;
  wire [14:0]DIN;
  wire [11:0]DOUT;
  wire [0:0]Q;
  wire [0:0]WEBWE;
  wire aclk;
  wire curr_state;
  wire curr_state_reg;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[31] ;
  wire \gfwd_mode.storage_data1_reg[39] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire mcpf_to_argen_tvalid;
  wire mm2s_to_tdf_tvalid;
  wire out;
  wire prog_full_i;
  wire \tlen_cntr_reg_reg[0] ;
  wire \tlen_cntr_reg_reg[0]_0 ;
  wire \tlen_cntr_reg_reg[3] ;
  wire \tlen_cntr_reg_reg[4] ;
  wire \tlen_cntr_reg_reg[5] ;
  wire \tlen_cntr_reg_reg[6] ;
  wire \tlen_cntr_reg_reg[6]_0 ;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized5 fifo_gen
       (.D(D),
        .DIN(DIN),
        .Q(DOUT),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[31] (\gfwd_mode.storage_data1_reg[31] ),
        .\gfwd_mode.storage_data1_reg[39] (\gfwd_mode.storage_data1_reg[39] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .mm2s_to_tdf_tvalid(mm2s_to_tdf_tvalid),
        .out(out),
        .prog_full_i(prog_full_i),
        .\tlen_cntr_reg_reg[0] (\tlen_cntr_reg_reg[0] ),
        .\tlen_cntr_reg_reg[0]_0 (\tlen_cntr_reg_reg[0]_0 ),
        .\tlen_cntr_reg_reg[3] (\tlen_cntr_reg_reg[3] ),
        .\tlen_cntr_reg_reg[4] (\tlen_cntr_reg_reg[4] ),
        .\tlen_cntr_reg_reg[5] (\tlen_cntr_reg_reg[5] ),
        .\tlen_cntr_reg_reg[6] (\tlen_cntr_reg_reg[6] ),
        .\tlen_cntr_reg_reg[6]_0 (\tlen_cntr_reg_reg[6]_0 ),
        .\wr_rst_reg_reg[15] (Q));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized3
   (out,
    prog_full_i_1,
    we_bcnt,
    Q_reg,
    tid_fifo_dout,
    Q_reg_0,
    m_axi_bready,
    Q,
    aclk,
    D,
    E,
    awgen_to_mctf_tvalid,
    m_axi_bvalid,
    mem_init_done,
    mux4_out,
    Q_reg_1,
    Q_reg_2);
  output out;
  output prog_full_i_1;
  output we_bcnt;
  output Q_reg;
  output [0:0]tid_fifo_dout;
  output Q_reg_0;
  output m_axi_bready;
  input [0:0]Q;
  input aclk;
  input [1:0]D;
  input [0:0]E;
  input awgen_to_mctf_tvalid;
  input m_axi_bvalid;
  input mem_init_done;
  input [1:0]mux4_out;
  input Q_reg_1;
  input Q_reg_2;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire Q_reg_2;
  wire aclk;
  wire awgen_to_mctf_tvalid;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire [1:0]mux4_out;
  wire out;
  wire prog_full_i_1;
  wire [0:0]tid_fifo_dout;
  wire we_bcnt;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized7 fifo_gen
       (.D(D),
        .E(E),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .Q_reg_1(Q_reg_1),
        .Q_reg_2(Q_reg_2),
        .aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\goreg_dm.dout_i_reg[0] (tid_fifo_dout),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(mem_init_done),
        .mux4_out(mux4_out),
        .out(out),
        .prog_full_i_1(prog_full_i_1),
        .we_bcnt(we_bcnt));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_top__xdcDup__1
   (out,
    \gpfs.prog_full_i_reg ,
    \gfwd_rev.s_ready_i_reg ,
    m_axi_arvalid,
    \m_axi_arid[0] ,
    Q,
    aclk,
    E,
    prog_full_i,
    M_AXI_ARVALID,
    m_axi_arready,
    I147);
  output out;
  output \gpfs.prog_full_i_reg ;
  output \gfwd_rev.s_ready_i_reg ;
  output m_axi_arvalid;
  output [40:0]\m_axi_arid[0] ;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input prog_full_i;
  input M_AXI_ARVALID;
  input m_axi_arready;
  input [40:0]I147;

  wire [0:0]E;
  wire [40:0]I147;
  wire M_AXI_ARVALID;
  wire [0:0]Q;
  wire aclk;
  wire \gfwd_rev.s_ready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_arid[0] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire out;
  wire prog_full_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__xdcDup__1 fifo_gen
       (.E(E),
        .I147(I147),
        .M_AXI_ARVALID(M_AXI_ARVALID),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_rev.s_ready_i_reg (\gfwd_rev.s_ready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_arid[0] (\m_axi_arid[0] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .out(out),
        .prog_full_i(prog_full_i));
endmodule

(* ORIG_REF_NAME = "flag_gen" *) 
module design_1_axi_vfifo_ctrl_0_0_flag_gen
   (mcdf_full,
    mcpf_full,
    mctf_full,
    vfifo_s2mm_channel_full,
    Q_reg,
    aclk,
    Q_reg_0,
    Q_reg_1,
    Q_reg_2,
    Q_reg_3,
    Q_reg_4,
    Q);
  output [1:0]mcdf_full;
  output [1:0]mcpf_full;
  output [1:0]mctf_full;
  output [1:0]vfifo_s2mm_channel_full;
  input Q_reg;
  input aclk;
  input Q_reg_0;
  input Q_reg_1;
  input Q_reg_2;
  input Q_reg_3;
  input Q_reg_4;
  input [0:0]Q;

  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire Q_reg_2;
  wire Q_reg_3;
  wire Q_reg_4;
  wire aclk;
  wire [1:0]final_full_reg;
  wire [1:0]mcdf_full;
  wire [1:0]mcpf_full;
  wire [1:0]mctf_full;
  wire [1:0]vfifo_s2mm_channel_full;

  LUT3 #(
    .INIT(8'hFE)) 
    \VFIFO_CHANNEL_FULL[0]_i_1 
       (.I0(mctf_full[0]),
        .I1(mcdf_full[0]),
        .I2(mcpf_full[0]),
        .O(final_full_reg[0]));
  LUT3 #(
    .INIT(8'hFE)) 
    \VFIFO_CHANNEL_FULL[1]_i_1 
       (.I0(mctf_full[1]),
        .I1(mcdf_full[1]),
        .I2(mcpf_full[1]),
        .O(final_full_reg[1]));
  FDRE #(
    .INIT(1'b0)) 
    \VFIFO_CHANNEL_FULL_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(final_full_reg[0]),
        .Q(vfifo_s2mm_channel_full[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \VFIFO_CHANNEL_FULL_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(final_full_reg[1]),
        .Q(vfifo_s2mm_channel_full[1]),
        .R(Q));
  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1 gflag_gen_mcdf
       (.Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .mcdf_full(mcdf_full));
  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_158 gflag_gen_mpdf
       (.Q_reg(Q_reg_1),
        .Q_reg_0(Q_reg_2),
        .aclk(aclk),
        .mcpf_full(mcpf_full));
  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_159 gflag_gen_mtdf
       (.Q_reg(Q_reg_3),
        .Q_reg_0(Q_reg_4),
        .aclk(aclk),
        .mctf_full(mctf_full));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic
   (ram_init_done_i_reg,
    \gin_reg.wr_pntr_pf_dly_reg[13] ,
    \gstage1.q_dly_reg[31] ,
    \gfwd_mode.storage_data1_reg[0] ,
    \active_ch_dly_reg[1]_6 ,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    addr_rollover_r_reg,
    Q_reg,
    Q_reg_0,
    ADDRD,
    rom_rd_addr_int,
    \gin_reg.wr_pntr_pf_dly_reg[13]_0 ,
    rom_rd_addr_int_0,
    \aw_len_i_reg[7] ,
    \gfwd_mode.storage_data1_reg[1] ,
    \packet_cnt_reg[0] ,
    rom_rd_addr_int_1,
    S,
    addr_rollover_r_reg_0,
    Q_reg_1,
    \gstage1.q_dly_reg[31]_0 ,
    Q,
    aclk,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    storage_data1,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.m_valid_i_reg ,
    areset_d1,
    mcdf_full,
    \active_ch_dly_reg[4][0]_0 ,
    p_0_out,
    ADDRA,
    sdp_rd_addr_in_i_1,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    sdp_rd_addr_in_i_2,
    awgen_to_mctf_tvalid,
    PAYLOAD_S2MM,
    sdpo_int,
    CO,
    E,
    D);
  output ram_init_done_i_reg;
  output \gin_reg.wr_pntr_pf_dly_reg[13] ;
  output \gstage1.q_dly_reg[31] ;
  output [0:0]\gfwd_mode.storage_data1_reg[0] ;
  output \active_ch_dly_reg[1]_6 ;
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output addr_rollover_r_reg;
  output Q_reg;
  output Q_reg_0;
  output [0:0]ADDRD;
  output rom_rd_addr_int;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[13]_0 ;
  output rom_rd_addr_int_0;
  output [0:0]\aw_len_i_reg[7] ;
  output [0:0]\gfwd_mode.storage_data1_reg[1] ;
  output [0:0]\packet_cnt_reg[0] ;
  output rom_rd_addr_int_1;
  output [0:0]S;
  output [66:0]addr_rollover_r_reg_0;
  output [0:0]Q_reg_1;
  output [31:0]\gstage1.q_dly_reg[31]_0 ;
  input [1:0]Q;
  input aclk;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input [0:0]storage_data1;
  input [12:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input \gfwd_mode.m_valid_i_reg ;
  input areset_d1;
  input [1:0]mcdf_full;
  input \active_ch_dly_reg[4][0]_0 ;
  input p_0_out;
  input [0:0]ADDRA;
  input sdp_rd_addr_in_i_1;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input sdp_rd_addr_in_i_2;
  input awgen_to_mctf_tvalid;
  input [0:0]PAYLOAD_S2MM;
  input [0:0]sdpo_int;
  input [0:0]CO;
  input [0:0]E;
  input [32:0]D;

  wire [0:0]ADDRA;
  wire [0:0]ADDRD;
  wire [9:0]CHANNEL_DEPTH;
  wire [0:0]CO;
  wire [32:0]D;
  wire [27:15]D_0;
  wire [0:0]E;
  wire [0:0]PAYLOAD_S2MM;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire [0:0]Q_reg_1;
  wire [0:0]S;
  wire aclk;
  wire \active_ch_dly_reg[0]_5 ;
  wire \active_ch_dly_reg[1]_6 ;
  wire \active_ch_dly_reg[2]_7 ;
  wire \active_ch_dly_reg[3]_8 ;
  wire \active_ch_dly_reg[4][0]_0 ;
  wire \active_ch_dly_reg[4]_9 ;
  wire addr_rollover_r_reg;
  wire [66:0]addr_rollover_r_reg_0;
  wire areset_d1;
  wire [0:0]\aw_len_i_reg[7] ;
  wire awgen_to_mctf_tvalid;
  wire \gfwd_mode.m_valid_i_reg ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire [12:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[1] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire \gin_reg.wr_pntr_pf_dly_reg[13] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[13]_0 ;
  wire \gptr_mcdf.gch_idle.active_ch_valid_dly_reg_n_0_[0] ;
  wire \gstage1.q_dly_reg[31] ;
  wire [31:0]\gstage1.q_dly_reg[31]_0 ;
  wire [1:0]mcdf_full;
  wire p_0_out;
  wire [0:0]\packet_cnt_reg[0] ;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__0_n_4;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__1_n_4;
  wire plusOp_carry__1_n_5;
  wire plusOp_carry__1_n_6;
  wire plusOp_carry__1_n_7;
  wire plusOp_carry__2_n_0;
  wire plusOp_carry__2_n_1;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__2_n_4;
  wire plusOp_carry__2_n_5;
  wire plusOp_carry__2_n_6;
  wire plusOp_carry__2_n_7;
  wire plusOp_carry__3_n_0;
  wire plusOp_carry__3_n_1;
  wire plusOp_carry__3_n_2;
  wire plusOp_carry__3_n_3;
  wire plusOp_carry__3_n_4;
  wire plusOp_carry__3_n_5;
  wire plusOp_carry__3_n_6;
  wire plusOp_carry__3_n_7;
  wire plusOp_carry__4_n_0;
  wire plusOp_carry__4_n_1;
  wire plusOp_carry__4_n_2;
  wire plusOp_carry__4_n_3;
  wire plusOp_carry__4_n_4;
  wire plusOp_carry__4_n_5;
  wire plusOp_carry__4_n_6;
  wire plusOp_carry__4_n_7;
  wire plusOp_carry__5_n_0;
  wire plusOp_carry__5_n_1;
  wire plusOp_carry__5_n_2;
  wire plusOp_carry__5_n_3;
  wire plusOp_carry__5_n_4;
  wire plusOp_carry__5_n_5;
  wire plusOp_carry__5_n_6;
  wire plusOp_carry__5_n_7;
  wire plusOp_carry__6_n_7;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire plusOp_carry_n_4;
  wire plusOp_carry_n_5;
  wire plusOp_carry_n_6;
  wire plusOp_carry_n_7;
  wire pntr_rchd_end_addr;
  wire pntr_rchd_end_addr0_carry__0_n_0;
  wire pntr_rchd_end_addr0_carry__0_n_1;
  wire pntr_rchd_end_addr0_carry__0_n_2;
  wire pntr_rchd_end_addr0_carry__0_n_3;
  wire pntr_rchd_end_addr0_carry__1_n_0;
  wire pntr_rchd_end_addr0_carry__1_n_1;
  wire pntr_rchd_end_addr0_carry__1_n_2;
  wire pntr_rchd_end_addr0_carry__1_n_3;
  wire pntr_rchd_end_addr0_carry__2_n_2;
  wire pntr_rchd_end_addr0_carry__2_n_3;
  wire pntr_rchd_end_addr0_carry_n_0;
  wire pntr_rchd_end_addr0_carry_n_1;
  wire pntr_rchd_end_addr0_carry_n_2;
  wire pntr_rchd_end_addr0_carry_n_3;
  wire pntr_roll_over;
  wire ram_init_done_i_reg;
  wire [31:0]rd_data_wr_i;
  wire rom_rd_addr_int;
  wire rom_rd_addr_int_0;
  wire rom_rd_addr_int_1;
  wire s2mm_reg_slice_inst_n_1;
  wire s2mm_reg_slice_inst_n_2;
  wire s2mm_reg_slice_inst_n_3;
  wire [32:1]s_axis_payload_wr_in_i;
  wire s_axis_tvalid_wr_in_i;
  wire sdp_rd_addr_in_i_1;
  wire sdp_rd_addr_in_i_2;
  wire [0:0]sdpo_int;
  wire sdpram_top_inst_n_39;
  wire sdpram_top_inst_n_4;
  wire sdpram_top_inst_n_40;
  wire sdpram_top_inst_n_41;
  wire sdpram_top_inst_n_42;
  wire sdpram_top_inst_n_43;
  wire sdpram_top_inst_n_44;
  wire sdpram_top_inst_n_45;
  wire sdpram_top_inst_n_46;
  wire sdpram_top_inst_n_47;
  wire sdpram_top_inst_n_48;
  wire sdpram_top_inst_n_49;
  wire sdpram_top_inst_n_5;
  wire sdpram_top_inst_n_54;
  wire sdpram_top_inst_n_55;
  wire sdpram_top_inst_n_56;
  wire sdpram_top_inst_n_58;
  wire sdpram_top_inst_n_59;
  wire sdpram_top_inst_n_6;
  wire sdpram_top_inst_n_60;
  wire sdpram_top_inst_n_61;
  wire sdpram_top_inst_n_64;
  wire sdpram_top_inst_n_65;
  wire sdpram_top_inst_n_66;
  wire sdpram_top_inst_n_67;
  wire [0:0]storage_data1;
  wire [3:0]NLW_plusOp_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_plusOp_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_pntr_rchd_end_addr0_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__2_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\active_ch_dly_reg[0]_5 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[0]_5 ),
        .Q(\active_ch_dly_reg[1]_6 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[2][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[1]_6 ),
        .Q(\active_ch_dly_reg[2]_7 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[3][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2]_7 ),
        .Q(\active_ch_dly_reg[3]_8 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[3]_8 ),
        .Q(\active_ch_dly_reg[4]_9 ),
        .R(Q[1]));
  design_1_axi_vfifo_ctrl_0_0_rom__parameterized0 depth_rom_inst
       (.D({s2mm_reg_slice_inst_n_3,\gfwd_mode.storage_data1_reg[0] }),
        .Q({CHANNEL_DEPTH[9],CHANNEL_DEPTH[0]}),
        .aclk(aclk),
        .\wr_rst_reg_reg[1] (Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axis_tvalid_wr_in_i),
        .Q(\gptr_mcdf.gch_idle.active_ch_valid_dly_reg_n_0_[0] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gptr_mcdf.gch_idle.active_ch_valid_dly_reg_n_0_[0] ),
        .Q(Q_reg_1),
        .R(Q[1]));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss \gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst 
       (.D({CHANNEL_DEPTH[9],CHANNEL_DEPTH[0]}),
        .D_0(D_0),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0]_0 ),
        .\active_ch_dly_reg[4]_9 (\active_ch_dly_reg[4]_9 ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .mcdf_full(mcdf_full),
        .p_0_out(p_0_out),
        .pntr_roll_over(pntr_roll_over));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized3 mcf2awgen_reg_slice_inst
       (.CO(pntr_rchd_end_addr),
        .D({sdpram_top_inst_n_6,rd_data_wr_i,s_axis_payload_wr_in_i,\gfwd_mode.storage_data1_reg[0] }),
        .E(s2mm_reg_slice_inst_n_1),
        .PAYLOAD_S2MM(PAYLOAD_S2MM),
        .aclk(aclk),
        .addr_rollover_r_reg(addr_rollover_r_reg),
        .addr_rollover_r_reg_0(addr_rollover_r_reg_0),
        .areset_d1(areset_d1),
        .\aw_len_i_reg[7] (\aw_len_i_reg[7] ),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gfwd_mode.storage_data1_reg[1]_0 (\gfwd_mode.storage_data1_reg[1] ),
        .\packet_cnt_reg[0] (\packet_cnt_reg[0] ));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(rd_data_wr_i[2]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .S(rd_data_wr_i[6:3]));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .S(rd_data_wr_i[10:7]));
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .S(rd_data_wr_i[14:11]));
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({plusOp_carry__2_n_0,plusOp_carry__2_n_1,plusOp_carry__2_n_2,plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__2_n_4,plusOp_carry__2_n_5,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .S(rd_data_wr_i[18:15]));
  CARRY4 plusOp_carry__3
       (.CI(plusOp_carry__2_n_0),
        .CO({plusOp_carry__3_n_0,plusOp_carry__3_n_1,plusOp_carry__3_n_2,plusOp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__3_n_4,plusOp_carry__3_n_5,plusOp_carry__3_n_6,plusOp_carry__3_n_7}),
        .S(rd_data_wr_i[22:19]));
  CARRY4 plusOp_carry__4
       (.CI(plusOp_carry__3_n_0),
        .CO({plusOp_carry__4_n_0,plusOp_carry__4_n_1,plusOp_carry__4_n_2,plusOp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__4_n_4,plusOp_carry__4_n_5,plusOp_carry__4_n_6,plusOp_carry__4_n_7}),
        .S(rd_data_wr_i[26:23]));
  CARRY4 plusOp_carry__5
       (.CI(plusOp_carry__4_n_0),
        .CO({plusOp_carry__5_n_0,plusOp_carry__5_n_1,plusOp_carry__5_n_2,plusOp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__5_n_4,plusOp_carry__5_n_5,plusOp_carry__5_n_6,plusOp_carry__5_n_7}),
        .S(rd_data_wr_i[30:27]));
  CARRY4 plusOp_carry__6
       (.CI(plusOp_carry__5_n_0),
        .CO(NLW_plusOp_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__6_O_UNCONNECTED[3:1],plusOp_carry__6_n_7}),
        .S({1'b0,1'b0,1'b0,rd_data_wr_i[31]}));
  CARRY4 pntr_rchd_end_addr0_carry
       (.CI(1'b0),
        .CO({pntr_rchd_end_addr0_carry_n_0,pntr_rchd_end_addr0_carry_n_1,pntr_rchd_end_addr0_carry_n_2,pntr_rchd_end_addr0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sdpram_top_inst_n_64}),
        .O(NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_46,sdpram_top_inst_n_47,sdpram_top_inst_n_48,sdpram_top_inst_n_49}));
  CARRY4 pntr_rchd_end_addr0_carry__0
       (.CI(pntr_rchd_end_addr0_carry_n_0),
        .CO({pntr_rchd_end_addr0_carry__0_n_0,pntr_rchd_end_addr0_carry__0_n_1,pntr_rchd_end_addr0_carry__0_n_2,pntr_rchd_end_addr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_4,sdpram_top_inst_n_5,1'b0,1'b0}),
        .O(NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_58,sdpram_top_inst_n_59,sdpram_top_inst_n_60,sdpram_top_inst_n_61}));
  CARRY4 pntr_rchd_end_addr0_carry__1
       (.CI(pntr_rchd_end_addr0_carry__0_n_0),
        .CO({pntr_rchd_end_addr0_carry__1_n_0,pntr_rchd_end_addr0_carry__1_n_1,pntr_rchd_end_addr0_carry__1_n_2,pntr_rchd_end_addr0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({rd_data_wr_i[25],sdpram_top_inst_n_54,sdpram_top_inst_n_55,sdpram_top_inst_n_56}),
        .O(NLW_pntr_rchd_end_addr0_carry__1_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_39,sdpram_top_inst_n_40,sdpram_top_inst_n_41,sdpram_top_inst_n_42}));
  CARRY4 pntr_rchd_end_addr0_carry__2
       (.CI(pntr_rchd_end_addr0_carry__1_n_0),
        .CO({NLW_pntr_rchd_end_addr0_carry__2_CO_UNCONNECTED[3],pntr_rchd_end_addr,pntr_rchd_end_addr0_carry__2_n_2,pntr_rchd_end_addr0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,sdpram_top_inst_n_65,sdpram_top_inst_n_66,sdpram_top_inst_n_67}),
        .O(NLW_pntr_rchd_end_addr0_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,sdpram_top_inst_n_43,sdpram_top_inst_n_44,sdpram_top_inst_n_45}));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2 s2mm_reg_slice_inst
       (.CO(pntr_rchd_end_addr),
        .D({s2mm_reg_slice_inst_n_3,\gfwd_mode.storage_data1_reg[0] }),
        .D_0({D_0[27:25],D_0[23:15]}),
        .E(s2mm_reg_slice_inst_n_1),
        .O({plusOp_carry__2_n_4,plusOp_carry__2_n_5,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .Q(s_axis_payload_wr_in_i),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0]_0 ({plusOp_carry__3_n_4,plusOp_carry__3_n_5,plusOp_carry__3_n_6,plusOp_carry__3_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_1 ({plusOp_carry__4_n_4,plusOp_carry__4_n_5,plusOp_carry__4_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_2 (plusOp_carry__5_n_7),
        .\gfwd_mode.storage_data1_reg[32]_0 (D),
        .\gno_bkp_on_tready.s_axis_tready_i_reg (E),
        .ram_init_done_i_reg_rep(\gstage1.q_dly_reg[31] ),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int({rd_data_wr_i[27:25],rd_data_wr_i[23:15]}),
        .we_int(s2mm_reg_slice_inst_n_2));
  design_1_axi_vfifo_ctrl_0_0_sdpram_top sdpram_top_inst
       (.ADDRA(ADDRA),
        .ADDRD(ADDRD),
        .CO(pntr_rchd_end_addr),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .DI({sdpram_top_inst_n_4,sdpram_top_inst_n_5}),
        .D_0(D_0[24]),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .Q(Q[0]),
        .S({sdpram_top_inst_n_39,sdpram_top_inst_n_40,sdpram_top_inst_n_41,sdpram_top_inst_n_42}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] ({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_0 ({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_1 ({plusOp_carry__2_n_4,plusOp_carry__2_n_5,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_2 ({plusOp_carry__3_n_4,plusOp_carry__3_n_5,plusOp_carry__3_n_6,plusOp_carry__3_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_3 ({plusOp_carry__4_n_4,plusOp_carry__4_n_5,plusOp_carry__4_n_6,plusOp_carry__4_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_4 ({plusOp_carry__5_n_4,plusOp_carry__5_n_5,plusOp_carry__5_n_6,plusOp_carry__5_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_5 (plusOp_carry__6_n_7),
        .\gfwd_mode.storage_data1_reg[0]_6 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\gfwd_mode.storage_data1_reg[45] (CO),
        .\gfwd_mode.storage_data1_reg[65] ({sdpram_top_inst_n_6,rd_data_wr_i}),
        .\gfwd_mode.storage_data1_reg[66] ({sdpram_top_inst_n_43,sdpram_top_inst_n_44,sdpram_top_inst_n_45}),
        .\gfwd_mode.storage_data1_reg[66]_0 ({sdpram_top_inst_n_46,sdpram_top_inst_n_47,sdpram_top_inst_n_48,sdpram_top_inst_n_49}),
        .\gfwd_mode.storage_data1_reg[66]_1 ({sdpram_top_inst_n_54,sdpram_top_inst_n_55,sdpram_top_inst_n_56}),
        .\gfwd_mode.storage_data1_reg[66]_2 ({sdpram_top_inst_n_58,sdpram_top_inst_n_59,sdpram_top_inst_n_60,sdpram_top_inst_n_61}),
        .\gfwd_mode.storage_data1_reg[66]_3 (sdpram_top_inst_n_64),
        .\gfwd_mode.storage_data1_reg[66]_4 ({sdpram_top_inst_n_65,sdpram_top_inst_n_66,sdpram_top_inst_n_67}),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_pf_dly_reg[13] (\gin_reg.wr_pntr_pf_dly_reg[13] ),
        .\gin_reg.wr_pntr_pf_dly_reg[13]_0 (\gin_reg.wr_pntr_pf_dly_reg[13]_0 ),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (S),
        .\gstage1.q_dly_reg[31] (\gstage1.q_dly_reg[31] ),
        .\gstage1.q_dly_reg[31]_0 (\gstage1.q_dly_reg[31]_0 ),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i_reg_0(ram_init_done_i_reg),
        .rom_rd_addr_int(rom_rd_addr_int),
        .rom_rd_addr_int_0(rom_rd_addr_int_0),
        .rom_rd_addr_int_1(rom_rd_addr_int_1),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdp_rd_addr_in_i_1(sdp_rd_addr_in_i_1),
        .sdp_rd_addr_in_i_2(sdp_rd_addr_in_i_2),
        .sdpo_int(sdpo_int),
        .storage_data1(storage_data1),
        .we_int(s2mm_reg_slice_inst_n_2));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized0
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    storage_data1,
    p_0_out,
    pntrs_eql_dly,
    \active_ch_dly_reg[2][0]_0 ,
    Q_reg,
    \gin_reg.rd_pntr_pf_dly_reg[12] ,
    aclk,
    Q,
    rom_rd_addr_int,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    sdpo_int,
    \gfwd_mode.storage_data1_reg[36] ,
    \gfwd_mode.m_valid_i_reg ,
    ram_init_done_i_reg_rep,
    \init_addr_reg[0] );
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output [0:0]storage_data1;
  output p_0_out;
  output pntrs_eql_dly;
  output \active_ch_dly_reg[2][0]_0 ;
  output Q_reg;
  output [12:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  input aclk;
  input [1:0]Q;
  input rom_rd_addr_int;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input [31:0]sdpo_int;
  input \gfwd_mode.storage_data1_reg[36] ;
  input \gfwd_mode.m_valid_i_reg ;
  input ram_init_done_i_reg_rep;
  input \init_addr_reg[0] ;

  wire [1:0]Q;
  wire Q_reg;
  wire aclk;
  wire \active_ch_dly_reg[2][0]_0 ;
  wire \active_ch_dly_reg_n_0_[0][0] ;
  wire \active_ch_dly_reg_n_0_[2][0] ;
  wire \active_ch_dly_reg_n_0_[3][0] ;
  wire depth_rom_inst_n_0;
  wire depth_rom_inst_n_1;
  wire eqOp_carry__0_n_3;
  wire eqOp_carry_n_0;
  wire eqOp_carry_n_1;
  wire eqOp_carry_n_2;
  wire eqOp_carry_n_3;
  wire \eqOp_inferred__0/i__carry__0_n_3 ;
  wire \eqOp_inferred__0/i__carry_n_0 ;
  wire \eqOp_inferred__0/i__carry_n_1 ;
  wire \eqOp_inferred__0/i__carry_n_2 ;
  wire \eqOp_inferred__0/i__carry_n_3 ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gfwd_mode.storage_data1_reg[36] ;
  wire [12:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_0 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_1 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_10 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_11 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_12 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_13 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_14 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_15 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_16 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_17 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_18 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_19 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_2 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_20 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_21 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_22 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_23 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_24 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_25 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_26 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_27 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_28 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_29 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_3 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_30 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_4 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_5 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_6 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_7 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_8 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_9 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_0 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_1 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_10 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_11 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_12 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_13 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_14 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_15 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_16 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_17 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_18 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_19 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_2 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_20 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_21 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_22 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_23 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_3 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_4 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_5 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_6 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_7 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_8 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_9 ;
  wire \init_addr_reg[0] ;
  wire lsb_eql;
  wire msb_eql;
  wire p_0_out;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__0_n_4;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__1_n_4;
  wire plusOp_carry__1_n_5;
  wire plusOp_carry__1_n_6;
  wire plusOp_carry__1_n_7;
  wire plusOp_carry__2_n_0;
  wire plusOp_carry__2_n_1;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__2_n_4;
  wire plusOp_carry__2_n_5;
  wire plusOp_carry__2_n_6;
  wire plusOp_carry__2_n_7;
  wire plusOp_carry__3_n_0;
  wire plusOp_carry__3_n_1;
  wire plusOp_carry__3_n_2;
  wire plusOp_carry__3_n_3;
  wire plusOp_carry__3_n_4;
  wire plusOp_carry__3_n_5;
  wire plusOp_carry__3_n_6;
  wire plusOp_carry__3_n_7;
  wire plusOp_carry__4_n_0;
  wire plusOp_carry__4_n_1;
  wire plusOp_carry__4_n_2;
  wire plusOp_carry__4_n_3;
  wire plusOp_carry__4_n_4;
  wire plusOp_carry__4_n_5;
  wire plusOp_carry__4_n_6;
  wire plusOp_carry__4_n_7;
  wire plusOp_carry__5_n_0;
  wire plusOp_carry__5_n_1;
  wire plusOp_carry__5_n_2;
  wire plusOp_carry__5_n_3;
  wire plusOp_carry__5_n_4;
  wire plusOp_carry__5_n_5;
  wire plusOp_carry__5_n_6;
  wire plusOp_carry__5_n_7;
  wire plusOp_carry__6_n_7;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire plusOp_carry_n_4;
  wire plusOp_carry_n_5;
  wire plusOp_carry_n_6;
  wire plusOp_carry_n_7;
  wire pntr_rchd_end_addr;
  wire pntr_rchd_end_addr0_carry__0_n_0;
  wire pntr_rchd_end_addr0_carry__0_n_1;
  wire pntr_rchd_end_addr0_carry__0_n_2;
  wire pntr_rchd_end_addr0_carry__0_n_3;
  wire pntr_rchd_end_addr0_carry__1_n_0;
  wire pntr_rchd_end_addr0_carry__1_n_1;
  wire pntr_rchd_end_addr0_carry__1_n_2;
  wire pntr_rchd_end_addr0_carry__1_n_3;
  wire pntr_rchd_end_addr0_carry__2_n_2;
  wire pntr_rchd_end_addr0_carry__2_n_3;
  wire pntr_rchd_end_addr0_carry_n_0;
  wire pntr_rchd_end_addr0_carry_n_1;
  wire pntr_rchd_end_addr0_carry_n_2;
  wire pntr_rchd_end_addr0_carry_n_3;
  wire pntr_roll_over;
  wire pntrs_eql_dly;
  wire ram_init_done_i_reg_rep;
  wire rom_rd_addr_int;
  wire s2mm_reg_slice_inst_n_0;
  wire s2mm_reg_slice_inst_n_10;
  wire s2mm_reg_slice_inst_n_11;
  wire s2mm_reg_slice_inst_n_12;
  wire s2mm_reg_slice_inst_n_13;
  wire s2mm_reg_slice_inst_n_14;
  wire s2mm_reg_slice_inst_n_15;
  wire s2mm_reg_slice_inst_n_16;
  wire s2mm_reg_slice_inst_n_17;
  wire s2mm_reg_slice_inst_n_18;
  wire s2mm_reg_slice_inst_n_19;
  wire s2mm_reg_slice_inst_n_20;
  wire s2mm_reg_slice_inst_n_21;
  wire s2mm_reg_slice_inst_n_22;
  wire s2mm_reg_slice_inst_n_23;
  wire s2mm_reg_slice_inst_n_24;
  wire s2mm_reg_slice_inst_n_25;
  wire s2mm_reg_slice_inst_n_26;
  wire s2mm_reg_slice_inst_n_27;
  wire s2mm_reg_slice_inst_n_28;
  wire s2mm_reg_slice_inst_n_29;
  wire s2mm_reg_slice_inst_n_3;
  wire s2mm_reg_slice_inst_n_30;
  wire s2mm_reg_slice_inst_n_4;
  wire s2mm_reg_slice_inst_n_5;
  wire s2mm_reg_slice_inst_n_6;
  wire s2mm_reg_slice_inst_n_7;
  wire s2mm_reg_slice_inst_n_8;
  wire s2mm_reg_slice_inst_n_9;
  wire s_axis_tvalid_wr_in_i;
  wire [31:0]sdpo_int;
  wire sdpram_top_inst_n_1;
  wire sdpram_top_inst_n_10;
  wire sdpram_top_inst_n_11;
  wire sdpram_top_inst_n_12;
  wire sdpram_top_inst_n_13;
  wire sdpram_top_inst_n_14;
  wire sdpram_top_inst_n_15;
  wire sdpram_top_inst_n_16;
  wire sdpram_top_inst_n_17;
  wire sdpram_top_inst_n_18;
  wire sdpram_top_inst_n_19;
  wire sdpram_top_inst_n_2;
  wire sdpram_top_inst_n_20;
  wire sdpram_top_inst_n_21;
  wire sdpram_top_inst_n_22;
  wire sdpram_top_inst_n_23;
  wire sdpram_top_inst_n_24;
  wire sdpram_top_inst_n_25;
  wire sdpram_top_inst_n_26;
  wire sdpram_top_inst_n_27;
  wire sdpram_top_inst_n_28;
  wire sdpram_top_inst_n_29;
  wire sdpram_top_inst_n_3;
  wire sdpram_top_inst_n_30;
  wire sdpram_top_inst_n_31;
  wire sdpram_top_inst_n_32;
  wire sdpram_top_inst_n_33;
  wire sdpram_top_inst_n_34;
  wire sdpram_top_inst_n_35;
  wire sdpram_top_inst_n_36;
  wire sdpram_top_inst_n_37;
  wire sdpram_top_inst_n_38;
  wire sdpram_top_inst_n_39;
  wire sdpram_top_inst_n_4;
  wire sdpram_top_inst_n_40;
  wire sdpram_top_inst_n_41;
  wire sdpram_top_inst_n_42;
  wire sdpram_top_inst_n_43;
  wire sdpram_top_inst_n_44;
  wire sdpram_top_inst_n_45;
  wire sdpram_top_inst_n_46;
  wire sdpram_top_inst_n_48;
  wire sdpram_top_inst_n_49;
  wire sdpram_top_inst_n_5;
  wire sdpram_top_inst_n_50;
  wire sdpram_top_inst_n_51;
  wire sdpram_top_inst_n_52;
  wire sdpram_top_inst_n_53;
  wire sdpram_top_inst_n_54;
  wire sdpram_top_inst_n_55;
  wire sdpram_top_inst_n_56;
  wire sdpram_top_inst_n_57;
  wire sdpram_top_inst_n_58;
  wire sdpram_top_inst_n_59;
  wire sdpram_top_inst_n_6;
  wire sdpram_top_inst_n_60;
  wire sdpram_top_inst_n_7;
  wire sdpram_top_inst_n_8;
  wire sdpram_top_inst_n_9;
  wire [0:0]storage_data1;
  wire [3:0]NLW_eqOp_carry_O_UNCONNECTED;
  wire [3:2]NLW_eqOp_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_eqOp_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_eqOp_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_eqOp_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_eqOp_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]NLW_plusOp_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_plusOp_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_pntr_rchd_end_addr0_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__2_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(storage_data1),
        .Q(\active_ch_dly_reg_n_0_[0][0] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg_n_0_[0][0] ),
        .Q(\active_ch_dly_reg[2][0]_0 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[2][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2][0]_0 ),
        .Q(\active_ch_dly_reg_n_0_[2][0] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[3][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg_n_0_[2][0] ),
        .Q(\active_ch_dly_reg_n_0_[3][0] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg_n_0_[3][0] ),
        .Q(Q_reg),
        .R(Q[1]));
  design_1_axi_vfifo_ctrl_0_0_rom__parameterized0_128 depth_rom_inst
       (.D({s2mm_reg_slice_inst_n_0,storage_data1}),
        .Q({depth_rom_inst_n_0,depth_rom_inst_n_1}),
        .aclk(aclk),
        .\wr_rst_reg_reg[1] (Q[0]));
  CARRY4 eqOp_carry
       (.CI(1'b0),
        .CO({eqOp_carry_n_0,eqOp_carry_n_1,eqOp_carry_n_2,eqOp_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_eqOp_carry_O_UNCONNECTED[3:0]),
        .S({\gptr_mcdf.gch_idle.wrp_dly_inst_n_13 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_14 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_15 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_13 }));
  CARRY4 eqOp_carry__0
       (.CI(eqOp_carry_n_0),
        .CO({NLW_eqOp_carry__0_CO_UNCONNECTED[3:2],lsb_eql,eqOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_eqOp_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\gptr_mcdf.gch_idle.rdp_dly_inst_n_14 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_16 }));
  CARRY4 \eqOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\eqOp_inferred__0/i__carry_n_0 ,\eqOp_inferred__0/i__carry_n_1 ,\eqOp_inferred__0/i__carry_n_2 ,\eqOp_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_eqOp_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({\gptr_mcdf.gch_idle.wrp_dly_inst_n_17 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_18 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_19 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_20 }));
  CARRY4 \eqOp_inferred__0/i__carry__0 
       (.CI(\eqOp_inferred__0/i__carry_n_0 ),
        .CO({\NLW_eqOp_inferred__0/i__carry__0_CO_UNCONNECTED [3:2],msb_eql,\eqOp_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_eqOp_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\gptr_mcdf.gch_idle.rdp_dly_inst_n_15 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_21 }));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized0 \gptr_mcdf.gch_idle.pntr_eql_inst 
       (.CO(msb_eql),
        .Q(Q[1]),
        .aclk(aclk),
        .\gstage1.q_dly_reg[15] (lsb_eql),
        .pntrs_eql_dly(pntrs_eql_dly));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay \gptr_mcdf.gch_idle.rdp_dly_inst 
       (.A(\gptr_mcdf.gch_idle.wrp_dly_inst_n_12 ),
        .B({\gptr_mcdf.gch_idle.rdp_dly_inst_n_0 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_1 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_2 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_3 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_4 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_5 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_6 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_7 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_8 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_9 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_10 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_11 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_12 }),
        .Q(Q[1]),
        .S(\gptr_mcdf.gch_idle.rdp_dly_inst_n_13 ),
        .aclk(aclk),
        .\gstage1.q_dly_reg[0]_0 (\gptr_mcdf.gch_idle.rdp_dly_inst_n_14 ),
        .\gstage1.q_dly_reg[0]_1 (\gptr_mcdf.gch_idle.rdp_dly_inst_n_15 ),
        .\gstage1.q_dly_reg[0]_2 ({\gptr_mcdf.gch_idle.rdp_dly_inst_n_16 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_17 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_18 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_19 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_20 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_21 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_22 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_23 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_24 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_25 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_26 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_27 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_28 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_29 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_30 }),
        .\gstage1.q_dly_reg[31]_0 ({\gptr_mcdf.gch_idle.wrp_dly_inst_n_22 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_23 }),
        .sdpo_int(sdpo_int));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay_129 \gptr_mcdf.gch_idle.wrp_dly_inst 
       (.A({\gptr_mcdf.gch_idle.wrp_dly_inst_n_0 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_1 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_2 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_3 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_4 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_5 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_6 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_7 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_8 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_9 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_10 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_11 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_12 }),
        .B({\gptr_mcdf.gch_idle.rdp_dly_inst_n_0 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_1 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_2 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_3 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_4 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_5 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_6 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_7 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_8 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_9 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_10 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_11 }),
        .D({s2mm_reg_slice_inst_n_7,s2mm_reg_slice_inst_n_8,s2mm_reg_slice_inst_n_9,s2mm_reg_slice_inst_n_10,s2mm_reg_slice_inst_n_11,s2mm_reg_slice_inst_n_12,s2mm_reg_slice_inst_n_13,s2mm_reg_slice_inst_n_14,s2mm_reg_slice_inst_n_15,s2mm_reg_slice_inst_n_16,s2mm_reg_slice_inst_n_17,sdpram_top_inst_n_56,sdpram_top_inst_n_57,sdpram_top_inst_n_58,sdpram_top_inst_n_59,sdpram_top_inst_n_60,s2mm_reg_slice_inst_n_18}),
        .Q(Q[1]),
        .S({\gptr_mcdf.gch_idle.wrp_dly_inst_n_13 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_14 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_15 }),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg (s2mm_reg_slice_inst_n_19),
        .\gfwd_mode.m_valid_i_reg_0 (s2mm_reg_slice_inst_n_20),
        .\gfwd_mode.m_valid_i_reg_1 (s2mm_reg_slice_inst_n_21),
        .\gfwd_mode.m_valid_i_reg_10 (s2mm_reg_slice_inst_n_29),
        .\gfwd_mode.m_valid_i_reg_11 (s2mm_reg_slice_inst_n_30),
        .\gfwd_mode.m_valid_i_reg_2 (s2mm_reg_slice_inst_n_22),
        .\gfwd_mode.m_valid_i_reg_3 (s2mm_reg_slice_inst_n_23),
        .\gfwd_mode.m_valid_i_reg_4 (s2mm_reg_slice_inst_n_24),
        .\gfwd_mode.m_valid_i_reg_5 (s2mm_reg_slice_inst_n_25),
        .\gfwd_mode.m_valid_i_reg_6 (s2mm_reg_slice_inst_n_26),
        .\gfwd_mode.m_valid_i_reg_7 (s2mm_reg_slice_inst_n_27),
        .\gfwd_mode.m_valid_i_reg_8 (s2mm_reg_slice_inst_n_6),
        .\gfwd_mode.m_valid_i_reg_9 (s2mm_reg_slice_inst_n_28),
        .\gstage1.q_dly_reg[0] (\gptr_mcdf.gch_idle.wrp_dly_inst_n_16 ),
        .\gstage1.q_dly_reg[0]_0 ({\gptr_mcdf.gch_idle.wrp_dly_inst_n_17 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_18 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_19 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_20 }),
        .\gstage1.q_dly_reg[0]_1 (\gptr_mcdf.gch_idle.wrp_dly_inst_n_21 ),
        .\gstage1.q_dly_reg[0]_2 ({\gptr_mcdf.gch_idle.wrp_dly_inst_n_22 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_23 }),
        .\gstage1.q_dly_reg[30]_0 ({\gptr_mcdf.gch_idle.rdp_dly_inst_n_16 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_17 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_18 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_19 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_20 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_21 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_22 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_23 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_24 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_25 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_26 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_27 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_28 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_29 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_30 }));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized0 \gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst 
       (.A({\gptr_mcdf.gch_idle.wrp_dly_inst_n_0 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_1 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_2 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_3 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_4 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_5 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_6 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_7 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_8 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_9 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_10 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_11 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_12 }),
        .B({\gptr_mcdf.gch_idle.rdp_dly_inst_n_0 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_1 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_2 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_3 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_4 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_5 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_6 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_7 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_8 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_9 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_10 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_11 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_12 }),
        .D({depth_rom_inst_n_0,depth_rom_inst_n_1}),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .p_0_out(p_0_out),
        .pntr_roll_over(pntr_roll_over));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(sdpram_top_inst_n_32),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .S({sdpram_top_inst_n_28,sdpram_top_inst_n_29,sdpram_top_inst_n_30,sdpram_top_inst_n_31}));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .S({sdpram_top_inst_n_24,sdpram_top_inst_n_25,sdpram_top_inst_n_26,sdpram_top_inst_n_27}));
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .S({sdpram_top_inst_n_20,sdpram_top_inst_n_21,sdpram_top_inst_n_22,sdpram_top_inst_n_23}));
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({plusOp_carry__2_n_0,plusOp_carry__2_n_1,plusOp_carry__2_n_2,plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__2_n_4,plusOp_carry__2_n_5,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .S({sdpram_top_inst_n_16,sdpram_top_inst_n_17,sdpram_top_inst_n_18,sdpram_top_inst_n_19}));
  CARRY4 plusOp_carry__3
       (.CI(plusOp_carry__2_n_0),
        .CO({plusOp_carry__3_n_0,plusOp_carry__3_n_1,plusOp_carry__3_n_2,plusOp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__3_n_4,plusOp_carry__3_n_5,plusOp_carry__3_n_6,plusOp_carry__3_n_7}),
        .S({sdpram_top_inst_n_12,sdpram_top_inst_n_13,sdpram_top_inst_n_14,sdpram_top_inst_n_15}));
  CARRY4 plusOp_carry__4
       (.CI(plusOp_carry__3_n_0),
        .CO({plusOp_carry__4_n_0,plusOp_carry__4_n_1,plusOp_carry__4_n_2,plusOp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__4_n_4,plusOp_carry__4_n_5,plusOp_carry__4_n_6,plusOp_carry__4_n_7}),
        .S({sdpram_top_inst_n_8,sdpram_top_inst_n_9,sdpram_top_inst_n_10,sdpram_top_inst_n_11}));
  CARRY4 plusOp_carry__5
       (.CI(plusOp_carry__4_n_0),
        .CO({plusOp_carry__5_n_0,plusOp_carry__5_n_1,plusOp_carry__5_n_2,plusOp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__5_n_4,plusOp_carry__5_n_5,plusOp_carry__5_n_6,plusOp_carry__5_n_7}),
        .S({sdpram_top_inst_n_4,sdpram_top_inst_n_5,sdpram_top_inst_n_6,sdpram_top_inst_n_7}));
  CARRY4 plusOp_carry__6
       (.CI(plusOp_carry__5_n_0),
        .CO(NLW_plusOp_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__6_O_UNCONNECTED[3:1],plusOp_carry__6_n_7}),
        .S({1'b0,1'b0,1'b0,sdpram_top_inst_n_3}));
  CARRY4 pntr_rchd_end_addr0_carry
       (.CI(1'b0),
        .CO({pntr_rchd_end_addr0_carry_n_0,pntr_rchd_end_addr0_carry_n_1,pntr_rchd_end_addr0_carry_n_2,pntr_rchd_end_addr0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sdpram_top_inst_n_52}),
        .O(NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_40,sdpram_top_inst_n_41,sdpram_top_inst_n_42,sdpram_top_inst_n_43}));
  CARRY4 pntr_rchd_end_addr0_carry__0
       (.CI(pntr_rchd_end_addr0_carry_n_0),
        .CO({pntr_rchd_end_addr0_carry__0_n_0,pntr_rchd_end_addr0_carry__0_n_1,pntr_rchd_end_addr0_carry__0_n_2,pntr_rchd_end_addr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_1,sdpram_top_inst_n_2,1'b0,1'b0}),
        .O(NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_48,sdpram_top_inst_n_49,sdpram_top_inst_n_50,sdpram_top_inst_n_51}));
  CARRY4 pntr_rchd_end_addr0_carry__1
       (.CI(pntr_rchd_end_addr0_carry__0_n_0),
        .CO({pntr_rchd_end_addr0_carry__1_n_0,pntr_rchd_end_addr0_carry__1_n_1,pntr_rchd_end_addr0_carry__1_n_2,pntr_rchd_end_addr0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_9,sdpram_top_inst_n_44,sdpram_top_inst_n_45,sdpram_top_inst_n_46}),
        .O(NLW_pntr_rchd_end_addr0_carry__1_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_33,sdpram_top_inst_n_34,sdpram_top_inst_n_35,sdpram_top_inst_n_36}));
  CARRY4 pntr_rchd_end_addr0_carry__2
       (.CI(pntr_rchd_end_addr0_carry__1_n_0),
        .CO({NLW_pntr_rchd_end_addr0_carry__2_CO_UNCONNECTED[3],pntr_rchd_end_addr,pntr_rchd_end_addr0_carry__2_n_2,pntr_rchd_end_addr0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,sdpram_top_inst_n_53,sdpram_top_inst_n_54,sdpram_top_inst_n_55}),
        .O(NLW_pntr_rchd_end_addr0_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39}));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_130 s2mm_reg_slice_inst
       (.CO(pntr_rchd_end_addr),
        .D({s2mm_reg_slice_inst_n_0,storage_data1}),
        .O({plusOp_carry__4_n_4,plusOp_carry__4_n_5,plusOp_carry__4_n_6,plusOp_carry__4_n_7}),
        .WR_DATA({s2mm_reg_slice_inst_n_4,s2mm_reg_slice_inst_n_5}),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0]_0 ({plusOp_carry__3_n_4,plusOp_carry__3_n_5,plusOp_carry__3_n_6,plusOp_carry__3_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_1 ({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6}),
        .\gfwd_mode.storage_data1_reg[0]_2 ({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_3 ({plusOp_carry__2_n_4,plusOp_carry__2_n_5,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_4 ({plusOp_carry__5_n_4,plusOp_carry__5_n_5,plusOp_carry__5_n_6,plusOp_carry__5_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_5 (plusOp_carry__6_n_7),
        .\gfwd_mode.storage_data1_reg[36] (\gfwd_mode.storage_data1_reg[36] ),
        .\gstage1.q_dly_reg[15] (s2mm_reg_slice_inst_n_19),
        .\gstage1.q_dly_reg[16] (s2mm_reg_slice_inst_n_20),
        .\gstage1.q_dly_reg[17] (s2mm_reg_slice_inst_n_21),
        .\gstage1.q_dly_reg[18] (s2mm_reg_slice_inst_n_22),
        .\gstage1.q_dly_reg[19] (s2mm_reg_slice_inst_n_23),
        .\gstage1.q_dly_reg[20] (s2mm_reg_slice_inst_n_24),
        .\gstage1.q_dly_reg[21] (s2mm_reg_slice_inst_n_25),
        .\gstage1.q_dly_reg[22] (s2mm_reg_slice_inst_n_26),
        .\gstage1.q_dly_reg[23] (s2mm_reg_slice_inst_n_27),
        .\gstage1.q_dly_reg[24] (s2mm_reg_slice_inst_n_6),
        .\gstage1.q_dly_reg[25] (s2mm_reg_slice_inst_n_28),
        .\gstage1.q_dly_reg[26] (s2mm_reg_slice_inst_n_29),
        .\gstage1.q_dly_reg[27] (s2mm_reg_slice_inst_n_30),
        .\gstage1.q_dly_reg[31] ({s2mm_reg_slice_inst_n_7,s2mm_reg_slice_inst_n_8,s2mm_reg_slice_inst_n_9,s2mm_reg_slice_inst_n_10,s2mm_reg_slice_inst_n_11,s2mm_reg_slice_inst_n_12,s2mm_reg_slice_inst_n_13,s2mm_reg_slice_inst_n_14,s2mm_reg_slice_inst_n_15,s2mm_reg_slice_inst_n_16,s2mm_reg_slice_inst_n_17,s2mm_reg_slice_inst_n_18}),
        .ram_init_done_i_reg_rep(ram_init_done_i_reg_rep),
        .rom_rd_addr_int(rom_rd_addr_int),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int({sdpram_top_inst_n_3,sdpram_top_inst_n_4,sdpram_top_inst_n_5,sdpram_top_inst_n_6,sdpram_top_inst_n_7,sdpram_top_inst_n_8,sdpram_top_inst_n_9,sdpram_top_inst_n_10,sdpram_top_inst_n_11,sdpram_top_inst_n_12,sdpram_top_inst_n_13,sdpram_top_inst_n_14,sdpram_top_inst_n_15,sdpram_top_inst_n_16,sdpram_top_inst_n_17,sdpram_top_inst_n_18,sdpram_top_inst_n_19,sdpram_top_inst_n_20,sdpram_top_inst_n_21,sdpram_top_inst_n_22,sdpram_top_inst_n_23,sdpram_top_inst_n_24,sdpram_top_inst_n_25,sdpram_top_inst_n_26,sdpram_top_inst_n_32}),
        .we_int(s2mm_reg_slice_inst_n_3));
  design_1_axi_vfifo_ctrl_0_0_sdpram_top_131 sdpram_top_inst
       (.CO(pntr_rchd_end_addr),
        .D(storage_data1),
        .DI({sdpram_top_inst_n_1,sdpram_top_inst_n_2}),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .S({sdpram_top_inst_n_33,sdpram_top_inst_n_34,sdpram_top_inst_n_35,sdpram_top_inst_n_36}),
        .WR_DATA({s2mm_reg_slice_inst_n_4,s2mm_reg_slice_inst_n_5}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_0 ({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_1 ({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_2 ({plusOp_carry__2_n_4,plusOp_carry__2_n_5,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_3 ({plusOp_carry__3_n_4,plusOp_carry__3_n_5,plusOp_carry__3_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_4 ({plusOp_carry__4_n_4,plusOp_carry__4_n_5,plusOp_carry__4_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_5 ({plusOp_carry__5_n_4,plusOp_carry__5_n_5,plusOp_carry__5_n_6,plusOp_carry__5_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_6 (plusOp_carry__6_n_7),
        .\gin_reg.rd_pntr_pf_dly_reg[12] (\gin_reg.rd_pntr_pf_dly_reg[12] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .\gstage1.q_dly_reg[7] ({sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39}),
        .\gstage1.q_dly_reg[7]_0 ({sdpram_top_inst_n_40,sdpram_top_inst_n_41,sdpram_top_inst_n_42,sdpram_top_inst_n_43}),
        .\gstage1.q_dly_reg[7]_1 ({sdpram_top_inst_n_44,sdpram_top_inst_n_45,sdpram_top_inst_n_46}),
        .\gstage1.q_dly_reg[7]_2 ({sdpram_top_inst_n_48,sdpram_top_inst_n_49,sdpram_top_inst_n_50,sdpram_top_inst_n_51}),
        .\gstage1.q_dly_reg[7]_3 (sdpram_top_inst_n_52),
        .\gstage1.q_dly_reg[7]_4 ({sdpram_top_inst_n_53,sdpram_top_inst_n_54,sdpram_top_inst_n_55}),
        .\gstage1.q_dly_reg[7]_5 ({sdpram_top_inst_n_56,sdpram_top_inst_n_57,sdpram_top_inst_n_58,sdpram_top_inst_n_59,sdpram_top_inst_n_60}),
        .\init_addr_reg[0] (\init_addr_reg[0] ),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i_reg_rep(ram_init_done_i_reg_rep),
        .rom_rd_addr_int(rom_rd_addr_int),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int({sdpram_top_inst_n_3,sdpram_top_inst_n_4,sdpram_top_inst_n_5,sdpram_top_inst_n_6,sdpram_top_inst_n_7,sdpram_top_inst_n_8,sdpram_top_inst_n_9,sdpram_top_inst_n_10,sdpram_top_inst_n_11,sdpram_top_inst_n_12,sdpram_top_inst_n_13,sdpram_top_inst_n_14,sdpram_top_inst_n_15,sdpram_top_inst_n_16,sdpram_top_inst_n_17,sdpram_top_inst_n_18,sdpram_top_inst_n_19,sdpram_top_inst_n_20,sdpram_top_inst_n_21,sdpram_top_inst_n_22,sdpram_top_inst_n_23,sdpram_top_inst_n_24,sdpram_top_inst_n_25,sdpram_top_inst_n_26,sdpram_top_inst_n_27,sdpram_top_inst_n_28,sdpram_top_inst_n_29,sdpram_top_inst_n_30,sdpram_top_inst_n_31,sdpram_top_inst_n_32}),
        .we_int(s2mm_reg_slice_inst_n_3));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized1
   (active_ch_dly_reg_r_3_0,
    \active_ch_dly_reg[4][0]_0 ,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    CO,
    sdpo_int,
    Q_reg,
    Q_reg_0,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    ENA_I,
    ENA_I_0,
    ENA_I_1,
    ENA_I_2,
    ENA_I_3,
    ENA_I_4,
    ENA_I_5,
    ENA_I_6,
    ENA_I_7,
    ENA_I_8,
    ENA_I_9,
    ENA_I_10,
    Q,
    aclk,
    ADDRA,
    ADDRD,
    \gfwd_mode.storage_data1_reg[45] ,
    \gfwd_mode.storage_data1_reg[45]_0 ,
    \gfwd_mode.storage_data1_reg[0] ,
    areset_d1,
    awgen_to_mctf_tvalid,
    ram_init_done_i,
    mctf_full,
    \active_ch_dly_reg[4][0]_1 ,
    p_0_out,
    S,
    rom_rd_addr_i,
    \pf_thresh_dly_reg[2][14] ,
    E,
    addr_rollover_r_reg,
    DI,
    D,
    ENA_dly_D);
  output active_ch_dly_reg_r_3_0;
  output \active_ch_dly_reg[4][0]_0 ;
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output [0:0]CO;
  output [0:0]sdpo_int;
  output Q_reg;
  output Q_reg_0;
  output [29:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  output ENA_I;
  output ENA_I_0;
  output ENA_I_1;
  output ENA_I_2;
  output ENA_I_3;
  output ENA_I_4;
  output ENA_I_5;
  output ENA_I_6;
  output ENA_I_7;
  output ENA_I_8;
  output ENA_I_9;
  output ENA_I_10;
  input [1:0]Q;
  input aclk;
  input [0:0]ADDRA;
  input [0:0]ADDRD;
  input \gfwd_mode.storage_data1_reg[45] ;
  input \gfwd_mode.storage_data1_reg[45]_0 ;
  input \gfwd_mode.storage_data1_reg[0] ;
  input areset_d1;
  input awgen_to_mctf_tvalid;
  input ram_init_done_i;
  input [1:0]mctf_full;
  input \active_ch_dly_reg[4][0]_1 ;
  input p_0_out;
  input [0:0]S;
  input rom_rd_addr_i;
  input \pf_thresh_dly_reg[2][14] ;
  input [0:0]E;
  input [6:0]addr_rollover_r_reg;
  input [7:0]DI;
  input [15:0]D;
  input ENA_dly_D;

  wire [0:0]ADDRA;
  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [15:0]D;
  wire [29:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [7:0]DI;
  wire [0:0]E;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_1;
  wire ENA_I_10;
  wire ENA_I_2;
  wire ENA_I_3;
  wire ENA_I_4;
  wire ENA_I_5;
  wire ENA_I_6;
  wire ENA_I_7;
  wire ENA_I_8;
  wire ENA_I_9;
  wire ENA_dly_D;
  wire [1:0]Q;
  wire [15:15]QSPO;
  wire Q_reg;
  wire Q_reg_0;
  wire [0:0]S;
  wire [29:0]S_PAYLOAD_DATA;
  wire aclk;
  wire \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ;
  wire \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ;
  wire \active_ch_dly_reg[4][0]_0 ;
  wire \active_ch_dly_reg[4][0]_1 ;
  wire \active_ch_dly_reg[4]_0 ;
  wire active_ch_dly_reg_gate_n_0;
  wire active_ch_dly_reg_r_1_n_0;
  wire active_ch_dly_reg_r_3_0;
  wire active_ch_dly_reg_r_n_0;
  wire [6:0]addr_rollover_r_reg;
  wire areset_d1;
  wire awgen_to_mctf_tvalid;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[45] ;
  wire \gfwd_mode.storage_data1_reg[45]_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire \gmcpf_pf_gen.thresh_rom_inst_n_0 ;
  wire [1:0]mctf_full;
  wire [15:1]p_0_in1_in;
  wire p_0_out;
  wire \pf_thresh_dly_reg[2][14] ;
  wire pntr_rchd_end_addr0_carry__0_n_1;
  wire pntr_rchd_end_addr0_carry__0_n_2;
  wire pntr_rchd_end_addr0_carry__0_n_3;
  wire pntr_rchd_end_addr0_carry_n_0;
  wire pntr_rchd_end_addr0_carry_n_1;
  wire pntr_rchd_end_addr0_carry_n_2;
  wire pntr_rchd_end_addr0_carry_n_3;
  wire pntr_roll_over;
  wire ram_init_done_i;
  wire ram_reg_0_1_0_5_i_9_n_0;
  wire rom_rd_addr_i;
  wire s2mm_reg_slice_inst_n_1;
  wire s2mm_reg_slice_inst_n_2;
  wire s_axis_tvalid_wr_in_i;
  wire [0:0]sdpo_int;
  wire sdpram_top_inst_n_32;
  wire sdpram_top_inst_n_33;
  wire sdpram_top_inst_n_34;
  wire sdpram_top_inst_n_35;
  wire sdpram_top_inst_n_36;
  wire sdpram_top_inst_n_37;
  wire sdpram_top_inst_n_38;
  wire sdpram_top_inst_n_39;
  wire sdpram_top_inst_n_40;
  wire sdpram_top_inst_n_41;
  wire sdpram_top_inst_n_43;
  wire sdpram_top_inst_n_44;
  wire sdpram_top_inst_n_45;
  wire sdpram_top_inst_n_46;
  wire [15:0]wr_data_i;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED;

  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(ADDRA),
        .Q(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ));
  FDRE \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .Q(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_gate_n_0),
        .Q(\active_ch_dly_reg[4]_0 ),
        .R(Q[1]));
  LUT2 #(
    .INIT(4'h8)) 
    active_ch_dly_reg_gate
       (.I0(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .I1(\active_ch_dly_reg[4][0]_0 ),
        .O(active_ch_dly_reg_gate_n_0));
  FDRE active_ch_dly_reg_r
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(active_ch_dly_reg_r_n_0),
        .R(Q[1]));
  FDRE active_ch_dly_reg_r_1
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_r_n_0),
        .Q(active_ch_dly_reg_r_1_n_0),
        .R(Q[1]));
  FDRE active_ch_dly_reg_r_2
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_r_1_n_0),
        .Q(active_ch_dly_reg_r_3_0),
        .R(Q[1]));
  FDRE active_ch_dly_reg_r_3
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_r_3_0),
        .Q(\active_ch_dly_reg[4][0]_0 ),
        .R(Q[1]));
  design_1_axi_vfifo_ctrl_0_0_rom__parameterized2 depth_rom_inst
       (.D(QSPO),
        .Q(Q[0]),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[45] (\gfwd_mode.storage_data1_reg[45]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \gin_reg.wr_pntr_pf_dly[0]_i_1 
       (.I0(S_PAYLOAD_DATA[15]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .O(wr_data_i[0]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[10]_i_1 
       (.I0(S_PAYLOAD_DATA[25]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[10]),
        .O(wr_data_i[10]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[11]_i_1 
       (.I0(S_PAYLOAD_DATA[26]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[11]),
        .O(wr_data_i[11]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[12]_i_1 
       (.I0(S_PAYLOAD_DATA[27]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[12]),
        .O(wr_data_i[12]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[13]_i_1 
       (.I0(S_PAYLOAD_DATA[28]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[13]),
        .O(wr_data_i[13]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[14]_i_1 
       (.I0(S_PAYLOAD_DATA[29]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[14]),
        .O(wr_data_i[14]));
  LUT5 #(
    .INIT(32'hAFACA0AC)) 
    \gin_reg.wr_pntr_pf_dly[15]_i_1 
       (.I0(ADDRD),
        .I1(sdpo_int),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(p_0_in1_in[15]),
        .O(wr_data_i[15]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[1]_i_1 
       (.I0(S_PAYLOAD_DATA[16]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[1]),
        .O(wr_data_i[1]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[2]_i_1 
       (.I0(S_PAYLOAD_DATA[17]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[2]),
        .O(wr_data_i[2]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[3]_i_1 
       (.I0(S_PAYLOAD_DATA[18]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[3]),
        .O(wr_data_i[3]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[4]_i_1 
       (.I0(S_PAYLOAD_DATA[19]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[4]),
        .O(wr_data_i[4]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[5]_i_1 
       (.I0(S_PAYLOAD_DATA[20]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[5]),
        .O(wr_data_i[5]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[6]_i_1 
       (.I0(S_PAYLOAD_DATA[21]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[6]),
        .O(wr_data_i[6]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[7]_i_1 
       (.I0(S_PAYLOAD_DATA[22]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[7]),
        .O(wr_data_i[7]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[8]_i_1 
       (.I0(S_PAYLOAD_DATA[23]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[8]),
        .O(wr_data_i[8]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[9]_i_1 
       (.I0(S_PAYLOAD_DATA[24]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[9]),
        .O(wr_data_i[9]));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1 \gmcpf_pf_gen.mcpf_pf_gen_inst 
       (.D({QSPO,\gmcpf_pf_gen.thresh_rom_inst_n_0 }),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0]_1 ),
        .\active_ch_dly_reg[4]_0 (\active_ch_dly_reg[4]_0 ),
        .\gfwd_mode.m_valid_i_reg (wr_data_i),
        .\gfwd_mode.storage_data1_reg[45] (\gfwd_mode.storage_data1_reg[45] ),
        .\gfwd_mode.storage_data1_reg[45]_0 (D),
        .mctf_full(mctf_full),
        .p_0_out(p_0_out),
        .\pf_thresh_dly_reg[2][14] (\pf_thresh_dly_reg[2][14] ),
        .pntr_roll_over(pntr_roll_over));
  design_1_axi_vfifo_ctrl_0_0_rom__parameterized3 \gmcpf_pf_gen.thresh_rom_inst 
       (.ADDRA(ADDRA),
        .D(\gmcpf_pf_gen.thresh_rom_inst_n_0 ),
        .Q(Q[0]),
        .aclk(aclk));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized6 mcf2awgen_reg_slice_inst
       (.D({sdpo_int,S_PAYLOAD_DATA[29:14],DI,S_PAYLOAD_DATA[5:0]}),
        .E(s2mm_reg_slice_inst_n_1),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_1(ENA_I_1),
        .ENA_I_10(ENA_I_10),
        .ENA_I_2(ENA_I_2),
        .ENA_I_3(ENA_I_3),
        .ENA_I_4(ENA_I_4),
        .ENA_I_5(ENA_I_5),
        .ENA_I_6(ENA_I_6),
        .ENA_I_7(ENA_I_7),
        .ENA_I_8(ENA_I_8),
        .ENA_I_9(ENA_I_9),
        .ENA_dly_D(ENA_dly_D),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 pntr_rchd_end_addr0_carry
       (.CI(1'b0),
        .CO({pntr_rchd_end_addr0_carry_n_0,pntr_rchd_end_addr0_carry_n_1,pntr_rchd_end_addr0_carry_n_2,pntr_rchd_end_addr0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_40,1'b0,1'b0,sdpram_top_inst_n_41}),
        .O(NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34,sdpram_top_inst_n_35}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 pntr_rchd_end_addr0_carry__0
       (.CI(pntr_rchd_end_addr0_carry_n_0),
        .CO({CO,pntr_rchd_end_addr0_carry__0_n_1,pntr_rchd_end_addr0_carry__0_n_2,pntr_rchd_end_addr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_36,sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39}),
        .O(NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_43,sdpram_top_inst_n_44,sdpram_top_inst_n_45,sdpram_top_inst_n_46}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_9
       (.I0(S_PAYLOAD_DATA[15]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_9_n_0));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized5 s2mm_reg_slice_inst
       (.E(s2mm_reg_slice_inst_n_1),
        .Q({S_PAYLOAD_DATA[14],S_PAYLOAD_DATA[5:0]}),
        .aclk(aclk),
        .addr_rollover_r_reg(addr_rollover_r_reg),
        .areset_d1(areset_d1),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gfwd_mode.areset_d1_reg (E),
        .ram_init_done_i(ram_init_done_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .we_int(s2mm_reg_slice_inst_n_2));
  design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0 sdpram_top_inst
       (.ADDRA(ADDRA),
        .ADDRD(ADDRD),
        .CO(CO),
        .DI({sdpram_top_inst_n_36,sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39}),
        .S({sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34,sdpram_top_inst_n_35}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[45] (ram_reg_0_1_0_5_i_9_n_0),
        .\gfwd_mode.storage_data1_reg[45]_0 (S),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (\gin_reg.wr_pntr_pf_dly_reg[15] ),
        .\gin_reg.wr_pntr_roll_over_dly_reg ({sdpram_top_inst_n_40,sdpram_top_inst_n_41}),
        .\gin_reg.wr_pntr_roll_over_dly_reg_0 ({sdpram_top_inst_n_43,sdpram_top_inst_n_44,sdpram_top_inst_n_45,sdpram_top_inst_n_46}),
        .p_0_in1_in(p_0_in1_in),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int({sdpo_int,S_PAYLOAD_DATA[29:15]}),
        .we_int(s2mm_reg_slice_inst_n_2));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized2
   (\gfwd_mode.storage_data1_reg[0] ,
    Q_reg,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    p_0_out,
    \gnstage1.q_dly_reg[0][0] ,
    sdpo_int,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ,
    ENB_I,
    ENB_I_11,
    ENB_I_12,
    ENB_I_13,
    ENB_I_14,
    ENB_I_15,
    ENB_I_16,
    ENB_I_17,
    ENB_I_18,
    ENB_I_19,
    ENB_I_20,
    ENB_I_21,
    aclk,
    active_ch_dly_reg_r_3,
    Q,
    rom_rd_addr_int,
    ADDRA,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_rev.storage_data1_reg[0] ,
    areset_d1,
    argen_to_mctf_tvalid,
    ram_init_done_i,
    rom_rd_addr_i,
    \pf_thresh_dly_reg[2][14] ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    ENB_dly_D);
  output \gfwd_mode.storage_data1_reg[0] ;
  output Q_reg;
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output p_0_out;
  output \gnstage1.q_dly_reg[0][0] ;
  output [15:0]sdpo_int;
  output [16:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ;
  output ENB_I;
  output ENB_I_11;
  output ENB_I_12;
  output ENB_I_13;
  output ENB_I_14;
  output ENB_I_15;
  output ENB_I_16;
  output ENB_I_17;
  output ENB_I_18;
  output ENB_I_19;
  output ENB_I_20;
  output ENB_I_21;
  input aclk;
  input active_ch_dly_reg_r_3;
  input [1:0]Q;
  input rom_rd_addr_int;
  input [0:0]ADDRA;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input \gfwd_rev.storage_data1_reg[0] ;
  input areset_d1;
  input argen_to_mctf_tvalid;
  input ram_init_done_i;
  input rom_rd_addr_i;
  input \pf_thresh_dly_reg[2][14] ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input ENB_dly_D;

  wire [0:0]ADDRA;
  wire ENB_I;
  wire ENB_I_11;
  wire ENB_I_12;
  wire ENB_I_13;
  wire ENB_I_14;
  wire ENB_I_15;
  wire ENB_I_16;
  wire ENB_I_17;
  wire ENB_I_18;
  wire ENB_I_19;
  wire ENB_I_20;
  wire ENB_I_21;
  wire ENB_dly_D;
  wire [1:0]Q;
  wire Q_reg;
  wire aclk;
  wire \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ;
  wire \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ;
  wire active_ch_dly_reg_gate_n_0;
  wire active_ch_dly_reg_r_3;
  wire areset_d1;
  wire argen_to_mctf_tvalid;
  wire depth_rom_inst_n_0;
  wire depth_rom_inst_n_1;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire \gin_reg.rd_pntr_pf_dly[0]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[10]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[11]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[12]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[13]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[14]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[15]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[1]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[2]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[3]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[4]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[5]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[6]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[7]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[8]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[9]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire \gnstage1.q_dly_reg[0][0] ;
  wire [16:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ;
  wire p_0_out;
  wire \pf_thresh_dly_reg[2][14] ;
  wire pntr_rchd_end_addr;
  wire pntr_rchd_end_addr0_carry__0_n_1;
  wire pntr_rchd_end_addr0_carry__0_n_2;
  wire pntr_rchd_end_addr0_carry__0_n_3;
  wire pntr_rchd_end_addr0_carry_n_0;
  wire pntr_rchd_end_addr0_carry_n_1;
  wire pntr_rchd_end_addr0_carry_n_2;
  wire pntr_rchd_end_addr0_carry_n_3;
  wire pntr_roll_over;
  wire ram_init_done_i;
  wire ram_reg_0_1_0_5_i_9_n_0;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s2mm_reg_slice_inst_n_2;
  wire s2mm_reg_slice_inst_n_3;
  wire s2mm_reg_slice_inst_n_4;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;
  wire sdpram_top_inst_n_1;
  wire sdpram_top_inst_n_10;
  wire sdpram_top_inst_n_11;
  wire sdpram_top_inst_n_12;
  wire sdpram_top_inst_n_13;
  wire sdpram_top_inst_n_14;
  wire sdpram_top_inst_n_15;
  wire sdpram_top_inst_n_16;
  wire sdpram_top_inst_n_17;
  wire sdpram_top_inst_n_18;
  wire sdpram_top_inst_n_19;
  wire sdpram_top_inst_n_2;
  wire sdpram_top_inst_n_20;
  wire sdpram_top_inst_n_21;
  wire sdpram_top_inst_n_22;
  wire sdpram_top_inst_n_23;
  wire sdpram_top_inst_n_24;
  wire sdpram_top_inst_n_25;
  wire sdpram_top_inst_n_26;
  wire sdpram_top_inst_n_27;
  wire sdpram_top_inst_n_28;
  wire sdpram_top_inst_n_29;
  wire sdpram_top_inst_n_3;
  wire sdpram_top_inst_n_30;
  wire sdpram_top_inst_n_31;
  wire sdpram_top_inst_n_32;
  wire sdpram_top_inst_n_33;
  wire sdpram_top_inst_n_34;
  wire sdpram_top_inst_n_35;
  wire sdpram_top_inst_n_36;
  wire sdpram_top_inst_n_37;
  wire sdpram_top_inst_n_38;
  wire sdpram_top_inst_n_39;
  wire sdpram_top_inst_n_4;
  wire sdpram_top_inst_n_40;
  wire sdpram_top_inst_n_41;
  wire sdpram_top_inst_n_43;
  wire sdpram_top_inst_n_44;
  wire sdpram_top_inst_n_45;
  wire sdpram_top_inst_n_46;
  wire sdpram_top_inst_n_5;
  wire sdpram_top_inst_n_6;
  wire sdpram_top_inst_n_7;
  wire sdpram_top_inst_n_8;
  wire sdpram_top_inst_n_9;
  wire wr_data_int_i_2_n_0;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED;

  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ));
  FDRE \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .Q(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_gate_n_0),
        .Q(Q_reg),
        .R(Q[1]));
  LUT2 #(
    .INIT(4'h8)) 
    active_ch_dly_reg_gate
       (.I0(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .I1(active_ch_dly_reg_r_3),
        .O(active_ch_dly_reg_gate_n_0));
  design_1_axi_vfifo_ctrl_0_0_rom__parameterized2_30 depth_rom_inst
       (.D({depth_rom_inst_n_0,depth_rom_inst_n_1}),
        .Q(Q[0]),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (s2mm_reg_slice_inst_n_4),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \gin_reg.rd_pntr_pf_dly[0]_i_1 
       (.I0(sdpram_top_inst_n_16),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .O(\gin_reg.rd_pntr_pf_dly[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[10]_i_1 
       (.I0(sdpram_top_inst_n_6),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_22),
        .O(\gin_reg.rd_pntr_pf_dly[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[11]_i_1 
       (.I0(sdpram_top_inst_n_5),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_21),
        .O(\gin_reg.rd_pntr_pf_dly[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[12]_i_1 
       (.I0(sdpram_top_inst_n_4),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_20),
        .O(\gin_reg.rd_pntr_pf_dly[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[13]_i_1 
       (.I0(sdpram_top_inst_n_3),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_19),
        .O(\gin_reg.rd_pntr_pf_dly[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[14]_i_1 
       (.I0(sdpram_top_inst_n_2),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_18),
        .O(\gin_reg.rd_pntr_pf_dly[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAFACA0AC)) 
    \gin_reg.rd_pntr_pf_dly[15]_i_1 
       (.I0(rom_rd_addr_int),
        .I1(sdpram_top_inst_n_1),
        .I2(pntr_rchd_end_addr),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(sdpram_top_inst_n_17),
        .O(\gin_reg.rd_pntr_pf_dly[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[1]_i_1 
       (.I0(sdpram_top_inst_n_15),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_31),
        .O(\gin_reg.rd_pntr_pf_dly[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[2]_i_1 
       (.I0(sdpram_top_inst_n_14),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_30),
        .O(\gin_reg.rd_pntr_pf_dly[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[3]_i_1 
       (.I0(sdpram_top_inst_n_13),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_29),
        .O(\gin_reg.rd_pntr_pf_dly[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[4]_i_1 
       (.I0(sdpram_top_inst_n_12),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_28),
        .O(\gin_reg.rd_pntr_pf_dly[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[5]_i_1 
       (.I0(sdpram_top_inst_n_11),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_27),
        .O(\gin_reg.rd_pntr_pf_dly[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[6]_i_1 
       (.I0(sdpram_top_inst_n_10),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_26),
        .O(\gin_reg.rd_pntr_pf_dly[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[7]_i_1 
       (.I0(sdpram_top_inst_n_9),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_25),
        .O(\gin_reg.rd_pntr_pf_dly[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[8]_i_1 
       (.I0(sdpram_top_inst_n_8),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_24),
        .O(\gin_reg.rd_pntr_pf_dly[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[9]_i_1 
       (.I0(sdpram_top_inst_n_7),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_23),
        .O(\gin_reg.rd_pntr_pf_dly[9]_i_1_n_0 ));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2 \gmcpf_pf_gen.mcpf_pf_gen_inst 
       (.D({depth_rom_inst_n_0,depth_rom_inst_n_1}),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg ({\gin_reg.rd_pntr_pf_dly[15]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[14]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[13]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[12]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[11]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[10]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[9]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[8]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[7]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[6]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[5]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[4]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[3]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[2]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[1]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[0]_i_1_n_0 }),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .p_0_out(p_0_out),
        .\pf_thresh_dly_reg[2][14] (\pf_thresh_dly_reg[2][14] ),
        .pntr_roll_over(pntr_roll_over));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7 mcf2awgen_reg_slice_inst
       (.D(\gfwd_mode.storage_data1_reg[0] ),
        .E(s2mm_reg_slice_inst_n_2),
        .ENB_I(ENB_I),
        .ENB_I_11(ENB_I_11),
        .ENB_I_12(ENB_I_12),
        .ENB_I_13(ENB_I_13),
        .ENB_I_14(ENB_I_14),
        .ENB_I_15(ENB_I_15),
        .ENB_I_16(ENB_I_16),
        .ENB_I_17(ENB_I_17),
        .ENB_I_18(ENB_I_18),
        .ENB_I_19(ENB_I_19),
        .ENB_I_20(ENB_I_20),
        .ENB_I_21(ENB_I_21),
        .ENB_dly_D(ENB_dly_D),
        .Q(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\gnstage1.q_dly_reg[0][0] (\gnstage1.q_dly_reg[0][0] ),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int({sdpram_top_inst_n_1,sdpram_top_inst_n_2,sdpram_top_inst_n_3,sdpram_top_inst_n_4,sdpram_top_inst_n_5,sdpram_top_inst_n_6,sdpram_top_inst_n_7,sdpram_top_inst_n_8,sdpram_top_inst_n_9,sdpram_top_inst_n_10,sdpram_top_inst_n_11,sdpram_top_inst_n_12,sdpram_top_inst_n_13,sdpram_top_inst_n_14,sdpram_top_inst_n_15,sdpram_top_inst_n_16}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 pntr_rchd_end_addr0_carry
       (.CI(1'b0),
        .CO({pntr_rchd_end_addr0_carry_n_0,pntr_rchd_end_addr0_carry_n_1,pntr_rchd_end_addr0_carry_n_2,pntr_rchd_end_addr0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_40,1'b0,1'b0,sdpram_top_inst_n_41}),
        .O(NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34,sdpram_top_inst_n_35}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 pntr_rchd_end_addr0_carry__0
       (.CI(pntr_rchd_end_addr0_carry_n_0),
        .CO({pntr_rchd_end_addr,pntr_rchd_end_addr0_carry__0_n_1,pntr_rchd_end_addr0_carry__0_n_2,pntr_rchd_end_addr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_36,sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39}),
        .O(NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_43,sdpram_top_inst_n_44,sdpram_top_inst_n_45,sdpram_top_inst_n_46}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_9
       (.I0(sdpram_top_inst_n_16),
        .I1(pntr_rchd_end_addr),
        .O(ram_reg_0_1_0_5_i_9_n_0));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4 s2mm_reg_slice_inst
       (.E(s2mm_reg_slice_inst_n_2),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0] ),
        .\greg_out.QSPO_reg[15] (s2mm_reg_slice_inst_n_4),
        .ram_init_done_i(ram_init_done_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .storage_data1(\gfwd_mode.storage_data1_reg[0] ),
        .we_int(s2mm_reg_slice_inst_n_3));
  design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_31 sdpram_top_inst
       (.ADDRA(ADDRA),
        .CO(pntr_rchd_end_addr),
        .DI({sdpram_top_inst_n_36,sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39}),
        .O({sdpram_top_inst_n_17,sdpram_top_inst_n_18,sdpram_top_inst_n_19}),
        .S({sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34,sdpram_top_inst_n_35}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (ram_reg_0_1_0_5_i_9_n_0),
        .\gfwd_mode.storage_data1_reg[0]_0 (wr_data_int_i_2_n_0),
        .\gin_reg.rd_pntr_pf_dly_reg[12] ({sdpram_top_inst_n_20,sdpram_top_inst_n_21,sdpram_top_inst_n_22,sdpram_top_inst_n_23}),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (sdpo_int),
        .\gin_reg.rd_pntr_pf_dly_reg[4] ({sdpram_top_inst_n_28,sdpram_top_inst_n_29,sdpram_top_inst_n_30,sdpram_top_inst_n_31}),
        .\gin_reg.rd_pntr_pf_dly_reg[8] ({sdpram_top_inst_n_24,sdpram_top_inst_n_25,sdpram_top_inst_n_26,sdpram_top_inst_n_27}),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_roll_over_dly_reg ({sdpram_top_inst_n_40,sdpram_top_inst_n_41}),
        .\gin_reg.wr_pntr_roll_over_dly_reg_0 ({sdpram_top_inst_n_43,sdpram_top_inst_n_44,sdpram_top_inst_n_45,sdpram_top_inst_n_46}),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int({sdpram_top_inst_n_1,sdpram_top_inst_n_2,sdpram_top_inst_n_3,sdpram_top_inst_n_4,sdpram_top_inst_n_5,sdpram_top_inst_n_6,sdpram_top_inst_n_7,sdpram_top_inst_n_8,sdpram_top_inst_n_9,sdpram_top_inst_n_10,sdpram_top_inst_n_11,sdpram_top_inst_n_12,sdpram_top_inst_n_13,sdpram_top_inst_n_14,sdpram_top_inst_n_15,sdpram_top_inst_n_16}),
        .storage_data1(\gfwd_mode.storage_data1_reg[0] ),
        .we_int(s2mm_reg_slice_inst_n_3));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    wr_data_int_i_2
       (.I0(\gfwd_mode.storage_data1_reg[0] ),
        .I1(ram_init_done_i),
        .I2(rom_rd_addr_i),
        .I3(sdpram_top_inst_n_1),
        .I4(pntr_rchd_end_addr),
        .O(wr_data_int_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized3
   (Q,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    Q_reg,
    Q_reg_0,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    sdpo_int,
    ENA_I,
    ENA_I_0,
    ENA_I_1,
    ENA_I_2,
    ENA_I_3,
    ENA_I_4,
    ENA_I_5,
    ENA_I_6,
    ENA_I_7,
    ENA_I_8,
    ENA_I_9,
    aclk,
    active_ch_dly_reg_r_3,
    \wr_rst_reg_reg[15] ,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    areset_d1,
    awgen_to_mcpf_tvalid,
    ram_init_done_i,
    mcpf_full,
    \active_ch_dly_reg[4][0]_0 ,
    p_0_out,
    rom_rd_addr_i,
    \pf_thresh_dly_reg[2][14] ,
    E,
    tstart_reg,
    D,
    ENA_dly_D);
  output [0:0]Q;
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output Q_reg;
  output Q_reg_0;
  output [27:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [15:0]sdpo_int;
  output ENA_I;
  output ENA_I_0;
  output ENA_I_1;
  output ENA_I_2;
  output ENA_I_3;
  output ENA_I_4;
  output ENA_I_5;
  output ENA_I_6;
  output ENA_I_7;
  output ENA_I_8;
  output ENA_I_9;
  input aclk;
  input active_ch_dly_reg_r_3;
  input [1:0]\wr_rst_reg_reg[15] ;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input \gfwd_mode.storage_data1_reg[0]_1 ;
  input areset_d1;
  input awgen_to_mcpf_tvalid;
  input ram_init_done_i;
  input [1:0]mcpf_full;
  input \active_ch_dly_reg[4][0]_0 ;
  input p_0_out;
  input rom_rd_addr_i;
  input \pf_thresh_dly_reg[2][14] ;
  input [0:0]E;
  input [13:0]tstart_reg;
  input [15:0]D;
  input ENA_dly_D;

  wire [15:0]D;
  wire [27:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]E;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_1;
  wire ENA_I_2;
  wire ENA_I_3;
  wire ENA_I_4;
  wire ENA_I_5;
  wire ENA_I_6;
  wire ENA_I_7;
  wire ENA_I_8;
  wire ENA_I_9;
  wire ENA_dly_D;
  wire [0:0]Q;
  wire [15:15]QSPO;
  wire Q_reg;
  wire Q_reg_0;
  wire [28:0]S_PAYLOAD_DATA;
  wire aclk;
  wire \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ;
  wire \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ;
  wire \active_ch_dly_reg[4][0]_0 ;
  wire \active_ch_dly_reg[4]_1 ;
  wire active_ch_dly_reg_gate_n_0;
  wire active_ch_dly_reg_r_3;
  wire areset_d1;
  wire awgen_to_mcpf_tvalid;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gfwd_mode.storage_data1_reg[0]_1 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire \gmcpf_pf_gen.thresh_rom_inst_n_0 ;
  wire i__i_2_n_0;
  wire [1:0]mcpf_full;
  wire [15:1]p_0_in1_in;
  wire p_0_out;
  wire \pf_thresh_dly_reg[2][14] ;
  wire pntr_rchd_end_addr;
  wire pntr_rchd_end_addr0_carry__0_n_1;
  wire pntr_rchd_end_addr0_carry__0_n_2;
  wire pntr_rchd_end_addr0_carry__0_n_3;
  wire pntr_rchd_end_addr0_carry_n_0;
  wire pntr_rchd_end_addr0_carry_n_1;
  wire pntr_rchd_end_addr0_carry_n_2;
  wire pntr_rchd_end_addr0_carry_n_3;
  wire pntr_roll_over;
  wire ram_init_done_i;
  wire ram_reg_0_1_0_5_i_9__0_n_0;
  wire rom_rd_addr_i;
  wire s2mm_reg_slice_inst_n_1;
  wire s2mm_reg_slice_inst_n_2;
  wire s2mm_reg_slice_inst_n_3;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;
  wire sdpram_top_inst_n_32;
  wire sdpram_top_inst_n_33;
  wire sdpram_top_inst_n_34;
  wire sdpram_top_inst_n_35;
  wire sdpram_top_inst_n_36;
  wire sdpram_top_inst_n_37;
  wire sdpram_top_inst_n_38;
  wire sdpram_top_inst_n_39;
  wire sdpram_top_inst_n_40;
  wire sdpram_top_inst_n_41;
  wire sdpram_top_inst_n_43;
  wire sdpram_top_inst_n_44;
  wire sdpram_top_inst_n_45;
  wire sdpram_top_inst_n_46;
  wire [13:0]tstart_reg;
  wire [15:0]wr_data_i;
  wire [1:0]\wr_rst_reg_reg[15] ;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED;

  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(Q),
        .Q(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ));
  FDRE \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .Q(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_gate_n_0),
        .Q(\active_ch_dly_reg[4]_1 ),
        .R(\wr_rst_reg_reg[15] [1]));
  LUT2 #(
    .INIT(4'h8)) 
    active_ch_dly_reg_gate
       (.I0(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .I1(active_ch_dly_reg_r_3),
        .O(active_ch_dly_reg_gate_n_0));
  design_1_axi_vfifo_ctrl_0_0_rom__parameterized5 depth_rom_inst
       (.D(QSPO),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (s2mm_reg_slice_inst_n_3),
        .\wr_rst_reg_reg[1] (\wr_rst_reg_reg[15] [0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \gin_reg.wr_pntr_pf_dly[0]_i_1__0 
       (.I0(S_PAYLOAD_DATA[13]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .O(wr_data_i[0]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[10]_i_1__0 
       (.I0(S_PAYLOAD_DATA[23]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[10]),
        .O(wr_data_i[10]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[11]_i_1__0 
       (.I0(S_PAYLOAD_DATA[24]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[11]),
        .O(wr_data_i[11]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[12]_i_1__0 
       (.I0(S_PAYLOAD_DATA[25]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[12]),
        .O(wr_data_i[12]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[13]_i_1__0 
       (.I0(S_PAYLOAD_DATA[26]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[13]),
        .O(wr_data_i[13]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[14]_i_1__0 
       (.I0(S_PAYLOAD_DATA[27]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[14]),
        .O(wr_data_i[14]));
  LUT5 #(
    .INIT(32'hAFACA0AC)) 
    \gin_reg.wr_pntr_pf_dly[15]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0] ),
        .I1(S_PAYLOAD_DATA[28]),
        .I2(pntr_rchd_end_addr),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(p_0_in1_in[15]),
        .O(wr_data_i[15]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[1]_i_1__0 
       (.I0(S_PAYLOAD_DATA[14]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[1]),
        .O(wr_data_i[1]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[2]_i_1__0 
       (.I0(S_PAYLOAD_DATA[15]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[2]),
        .O(wr_data_i[2]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[3]_i_1__0 
       (.I0(S_PAYLOAD_DATA[16]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[3]),
        .O(wr_data_i[3]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[4]_i_1__0 
       (.I0(S_PAYLOAD_DATA[17]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[4]),
        .O(wr_data_i[4]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[5]_i_1__0 
       (.I0(S_PAYLOAD_DATA[18]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[5]),
        .O(wr_data_i[5]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[6]_i_1__0 
       (.I0(S_PAYLOAD_DATA[19]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[6]),
        .O(wr_data_i[6]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[7]_i_1__0 
       (.I0(S_PAYLOAD_DATA[20]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[7]),
        .O(wr_data_i[7]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[8]_i_1__0 
       (.I0(S_PAYLOAD_DATA[21]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[8]),
        .O(wr_data_i[8]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[9]_i_1__0 
       (.I0(S_PAYLOAD_DATA[22]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[9]),
        .O(wr_data_i[9]));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1_56 \gmcpf_pf_gen.mcpf_pf_gen_inst 
       (.D({QSPO,\gmcpf_pf_gen.thresh_rom_inst_n_0 }),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0]_0 ),
        .\active_ch_dly_reg[4]_1 (\active_ch_dly_reg[4]_1 ),
        .\gfwd_mode.m_valid_i_reg (wr_data_i),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (D),
        .mcpf_full(mcpf_full),
        .p_0_out(p_0_out),
        .\pf_thresh_dly_reg[2][14] (\pf_thresh_dly_reg[2][14] ),
        .pntr_roll_over(pntr_roll_over),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
  design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_57 \gmcpf_pf_gen.thresh_rom_inst 
       (.D(\gmcpf_pf_gen.thresh_rom_inst_n_0 ),
        .Q(Q),
        .aclk(aclk),
        .\wr_rst_reg_reg[1] (\wr_rst_reg_reg[15] [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i__i_2
       (.I0(Q),
        .I1(ram_init_done_i),
        .I2(rom_rd_addr_i),
        .I3(S_PAYLOAD_DATA[28]),
        .I4(pntr_rchd_end_addr),
        .O(i__i_2_n_0));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized9 mcf2awgen_reg_slice_inst
       (.E(s2mm_reg_slice_inst_n_1),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_1(ENA_I_1),
        .ENA_I_2(ENA_I_2),
        .ENA_I_3(ENA_I_3),
        .ENA_I_4(ENA_I_4),
        .ENA_I_5(ENA_I_5),
        .ENA_I_6(ENA_I_6),
        .ENA_I_7(ENA_I_7),
        .ENA_I_8(ENA_I_8),
        .ENA_I_9(ENA_I_9),
        .ENA_dly_D(ENA_dly_D),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .S_PAYLOAD_DATA(S_PAYLOAD_DATA),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 pntr_rchd_end_addr0_carry
       (.CI(1'b0),
        .CO({pntr_rchd_end_addr0_carry_n_0,pntr_rchd_end_addr0_carry_n_1,pntr_rchd_end_addr0_carry_n_2,pntr_rchd_end_addr0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_40,1'b0,1'b0,sdpram_top_inst_n_41}),
        .O(NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34,sdpram_top_inst_n_35}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 pntr_rchd_end_addr0_carry__0
       (.CI(pntr_rchd_end_addr0_carry_n_0),
        .CO({pntr_rchd_end_addr,pntr_rchd_end_addr0_carry__0_n_1,pntr_rchd_end_addr0_carry__0_n_2,pntr_rchd_end_addr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_36,sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39}),
        .O(NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_43,sdpram_top_inst_n_44,sdpram_top_inst_n_45,sdpram_top_inst_n_46}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_9__0
       (.I0(S_PAYLOAD_DATA[13]),
        .I1(pntr_rchd_end_addr),
        .O(ram_reg_0_1_0_5_i_9__0_n_0));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized8 s2mm_reg_slice_inst
       (.E(s2mm_reg_slice_inst_n_1),
        .Q({S_PAYLOAD_DATA[12:0],Q}),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .awgen_to_mcpf_tvalid(awgen_to_mcpf_tvalid),
        .\gfwd_mode.areset_d1_reg (E),
        .\greg_out.QSPO_reg[15] (s2mm_reg_slice_inst_n_3),
        .ram_init_done_i(ram_init_done_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .tstart_reg(tstart_reg),
        .we_int(s2mm_reg_slice_inst_n_2));
  design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_58 sdpram_top_inst
       (.CO(pntr_rchd_end_addr),
        .DI({sdpram_top_inst_n_36,sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39}),
        .S({sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34,sdpram_top_inst_n_35}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (ram_reg_0_1_0_5_i_9__0_n_0),
        .\gfwd_mode.storage_data1_reg[0]_2 (i__i_2_n_0),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (sdpo_int),
        .\gin_reg.wr_pntr_roll_over_dly_reg ({sdpram_top_inst_n_40,sdpram_top_inst_n_41}),
        .\gin_reg.wr_pntr_roll_over_dly_reg_0 ({sdpram_top_inst_n_43,sdpram_top_inst_n_44,sdpram_top_inst_n_45,sdpram_top_inst_n_46}),
        .p_0_in1_in(p_0_in1_in),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(S_PAYLOAD_DATA[28:13]),
        .storage_data1(Q),
        .we_int(s2mm_reg_slice_inst_n_2));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized4
   (\gclr.prog_full_i_reg ,
    \gfwd_mode.storage_data1_reg[0] ,
    Q_reg,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    p_0_out,
    \gnstage1.q_dly_reg[0][0] ,
    sdpo_int,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ,
    ENB_I,
    ENB_I_10,
    ENB_I_11,
    ENB_I_12,
    ENB_I_13,
    ENB_I_14,
    ENB_I_15,
    ENB_I_16,
    ENB_I_17,
    ENB_I_18,
    ENB_I_19,
    Q,
    aclk,
    active_ch_dly_reg_r_3,
    rom_rd_addr_int,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \goreg_dm.dout_i_reg[0] ,
    areset_d1,
    argen_to_mcpf_tvalid,
    ram_init_done_i,
    rom_rd_addr_i,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    ENB_dly_D);
  output \gclr.prog_full_i_reg ;
  output \gfwd_mode.storage_data1_reg[0] ;
  output Q_reg;
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output p_0_out;
  output \gnstage1.q_dly_reg[0][0] ;
  output [15:0]sdpo_int;
  output [16:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ;
  output ENB_I;
  output ENB_I_10;
  output ENB_I_11;
  output ENB_I_12;
  output ENB_I_13;
  output ENB_I_14;
  output ENB_I_15;
  output ENB_I_16;
  output ENB_I_17;
  output ENB_I_18;
  output ENB_I_19;
  input [1:0]Q;
  input aclk;
  input active_ch_dly_reg_r_3;
  input rom_rd_addr_int;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input \gfwd_mode.storage_data1_reg[0]_1 ;
  input \goreg_dm.dout_i_reg[0] ;
  input areset_d1;
  input argen_to_mcpf_tvalid;
  input ram_init_done_i;
  input rom_rd_addr_i;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input ENB_dly_D;

  wire ENB_I;
  wire ENB_I_10;
  wire ENB_I_11;
  wire ENB_I_12;
  wire ENB_I_13;
  wire ENB_I_14;
  wire ENB_I_15;
  wire ENB_I_16;
  wire ENB_I_17;
  wire ENB_I_18;
  wire ENB_I_19;
  wire ENB_dly_D;
  wire [1:0]Q;
  wire Q_reg;
  wire aclk;
  wire \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ;
  wire \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ;
  wire active_ch_dly_reg_gate_n_0;
  wire active_ch_dly_reg_r_3;
  wire areset_d1;
  wire argen_to_mcpf_tvalid;
  wire depth_rom_inst_n_0;
  wire depth_rom_inst_n_1;
  wire \gclr.prog_full_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gfwd_mode.storage_data1_reg[0]_1 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire \gin_reg.rd_pntr_pf_dly[0]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[10]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[11]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[12]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[13]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[14]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[15]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[1]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[2]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[3]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[4]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[5]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[6]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[7]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[8]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[9]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire \gmcpf_pf_gen.thresh_rom_inst_n_0 ;
  wire \gnstage1.q_dly_reg[0][0] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire i__i_2_n_0;
  wire [16:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ;
  wire p_0_out;
  wire pntr_rchd_end_addr;
  wire pntr_rchd_end_addr0_carry__0_n_1;
  wire pntr_rchd_end_addr0_carry__0_n_2;
  wire pntr_rchd_end_addr0_carry__0_n_3;
  wire pntr_rchd_end_addr0_carry_n_0;
  wire pntr_rchd_end_addr0_carry_n_1;
  wire pntr_rchd_end_addr0_carry_n_2;
  wire pntr_rchd_end_addr0_carry_n_3;
  wire pntr_roll_over;
  wire ram_init_done_i;
  wire ram_reg_0_1_0_5_i_9__0_n_0;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s2mm_reg_slice_inst_n_2;
  wire s2mm_reg_slice_inst_n_3;
  wire s2mm_reg_slice_inst_n_4;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;
  wire sdpram_top_inst_n_1;
  wire sdpram_top_inst_n_10;
  wire sdpram_top_inst_n_11;
  wire sdpram_top_inst_n_12;
  wire sdpram_top_inst_n_13;
  wire sdpram_top_inst_n_14;
  wire sdpram_top_inst_n_15;
  wire sdpram_top_inst_n_16;
  wire sdpram_top_inst_n_17;
  wire sdpram_top_inst_n_18;
  wire sdpram_top_inst_n_19;
  wire sdpram_top_inst_n_2;
  wire sdpram_top_inst_n_20;
  wire sdpram_top_inst_n_21;
  wire sdpram_top_inst_n_22;
  wire sdpram_top_inst_n_23;
  wire sdpram_top_inst_n_24;
  wire sdpram_top_inst_n_25;
  wire sdpram_top_inst_n_26;
  wire sdpram_top_inst_n_27;
  wire sdpram_top_inst_n_28;
  wire sdpram_top_inst_n_29;
  wire sdpram_top_inst_n_3;
  wire sdpram_top_inst_n_30;
  wire sdpram_top_inst_n_31;
  wire sdpram_top_inst_n_32;
  wire sdpram_top_inst_n_33;
  wire sdpram_top_inst_n_34;
  wire sdpram_top_inst_n_35;
  wire sdpram_top_inst_n_36;
  wire sdpram_top_inst_n_37;
  wire sdpram_top_inst_n_38;
  wire sdpram_top_inst_n_39;
  wire sdpram_top_inst_n_4;
  wire sdpram_top_inst_n_40;
  wire sdpram_top_inst_n_41;
  wire sdpram_top_inst_n_43;
  wire sdpram_top_inst_n_44;
  wire sdpram_top_inst_n_45;
  wire sdpram_top_inst_n_46;
  wire sdpram_top_inst_n_5;
  wire sdpram_top_inst_n_6;
  wire sdpram_top_inst_n_7;
  wire sdpram_top_inst_n_8;
  wire sdpram_top_inst_n_9;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED;

  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ));
  FDRE \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .Q(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_gate_n_0),
        .Q(Q_reg),
        .R(Q[1]));
  LUT2 #(
    .INIT(4'h8)) 
    active_ch_dly_reg_gate
       (.I0(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .I1(active_ch_dly_reg_r_3),
        .O(active_ch_dly_reg_gate_n_0));
  design_1_axi_vfifo_ctrl_0_0_rom__parameterized5_81 depth_rom_inst
       (.D({depth_rom_inst_n_0,depth_rom_inst_n_1}),
        .Q(Q[0]),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (s2mm_reg_slice_inst_n_4),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \gin_reg.rd_pntr_pf_dly[0]_i_1__0 
       (.I0(sdpram_top_inst_n_16),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .O(\gin_reg.rd_pntr_pf_dly[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[10]_i_1__0 
       (.I0(sdpram_top_inst_n_6),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_22),
        .O(\gin_reg.rd_pntr_pf_dly[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[11]_i_1__0 
       (.I0(sdpram_top_inst_n_5),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_21),
        .O(\gin_reg.rd_pntr_pf_dly[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[12]_i_1__0 
       (.I0(sdpram_top_inst_n_4),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_20),
        .O(\gin_reg.rd_pntr_pf_dly[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[13]_i_1__0 
       (.I0(sdpram_top_inst_n_3),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_19),
        .O(\gin_reg.rd_pntr_pf_dly[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[14]_i_1__0 
       (.I0(sdpram_top_inst_n_2),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_18),
        .O(\gin_reg.rd_pntr_pf_dly[14]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAFACA0AC)) 
    \gin_reg.rd_pntr_pf_dly[15]_i_1__0 
       (.I0(rom_rd_addr_int),
        .I1(sdpram_top_inst_n_1),
        .I2(pntr_rchd_end_addr),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(sdpram_top_inst_n_17),
        .O(\gin_reg.rd_pntr_pf_dly[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[1]_i_1__0 
       (.I0(sdpram_top_inst_n_15),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_31),
        .O(\gin_reg.rd_pntr_pf_dly[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[2]_i_1__0 
       (.I0(sdpram_top_inst_n_14),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_30),
        .O(\gin_reg.rd_pntr_pf_dly[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[3]_i_1__0 
       (.I0(sdpram_top_inst_n_13),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_29),
        .O(\gin_reg.rd_pntr_pf_dly[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[4]_i_1__0 
       (.I0(sdpram_top_inst_n_12),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_28),
        .O(\gin_reg.rd_pntr_pf_dly[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[5]_i_1__0 
       (.I0(sdpram_top_inst_n_11),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_27),
        .O(\gin_reg.rd_pntr_pf_dly[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[6]_i_1__0 
       (.I0(sdpram_top_inst_n_10),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_26),
        .O(\gin_reg.rd_pntr_pf_dly[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[7]_i_1__0 
       (.I0(sdpram_top_inst_n_9),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_25),
        .O(\gin_reg.rd_pntr_pf_dly[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[8]_i_1__0 
       (.I0(sdpram_top_inst_n_8),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_24),
        .O(\gin_reg.rd_pntr_pf_dly[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[9]_i_1__0 
       (.I0(sdpram_top_inst_n_7),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_23),
        .O(\gin_reg.rd_pntr_pf_dly[9]_i_1__0_n_0 ));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2_82 \gmcpf_pf_gen.mcpf_pf_gen_inst 
       (.D({depth_rom_inst_n_0,depth_rom_inst_n_1}),
        .Q(Q),
        .aclk(aclk),
        .\gclr.prog_full_i_reg_0 (\gclr.prog_full_i_reg ),
        .\gfwd_mode.m_valid_i_reg ({\gin_reg.rd_pntr_pf_dly[15]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[14]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[13]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[12]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[11]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[10]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[9]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[8]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[7]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[6]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[5]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[4]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[3]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[2]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[1]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[0]_i_1__0_n_0 }),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\greg_out.QSPO_reg_r (\gmcpf_pf_gen.thresh_rom_inst_n_0 ),
        .p_0_out(p_0_out),
        .pntr_roll_over(pntr_roll_over));
  design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_83 \gmcpf_pf_gen.thresh_rom_inst 
       (.Q(Q[0]),
        .aclk(aclk),
        .pf_thresh_dly_reg_r(\gmcpf_pf_gen.thresh_rom_inst_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i__i_2
       (.I0(\gfwd_mode.storage_data1_reg[0] ),
        .I1(ram_init_done_i),
        .I2(rom_rd_addr_i),
        .I3(sdpram_top_inst_n_1),
        .I4(pntr_rchd_end_addr),
        .O(i__i_2_n_0));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7_84 mcf2awgen_reg_slice_inst
       (.D(\gfwd_mode.storage_data1_reg[0] ),
        .E(s2mm_reg_slice_inst_n_2),
        .ENB_I(ENB_I),
        .ENB_I_10(ENB_I_10),
        .ENB_I_11(ENB_I_11),
        .ENB_I_12(ENB_I_12),
        .ENB_I_13(ENB_I_13),
        .ENB_I_14(ENB_I_14),
        .ENB_I_15(ENB_I_15),
        .ENB_I_16(ENB_I_16),
        .ENB_I_17(ENB_I_17),
        .ENB_I_18(ENB_I_18),
        .ENB_I_19(ENB_I_19),
        .ENB_dly_D(ENB_dly_D),
        .Q(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\gnstage1.q_dly_reg[0][0] (\gnstage1.q_dly_reg[0][0] ),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int({sdpram_top_inst_n_1,sdpram_top_inst_n_2,sdpram_top_inst_n_3,sdpram_top_inst_n_4,sdpram_top_inst_n_5,sdpram_top_inst_n_6,sdpram_top_inst_n_7,sdpram_top_inst_n_8,sdpram_top_inst_n_9,sdpram_top_inst_n_10,sdpram_top_inst_n_11,sdpram_top_inst_n_12,sdpram_top_inst_n_13,sdpram_top_inst_n_14,sdpram_top_inst_n_15,sdpram_top_inst_n_16}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 pntr_rchd_end_addr0_carry
       (.CI(1'b0),
        .CO({pntr_rchd_end_addr0_carry_n_0,pntr_rchd_end_addr0_carry_n_1,pntr_rchd_end_addr0_carry_n_2,pntr_rchd_end_addr0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_40,1'b0,1'b0,sdpram_top_inst_n_41}),
        .O(NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34,sdpram_top_inst_n_35}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 pntr_rchd_end_addr0_carry__0
       (.CI(pntr_rchd_end_addr0_carry_n_0),
        .CO({pntr_rchd_end_addr,pntr_rchd_end_addr0_carry__0_n_1,pntr_rchd_end_addr0_carry__0_n_2,pntr_rchd_end_addr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_36,sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39}),
        .O(NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_43,sdpram_top_inst_n_44,sdpram_top_inst_n_45,sdpram_top_inst_n_46}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_9__0
       (.I0(sdpram_top_inst_n_16),
        .I1(pntr_rchd_end_addr),
        .O(ram_reg_0_1_0_5_i_9__0_n_0));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_85 s2mm_reg_slice_inst
       (.E(s2mm_reg_slice_inst_n_2),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .argen_to_mcpf_tvalid(argen_to_mcpf_tvalid),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\greg_out.QSPO_reg[15] (s2mm_reg_slice_inst_n_4),
        .ram_init_done_i(ram_init_done_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .storage_data1(\gfwd_mode.storage_data1_reg[0] ),
        .we_int(s2mm_reg_slice_inst_n_3));
  design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_86 sdpram_top_inst
       (.CO(pntr_rchd_end_addr),
        .DI({sdpram_top_inst_n_36,sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39}),
        .O({sdpram_top_inst_n_17,sdpram_top_inst_n_18,sdpram_top_inst_n_19}),
        .S({sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34,sdpram_top_inst_n_35}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (ram_reg_0_1_0_5_i_9__0_n_0),
        .\gfwd_mode.storage_data1_reg[0]_1 (i__i_2_n_0),
        .\gin_reg.rd_pntr_pf_dly_reg[12] ({sdpram_top_inst_n_20,sdpram_top_inst_n_21,sdpram_top_inst_n_22,sdpram_top_inst_n_23}),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (sdpo_int),
        .\gin_reg.rd_pntr_pf_dly_reg[4] ({sdpram_top_inst_n_28,sdpram_top_inst_n_29,sdpram_top_inst_n_30,sdpram_top_inst_n_31}),
        .\gin_reg.rd_pntr_pf_dly_reg[8] ({sdpram_top_inst_n_24,sdpram_top_inst_n_25,sdpram_top_inst_n_26,sdpram_top_inst_n_27}),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_roll_over_dly_reg ({sdpram_top_inst_n_40,sdpram_top_inst_n_41}),
        .\gin_reg.wr_pntr_roll_over_dly_reg_0 ({sdpram_top_inst_n_43,sdpram_top_inst_n_44,sdpram_top_inst_n_45,sdpram_top_inst_n_46}),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int({sdpram_top_inst_n_1,sdpram_top_inst_n_2,sdpram_top_inst_n_3,sdpram_top_inst_n_4,sdpram_top_inst_n_5,sdpram_top_inst_n_6,sdpram_top_inst_n_7,sdpram_top_inst_n_8,sdpram_top_inst_n_9,sdpram_top_inst_n_10,sdpram_top_inst_n_11,sdpram_top_inst_n_12,sdpram_top_inst_n_13,sdpram_top_inst_n_14,sdpram_top_inst_n_15,sdpram_top_inst_n_16}),
        .storage_data1(\gfwd_mode.storage_data1_reg[0] ),
        .we_int(s2mm_reg_slice_inst_n_3));
endmodule

(* ORIG_REF_NAME = "mcf_txn_top" *) 
module design_1_axi_vfifo_ctrl_0_0_mcf_txn_top
   (active_ch_dly_reg_r_3,
    \active_ch_dly_reg[4][0] ,
    sdp_rd_addr_in_i,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    I147,
    \gcc0.gc0.count_d1_reg[3] ,
    CO,
    sdpo_int,
    \gcc0.gc0.count_d1_reg[3]_0 ,
    Q_reg,
    Q_reg_0,
    we_ar_txn,
    p_19_out,
    WR_DATA,
    \gpr1.dout_i_reg[37] ,
    aclk,
    Q,
    ADDRA,
    ram_rstram_b,
    ADDRD,
    rom_rd_addr_int,
    \gfwd_mode.storage_data1_reg[45] ,
    areset_d1,
    awgen_to_mctf_tvalid,
    \gfwd_rev.storage_data1_reg[0] ,
    argen_to_mctf_tvalid,
    ram_init_done_i,
    ram_full_fb_i_reg,
    mctf_full,
    S,
    rom_rd_addr_i,
    mem_init_done,
    out,
    \gnstage1.q_dly_reg[1][0] ,
    E,
    D,
    DI,
    \pf_thresh_dly_reg[2][14] );
  output active_ch_dly_reg_r_3;
  output \active_ch_dly_reg[4][0] ;
  output sdp_rd_addr_in_i;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [8:0]I147;
  output \gcc0.gc0.count_d1_reg[3] ;
  output [0:0]CO;
  output [0:0]sdpo_int;
  output [0:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  output Q_reg;
  output Q_reg_0;
  output we_ar_txn;
  output p_19_out;
  output [28:0]WR_DATA;
  output [6:0]\gpr1.dout_i_reg[37] ;
  input aclk;
  input [1:0]Q;
  input [0:0]ADDRA;
  input ram_rstram_b;
  input [0:0]ADDRD;
  input rom_rd_addr_int;
  input \gfwd_mode.storage_data1_reg[45] ;
  input areset_d1;
  input awgen_to_mctf_tvalid;
  input \gfwd_rev.storage_data1_reg[0] ;
  input argen_to_mctf_tvalid;
  input ram_init_done_i;
  input ram_full_fb_i_reg;
  input [1:0]mctf_full;
  input [0:0]S;
  input rom_rd_addr_i;
  input mem_init_done;
  input out;
  input [28:0]\gnstage1.q_dly_reg[1][0] ;
  input [0:0]E;
  input [6:0]D;
  input [7:0]DI;
  input \pf_thresh_dly_reg[2][14] ;

  wire [0:0]ADDRA;
  wire [4:4]ADDRB;
  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [6:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [7:0]DI;
  wire [0:0]E;
  wire [8:0]I147;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire [0:0]S;
  wire [28:0]WR_DATA;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire active_ch_dly_reg_r_3;
  wire areset_d1;
  wire argen_to_mctf_tvalid;
  wire awgen_to_mctf_tvalid;
  wire [14:0]\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[31]__0 ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_dly_D ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_dly_D ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I ;
  wire [29:0]bram_payload;
  wire [15:1]bram_rd_addr;
  wire bram_rd_en;
  wire \gcc0.gc0.count_d1_reg[3] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  wire \gfwd_mode.storage_data1_reg[45] ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire [28:0]\gnstage1.q_dly_reg[1][0] ;
  wire [6:0]\gpr1.dout_i_reg[37] ;
  wire mcf_inst_n_54;
  wire [1:0]mctf_full;
  wire mem_init_done;
  wire out;
  wire p_19_out;
  wire \pf_thresh_dly_reg[2][14] ;
  wire ram_full_fb_i_reg;
  wire ram_init_done_i;
  wire ram_rstram_b;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire sdp_rd_addr_in_i;
  wire [0:0]sdpo_int;
  wire we_ar_txn;

  design_1_axi_vfifo_ctrl_0_0_bram_top bram_inst
       (.D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[31]__0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I ),
        .ENA_I_0(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I ),
        .ENA_I_10(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I ),
        .ENA_I_12(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I ),
        .ENA_I_14(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I ),
        .ENA_I_16(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENA_I ),
        .ENA_I_18(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENA_I ),
        .ENA_I_2(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I ),
        .ENA_I_20(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENA_I ),
        .ENA_I_4(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I ),
        .ENA_I_6(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I ),
        .ENA_I_8(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I ),
        .ENA_dly_D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_dly_D ),
        .ENB_I(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I ),
        .ENB_I_1(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I ),
        .ENB_I_11(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I ),
        .ENB_I_13(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I ),
        .ENB_I_15(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I ),
        .ENB_I_17(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENB_I ),
        .ENB_I_19(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENB_I ),
        .ENB_I_21(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENB_I ),
        .ENB_I_3(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I ),
        .ENB_I_5(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I ),
        .ENB_I_7(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I ),
        .ENB_I_9(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I ),
        .ENB_dly_D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_dly_D ),
        .Q(bram_payload),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] ({ADDRB,bram_rd_addr}),
        .ram_rstram_b(ram_rstram_b),
        .\wr_rst_reg_reg[15] (Q[1]));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized2 \gbmg_do.bram_dout_dly_inst 
       (.D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[31]__0 ),
        .Q({\gpr1.dout_i_reg[37] [6],I147[7:0],\gpr1.dout_i_reg[37] [5:0]}),
        .WR_DATA(WR_DATA),
        .aclk(aclk),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .mem_init_done(mem_init_done),
        .\wr_rst_reg_reg[15] (Q[1]));
  design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized0 mcf_inst
       (.ADDRA(ADDRA),
        .ADDRD(ADDRD),
        .CO(CO),
        .D(sdp_rd_addr_in_i),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (bram_payload),
        .DI(DI),
        .E(E),
        .ENA_I(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I ),
        .ENA_I_0(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I ),
        .ENA_I_1(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I ),
        .ENA_I_10(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I ),
        .ENA_I_2(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I ),
        .ENA_I_3(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I ),
        .ENA_I_4(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENA_I ),
        .ENA_I_5(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I ),
        .ENA_I_6(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I ),
        .ENA_I_7(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENA_I ),
        .ENA_I_8(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENA_I ),
        .ENA_I_9(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I ),
        .ENA_dly_D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_dly_D ),
        .ENB_I(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I ),
        .ENB_I_11(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I ),
        .ENB_I_12(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I ),
        .ENB_I_13(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I ),
        .ENB_I_14(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I ),
        .ENB_I_15(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENB_I ),
        .ENB_I_16(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I ),
        .ENB_I_17(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I ),
        .ENB_I_18(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENB_I ),
        .ENB_I_19(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENB_I ),
        .ENB_I_20(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I ),
        .ENB_I_21(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I ),
        .ENB_dly_D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_dly_D ),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .S(S),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0] ),
        .active_ch_dly_reg_r_3(active_ch_dly_reg_r_3),
        .addr_rollover_r_reg(D),
        .areset_d1(areset_d1),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[45] (\gfwd_mode.storage_data1_reg[45] ),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0] ),
        .mctf_full(mctf_full),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ({ADDRB,bram_rd_addr,mcf_inst_n_54}),
        .\pf_thresh_dly_reg[2][14] (\pf_thresh_dly_reg[2][14] ),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .sdpo_int(sdpo_int));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1 tid_dly_inst
       (.I147(I147[8]),
        .Q(Q[1]),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (mcf_inst_n_54));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_15 vld_dly_inst
       (.Q(Q[1]),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gcc0.gc0.count_d1_reg[3] (\gcc0.gc0.count_d1_reg[3] ),
        .\gcc0.gc0.count_d1_reg[3]_0 (\gcc0.gc0.count_d1_reg[3]_0 ),
        .mem_init_done(mem_init_done),
        .out(out),
        .p_19_out(p_19_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .we_ar_txn(we_ar_txn));
endmodule

(* ORIG_REF_NAME = "mcf_txn_top" *) 
module design_1_axi_vfifo_ctrl_0_0_mcf_txn_top__parameterized0
   (\gclr.prog_full_i_reg ,
    \greg_out.QSPO_reg[15] ,
    sdp_rd_addr_in_i,
    DIN,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    mcpf_to_argen_tvalid,
    WEBWE,
    Q_reg,
    Q_reg_0,
    aclk,
    Q,
    active_ch_dly_reg_r_3,
    curr_state_reg,
    active_ch_dly_reg_r_2,
    ram_rstram_b_2,
    \gfwd_mode.storage_data1_reg[0] ,
    rom_rd_addr_int,
    areset_d1,
    awgen_to_mcpf_tvalid,
    \goreg_dm.dout_i_reg[0] ,
    argen_to_mcpf_tvalid,
    ram_init_done_i,
    out,
    mcpf_full,
    rom_rd_addr_i,
    E,
    D);
  output \gclr.prog_full_i_reg ;
  output [0:0]\greg_out.QSPO_reg[15] ;
  output sdp_rd_addr_in_i;
  output [14:0]DIN;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output mcpf_to_argen_tvalid;
  output [0:0]WEBWE;
  output Q_reg;
  output Q_reg_0;
  input aclk;
  input [1:0]Q;
  input active_ch_dly_reg_r_3;
  input [0:0]curr_state_reg;
  input active_ch_dly_reg_r_2;
  input ram_rstram_b_2;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input rom_rd_addr_int;
  input areset_d1;
  input awgen_to_mcpf_tvalid;
  input \goreg_dm.dout_i_reg[0] ;
  input argen_to_mcpf_tvalid;
  input ram_init_done_i;
  input out;
  input [1:0]mcpf_full;
  input rom_rd_addr_i;
  input [0:0]E;
  input [13:0]D;

  wire [4:4]ADDRB;
  wire [13:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [14:0]DIN;
  wire [0:0]E;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire [0:0]WEBWE;
  wire aclk;
  wire active_ch_dly_reg_r_2;
  wire active_ch_dly_reg_r_3;
  wire areset_d1;
  wire argen_to_mcpf_tvalid;
  wire awgen_to_mcpf_tvalid;
  wire [12:0]\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[31]__0 ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_dly_D ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_dly_D ;
  wire [27:0]bram_payload;
  wire [15:1]bram_rd_addr;
  wire bram_rd_en;
  wire [0:0]curr_state_reg;
  wire \gclr.prog_full_i_reg ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire [0:0]\greg_out.QSPO_reg[15] ;
  wire mcf_inst_n_50;
  wire [1:0]mcpf_full;
  wire mcpf_to_argen_tvalid;
  wire out;
  wire ram_init_done_i;
  wire ram_rstram_b_2;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire sdp_rd_addr_in_i;

  design_1_axi_vfifo_ctrl_0_0_bram_top__parameterized0 bram_inst
       (.D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[31]__0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I ),
        .ENA_I_0(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I ),
        .ENA_I_10(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I ),
        .ENA_I_12(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I ),
        .ENA_I_14(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I ),
        .ENA_I_16(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I ),
        .ENA_I_18(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I ),
        .ENA_I_2(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENA_I ),
        .ENA_I_4(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENA_I ),
        .ENA_I_6(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I ),
        .ENA_I_8(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I ),
        .ENA_dly_D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_dly_D ),
        .ENB_I(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I ),
        .ENB_I_1(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I ),
        .ENB_I_11(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I ),
        .ENB_I_13(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I ),
        .ENB_I_15(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I ),
        .ENB_I_17(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I ),
        .ENB_I_19(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I ),
        .ENB_I_3(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENB_I ),
        .ENB_I_5(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENB_I ),
        .ENB_I_7(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I ),
        .ENB_I_9(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I ),
        .ENB_dly_D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_dly_D ),
        .Q(bram_payload),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] ({ADDRB,bram_rd_addr}),
        .ram_rstram_b_2(ram_rstram_b_2),
        .\wr_rst_reg_reg[15] (Q[1]));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized4 \gbmg_do.bram_dout_dly_inst 
       (.D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[31]__0 ),
        .DIN(DIN[13:1]),
        .Q(Q[1]),
        .aclk(aclk));
  design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized1 mcf_inst
       (.D(sdp_rd_addr_in_i),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (bram_payload),
        .E(E),
        .ENA_I(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I ),
        .ENA_I_0(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I ),
        .ENA_I_1(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I ),
        .ENA_I_2(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENA_I ),
        .ENA_I_3(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENA_I ),
        .ENA_I_4(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I ),
        .ENA_I_5(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I ),
        .ENA_I_6(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I ),
        .ENA_I_7(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I ),
        .ENA_I_8(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I ),
        .ENA_I_9(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I ),
        .ENA_dly_D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_dly_D ),
        .ENB_I(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I ),
        .ENB_I_10(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I ),
        .ENB_I_11(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I ),
        .ENB_I_12(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENB_I ),
        .ENB_I_13(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENB_I ),
        .ENB_I_14(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I ),
        .ENB_I_15(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I ),
        .ENB_I_16(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I ),
        .ENB_I_17(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I ),
        .ENB_I_18(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I ),
        .ENB_I_19(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I ),
        .ENB_dly_D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_dly_D ),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .active_ch_dly_reg_r_3(active_ch_dly_reg_r_3),
        .areset_d1(areset_d1),
        .argen_to_mcpf_tvalid(argen_to_mcpf_tvalid),
        .awgen_to_mcpf_tvalid(awgen_to_mcpf_tvalid),
        .bram_rd_en(bram_rd_en),
        .\gclr.prog_full_i_reg (\gclr.prog_full_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\greg_out.QSPO_reg[15] (\greg_out.QSPO_reg[15] ),
        .mcpf_full(mcpf_full),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ({ADDRB,bram_rd_addr,mcf_inst_n_50}),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .tstart_reg(D));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_54 tid_dly_inst
       (.DIN(DIN[0]),
        .Q(Q[1]),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (mcf_inst_n_50));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized3 trans_dly_inst
       (.DIN(DIN[14]),
        .Q(Q[1]),
        .aclk(aclk),
        .active_ch_dly_reg_r_2(active_ch_dly_reg_r_2),
        .curr_state_reg(curr_state_reg));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_55 vld_dly_inst
       (.Q(Q[1]),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(out));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module design_1_axi_vfifo_ctrl_0_0_memory
   (\m_axi_awid[0] ,
    aclk,
    E,
    DI,
    \gc0.count_d1_reg[3] ,
    Q,
    dm_rd_en,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] );
  output [40:0]\m_axi_awid[0] ;
  input aclk;
  input [0:0]E;
  input [40:0]DI;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]Q;
  input dm_rd_en;
  input [0:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;

  wire [40:0]DI;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire dm_rd_en;
  wire [40:0]dout_i;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [40:0]\m_axi_awid[0] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;

  design_1_axi_vfifo_ctrl_0_0_dmem \gdm.dm_gen.dm 
       (.D(dout_i),
        .DI(DI),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .dm_rd_en(dm_rd_en),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[0]),
        .Q(\m_axi_awid[0] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[10] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[10]),
        .Q(\m_axi_awid[0] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[11] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[11]),
        .Q(\m_axi_awid[0] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[12] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[12]),
        .Q(\m_axi_awid[0] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[13] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[13]),
        .Q(\m_axi_awid[0] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[14] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[14]),
        .Q(\m_axi_awid[0] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[15] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[15]),
        .Q(\m_axi_awid[0] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[16] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[16]),
        .Q(\m_axi_awid[0] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[17] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[17]),
        .Q(\m_axi_awid[0] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[18] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[18]),
        .Q(\m_axi_awid[0] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[19] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[19]),
        .Q(\m_axi_awid[0] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[1]),
        .Q(\m_axi_awid[0] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[20] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[20]),
        .Q(\m_axi_awid[0] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[21] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[21]),
        .Q(\m_axi_awid[0] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[22] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[22]),
        .Q(\m_axi_awid[0] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[23] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[23]),
        .Q(\m_axi_awid[0] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[24] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[24]),
        .Q(\m_axi_awid[0] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[25] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[25]),
        .Q(\m_axi_awid[0] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[26] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[26]),
        .Q(\m_axi_awid[0] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[27] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[27]),
        .Q(\m_axi_awid[0] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[28] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[28]),
        .Q(\m_axi_awid[0] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[29] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[29]),
        .Q(\m_axi_awid[0] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[2]),
        .Q(\m_axi_awid[0] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[30] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[30]),
        .Q(\m_axi_awid[0] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[31] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[31]),
        .Q(\m_axi_awid[0] [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[32] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[32]),
        .Q(\m_axi_awid[0] [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[33] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[33]),
        .Q(\m_axi_awid[0] [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[34] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[34]),
        .Q(\m_axi_awid[0] [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[35] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[35]),
        .Q(\m_axi_awid[0] [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[36] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[36]),
        .Q(\m_axi_awid[0] [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[37] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[37]),
        .Q(\m_axi_awid[0] [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[38] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[38]),
        .Q(\m_axi_awid[0] [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[39] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[39]),
        .Q(\m_axi_awid[0] [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[3]),
        .Q(\m_axi_awid[0] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[40] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[40]),
        .Q(\m_axi_awid[0] [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[4] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[4]),
        .Q(\m_axi_awid[0] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[5]),
        .Q(\m_axi_awid[0] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[6]),
        .Q(\m_axi_awid[0] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[7] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[7]),
        .Q(\m_axi_awid[0] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[8] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[8]),
        .Q(\m_axi_awid[0] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[9] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[9]),
        .Q(\m_axi_awid[0] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module design_1_axi_vfifo_ctrl_0_0_memory_185
   (\m_axi_arid[0] ,
    aclk,
    E,
    I147,
    \gc0.count_d1_reg[3] ,
    Q,
    dm_rd_en,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] );
  output [40:0]\m_axi_arid[0] ;
  input aclk;
  input [0:0]E;
  input [40:0]I147;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]Q;
  input dm_rd_en;
  input [0:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;

  wire [0:0]E;
  wire [40:0]I147;
  wire [3:0]Q;
  wire aclk;
  wire dm_rd_en;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire \gdm.dm_gen.dm_n_0 ;
  wire \gdm.dm_gen.dm_n_1 ;
  wire \gdm.dm_gen.dm_n_10 ;
  wire \gdm.dm_gen.dm_n_11 ;
  wire \gdm.dm_gen.dm_n_12 ;
  wire \gdm.dm_gen.dm_n_13 ;
  wire \gdm.dm_gen.dm_n_14 ;
  wire \gdm.dm_gen.dm_n_15 ;
  wire \gdm.dm_gen.dm_n_16 ;
  wire \gdm.dm_gen.dm_n_17 ;
  wire \gdm.dm_gen.dm_n_18 ;
  wire \gdm.dm_gen.dm_n_19 ;
  wire \gdm.dm_gen.dm_n_2 ;
  wire \gdm.dm_gen.dm_n_20 ;
  wire \gdm.dm_gen.dm_n_21 ;
  wire \gdm.dm_gen.dm_n_22 ;
  wire \gdm.dm_gen.dm_n_23 ;
  wire \gdm.dm_gen.dm_n_24 ;
  wire \gdm.dm_gen.dm_n_25 ;
  wire \gdm.dm_gen.dm_n_26 ;
  wire \gdm.dm_gen.dm_n_27 ;
  wire \gdm.dm_gen.dm_n_28 ;
  wire \gdm.dm_gen.dm_n_29 ;
  wire \gdm.dm_gen.dm_n_3 ;
  wire \gdm.dm_gen.dm_n_30 ;
  wire \gdm.dm_gen.dm_n_31 ;
  wire \gdm.dm_gen.dm_n_32 ;
  wire \gdm.dm_gen.dm_n_33 ;
  wire \gdm.dm_gen.dm_n_34 ;
  wire \gdm.dm_gen.dm_n_35 ;
  wire \gdm.dm_gen.dm_n_36 ;
  wire \gdm.dm_gen.dm_n_37 ;
  wire \gdm.dm_gen.dm_n_38 ;
  wire \gdm.dm_gen.dm_n_39 ;
  wire \gdm.dm_gen.dm_n_4 ;
  wire \gdm.dm_gen.dm_n_40 ;
  wire \gdm.dm_gen.dm_n_5 ;
  wire \gdm.dm_gen.dm_n_6 ;
  wire \gdm.dm_gen.dm_n_7 ;
  wire \gdm.dm_gen.dm_n_8 ;
  wire \gdm.dm_gen.dm_n_9 ;
  wire [40:0]\m_axi_arid[0] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;

  design_1_axi_vfifo_ctrl_0_0_dmem_186 \gdm.dm_gen.dm 
       (.D({\gdm.dm_gen.dm_n_0 ,\gdm.dm_gen.dm_n_1 ,\gdm.dm_gen.dm_n_2 ,\gdm.dm_gen.dm_n_3 ,\gdm.dm_gen.dm_n_4 ,\gdm.dm_gen.dm_n_5 ,\gdm.dm_gen.dm_n_6 ,\gdm.dm_gen.dm_n_7 ,\gdm.dm_gen.dm_n_8 ,\gdm.dm_gen.dm_n_9 ,\gdm.dm_gen.dm_n_10 ,\gdm.dm_gen.dm_n_11 ,\gdm.dm_gen.dm_n_12 ,\gdm.dm_gen.dm_n_13 ,\gdm.dm_gen.dm_n_14 ,\gdm.dm_gen.dm_n_15 ,\gdm.dm_gen.dm_n_16 ,\gdm.dm_gen.dm_n_17 ,\gdm.dm_gen.dm_n_18 ,\gdm.dm_gen.dm_n_19 ,\gdm.dm_gen.dm_n_20 ,\gdm.dm_gen.dm_n_21 ,\gdm.dm_gen.dm_n_22 ,\gdm.dm_gen.dm_n_23 ,\gdm.dm_gen.dm_n_24 ,\gdm.dm_gen.dm_n_25 ,\gdm.dm_gen.dm_n_26 ,\gdm.dm_gen.dm_n_27 ,\gdm.dm_gen.dm_n_28 ,\gdm.dm_gen.dm_n_29 ,\gdm.dm_gen.dm_n_30 ,\gdm.dm_gen.dm_n_31 ,\gdm.dm_gen.dm_n_32 ,\gdm.dm_gen.dm_n_33 ,\gdm.dm_gen.dm_n_34 ,\gdm.dm_gen.dm_n_35 ,\gdm.dm_gen.dm_n_36 ,\gdm.dm_gen.dm_n_37 ,\gdm.dm_gen.dm_n_38 ,\gdm.dm_gen.dm_n_39 ,\gdm.dm_gen.dm_n_40 }),
        .E(E),
        .I147(I147),
        .Q(Q),
        .aclk(aclk),
        .dm_rd_en(dm_rd_en),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_40 ),
        .Q(\m_axi_arid[0] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[10] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_30 ),
        .Q(\m_axi_arid[0] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[11] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_29 ),
        .Q(\m_axi_arid[0] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[12] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_28 ),
        .Q(\m_axi_arid[0] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[13] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_27 ),
        .Q(\m_axi_arid[0] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[14] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_26 ),
        .Q(\m_axi_arid[0] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[15] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_25 ),
        .Q(\m_axi_arid[0] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[16] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_24 ),
        .Q(\m_axi_arid[0] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[17] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_23 ),
        .Q(\m_axi_arid[0] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[18] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_22 ),
        .Q(\m_axi_arid[0] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[19] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_21 ),
        .Q(\m_axi_arid[0] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_39 ),
        .Q(\m_axi_arid[0] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[20] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_20 ),
        .Q(\m_axi_arid[0] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[21] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_19 ),
        .Q(\m_axi_arid[0] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[22] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_18 ),
        .Q(\m_axi_arid[0] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[23] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_17 ),
        .Q(\m_axi_arid[0] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[24] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_16 ),
        .Q(\m_axi_arid[0] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[25] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_15 ),
        .Q(\m_axi_arid[0] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[26] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_14 ),
        .Q(\m_axi_arid[0] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[27] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_13 ),
        .Q(\m_axi_arid[0] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[28] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_12 ),
        .Q(\m_axi_arid[0] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[29] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_11 ),
        .Q(\m_axi_arid[0] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_38 ),
        .Q(\m_axi_arid[0] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[30] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_10 ),
        .Q(\m_axi_arid[0] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[31] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_9 ),
        .Q(\m_axi_arid[0] [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[32] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_8 ),
        .Q(\m_axi_arid[0] [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[33] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_7 ),
        .Q(\m_axi_arid[0] [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[34] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_6 ),
        .Q(\m_axi_arid[0] [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[35] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_5 ),
        .Q(\m_axi_arid[0] [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[36] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_4 ),
        .Q(\m_axi_arid[0] [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[37] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_3 ),
        .Q(\m_axi_arid[0] [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[38] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_2 ),
        .Q(\m_axi_arid[0] [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[39] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_1 ),
        .Q(\m_axi_arid[0] [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_37 ),
        .Q(\m_axi_arid[0] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[40] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_0 ),
        .Q(\m_axi_arid[0] [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[4] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_36 ),
        .Q(\m_axi_arid[0] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_35 ),
        .Q(\m_axi_arid[0] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_34 ),
        .Q(\m_axi_arid[0] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[7] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_33 ),
        .Q(\m_axi_arid[0] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[8] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_32 ),
        .Q(\m_axi_arid[0] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[9] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_31 ),
        .Q(\m_axi_arid[0] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module design_1_axi_vfifo_ctrl_0_0_memory__parameterized0
   (ENB_dly_D,
    \m_axi_wdata[31] ,
    aclk,
    ENB_I,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[33] ,
    E,
    m_axi_wvalid_i,
    out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] );
  output ENB_dly_D;
  output [32:0]\m_axi_wdata[31] ;
  input aclk;
  input ENB_I;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]E;
  input m_axi_wvalid_i;
  input out;
  input [0:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;

  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire aclk;
  wire [32:0]doutb;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire [32:0]\m_axi_wdata[31] ;
  wire m_axi_wvalid_i;
  wire [0:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D(doutb),
        .E(E),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[0]),
        .Q(\m_axi_wdata[31] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[10]),
        .Q(\m_axi_wdata[31] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[11]),
        .Q(\m_axi_wdata[31] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[12]),
        .Q(\m_axi_wdata[31] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[13]),
        .Q(\m_axi_wdata[31] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[14]),
        .Q(\m_axi_wdata[31] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[15]),
        .Q(\m_axi_wdata[31] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[16] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[16]),
        .Q(\m_axi_wdata[31] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[17] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[17]),
        .Q(\m_axi_wdata[31] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[18] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[18]),
        .Q(\m_axi_wdata[31] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[19] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[19]),
        .Q(\m_axi_wdata[31] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[1]),
        .Q(\m_axi_wdata[31] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[20] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[20]),
        .Q(\m_axi_wdata[31] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[21] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[21]),
        .Q(\m_axi_wdata[31] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[22] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[22]),
        .Q(\m_axi_wdata[31] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[23] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[23]),
        .Q(\m_axi_wdata[31] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[24] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[24]),
        .Q(\m_axi_wdata[31] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[25] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[25]),
        .Q(\m_axi_wdata[31] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[26] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[26]),
        .Q(\m_axi_wdata[31] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[27] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[27]),
        .Q(\m_axi_wdata[31] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[28] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[28]),
        .Q(\m_axi_wdata[31] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[29] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[29]),
        .Q(\m_axi_wdata[31] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[2]),
        .Q(\m_axi_wdata[31] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[30] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[30]),
        .Q(\m_axi_wdata[31] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[31] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[31]),
        .Q(\m_axi_wdata[31] [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[32] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[32]),
        .Q(\m_axi_wdata[31] [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[3]),
        .Q(\m_axi_wdata[31] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[4]),
        .Q(\m_axi_wdata[31] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[5]),
        .Q(\m_axi_wdata[31] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[6]),
        .Q(\m_axi_wdata[31] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[7]),
        .Q(\m_axi_wdata[31] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[8]),
        .Q(\m_axi_wdata[31] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[9]),
        .Q(\m_axi_wdata[31] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module design_1_axi_vfifo_ctrl_0_0_memory__parameterized1
   (\gfwd_mode.storage_data1_reg[0] ,
    D,
    \goreg_dm.dout_i_reg[6]_0 ,
    ar_fifo_dout_zero,
    curr_state_reg,
    areset_d1,
    sdp_rd_addr_in_i,
    \pkt_cnt_reg_reg[5] ,
    curr_state,
    \pkt_cnt_reg_reg[1] ,
    \pkt_cnt_reg_reg[2] ,
    pkt_cntr_one,
    empty_fwft_i_reg,
    prog_full_i,
    aclk,
    p_19_out,
    PAYLOAD_FROM_MTF,
    \gc0.count_d1_reg[3] ,
    count_d10_in,
    dm_rd_en,
    E);
  output \gfwd_mode.storage_data1_reg[0] ;
  output [5:0]D;
  output \goreg_dm.dout_i_reg[6]_0 ;
  output ar_fifo_dout_zero;
  input curr_state_reg;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input curr_state;
  input \pkt_cnt_reg_reg[1] ;
  input \pkt_cnt_reg_reg[2] ;
  input pkt_cntr_one;
  input empty_fwft_i_reg;
  input prog_full_i;
  input aclk;
  input p_19_out;
  input [6:0]PAYLOAD_FROM_MTF;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]count_d10_in;
  input dm_rd_en;
  input [0:0]E;

  wire [5:0]D;
  wire [0:0]E;
  wire [6:0]PAYLOAD_FROM_MTF;
  wire aclk;
  wire ar_fifo_dout_zero;
  wire [6:1]ar_fifo_payload;
  wire areset_d1;
  wire [0:0]argen_to_mcpf_payload;
  wire [3:0]count_d10_in;
  wire curr_state;
  wire curr_state_reg;
  wire dm_rd_en;
  wire [6:0]dout_i;
  wire empty_fwft_i_reg;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \goreg_dm.dout_i_reg[6]_0 ;
  wire p_19_out;
  wire \pkt_cnt_reg_reg[1] ;
  wire \pkt_cnt_reg_reg[2] ;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire pkt_cntr_one;
  wire prog_full_i;
  wire sdp_rd_addr_in_i;

  LUT6 #(
    .INIT(64'h0000000000000001)) 
    curr_state_i_2
       (.I0(ar_fifo_payload[3]),
        .I1(ar_fifo_payload[4]),
        .I2(ar_fifo_payload[1]),
        .I3(ar_fifo_payload[2]),
        .I4(ar_fifo_payload[6]),
        .I5(ar_fifo_payload[5]),
        .O(ar_fifo_dout_zero));
  design_1_axi_vfifo_ctrl_0_0_dmem__parameterized0 \gdm.dm_gen.dm 
       (.D(dout_i),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .aclk(aclk),
        .count_d10_in(count_d10_in),
        .dm_rd_en(dm_rd_en),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .p_19_out(p_19_out));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gfwd_mode.storage_data1[0]_i_1__1 
       (.I0(argen_to_mcpf_payload),
        .I1(curr_state_reg),
        .I2(areset_d1),
        .I3(sdp_rd_addr_in_i),
        .O(\gfwd_mode.storage_data1_reg[0] ));
  LUT5 #(
    .INIT(32'h000088B8)) 
    \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_i_1 
       (.I0(pkt_cntr_one),
        .I1(curr_state),
        .I2(ar_fifo_dout_zero),
        .I3(empty_fwft_i_reg),
        .I4(prog_full_i),
        .O(\goreg_dm.dout_i_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[0]),
        .Q(argen_to_mcpf_payload),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[1]),
        .Q(ar_fifo_payload[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[2]),
        .Q(ar_fifo_payload[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[3]),
        .Q(ar_fifo_payload[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[4]),
        .Q(ar_fifo_payload[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[5]),
        .Q(ar_fifo_payload[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[6]),
        .Q(ar_fifo_payload[6]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h3ACA)) 
    \pkt_cnt_reg[0]_i_1 
       (.I0(ar_fifo_payload[1]),
        .I1(curr_state_reg),
        .I2(curr_state),
        .I3(\pkt_cnt_reg_reg[5] [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hCFAA30AA)) 
    \pkt_cnt_reg[1]_i_1 
       (.I0(ar_fifo_payload[2]),
        .I1(\pkt_cnt_reg_reg[5] [0]),
        .I2(curr_state_reg),
        .I3(curr_state),
        .I4(\pkt_cnt_reg_reg[5] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFF3AAAA000CAAAA)) 
    \pkt_cnt_reg[2]_i_1 
       (.I0(ar_fifo_payload[3]),
        .I1(curr_state_reg),
        .I2(\pkt_cnt_reg_reg[5] [0]),
        .I3(\pkt_cnt_reg_reg[5] [1]),
        .I4(curr_state),
        .I5(\pkt_cnt_reg_reg[5] [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCA3A)) 
    \pkt_cnt_reg[3]_i_1 
       (.I0(ar_fifo_payload[4]),
        .I1(\pkt_cnt_reg_reg[1] ),
        .I2(curr_state),
        .I3(\pkt_cnt_reg_reg[5] [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCA3A)) 
    \pkt_cnt_reg[4]_i_1 
       (.I0(ar_fifo_payload[5]),
        .I1(\pkt_cnt_reg_reg[2] ),
        .I2(curr_state),
        .I3(\pkt_cnt_reg_reg[5] [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFCAA03AA)) 
    \pkt_cnt_reg[5]_i_1 
       (.I0(ar_fifo_payload[6]),
        .I1(\pkt_cnt_reg_reg[2] ),
        .I2(\pkt_cnt_reg_reg[5] [4]),
        .I3(curr_state),
        .I4(\pkt_cnt_reg_reg[5] [5]),
        .O(D[5]));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module design_1_axi_vfifo_ctrl_0_0_memory__parameterized2
   (ENB_dly_D,
    \gpregsm1.curr_fwft_state_reg[1] ,
    Q,
    \gfwd_mode.storage_data1_reg[39] ,
    D,
    curr_state_reg,
    \tlen_cntr_reg_reg[6] ,
    \tlen_cntr_reg_reg[5] ,
    \tlen_cntr_reg_reg[4] ,
    \tlen_cntr_reg_reg[3] ,
    aclk,
    ENB_I,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    DIN,
    WEBWE,
    curr_state,
    \tlen_cntr_reg_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \tlen_cntr_reg_reg[0]_0 ,
    \tlen_cntr_reg_reg[6]_0 ,
    out,
    mcpf_to_argen_tvalid,
    E);
  output ENB_dly_D;
  output \gpregsm1.curr_fwft_state_reg[1] ;
  output [11:0]Q;
  output \gfwd_mode.storage_data1_reg[39] ;
  output [3:0]D;
  output curr_state_reg;
  output \tlen_cntr_reg_reg[6] ;
  output \tlen_cntr_reg_reg[5] ;
  output \tlen_cntr_reg_reg[4] ;
  output \tlen_cntr_reg_reg[3] ;
  input aclk;
  input ENB_I;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]DIN;
  input [0:0]WEBWE;
  input curr_state;
  input \tlen_cntr_reg_reg[0] ;
  input \gfwd_mode.m_valid_i_reg ;
  input \tlen_cntr_reg_reg[0]_0 ;
  input \tlen_cntr_reg_reg[6]_0 ;
  input out;
  input mcpf_to_argen_tvalid;
  input [0:0]E;

  wire [3:0]D;
  wire [14:0]DIN;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire [11:0]Q;
  wire [0:0]WEBWE;
  wire aclk;
  wire curr_state;
  wire curr_state_i_4_n_0;
  wire curr_state_reg;
  wire [14:0]doutb;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1[39]_i_3_n_0 ;
  wire \gfwd_mode.storage_data1[39]_i_7_n_0 ;
  wire \gfwd_mode.storage_data1_reg[39] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire mcpf_to_argen_tvalid;
  wire out;
  wire [14:4]tdest_fifo_dout;
  wire \tlen_cntr_reg_reg[0] ;
  wire \tlen_cntr_reg_reg[0]_0 ;
  wire \tlen_cntr_reg_reg[3] ;
  wire \tlen_cntr_reg_reg[4] ;
  wire \tlen_cntr_reg_reg[5] ;
  wire \tlen_cntr_reg_reg[6] ;
  wire \tlen_cntr_reg_reg[6]_0 ;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    curr_state_i_2__0
       (.I0(Q[8]),
        .I1(Q[9]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[5]),
        .I5(curr_state_i_4_n_0),
        .O(curr_state_reg));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'hE)) 
    curr_state_i_4
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(curr_state_i_4_n_0));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized5 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D({doutb[14],doutb[12:0]}),
        .DIN(DIN),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(out));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \gfwd_mode.storage_data1[33]_i_1 
       (.I0(Q[4]),
        .I1(tdest_fifo_dout[4]),
        .I2(\tlen_cntr_reg_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \gfwd_mode.storage_data1[35]_i_1 
       (.I0(Q[4]),
        .I1(tdest_fifo_dout[4]),
        .I2(\tlen_cntr_reg_reg[0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \gfwd_mode.storage_data1[39]_i_1__0 
       (.I0(\gfwd_mode.m_valid_i_reg ),
        .I1(Q[3]),
        .I2(\gfwd_mode.storage_data1[39]_i_3_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \gfwd_mode.storage_data1[39]_i_3 
       (.I0(\tlen_cntr_reg_reg[0]_0 ),
        .I1(\tlen_cntr_reg_reg[6]_0 ),
        .I2(\gfwd_mode.storage_data1_reg[39] ),
        .I3(Q[11]),
        .I4(Q[10]),
        .I5(\gfwd_mode.storage_data1[39]_i_7_n_0 ),
        .O(\gfwd_mode.storage_data1[39]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \gfwd_mode.storage_data1[39]_i_6 
       (.I0(Q[5]),
        .I1(curr_state),
        .I2(Q[7]),
        .I3(Q[6]),
        .O(\gfwd_mode.storage_data1_reg[39] ));
  LUT2 #(
    .INIT(4'hE)) 
    \gfwd_mode.storage_data1[39]_i_7 
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(\gfwd_mode.storage_data1[39]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \gfwd_mode.storage_data1[40]_i_1 
       (.I0(\gfwd_mode.m_valid_i_reg ),
        .I1(tdest_fifo_dout[14]),
        .I2(\gfwd_mode.storage_data1[39]_i_3_n_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \goreg_bm.dout_i[14]_i_3 
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(Q[9]),
        .I3(Q[8]),
        .O(\gpregsm1.curr_fwft_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(doutb[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(doutb[10]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(doutb[11]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(doutb[12]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(doutb[14]),
        .Q(tdest_fifo_dout[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(doutb[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(doutb[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(doutb[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(doutb[4]),
        .Q(tdest_fifo_dout[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(doutb[5]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(doutb[6]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(doutb[7]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(doutb[8]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(doutb[9]),
        .Q(Q[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \tlen_cntr_reg[3]_i_2 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[7]),
        .O(\tlen_cntr_reg_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \tlen_cntr_reg[4]_i_2 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[8]),
        .O(\tlen_cntr_reg_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \tlen_cntr_reg[5]_i_2 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[9]),
        .O(\tlen_cntr_reg_reg[5] ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \tlen_cntr_reg[6]_i_2 
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[10]),
        .O(\tlen_cntr_reg_reg[6] ));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module design_1_axi_vfifo_ctrl_0_0_memory__parameterized3
   (Q_reg,
    \goreg_dm.dout_i_reg[0]_0 ,
    aclk,
    D,
    E,
    \gc0.count_d1_reg[5] ,
    \gcc0.gc0.count_d1_reg[5] ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    mux4_out,
    m_axi_bvalid,
    empty_fwft_i_reg,
    Q_reg_0,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ,
    out);
  output Q_reg;
  output \goreg_dm.dout_i_reg[0]_0 ;
  input aclk;
  input [1:0]D;
  input [0:0]E;
  input [5:0]\gc0.count_d1_reg[5] ;
  input [5:0]\gcc0.gc0.count_d1_reg[5] ;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input [0:0]mux4_out;
  input m_axi_bvalid;
  input empty_fwft_i_reg;
  input Q_reg_0;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  input [1:0]out;

  wire [1:0]D;
  wire [0:0]E;
  wire Q_reg;
  wire Q_reg_0;
  wire aclk;
  wire [0:0]dout_i;
  wire empty_fwft_i_reg;
  wire [5:0]\gc0.count_d1_reg[5] ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5] ;
  wire \goreg_dm.dout_i[0]_i_1_n_0 ;
  wire \goreg_dm.dout_i_reg[0]_0 ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire m_axi_bvalid;
  wire [0:0]mux4_out;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  wire [1:0]out;

  LUT5 #(
    .INIT(32'hFF3FAA2A)) 
    Q_i_1__2
       (.I0(mux4_out),
        .I1(\goreg_dm.dout_i_reg[0]_0 ),
        .I2(m_axi_bvalid),
        .I3(empty_fwft_i_reg),
        .I4(Q_reg_0),
        .O(Q_reg));
  design_1_axi_vfifo_ctrl_0_0_dmem__parameterized1 \gdm.dm_gen.dm 
       (.D(D),
        .E(E),
        .aclk(aclk),
        .dout_i(dout_i),
        .\gc0.count_d1_reg[5] (\gc0.count_d1_reg[5] ),
        .\gcc0.gc0.count_d1_reg[5] (\gcc0.gc0.count_d1_reg[5] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ));
  LUT6 #(
    .INIT(64'hBFBFFFBF80800080)) 
    \goreg_dm.dout_i[0]_i_1 
       (.I0(dout_i),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I2(out[1]),
        .I3(out[0]),
        .I4(m_axi_bvalid),
        .I5(\goreg_dm.dout_i_reg[0]_0 ),
        .O(\goreg_dm.dout_i[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\goreg_dm.dout_i[0]_i_1_n_0 ),
        .Q(\goreg_dm.dout_i_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "multi_channel_fifo" *) 
module design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo
   (rom_rd_addr_i,
    ram_init_done_i,
    \active_ch_dly_reg[1]_6 ,
    sdp_rd_addr_in_i,
    pntrs_eql_dly,
    \active_ch_dly_reg[2][0] ,
    mcdf_to_awgen_tvalid,
    Q_reg,
    Q_reg_0,
    ADDRD,
    rom_rd_addr_int,
    \gin_reg.wr_pntr_pf_dly_reg[13] ,
    rom_rd_addr_int_0,
    \aw_len_i_reg[7] ,
    \gfwd_mode.storage_data1_reg[1] ,
    \packet_cnt_reg[0] ,
    S,
    addr_rollover_r_reg,
    Q_reg_1,
    Q,
    aclk,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.storage_data1_reg[36] ,
    \gfwd_mode.m_valid_i_reg_0 ,
    areset_d1,
    mcdf_full,
    ADDRA,
    sdp_rd_addr_in_i_1,
    \gfwd_mode.storage_data1_reg[0] ,
    sdp_rd_addr_in_i_2,
    awgen_to_mctf_tvalid,
    PAYLOAD_S2MM,
    sdpo_int,
    CO,
    E,
    D);
  output rom_rd_addr_i;
  output ram_init_done_i;
  output \active_ch_dly_reg[1]_6 ;
  output sdp_rd_addr_in_i;
  output pntrs_eql_dly;
  output \active_ch_dly_reg[2][0] ;
  output mcdf_to_awgen_tvalid;
  output Q_reg;
  output Q_reg_0;
  output [0:0]ADDRD;
  output rom_rd_addr_int;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[13] ;
  output rom_rd_addr_int_0;
  output [0:0]\aw_len_i_reg[7] ;
  output [0:0]\gfwd_mode.storage_data1_reg[1] ;
  output [0:0]\packet_cnt_reg[0] ;
  output [0:0]S;
  output [66:0]addr_rollover_r_reg;
  output [0:0]Q_reg_1;
  input [1:0]Q;
  input aclk;
  input \gfwd_mode.m_valid_i_reg ;
  input \gfwd_mode.storage_data1_reg[36] ;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input areset_d1;
  input [1:0]mcdf_full;
  input [0:0]ADDRA;
  input sdp_rd_addr_in_i_1;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input sdp_rd_addr_in_i_2;
  input awgen_to_mctf_tvalid;
  input [0:0]PAYLOAD_S2MM;
  input [0:0]sdpo_int;
  input [0:0]CO;
  input [0:0]E;
  input [32:0]D;

  wire [0:0]ADDRA;
  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [32:0]D;
  wire [0:0]E;
  wire [0:0]PAYLOAD_S2MM;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire [0:0]Q_reg_1;
  wire [0:0]S;
  wire aclk;
  wire \active_ch_dly_reg[1]_6 ;
  wire \active_ch_dly_reg[2][0] ;
  wire [66:0]addr_rollover_r_reg;
  wire areset_d1;
  wire [0:0]\aw_len_i_reg[7] ;
  wire awgen_to_mctf_tvalid;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[1] ;
  wire \gfwd_mode.storage_data1_reg[36] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[13] ;
  wire [1:0]mcdf_full;
  wire mcdf_to_awgen_tvalid;
  wire mcf_dfl_rd_inst_n_0;
  wire mcf_dfl_rd_inst_n_5;
  wire mcf_dfl_wr_inst_n_100;
  wire mcf_dfl_wr_inst_n_101;
  wire mcf_dfl_wr_inst_n_102;
  wire mcf_dfl_wr_inst_n_103;
  wire mcf_dfl_wr_inst_n_104;
  wire mcf_dfl_wr_inst_n_105;
  wire mcf_dfl_wr_inst_n_106;
  wire mcf_dfl_wr_inst_n_107;
  wire mcf_dfl_wr_inst_n_108;
  wire mcf_dfl_wr_inst_n_109;
  wire mcf_dfl_wr_inst_n_110;
  wire mcf_dfl_wr_inst_n_111;
  wire mcf_dfl_wr_inst_n_112;
  wire mcf_dfl_wr_inst_n_113;
  wire mcf_dfl_wr_inst_n_114;
  wire mcf_dfl_wr_inst_n_115;
  wire mcf_dfl_wr_inst_n_116;
  wire mcf_dfl_wr_inst_n_117;
  wire mcf_dfl_wr_inst_n_2;
  wire mcf_dfl_wr_inst_n_5;
  wire mcf_dfl_wr_inst_n_86;
  wire mcf_dfl_wr_inst_n_87;
  wire mcf_dfl_wr_inst_n_88;
  wire mcf_dfl_wr_inst_n_89;
  wire mcf_dfl_wr_inst_n_90;
  wire mcf_dfl_wr_inst_n_91;
  wire mcf_dfl_wr_inst_n_92;
  wire mcf_dfl_wr_inst_n_93;
  wire mcf_dfl_wr_inst_n_94;
  wire mcf_dfl_wr_inst_n_95;
  wire mcf_dfl_wr_inst_n_96;
  wire mcf_dfl_wr_inst_n_97;
  wire mcf_dfl_wr_inst_n_98;
  wire mcf_dfl_wr_inst_n_99;
  wire p_0_out;
  wire [0:0]\packet_cnt_reg[0] ;
  wire pntrs_eql_dly;
  wire ram_init_done_i;
  wire [12:0]rd_pntr_pf;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire rom_rd_addr_int_0;
  wire rom_rd_addr_int_1;
  wire sdp_rd_addr_in_i;
  wire sdp_rd_addr_in_i_1;
  wire sdp_rd_addr_in_i_2;
  wire sdp_rd_addr_out_i;
  wire [0:0]sdpo_int;

  design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized0 mcf_dfl_rd_inst
       (.Q(Q),
        .Q_reg(mcf_dfl_rd_inst_n_5),
        .aclk(aclk),
        .\active_ch_dly_reg[2][0]_0 (\active_ch_dly_reg[2][0] ),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg_0 ),
        .\gfwd_mode.storage_data1_reg[0] (sdp_rd_addr_out_i),
        .\gfwd_mode.storage_data1_reg[0]_0 (mcf_dfl_wr_inst_n_5),
        .\gfwd_mode.storage_data1_reg[36] (\gfwd_mode.storage_data1_reg[36] ),
        .\gin_reg.rd_pntr_pf_dly_reg[12] (rd_pntr_pf),
        .\gin_reg.rd_pntr_roll_over_dly_reg (mcf_dfl_rd_inst_n_0),
        .\init_addr_reg[0] (rom_rd_addr_i),
        .p_0_out(p_0_out),
        .pntrs_eql_dly(pntrs_eql_dly),
        .ram_init_done_i_reg_rep(mcf_dfl_wr_inst_n_2),
        .rom_rd_addr_int(rom_rd_addr_int_1),
        .sdpo_int({mcf_dfl_wr_inst_n_86,mcf_dfl_wr_inst_n_87,mcf_dfl_wr_inst_n_88,mcf_dfl_wr_inst_n_89,mcf_dfl_wr_inst_n_90,mcf_dfl_wr_inst_n_91,mcf_dfl_wr_inst_n_92,mcf_dfl_wr_inst_n_93,mcf_dfl_wr_inst_n_94,mcf_dfl_wr_inst_n_95,mcf_dfl_wr_inst_n_96,mcf_dfl_wr_inst_n_97,mcf_dfl_wr_inst_n_98,mcf_dfl_wr_inst_n_99,mcf_dfl_wr_inst_n_100,mcf_dfl_wr_inst_n_101,mcf_dfl_wr_inst_n_102,mcf_dfl_wr_inst_n_103,mcf_dfl_wr_inst_n_104,mcf_dfl_wr_inst_n_105,mcf_dfl_wr_inst_n_106,mcf_dfl_wr_inst_n_107,mcf_dfl_wr_inst_n_108,mcf_dfl_wr_inst_n_109,mcf_dfl_wr_inst_n_110,mcf_dfl_wr_inst_n_111,mcf_dfl_wr_inst_n_112,mcf_dfl_wr_inst_n_113,mcf_dfl_wr_inst_n_114,mcf_dfl_wr_inst_n_115,mcf_dfl_wr_inst_n_116,mcf_dfl_wr_inst_n_117}),
        .storage_data1(sdp_rd_addr_in_i));
  design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic mcf_dfl_wr_inst
       (.ADDRA(ADDRA),
        .ADDRD(ADDRD),
        .CO(CO),
        .D(D),
        .E(E),
        .PAYLOAD_S2MM(PAYLOAD_S2MM),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .Q_reg_1(Q_reg_1),
        .S(S),
        .aclk(aclk),
        .\active_ch_dly_reg[1]_6 (\active_ch_dly_reg[1]_6 ),
        .\active_ch_dly_reg[4][0]_0 (mcf_dfl_rd_inst_n_5),
        .addr_rollover_r_reg(mcdf_to_awgen_tvalid),
        .addr_rollover_r_reg_0(addr_rollover_r_reg),
        .areset_d1(areset_d1),
        .\aw_len_i_reg[7] (\aw_len_i_reg[7] ),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (sdp_rd_addr_out_i),
        .\gfwd_mode.storage_data1_reg[0]_0 (mcf_dfl_rd_inst_n_0),
        .\gfwd_mode.storage_data1_reg[0]_1 (rd_pntr_pf),
        .\gfwd_mode.storage_data1_reg[0]_2 (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[1] (\gfwd_mode.storage_data1_reg[1] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (mcf_dfl_wr_inst_n_5),
        .\gin_reg.wr_pntr_pf_dly_reg[13] (ram_init_done_i),
        .\gin_reg.wr_pntr_pf_dly_reg[13]_0 (\gin_reg.wr_pntr_pf_dly_reg[13] ),
        .\gstage1.q_dly_reg[31] (mcf_dfl_wr_inst_n_2),
        .\gstage1.q_dly_reg[31]_0 ({mcf_dfl_wr_inst_n_86,mcf_dfl_wr_inst_n_87,mcf_dfl_wr_inst_n_88,mcf_dfl_wr_inst_n_89,mcf_dfl_wr_inst_n_90,mcf_dfl_wr_inst_n_91,mcf_dfl_wr_inst_n_92,mcf_dfl_wr_inst_n_93,mcf_dfl_wr_inst_n_94,mcf_dfl_wr_inst_n_95,mcf_dfl_wr_inst_n_96,mcf_dfl_wr_inst_n_97,mcf_dfl_wr_inst_n_98,mcf_dfl_wr_inst_n_99,mcf_dfl_wr_inst_n_100,mcf_dfl_wr_inst_n_101,mcf_dfl_wr_inst_n_102,mcf_dfl_wr_inst_n_103,mcf_dfl_wr_inst_n_104,mcf_dfl_wr_inst_n_105,mcf_dfl_wr_inst_n_106,mcf_dfl_wr_inst_n_107,mcf_dfl_wr_inst_n_108,mcf_dfl_wr_inst_n_109,mcf_dfl_wr_inst_n_110,mcf_dfl_wr_inst_n_111,mcf_dfl_wr_inst_n_112,mcf_dfl_wr_inst_n_113,mcf_dfl_wr_inst_n_114,mcf_dfl_wr_inst_n_115,mcf_dfl_wr_inst_n_116,mcf_dfl_wr_inst_n_117}),
        .mcdf_full(mcdf_full),
        .p_0_out(p_0_out),
        .\packet_cnt_reg[0] (\packet_cnt_reg[0] ),
        .ram_init_done_i_reg(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .rom_rd_addr_int_0(rom_rd_addr_int_0),
        .rom_rd_addr_int_1(rom_rd_addr_int_1),
        .sdp_rd_addr_in_i_1(sdp_rd_addr_in_i_1),
        .sdp_rd_addr_in_i_2(sdp_rd_addr_in_i_2),
        .sdpo_int(sdpo_int),
        .storage_data1(sdp_rd_addr_in_i));
endmodule

(* ORIG_REF_NAME = "multi_channel_fifo" *) 
module design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized0
   (active_ch_dly_reg_r_3,
    \active_ch_dly_reg[4][0] ,
    D,
    bram_rd_en,
    CO,
    sdpo_int,
    Q_reg,
    Q_reg_0,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ,
    ENA_I,
    ENA_I_0,
    ENA_I_1,
    ENA_I_2,
    ENA_I_3,
    ENA_I_4,
    ENA_I_5,
    ENA_I_6,
    ENA_I_7,
    ENA_I_8,
    ENA_I_9,
    ENA_I_10,
    ENB_I,
    ENB_I_11,
    ENB_I_12,
    ENB_I_13,
    ENB_I_14,
    ENB_I_15,
    ENB_I_16,
    ENB_I_17,
    ENB_I_18,
    ENB_I_19,
    ENB_I_20,
    ENB_I_21,
    Q,
    aclk,
    ADDRA,
    ADDRD,
    rom_rd_addr_int,
    \gfwd_mode.storage_data1_reg[45] ,
    areset_d1,
    awgen_to_mctf_tvalid,
    \gfwd_rev.storage_data1_reg[0] ,
    argen_to_mctf_tvalid,
    ram_init_done_i,
    mctf_full,
    S,
    rom_rd_addr_i,
    E,
    addr_rollover_r_reg,
    DI,
    \pf_thresh_dly_reg[2][14] ,
    ENA_dly_D,
    ENB_dly_D);
  output active_ch_dly_reg_r_3;
  output \active_ch_dly_reg[4][0] ;
  output [0:0]D;
  output bram_rd_en;
  output [0:0]CO;
  output [0:0]sdpo_int;
  output Q_reg;
  output Q_reg_0;
  output [29:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [16:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ;
  output ENA_I;
  output ENA_I_0;
  output ENA_I_1;
  output ENA_I_2;
  output ENA_I_3;
  output ENA_I_4;
  output ENA_I_5;
  output ENA_I_6;
  output ENA_I_7;
  output ENA_I_8;
  output ENA_I_9;
  output ENA_I_10;
  output ENB_I;
  output ENB_I_11;
  output ENB_I_12;
  output ENB_I_13;
  output ENB_I_14;
  output ENB_I_15;
  output ENB_I_16;
  output ENB_I_17;
  output ENB_I_18;
  output ENB_I_19;
  output ENB_I_20;
  output ENB_I_21;
  input [1:0]Q;
  input aclk;
  input [0:0]ADDRA;
  input [0:0]ADDRD;
  input rom_rd_addr_int;
  input \gfwd_mode.storage_data1_reg[45] ;
  input areset_d1;
  input awgen_to_mctf_tvalid;
  input \gfwd_rev.storage_data1_reg[0] ;
  input argen_to_mctf_tvalid;
  input ram_init_done_i;
  input [1:0]mctf_full;
  input [0:0]S;
  input rom_rd_addr_i;
  input [0:0]E;
  input [6:0]addr_rollover_r_reg;
  input [7:0]DI;
  input \pf_thresh_dly_reg[2][14] ;
  input ENA_dly_D;
  input ENB_dly_D;

  wire [0:0]ADDRA;
  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [0:0]D;
  wire [29:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [7:0]DI;
  wire [0:0]E;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_1;
  wire ENA_I_10;
  wire ENA_I_2;
  wire ENA_I_3;
  wire ENA_I_4;
  wire ENA_I_5;
  wire ENA_I_6;
  wire ENA_I_7;
  wire ENA_I_8;
  wire ENA_I_9;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_11;
  wire ENB_I_12;
  wire ENB_I_13;
  wire ENB_I_14;
  wire ENB_I_15;
  wire ENB_I_16;
  wire ENB_I_17;
  wire ENB_I_18;
  wire ENB_I_19;
  wire ENB_I_20;
  wire ENB_I_21;
  wire ENB_dly_D;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire [0:0]S;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire active_ch_dly_reg_r_3;
  wire [6:0]addr_rollover_r_reg;
  wire areset_d1;
  wire argen_to_mctf_tvalid;
  wire awgen_to_mctf_tvalid;
  wire bram_rd_en;
  wire \gfwd_mode.storage_data1_reg[45] ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire mcf_dfl_rd_inst_n_1;
  wire mcf_dfl_rd_inst_n_10;
  wire mcf_dfl_rd_inst_n_11;
  wire mcf_dfl_rd_inst_n_12;
  wire mcf_dfl_rd_inst_n_13;
  wire mcf_dfl_rd_inst_n_14;
  wire mcf_dfl_rd_inst_n_15;
  wire mcf_dfl_rd_inst_n_16;
  wire mcf_dfl_rd_inst_n_17;
  wire mcf_dfl_rd_inst_n_18;
  wire mcf_dfl_rd_inst_n_19;
  wire mcf_dfl_rd_inst_n_2;
  wire mcf_dfl_rd_inst_n_20;
  wire mcf_dfl_rd_inst_n_5;
  wire mcf_dfl_rd_inst_n_6;
  wire mcf_dfl_rd_inst_n_7;
  wire mcf_dfl_rd_inst_n_8;
  wire mcf_dfl_rd_inst_n_9;
  wire mcf_dfl_wr_inst_n_2;
  wire mcf_dfl_wr_inst_n_37;
  wire mcf_dfl_wr_inst_n_38;
  wire mcf_dfl_wr_inst_n_39;
  wire mcf_dfl_wr_inst_n_40;
  wire mcf_dfl_wr_inst_n_41;
  wire mcf_dfl_wr_inst_n_42;
  wire mcf_dfl_wr_inst_n_43;
  wire mcf_dfl_wr_inst_n_44;
  wire mcf_dfl_wr_inst_n_45;
  wire mcf_dfl_wr_inst_n_46;
  wire mcf_dfl_wr_inst_n_47;
  wire mcf_dfl_wr_inst_n_48;
  wire mcf_dfl_wr_inst_n_49;
  wire mcf_dfl_wr_inst_n_50;
  wire mcf_dfl_wr_inst_n_51;
  wire mcf_dfl_wr_inst_n_52;
  wire [1:0]mctf_full;
  wire [16:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ;
  wire p_0_out;
  wire \pf_thresh_dly_reg[2][14] ;
  wire ram_init_done_i;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire [0:0]sdpo_int;

  design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized2 mcf_dfl_rd_inst
       (.ADDRA(ADDRA),
        .ENB_I(ENB_I),
        .ENB_I_11(ENB_I_11),
        .ENB_I_12(ENB_I_12),
        .ENB_I_13(ENB_I_13),
        .ENB_I_14(ENB_I_14),
        .ENB_I_15(ENB_I_15),
        .ENB_I_16(ENB_I_16),
        .ENB_I_17(ENB_I_17),
        .ENB_I_18(ENB_I_18),
        .ENB_I_19(ENB_I_19),
        .ENB_I_20(ENB_I_20),
        .ENB_I_21(ENB_I_21),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .Q_reg(mcf_dfl_rd_inst_n_1),
        .aclk(aclk),
        .active_ch_dly_reg_r_3(\active_ch_dly_reg[4][0] ),
        .areset_d1(areset_d1),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .\gfwd_mode.storage_data1_reg[0] (D),
        .\gfwd_mode.storage_data1_reg[0]_0 (mcf_dfl_wr_inst_n_2),
        .\gfwd_mode.storage_data1_reg[0]_1 ({mcf_dfl_wr_inst_n_37,mcf_dfl_wr_inst_n_38,mcf_dfl_wr_inst_n_39,mcf_dfl_wr_inst_n_40,mcf_dfl_wr_inst_n_41,mcf_dfl_wr_inst_n_42,mcf_dfl_wr_inst_n_43,mcf_dfl_wr_inst_n_44,mcf_dfl_wr_inst_n_45,mcf_dfl_wr_inst_n_46,mcf_dfl_wr_inst_n_47,mcf_dfl_wr_inst_n_48,mcf_dfl_wr_inst_n_49,mcf_dfl_wr_inst_n_50,mcf_dfl_wr_inst_n_51,mcf_dfl_wr_inst_n_52}),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (mcf_dfl_rd_inst_n_2),
        .\gnstage1.q_dly_reg[0][0] (bram_rd_en),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ),
        .p_0_out(p_0_out),
        .\pf_thresh_dly_reg[2][14] (\pf_thresh_dly_reg[2][14] ),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .sdpo_int({mcf_dfl_rd_inst_n_5,mcf_dfl_rd_inst_n_6,mcf_dfl_rd_inst_n_7,mcf_dfl_rd_inst_n_8,mcf_dfl_rd_inst_n_9,mcf_dfl_rd_inst_n_10,mcf_dfl_rd_inst_n_11,mcf_dfl_rd_inst_n_12,mcf_dfl_rd_inst_n_13,mcf_dfl_rd_inst_n_14,mcf_dfl_rd_inst_n_15,mcf_dfl_rd_inst_n_16,mcf_dfl_rd_inst_n_17,mcf_dfl_rd_inst_n_18,mcf_dfl_rd_inst_n_19,mcf_dfl_rd_inst_n_20}));
  design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized1 mcf_dfl_wr_inst
       (.ADDRA(ADDRA),
        .ADDRD(ADDRD),
        .CO(CO),
        .D({mcf_dfl_rd_inst_n_5,mcf_dfl_rd_inst_n_6,mcf_dfl_rd_inst_n_7,mcf_dfl_rd_inst_n_8,mcf_dfl_rd_inst_n_9,mcf_dfl_rd_inst_n_10,mcf_dfl_rd_inst_n_11,mcf_dfl_rd_inst_n_12,mcf_dfl_rd_inst_n_13,mcf_dfl_rd_inst_n_14,mcf_dfl_rd_inst_n_15,mcf_dfl_rd_inst_n_16,mcf_dfl_rd_inst_n_17,mcf_dfl_rd_inst_n_18,mcf_dfl_rd_inst_n_19,mcf_dfl_rd_inst_n_20}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .DI(DI),
        .E(E),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_1(ENA_I_1),
        .ENA_I_10(ENA_I_10),
        .ENA_I_2(ENA_I_2),
        .ENA_I_3(ENA_I_3),
        .ENA_I_4(ENA_I_4),
        .ENA_I_5(ENA_I_5),
        .ENA_I_6(ENA_I_6),
        .ENA_I_7(ENA_I_7),
        .ENA_I_8(ENA_I_8),
        .ENA_I_9(ENA_I_9),
        .ENA_dly_D(ENA_dly_D),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .S(S),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0]_0 (\active_ch_dly_reg[4][0] ),
        .\active_ch_dly_reg[4][0]_1 (mcf_dfl_rd_inst_n_1),
        .active_ch_dly_reg_r_3_0(active_ch_dly_reg_r_3),
        .addr_rollover_r_reg(addr_rollover_r_reg),
        .areset_d1(areset_d1),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gfwd_mode.storage_data1_reg[0] (D),
        .\gfwd_mode.storage_data1_reg[45] (mcf_dfl_rd_inst_n_2),
        .\gfwd_mode.storage_data1_reg[45]_0 (\gfwd_mode.storage_data1_reg[45] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (mcf_dfl_wr_inst_n_2),
        .\gin_reg.wr_pntr_pf_dly_reg[15] ({mcf_dfl_wr_inst_n_37,mcf_dfl_wr_inst_n_38,mcf_dfl_wr_inst_n_39,mcf_dfl_wr_inst_n_40,mcf_dfl_wr_inst_n_41,mcf_dfl_wr_inst_n_42,mcf_dfl_wr_inst_n_43,mcf_dfl_wr_inst_n_44,mcf_dfl_wr_inst_n_45,mcf_dfl_wr_inst_n_46,mcf_dfl_wr_inst_n_47,mcf_dfl_wr_inst_n_48,mcf_dfl_wr_inst_n_49,mcf_dfl_wr_inst_n_50,mcf_dfl_wr_inst_n_51,mcf_dfl_wr_inst_n_52}),
        .mctf_full(mctf_full),
        .p_0_out(p_0_out),
        .\pf_thresh_dly_reg[2][14] (\pf_thresh_dly_reg[2][14] ),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .sdpo_int(sdpo_int));
endmodule

(* ORIG_REF_NAME = "multi_channel_fifo" *) 
module design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized1
   (\gclr.prog_full_i_reg ,
    \greg_out.QSPO_reg[15] ,
    D,
    bram_rd_en,
    Q_reg,
    Q_reg_0,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ,
    ENA_I,
    ENA_I_0,
    ENA_I_1,
    ENA_I_2,
    ENA_I_3,
    ENA_I_4,
    ENA_I_5,
    ENA_I_6,
    ENA_I_7,
    ENA_I_8,
    ENA_I_9,
    ENB_I,
    ENB_I_10,
    ENB_I_11,
    ENB_I_12,
    ENB_I_13,
    ENB_I_14,
    ENB_I_15,
    ENB_I_16,
    ENB_I_17,
    ENB_I_18,
    ENB_I_19,
    Q,
    aclk,
    active_ch_dly_reg_r_3,
    \gfwd_mode.storage_data1_reg[0] ,
    rom_rd_addr_int,
    areset_d1,
    awgen_to_mcpf_tvalid,
    \goreg_dm.dout_i_reg[0] ,
    argen_to_mcpf_tvalid,
    ram_init_done_i,
    mcpf_full,
    rom_rd_addr_i,
    E,
    tstart_reg,
    ENA_dly_D,
    ENB_dly_D);
  output \gclr.prog_full_i_reg ;
  output [0:0]\greg_out.QSPO_reg[15] ;
  output [0:0]D;
  output bram_rd_en;
  output Q_reg;
  output Q_reg_0;
  output [27:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [16:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ;
  output ENA_I;
  output ENA_I_0;
  output ENA_I_1;
  output ENA_I_2;
  output ENA_I_3;
  output ENA_I_4;
  output ENA_I_5;
  output ENA_I_6;
  output ENA_I_7;
  output ENA_I_8;
  output ENA_I_9;
  output ENB_I;
  output ENB_I_10;
  output ENB_I_11;
  output ENB_I_12;
  output ENB_I_13;
  output ENB_I_14;
  output ENB_I_15;
  output ENB_I_16;
  output ENB_I_17;
  output ENB_I_18;
  output ENB_I_19;
  input [1:0]Q;
  input aclk;
  input active_ch_dly_reg_r_3;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input rom_rd_addr_int;
  input areset_d1;
  input awgen_to_mcpf_tvalid;
  input \goreg_dm.dout_i_reg[0] ;
  input argen_to_mcpf_tvalid;
  input ram_init_done_i;
  input [1:0]mcpf_full;
  input rom_rd_addr_i;
  input [0:0]E;
  input [13:0]tstart_reg;
  input ENA_dly_D;
  input ENB_dly_D;

  wire [0:0]D;
  wire [27:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]E;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_1;
  wire ENA_I_2;
  wire ENA_I_3;
  wire ENA_I_4;
  wire ENA_I_5;
  wire ENA_I_6;
  wire ENA_I_7;
  wire ENA_I_8;
  wire ENA_I_9;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_10;
  wire ENB_I_11;
  wire ENB_I_12;
  wire ENB_I_13;
  wire ENB_I_14;
  wire ENB_I_15;
  wire ENB_I_16;
  wire ENB_I_17;
  wire ENB_I_18;
  wire ENB_I_19;
  wire ENB_dly_D;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire aclk;
  wire active_ch_dly_reg_r_3;
  wire areset_d1;
  wire argen_to_mcpf_tvalid;
  wire awgen_to_mcpf_tvalid;
  wire bram_rd_en;
  wire \gclr.prog_full_i_reg ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire [0:0]\greg_out.QSPO_reg[15] ;
  wire mcf_dfl_rd_inst_n_10;
  wire mcf_dfl_rd_inst_n_11;
  wire mcf_dfl_rd_inst_n_12;
  wire mcf_dfl_rd_inst_n_13;
  wire mcf_dfl_rd_inst_n_14;
  wire mcf_dfl_rd_inst_n_15;
  wire mcf_dfl_rd_inst_n_16;
  wire mcf_dfl_rd_inst_n_17;
  wire mcf_dfl_rd_inst_n_18;
  wire mcf_dfl_rd_inst_n_19;
  wire mcf_dfl_rd_inst_n_2;
  wire mcf_dfl_rd_inst_n_20;
  wire mcf_dfl_rd_inst_n_21;
  wire mcf_dfl_rd_inst_n_3;
  wire mcf_dfl_rd_inst_n_6;
  wire mcf_dfl_rd_inst_n_7;
  wire mcf_dfl_rd_inst_n_8;
  wire mcf_dfl_rd_inst_n_9;
  wire mcf_dfl_wr_inst_n_1;
  wire mcf_dfl_wr_inst_n_32;
  wire mcf_dfl_wr_inst_n_33;
  wire mcf_dfl_wr_inst_n_34;
  wire mcf_dfl_wr_inst_n_35;
  wire mcf_dfl_wr_inst_n_36;
  wire mcf_dfl_wr_inst_n_37;
  wire mcf_dfl_wr_inst_n_38;
  wire mcf_dfl_wr_inst_n_39;
  wire mcf_dfl_wr_inst_n_40;
  wire mcf_dfl_wr_inst_n_41;
  wire mcf_dfl_wr_inst_n_42;
  wire mcf_dfl_wr_inst_n_43;
  wire mcf_dfl_wr_inst_n_44;
  wire mcf_dfl_wr_inst_n_45;
  wire mcf_dfl_wr_inst_n_46;
  wire mcf_dfl_wr_inst_n_47;
  wire [1:0]mcpf_full;
  wire [16:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ;
  wire p_0_out;
  wire ram_init_done_i;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire [13:0]tstart_reg;

  design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized4 mcf_dfl_rd_inst
       (.ENB_I(ENB_I),
        .ENB_I_10(ENB_I_10),
        .ENB_I_11(ENB_I_11),
        .ENB_I_12(ENB_I_12),
        .ENB_I_13(ENB_I_13),
        .ENB_I_14(ENB_I_14),
        .ENB_I_15(ENB_I_15),
        .ENB_I_16(ENB_I_16),
        .ENB_I_17(ENB_I_17),
        .ENB_I_18(ENB_I_18),
        .ENB_I_19(ENB_I_19),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .Q_reg(mcf_dfl_rd_inst_n_2),
        .aclk(aclk),
        .active_ch_dly_reg_r_3(active_ch_dly_reg_r_3),
        .areset_d1(areset_d1),
        .argen_to_mcpf_tvalid(argen_to_mcpf_tvalid),
        .\gclr.prog_full_i_reg (\gclr.prog_full_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (D),
        .\gfwd_mode.storage_data1_reg[0]_0 (\greg_out.QSPO_reg[15] ),
        .\gfwd_mode.storage_data1_reg[0]_1 (mcf_dfl_wr_inst_n_1),
        .\gfwd_mode.storage_data1_reg[0]_2 ({mcf_dfl_wr_inst_n_32,mcf_dfl_wr_inst_n_33,mcf_dfl_wr_inst_n_34,mcf_dfl_wr_inst_n_35,mcf_dfl_wr_inst_n_36,mcf_dfl_wr_inst_n_37,mcf_dfl_wr_inst_n_38,mcf_dfl_wr_inst_n_39,mcf_dfl_wr_inst_n_40,mcf_dfl_wr_inst_n_41,mcf_dfl_wr_inst_n_42,mcf_dfl_wr_inst_n_43,mcf_dfl_wr_inst_n_44,mcf_dfl_wr_inst_n_45,mcf_dfl_wr_inst_n_46,mcf_dfl_wr_inst_n_47}),
        .\gin_reg.rd_pntr_roll_over_dly_reg (mcf_dfl_rd_inst_n_3),
        .\gnstage1.q_dly_reg[0][0] (bram_rd_en),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ),
        .p_0_out(p_0_out),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .sdpo_int({mcf_dfl_rd_inst_n_6,mcf_dfl_rd_inst_n_7,mcf_dfl_rd_inst_n_8,mcf_dfl_rd_inst_n_9,mcf_dfl_rd_inst_n_10,mcf_dfl_rd_inst_n_11,mcf_dfl_rd_inst_n_12,mcf_dfl_rd_inst_n_13,mcf_dfl_rd_inst_n_14,mcf_dfl_rd_inst_n_15,mcf_dfl_rd_inst_n_16,mcf_dfl_rd_inst_n_17,mcf_dfl_rd_inst_n_18,mcf_dfl_rd_inst_n_19,mcf_dfl_rd_inst_n_20,mcf_dfl_rd_inst_n_21}));
  design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized3 mcf_dfl_wr_inst
       (.D({mcf_dfl_rd_inst_n_6,mcf_dfl_rd_inst_n_7,mcf_dfl_rd_inst_n_8,mcf_dfl_rd_inst_n_9,mcf_dfl_rd_inst_n_10,mcf_dfl_rd_inst_n_11,mcf_dfl_rd_inst_n_12,mcf_dfl_rd_inst_n_13,mcf_dfl_rd_inst_n_14,mcf_dfl_rd_inst_n_15,mcf_dfl_rd_inst_n_16,mcf_dfl_rd_inst_n_17,mcf_dfl_rd_inst_n_18,mcf_dfl_rd_inst_n_19,mcf_dfl_rd_inst_n_20,mcf_dfl_rd_inst_n_21}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .E(E),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_1(ENA_I_1),
        .ENA_I_2(ENA_I_2),
        .ENA_I_3(ENA_I_3),
        .ENA_I_4(ENA_I_4),
        .ENA_I_5(ENA_I_5),
        .ENA_I_6(ENA_I_6),
        .ENA_I_7(ENA_I_7),
        .ENA_I_8(ENA_I_8),
        .ENA_I_9(ENA_I_9),
        .ENA_dly_D(ENA_dly_D),
        .Q(\greg_out.QSPO_reg[15] ),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0]_0 (mcf_dfl_rd_inst_n_2),
        .active_ch_dly_reg_r_3(active_ch_dly_reg_r_3),
        .areset_d1(areset_d1),
        .awgen_to_mcpf_tvalid(awgen_to_mcpf_tvalid),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_0 (mcf_dfl_rd_inst_n_3),
        .\gfwd_mode.storage_data1_reg[0]_1 (D),
        .\gin_reg.rd_pntr_roll_over_dly_reg (mcf_dfl_wr_inst_n_1),
        .mcpf_full(mcpf_full),
        .p_0_out(p_0_out),
        .\pf_thresh_dly_reg[2][14] (\gclr.prog_full_i_reg ),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .sdpo_int({mcf_dfl_wr_inst_n_32,mcf_dfl_wr_inst_n_33,mcf_dfl_wr_inst_n_34,mcf_dfl_wr_inst_n_35,mcf_dfl_wr_inst_n_36,mcf_dfl_wr_inst_n_37,mcf_dfl_wr_inst_n_38,mcf_dfl_wr_inst_n_39,mcf_dfl_wr_inst_n_40,mcf_dfl_wr_inst_n_41,mcf_dfl_wr_inst_n_42,mcf_dfl_wr_inst_n_43,mcf_dfl_wr_inst_n_44,mcf_dfl_wr_inst_n_45,mcf_dfl_wr_inst_n_46,mcf_dfl_wr_inst_n_47}),
        .tstart_reg(tstart_reg),
        .\wr_rst_reg_reg[15] (Q));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr
   (D,
    Q,
    \gc0.count_d1_reg[3]_0 ,
    \gcc0.gc0.count_reg[2] ,
    E,
    p_19_out,
    ram_empty_fb_i_reg,
    \gcc0.gc0.count_reg[3] ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    aclk);
  output [2:0]D;
  output [3:0]Q;
  output [3:0]\gc0.count_d1_reg[3]_0 ;
  input [2:0]\gcc0.gc0.count_reg[2] ;
  input [0:0]E;
  input p_19_out;
  input ram_empty_fb_i_reg;
  input \gcc0.gc0.count_reg[3] ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input aclk;

  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3]_0 ;
  wire [2:0]\gcc0.gc0.count_reg[2] ;
  wire \gcc0.gc0.count_reg[3] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire p_19_out;
  wire [3:0]plusOp;
  wire ram_empty_fb_i_reg;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(\gc0.count_d1_reg[3]_0 [0]),
        .O(plusOp[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(\gc0.count_d1_reg[3]_0 [0]),
        .I1(\gc0.count_d1_reg[3]_0 [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(\gc0.count_d1_reg[3]_0 [0]),
        .I1(\gc0.count_d1_reg[3]_0 [1]),
        .I2(\gc0.count_d1_reg[3]_0 [2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(\gc0.count_d1_reg[3]_0 [1]),
        .I1(\gc0.count_d1_reg[3]_0 [0]),
        .I2(\gc0.count_d1_reg[3]_0 [2]),
        .I3(\gc0.count_d1_reg[3]_0 [3]),
        .O(plusOp[3]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [0]),
        .Q(Q[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [1]),
        .Q(Q[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [2]),
        .Q(Q[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [3]),
        .Q(Q[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[0]),
        .Q(\gc0.count_d1_reg[3]_0 [0]),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[1]),
        .Q(\gc0.count_d1_reg[3]_0 [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[2]),
        .Q(\gc0.count_d1_reg[3]_0 [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[3]),
        .Q(\gc0.count_d1_reg[3]_0 [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT6 #(
    .INIT(64'hB2BB4D444D44B2BB)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1 
       (.I0(Q[0]),
        .I1(\gcc0.gc0.count_reg[2] [0]),
        .I2(E),
        .I3(p_19_out),
        .I4(Q[1]),
        .I5(\gcc0.gc0.count_reg[2] [1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1 
       (.I0(Q[1]),
        .I1(\gcc0.gc0.count_reg[2] [1]),
        .I2(ram_empty_fb_i_reg),
        .I3(Q[2]),
        .I4(\gcc0.gc0.count_reg[2] [2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h22B2B2BBDD4D4D44)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1 
       (.I0(Q[2]),
        .I1(\gcc0.gc0.count_reg[2] [2]),
        .I2(Q[1]),
        .I3(\gcc0.gc0.count_reg[2] [1]),
        .I4(ram_empty_fb_i_reg),
        .I5(\gcc0.gc0.count_reg[3] ),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_182
   (D,
    Q,
    ram_full_i_reg,
    \gc0.count_d1_reg[3]_0 ,
    E,
    \gfwd_mode.m_valid_i_reg ,
    \gcc0.gc0.count_reg[3] ,
    ram_empty_fb_i_reg,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    aclk);
  output [1:0]D;
  output [3:0]Q;
  output ram_full_i_reg;
  output [3:0]\gc0.count_d1_reg[3]_0 ;
  input [0:0]E;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input [3:0]\gcc0.gc0.count_reg[3] ;
  input ram_empty_fb_i_reg;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input aclk;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3]_0 ;
  wire [3:0]\gcc0.gc0.count_reg[3] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0_n_0 ;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire [3:0]plusOp__0;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_i_3__1_n_0;
  wire ram_full_i_reg;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__2 
       (.I0(\gc0.count_d1_reg[3]_0 [0]),
        .O(plusOp__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__2 
       (.I0(\gc0.count_d1_reg[3]_0 [0]),
        .I1(\gc0.count_d1_reg[3]_0 [1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__2 
       (.I0(\gc0.count_d1_reg[3]_0 [1]),
        .I1(\gc0.count_d1_reg[3]_0 [0]),
        .I2(\gc0.count_d1_reg[3]_0 [2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__2 
       (.I0(\gc0.count_d1_reg[3]_0 [2]),
        .I1(\gc0.count_d1_reg[3]_0 [0]),
        .I2(\gc0.count_d1_reg[3]_0 [1]),
        .I3(\gc0.count_d1_reg[3]_0 [3]),
        .O(plusOp__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [0]),
        .Q(Q[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [1]),
        .Q(Q[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [2]),
        .Q(Q[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [3]),
        .Q(Q[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[0]),
        .Q(\gc0.count_d1_reg[3]_0 [0]),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[1]),
        .Q(\gc0.count_d1_reg[3]_0 [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[2]),
        .Q(\gc0.count_d1_reg[3]_0 [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[3]),
        .Q(\gc0.count_d1_reg[3]_0 [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT6 #(
    .INIT(64'h8AEF751075108AEF)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1__0 
       (.I0(Q[0]),
        .I1(E),
        .I2(\gfwd_mode.m_valid_i_reg ),
        .I3(\gcc0.gc0.count_reg[3] [0]),
        .I4(Q[1]),
        .I5(\gcc0.gc0.count_reg[3] [1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1__0 
       (.I0(\gcc0.gc0.count_reg[3] [2]),
        .I1(Q[2]),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(\gcc0.gc0.count_reg[3] [3]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h2222B222B2B2BBB2)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0 
       (.I0(\gcc0.gc0.count_reg[3] [1]),
        .I1(Q[1]),
        .I2(\gcc0.gc0.count_reg[3] [0]),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(E),
        .I5(Q[0]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000041000041)) 
    ram_full_fb_i_i_2__1
       (.I0(ram_full_fb_i_i_3__1_n_0),
        .I1(Q[3]),
        .I2(\gcc0.gc0.count_reg[3] [3]),
        .I3(Q[2]),
        .I4(\gcc0.gc0.count_reg[3] [2]),
        .I5(ram_empty_fb_i_reg),
        .O(ram_full_i_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_3__1
       (.I0(Q[0]),
        .I1(\gcc0.gc0.count_reg[3] [0]),
        .I2(Q[1]),
        .I3(\gcc0.gc0.count_reg[3] [1]),
        .O(ram_full_fb_i_i_3__1_n_0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_192
   (D,
    Q,
    ram_full_i_reg,
    \gc0.count_d1_reg[3]_0 ,
    E,
    \gnstage1.q_dly_reg[1][0] ,
    \gcc0.gc0.count_reg[3] ,
    ram_empty_fb_i_reg,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    aclk);
  output [1:0]D;
  output [3:0]Q;
  output ram_full_i_reg;
  output [3:0]\gc0.count_d1_reg[3]_0 ;
  input [0:0]E;
  input [0:0]\gnstage1.q_dly_reg[1][0] ;
  input [3:0]\gcc0.gc0.count_reg[3] ;
  input ram_empty_fb_i_reg;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input aclk;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3]_0 ;
  wire [3:0]\gcc0.gc0.count_reg[3] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1_n_0 ;
  wire [0:0]\gnstage1.q_dly_reg[1][0] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire [3:0]plusOp__4;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_i_3__2_n_0;
  wire ram_full_i_reg;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__4 
       (.I0(\gc0.count_d1_reg[3]_0 [0]),
        .O(plusOp__4[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__4 
       (.I0(\gc0.count_d1_reg[3]_0 [0]),
        .I1(\gc0.count_d1_reg[3]_0 [1]),
        .O(plusOp__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__4 
       (.I0(\gc0.count_d1_reg[3]_0 [1]),
        .I1(\gc0.count_d1_reg[3]_0 [0]),
        .I2(\gc0.count_d1_reg[3]_0 [2]),
        .O(plusOp__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__4 
       (.I0(\gc0.count_d1_reg[3]_0 [2]),
        .I1(\gc0.count_d1_reg[3]_0 [0]),
        .I2(\gc0.count_d1_reg[3]_0 [1]),
        .I3(\gc0.count_d1_reg[3]_0 [3]),
        .O(plusOp__4[3]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [0]),
        .Q(Q[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [1]),
        .Q(Q[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [2]),
        .Q(Q[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [3]),
        .Q(Q[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__4[0]),
        .Q(\gc0.count_d1_reg[3]_0 [0]),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__4[1]),
        .Q(\gc0.count_d1_reg[3]_0 [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__4[2]),
        .Q(\gc0.count_d1_reg[3]_0 [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__4[3]),
        .Q(\gc0.count_d1_reg[3]_0 [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT6 #(
    .INIT(64'h8AEF751075108AEF)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1__1 
       (.I0(Q[0]),
        .I1(E),
        .I2(\gnstage1.q_dly_reg[1][0] ),
        .I3(\gcc0.gc0.count_reg[3] [0]),
        .I4(Q[1]),
        .I5(\gcc0.gc0.count_reg[3] [1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1__1 
       (.I0(\gcc0.gc0.count_reg[3] [2]),
        .I1(Q[2]),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1_n_0 ),
        .I3(Q[3]),
        .I4(\gcc0.gc0.count_reg[3] [3]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h2222B222B2B2BBB2)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1 
       (.I0(\gcc0.gc0.count_reg[3] [1]),
        .I1(Q[1]),
        .I2(\gcc0.gc0.count_reg[3] [0]),
        .I3(\gnstage1.q_dly_reg[1][0] ),
        .I4(E),
        .I5(Q[0]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000041000041)) 
    ram_full_fb_i_i_2__3
       (.I0(ram_full_fb_i_i_3__2_n_0),
        .I1(Q[3]),
        .I2(\gcc0.gc0.count_reg[3] [3]),
        .I3(Q[2]),
        .I4(\gcc0.gc0.count_reg[3] [2]),
        .I5(ram_empty_fb_i_reg),
        .O(ram_full_i_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_3__2
       (.I0(Q[0]),
        .I1(\gcc0.gc0.count_reg[3] [0]),
        .I2(Q[1]),
        .I3(\gcc0.gc0.count_reg[3] [1]),
        .O(ram_full_fb_i_i_3__2_n_0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0
   (v1_reg_1,
    Q,
    v1_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    v1_reg_0,
    S,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    ram_empty_i_reg_1,
    ram_empty_i_reg_2,
    ram_empty_i_reg_3,
    \gcc0.gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_reg[8] ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    E,
    aclk);
  output [1:0]v1_reg_1;
  output [5:0]Q;
  output [3:0]v1_reg;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [4:0]v1_reg_0;
  output [0:0]S;
  output ram_empty_i_reg;
  output ram_empty_i_reg_0;
  output ram_empty_i_reg_1;
  output ram_empty_i_reg_2;
  output ram_empty_i_reg_3;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [6:0]\gcc0.gc0.count_reg[8] ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input [0:0]E;
  input aclk;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [5:0]Q;
  wire [0:0]S;
  wire aclk;
  wire \gc0.count[6]_i_2_n_0 ;
  wire \gc0.count[8]_i_2__0_n_0 ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [6:0]\gcc0.gc0.count_reg[8] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire [8:0]plusOp__2;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire ram_empty_i_reg_1;
  wire ram_empty_i_reg_2;
  wire ram_empty_i_reg_3;
  wire [8:0]rd_pntr_plus1;
  wire [3:0]v1_reg;
  wire [4:0]v1_reg_0;
  wire [1:0]v1_reg_1;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__3 
       (.I0(rd_pntr_plus1[0]),
        .O(plusOp__2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__3 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .O(plusOp__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__3 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .I2(Q[0]),
        .O(plusOp__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__3 
       (.I0(Q[0]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[0]),
        .I3(Q[1]),
        .O(plusOp__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1__1 
       (.I0(Q[1]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(plusOp__2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gc0.count[5]_i_1__1 
       (.I0(Q[0]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(plusOp__2[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \gc0.count[6]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\gc0.count[6]_i_2_n_0 ),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(plusOp__2[6]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gc0.count[6]_i_2 
       (.I0(rd_pntr_plus1[1]),
        .I1(rd_pntr_plus1[0]),
        .O(\gc0.count[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \gc0.count[7]_i_1__0 
       (.I0(Q[4]),
        .I1(\gc0.count[8]_i_2__0_n_0 ),
        .I2(Q[5]),
        .O(plusOp__2[7]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \gc0.count[8]_i_1__0 
       (.I0(Q[5]),
        .I1(\gc0.count[8]_i_2__0_n_0 ),
        .I2(Q[4]),
        .I3(rd_pntr_plus1[8]),
        .O(plusOp__2[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \gc0.count[8]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(rd_pntr_plus1[1]),
        .I3(rd_pntr_plus1[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\gc0.count[8]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(Q[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(Q[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(rd_pntr_plus1[8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__2[0]),
        .Q(rd_pntr_plus1[0]),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__2[1]),
        .Q(rd_pntr_plus1[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__2[2]),
        .Q(Q[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__2[3]),
        .Q(Q[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__2[4]),
        .Q(Q[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__2[5]),
        .Q(Q[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__2[6]),
        .Q(Q[4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__2[7]),
        .Q(Q[5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__2[8]),
        .Q(rd_pntr_plus1[8]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT4 #(
    .INIT(16'h8421)) 
    \gmux.gm[0].gm1.m1_i_1__4 
       (.I0(rd_pntr_plus1[1]),
        .I1(rd_pntr_plus1[0]),
        .I2(\gcc0.gc0.count_d1_reg[8] [1]),
        .I3(\gcc0.gc0.count_d1_reg[8] [0]),
        .O(v1_reg_1[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\gcc0.gc0.count_d1_reg[8] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I3(\gcc0.gc0.count_d1_reg[8] [1]),
        .O(v1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\gcc0.gc0.count_d1_reg[8] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I3(\gcc0.gc0.count_d1_reg[8] [1]),
        .O(ram_empty_i_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gcc0.gc0.count_d1_reg[8] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gcc0.gc0.count_d1_reg[8] [3]),
        .O(v1_reg_0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gcc0.gc0.count_reg[8] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gcc0.gc0.count_reg[8] [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gcc0.gc0.count_d1_reg[8] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gcc0.gc0.count_d1_reg[8] [3]),
        .O(ram_empty_i_reg_0));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gcc0.gc0.count_d1_reg[8] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gcc0.gc0.count_d1_reg[8] [5]),
        .O(v1_reg_0[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gcc0.gc0.count_reg[8] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gcc0.gc0.count_reg[8] [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gcc0.gc0.count_d1_reg[8] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gcc0.gc0.count_d1_reg[8] [5]),
        .O(ram_empty_i_reg_1));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gcc0.gc0.count_d1_reg[8] [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gcc0.gc0.count_d1_reg[8] [7]),
        .O(v1_reg_0[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gcc0.gc0.count_reg[8] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gcc0.gc0.count_reg[8] [5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gcc0.gc0.count_d1_reg[8] [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gcc0.gc0.count_d1_reg[8] [7]),
        .O(ram_empty_i_reg_2));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .I1(\gcc0.gc0.count_reg[8] [6]),
        .O(v1_reg[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .I1(\gcc0.gc0.count_d1_reg[8] [8]),
        .O(v1_reg_0[4]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__2 
       (.I0(rd_pntr_plus1[8]),
        .I1(\gcc0.gc0.count_d1_reg[8] [8]),
        .O(v1_reg_1[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .I1(\gcc0.gc0.count_d1_reg[8] [8]),
        .O(ram_empty_i_reg_3));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__1_i_1
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .I1(\gcc0.gc0.count_reg[8] [6]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0_12
   (ram_full_i_reg,
    Q,
    ram_empty_i_reg,
    ram_full_i_reg_0,
    ram_empty_i_reg_0,
    \gc0.count_d1_reg[7]_0 ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_reg[8] ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    E,
    aclk);
  output ram_full_i_reg;
  output [8:0]Q;
  output ram_empty_i_reg;
  output ram_full_i_reg_0;
  output ram_empty_i_reg_0;
  output [7:0]\gc0.count_d1_reg[7]_0 ;
  input [0:0]\gcc0.gc0.count_d1_reg[8] ;
  input [0:0]\gcc0.gc0.count_reg[8] ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input [0:0]E;
  input aclk;

  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire \gc0.count[8]_i_2_n_0 ;
  wire [7:0]\gc0.count_d1_reg[7]_0 ;
  wire [0:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [0:0]\gcc0.gc0.count_reg[8] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire [8:0]plusOp__0;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire [8:8]rd_pntr_plus1;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__0 
       (.I0(\gc0.count_d1_reg[7]_0 [0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__0 
       (.I0(\gc0.count_d1_reg[7]_0 [0]),
        .I1(\gc0.count_d1_reg[7]_0 [1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__0 
       (.I0(\gc0.count_d1_reg[7]_0 [0]),
        .I1(\gc0.count_d1_reg[7]_0 [1]),
        .I2(\gc0.count_d1_reg[7]_0 [2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__0 
       (.I0(\gc0.count_d1_reg[7]_0 [1]),
        .I1(\gc0.count_d1_reg[7]_0 [0]),
        .I2(\gc0.count_d1_reg[7]_0 [2]),
        .I3(\gc0.count_d1_reg[7]_0 [3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1 
       (.I0(\gc0.count_d1_reg[7]_0 [2]),
        .I1(\gc0.count_d1_reg[7]_0 [0]),
        .I2(\gc0.count_d1_reg[7]_0 [1]),
        .I3(\gc0.count_d1_reg[7]_0 [3]),
        .I4(\gc0.count_d1_reg[7]_0 [4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gc0.count[5]_i_1 
       (.I0(\gc0.count_d1_reg[7]_0 [3]),
        .I1(\gc0.count_d1_reg[7]_0 [1]),
        .I2(\gc0.count_d1_reg[7]_0 [0]),
        .I3(\gc0.count_d1_reg[7]_0 [2]),
        .I4(\gc0.count_d1_reg[7]_0 [4]),
        .I5(\gc0.count_d1_reg[7]_0 [5]),
        .O(plusOp__0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[6]_i_1 
       (.I0(\gc0.count[8]_i_2_n_0 ),
        .I1(\gc0.count_d1_reg[7]_0 [6]),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[7]_i_1 
       (.I0(\gc0.count[8]_i_2_n_0 ),
        .I1(\gc0.count_d1_reg[7]_0 [6]),
        .I2(\gc0.count_d1_reg[7]_0 [7]),
        .O(plusOp__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[8]_i_1 
       (.I0(\gc0.count_d1_reg[7]_0 [6]),
        .I1(\gc0.count[8]_i_2_n_0 ),
        .I2(\gc0.count_d1_reg[7]_0 [7]),
        .I3(rd_pntr_plus1),
        .O(plusOp__0[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gc0.count[8]_i_2 
       (.I0(\gc0.count_d1_reg[7]_0 [5]),
        .I1(\gc0.count_d1_reg[7]_0 [3]),
        .I2(\gc0.count_d1_reg[7]_0 [1]),
        .I3(\gc0.count_d1_reg[7]_0 [0]),
        .I4(\gc0.count_d1_reg[7]_0 [2]),
        .I5(\gc0.count_d1_reg[7]_0 [4]),
        .O(\gc0.count[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[7]_0 [0]),
        .Q(Q[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[7]_0 [1]),
        .Q(Q[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[7]_0 [2]),
        .Q(Q[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[7]_0 [3]),
        .Q(Q[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[7]_0 [4]),
        .Q(Q[4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[7]_0 [5]),
        .Q(Q[5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[7]_0 [6]),
        .Q(Q[6]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[7]_0 [7]),
        .Q(Q[7]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(rd_pntr_plus1),
        .Q(Q[8]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[0]),
        .Q(\gc0.count_d1_reg[7]_0 [0]),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[1]),
        .Q(\gc0.count_d1_reg[7]_0 [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[2]),
        .Q(\gc0.count_d1_reg[7]_0 [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[3]),
        .Q(\gc0.count_d1_reg[7]_0 [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[4]),
        .Q(\gc0.count_d1_reg[7]_0 [4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[5]),
        .Q(\gc0.count_d1_reg[7]_0 [5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[6]),
        .Q(\gc0.count_d1_reg[7]_0 [6]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[7]),
        .Q(\gc0.count_d1_reg[7]_0 [7]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[8]),
        .Q(rd_pntr_plus1),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__4 
       (.I0(Q[8]),
        .I1(\gcc0.gc0.count_d1_reg[8] ),
        .O(ram_full_i_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__5 
       (.I0(rd_pntr_plus1),
        .I1(\gcc0.gc0.count_d1_reg[8] ),
        .O(ram_empty_i_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__6 
       (.I0(Q[8]),
        .I1(\gcc0.gc0.count_reg[8] ),
        .O(ram_full_i_reg_0));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__7 
       (.I0(Q[8]),
        .I1(\gcc0.gc0.count_d1_reg[8] ),
        .O(ram_empty_i_reg_0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized1
   (ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    \gpr1.dout_i_reg[0] ,
    S,
    ram_full_fb_i_reg,
    \gc0.count_d1_reg[3]_0 ,
    ram_full_fb_i_reg_0,
    Q,
    out,
    \gcc0.gc0.count_d1_reg[5] ,
    E,
    \gc0.count_reg[1]_0 ,
    \gcc0.gc0.count_reg[5] ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    aclk);
  output ram_empty_fb_i_reg;
  output ram_empty_fb_i_reg_0;
  output [5:0]\gpr1.dout_i_reg[0] ;
  output [0:0]S;
  output ram_full_fb_i_reg;
  output [3:0]\gc0.count_d1_reg[3]_0 ;
  input ram_full_fb_i_reg_0;
  input [1:0]Q;
  input out;
  input [5:0]\gcc0.gc0.count_d1_reg[5] ;
  input [0:0]E;
  input \gc0.count_reg[1]_0 ;
  input [2:0]\gcc0.gc0.count_reg[5] ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input aclk;

  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]S;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3]_0 ;
  wire \gc0.count_reg[1]_0 ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5] ;
  wire [2:0]\gcc0.gc0.count_reg[5] ;
  wire [5:0]\gpr1.dout_i_reg[0] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire [5:0]plusOp__0;
  wire ram_empty_fb_i_i_2__0_n_0;
  wire ram_empty_fb_i_i_6_n_0;
  wire ram_empty_fb_i_i_7_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire [5:4]rd_pntr_plus1;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__1 
       (.I0(\gc0.count_d1_reg[3]_0 [0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__1 
       (.I0(\gc0.count_d1_reg[3]_0 [0]),
        .I1(\gc0.count_d1_reg[3]_0 [1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gc0.count[2]_i_1__1 
       (.I0(\gc0.count_d1_reg[3]_0 [2]),
        .I1(\gc0.count_d1_reg[3]_0 [0]),
        .I2(\gc0.count_d1_reg[3]_0 [1]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__1 
       (.I0(\gc0.count_d1_reg[3]_0 [1]),
        .I1(\gc0.count_d1_reg[3]_0 [0]),
        .I2(\gc0.count_d1_reg[3]_0 [2]),
        .I3(\gc0.count_d1_reg[3]_0 [3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gc0.count[4]_i_1__0 
       (.I0(rd_pntr_plus1[4]),
        .I1(\gc0.count_d1_reg[3]_0 [1]),
        .I2(\gc0.count_d1_reg[3]_0 [0]),
        .I3(\gc0.count_d1_reg[3]_0 [2]),
        .I4(\gc0.count_d1_reg[3]_0 [3]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gc0.count[5]_i_1__0 
       (.I0(rd_pntr_plus1[5]),
        .I1(\gc0.count_d1_reg[3]_0 [3]),
        .I2(\gc0.count_d1_reg[3]_0 [2]),
        .I3(\gc0.count_d1_reg[3]_0 [0]),
        .I4(\gc0.count_d1_reg[3]_0 [1]),
        .I5(rd_pntr_plus1[4]),
        .O(plusOp__0[5]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [0]),
        .Q(\gpr1.dout_i_reg[0] [0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [1]),
        .Q(\gpr1.dout_i_reg[0] [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [2]),
        .Q(\gpr1.dout_i_reg[0] [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [3]),
        .Q(\gpr1.dout_i_reg[0] [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(\gpr1.dout_i_reg[0] [4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(\gpr1.dout_i_reg[0] [5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[0]),
        .Q(\gc0.count_d1_reg[3]_0 [0]),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[1]),
        .Q(\gc0.count_d1_reg[3]_0 [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[2]),
        .Q(\gc0.count_d1_reg[3]_0 [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[3]),
        .Q(\gc0.count_d1_reg[3]_0 [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[4]),
        .Q(rd_pntr_plus1[4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[5]),
        .Q(rd_pntr_plus1[5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_1
       (.I0(\gpr1.dout_i_reg[0] [5]),
        .I1(\gcc0.gc0.count_reg[5] [2]),
        .O(S));
  LUT6 #(
    .INIT(64'hFFFFFFFCFFF8FFF8)) 
    ram_empty_fb_i_i_1__1
       (.I0(ram_empty_fb_i_i_2__0_n_0),
        .I1(ram_full_fb_i_reg_0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(ram_empty_fb_i_reg_0),
        .I5(out),
        .O(ram_empty_fb_i_reg));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    ram_empty_fb_i_i_2__0
       (.I0(E),
        .I1(\gcc0.gc0.count_d1_reg[5] [5]),
        .I2(rd_pntr_plus1[5]),
        .I3(\gcc0.gc0.count_d1_reg[5] [4]),
        .I4(rd_pntr_plus1[4]),
        .I5(\gc0.count_reg[1]_0 ),
        .O(ram_empty_fb_i_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hBEFFFFBEFFFFFFFF)) 
    ram_empty_fb_i_i_4__0
       (.I0(ram_empty_fb_i_i_6_n_0),
        .I1(\gpr1.dout_i_reg[0] [2]),
        .I2(\gcc0.gc0.count_d1_reg[5] [2]),
        .I3(\gpr1.dout_i_reg[0] [3]),
        .I4(\gcc0.gc0.count_d1_reg[5] [3]),
        .I5(ram_empty_fb_i_i_7_n_0),
        .O(ram_empty_fb_i_reg_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_6
       (.I0(\gpr1.dout_i_reg[0] [0]),
        .I1(\gcc0.gc0.count_d1_reg[5] [0]),
        .I2(\gpr1.dout_i_reg[0] [1]),
        .I3(\gcc0.gc0.count_d1_reg[5] [1]),
        .O(ram_empty_fb_i_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_fb_i_i_7
       (.I0(\gpr1.dout_i_reg[0] [4]),
        .I1(\gcc0.gc0.count_d1_reg[5] [4]),
        .I2(\gpr1.dout_i_reg[0] [5]),
        .I3(\gcc0.gc0.count_d1_reg[5] [5]),
        .O(ram_empty_fb_i_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_full_fb_i_i_3__0
       (.I0(\gpr1.dout_i_reg[0] [4]),
        .I1(\gcc0.gc0.count_reg[5] [1]),
        .I2(\gpr1.dout_i_reg[0] [1]),
        .I3(\gcc0.gc0.count_reg[5] [0]),
        .I4(\gcc0.gc0.count_reg[5] [2]),
        .I5(\gpr1.dout_i_reg[0] [5]),
        .O(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_fwft
   (out,
    ENB_I,
    p_3_out,
    E,
    m_axi_wvalid,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    m_axi_wready,
    ram_empty_fb_i_reg,
    ENB_dly_D,
    Q,
    m_axi_wvalid_i,
    ram_full_fb_i_reg);
  output [1:0]out;
  output ENB_I;
  output p_3_out;
  output [0:0]E;
  output m_axi_wvalid;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input m_axi_wready;
  input ram_empty_fb_i_reg;
  input ENB_dly_D;
  input [1:0]Q;
  input m_axi_wvalid_i;
  input ram_full_fb_i_reg;

  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire [1:0]Q;
  wire aclk;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  wire aempty_fwft_fb_i_i_1__3_n_0;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  wire empty_fwft_fb_i_i_1__2_n_0;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire [1:0]next_fwft_state;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire p_3_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  (* DONT_TOUCH *) wire user_valid;

  assign out[1:0] = curr_fwft_state;
  LUT6 #(
    .INIT(64'hFFFFFFFF000000DF)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1__0 
       (.I0(curr_fwft_state[1]),
        .I1(m_axi_wready),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg),
        .I4(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .I5(ENB_dly_D),
        .O(ENB_I));
  LUT6 #(
    .INIT(64'hFFEAFEAAEEAAFFAA)) 
    aempty_fwft_fb_i_i_1__3
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .I1(ram_empty_fb_i_reg),
        .I2(m_axi_wready),
        .I3(aempty_fwft_fb_i),
        .I4(curr_fwft_state[1]),
        .I5(curr_fwft_state[0]),
        .O(aempty_fwft_fb_i_i_1__3_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__3_n_0),
        .Q(aempty_fwft_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__3_n_0),
        .Q(aempty_fwft_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEEEFEEEFFFEFEFE)) 
    empty_fwft_fb_i_i_1__2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(empty_fwft_fb_i),
        .I3(curr_fwft_state[0]),
        .I4(m_axi_wready),
        .I5(curr_fwft_state[1]),
        .O(empty_fwft_fb_i_i_1__2_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1__2_n_0),
        .Q(empty_fwft_fb_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0EC)) 
    empty_fwft_fb_o_i_i_1__2
       (.I0(m_axi_wready),
        .I1(empty_fwft_fb_o_i),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1__2_n_0),
        .Q(empty_fwft_i),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hAE)) 
    \gpregsm1.curr_fwft_state[0]_i_1__3 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(m_axi_wready),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_2__0 
       (.I0(curr_fwft_state[1]),
        .I1(m_axi_wready),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT4 #(
    .INIT(16'h00DF)) 
    \greg.ram_rd_en_i_i_1__0 
       (.I0(curr_fwft_state[1]),
        .I1(m_axi_wready),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_wvalid_INST_0
       (.I0(empty_fwft_i),
        .O(m_axi_wvalid));
  LUT6 #(
    .INIT(64'h2020222020202020)) 
    plusOp_carry_i_1
       (.I0(m_axi_wvalid_i),
        .I1(ram_full_fb_i_reg),
        .I2(ram_empty_fb_i_reg),
        .I3(curr_fwft_state[0]),
        .I4(m_axi_wready),
        .I5(curr_fwft_state[1]),
        .O(p_3_out));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_fwft_10
   (\gfwd_mode.storage_data1_reg[31] ,
    E,
    \gc0.count_reg[8] ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    aclk,
    mm2s_to_tdf_tvalid,
    Q,
    out);
  output \gfwd_mode.storage_data1_reg[31] ;
  output [0:0]E;
  output [0:0]\gc0.count_reg[8] ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input aclk;
  input mm2s_to_tdf_tvalid;
  input [1:0]Q;
  input out;

  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0__2;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0__1;
  wire [0:0]\gc0.count_reg[8] ;
  wire mm2s_to_tdf_tvalid;
  wire [1:0]next_fwft_state;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  (* DONT_TOUCH *) wire user_valid;

  assign \gfwd_mode.storage_data1_reg[31]  = empty_fwft_i;
  LUT5 #(
    .INIT(32'hFFCB8000)) 
    aempty_fwft_fb_i_i_1__0
       (.I0(mm2s_to_tdf_tvalid),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(out),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_i0__2));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0__2),
        .Q(aempty_fwft_fb_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0__2),
        .Q(aempty_fwft_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT4 #(
    .INIT(16'hDD40)) 
    empty_fwft_fb_i_i_1__4
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(mm2s_to_tdf_tvalid),
        .I3(empty_fwft_fb_i),
        .O(empty_fwft_i0__1));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0__1),
        .Q(empty_fwft_fb_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT4 #(
    .INIT(16'hDD40)) 
    empty_fwft_fb_o_i_i_1__4
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(mm2s_to_tdf_tvalid),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0__1),
        .Q(empty_fwft_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT5 #(
    .INIT(32'h000000B0)) 
    \goreg_bm.dout_i[14]_i_1 
       (.I0(mm2s_to_tdf_tvalid),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(E));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1__0 
       (.I0(curr_fwft_state[1]),
        .I1(mm2s_to_tdf_tvalid),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_2 
       (.I0(curr_fwft_state[1]),
        .I1(mm2s_to_tdf_tvalid),
        .I2(curr_fwft_state[0]),
        .I3(out),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT4 #(
    .INIT(16'h4555)) 
    \greg.ram_rd_en_i_i_1 
       (.I0(out),
        .I1(mm2s_to_tdf_tvalid),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(\gc0.count_reg[8] ));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_fwft_174
   (out,
    \gfwd_mode.m_valid_i_reg ,
    curr_state_reg,
    pkt_cntr_one,
    D,
    E,
    \pkt_cnt_reg_reg[4] ,
    \gfwd_mode.m_valid_i_reg_0 ,
    \pkt_cnt_reg_reg[3] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    ar_fifo_dout_zero,
    prog_full_i,
    curr_state,
    ram_empty_fb_i_reg,
    curr_state_reg_0,
    Q,
    \gnstage1.q_dly_reg[1][0] ,
    ram_full_fb_i_reg,
    \gc0.count_d1_reg[0] ,
    \gcc0.gc0.count_reg[0] ,
    \pkt_cnt_reg_reg[5] );
  output [1:0]out;
  output \gfwd_mode.m_valid_i_reg ;
  output curr_state_reg;
  output pkt_cntr_one;
  output [0:0]D;
  output [0:0]E;
  output \pkt_cnt_reg_reg[4] ;
  output \gfwd_mode.m_valid_i_reg_0 ;
  output \pkt_cnt_reg_reg[3] ;
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input ar_fifo_dout_zero;
  input prog_full_i;
  input curr_state;
  input ram_empty_fb_i_reg;
  input curr_state_reg_0;
  input [1:0]Q;
  input \gnstage1.q_dly_reg[1][0] ;
  input ram_full_fb_i_reg;
  input [0:0]\gc0.count_d1_reg[0] ;
  input [0:0]\gcc0.gc0.count_reg[0] ;
  input [5:0]\pkt_cnt_reg_reg[5] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  wire aempty_fwft_fb_i_i_1_n_0;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire ar_fifo_dout_zero;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  wire curr_state;
  wire curr_state_reg;
  wire curr_state_reg_0;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  wire empty_fwft_fb_i_i_1_n_0;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire [0:0]\gc0.count_d1_reg[0] ;
  wire [0:0]\gcc0.gc0.count_reg[0] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire [1:0]next_fwft_state;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire \pkt_cnt_reg_reg[3] ;
  wire \pkt_cnt_reg_reg[4] ;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire pkt_cntr_one;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  (* DONT_TOUCH *) wire user_valid;

  assign \gfwd_mode.m_valid_i_reg  = empty_fwft_i;
  assign out[1:0] = curr_fwft_state;
  LUT6 #(
    .INIT(64'hFEEEEEEAEAEEEAEE)) 
    aempty_fwft_fb_i_i_1
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .I1(aempty_fwft_fb_i),
        .I2(ram_empty_fb_i_reg),
        .I3(curr_fwft_state[1]),
        .I4(curr_state_reg_0),
        .I5(curr_fwft_state[0]),
        .O(aempty_fwft_fb_i_i_1_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1_n_0),
        .Q(aempty_fwft_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1_n_0),
        .Q(aempty_fwft_i),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF001FF01)) 
    curr_state_i_1__1
       (.I0(empty_fwft_i),
        .I1(ar_fifo_dout_zero),
        .I2(prog_full_i),
        .I3(curr_state),
        .I4(pkt_cntr_one),
        .O(curr_state_reg));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    curr_state_i_3
       (.I0(\pkt_cnt_reg_reg[5] [2]),
        .I1(\pkt_cnt_reg_reg[5] [3]),
        .I2(\pkt_cnt_reg_reg[5] [0]),
        .I3(\pkt_cnt_reg_reg[5] [1]),
        .I4(\pkt_cnt_reg_reg[5] [5]),
        .I5(\pkt_cnt_reg_reg[5] [4]),
        .O(pkt_cntr_one));
  LUT6 #(
    .INIT(64'hFFFCFCFCFFFEFFFC)) 
    empty_fwft_fb_i_i_1
       (.I0(curr_state_reg_0),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(empty_fwft_fb_i),
        .I4(curr_fwft_state[0]),
        .I5(curr_fwft_state[1]),
        .O(empty_fwft_fb_i_i_1_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1_n_0),
        .Q(empty_fwft_fb_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA0EA)) 
    empty_fwft_fb_o_i_i_1
       (.I0(empty_fwft_fb_o_i),
        .I1(curr_state_reg_0),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1_n_0),
        .Q(empty_fwft_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00F7)) 
    \gc0.count_d1[3]_i_2 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(curr_state_reg_0),
        .I3(ram_empty_fb_i_reg),
        .O(E));
  LUT5 #(
    .INIT(32'hFB0404FB)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1 
       (.I0(E),
        .I1(\gnstage1.q_dly_reg[1][0] ),
        .I2(ram_full_fb_i_reg),
        .I3(\gc0.count_d1_reg[0] ),
        .I4(\gcc0.gc0.count_reg[0] ),
        .O(D));
  LUT2 #(
    .INIT(4'h7)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_4 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ));
  LUT3 #(
    .INIT(8'h23)) 
    \gfwd_mode.m_valid_i_i_1__6 
       (.I0(curr_state),
        .I1(prog_full_i),
        .I2(empty_fwft_i),
        .O(\gfwd_mode.m_valid_i_reg_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_state_reg_0),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(curr_state_reg_0),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \pkt_cnt_reg[3]_i_2 
       (.I0(\pkt_cnt_reg_reg[5] [1]),
        .I1(\pkt_cnt_reg_reg[5] [0]),
        .I2(\gfwd_mode.m_valid_i_reg_0 ),
        .I3(\pkt_cnt_reg_reg[5] [2]),
        .O(\pkt_cnt_reg_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \pkt_cnt_reg[5]_i_2 
       (.I0(\pkt_cnt_reg_reg[5] [2]),
        .I1(\gfwd_mode.m_valid_i_reg_0 ),
        .I2(\pkt_cnt_reg_reg[5] [0]),
        .I3(\pkt_cnt_reg_reg[5] [1]),
        .I4(\pkt_cnt_reg_reg[5] [3]),
        .O(\pkt_cnt_reg_reg[4] ));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_fwft_180
   (out,
    dm_rd_en,
    ram_full_i_reg,
    E,
    m_axi_awvalid,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    ram_empty_fb_i_reg,
    m_axi_awready,
    Q,
    ram_full_fb_i_reg,
    m_axi_awvalid_i);
  output [1:0]out;
  output dm_rd_en;
  output ram_full_i_reg;
  output [0:0]E;
  output m_axi_awvalid;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input ram_empty_fb_i_reg;
  input m_axi_awready;
  input [1:0]Q;
  input ram_full_fb_i_reg;
  input m_axi_awvalid_i;

  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  wire aempty_fwft_fb_i_i_1__2_n_0;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  wire dm_rd_en;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  wire empty_fwft_fb_i_i_1__1_n_0;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire [1:0]next_fwft_state;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  (* DONT_TOUCH *) wire user_valid;

  assign out[1:0] = curr_fwft_state;
  LUT6 #(
    .INIT(64'hFFEAFEAAEEAAFFAA)) 
    aempty_fwft_fb_i_i_1__2
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .I1(ram_empty_fb_i_reg),
        .I2(m_axi_awready),
        .I3(aempty_fwft_fb_i),
        .I4(curr_fwft_state[1]),
        .I5(curr_fwft_state[0]),
        .O(aempty_fwft_fb_i_i_1__2_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__2_n_0),
        .Q(aempty_fwft_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__2_n_0),
        .Q(aempty_fwft_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEEEFEEEFFFEFEFE)) 
    empty_fwft_fb_i_i_1__1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(empty_fwft_fb_i),
        .I3(curr_fwft_state[0]),
        .I4(m_axi_awready),
        .I5(curr_fwft_state[1]),
        .O(empty_fwft_fb_i_i_1__1_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1__1_n_0),
        .Q(empty_fwft_fb_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0EC)) 
    empty_fwft_fb_o_i_i_1__1
       (.I0(m_axi_awready),
        .I1(empty_fwft_fb_o_i),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1__1_n_0),
        .Q(empty_fwft_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00DF)) 
    \gc0.count_d1[3]_i_2__0 
       (.I0(curr_fwft_state[1]),
        .I1(m_axi_awready),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h0101000101010101)) 
    \gpr1.dout_i[40]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ram_empty_fb_i_reg),
        .I3(curr_fwft_state[0]),
        .I4(m_axi_awready),
        .I5(curr_fwft_state[1]),
        .O(dm_rd_en));
  LUT3 #(
    .INIT(8'hAE)) 
    \gpregsm1.curr_fwft_state[0]_i_1__2 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(m_axi_awready),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__1 
       (.I0(curr_fwft_state[1]),
        .I1(m_axi_awready),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_awvalid_INST_0
       (.I0(empty_fwft_i),
        .O(m_axi_awvalid));
  LUT6 #(
    .INIT(64'hFFFF5155FFFFFFFF)) 
    ram_full_fb_i_i_4__0
       (.I0(ram_empty_fb_i_reg),
        .I1(curr_fwft_state[0]),
        .I2(m_axi_awready),
        .I3(curr_fwft_state[1]),
        .I4(ram_full_fb_i_reg),
        .I5(m_axi_awvalid_i),
        .O(ram_full_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_fwft_190
   (out,
    dm_rd_en,
    ram_full_i_reg,
    E,
    m_axi_arvalid,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    ram_empty_fb_i_reg,
    m_axi_arready,
    Q,
    ram_full_fb_i_reg,
    M_AXI_ARVALID);
  output [1:0]out;
  output dm_rd_en;
  output ram_full_i_reg;
  output [0:0]E;
  output m_axi_arvalid;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input ram_empty_fb_i_reg;
  input m_axi_arready;
  input [1:0]Q;
  input ram_full_fb_i_reg;
  input M_AXI_ARVALID;

  wire [0:0]E;
  wire M_AXI_ARVALID;
  wire [1:0]Q;
  wire aclk;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  wire aempty_fwft_fb_i_i_1__4_n_0;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  wire dm_rd_en;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  wire empty_fwft_fb_i_i_1__3_n_0;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [1:0]next_fwft_state;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  (* DONT_TOUCH *) wire user_valid;

  assign out[1:0] = curr_fwft_state;
  LUT6 #(
    .INIT(64'hFFEAFEAAEEAAFFAA)) 
    aempty_fwft_fb_i_i_1__4
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .I1(ram_empty_fb_i_reg),
        .I2(m_axi_arready),
        .I3(aempty_fwft_fb_i),
        .I4(curr_fwft_state[1]),
        .I5(curr_fwft_state[0]),
        .O(aempty_fwft_fb_i_i_1__4_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__4_n_0),
        .Q(aempty_fwft_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__4_n_0),
        .Q(aempty_fwft_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEEEFEEEFFFEFEFE)) 
    empty_fwft_fb_i_i_1__3
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(empty_fwft_fb_i),
        .I3(curr_fwft_state[0]),
        .I4(m_axi_arready),
        .I5(curr_fwft_state[1]),
        .O(empty_fwft_fb_i_i_1__3_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1__3_n_0),
        .Q(empty_fwft_fb_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0EC)) 
    empty_fwft_fb_o_i_i_1__3
       (.I0(m_axi_arready),
        .I1(empty_fwft_fb_o_i),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1__3_n_0),
        .Q(empty_fwft_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00DF)) 
    \gc0.count_d1[3]_i_2__1 
       (.I0(curr_fwft_state[1]),
        .I1(m_axi_arready),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h0101000101010101)) 
    \gpr1.dout_i[40]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ram_empty_fb_i_reg),
        .I3(curr_fwft_state[0]),
        .I4(m_axi_arready),
        .I5(curr_fwft_state[1]),
        .O(dm_rd_en));
  LUT3 #(
    .INIT(8'hAE)) 
    \gpregsm1.curr_fwft_state[0]_i_1__4 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(m_axi_arready),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__3 
       (.I0(curr_fwft_state[1]),
        .I1(m_axi_arready),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_arvalid_INST_0
       (.I0(empty_fwft_i),
        .O(m_axi_arvalid));
  LUT6 #(
    .INIT(64'hFFFF5155FFFFFFFF)) 
    ram_full_fb_i_i_4__1
       (.I0(ram_empty_fb_i_reg),
        .I1(curr_fwft_state[0]),
        .I2(m_axi_arready),
        .I3(curr_fwft_state[1]),
        .I4(ram_full_fb_i_reg),
        .I5(M_AXI_ARVALID),
        .O(ram_full_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_fwft_4
   (out,
    Q_reg,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    \gpr1.dout_i_reg[0] ,
    E,
    we_bcnt,
    Q_reg_0,
    m_axi_bready,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    aclk,
    awgen_to_mctf_tvalid,
    ram_full_fb_i_reg,
    m_axi_bvalid,
    ram_empty_fb_i_reg,
    Q,
    mem_init_done,
    mux4_out,
    \goreg_dm.dout_i_reg[0] ,
    Q_reg_1);
  output [1:0]out;
  output Q_reg;
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output \gpr1.dout_i_reg[0] ;
  output [0:0]E;
  output we_bcnt;
  output Q_reg_0;
  output m_axi_bready;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input aclk;
  input awgen_to_mctf_tvalid;
  input ram_full_fb_i_reg;
  input m_axi_bvalid;
  input ram_empty_fb_i_reg;
  input [1:0]Q;
  input mem_init_done;
  input [0:0]mux4_out;
  input \goreg_dm.dout_i_reg[0] ;
  input Q_reg_1;

  wire [0:0]E;
  wire [1:0]Q;
  wire Q_reg_0;
  wire Q_reg_1;
  wire aclk;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  wire aempty_fwft_fb_i_i_1__1_n_0;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire awgen_to_mctf_tvalid;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  wire empty_fwft_fb_i_i_1__0_n_0;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \gpr1.dout_i_reg[0] ;
  wire \gpregsm1.curr_fwft_state[1]_i_1__4_n_0 ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire [0:0]mux4_out;
  wire [0:0]next_fwft_state;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  (* DONT_TOUCH *) wire user_valid;
  wire we_bcnt;

  assign Q_reg = empty_fwft_i;
  assign out[1:0] = curr_fwft_state;
  LUT5 #(
    .INIT(32'hFFF3AAA2)) 
    Q_i_1__1
       (.I0(mux4_out),
        .I1(m_axi_bvalid),
        .I2(empty_fwft_i),
        .I3(\goreg_dm.dout_i_reg[0] ),
        .I4(Q_reg_1),
        .O(Q_reg_0));
  LUT5 #(
    .INIT(32'hFFCB8000)) 
    aempty_fwft_fb_i_i_1__1
       (.I0(m_axi_bvalid),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_fb_i_reg),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_fb_i_i_1__1_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__1_n_0),
        .Q(aempty_fwft_fb_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__1_n_0),
        .Q(aempty_fwft_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_i_i_1__0
       (.I0(m_axi_bvalid),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_i),
        .O(empty_fwft_fb_i_i_1__0_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1__0_n_0),
        .Q(empty_fwft_fb_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1__0
       (.I0(m_axi_bvalid),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1__0_n_0),
        .Q(empty_fwft_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT4 #(
    .INIT(16'h5515)) 
    \gc0.count_d1[5]_i_2 
       (.I0(ram_empty_fb_i_reg),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(m_axi_bvalid),
        .O(E));
  LUT6 #(
    .INIT(64'h00000000000000BF)) 
    \gpr1.dout_i[0]_i_1 
       (.I0(m_axi_bvalid),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_fb_i_reg),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\gpr1.dout_i_reg[0] ));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1__1 
       (.I0(curr_fwft_state[1]),
        .I1(m_axi_bvalid),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state));
  LUT4 #(
    .INIT(16'h08FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__4 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(m_axi_bvalid),
        .I3(ram_empty_fb_i_reg),
        .O(\gpregsm1.curr_fwft_state[1]_i_1__4_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state),
        .Q(curr_fwft_state[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpregsm1.curr_fwft_state[1]_i_1__4_n_0 ),
        .Q(curr_fwft_state[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state),
        .Q(user_valid),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_bready_INST_0
       (.I0(empty_fwft_i),
        .O(m_axi_bready));
  LUT6 #(
    .INIT(64'h2222222202000000)) 
    plusOp_carry_i_1__0
       (.I0(awgen_to_mctf_tvalid),
        .I1(ram_full_fb_i_reg),
        .I2(m_axi_bvalid),
        .I3(curr_fwft_state[0]),
        .I4(curr_fwft_state[1]),
        .I5(ram_empty_fb_i_reg),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ));
  LUT3 #(
    .INIT(8'h4F)) 
    ram_reg_0_1_0_5_i_1__1
       (.I0(empty_fwft_i),
        .I1(m_axi_bvalid),
        .I2(mem_init_done),
        .O(we_bcnt));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_logic
   (out,
    \gfwd_mode.m_valid_i_reg ,
    curr_state_reg,
    pkt_cntr_one,
    p_8_out,
    dm_rd_en,
    D,
    \gpr1.dout_i_reg[1] ,
    \pkt_cnt_reg_reg[4] ,
    \gfwd_mode.m_valid_i_reg_0 ,
    \pkt_cnt_reg_reg[3] ,
    \gc0.count_d1_reg[3] ,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    ar_fifo_dout_zero,
    prog_full_i,
    curr_state,
    comp0,
    p_19_out,
    \gc0.count_reg[2] ,
    curr_state_reg_0,
    Q,
    \gnstage1.q_dly_reg[1][0] ,
    ram_full_fb_i_reg,
    \gcc0.gc0.count_reg[2] ,
    \gcc0.gc0.count_reg[3] ,
    \pkt_cnt_reg_reg[5] );
  output [1:0]out;
  output \gfwd_mode.m_valid_i_reg ;
  output curr_state_reg;
  output pkt_cntr_one;
  output p_8_out;
  output dm_rd_en;
  output [3:0]D;
  output [3:0]\gpr1.dout_i_reg[1] ;
  output \pkt_cnt_reg_reg[4] ;
  output \gfwd_mode.m_valid_i_reg_0 ;
  output \pkt_cnt_reg_reg[3] ;
  output [3:0]\gc0.count_d1_reg[3] ;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input ar_fifo_dout_zero;
  input prog_full_i;
  input curr_state;
  input comp0;
  input p_19_out;
  input \gc0.count_reg[2] ;
  input curr_state_reg_0;
  input [1:0]Q;
  input \gnstage1.q_dly_reg[1][0] ;
  input ram_full_fb_i_reg;
  input [2:0]\gcc0.gc0.count_reg[2] ;
  input \gcc0.gc0.count_reg[3] ;
  input [5:0]\pkt_cnt_reg_reg[5] ;

  wire [3:0]D;
  wire [1:0]Q;
  wire aclk;
  wire ar_fifo_dout_zero;
  wire comp0;
  wire curr_state;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire dm_rd_en;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire \gc0.count_reg[2] ;
  wire [2:0]\gcc0.gc0.count_reg[2] ;
  wire \gcc0.gc0.count_reg[3] ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire \gr1.gr1_int.rfwft_n_10 ;
  wire \grss.rsts_n_2 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire [1:0]out;
  wire p_19_out;
  wire p_2_out;
  wire p_8_out;
  wire \pkt_cnt_reg_reg[3] ;
  wire \pkt_cnt_reg_reg[4] ;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire pkt_cntr_one;
  wire prog_full_i;
  wire ram_full_fb_i_reg;

  design_1_axi_vfifo_ctrl_0_0_rd_fwft_174 \gr1.gr1_int.rfwft 
       (.D(D[0]),
        .E(p_8_out),
        .Q(Q),
        .aclk(aclk),
        .ar_fifo_dout_zero(ar_fifo_dout_zero),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .curr_state_reg_0(curr_state_reg_0),
        .\gc0.count_d1_reg[0] (\gpr1.dout_i_reg[1] [0]),
        .\gcc0.gc0.count_reg[0] (\gcc0.gc0.count_reg[2] [0]),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[3] (\gr1.gr1_int.rfwft_n_10 ),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_0 ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(out),
        .\pkt_cnt_reg_reg[3] (\pkt_cnt_reg_reg[3] ),
        .\pkt_cnt_reg_reg[4] (\pkt_cnt_reg_reg[4] ),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .pkt_cntr_one(pkt_cntr_one),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(p_2_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
  design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss \grss.rsts 
       (.E(p_8_out),
        .Q(Q),
        .aclk(aclk),
        .comp0(comp0),
        .curr_state_reg(curr_state_reg_0),
        .dm_rd_en(dm_rd_en),
        .\gc0.count_d1_reg[0] (\gpr1.dout_i_reg[1] [0]),
        .\gc0.count_reg[2] (\gc0.count_reg[2] ),
        .\gcc0.gc0.count_reg[0] (\gcc0.gc0.count_reg[2] [0]),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[3] (\grss.rsts_n_2 ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gr1.gr1_int.rfwft_n_10 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(p_2_out),
        .p_19_out(p_19_out));
  design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr rpntr
       (.D(D[3:1]),
        .E(p_8_out),
        .Q(\gpr1.dout_i_reg[1] ),
        .aclk(aclk),
        .\gc0.count_d1_reg[3]_0 (\gc0.count_d1_reg[3] ),
        .\gcc0.gc0.count_reg[2] (\gcc0.gc0.count_reg[2] ),
        .\gcc0.gc0.count_reg[3] (\gcc0.gc0.count_reg[3] ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .p_19_out(p_19_out),
        .ram_empty_fb_i_reg(\grss.rsts_n_2 ));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_logic_175
   (out,
    empty_fwft_fb_o_i_reg,
    dm_rd_en,
    D,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    p_8_out,
    ram_full_i_reg,
    \gc0.count_d1_reg[3] ,
    m_axi_awvalid,
    ram_empty_fb_i_reg,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    m_axi_awready,
    Q,
    E,
    \gcc0.gc0.count_reg[3] ,
    ram_full_fb_i_reg,
    m_axi_awvalid_i);
  output out;
  output [1:0]empty_fwft_fb_o_i_reg;
  output dm_rd_en;
  output [1:0]D;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output p_8_out;
  output ram_full_i_reg;
  output [3:0]\gc0.count_d1_reg[3] ;
  output m_axi_awvalid;
  input ram_empty_fb_i_reg;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input m_axi_awready;
  input [1:0]Q;
  input [0:0]E;
  input [3:0]\gcc0.gc0.count_reg[3] ;
  input ram_full_fb_i_reg;
  input m_axi_awvalid_i;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire dm_rd_en;
  wire [1:0]empty_fwft_fb_o_i_reg;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gcc0.gc0.count_reg[3] ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire \gr1.gr1_int.rfwft_n_3 ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire p_8_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;

  design_1_axi_vfifo_ctrl_0_0_rd_fwft_180 \gr1.gr1_int.rfwft 
       (.E(p_8_out),
        .Q(Q),
        .aclk(aclk),
        .dm_rd_en(dm_rd_en),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(empty_fwft_fb_o_i_reg),
        .ram_empty_fb_i_reg(out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(\gr1.gr1_int.rfwft_n_3 ));
  design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_181 \grss.rsts 
       (.aclk(aclk),
        .out(out),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg));
  design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_182 rpntr
       (.D(D),
        .E(p_8_out),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .aclk(aclk),
        .\gc0.count_d1_reg[3]_0 (\gc0.count_d1_reg[3] ),
        .\gcc0.gc0.count_reg[3] (\gcc0.gc0.count_reg[3] ),
        .\gfwd_mode.m_valid_i_reg (E),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .ram_empty_fb_i_reg(\gr1.gr1_int.rfwft_n_3 ),
        .ram_full_i_reg(ram_full_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_logic_183
   (out,
    empty_fwft_fb_o_i_reg,
    dm_rd_en,
    D,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    p_8_out,
    ram_full_i_reg,
    \gc0.count_d1_reg[3] ,
    m_axi_arvalid,
    ram_empty_fb_i_reg,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    m_axi_arready,
    Q,
    E,
    \gcc0.gc0.count_reg[3] ,
    ram_full_fb_i_reg,
    M_AXI_ARVALID);
  output out;
  output [1:0]empty_fwft_fb_o_i_reg;
  output dm_rd_en;
  output [1:0]D;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output p_8_out;
  output ram_full_i_reg;
  output [3:0]\gc0.count_d1_reg[3] ;
  output m_axi_arvalid;
  input ram_empty_fb_i_reg;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input m_axi_arready;
  input [1:0]Q;
  input [0:0]E;
  input [3:0]\gcc0.gc0.count_reg[3] ;
  input ram_full_fb_i_reg;
  input M_AXI_ARVALID;

  wire [1:0]D;
  wire [0:0]E;
  wire M_AXI_ARVALID;
  wire [1:0]Q;
  wire aclk;
  wire dm_rd_en;
  wire [1:0]empty_fwft_fb_o_i_reg;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gcc0.gc0.count_reg[3] ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire \gr1.gr1_int.rfwft_n_3 ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire p_8_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;

  design_1_axi_vfifo_ctrl_0_0_rd_fwft_190 \gr1.gr1_int.rfwft 
       (.E(p_8_out),
        .M_AXI_ARVALID(M_AXI_ARVALID),
        .Q(Q),
        .aclk(aclk),
        .dm_rd_en(dm_rd_en),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(empty_fwft_fb_o_i_reg),
        .ram_empty_fb_i_reg(out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(\gr1.gr1_int.rfwft_n_3 ));
  design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_191 \grss.rsts 
       (.aclk(aclk),
        .out(out),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg));
  design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_192 rpntr
       (.D(D),
        .E(p_8_out),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .aclk(aclk),
        .\gc0.count_d1_reg[3]_0 (\gc0.count_d1_reg[3] ),
        .\gcc0.gc0.count_reg[3] (\gcc0.gc0.count_reg[3] ),
        .\gnstage1.q_dly_reg[1][0] (E),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .ram_empty_fb_i_reg(\gr1.gr1_int.rfwft_n_3 ),
        .ram_full_i_reg(ram_full_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0
   (out,
    ENB_I,
    E,
    p_3_out,
    \gc0.count_d1_reg[7] ,
    v1_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    v1_reg_0,
    S,
    m_axi_wvalid,
    \gcc0.gc0.count_d1_reg[6] ,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    m_axi_wready,
    ENB_dly_D,
    ram_full_fb_i_reg,
    Q,
    m_axi_wvalid_i,
    ram_full_fb_i_reg_0,
    \gcc0.gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_reg[8] );
  output [1:0]out;
  output ENB_I;
  output [0:0]E;
  output p_3_out;
  output [5:0]\gc0.count_d1_reg[7] ;
  output [3:0]v1_reg;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [4:0]v1_reg_0;
  output [0:0]S;
  output m_axi_wvalid;
  input [2:0]\gcc0.gc0.count_d1_reg[6] ;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input m_axi_wready;
  input ENB_dly_D;
  input ram_full_fb_i_reg;
  input [1:0]Q;
  input m_axi_wvalid_i;
  input ram_full_fb_i_reg_0;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [6:0]\gcc0.gc0.count_reg[8] ;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire [1:0]Q;
  wire [0:0]S;
  wire aclk;
  wire [4:0]\c2/v1_reg ;
  wire [5:0]\gc0.count_d1_reg[7] ;
  wire [2:0]\gcc0.gc0.count_d1_reg[6] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [6:0]\gcc0.gc0.count_reg[8] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire [1:0]out;
  wire p_2_out;
  wire p_3_out;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire rpntr_n_27;
  wire rpntr_n_28;
  wire rpntr_n_29;
  wire rpntr_n_30;
  wire rpntr_n_31;
  wire [3:0]v1_reg;
  wire [4:0]v1_reg_0;

  design_1_axi_vfifo_ctrl_0_0_rd_fwft \gr1.gr1_int.rfwft 
       (.E(E),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .aclk(aclk),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(out),
        .p_3_out(p_3_out),
        .ram_empty_fb_i_reg(p_2_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_0));
  design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0 \grss.rsts 
       (.E(E),
        .aclk(aclk),
        .\gc0.count_d1_reg[0] (rpntr_n_27),
        .\gc0.count_d1_reg[2] (rpntr_n_28),
        .\gc0.count_d1_reg[4] (rpntr_n_29),
        .\gc0.count_d1_reg[6] (rpntr_n_30),
        .\gc0.count_d1_reg[8] (rpntr_n_31),
        .\gcc0.gc0.count_d1_reg[6] (\gcc0.gc0.count_d1_reg[6] ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(p_2_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .v1_reg({\c2/v1_reg [4],\c2/v1_reg [0]}));
  design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0 rpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(\gc0.count_d1_reg[7] ),
        .S(S),
        .aclk(aclk),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_reg[8] (\gcc0.gc0.count_reg[8] ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .ram_empty_i_reg(rpntr_n_27),
        .ram_empty_i_reg_0(rpntr_n_28),
        .ram_empty_i_reg_1(rpntr_n_29),
        .ram_empty_i_reg_2(rpntr_n_30),
        .ram_empty_i_reg_3(rpntr_n_31),
        .v1_reg(v1_reg),
        .v1_reg_0(v1_reg_0),
        .v1_reg_1({\c2/v1_reg [4],\c2/v1_reg [0]}));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0_5
   (out,
    \gfwd_mode.storage_data1_reg[31] ,
    E,
    ram_full_i_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \gc0.count_d1_reg[7] ,
    ram_full_i_reg_0,
    p_8_out,
    \gcc0.gc0.count_d1_reg[0] ,
    \gcc0.gc0.count_d1_reg[2] ,
    \gcc0.gc0.count_d1_reg[4] ,
    \gcc0.gc0.count_d1_reg[6] ,
    v1_reg,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    aclk,
    mm2s_to_tdf_tvalid,
    Q,
    \gcc0.gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_reg[8] ,
    mcpf_to_argen_tvalid,
    ram_full_fb_i_reg);
  output out;
  output \gfwd_mode.storage_data1_reg[31] ;
  output [0:0]E;
  output ram_full_i_reg;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [7:0]\gc0.count_d1_reg[7] ;
  output ram_full_i_reg_0;
  output p_8_out;
  input \gcc0.gc0.count_d1_reg[0] ;
  input \gcc0.gc0.count_d1_reg[2] ;
  input \gcc0.gc0.count_d1_reg[4] ;
  input \gcc0.gc0.count_d1_reg[6] ;
  input [3:0]v1_reg;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input aclk;
  input mm2s_to_tdf_tvalid;
  input [1:0]Q;
  input [0:0]\gcc0.gc0.count_d1_reg[8] ;
  input [0:0]\gcc0.gc0.count_reg[8] ;
  input mcpf_to_argen_tvalid;
  input ram_full_fb_i_reg;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire \gcc0.gc0.count_d1_reg[0] ;
  wire \gcc0.gc0.count_d1_reg[2] ;
  wire \gcc0.gc0.count_d1_reg[4] ;
  wire \gcc0.gc0.count_d1_reg[6] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [0:0]\gcc0.gc0.count_reg[8] ;
  wire \gfwd_mode.storage_data1_reg[31] ;
  wire mcpf_to_argen_tvalid;
  wire mm2s_to_tdf_tvalid;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire p_8_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire rpntr_n_10;
  wire rpntr_n_12;
  wire [3:0]v1_reg;

  design_1_axi_vfifo_ctrl_0_0_rd_fwft_10 \gr1.gr1_int.rfwft 
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_reg[8] (p_8_out),
        .\gfwd_mode.storage_data1_reg[31] (\gfwd_mode.storage_data1_reg[31] ),
        .mm2s_to_tdf_tvalid(mm2s_to_tdf_tvalid),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(out));
  design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0_11 \grss.rsts 
       (.E(p_8_out),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (rpntr_n_12),
        .\gc0.count_reg[8] (rpntr_n_10),
        .\gcc0.gc0.count_d1_reg[0] (\gcc0.gc0.count_d1_reg[0] ),
        .\gcc0.gc0.count_d1_reg[2] (\gcc0.gc0.count_d1_reg[2] ),
        .\gcc0.gc0.count_d1_reg[4] (\gcc0.gc0.count_d1_reg[4] ),
        .\gcc0.gc0.count_d1_reg[6] (\gcc0.gc0.count_d1_reg[6] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .v1_reg(v1_reg));
  design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0_12 rpntr
       (.E(p_8_out),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .aclk(aclk),
        .\gc0.count_d1_reg[7]_0 (\gc0.count_d1_reg[7] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_reg[8] (\gcc0.gc0.count_reg[8] ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .ram_empty_i_reg(rpntr_n_10),
        .ram_empty_i_reg_0(rpntr_n_12),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized1
   (out,
    Q_reg,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    \gpr1.dout_i_reg[0] ,
    E,
    we_bcnt,
    Q_reg_0,
    ram_empty_fb_i_reg,
    \gpr1.dout_i_reg[0]_0 ,
    \gc0.count_d1_reg[3] ,
    S,
    ram_full_fb_i_reg,
    m_axi_bready,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    awgen_to_mctf_tvalid,
    ram_full_fb_i_reg_0,
    m_axi_bvalid,
    Q,
    mem_init_done,
    mux4_out,
    \goreg_dm.dout_i_reg[0] ,
    Q_reg_1,
    ram_full_fb_i_reg_1,
    \gcc0.gc0.count_d1_reg[5] ,
    \gc0.count_reg[1] ,
    \gcc0.gc0.count_reg[5] );
  output [1:0]out;
  output Q_reg;
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output \gpr1.dout_i_reg[0] ;
  output [0:0]E;
  output we_bcnt;
  output Q_reg_0;
  output ram_empty_fb_i_reg;
  output [5:0]\gpr1.dout_i_reg[0]_0 ;
  output [3:0]\gc0.count_d1_reg[3] ;
  output [0:0]S;
  output ram_full_fb_i_reg;
  output m_axi_bready;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input awgen_to_mctf_tvalid;
  input ram_full_fb_i_reg_0;
  input m_axi_bvalid;
  input [1:0]Q;
  input mem_init_done;
  input [0:0]mux4_out;
  input \goreg_dm.dout_i_reg[0] ;
  input Q_reg_1;
  input ram_full_fb_i_reg_1;
  input [5:0]\gcc0.gc0.count_d1_reg[5] ;
  input \gc0.count_reg[1] ;
  input [2:0]\gcc0.gc0.count_reg[5] ;

  wire [0:0]E;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire [0:0]S;
  wire aclk;
  wire awgen_to_mctf_tvalid;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire \gc0.count_reg[1] ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5] ;
  wire [2:0]\gcc0.gc0.count_reg[5] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \gpr1.dout_i_reg[0] ;
  wire [5:0]\gpr1.dout_i_reg[0]_0 ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire [0:0]mux4_out;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire [1:0]out;
  wire p_2_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire ram_full_fb_i_reg_1;
  wire rpntr_n_0;
  wire we_bcnt;

  design_1_axi_vfifo_ctrl_0_0_rd_fwft_4 \gr1.gr1_int.rfwft 
       (.E(E),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .Q_reg_1(Q_reg_1),
        .aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(mem_init_done),
        .mux4_out(mux4_out),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(out),
        .ram_empty_fb_i_reg(p_2_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_0),
        .we_bcnt(we_bcnt));
  design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized1 \grss.rsts 
       (.aclk(aclk),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] (rpntr_n_0),
        .out(p_2_out));
  design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized1 rpntr
       (.E(E),
        .Q(Q),
        .S(S),
        .aclk(aclk),
        .\gc0.count_d1_reg[3]_0 (\gc0.count_d1_reg[3] ),
        .\gc0.count_reg[1]_0 (\gc0.count_reg[1] ),
        .\gcc0.gc0.count_d1_reg[5] (\gcc0.gc0.count_d1_reg[5] ),
        .\gcc0.gc0.count_reg[5] (\gcc0.gc0.count_reg[5] ),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0]_0 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(p_2_out),
        .ram_empty_fb_i_reg(rpntr_n_0),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg_1));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss
   (out,
    dm_rd_en,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ,
    aclk,
    comp0,
    p_19_out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    E,
    \gc0.count_reg[2] ,
    Q,
    curr_state_reg,
    \gpregsm1.curr_fwft_state_reg[1] ,
    \gcc0.gc0.count_reg[0] ,
    \gc0.count_d1_reg[0] );
  output out;
  output dm_rd_en;
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ;
  input aclk;
  input comp0;
  input p_19_out;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input [0:0]E;
  input \gc0.count_reg[2] ;
  input [1:0]Q;
  input curr_state_reg;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input [0:0]\gcc0.gc0.count_reg[0] ;
  input [0:0]\gc0.count_d1_reg[0] ;

  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire comp0;
  wire curr_state_reg;
  wire dm_rd_en;
  wire [0:0]\gc0.count_d1_reg[0] ;
  wire \gc0.count_reg[2] ;
  wire [0:0]\gcc0.gc0.count_reg[0] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire p_19_out;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  wire ram_empty_fb_i_i_1_n_0;
  (* DONT_TOUCH *) wire ram_empty_i;

  assign out = ram_empty_fb_i;
  LUT6 #(
    .INIT(64'h888A0000FFFF888A)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2 
       (.I0(p_19_out),
        .I1(ram_empty_fb_i),
        .I2(curr_state_reg),
        .I3(\gpregsm1.curr_fwft_state_reg[1] ),
        .I4(\gcc0.gc0.count_reg[0] ),
        .I5(\gc0.count_d1_reg[0] ),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ));
  LUT4 #(
    .INIT(16'h0100)) 
    \gpr1.dout_i[6]_i_1 
       (.I0(ram_empty_fb_i),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(E),
        .O(dm_rd_en));
  LUT6 #(
    .INIT(64'hFFFFFF2AFF2AFF2A)) 
    ram_empty_fb_i_i_1
       (.I0(ram_empty_fb_i),
        .I1(comp0),
        .I2(p_19_out),
        .I3(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .I4(E),
        .I5(\gc0.count_reg[2] ),
        .O(ram_empty_fb_i_i_1_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_empty_fb_i_i_1_n_0),
        .Q(ram_empty_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_empty_fb_i_i_1_n_0),
        .Q(ram_empty_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_181
   (out,
    ram_empty_fb_i_reg_0,
    aclk);
  output out;
  input ram_empty_fb_i_reg_0;
  input aclk;

  wire aclk;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  wire ram_empty_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_empty_i;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .Q(ram_empty_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .Q(ram_empty_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_191
   (out,
    ram_empty_fb_i_reg_0,
    aclk);
  output out;
  input ram_empty_fb_i_reg_0;
  input aclk;

  wire aclk;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  wire ram_empty_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_empty_i;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .Q(ram_empty_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .Q(ram_empty_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0
   (out,
    \gc0.count_d1_reg[0] ,
    \gc0.count_d1_reg[2] ,
    \gc0.count_d1_reg[4] ,
    \gc0.count_d1_reg[6] ,
    \gc0.count_d1_reg[8] ,
    v1_reg,
    \gcc0.gc0.count_d1_reg[6] ,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    E,
    ram_full_fb_i_reg);
  output out;
  input \gc0.count_d1_reg[0] ;
  input \gc0.count_d1_reg[2] ;
  input \gc0.count_d1_reg[4] ;
  input \gc0.count_d1_reg[6] ;
  input \gc0.count_d1_reg[8] ;
  input [1:0]v1_reg;
  input [2:0]\gcc0.gc0.count_d1_reg[6] ;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input [0:0]E;
  input ram_full_fb_i_reg;

  wire [0:0]E;
  wire aclk;
  wire c1_n_0;
  wire comp1;
  wire \gc0.count_d1_reg[0] ;
  wire \gc0.count_d1_reg[2] ;
  wire \gc0.count_d1_reg[4] ;
  wire \gc0.count_d1_reg[6] ;
  wire \gc0.count_d1_reg[8] ;
  wire [2:0]\gcc0.gc0.count_d1_reg[6] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_full_fb_i_reg;
  wire [1:0]v1_reg;

  assign out = ram_empty_fb_i;
  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_1 c1
       (.E(E),
        .comp1(comp1),
        .\gc0.count_d1_reg[0] (\gc0.count_d1_reg[0] ),
        .\gc0.count_d1_reg[2] (\gc0.count_d1_reg[2] ),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gc0.count_d1_reg[6] (\gc0.count_d1_reg[6] ),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(ram_empty_fb_i),
        .ram_empty_i_reg(c1_n_0),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_2 c2
       (.comp1(comp1),
        .\gcc0.gc0.count_d1_reg[6] (\gcc0.gc0.count_d1_reg[6] ),
        .v1_reg(v1_reg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(c1_n_0),
        .Q(ram_empty_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(c1_n_0),
        .Q(ram_empty_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0_11
   (out,
    \gcc0.gc0.count_d1_reg[0] ,
    \gcc0.gc0.count_d1_reg[2] ,
    \gcc0.gc0.count_d1_reg[4] ,
    \gcc0.gc0.count_d1_reg[6] ,
    \gc0.count_d1_reg[8] ,
    v1_reg,
    \gc0.count_reg[8] ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    aclk,
    E,
    mcpf_to_argen_tvalid,
    ram_full_fb_i_reg);
  output out;
  input \gcc0.gc0.count_d1_reg[0] ;
  input \gcc0.gc0.count_d1_reg[2] ;
  input \gcc0.gc0.count_d1_reg[4] ;
  input \gcc0.gc0.count_d1_reg[6] ;
  input \gc0.count_d1_reg[8] ;
  input [3:0]v1_reg;
  input \gc0.count_reg[8] ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input aclk;
  input [0:0]E;
  input mcpf_to_argen_tvalid;
  input ram_full_fb_i_reg;

  wire [0:0]E;
  wire aclk;
  wire c1_n_0;
  wire comp1;
  wire \gc0.count_d1_reg[8] ;
  wire \gc0.count_reg[8] ;
  wire \gcc0.gc0.count_d1_reg[0] ;
  wire \gcc0.gc0.count_d1_reg[2] ;
  wire \gcc0.gc0.count_d1_reg[4] ;
  wire \gcc0.gc0.count_d1_reg[6] ;
  wire mcpf_to_argen_tvalid;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_full_fb_i_reg;
  wire [3:0]v1_reg;

  assign out = ram_empty_fb_i;
  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_13 c1
       (.E(E),
        .comp1(comp1),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[0] (\gcc0.gc0.count_d1_reg[0] ),
        .\gcc0.gc0.count_d1_reg[2] (\gcc0.gc0.count_d1_reg[2] ),
        .\gcc0.gc0.count_d1_reg[4] (\gcc0.gc0.count_d1_reg[4] ),
        .\gcc0.gc0.count_d1_reg[6] (\gcc0.gc0.count_d1_reg[6] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(ram_empty_fb_i),
        .ram_empty_i_reg(c1_n_0),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_14 c2
       (.comp1(comp1),
        .\gc0.count_reg[8] (\gc0.count_reg[8] ),
        .v1_reg(v1_reg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(c1_n_0),
        .Q(ram_empty_fb_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(c1_n_0),
        .Q(ram_empty_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized1
   (out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ,
    aclk);
  output out;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  input aclk;

  wire aclk;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .Q(ram_empty_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .Q(ram_empty_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo
   (out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ,
    \gcc0.gc0.count_d1_reg[5] ,
    \goreg_dm.dout_i_reg[0] ,
    Q,
    aclk);
  output out;
  output [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ;
  output \gcc0.gc0.count_d1_reg[5] ;
  output \goreg_dm.dout_i_reg[0] ;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire aclk;
  wire dest_rst;
  wire \gcc0.gc0.count_d1_reg[5] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0 ;
  wire [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d3;
  wire [3:2]sckt_wr_rst_cc;
  wire wr_rst_busy_i;

  assign out = rst_d3;
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gc0.count_d1[5]_i_1 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .O(\gcc0.gc0.count_d1_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \goreg_dm.dout_i[0]_i_2 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .O(\goreg_dm.dout_i_reg[0] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i),
        .Q(rst_d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .Q(rst_d2),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \grstd1.grst_full.grst_f.rst_d3_i_1__0 
       (.I0(rst_d2),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .O(\grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0 ),
        .Q(rst_d3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(dest_rst),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .Q(sckt_wr_rst_cc[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(sckt_wr_rst_cc[2]),
        .Q(sckt_wr_rst_cc[3]),
        .R(1'b0));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "5" *) 
  (* INIT = "1" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst 
       (.dest_clk(aclk),
        .dest_rst(dest_rst),
        .src_rst(Q));
  LUT4 #(
    .INIT(16'hFFFE)) 
    wr_rst_busy_i_inferred_i_1__0
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I2(sckt_wr_rst_cc[3]),
        .I3(sckt_wr_rst_cc[2]),
        .O(wr_rst_busy_i));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0
   (out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ,
    \goreg_bm.dout_i_reg[32] ,
    SR,
    Q,
    aclk,
    \gpregsm1.curr_fwft_state_reg[1] ,
    m_axi_wready);
  output out;
  output [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[32] ;
  output [0:0]SR;
  input [0:0]Q;
  input aclk;
  input [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input m_axi_wready;

  wire [0:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire dest_rst;
  wire [0:0]\goreg_bm.dout_i_reg[32] ;
  wire [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire \grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0 ;
  wire m_axi_wready;
  wire [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3] ;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d3;
  wire wr_rst_busy_i;

  assign out = rst_d3;
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h10100010)) 
    \goreg_bm.dout_i[32]_i_1 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I2(\gpregsm1.curr_fwft_state_reg[1] [1]),
        .I3(\gpregsm1.curr_fwft_state_reg[1] [0]),
        .I4(m_axi_wready),
        .O(\goreg_bm.dout_i_reg[32] ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gpregsm1.curr_fwft_state[1]_i_1__2 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .O(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i),
        .Q(rst_d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .Q(rst_d2),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \grstd1.grst_full.grst_f.rst_d3_i_1__2 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I2(rst_d2),
        .O(\grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0 ),
        .Q(rst_d3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(dest_rst),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2] ),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3] ),
        .R(1'b0));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "5" *) 
  (* INIT = "1" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6 \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst 
       (.dest_clk(aclk),
        .dest_rst(dest_rst),
        .src_rst(Q));
  LUT4 #(
    .INIT(16'hFFFE)) 
    wr_rst_busy_i_inferred_i_1__2
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2] ),
        .I3(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3] ),
        .O(wr_rst_busy_i));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0__xdcDup__1
   (out,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    Q,
    ENB_I,
    \wr_rst_reg_reg[15] ,
    aclk,
    ENB_dly_D,
    ram_empty_fb_i_reg,
    p_8_out);
  output out;
  output \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  output [1:0]Q;
  output ENB_I;
  input [0:0]\wr_rst_reg_reg[15] ;
  input aclk;
  input ENB_dly_D;
  input ram_empty_fb_i_reg;
  input p_8_out;

  wire ENB_I;
  wire ENB_dly_D;
  wire [1:0]Q;
  wire aclk;
  wire dest_rst;
  wire \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  wire p_8_out;
  wire ram_empty_fb_i_reg;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d3;
  wire [3:2]sckt_wr_rst_cc;
  wire wr_rst_busy_i;
  wire [0:0]\wr_rst_reg_reg[15] ;

  assign out = rst_d3;
  LUT5 #(
    .INIT(32'hAAABAAAA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1 
       (.I0(ENB_dly_D),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(ram_empty_fb_i_reg),
        .I4(p_8_out),
        .O(ENB_I));
  LUT2 #(
    .INIT(4'hE)) 
    \gpregsm1.curr_fwft_state[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\grstd1.grst_full.grst_f.rst_d3_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i),
        .Q(rst_d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .Q(rst_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDSE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d2),
        .Q(rst_d3),
        .S(\grstd1.grst_full.grst_f.rst_d3_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(dest_rst),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(sckt_wr_rst_cc[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(sckt_wr_rst_cc[2]),
        .Q(sckt_wr_rst_cc[3]),
        .R(1'b0));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "5" *) 
  (* INIT = "1" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9 \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst 
       (.dest_clk(aclk),
        .dest_rst(dest_rst),
        .src_rst(\wr_rst_reg_reg[15] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    wr_rst_busy_i_inferred_i_1__4
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(sckt_wr_rst_cc[2]),
        .I3(sckt_wr_rst_cc[3]),
        .O(wr_rst_busy_i));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__1
   (out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ,
    ram_full_i_reg,
    \gcc0.gc0.count_d1_reg[3] ,
    \goreg_dm.dout_i_reg[40] ,
    Q,
    aclk,
    ram_full_fb_i_reg,
    p_8_out,
    \gc0.count_d1_reg[2] ,
    \gc0.count_d1_reg[3] ,
    \gpregsm1.curr_fwft_state_reg[1] ,
    m_axi_arready);
  output out;
  output [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ;
  output ram_full_i_reg;
  output \gcc0.gc0.count_d1_reg[3] ;
  output [0:0]\goreg_dm.dout_i_reg[40] ;
  input [0:0]Q;
  input aclk;
  input ram_full_fb_i_reg;
  input p_8_out;
  input \gc0.count_d1_reg[2] ;
  input \gc0.count_d1_reg[3] ;
  input [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input m_axi_arready;

  wire [0:0]Q;
  wire aclk;
  wire dest_rst;
  wire \gc0.count_d1_reg[2] ;
  wire \gc0.count_d1_reg[3] ;
  wire \gcc0.gc0.count_d1_reg[3] ;
  wire [0:0]\goreg_dm.dout_i_reg[40] ;
  wire [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire \grstd1.grst_full.grst_f.rst_d3_i_1__3_n_0 ;
  wire m_axi_arready;
  wire [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3] ;
  wire p_8_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d3;
  wire wr_rst_busy_i;

  assign out = rst_d3;
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gc0.count_d1[3]_i_1__1 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .O(\gcc0.gc0.count_d1_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h10100010)) 
    \goreg_dm.dout_i[40]_i_1__0 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I2(\gpregsm1.curr_fwft_state_reg[1] [1]),
        .I3(\gpregsm1.curr_fwft_state_reg[1] [0]),
        .I4(m_axi_arready),
        .O(\goreg_dm.dout_i_reg[40] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i),
        .Q(rst_d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .Q(rst_d2),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \grstd1.grst_full.grst_f.rst_d3_i_1__3 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I2(rst_d2),
        .O(\grstd1.grst_full.grst_f.rst_d3_i_1__3_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_i_1__3_n_0 ),
        .Q(rst_d3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(dest_rst),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2] ),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3] ),
        .R(1'b0));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "5" *) 
  (* INIT = "1" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7 \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst 
       (.dest_clk(aclk),
        .dest_rst(dest_rst),
        .src_rst(Q));
  LUT6 #(
    .INIT(64'hFFFFFFFFBABAAABA)) 
    ram_full_fb_i_i_1__4
       (.I0(\gcc0.gc0.count_d1_reg[3] ),
        .I1(rst_d3),
        .I2(ram_full_fb_i_reg),
        .I3(p_8_out),
        .I4(\gc0.count_d1_reg[2] ),
        .I5(\gc0.count_d1_reg[3] ),
        .O(ram_full_i_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    wr_rst_busy_i_inferred_i_1__3
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2] ),
        .I3(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3] ),
        .O(wr_rst_busy_i));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__2
   (out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ,
    ram_full_i_reg,
    \gcc0.gc0.count_d1_reg[3] ,
    \goreg_dm.dout_i_reg[40] ,
    Q,
    aclk,
    ram_full_fb_i_reg,
    p_8_out,
    \gc0.count_d1_reg[2] ,
    \gc0.count_d1_reg[3] ,
    \gpregsm1.curr_fwft_state_reg[1] ,
    m_axi_awready);
  output out;
  output [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ;
  output ram_full_i_reg;
  output \gcc0.gc0.count_d1_reg[3] ;
  output [0:0]\goreg_dm.dout_i_reg[40] ;
  input [0:0]Q;
  input aclk;
  input ram_full_fb_i_reg;
  input p_8_out;
  input \gc0.count_d1_reg[2] ;
  input \gc0.count_d1_reg[3] ;
  input [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input m_axi_awready;

  wire [0:0]Q;
  wire aclk;
  wire dest_rst;
  wire \gc0.count_d1_reg[2] ;
  wire \gc0.count_d1_reg[3] ;
  wire \gcc0.gc0.count_d1_reg[3] ;
  wire [0:0]\goreg_dm.dout_i_reg[40] ;
  wire [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire \grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0 ;
  wire m_axi_awready;
  wire [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ;
  wire p_8_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d3;
  wire [3:2]sckt_wr_rst_cc;
  wire wr_rst_busy_i;

  assign out = rst_d3;
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gc0.count_d1[3]_i_1__0 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .O(\gcc0.gc0.count_d1_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h10100010)) 
    \goreg_dm.dout_i[40]_i_1 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I2(\gpregsm1.curr_fwft_state_reg[1] [1]),
        .I3(\gpregsm1.curr_fwft_state_reg[1] [0]),
        .I4(m_axi_awready),
        .O(\goreg_dm.dout_i_reg[40] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i),
        .Q(rst_d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .Q(rst_d2),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \grstd1.grst_full.grst_f.rst_d3_i_1__1 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I2(rst_d2),
        .O(\grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0 ),
        .Q(rst_d3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(dest_rst),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .Q(sckt_wr_rst_cc[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(sckt_wr_rst_cc[2]),
        .Q(sckt_wr_rst_cc[3]),
        .R(1'b0));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "5" *) 
  (* INIT = "1" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5 \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst 
       (.dest_clk(aclk),
        .dest_rst(dest_rst),
        .src_rst(Q));
  LUT6 #(
    .INIT(64'hFFFFFFFFBABAAABA)) 
    ram_full_fb_i_i_1__2
       (.I0(\gcc0.gc0.count_d1_reg[3] ),
        .I1(rst_d3),
        .I2(ram_full_fb_i_reg),
        .I3(p_8_out),
        .I4(\gc0.count_d1_reg[2] ),
        .I5(\gc0.count_d1_reg[3] ),
        .O(ram_full_i_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    wr_rst_busy_i_inferred_i_1__1
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I2(sckt_wr_rst_cc[2]),
        .I3(sckt_wr_rst_cc[3]),
        .O(wr_rst_busy_i));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__3
   (out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ,
    E,
    \gcc0.gc0.count_d1_reg[3] ,
    Q,
    aclk,
    \gpregsm1.curr_fwft_state_reg[1] ,
    curr_state_reg);
  output out;
  output [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ;
  output [0:0]E;
  output \gcc0.gc0.count_d1_reg[3] ;
  input [0:0]Q;
  input aclk;
  input [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input curr_state_reg;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire curr_state_reg;
  wire dest_rst;
  wire \gcc0.gc0.count_d1_reg[3] ;
  wire [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire \grstd1.grst_full.grst_f.rst_d3_i_1_n_0 ;
  wire [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d3;
  wire [3:2]sckt_wr_rst_cc;
  wire wr_rst_busy_i;

  assign out = rst_d3;
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gc0.count_d1[3]_i_1 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .O(\gcc0.gc0.count_d1_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h10100010)) 
    \goreg_dm.dout_i[6]_i_1 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I2(\gpregsm1.curr_fwft_state_reg[1] [1]),
        .I3(\gpregsm1.curr_fwft_state_reg[1] [0]),
        .I4(curr_state_reg),
        .O(E));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i),
        .Q(rst_d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .Q(rst_d2),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \grstd1.grst_full.grst_f.rst_d3_i_1 
       (.I0(rst_d2),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .O(\grstd1.grst_full.grst_f.rst_d3_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_i_1_n_0 ),
        .Q(rst_d3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(dest_rst),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .Q(sckt_wr_rst_cc[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(sckt_wr_rst_cc[2]),
        .Q(sckt_wr_rst_cc[3]),
        .R(1'b0));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "5" *) 
  (* INIT = "1" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8 \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst 
       (.dest_clk(aclk),
        .dest_rst(dest_rst),
        .src_rst(Q));
  LUT4 #(
    .INIT(16'hFFFE)) 
    wr_rst_busy_i_inferred_i_1
       (.I0(sckt_wr_rst_cc[2]),
        .I1(sckt_wr_rst_cc[3]),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I3(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .O(wr_rst_busy_i));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_axi_vfifo_ctrl_0_0_rom__parameterized0
   (Q,
    \wr_rst_reg_reg[1] ,
    D,
    aclk);
  output [1:0]Q;
  input [0:0]\wr_rst_reg_reg[1] ;
  input [1:0]D;
  input aclk;

  wire [1:0]D;
  wire [1:0]Q;
  wire aclk;
  wire [0:0]\wr_rst_reg_reg[1] ;

  FDRE \greg_out.QSPO_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(\wr_rst_reg_reg[1] ));
  FDRE \greg_out.QSPO_reg[24] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(\wr_rst_reg_reg[1] ));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_axi_vfifo_ctrl_0_0_rom__parameterized0_128
   (Q,
    \wr_rst_reg_reg[1] ,
    D,
    aclk);
  output [1:0]Q;
  input [0:0]\wr_rst_reg_reg[1] ;
  input [1:0]D;
  input aclk;

  wire [1:0]D;
  wire [1:0]Q;
  wire aclk;
  wire [0:0]\wr_rst_reg_reg[1] ;

  FDRE \greg_out.QSPO_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(\wr_rst_reg_reg[1] ));
  FDRE \greg_out.QSPO_reg[24] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(\wr_rst_reg_reg[1] ));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_axi_vfifo_ctrl_0_0_rom__parameterized2
   (D,
    Q,
    \gfwd_mode.storage_data1_reg[45] ,
    aclk);
  output [0:0]D;
  input [0:0]Q;
  input \gfwd_mode.storage_data1_reg[45] ;
  input aclk;

  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire \gfwd_mode.storage_data1_reg[45] ;

  FDRE \greg_out.QSPO_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45] ),
        .Q(D),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_axi_vfifo_ctrl_0_0_rom__parameterized2_30
   (D,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    aclk,
    \gfwd_mode.storage_data1_reg[0]_0 );
  output [1:0]D;
  input [0:0]Q;
  input \gfwd_mode.storage_data1_reg[0] ;
  input aclk;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;

  wire [1:0]D;
  wire [0:0]Q;
  wire aclk;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;

  FDRE \greg_out.QSPO_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(D[1]),
        .R(Q));
  FDRE \greg_out.QSPO_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 ),
        .Q(D[0]),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_axi_vfifo_ctrl_0_0_rom__parameterized3
   (D,
    Q,
    ADDRA,
    aclk);
  output [0:0]D;
  input [0:0]Q;
  input [0:0]ADDRA;
  input aclk;

  wire [0:0]ADDRA;
  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;

  FDRE \greg_out.QSPO_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(ADDRA),
        .Q(D),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_57
   (D,
    \wr_rst_reg_reg[1] ,
    Q,
    aclk);
  output [0:0]D;
  input [0:0]\wr_rst_reg_reg[1] ;
  input [0:0]Q;
  input aclk;

  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]\wr_rst_reg_reg[1] ;

  FDRE \greg_out.QSPO_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q),
        .Q(D),
        .R(\wr_rst_reg_reg[1] ));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_83
   (pf_thresh_dly_reg_r,
    Q,
    aclk);
  output pf_thresh_dly_reg_r;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire aclk;
  wire pf_thresh_dly_reg_r;

  FDRE \greg_out.QSPO_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(pf_thresh_dly_reg_r),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_axi_vfifo_ctrl_0_0_rom__parameterized5
   (D,
    \wr_rst_reg_reg[1] ,
    \gfwd_mode.storage_data1_reg[0] ,
    aclk);
  output [0:0]D;
  input [0:0]\wr_rst_reg_reg[1] ;
  input \gfwd_mode.storage_data1_reg[0] ;
  input aclk;

  wire [0:0]D;
  wire aclk;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\wr_rst_reg_reg[1] ;

  FDRE \greg_out.QSPO_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(D),
        .R(\wr_rst_reg_reg[1] ));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_axi_vfifo_ctrl_0_0_rom__parameterized5_81
   (D,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    aclk,
    \gfwd_mode.storage_data1_reg[0]_0 );
  output [1:0]D;
  input [0:0]Q;
  input \gfwd_mode.storage_data1_reg[0] ;
  input aclk;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;

  wire [1:0]D;
  wire [0:0]Q;
  wire aclk;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;

  FDRE \greg_out.QSPO_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(D[1]),
        .R(Q));
  FDRE \greg_out.QSPO_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 ),
        .Q(D[0]),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram
   (DOA,
    wr_data_gcnt,
    aclk,
    \gpfs.prog_full_i_reg ,
    DIA,
    ADDRC,
    ADDRD,
    mem_init_done_reg,
    Q_reg);
  output [0:0]DOA;
  output [2:0]wr_data_gcnt;
  input aclk;
  input \gpfs.prog_full_i_reg ;
  input [0:0]DIA;
  input [0:0]ADDRC;
  input [0:0]ADDRD;
  input mem_init_done_reg;
  input Q_reg;

  wire [0:0]ADDRC;
  wire [0:0]ADDRD;
  wire [0:0]DIA;
  wire [0:0]DOA;
  wire Q_reg;
  wire aclk;
  wire \gpfs.prog_full_i_reg ;
  wire mem_init_done_reg;
  wire ram_reg_0_1_0_3_n_0;
  wire ram_reg_0_1_0_3_n_2;
  wire ram_reg_0_1_0_3_n_3;
  wire [2:0]wr_data_gcnt;
  wire [1:0]NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_3
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA({wr_data_gcnt[0],DIA}),
        .DIB(wr_data_gcnt[2:1]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_1_0_3_n_0,DOA}),
        .DOB({ram_reg_0_1_0_3_n_2,ram_reg_0_1_0_3_n_3}),
        .DOC(NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(\gpfs.prog_full_i_reg ));
  LUT4 #(
    .INIT(16'h8A20)) 
    ram_reg_0_1_0_3_i_2
       (.I0(mem_init_done_reg),
        .I1(Q_reg),
        .I2(DOA),
        .I3(ram_reg_0_1_0_3_n_0),
        .O(wr_data_gcnt[0]));
  LUT6 #(
    .INIT(64'hA2AAAAAA08000000)) 
    ram_reg_0_1_0_3_i_4
       (.I0(mem_init_done_reg),
        .I1(ram_reg_0_1_0_3_n_0),
        .I2(Q_reg),
        .I3(DOA),
        .I4(ram_reg_0_1_0_3_n_3),
        .I5(ram_reg_0_1_0_3_n_2),
        .O(wr_data_gcnt[2]));
  LUT5 #(
    .INIT(32'hA2AA0800)) 
    ram_reg_0_1_0_3_i_5
       (.I0(mem_init_done_reg),
        .I1(DOA),
        .I2(Q_reg),
        .I3(ram_reg_0_1_0_3_n_0),
        .I4(ram_reg_0_1_0_3_n_3),
        .O(wr_data_gcnt[1]));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram_155
   (DOA,
    DIB,
    aclk,
    we_mm2s_valid,
    Q,
    mem_init_done_reg,
    reset_addr);
  output [1:0]DOA;
  output [1:0]DIB;
  input aclk;
  input we_mm2s_valid;
  input [0:0]Q;
  input mem_init_done_reg;
  input reset_addr;

  wire [1:0]DIB;
  wire [1:0]DOA;
  wire [0:0]Q;
  wire aclk;
  wire mem_init_done_reg;
  wire ram_reg_0_1_0_3_i_2__0_n_0;
  wire ram_reg_0_1_0_3_n_2;
  wire ram_reg_0_1_0_3_n_3;
  wire reset_addr;
  wire we_mm2s_valid;
  wire wr_addr_mm2s_cnt;
  wire [0:0]wr_data_mm2s_cnt;
  wire [1:0]NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_3
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,Q}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,Q}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,Q}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_mm2s_cnt}),
        .DIA({ram_reg_0_1_0_3_i_2__0_n_0,wr_data_mm2s_cnt}),
        .DIB(DIB),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(DOA),
        .DOB({ram_reg_0_1_0_3_n_2,ram_reg_0_1_0_3_n_3}),
        .DOC(NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_mm2s_valid));
  LUT3 #(
    .INIT(8'h60)) 
    ram_reg_0_1_0_3_i_2__0
       (.I0(DOA[1]),
        .I1(DOA[0]),
        .I2(mem_init_done_reg),
        .O(ram_reg_0_1_0_3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_3_i_3__0
       (.I0(mem_init_done_reg),
        .I1(DOA[0]),
        .O(wr_data_mm2s_cnt));
  LUT5 #(
    .INIT(32'h7F800000)) 
    ram_reg_0_1_0_3_i_4__0
       (.I0(DOA[1]),
        .I1(DOA[0]),
        .I2(ram_reg_0_1_0_3_n_3),
        .I3(ram_reg_0_1_0_3_n_2),
        .I4(mem_init_done_reg),
        .O(DIB[1]));
  LUT4 #(
    .INIT(16'h2A80)) 
    ram_reg_0_1_0_3_i_5__0
       (.I0(mem_init_done_reg),
        .I1(DOA[0]),
        .I2(DOA[1]),
        .I3(ram_reg_0_1_0_3_n_3),
        .O(DIB[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_3_i_6__0
       (.I0(Q),
        .I1(mem_init_done_reg),
        .I2(reset_addr),
        .O(wr_addr_mm2s_cnt));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram_156
   (Q_reg,
    aclk,
    \gpfs.prog_full_i_reg ,
    wr_data_gcnt,
    Q,
    ADDRD,
    DIB,
    mm2s_trans_last_arb,
    DOA,
    mem_init_done_reg);
  output Q_reg;
  input aclk;
  input \gpfs.prog_full_i_reg ;
  input [3:0]wr_data_gcnt;
  input [0:0]Q;
  input [0:0]ADDRD;
  input [1:0]DIB;
  input mm2s_trans_last_arb;
  input [1:0]DOA;
  input mem_init_done_reg;

  wire [0:0]ADDRD;
  wire [1:0]DIB;
  wire [1:0]DOA;
  wire [0:0]Q;
  wire Q_i_4_n_0;
  wire Q_reg;
  wire aclk;
  wire \gpfs.prog_full_i_reg ;
  wire mem_init_done_reg;
  wire mm2s_trans_last_arb;
  wire [3:0]rd_data_mm2s_gcnt;
  wire [3:0]wr_data_gcnt;
  wire [1:0]NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED;

  LUT5 #(
    .INIT(32'hF6FFFFF6)) 
    Q_i_2
       (.I0(DIB[1]),
        .I1(rd_data_mm2s_gcnt[3]),
        .I2(Q_i_4_n_0),
        .I3(rd_data_mm2s_gcnt[2]),
        .I4(DIB[0]),
        .O(Q_reg));
  LUT6 #(
    .INIT(64'hFD7FFFFFDFF7DDDD)) 
    Q_i_4
       (.I0(mm2s_trans_last_arb),
        .I1(rd_data_mm2s_gcnt[0]),
        .I2(DOA[1]),
        .I3(DOA[0]),
        .I4(mem_init_done_reg),
        .I5(rd_data_mm2s_gcnt[1]),
        .O(Q_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_3
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,Q}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,Q}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,Q}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(wr_data_gcnt[1:0]),
        .DIB(wr_data_gcnt[3:2]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_mm2s_gcnt[1:0]),
        .DOB(rd_data_mm2s_gcnt[3:2]),
        .DOC(NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(\gpfs.prog_full_i_reg ));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0
   (DI,
    sdpo_int,
    S,
    \gfwd_mode.storage_data1_reg[65] ,
    WR_DATA,
    \gfwd_mode.storage_data1_reg[66] ,
    \gfwd_mode.storage_data1_reg[66]_0 ,
    \gfwd_mode.storage_data1_reg[66]_1 ,
    \gfwd_mode.storage_data1_reg[66]_2 ,
    D_0,
    rom_rd_addr_int_1,
    \gfwd_mode.storage_data1_reg[66]_3 ,
    \gfwd_mode.storage_data1_reg[66]_4 ,
    D,
    ram_init_done_i_reg_rep,
    \init_addr_reg[0] ,
    CO,
    s_axis_tvalid_wr_in_i,
    O,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    \gfwd_mode.storage_data1_reg[0]_3 ,
    \gfwd_mode.storage_data1_reg[0]_4 ,
    \gfwd_mode.storage_data1_reg[0]_5 ,
    ADDRD,
    storage_data1,
    aclk,
    we_int);
  output [1:0]DI;
  output [31:0]sdpo_int;
  output [3:0]S;
  output [0:0]\gfwd_mode.storage_data1_reg[65] ;
  output [29:0]WR_DATA;
  output [2:0]\gfwd_mode.storage_data1_reg[66] ;
  output [3:0]\gfwd_mode.storage_data1_reg[66]_0 ;
  output [2:0]\gfwd_mode.storage_data1_reg[66]_1 ;
  output [3:0]\gfwd_mode.storage_data1_reg[66]_2 ;
  output [0:0]D_0;
  output rom_rd_addr_int_1;
  output [0:0]\gfwd_mode.storage_data1_reg[66]_3 ;
  output [2:0]\gfwd_mode.storage_data1_reg[66]_4 ;
  input [0:0]D;
  input ram_init_done_i_reg_rep;
  input \init_addr_reg[0] ;
  input [0:0]CO;
  input s_axis_tvalid_wr_in_i;
  input [3:0]O;
  input [3:0]\gfwd_mode.storage_data1_reg[0] ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  input [0:0]ADDRD;
  input [0:0]storage_data1;
  input aclk;
  input we_int;

  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [0:0]D_0;
  wire [3:0]O;
  wire [3:0]S;
  wire [29:0]WR_DATA;
  wire aclk;
  wire \gfwd_mode.storage_data1[65]_i_2_n_0 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[65] ;
  wire [2:0]\gfwd_mode.storage_data1_reg[66] ;
  wire [3:0]\gfwd_mode.storage_data1_reg[66]_0 ;
  wire [2:0]\gfwd_mode.storage_data1_reg[66]_1 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[66]_2 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[66]_3 ;
  wire [2:0]\gfwd_mode.storage_data1_reg[66]_4 ;
  wire \init_addr_reg[0] ;
  wire ram_init_done_i_reg_rep;
  wire rom_rd_addr_int_1;
  wire s_axis_tvalid_wr_in_i;
  wire [31:0]sdpo_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \gfwd_mode.storage_data1[65]_i_1 
       (.I0(sdpo_int[4]),
        .I1(sdpo_int[3]),
        .I2(sdpo_int[2]),
        .I3(sdpo_int[5]),
        .I4(sdpo_int[6]),
        .I5(\gfwd_mode.storage_data1[65]_i_2_n_0 ),
        .O(\gfwd_mode.storage_data1_reg[65] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \gfwd_mode.storage_data1[65]_i_2 
       (.I0(sdpo_int[10]),
        .I1(sdpo_int[11]),
        .I2(sdpo_int[7]),
        .I3(sdpo_int[8]),
        .I4(sdpo_int[9]),
        .O(\gfwd_mode.storage_data1[65]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    \gin_reg.wr_pntr_pf_dly[9]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(ADDRD),
        .I4(sdpo_int[24]),
        .O(D_0));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_1
       (.I0(sdpo_int[16]),
        .I1(\init_addr_reg[0] ),
        .I2(ram_init_done_i_reg_rep),
        .I3(D),
        .I4(sdpo_int[17]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h8A80)) 
    pntr_rchd_end_addr0_carry__0_i_2__3
       (.I0(sdpo_int[15]),
        .I1(D),
        .I2(ram_init_done_i_reg_rep),
        .I3(\init_addr_reg[0] ),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_3
       (.I0(sdpo_int[16]),
        .I1(sdpo_int[17]),
        .I2(D),
        .I3(ram_init_done_i_reg_rep),
        .I4(\init_addr_reg[0] ),
        .O(\gfwd_mode.storage_data1_reg[66]_2 [3]));
  LUT5 #(
    .INIT(32'h28222888)) 
    pntr_rchd_end_addr0_carry__0_i_4
       (.I0(sdpo_int[14]),
        .I1(sdpo_int[15]),
        .I2(D),
        .I3(ram_init_done_i_reg_rep),
        .I4(\init_addr_reg[0] ),
        .O(\gfwd_mode.storage_data1_reg[66]_2 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry__0_i_5
       (.I0(sdpo_int[12]),
        .I1(sdpo_int[13]),
        .O(\gfwd_mode.storage_data1_reg[66]_2 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry__0_i_6
       (.I0(sdpo_int[10]),
        .I1(sdpo_int[11]),
        .O(\gfwd_mode.storage_data1_reg[66]_2 [0]));
  LUT2 #(
    .INIT(4'hE)) 
    pntr_rchd_end_addr0_carry__1_i_1
       (.I0(sdpo_int[22]),
        .I1(sdpo_int[23]),
        .O(\gfwd_mode.storage_data1_reg[66]_1 [2]));
  LUT5 #(
    .INIT(32'hFFFF02A2)) 
    pntr_rchd_end_addr0_carry__1_i_2
       (.I0(sdpo_int[20]),
        .I1(\init_addr_reg[0] ),
        .I2(ram_init_done_i_reg_rep),
        .I3(D),
        .I4(sdpo_int[21]),
        .O(\gfwd_mode.storage_data1_reg[66]_1 [1]));
  LUT5 #(
    .INIT(32'hE0EEE000)) 
    pntr_rchd_end_addr0_carry__1_i_3
       (.I0(sdpo_int[18]),
        .I1(sdpo_int[19]),
        .I2(D),
        .I3(ram_init_done_i_reg_rep),
        .I4(\init_addr_reg[0] ),
        .O(\gfwd_mode.storage_data1_reg[66]_1 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    pntr_rchd_end_addr0_carry__1_i_4
       (.I0(sdpo_int[24]),
        .I1(sdpo_int[25]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h1)) 
    pntr_rchd_end_addr0_carry__1_i_5
       (.I0(sdpo_int[22]),
        .I1(sdpo_int[23]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h00009A95)) 
    pntr_rchd_end_addr0_carry__1_i_6
       (.I0(sdpo_int[20]),
        .I1(D),
        .I2(ram_init_done_i_reg_rep),
        .I3(\init_addr_reg[0] ),
        .I4(sdpo_int[21]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__1_i_7
       (.I0(sdpo_int[18]),
        .I1(sdpo_int[19]),
        .I2(D),
        .I3(ram_init_done_i_reg_rep),
        .I4(\init_addr_reg[0] ),
        .O(S[0]));
  LUT2 #(
    .INIT(4'hE)) 
    pntr_rchd_end_addr0_carry__2_i_1
       (.I0(sdpo_int[30]),
        .I1(sdpo_int[31]),
        .O(\gfwd_mode.storage_data1_reg[66]_4 [2]));
  LUT2 #(
    .INIT(4'hE)) 
    pntr_rchd_end_addr0_carry__2_i_2
       (.I0(sdpo_int[28]),
        .I1(sdpo_int[29]),
        .O(\gfwd_mode.storage_data1_reg[66]_4 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    pntr_rchd_end_addr0_carry__2_i_3
       (.I0(sdpo_int[26]),
        .I1(sdpo_int[27]),
        .O(\gfwd_mode.storage_data1_reg[66]_4 [0]));
  LUT2 #(
    .INIT(4'h1)) 
    pntr_rchd_end_addr0_carry__2_i_4
       (.I0(sdpo_int[30]),
        .I1(sdpo_int[31]),
        .O(\gfwd_mode.storage_data1_reg[66] [2]));
  LUT2 #(
    .INIT(4'h1)) 
    pntr_rchd_end_addr0_carry__2_i_5
       (.I0(sdpo_int[28]),
        .I1(sdpo_int[29]),
        .O(\gfwd_mode.storage_data1_reg[66] [1]));
  LUT2 #(
    .INIT(4'h1)) 
    pntr_rchd_end_addr0_carry__2_i_6
       (.I0(sdpo_int[26]),
        .I1(sdpo_int[27]),
        .O(\gfwd_mode.storage_data1_reg[66] [0]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_1
       (.I0(sdpo_int[2]),
        .I1(sdpo_int[3]),
        .O(\gfwd_mode.storage_data1_reg[66]_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_2
       (.I0(sdpo_int[8]),
        .I1(sdpo_int[9]),
        .O(\gfwd_mode.storage_data1_reg[66]_0 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_3
       (.I0(sdpo_int[6]),
        .I1(sdpo_int[7]),
        .O(\gfwd_mode.storage_data1_reg[66]_0 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_4
       (.I0(sdpo_int[4]),
        .I1(sdpo_int[5]),
        .O(\gfwd_mode.storage_data1_reg[66]_0 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    pntr_rchd_end_addr0_carry_i_5__3
       (.I0(sdpo_int[3]),
        .I1(sdpo_int[2]),
        .O(\gfwd_mode.storage_data1_reg[66]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_0_i_3
       (.I0(storage_data1),
        .I1(ram_init_done_i_reg_rep),
        .I2(\init_addr_reg[0] ),
        .O(rom_rd_addr_int_1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA({1'b0,1'b0}),
        .DIB(WR_DATA[1:0]),
        .DIC(WR_DATA[3:2]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[1:0]),
        .DOB(sdpo_int[3:2]),
        .DOC(sdpo_int[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_0_5_i_2__2
       (.I0(sdpo_int[3]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(O[0]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[1]));
  LUT4 #(
    .INIT(16'h1200)) 
    ram_reg_0_1_0_5_i_3__1
       (.I0(sdpo_int[2]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_init_done_i_reg_rep),
        .O(WR_DATA[0]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_0_5_i_4__2
       (.I0(sdpo_int[5]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(O[2]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[3]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_0_5_i_5__2
       (.I0(sdpo_int[4]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(O[1]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[2]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_17
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[11:10]),
        .DIB(WR_DATA[13:12]),
        .DIC(WR_DATA[15:14]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[13:12]),
        .DOB(sdpo_int[15:14]),
        .DOC(sdpo_int[17:16]),
        .DOD(NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_12_17_i_1__0
       (.I0(sdpo_int[13]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[11]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_12_17_i_2__0
       (.I0(sdpo_int[12]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[10]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_12_17_i_3__0
       (.I0(sdpo_int[15]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [0]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[13]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_12_17_i_4__0
       (.I0(sdpo_int[14]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[12]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_12_17_i_5__0
       (.I0(sdpo_int[17]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [2]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[15]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_12_17_i_6__0
       (.I0(sdpo_int[16]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [1]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[14]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_18_23
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[17:16]),
        .DIB(WR_DATA[19:18]),
        .DIC(WR_DATA[21:20]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[19:18]),
        .DOB(sdpo_int[21:20]),
        .DOC(sdpo_int[23:22]),
        .DOD(NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_18_23_i_1__0
       (.I0(sdpo_int[19]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [0]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[17]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_18_23_i_2__0
       (.I0(sdpo_int[18]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [3]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[16]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_18_23_i_3__0
       (.I0(sdpo_int[21]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [2]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[19]));
  LUT5 #(
    .INIT(32'hFBF8FFFF)) 
    ram_reg_0_1_18_23_i_4
       (.I0(\gfwd_mode.storage_data1_reg[0]_2 [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[20]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[18]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_18_23_i_5__0
       (.I0(sdpo_int[23]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_3 [0]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[21]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_18_23_i_6__0
       (.I0(sdpo_int[22]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [3]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[20]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_24_29
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[23:22]),
        .DIB(WR_DATA[25:24]),
        .DIC(WR_DATA[27:26]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[25:24]),
        .DOB(sdpo_int[27:26]),
        .DOC(sdpo_int[29:28]),
        .DOD(NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_24_29_i_1__0
       (.I0(sdpo_int[25]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_3 [2]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[23]));
  LUT6 #(
    .INIT(64'hFBF80B08FFFF0000)) 
    ram_reg_0_1_24_29_i_2
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[24]),
        .I4(ADDRD),
        .I5(ram_init_done_i_reg_rep),
        .O(WR_DATA[22]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_24_29_i_3__0
       (.I0(sdpo_int[27]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [0]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[25]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_24_29_i_4__0
       (.I0(sdpo_int[26]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_3 [3]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[24]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_24_29_i_5__0
       (.I0(sdpo_int[29]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [2]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[27]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_24_29_i_6__0
       (.I0(sdpo_int[28]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [1]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[26]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_30_31
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[29:28]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[31:30]),
        .DOB(NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_30_31_i_1__0
       (.I0(sdpo_int[31]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_5 ),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[29]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_30_31_i_2__0
       (.I0(sdpo_int[30]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [3]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[28]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[5:4]),
        .DIB(WR_DATA[7:6]),
        .DIC(WR_DATA[9:8]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[7:6]),
        .DOB(sdpo_int[9:8]),
        .DOC(sdpo_int[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_6_11_i_1__2
       (.I0(sdpo_int[7]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0] [0]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[5]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_6_11_i_2__2
       (.I0(sdpo_int[6]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(O[3]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[4]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_6_11_i_3__2
       (.I0(sdpo_int[9]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0] [2]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[7]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_6_11_i_4__2
       (.I0(sdpo_int[8]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0] [1]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[6]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_6_11_i_5__2
       (.I0(sdpo_int[11]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[9]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_6_11_i_6__2
       (.I0(sdpo_int[10]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0] [3]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[8]));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_111
   (ADDRD,
    \gstage1.q_dly_reg[31] ,
    D,
    ram_init_done_i_reg_rep,
    \init_addr_reg[0] ,
    aclk,
    we_int,
    WR_DATA,
    storage_data1);
  output [0:0]ADDRD;
  output [31:0]\gstage1.q_dly_reg[31] ;
  input [0:0]D;
  input ram_init_done_i_reg_rep;
  input \init_addr_reg[0] ;
  input aclk;
  input we_int;
  input [29:0]WR_DATA;
  input [0:0]storage_data1;

  wire [0:0]ADDRD;
  wire [0:0]D;
  wire [29:0]WR_DATA;
  wire aclk;
  wire [31:0]\gstage1.q_dly_reg[31] ;
  wire \init_addr_reg[0] ;
  wire ram_init_done_i_reg_rep;
  wire [0:0]storage_data1;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA({1'b0,1'b0}),
        .DIB(WR_DATA[1:0]),
        .DIC(WR_DATA[3:2]),
        .DID({1'b0,1'b0}),
        .DOA(\gstage1.q_dly_reg[31] [1:0]),
        .DOB(\gstage1.q_dly_reg[31] [3:2]),
        .DOC(\gstage1.q_dly_reg[31] [5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_5_i_6
       (.I0(D),
        .I1(ram_init_done_i_reg_rep),
        .I2(\init_addr_reg[0] ),
        .O(ADDRD));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_17
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[11:10]),
        .DIB(WR_DATA[13:12]),
        .DIC(WR_DATA[15:14]),
        .DID({1'b0,1'b0}),
        .DOA(\gstage1.q_dly_reg[31] [13:12]),
        .DOB(\gstage1.q_dly_reg[31] [15:14]),
        .DOC(\gstage1.q_dly_reg[31] [17:16]),
        .DOD(NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_18_23
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[17:16]),
        .DIB(WR_DATA[19:18]),
        .DIC(WR_DATA[21:20]),
        .DID({1'b0,1'b0}),
        .DOA(\gstage1.q_dly_reg[31] [19:18]),
        .DOB(\gstage1.q_dly_reg[31] [21:20]),
        .DOC(\gstage1.q_dly_reg[31] [23:22]),
        .DOD(NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_24_29
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[23:22]),
        .DIB(WR_DATA[25:24]),
        .DIC(WR_DATA[27:26]),
        .DID({1'b0,1'b0}),
        .DOA(\gstage1.q_dly_reg[31] [25:24]),
        .DOB(\gstage1.q_dly_reg[31] [27:26]),
        .DOC(\gstage1.q_dly_reg[31] [29:28]),
        .DOD(NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_30_31
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[29:28]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gstage1.q_dly_reg[31] [31:30]),
        .DOB(NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[5:4]),
        .DIB(WR_DATA[7:6]),
        .DIC(WR_DATA[9:8]),
        .DID({1'b0,1'b0}),
        .DOA(\gstage1.q_dly_reg[31] [7:6]),
        .DOB(\gstage1.q_dly_reg[31] [9:8]),
        .DOC(\gstage1.q_dly_reg[31] [11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_134
   (DI,
    sdpo_int,
    S,
    WR_DATA,
    \gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[7]_0 ,
    \gstage1.q_dly_reg[7]_1 ,
    \gstage1.q_dly_reg[7]_2 ,
    \gstage1.q_dly_reg[7]_3 ,
    \gstage1.q_dly_reg[7]_4 ,
    \gstage1.q_dly_reg[7]_5 ,
    D,
    ram_init_done_i_reg_rep,
    \init_addr_reg[0] ,
    CO,
    s_axis_tvalid_wr_in_i,
    O,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    \gfwd_mode.storage_data1_reg[0]_3 ,
    \gfwd_mode.storage_data1_reg[0]_4 ,
    \gfwd_mode.storage_data1_reg[0]_5 ,
    aclk,
    we_int,
    rom_rd_addr_int,
    \gfwd_mode.m_valid_i_reg );
  output [1:0]DI;
  output [29:0]sdpo_int;
  output [3:0]S;
  output [15:0]WR_DATA;
  output [2:0]\gstage1.q_dly_reg[7] ;
  output [3:0]\gstage1.q_dly_reg[7]_0 ;
  output [2:0]\gstage1.q_dly_reg[7]_1 ;
  output [3:0]\gstage1.q_dly_reg[7]_2 ;
  output [0:0]\gstage1.q_dly_reg[7]_3 ;
  output [2:0]\gstage1.q_dly_reg[7]_4 ;
  output [4:0]\gstage1.q_dly_reg[7]_5 ;
  input [0:0]D;
  input ram_init_done_i_reg_rep;
  input \init_addr_reg[0] ;
  input [0:0]CO;
  input s_axis_tvalid_wr_in_i;
  input [3:0]O;
  input [3:0]\gfwd_mode.storage_data1_reg[0] ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input [2:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input [2:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  input aclk;
  input we_int;
  input rom_rd_addr_int;
  input [1:0]\gfwd_mode.m_valid_i_reg ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire [15:0]WR_DATA;
  wire aclk;
  wire [1:0]\gfwd_mode.m_valid_i_reg ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [2:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [2:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  wire [2:0]\gstage1.q_dly_reg[7] ;
  wire [3:0]\gstage1.q_dly_reg[7]_0 ;
  wire [2:0]\gstage1.q_dly_reg[7]_1 ;
  wire [3:0]\gstage1.q_dly_reg[7]_2 ;
  wire [0:0]\gstage1.q_dly_reg[7]_3 ;
  wire [2:0]\gstage1.q_dly_reg[7]_4 ;
  wire [4:0]\gstage1.q_dly_reg[7]_5 ;
  wire \init_addr_reg[0] ;
  wire ram_init_done_i_reg_rep;
  wire ram_reg_0_1_0_5_i_1__2_n_0;
  wire ram_reg_0_1_0_5_i_2__3_n_0;
  wire ram_reg_0_1_0_5_i_3__0_n_0;
  wire ram_reg_0_1_0_5_i_4__3_n_0;
  wire ram_reg_0_1_0_5_n_0;
  wire ram_reg_0_1_0_5_n_1;
  wire ram_reg_0_1_30_31_i_1__1_n_0;
  wire ram_reg_0_1_30_31_i_2__1_n_0;
  wire ram_reg_0_1_6_11_i_1__3_n_0;
  wire ram_reg_0_1_6_11_i_2__3_n_0;
  wire ram_reg_0_1_6_11_i_3__3_n_0;
  wire ram_reg_0_1_6_11_i_4__3_n_0;
  wire ram_reg_0_1_6_11_i_5__3_n_0;
  wire ram_reg_0_1_6_11_i_6__3_n_0;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire [29:0]sdpo_int;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[3]_i_1 
       (.I0(O[0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[1]),
        .O(\gstage1.q_dly_reg[7]_5 [0]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[4]_i_1 
       (.I0(O[1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[2]),
        .O(\gstage1.q_dly_reg[7]_5 [1]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[5]_i_1 
       (.I0(O[2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[3]),
        .O(\gstage1.q_dly_reg[7]_5 [2]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[6]_i_1 
       (.I0(O[3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[4]),
        .O(\gstage1.q_dly_reg[7]_5 [3]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[7]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0] [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[5]),
        .O(\gstage1.q_dly_reg[7]_5 [4]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_1__0
       (.I0(sdpo_int[14]),
        .I1(\init_addr_reg[0] ),
        .I2(ram_init_done_i_reg_rep),
        .I3(D),
        .I4(sdpo_int[15]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h8A80)) 
    pntr_rchd_end_addr0_carry__0_i_2__4
       (.I0(sdpo_int[13]),
        .I1(D),
        .I2(ram_init_done_i_reg_rep),
        .I3(\init_addr_reg[0] ),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_3__0
       (.I0(sdpo_int[14]),
        .I1(sdpo_int[15]),
        .I2(D),
        .I3(ram_init_done_i_reg_rep),
        .I4(\init_addr_reg[0] ),
        .O(\gstage1.q_dly_reg[7]_2 [3]));
  LUT5 #(
    .INIT(32'h28222888)) 
    pntr_rchd_end_addr0_carry__0_i_4__0
       (.I0(sdpo_int[12]),
        .I1(sdpo_int[13]),
        .I2(D),
        .I3(ram_init_done_i_reg_rep),
        .I4(\init_addr_reg[0] ),
        .O(\gstage1.q_dly_reg[7]_2 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry__0_i_5__0
       (.I0(sdpo_int[10]),
        .I1(sdpo_int[11]),
        .O(\gstage1.q_dly_reg[7]_2 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry__0_i_6__0
       (.I0(sdpo_int[8]),
        .I1(sdpo_int[9]),
        .O(\gstage1.q_dly_reg[7]_2 [0]));
  LUT2 #(
    .INIT(4'hE)) 
    pntr_rchd_end_addr0_carry__1_i_1__0
       (.I0(sdpo_int[20]),
        .I1(sdpo_int[21]),
        .O(\gstage1.q_dly_reg[7]_1 [2]));
  LUT5 #(
    .INIT(32'hFFFF02A2)) 
    pntr_rchd_end_addr0_carry__1_i_2__0
       (.I0(sdpo_int[18]),
        .I1(\init_addr_reg[0] ),
        .I2(ram_init_done_i_reg_rep),
        .I3(D),
        .I4(sdpo_int[19]),
        .O(\gstage1.q_dly_reg[7]_1 [1]));
  LUT5 #(
    .INIT(32'hE0EEE000)) 
    pntr_rchd_end_addr0_carry__1_i_3__0
       (.I0(sdpo_int[16]),
        .I1(sdpo_int[17]),
        .I2(D),
        .I3(ram_init_done_i_reg_rep),
        .I4(\init_addr_reg[0] ),
        .O(\gstage1.q_dly_reg[7]_1 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    pntr_rchd_end_addr0_carry__1_i_4__0
       (.I0(sdpo_int[22]),
        .I1(sdpo_int[23]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h1)) 
    pntr_rchd_end_addr0_carry__1_i_5__0
       (.I0(sdpo_int[20]),
        .I1(sdpo_int[21]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h00009A95)) 
    pntr_rchd_end_addr0_carry__1_i_6__0
       (.I0(sdpo_int[18]),
        .I1(D),
        .I2(ram_init_done_i_reg_rep),
        .I3(\init_addr_reg[0] ),
        .I4(sdpo_int[19]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__1_i_7__0
       (.I0(sdpo_int[16]),
        .I1(sdpo_int[17]),
        .I2(D),
        .I3(ram_init_done_i_reg_rep),
        .I4(\init_addr_reg[0] ),
        .O(S[0]));
  LUT2 #(
    .INIT(4'hE)) 
    pntr_rchd_end_addr0_carry__2_i_1__0
       (.I0(sdpo_int[28]),
        .I1(sdpo_int[29]),
        .O(\gstage1.q_dly_reg[7]_4 [2]));
  LUT2 #(
    .INIT(4'hE)) 
    pntr_rchd_end_addr0_carry__2_i_2__0
       (.I0(sdpo_int[26]),
        .I1(sdpo_int[27]),
        .O(\gstage1.q_dly_reg[7]_4 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    pntr_rchd_end_addr0_carry__2_i_3__0
       (.I0(sdpo_int[24]),
        .I1(sdpo_int[25]),
        .O(\gstage1.q_dly_reg[7]_4 [0]));
  LUT2 #(
    .INIT(4'h1)) 
    pntr_rchd_end_addr0_carry__2_i_4__0
       (.I0(sdpo_int[28]),
        .I1(sdpo_int[29]),
        .O(\gstage1.q_dly_reg[7] [2]));
  LUT2 #(
    .INIT(4'h1)) 
    pntr_rchd_end_addr0_carry__2_i_5__0
       (.I0(sdpo_int[26]),
        .I1(sdpo_int[27]),
        .O(\gstage1.q_dly_reg[7] [1]));
  LUT2 #(
    .INIT(4'h1)) 
    pntr_rchd_end_addr0_carry__2_i_6__0
       (.I0(sdpo_int[24]),
        .I1(sdpo_int[25]),
        .O(\gstage1.q_dly_reg[7] [0]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_1__0
       (.I0(sdpo_int[0]),
        .I1(sdpo_int[1]),
        .O(\gstage1.q_dly_reg[7]_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_2__0
       (.I0(sdpo_int[6]),
        .I1(sdpo_int[7]),
        .O(\gstage1.q_dly_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_3__0
       (.I0(sdpo_int[4]),
        .I1(sdpo_int[5]),
        .O(\gstage1.q_dly_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_4__0
       (.I0(sdpo_int[2]),
        .I1(sdpo_int[3]),
        .O(\gstage1.q_dly_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    pntr_rchd_end_addr0_carry_i_5__4
       (.I0(sdpo_int[1]),
        .I1(sdpo_int[0]),
        .O(\gstage1.q_dly_reg[7]_0 [0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA({1'b0,1'b0}),
        .DIB({ram_reg_0_1_0_5_i_1__2_n_0,ram_reg_0_1_0_5_i_2__3_n_0}),
        .DIC({ram_reg_0_1_0_5_i_3__0_n_0,ram_reg_0_1_0_5_i_4__3_n_0}),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_1_0_5_n_0,ram_reg_0_1_0_5_n_1}),
        .DOB(sdpo_int[1:0]),
        .DOC(sdpo_int[3:2]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_0_5_i_1__2
       (.I0(sdpo_int[1]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(O[0]),
        .I4(ram_init_done_i_reg_rep),
        .O(ram_reg_0_1_0_5_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h1200)) 
    ram_reg_0_1_0_5_i_2__3
       (.I0(sdpo_int[0]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_init_done_i_reg_rep),
        .O(ram_reg_0_1_0_5_i_2__3_n_0));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_0_5_i_3__0
       (.I0(sdpo_int[3]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(O[2]),
        .I4(ram_init_done_i_reg_rep),
        .O(ram_reg_0_1_0_5_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_0_5_i_4__3
       (.I0(sdpo_int[2]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(O[1]),
        .I4(ram_init_done_i_reg_rep),
        .O(ram_reg_0_1_0_5_i_4__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_17
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[1:0]),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[11:10]),
        .DOB(sdpo_int[13:12]),
        .DOC(sdpo_int[15:14]),
        .DOD(NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_12_17_i_1__1
       (.I0(sdpo_int[11]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[1]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_12_17_i_2__1
       (.I0(sdpo_int[10]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[0]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_12_17_i_3__1
       (.I0(sdpo_int[13]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [0]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[3]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_12_17_i_4__1
       (.I0(sdpo_int[12]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[2]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_12_17_i_5__1
       (.I0(sdpo_int[15]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [2]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[5]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_12_17_i_6__1
       (.I0(sdpo_int[14]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [1]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[4]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_18_23
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[7:6]),
        .DIB({WR_DATA[8],\gfwd_mode.m_valid_i_reg [0]}),
        .DIC(WR_DATA[10:9]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[17:16]),
        .DOB(sdpo_int[19:18]),
        .DOC(sdpo_int[21:20]),
        .DOD(NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_18_23_i_1__1
       (.I0(sdpo_int[17]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [0]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[7]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_18_23_i_2__1
       (.I0(sdpo_int[16]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [3]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[6]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_18_23_i_3__1
       (.I0(sdpo_int[19]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [1]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[8]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_18_23_i_5__1
       (.I0(sdpo_int[21]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_3 [0]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[10]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_18_23_i_6__1
       (.I0(sdpo_int[20]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [2]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[9]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_24_29
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA({WR_DATA[11],\gfwd_mode.m_valid_i_reg [1]}),
        .DIB(WR_DATA[13:12]),
        .DIC(WR_DATA[15:14]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[23:22]),
        .DOB(sdpo_int[25:24]),
        .DOC(sdpo_int[27:26]),
        .DOD(NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_24_29_i_1__1
       (.I0(sdpo_int[23]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_3 [1]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[11]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_24_29_i_3__1
       (.I0(sdpo_int[25]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [0]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[13]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_24_29_i_4__1
       (.I0(sdpo_int[24]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_3 [2]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[12]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_24_29_i_5__1
       (.I0(sdpo_int[27]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [2]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[15]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_24_29_i_6__1
       (.I0(sdpo_int[26]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [1]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[14]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_30_31
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA({ram_reg_0_1_30_31_i_1__1_n_0,ram_reg_0_1_30_31_i_2__1_n_0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[29:28]),
        .DOB(NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_30_31_i_1__1
       (.I0(sdpo_int[29]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_5 ),
        .I4(ram_init_done_i_reg_rep),
        .O(ram_reg_0_1_30_31_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_30_31_i_2__1
       (.I0(sdpo_int[28]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [3]),
        .I4(ram_init_done_i_reg_rep),
        .O(ram_reg_0_1_30_31_i_2__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA({ram_reg_0_1_6_11_i_1__3_n_0,ram_reg_0_1_6_11_i_2__3_n_0}),
        .DIB({ram_reg_0_1_6_11_i_3__3_n_0,ram_reg_0_1_6_11_i_4__3_n_0}),
        .DIC({ram_reg_0_1_6_11_i_5__3_n_0,ram_reg_0_1_6_11_i_6__3_n_0}),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[5:4]),
        .DOB(sdpo_int[7:6]),
        .DOC(sdpo_int[9:8]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_6_11_i_1__3
       (.I0(sdpo_int[5]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0] [0]),
        .I4(ram_init_done_i_reg_rep),
        .O(ram_reg_0_1_6_11_i_1__3_n_0));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_6_11_i_2__3
       (.I0(sdpo_int[4]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(O[3]),
        .I4(ram_init_done_i_reg_rep),
        .O(ram_reg_0_1_6_11_i_2__3_n_0));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_6_11_i_3__3
       (.I0(sdpo_int[7]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0] [2]),
        .I4(ram_init_done_i_reg_rep),
        .O(ram_reg_0_1_6_11_i_3__3_n_0));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_6_11_i_4__3
       (.I0(sdpo_int[6]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0] [1]),
        .I4(ram_init_done_i_reg_rep),
        .O(ram_reg_0_1_6_11_i_4__3_n_0));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_6_11_i_5__3
       (.I0(sdpo_int[9]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .I4(ram_init_done_i_reg_rep),
        .O(ram_reg_0_1_6_11_i_5__3_n_0));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_6_11_i_6__3
       (.I0(sdpo_int[8]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0] [3]),
        .I4(ram_init_done_i_reg_rep),
        .O(ram_reg_0_1_6_11_i_6__3_n_0));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_135
   (\gin_reg.rd_pntr_pf_dly_reg[12] ,
    aclk,
    we_int,
    WR_DATA,
    \gfwd_mode.storage_data1_reg[0] ,
    rom_rd_addr_int);
  output [12:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  input aclk;
  input we_int;
  input [17:0]WR_DATA;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input rom_rd_addr_int;

  wire [17:0]WR_DATA;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [12:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  wire ram_reg_0_1_12_17_n_0;
  wire ram_reg_0_1_12_17_n_1;
  wire ram_reg_0_1_12_17_n_3;
  wire ram_reg_0_1_24_29_n_4;
  wire ram_reg_0_1_24_29_n_5;
  wire rom_rd_addr_int;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_17
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[1:0]),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_1_12_17_n_0,ram_reg_0_1_12_17_n_1}),
        .DOB({\gin_reg.rd_pntr_pf_dly_reg[12] [0],ram_reg_0_1_12_17_n_3}),
        .DOC(\gin_reg.rd_pntr_pf_dly_reg[12] [2:1]),
        .DOD(NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_18_23
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[7:6]),
        .DIB(WR_DATA[9:8]),
        .DIC(WR_DATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.rd_pntr_pf_dly_reg[12] [4:3]),
        .DOB(\gin_reg.rd_pntr_pf_dly_reg[12] [6:5]),
        .DOC(\gin_reg.rd_pntr_pf_dly_reg[12] [8:7]),
        .DOD(NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_24_29
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[13:12]),
        .DIB(WR_DATA[15:14]),
        .DIC(WR_DATA[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.rd_pntr_pf_dly_reg[12] [10:9]),
        .DOB(\gin_reg.rd_pntr_pf_dly_reg[12] [12:11]),
        .DOC({ram_reg_0_1_24_29_n_4,ram_reg_0_1_24_29_n_5}),
        .DOD(NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_168
   (\gpr1.dout_i_reg[37] ,
    I147,
    mem_init_done_reg,
    \gstage1.q_dly_reg[14] ,
    PAYLOAD_FROM_MTF,
    reset_addr,
    S,
    \gstage1.q_dly_reg[13] ,
    aclk,
    we_ar_txn,
    WR_DATA);
  output [28:0]\gpr1.dout_i_reg[37] ;
  output [31:0]I147;
  input mem_init_done_reg;
  input [0:0]\gstage1.q_dly_reg[14] ;
  input [0:0]PAYLOAD_FROM_MTF;
  input reset_addr;
  input [3:0]S;
  input [3:0]\gstage1.q_dly_reg[13] ;
  input aclk;
  input we_ar_txn;
  input [28:0]WR_DATA;

  wire [31:0]I147;
  wire [0:0]PAYLOAD_FROM_MTF;
  wire [3:0]S;
  wire [28:0]WR_DATA;
  wire aclk;
  wire [22:22]ar_address_inc;
  wire [28:0]\gpr1.dout_i_reg[37] ;
  wire [3:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire mem_init_done_reg;
  wire ram_reg_0_1_0_5_i_7__5_n_0;
  wire ram_reg_0_1_0_5_i_7__5_n_1;
  wire ram_reg_0_1_0_5_i_7__5_n_2;
  wire ram_reg_0_1_0_5_i_7__5_n_3;
  wire ram_reg_0_1_12_17_i_7_n_0;
  wire ram_reg_0_1_12_17_i_7_n_1;
  wire ram_reg_0_1_12_17_i_7_n_2;
  wire ram_reg_0_1_12_17_i_7_n_3;
  wire ram_reg_0_1_18_23_i_7_n_0;
  wire ram_reg_0_1_18_23_i_7_n_1;
  wire ram_reg_0_1_18_23_i_7_n_2;
  wire ram_reg_0_1_18_23_i_7_n_3;
  wire ram_reg_0_1_18_23_i_8_n_0;
  wire ram_reg_0_1_18_23_i_8_n_1;
  wire ram_reg_0_1_18_23_i_8_n_2;
  wire ram_reg_0_1_18_23_i_8_n_3;
  wire ram_reg_0_1_24_29_i_2__1_n_0;
  wire ram_reg_0_1_24_29_i_7_n_0;
  wire ram_reg_0_1_24_29_i_7_n_1;
  wire ram_reg_0_1_24_29_i_7_n_2;
  wire ram_reg_0_1_24_29_i_7_n_3;
  wire ram_reg_0_1_30_31_i_3_n_3;
  wire ram_reg_0_1_6_11_i_7__3_n_0;
  wire ram_reg_0_1_6_11_i_7__3_n_1;
  wire ram_reg_0_1_6_11_i_7__3_n_2;
  wire ram_reg_0_1_6_11_i_7__3_n_3;
  wire ram_reg_0_1_6_11_i_8_n_0;
  wire ram_reg_0_1_6_11_i_8_n_1;
  wire ram_reg_0_1_6_11_i_8_n_2;
  wire ram_reg_0_1_6_11_i_8_n_3;
  wire reset_addr;
  wire rom_rd_addr_i;
  wire we_ar_txn;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_1_30_31_i_3_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_1_30_31_i_3_O_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_i}),
        .DIA({1'b0,1'b0}),
        .DIB(WR_DATA[1:0]),
        .DIC(WR_DATA[3:2]),
        .DID({1'b0,1'b0}),
        .DOA(I147[1:0]),
        .DOB(I147[3:2]),
        .DOC(I147[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_ar_txn));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_5_i_6__0
       (.I0(PAYLOAD_FROM_MTF),
        .I1(mem_init_done_reg),
        .I2(reset_addr),
        .O(rom_rd_addr_i));
  CARRY4 ram_reg_0_1_0_5_i_7__5
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_5_i_7__5_n_0,ram_reg_0_1_0_5_i_7__5_n_1,ram_reg_0_1_0_5_i_7__5_n_2,ram_reg_0_1_0_5_i_7__5_n_3}),
        .CYINIT(1'b1),
        .DI(I147[5:2]),
        .O(\gpr1.dout_i_reg[37] [3:0]),
        .S(S));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_17
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_i}),
        .DIA(WR_DATA[11:10]),
        .DIB(WR_DATA[13:12]),
        .DIC(WR_DATA[15:14]),
        .DID({1'b0,1'b0}),
        .DOA(I147[13:12]),
        .DOB(I147[15:14]),
        .DOC(I147[17:16]),
        .DOD(NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_ar_txn));
  CARRY4 ram_reg_0_1_12_17_i_7
       (.CI(ram_reg_0_1_6_11_i_8_n_0),
        .CO({ram_reg_0_1_12_17_i_7_n_0,ram_reg_0_1_12_17_i_7_n_1,ram_reg_0_1_12_17_i_7_n_2,ram_reg_0_1_12_17_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gpr1.dout_i_reg[37] [15:12]),
        .S(I147[17:14]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_18_23
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_i}),
        .DIA(WR_DATA[17:16]),
        .DIB(WR_DATA[19:18]),
        .DIC(WR_DATA[21:20]),
        .DID({1'b0,1'b0}),
        .DOA(I147[19:18]),
        .DOB(I147[21:20]),
        .DOC(I147[23:22]),
        .DOD(NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_ar_txn));
  CARRY4 ram_reg_0_1_18_23_i_7
       (.CI(ram_reg_0_1_12_17_i_7_n_0),
        .CO({ram_reg_0_1_18_23_i_7_n_0,ram_reg_0_1_18_23_i_7_n_1,ram_reg_0_1_18_23_i_7_n_2,ram_reg_0_1_18_23_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gpr1.dout_i_reg[37] [19:16]),
        .S(I147[21:18]));
  CARRY4 ram_reg_0_1_18_23_i_8
       (.CI(ram_reg_0_1_18_23_i_7_n_0),
        .CO({ram_reg_0_1_18_23_i_8_n_0,ram_reg_0_1_18_23_i_8_n_1,ram_reg_0_1_18_23_i_8_n_2,ram_reg_0_1_18_23_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gpr1.dout_i_reg[37] [22],ar_address_inc,\gpr1.dout_i_reg[37] [21:20]}),
        .S(I147[25:22]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_24_29
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_i}),
        .DIA({WR_DATA[22],ram_reg_0_1_24_29_i_2__1_n_0}),
        .DIB(WR_DATA[24:23]),
        .DIC(WR_DATA[26:25]),
        .DID({1'b0,1'b0}),
        .DOA(I147[25:24]),
        .DOB(I147[27:26]),
        .DOC(I147[29:28]),
        .DOD(NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_ar_txn));
  LUT5 #(
    .INIT(32'hFB3BC808)) 
    ram_reg_0_1_24_29_i_2__1
       (.I0(ar_address_inc),
        .I1(mem_init_done_reg),
        .I2(\gstage1.q_dly_reg[14] ),
        .I3(PAYLOAD_FROM_MTF),
        .I4(reset_addr),
        .O(ram_reg_0_1_24_29_i_2__1_n_0));
  CARRY4 ram_reg_0_1_24_29_i_7
       (.CI(ram_reg_0_1_18_23_i_8_n_0),
        .CO({ram_reg_0_1_24_29_i_7_n_0,ram_reg_0_1_24_29_i_7_n_1,ram_reg_0_1_24_29_i_7_n_2,ram_reg_0_1_24_29_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gpr1.dout_i_reg[37] [26:23]),
        .S(I147[29:26]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_30_31
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_i}),
        .DIA(WR_DATA[28:27]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(I147[31:30]),
        .DOB(NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_ar_txn));
  CARRY4 ram_reg_0_1_30_31_i_3
       (.CI(ram_reg_0_1_24_29_i_7_n_0),
        .CO({NLW_ram_reg_0_1_30_31_i_3_CO_UNCONNECTED[3:1],ram_reg_0_1_30_31_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_1_30_31_i_3_O_UNCONNECTED[3:2],\gpr1.dout_i_reg[37] [28:27]}),
        .S({1'b0,1'b0,I147[31:30]}));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_i}),
        .DIA(WR_DATA[5:4]),
        .DIB(WR_DATA[7:6]),
        .DIC(WR_DATA[9:8]),
        .DID({1'b0,1'b0}),
        .DOA(I147[7:6]),
        .DOB(I147[9:8]),
        .DOC(I147[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_ar_txn));
  CARRY4 ram_reg_0_1_6_11_i_7__3
       (.CI(ram_reg_0_1_0_5_i_7__5_n_0),
        .CO({ram_reg_0_1_6_11_i_7__3_n_0,ram_reg_0_1_6_11_i_7__3_n_1,ram_reg_0_1_6_11_i_7__3_n_2,ram_reg_0_1_6_11_i_7__3_n_3}),
        .CYINIT(1'b0),
        .DI(I147[9:6]),
        .O(\gpr1.dout_i_reg[37] [7:4]),
        .S(\gstage1.q_dly_reg[13] ));
  CARRY4 ram_reg_0_1_6_11_i_8
       (.CI(ram_reg_0_1_6_11_i_7__3_n_0),
        .CO({ram_reg_0_1_6_11_i_8_n_0,ram_reg_0_1_6_11_i_8_n_1,ram_reg_0_1_6_11_i_8_n_2,ram_reg_0_1_6_11_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gpr1.dout_i_reg[37] [11:8]),
        .S(I147[13:10]));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1
   (pntr_roll_over_reg,
    roll_over_int,
    aclk,
    we_int,
    ADDRD,
    ADDRA,
    ram_init_done_i,
    CO);
  output pntr_roll_over_reg;
  output roll_over_int;
  input aclk;
  input we_int;
  input [0:0]ADDRD;
  input [0:0]ADDRA;
  input ram_init_done_i;
  input [0:0]CO;

  wire [0:0]ADDRA;
  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire aclk;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire roll_over_int;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(ADDRD),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(roll_over_int),
        .DPO(pntr_roll_over_reg),
        .DPRA0(ADDRA),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'h28)) 
    ram_reg_0_1_0_0_i_1__1
       (.I0(ram_init_done_i),
        .I1(pntr_roll_over_reg),
        .I2(CO),
        .O(roll_over_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_109
   (roll_over_int,
    pntr_roll_over,
    aclk,
    we_int,
    ADDRD,
    D,
    ram_init_done_i_reg_rep,
    CO);
  output roll_over_int;
  output pntr_roll_over;
  input aclk;
  input we_int;
  input [0:0]ADDRD;
  input [0:0]D;
  input ram_init_done_i_reg_rep;
  input [0:0]CO;

  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [0:0]D;
  wire aclk;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i_reg_rep;
  wire roll_over_int;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \gin_reg.wr_pntr_roll_over_dly_i_1 
       (.I0(CO),
        .I1(pntr_roll_over_reg),
        .O(pntr_roll_over));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(ADDRD),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(roll_over_int),
        .DPO(pntr_roll_over_reg),
        .DPRA0(D),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'h28)) 
    ram_reg_0_1_0_0_i_1
       (.I0(ram_init_done_i_reg_rep),
        .I1(pntr_roll_over_reg),
        .I2(CO),
        .O(roll_over_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_110
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    aclk,
    roll_over_int,
    we_int,
    ADDRD,
    storage_data1);
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  input aclk;
  input roll_over_int;
  input we_int;
  input [0:0]ADDRD;
  input [0:0]storage_data1;

  wire [0:0]ADDRD;
  wire aclk;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire roll_over_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(ADDRD),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(roll_over_int),
        .DPO(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .DPRA0(storage_data1),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_132
   (roll_over_int,
    pntr_roll_over,
    aclk,
    we_int,
    rom_rd_addr_int,
    D,
    ram_init_done_i_reg_rep,
    CO);
  output roll_over_int;
  output pntr_roll_over;
  input aclk;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]D;
  input ram_init_done_i_reg_rep;
  input [0:0]CO;

  wire [0:0]CO;
  wire [0:0]D;
  wire aclk;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i_reg_rep;
  wire roll_over_int;
  wire rom_rd_addr_int;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \gin_reg.wr_pntr_roll_over_dly_i_1__0 
       (.I0(CO),
        .I1(pntr_roll_over_reg),
        .O(pntr_roll_over));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(rom_rd_addr_int),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(roll_over_int),
        .DPO(pntr_roll_over_reg),
        .DPRA0(D),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'h28)) 
    ram_reg_0_1_0_0_i_1__0
       (.I0(ram_init_done_i_reg_rep),
        .I1(pntr_roll_over_reg),
        .I2(CO),
        .O(roll_over_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_133
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    aclk,
    roll_over_int,
    we_int,
    rom_rd_addr_int,
    \gfwd_mode.storage_data1_reg[0] );
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  input aclk;
  input roll_over_int;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;

  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire roll_over_int;
  wire rom_rd_addr_int;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(rom_rd_addr_int),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(roll_over_int),
        .DPO(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .DPRA0(\gfwd_mode.storage_data1_reg[0] ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_16
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    aclk,
    roll_over_int,
    we_int,
    ADDRD,
    \gfwd_mode.storage_data1_reg[0] );
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  input aclk;
  input roll_over_int;
  input we_int;
  input [0:0]ADDRD;
  input \gfwd_mode.storage_data1_reg[0] ;

  wire [0:0]ADDRD;
  wire aclk;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire roll_over_int;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(ADDRD),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(roll_over_int),
        .DPO(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .DPRA0(\gfwd_mode.storage_data1_reg[0] ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_32
   (pntr_roll_over_reg,
    roll_over_int,
    aclk,
    we_int,
    rom_rd_addr_int,
    storage_data1,
    ram_init_done_i,
    CO);
  output pntr_roll_over_reg;
  output roll_over_int;
  input aclk;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]storage_data1;
  input ram_init_done_i;
  input [0:0]CO;

  wire [0:0]CO;
  wire aclk;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire roll_over_int;
  wire rom_rd_addr_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(rom_rd_addr_int),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(roll_over_int),
        .DPO(pntr_roll_over_reg),
        .DPRA0(storage_data1),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'h28)) 
    ram_reg_0_1_0_0_i_1__2
       (.I0(ram_init_done_i),
        .I1(pntr_roll_over_reg),
        .I2(CO),
        .O(roll_over_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_33
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    aclk,
    roll_over_int,
    we_int,
    rom_rd_addr_int,
    ADDRA);
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  input aclk;
  input roll_over_int;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]ADDRA;

  wire [0:0]ADDRA;
  wire aclk;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire roll_over_int;
  wire rom_rd_addr_int;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(rom_rd_addr_int),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(roll_over_int),
        .DPO(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .DPRA0(ADDRA),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_59
   (pntr_roll_over_reg,
    roll_over_int,
    aclk,
    we_int,
    \gfwd_mode.storage_data1_reg[0] ,
    storage_data1,
    ram_init_done_i,
    CO);
  output pntr_roll_over_reg;
  output roll_over_int;
  input aclk;
  input we_int;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input [0:0]storage_data1;
  input ram_init_done_i;
  input [0:0]CO;

  wire [0:0]CO;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire roll_over_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(\gfwd_mode.storage_data1_reg[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(roll_over_int),
        .DPO(pntr_roll_over_reg),
        .DPRA0(storage_data1),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'h28)) 
    ram_reg_0_1_0_0_i_1__3
       (.I0(ram_init_done_i),
        .I1(pntr_roll_over_reg),
        .I2(CO),
        .O(roll_over_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_60
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    aclk,
    roll_over_int,
    we_int,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 );
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  input aclk;
  input roll_over_int;
  input we_int;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input \gfwd_mode.storage_data1_reg[0]_0 ;

  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire roll_over_int;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(\gfwd_mode.storage_data1_reg[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(roll_over_int),
        .DPO(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .DPRA0(\gfwd_mode.storage_data1_reg[0]_0 ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_87
   (pntr_roll_over_reg,
    roll_over_int,
    aclk,
    we_int,
    rom_rd_addr_int,
    storage_data1,
    ram_init_done_i,
    CO);
  output pntr_roll_over_reg;
  output roll_over_int;
  input aclk;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]storage_data1;
  input ram_init_done_i;
  input [0:0]CO;

  wire [0:0]CO;
  wire aclk;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire roll_over_int;
  wire rom_rd_addr_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(rom_rd_addr_int),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(roll_over_int),
        .DPO(pntr_roll_over_reg),
        .DPRA0(storage_data1),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'h28)) 
    ram_reg_0_1_0_0_i_1__4
       (.I0(ram_init_done_i),
        .I1(pntr_roll_over_reg),
        .I2(CO),
        .O(roll_over_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_88
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    aclk,
    roll_over_int,
    we_int,
    rom_rd_addr_int,
    \gfwd_mode.storage_data1_reg[0] );
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  input aclk;
  input roll_over_int;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;

  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire roll_over_int;
  wire rom_rd_addr_int;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(rom_rd_addr_int),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(roll_over_int),
        .DPO(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .DPRA0(\gfwd_mode.storage_data1_reg[0] ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2
   (WR_DATA,
    sdpo_int,
    p_0_in1_in,
    S,
    DI,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    pntr_roll_over,
    \gin_reg.wr_pntr_roll_over_dly_reg_0 ,
    s_axis_tvalid_wr_in_i,
    CO,
    ram_init_done_i,
    \gfwd_mode.storage_data1_reg[45] ,
    \gfwd_mode.storage_data1_reg[45]_0 ,
    rom_rd_addr_i,
    ADDRA,
    pntr_roll_over_reg,
    aclk,
    we_int,
    ADDRD,
    \gfwd_mode.m_valid_i_reg );
  output [14:0]WR_DATA;
  output [15:0]sdpo_int;
  output [14:0]p_0_in1_in;
  output [3:0]S;
  output [3:0]DI;
  output [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  output pntr_roll_over;
  output [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  input s_axis_tvalid_wr_in_i;
  input [0:0]CO;
  input ram_init_done_i;
  input \gfwd_mode.storage_data1_reg[45] ;
  input [0:0]\gfwd_mode.storage_data1_reg[45]_0 ;
  input rom_rd_addr_i;
  input [0:0]ADDRA;
  input pntr_roll_over_reg;
  input aclk;
  input we_int;
  input [0:0]ADDRD;
  input [0:0]\gfwd_mode.m_valid_i_reg ;

  wire [0:0]ADDRA;
  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]S;
  wire [14:0]WR_DATA;
  wire aclk;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[45] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[45]_0 ;
  wire [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  wire [14:0]p_0_in1_in;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire ram_reg_0_1_0_5_i_10_n_0;
  wire ram_reg_0_1_0_5_i_11_n_0;
  wire ram_reg_0_1_0_5_i_12_n_0;
  wire ram_reg_0_1_0_5_i_13_n_0;
  wire ram_reg_0_1_0_5_i_14_n_0;
  wire ram_reg_0_1_0_5_i_15_n_0;
  wire ram_reg_0_1_0_5_i_16_n_0;
  wire ram_reg_0_1_0_5_i_17_n_0;
  wire ram_reg_0_1_0_5_i_7_n_0;
  wire ram_reg_0_1_0_5_i_7_n_1;
  wire ram_reg_0_1_0_5_i_7_n_2;
  wire ram_reg_0_1_0_5_i_7_n_3;
  wire ram_reg_0_1_0_5_i_8_n_0;
  wire ram_reg_0_1_0_5_i_8_n_1;
  wire ram_reg_0_1_0_5_i_8_n_2;
  wire ram_reg_0_1_0_5_i_8_n_3;
  wire ram_reg_0_1_6_11_i_10_n_0;
  wire ram_reg_0_1_6_11_i_11_n_0;
  wire ram_reg_0_1_6_11_i_7_n_0;
  wire ram_reg_0_1_6_11_i_7_n_1;
  wire ram_reg_0_1_6_11_i_7_n_2;
  wire ram_reg_0_1_6_11_i_7_n_3;
  wire ram_reg_0_1_6_11_i_8__0_n_0;
  wire ram_reg_0_1_6_11_i_9_n_0;
  wire rom_rd_addr_i;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;
  wire we_int;
  wire wr_data_int_i_1_n_2;
  wire wr_data_int_i_1_n_3;
  wire wr_data_int_i_3_n_0;
  wire wr_data_int_i_4_n_0;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;
  wire [3:2]NLW_wr_data_int_i_1_CO_UNCONNECTED;
  wire [3:3]NLW_wr_data_int_i_1_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \gin_reg.wr_pntr_roll_over_dly_i_1__1 
       (.I0(CO),
        .I1(pntr_roll_over_reg),
        .O(pntr_roll_over));
  LUT5 #(
    .INIT(32'hBABF0000)) 
    pntr_rchd_end_addr0_carry__0_i_1__1
       (.I0(sdpo_int[14]),
        .I1(ADDRA),
        .I2(ram_init_done_i),
        .I3(rom_rd_addr_i),
        .I4(sdpo_int[15]),
        .O(DI[3]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_2
       (.I0(sdpo_int[12]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(ADDRA),
        .I4(sdpo_int[13]),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_3__1
       (.I0(sdpo_int[10]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(ADDRA),
        .I4(sdpo_int[11]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_4__1
       (.I0(sdpo_int[8]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(ADDRA),
        .I4(sdpo_int[9]),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h42444222)) 
    pntr_rchd_end_addr0_carry__0_i_5__1
       (.I0(sdpo_int[14]),
        .I1(sdpo_int[15]),
        .I2(ADDRA),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [3]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_6__1
       (.I0(sdpo_int[12]),
        .I1(sdpo_int[13]),
        .I2(ADDRA),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [2]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_7
       (.I0(sdpo_int[10]),
        .I1(sdpo_int[11]),
        .I2(ADDRA),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [1]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_8
       (.I0(sdpo_int[8]),
        .I1(sdpo_int[9]),
        .I2(ADDRA),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [0]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry_i_1__1
       (.I0(sdpo_int[6]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(ADDRA),
        .I4(sdpo_int[7]),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg [1]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_2__1
       (.I0(sdpo_int[0]),
        .I1(sdpo_int[1]),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg [0]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry_i_3__1
       (.I0(sdpo_int[6]),
        .I1(sdpo_int[7]),
        .I2(ADDRA),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_4__1
       (.I0(sdpo_int[4]),
        .I1(sdpo_int[5]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_5
       (.I0(sdpo_int[2]),
        .I1(sdpo_int[3]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h2)) 
    pntr_rchd_end_addr0_carry_i_6
       (.I0(sdpo_int[1]),
        .I1(sdpo_int[0]),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[1:0]),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[1:0]),
        .DOB(sdpo_int[3:2]),
        .DOC(sdpo_int[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_10
       (.I0(sdpo_int[4]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_10_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_11
       (.I0(sdpo_int[3]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_11_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_12
       (.I0(sdpo_int[2]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_12_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_13
       (.I0(sdpo_int[1]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_13_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_14
       (.I0(sdpo_int[8]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_14_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_15
       (.I0(sdpo_int[7]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_15_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_16
       (.I0(sdpo_int[6]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_16_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_17
       (.I0(sdpo_int[5]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_17_n_0));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_1__3
       (.I0(p_0_in1_in[0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[1]),
        .I4(ram_init_done_i),
        .O(WR_DATA[1]));
  LUT4 #(
    .INIT(16'h1200)) 
    ram_reg_0_1_0_5_i_2__4
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(CO),
        .I2(sdpo_int[0]),
        .I3(ram_init_done_i),
        .O(WR_DATA[0]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_3__2
       (.I0(p_0_in1_in[2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[3]),
        .I4(ram_init_done_i),
        .O(WR_DATA[3]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_4__4
       (.I0(p_0_in1_in[1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[2]),
        .I4(ram_init_done_i),
        .O(WR_DATA[2]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_5__3
       (.I0(p_0_in1_in[4]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[5]),
        .I4(ram_init_done_i),
        .O(WR_DATA[5]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_6__3
       (.I0(p_0_in1_in[3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[4]),
        .I4(ram_init_done_i),
        .O(WR_DATA[4]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_0_5_i_7
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_5_i_7_n_0,ram_reg_0_1_0_5_i_7_n_1,ram_reg_0_1_0_5_i_7_n_2,ram_reg_0_1_0_5_i_7_n_3}),
        .CYINIT(\gfwd_mode.storage_data1_reg[45] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in1_in[3:0]),
        .S({ram_reg_0_1_0_5_i_10_n_0,ram_reg_0_1_0_5_i_11_n_0,ram_reg_0_1_0_5_i_12_n_0,ram_reg_0_1_0_5_i_13_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_0_5_i_8
       (.CI(ram_reg_0_1_0_5_i_7_n_0),
        .CO({ram_reg_0_1_0_5_i_8_n_0,ram_reg_0_1_0_5_i_8_n_1,ram_reg_0_1_0_5_i_8_n_2,ram_reg_0_1_0_5_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in1_in[7:4]),
        .S({ram_reg_0_1_0_5_i_14_n_0,ram_reg_0_1_0_5_i_15_n_0,ram_reg_0_1_0_5_i_16_n_0,ram_reg_0_1_0_5_i_17_n_0}));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_15
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[13:12]),
        .DIB({\gfwd_mode.m_valid_i_reg ,WR_DATA[14]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[13:12]),
        .DOB(sdpo_int[15:14]),
        .DOC(NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_12_15_i_1__1
       (.I0(p_0_in1_in[12]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[13]),
        .I4(ram_init_done_i),
        .O(WR_DATA[13]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_12_15_i_2__1
       (.I0(p_0_in1_in[11]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[12]),
        .I4(ram_init_done_i),
        .O(WR_DATA[12]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_12_15_i_3__1
       (.I0(p_0_in1_in[13]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[14]),
        .I4(ram_init_done_i),
        .O(WR_DATA[14]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[7:6]),
        .DIB(WR_DATA[9:8]),
        .DIC(WR_DATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[7:6]),
        .DOB(sdpo_int[9:8]),
        .DOC(sdpo_int[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_10
       (.I0(sdpo_int[10]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_10_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_11
       (.I0(sdpo_int[9]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_11_n_0));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_1__4
       (.I0(p_0_in1_in[6]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[7]),
        .I4(ram_init_done_i),
        .O(WR_DATA[7]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_2__4
       (.I0(p_0_in1_in[5]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[6]),
        .I4(ram_init_done_i),
        .O(WR_DATA[6]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_3__4
       (.I0(p_0_in1_in[8]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[9]),
        .I4(ram_init_done_i),
        .O(WR_DATA[9]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_4__4
       (.I0(p_0_in1_in[7]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[8]),
        .I4(ram_init_done_i),
        .O(WR_DATA[8]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_5__4
       (.I0(p_0_in1_in[10]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[11]),
        .I4(ram_init_done_i),
        .O(WR_DATA[11]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_6__4
       (.I0(p_0_in1_in[9]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[10]),
        .I4(ram_init_done_i),
        .O(WR_DATA[10]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_6_11_i_7
       (.CI(ram_reg_0_1_0_5_i_8_n_0),
        .CO({ram_reg_0_1_6_11_i_7_n_0,ram_reg_0_1_6_11_i_7_n_1,ram_reg_0_1_6_11_i_7_n_2,ram_reg_0_1_6_11_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in1_in[11:8]),
        .S({ram_reg_0_1_6_11_i_8__0_n_0,ram_reg_0_1_6_11_i_9_n_0,ram_reg_0_1_6_11_i_10_n_0,ram_reg_0_1_6_11_i_11_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_8__0
       (.I0(sdpo_int[12]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_9
       (.I0(sdpo_int[11]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 wr_data_int_i_1
       (.CI(ram_reg_0_1_6_11_i_7_n_0),
        .CO({NLW_wr_data_int_i_1_CO_UNCONNECTED[3:2],wr_data_int_i_1_n_2,wr_data_int_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_wr_data_int_i_1_O_UNCONNECTED[3],p_0_in1_in[14:12]}),
        .S({1'b0,\gfwd_mode.storage_data1_reg[45]_0 ,wr_data_int_i_3_n_0,wr_data_int_i_4_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    wr_data_int_i_3
       (.I0(sdpo_int[14]),
        .I1(CO),
        .O(wr_data_int_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    wr_data_int_i_4
       (.I0(sdpo_int[13]),
        .I1(CO),
        .O(wr_data_int_i_4_n_0));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_169
   (sdpo_int,
    Q_reg,
    mem_init_done_reg,
    s_axis_tid_arb_i,
    reset_addr,
    plusOp__1,
    \gfwd_rev.storage_data1_reg[0] ,
    aclk,
    we_arcnt);
  output [15:0]sdpo_int;
  output [2:0]Q_reg;
  input mem_init_done_reg;
  input s_axis_tid_arb_i;
  input reset_addr;
  input [14:0]plusOp__1;
  input [5:0]\gfwd_rev.storage_data1_reg[0] ;
  input aclk;
  input we_arcnt;

  wire [2:0]Q_reg;
  wire aclk;
  wire [5:0]\gfwd_rev.storage_data1_reg[0] ;
  wire mem_init_done_reg;
  wire [14:0]plusOp__1;
  wire ram_reg_0_1_0_5_i_3__7_n_0;
  wire reset_addr;
  wire s_axis_tid_arb_i;
  wire [15:0]sdpo_int;
  wire we_arcnt;
  wire wr_addr_arcnt;
  wire [15:1]wr_data_arcnt;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  LUT5 #(
    .INIT(32'h4800034B)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(sdpo_int[0]),
        .I1(mem_init_done_reg),
        .I2(\gfwd_rev.storage_data1_reg[0] [0]),
        .I3(plusOp__1[0]),
        .I4(\gfwd_rev.storage_data1_reg[0] [1]),
        .O(Q_reg[0]));
  LUT5 #(
    .INIT(32'h84000387)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(plusOp__1[5]),
        .I1(mem_init_done_reg),
        .I2(\gfwd_rev.storage_data1_reg[0] [2]),
        .I3(plusOp__1[6]),
        .I4(\gfwd_rev.storage_data1_reg[0] [3]),
        .O(Q_reg[1]));
  LUT5 #(
    .INIT(32'h84000387)) 
    \gmux.gm[6].gms.ms_i_1 
       (.I0(plusOp__1[11]),
        .I1(mem_init_done_reg),
        .I2(\gfwd_rev.storage_data1_reg[0] [4]),
        .I3(plusOp__1[12]),
        .I4(\gfwd_rev.storage_data1_reg[0] [5]),
        .O(Q_reg[2]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_arcnt}),
        .DIA({wr_data_arcnt[1],ram_reg_0_1_0_5_i_3__7_n_0}),
        .DIB(wr_data_arcnt[3:2]),
        .DIC(wr_data_arcnt[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[1:0]),
        .DOB(sdpo_int[3:2]),
        .DOC(sdpo_int[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_arcnt));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_2
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[0]),
        .O(wr_data_arcnt[1]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_3__7
       (.I0(mem_init_done_reg),
        .I1(sdpo_int[0]),
        .O(ram_reg_0_1_0_5_i_3__7_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_4
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[2]),
        .O(wr_data_arcnt[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_5
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[1]),
        .O(wr_data_arcnt[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_6__1
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[4]),
        .O(wr_data_arcnt[5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_7__3
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[3]),
        .O(wr_data_arcnt[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_5_i_8__3
       (.I0(s_axis_tid_arb_i),
        .I1(mem_init_done_reg),
        .I2(reset_addr),
        .O(wr_addr_arcnt));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_15
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_arcnt}),
        .DIA(wr_data_arcnt[13:12]),
        .DIB(wr_data_arcnt[15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[13:12]),
        .DOB(sdpo_int[15:14]),
        .DOC(NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_arcnt));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_1
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[12]),
        .O(wr_data_arcnt[13]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_2
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[11]),
        .O(wr_data_arcnt[12]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_3
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[14]),
        .O(wr_data_arcnt[15]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_4
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[13]),
        .O(wr_data_arcnt[14]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_arcnt}),
        .DIA(wr_data_arcnt[7:6]),
        .DIB(wr_data_arcnt[9:8]),
        .DIC(wr_data_arcnt[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[7:6]),
        .DOB(sdpo_int[9:8]),
        .DOC(sdpo_int[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_arcnt));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_1
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[6]),
        .O(wr_data_arcnt[7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_2
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[5]),
        .O(wr_data_arcnt[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_3
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[8]),
        .O(wr_data_arcnt[9]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_4
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[7]),
        .O(wr_data_arcnt[8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_5
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[10]),
        .O(wr_data_arcnt[11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_6
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[9]),
        .O(wr_data_arcnt[10]));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_17
   (\gin_reg.wr_pntr_pf_dly_reg[15] ,
    aclk,
    we_int,
    WR_DATA,
    \gfwd_mode.storage_data1_reg[0] ,
    ADDRD);
  output [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  input aclk;
  input we_int;
  input [15:0]WR_DATA;
  input \gfwd_mode.storage_data1_reg[0] ;
  input [0:0]ADDRD;

  wire [0:0]ADDRD;
  wire [15:0]WR_DATA;
  wire aclk;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[1:0]),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.wr_pntr_pf_dly_reg[15] [1:0]),
        .DOB(\gin_reg.wr_pntr_pf_dly_reg[15] [3:2]),
        .DOC(\gin_reg.wr_pntr_pf_dly_reg[15] [5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_15
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[13:12]),
        .DIB(WR_DATA[15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.wr_pntr_pf_dly_reg[15] [13:12]),
        .DOB(\gin_reg.wr_pntr_pf_dly_reg[15] [15:14]),
        .DOC(NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[7:6]),
        .DIB(WR_DATA[9:8]),
        .DIC(WR_DATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.wr_pntr_pf_dly_reg[15] [7:6]),
        .DOB(\gin_reg.wr_pntr_pf_dly_reg[15] [9:8]),
        .DOC(\gin_reg.wr_pntr_pf_dly_reg[15] [11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_170
   (WR_DATA,
    sdpo_int,
    mem_init_done_reg,
    aclk,
    we_bcnt,
    mem_init_done_reg_0,
    tid_fifo_dout,
    wr_addr_bcnt);
  output [0:0]WR_DATA;
  output [15:0]sdpo_int;
  input mem_init_done_reg;
  input aclk;
  input we_bcnt;
  input [14:0]mem_init_done_reg_0;
  input [0:0]tid_fifo_dout;
  input [0:0]wr_addr_bcnt;

  wire [0:0]WR_DATA;
  wire aclk;
  wire mem_init_done_reg;
  wire [14:0]mem_init_done_reg_0;
  wire [15:0]sdpo_int;
  wire [0:0]tid_fifo_dout;
  wire we_bcnt;
  wire [0:0]wr_addr_bcnt;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_bcnt}),
        .DIA({mem_init_done_reg_0[0],WR_DATA}),
        .DIB(mem_init_done_reg_0[2:1]),
        .DIC(mem_init_done_reg_0[4:3]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[1:0]),
        .DOB(sdpo_int[3:2]),
        .DOC(sdpo_int[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_bcnt));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_3__6
       (.I0(mem_init_done_reg),
        .I1(sdpo_int[0]),
        .O(WR_DATA));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_15
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_bcnt}),
        .DIA(mem_init_done_reg_0[12:11]),
        .DIB(mem_init_done_reg_0[14:13]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[13:12]),
        .DOB(sdpo_int[15:14]),
        .DOC(NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_bcnt));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_bcnt}),
        .DIA(mem_init_done_reg_0[6:5]),
        .DIB(mem_init_done_reg_0[8:7]),
        .DIC(mem_init_done_reg_0[10:9]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[7:6]),
        .DOB(sdpo_int[9:8]),
        .DOC(sdpo_int[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_bcnt));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_171
   (wr_addr_bcnt,
    WR_DATA,
    sdpo_int,
    tid_fifo_dout,
    mem_init_done_reg,
    reset_addr,
    O,
    \goreg_dm.dout_i_reg[0] ,
    \goreg_dm.dout_i_reg[0]_0 ,
    \goreg_dm.dout_i_reg[0]_1 ,
    aclk,
    we_bcnt,
    mem_init_done_reg_0,
    s_axis_tid_arb_i);
  output [0:0]wr_addr_bcnt;
  output [14:0]WR_DATA;
  output [15:0]sdpo_int;
  input [0:0]tid_fifo_dout;
  input mem_init_done_reg;
  input reset_addr;
  input [2:0]O;
  input [3:0]\goreg_dm.dout_i_reg[0] ;
  input [3:0]\goreg_dm.dout_i_reg[0]_0 ;
  input [3:0]\goreg_dm.dout_i_reg[0]_1 ;
  input aclk;
  input we_bcnt;
  input [0:0]mem_init_done_reg_0;
  input s_axis_tid_arb_i;

  wire [2:0]O;
  wire [14:0]WR_DATA;
  wire aclk;
  wire [3:0]\goreg_dm.dout_i_reg[0] ;
  wire [3:0]\goreg_dm.dout_i_reg[0]_0 ;
  wire [3:0]\goreg_dm.dout_i_reg[0]_1 ;
  wire mem_init_done_reg;
  wire [0:0]mem_init_done_reg_0;
  wire reset_addr;
  wire s_axis_tid_arb_i;
  wire [15:0]sdpo_int;
  wire [0:0]tid_fifo_dout;
  wire we_bcnt;
  wire [0:0]wr_addr_bcnt;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_bcnt}),
        .DIA({WR_DATA[0],mem_init_done_reg_0}),
        .DIB(WR_DATA[2:1]),
        .DIC(WR_DATA[4:3]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[1:0]),
        .DOB(sdpo_int[3:2]),
        .DOC(sdpo_int[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_bcnt));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_2__0
       (.I0(mem_init_done_reg),
        .I1(\goreg_dm.dout_i_reg[0]_1 [0]),
        .O(WR_DATA[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_4__0
       (.I0(mem_init_done_reg),
        .I1(\goreg_dm.dout_i_reg[0]_1 [2]),
        .O(WR_DATA[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_5__0
       (.I0(mem_init_done_reg),
        .I1(\goreg_dm.dout_i_reg[0]_1 [1]),
        .O(WR_DATA[1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_6__2
       (.I0(mem_init_done_reg),
        .I1(\goreg_dm.dout_i_reg[0]_0 [0]),
        .O(WR_DATA[4]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_7__4
       (.I0(mem_init_done_reg),
        .I1(\goreg_dm.dout_i_reg[0]_1 [3]),
        .O(WR_DATA[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_5_i_8__4
       (.I0(tid_fifo_dout),
        .I1(mem_init_done_reg),
        .I2(reset_addr),
        .O(wr_addr_bcnt));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_15
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_bcnt}),
        .DIA(WR_DATA[12:11]),
        .DIB(WR_DATA[14:13]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[13:12]),
        .DOB(sdpo_int[15:14]),
        .DOC(NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_bcnt));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_1__0
       (.I0(mem_init_done_reg),
        .I1(O[0]),
        .O(WR_DATA[12]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_2__0
       (.I0(mem_init_done_reg),
        .I1(\goreg_dm.dout_i_reg[0] [3]),
        .O(WR_DATA[11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_3__0
       (.I0(mem_init_done_reg),
        .I1(O[2]),
        .O(WR_DATA[14]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_4__0
       (.I0(mem_init_done_reg),
        .I1(O[1]),
        .O(WR_DATA[13]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_bcnt}),
        .DIA(WR_DATA[6:5]),
        .DIB(WR_DATA[8:7]),
        .DIC(WR_DATA[10:9]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[7:6]),
        .DOB(sdpo_int[9:8]),
        .DOC(sdpo_int[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_bcnt));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_1__0
       (.I0(mem_init_done_reg),
        .I1(\goreg_dm.dout_i_reg[0]_0 [2]),
        .O(WR_DATA[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_2__0
       (.I0(mem_init_done_reg),
        .I1(\goreg_dm.dout_i_reg[0]_0 [1]),
        .O(WR_DATA[5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_3__0
       (.I0(mem_init_done_reg),
        .I1(\goreg_dm.dout_i_reg[0] [0]),
        .O(WR_DATA[8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_4__0
       (.I0(mem_init_done_reg),
        .I1(\goreg_dm.dout_i_reg[0]_0 [3]),
        .O(WR_DATA[7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_5__0
       (.I0(mem_init_done_reg),
        .I1(\goreg_dm.dout_i_reg[0] [2]),
        .O(WR_DATA[10]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_6__0
       (.I0(mem_init_done_reg),
        .I1(\goreg_dm.dout_i_reg[0] [1]),
        .O(WR_DATA[9]));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_34
   (WR_DATA,
    sdpo_int,
    O,
    \gin_reg.rd_pntr_pf_dly_reg[12] ,
    \gin_reg.rd_pntr_pf_dly_reg[8] ,
    \gin_reg.rd_pntr_pf_dly_reg[4] ,
    S,
    DI,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    pntr_roll_over,
    \gin_reg.wr_pntr_roll_over_dly_reg_0 ,
    s_axis_tvalid_wr_in_i,
    CO,
    ram_init_done_i,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    rom_rd_addr_i,
    storage_data1,
    pntr_roll_over_reg,
    aclk,
    we_int,
    rom_rd_addr_int,
    \gfwd_mode.m_valid_i_reg );
  output [14:0]WR_DATA;
  output [15:0]sdpo_int;
  output [2:0]O;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[8] ;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[4] ;
  output [3:0]S;
  output [3:0]DI;
  output [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  output pntr_roll_over;
  output [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  input s_axis_tvalid_wr_in_i;
  input [0:0]CO;
  input ram_init_done_i;
  input \gfwd_mode.storage_data1_reg[0] ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input rom_rd_addr_i;
  input [0:0]storage_data1;
  input pntr_roll_over_reg;
  input aclk;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]\gfwd_mode.m_valid_i_reg ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [2:0]O;
  wire [3:0]S;
  wire [14:0]WR_DATA;
  wire aclk;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[4] ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[8] ;
  wire [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire ram_reg_0_1_0_5_i_10__0_n_0;
  wire ram_reg_0_1_0_5_i_11__0_n_0;
  wire ram_reg_0_1_0_5_i_12__0_n_0;
  wire ram_reg_0_1_0_5_i_13__0_n_0;
  wire ram_reg_0_1_0_5_i_14__0_n_0;
  wire ram_reg_0_1_0_5_i_15__0_n_0;
  wire ram_reg_0_1_0_5_i_16__0_n_0;
  wire ram_reg_0_1_0_5_i_17__0_n_0;
  wire ram_reg_0_1_0_5_i_7__0_n_0;
  wire ram_reg_0_1_0_5_i_7__0_n_1;
  wire ram_reg_0_1_0_5_i_7__0_n_2;
  wire ram_reg_0_1_0_5_i_7__0_n_3;
  wire ram_reg_0_1_0_5_i_8__0_n_0;
  wire ram_reg_0_1_0_5_i_8__0_n_1;
  wire ram_reg_0_1_0_5_i_8__0_n_2;
  wire ram_reg_0_1_0_5_i_8__0_n_3;
  wire ram_reg_0_1_6_11_i_10__0_n_0;
  wire ram_reg_0_1_6_11_i_11__0_n_0;
  wire ram_reg_0_1_6_11_i_7__0_n_0;
  wire ram_reg_0_1_6_11_i_7__0_n_1;
  wire ram_reg_0_1_6_11_i_7__0_n_2;
  wire ram_reg_0_1_6_11_i_7__0_n_3;
  wire ram_reg_0_1_6_11_i_8__1_n_0;
  wire ram_reg_0_1_6_11_i_9__0_n_0;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire wr_data_int_i_1__0_n_2;
  wire wr_data_int_i_1__0_n_3;
  wire wr_data_int_i_3__0_n_0;
  wire wr_data_int_i_4__0_n_0;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;
  wire [3:2]NLW_wr_data_int_i_1__0_CO_UNCONNECTED;
  wire [3:3]NLW_wr_data_int_i_1__0_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \gin_reg.wr_pntr_roll_over_dly_i_1__2 
       (.I0(CO),
        .I1(pntr_roll_over_reg),
        .O(pntr_roll_over));
  LUT5 #(
    .INIT(32'hBABF0000)) 
    pntr_rchd_end_addr0_carry__0_i_1__2
       (.I0(sdpo_int[14]),
        .I1(storage_data1),
        .I2(ram_init_done_i),
        .I3(rom_rd_addr_i),
        .I4(sdpo_int[15]),
        .O(DI[3]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_2__0
       (.I0(sdpo_int[12]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[13]),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_3__2
       (.I0(sdpo_int[10]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[11]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_4__2
       (.I0(sdpo_int[8]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[9]),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h42444222)) 
    pntr_rchd_end_addr0_carry__0_i_5__2
       (.I0(sdpo_int[14]),
        .I1(sdpo_int[15]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [3]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_6__2
       (.I0(sdpo_int[12]),
        .I1(sdpo_int[13]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [2]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_7__0
       (.I0(sdpo_int[10]),
        .I1(sdpo_int[11]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [1]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_8__0
       (.I0(sdpo_int[8]),
        .I1(sdpo_int[9]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [0]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry_i_1__2
       (.I0(sdpo_int[6]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[7]),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg [1]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_2__2
       (.I0(sdpo_int[0]),
        .I1(sdpo_int[1]),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg [0]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry_i_3__2
       (.I0(sdpo_int[6]),
        .I1(sdpo_int[7]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_4__2
       (.I0(sdpo_int[4]),
        .I1(sdpo_int[5]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_5__0
       (.I0(sdpo_int[2]),
        .I1(sdpo_int[3]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h2)) 
    pntr_rchd_end_addr0_carry_i_6__0
       (.I0(sdpo_int[1]),
        .I1(sdpo_int[0]),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[1:0]),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[1:0]),
        .DOB(sdpo_int[3:2]),
        .DOC(sdpo_int[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_10__0
       (.I0(sdpo_int[4]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_10__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_11__0
       (.I0(sdpo_int[3]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_11__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_12__0
       (.I0(sdpo_int[2]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_12__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_13__0
       (.I0(sdpo_int[1]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_13__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_14__0
       (.I0(sdpo_int[8]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_14__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_15__0
       (.I0(sdpo_int[7]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_15__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_16__0
       (.I0(sdpo_int[6]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_16__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_17__0
       (.I0(sdpo_int[5]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_17__0_n_0));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_1__4
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[4] [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[1]),
        .I4(ram_init_done_i),
        .O(WR_DATA[1]));
  LUT4 #(
    .INIT(16'h1200)) 
    ram_reg_0_1_0_5_i_2__5
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(CO),
        .I2(sdpo_int[0]),
        .I3(ram_init_done_i),
        .O(WR_DATA[0]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_3__3
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[4] [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[3]),
        .I4(ram_init_done_i),
        .O(WR_DATA[3]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_4__5
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[4] [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[2]),
        .I4(ram_init_done_i),
        .O(WR_DATA[2]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_5__4
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[8] [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[5]),
        .I4(ram_init_done_i),
        .O(WR_DATA[5]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_6__4
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[4] [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[4]),
        .I4(ram_init_done_i),
        .O(WR_DATA[4]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_0_5_i_7__0
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_5_i_7__0_n_0,ram_reg_0_1_0_5_i_7__0_n_1,ram_reg_0_1_0_5_i_7__0_n_2,ram_reg_0_1_0_5_i_7__0_n_3}),
        .CYINIT(\gfwd_mode.storage_data1_reg[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gin_reg.rd_pntr_pf_dly_reg[4] ),
        .S({ram_reg_0_1_0_5_i_10__0_n_0,ram_reg_0_1_0_5_i_11__0_n_0,ram_reg_0_1_0_5_i_12__0_n_0,ram_reg_0_1_0_5_i_13__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_0_5_i_8__0
       (.CI(ram_reg_0_1_0_5_i_7__0_n_0),
        .CO({ram_reg_0_1_0_5_i_8__0_n_0,ram_reg_0_1_0_5_i_8__0_n_1,ram_reg_0_1_0_5_i_8__0_n_2,ram_reg_0_1_0_5_i_8__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gin_reg.rd_pntr_pf_dly_reg[8] ),
        .S({ram_reg_0_1_0_5_i_14__0_n_0,ram_reg_0_1_0_5_i_15__0_n_0,ram_reg_0_1_0_5_i_16__0_n_0,ram_reg_0_1_0_5_i_17__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_15
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[13:12]),
        .DIB({\gfwd_mode.m_valid_i_reg ,WR_DATA[14]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[13:12]),
        .DOB(sdpo_int[15:14]),
        .DOC(NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_12_15_i_1__2
       (.I0(O[0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[13]),
        .I4(ram_init_done_i),
        .O(WR_DATA[13]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_12_15_i_2__2
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[12] [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[12]),
        .I4(ram_init_done_i),
        .O(WR_DATA[12]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_12_15_i_3__2
       (.I0(O[1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[14]),
        .I4(ram_init_done_i),
        .O(WR_DATA[14]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[7:6]),
        .DIB(WR_DATA[9:8]),
        .DIC(WR_DATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[7:6]),
        .DOB(sdpo_int[9:8]),
        .DOC(sdpo_int[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_10__0
       (.I0(sdpo_int[10]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_10__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_11__0
       (.I0(sdpo_int[9]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_11__0_n_0));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_1__5
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[8] [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[7]),
        .I4(ram_init_done_i),
        .O(WR_DATA[7]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_2__5
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[8] [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[6]),
        .I4(ram_init_done_i),
        .O(WR_DATA[6]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_3__5
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[12] [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[9]),
        .I4(ram_init_done_i),
        .O(WR_DATA[9]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_4__5
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[8] [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[8]),
        .I4(ram_init_done_i),
        .O(WR_DATA[8]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_5__5
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[12] [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[11]),
        .I4(ram_init_done_i),
        .O(WR_DATA[11]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_6__5
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[12] [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[10]),
        .I4(ram_init_done_i),
        .O(WR_DATA[10]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_6_11_i_7__0
       (.CI(ram_reg_0_1_0_5_i_8__0_n_0),
        .CO({ram_reg_0_1_6_11_i_7__0_n_0,ram_reg_0_1_6_11_i_7__0_n_1,ram_reg_0_1_6_11_i_7__0_n_2,ram_reg_0_1_6_11_i_7__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gin_reg.rd_pntr_pf_dly_reg[12] ),
        .S({ram_reg_0_1_6_11_i_8__1_n_0,ram_reg_0_1_6_11_i_9__0_n_0,ram_reg_0_1_6_11_i_10__0_n_0,ram_reg_0_1_6_11_i_11__0_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_8__1
       (.I0(sdpo_int[12]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_9__0
       (.I0(sdpo_int[11]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_9__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 wr_data_int_i_1__0
       (.CI(ram_reg_0_1_6_11_i_7__0_n_0),
        .CO({NLW_wr_data_int_i_1__0_CO_UNCONNECTED[3:2],wr_data_int_i_1__0_n_2,wr_data_int_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_wr_data_int_i_1__0_O_UNCONNECTED[3],O}),
        .S({1'b0,\gfwd_mode.storage_data1_reg[0]_0 ,wr_data_int_i_3__0_n_0,wr_data_int_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    wr_data_int_i_3__0
       (.I0(sdpo_int[14]),
        .I1(CO),
        .O(wr_data_int_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    wr_data_int_i_4__0
       (.I0(sdpo_int[13]),
        .I1(CO),
        .O(wr_data_int_i_4__0_n_0));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_35
   (\gin_reg.rd_pntr_pf_dly_reg[15] ,
    aclk,
    we_int,
    WR_DATA,
    ADDRA,
    rom_rd_addr_int);
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  input aclk;
  input we_int;
  input [15:0]WR_DATA;
  input [0:0]ADDRA;
  input rom_rd_addr_int;

  wire [0:0]ADDRA;
  wire [15:0]WR_DATA;
  wire aclk;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire rom_rd_addr_int;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[1:0]),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.rd_pntr_pf_dly_reg[15] [1:0]),
        .DOB(\gin_reg.rd_pntr_pf_dly_reg[15] [3:2]),
        .DOC(\gin_reg.rd_pntr_pf_dly_reg[15] [5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_15
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[13:12]),
        .DIB(WR_DATA[15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.rd_pntr_pf_dly_reg[15] [13:12]),
        .DOB(\gin_reg.rd_pntr_pf_dly_reg[15] [15:14]),
        .DOC(NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[7:6]),
        .DIB(WR_DATA[9:8]),
        .DIC(WR_DATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.rd_pntr_pf_dly_reg[15] [7:6]),
        .DOB(\gin_reg.rd_pntr_pf_dly_reg[15] [9:8]),
        .DOC(\gin_reg.rd_pntr_pf_dly_reg[15] [11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_61
   (WR_DATA,
    sdpo_int,
    p_0_in1_in,
    S,
    DI,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    pntr_roll_over,
    \gin_reg.wr_pntr_roll_over_dly_reg_0 ,
    s_axis_tvalid_wr_in_i,
    CO,
    ram_init_done_i,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    rom_rd_addr_i,
    storage_data1,
    pntr_roll_over_reg,
    aclk,
    we_int,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.m_valid_i_reg );
  output [14:0]WR_DATA;
  output [15:0]sdpo_int;
  output [14:0]p_0_in1_in;
  output [3:0]S;
  output [3:0]DI;
  output [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  output pntr_roll_over;
  output [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  input s_axis_tvalid_wr_in_i;
  input [0:0]CO;
  input ram_init_done_i;
  input \gfwd_mode.storage_data1_reg[0] ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input rom_rd_addr_i;
  input [0:0]storage_data1;
  input pntr_roll_over_reg;
  input aclk;
  input we_int;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input [0:0]\gfwd_mode.m_valid_i_reg ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]S;
  wire [14:0]WR_DATA;
  wire aclk;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  wire i__i_1_n_2;
  wire i__i_1_n_3;
  wire i__i_3_n_0;
  wire i__i_4_n_0;
  wire [14:0]p_0_in1_in;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire ram_reg_0_1_0_5_i_10__1_n_0;
  wire ram_reg_0_1_0_5_i_11__1_n_0;
  wire ram_reg_0_1_0_5_i_12__1_n_0;
  wire ram_reg_0_1_0_5_i_13__1_n_0;
  wire ram_reg_0_1_0_5_i_14__1_n_0;
  wire ram_reg_0_1_0_5_i_15__1_n_0;
  wire ram_reg_0_1_0_5_i_16__1_n_0;
  wire ram_reg_0_1_0_5_i_17__1_n_0;
  wire ram_reg_0_1_0_5_i_7__1_n_0;
  wire ram_reg_0_1_0_5_i_7__1_n_1;
  wire ram_reg_0_1_0_5_i_7__1_n_2;
  wire ram_reg_0_1_0_5_i_7__1_n_3;
  wire ram_reg_0_1_0_5_i_8__1_n_0;
  wire ram_reg_0_1_0_5_i_8__1_n_1;
  wire ram_reg_0_1_0_5_i_8__1_n_2;
  wire ram_reg_0_1_0_5_i_8__1_n_3;
  wire ram_reg_0_1_6_11_i_10__1_n_0;
  wire ram_reg_0_1_6_11_i_11__1_n_0;
  wire ram_reg_0_1_6_11_i_7__1_n_0;
  wire ram_reg_0_1_6_11_i_7__1_n_1;
  wire ram_reg_0_1_6_11_i_7__1_n_2;
  wire ram_reg_0_1_6_11_i_7__1_n_3;
  wire ram_reg_0_1_6_11_i_8__2_n_0;
  wire ram_reg_0_1_6_11_i_9__1_n_0;
  wire rom_rd_addr_i;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire [3:2]NLW_i__i_1_CO_UNCONNECTED;
  wire [3:3]NLW_i__i_1_O_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \gin_reg.wr_pntr_roll_over_dly_i_1__3 
       (.I0(CO),
        .I1(pntr_roll_over_reg),
        .O(pntr_roll_over));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 i__i_1
       (.CI(ram_reg_0_1_6_11_i_7__1_n_0),
        .CO({NLW_i__i_1_CO_UNCONNECTED[3:2],i__i_1_n_2,i__i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i__i_1_O_UNCONNECTED[3],p_0_in1_in[14:12]}),
        .S({1'b0,\gfwd_mode.storage_data1_reg[0]_0 ,i__i_3_n_0,i__i_4_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    i__i_3
       (.I0(sdpo_int[14]),
        .I1(CO),
        .O(i__i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__i_4
       (.I0(sdpo_int[13]),
        .I1(CO),
        .O(i__i_4_n_0));
  LUT5 #(
    .INIT(32'hBABF0000)) 
    pntr_rchd_end_addr0_carry__0_i_1__3
       (.I0(sdpo_int[14]),
        .I1(storage_data1),
        .I2(ram_init_done_i),
        .I3(rom_rd_addr_i),
        .I4(sdpo_int[15]),
        .O(DI[3]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_2__1
       (.I0(sdpo_int[12]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[13]),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_3__3
       (.I0(sdpo_int[10]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[11]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_4__3
       (.I0(sdpo_int[8]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[9]),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h42444222)) 
    pntr_rchd_end_addr0_carry__0_i_5__3
       (.I0(sdpo_int[14]),
        .I1(sdpo_int[15]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [3]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_6__3
       (.I0(sdpo_int[12]),
        .I1(sdpo_int[13]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [2]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_7__1
       (.I0(sdpo_int[10]),
        .I1(sdpo_int[11]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [1]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_8__1
       (.I0(sdpo_int[8]),
        .I1(sdpo_int[9]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [0]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry_i_1__3
       (.I0(sdpo_int[6]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[7]),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg [1]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_2__3
       (.I0(sdpo_int[0]),
        .I1(sdpo_int[1]),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg [0]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry_i_3__3
       (.I0(sdpo_int[6]),
        .I1(sdpo_int[7]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_4__3
       (.I0(sdpo_int[4]),
        .I1(sdpo_int[5]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_5__1
       (.I0(sdpo_int[2]),
        .I1(sdpo_int[3]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h2)) 
    pntr_rchd_end_addr0_carry_i_6__1
       (.I0(sdpo_int[1]),
        .I1(sdpo_int[0]),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0]_1 }),
        .DIA(WR_DATA[1:0]),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[1:0]),
        .DOB(sdpo_int[3:2]),
        .DOC(sdpo_int[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_10__1
       (.I0(sdpo_int[4]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_10__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_11__1
       (.I0(sdpo_int[3]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_11__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_12__1
       (.I0(sdpo_int[2]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_12__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_13__1
       (.I0(sdpo_int[1]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_13__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_14__1
       (.I0(sdpo_int[8]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_14__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_15__1
       (.I0(sdpo_int[7]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_15__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_16__1
       (.I0(sdpo_int[6]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_16__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_17__1
       (.I0(sdpo_int[5]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_17__1_n_0));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_1__5
       (.I0(p_0_in1_in[0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[1]),
        .I4(ram_init_done_i),
        .O(WR_DATA[1]));
  LUT4 #(
    .INIT(16'h1200)) 
    ram_reg_0_1_0_5_i_2__6
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(CO),
        .I2(sdpo_int[0]),
        .I3(ram_init_done_i),
        .O(WR_DATA[0]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_3__4
       (.I0(p_0_in1_in[2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[3]),
        .I4(ram_init_done_i),
        .O(WR_DATA[3]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_4__6
       (.I0(p_0_in1_in[1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[2]),
        .I4(ram_init_done_i),
        .O(WR_DATA[2]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_5__5
       (.I0(p_0_in1_in[4]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[5]),
        .I4(ram_init_done_i),
        .O(WR_DATA[5]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_6__5
       (.I0(p_0_in1_in[3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[4]),
        .I4(ram_init_done_i),
        .O(WR_DATA[4]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_0_5_i_7__1
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_5_i_7__1_n_0,ram_reg_0_1_0_5_i_7__1_n_1,ram_reg_0_1_0_5_i_7__1_n_2,ram_reg_0_1_0_5_i_7__1_n_3}),
        .CYINIT(\gfwd_mode.storage_data1_reg[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in1_in[3:0]),
        .S({ram_reg_0_1_0_5_i_10__1_n_0,ram_reg_0_1_0_5_i_11__1_n_0,ram_reg_0_1_0_5_i_12__1_n_0,ram_reg_0_1_0_5_i_13__1_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_0_5_i_8__1
       (.CI(ram_reg_0_1_0_5_i_7__1_n_0),
        .CO({ram_reg_0_1_0_5_i_8__1_n_0,ram_reg_0_1_0_5_i_8__1_n_1,ram_reg_0_1_0_5_i_8__1_n_2,ram_reg_0_1_0_5_i_8__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in1_in[7:4]),
        .S({ram_reg_0_1_0_5_i_14__1_n_0,ram_reg_0_1_0_5_i_15__1_n_0,ram_reg_0_1_0_5_i_16__1_n_0,ram_reg_0_1_0_5_i_17__1_n_0}));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_15
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0]_1 }),
        .DIA(WR_DATA[13:12]),
        .DIB({\gfwd_mode.m_valid_i_reg ,WR_DATA[14]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[13:12]),
        .DOB(sdpo_int[15:14]),
        .DOC(NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_12_15_i_1__3
       (.I0(p_0_in1_in[12]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[13]),
        .I4(ram_init_done_i),
        .O(WR_DATA[13]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_12_15_i_2__3
       (.I0(p_0_in1_in[11]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[12]),
        .I4(ram_init_done_i),
        .O(WR_DATA[12]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_12_15_i_3__3
       (.I0(p_0_in1_in[13]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[14]),
        .I4(ram_init_done_i),
        .O(WR_DATA[14]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0]_1 }),
        .DIA(WR_DATA[7:6]),
        .DIB(WR_DATA[9:8]),
        .DIC(WR_DATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[7:6]),
        .DOB(sdpo_int[9:8]),
        .DOC(sdpo_int[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_10__1
       (.I0(sdpo_int[10]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_10__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_11__1
       (.I0(sdpo_int[9]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_11__1_n_0));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_1__6
       (.I0(p_0_in1_in[6]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[7]),
        .I4(ram_init_done_i),
        .O(WR_DATA[7]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_2__6
       (.I0(p_0_in1_in[5]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[6]),
        .I4(ram_init_done_i),
        .O(WR_DATA[6]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_3__6
       (.I0(p_0_in1_in[8]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[9]),
        .I4(ram_init_done_i),
        .O(WR_DATA[9]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_4__6
       (.I0(p_0_in1_in[7]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[8]),
        .I4(ram_init_done_i),
        .O(WR_DATA[8]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_5__6
       (.I0(p_0_in1_in[10]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[11]),
        .I4(ram_init_done_i),
        .O(WR_DATA[11]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_6__6
       (.I0(p_0_in1_in[9]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[10]),
        .I4(ram_init_done_i),
        .O(WR_DATA[10]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_6_11_i_7__1
       (.CI(ram_reg_0_1_0_5_i_8__1_n_0),
        .CO({ram_reg_0_1_6_11_i_7__1_n_0,ram_reg_0_1_6_11_i_7__1_n_1,ram_reg_0_1_6_11_i_7__1_n_2,ram_reg_0_1_6_11_i_7__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in1_in[11:8]),
        .S({ram_reg_0_1_6_11_i_8__2_n_0,ram_reg_0_1_6_11_i_9__1_n_0,ram_reg_0_1_6_11_i_10__1_n_0,ram_reg_0_1_6_11_i_11__1_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_8__2
       (.I0(sdpo_int[12]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_8__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_9__1
       (.I0(sdpo_int[11]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_9__1_n_0));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_62
   (\gin_reg.wr_pntr_pf_dly_reg[15] ,
    aclk,
    we_int,
    WR_DATA,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 );
  output [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  input aclk;
  input we_int;
  input [15:0]WR_DATA;
  input \gfwd_mode.storage_data1_reg[0] ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;

  wire [15:0]WR_DATA;
  wire aclk;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0]_0 }),
        .DIA(WR_DATA[1:0]),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.wr_pntr_pf_dly_reg[15] [1:0]),
        .DOB(\gin_reg.wr_pntr_pf_dly_reg[15] [3:2]),
        .DOC(\gin_reg.wr_pntr_pf_dly_reg[15] [5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_15
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0]_0 }),
        .DIA(WR_DATA[13:12]),
        .DIB(WR_DATA[15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.wr_pntr_pf_dly_reg[15] [13:12]),
        .DOB(\gin_reg.wr_pntr_pf_dly_reg[15] [15:14]),
        .DOC(NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0]_0 }),
        .DIA(WR_DATA[7:6]),
        .DIB(WR_DATA[9:8]),
        .DIC(WR_DATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.wr_pntr_pf_dly_reg[15] [7:6]),
        .DOB(\gin_reg.wr_pntr_pf_dly_reg[15] [9:8]),
        .DOC(\gin_reg.wr_pntr_pf_dly_reg[15] [11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_89
   (WR_DATA,
    sdpo_int,
    O,
    \gin_reg.rd_pntr_pf_dly_reg[12] ,
    \gin_reg.rd_pntr_pf_dly_reg[8] ,
    \gin_reg.rd_pntr_pf_dly_reg[4] ,
    S,
    DI,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    pntr_roll_over,
    \gin_reg.wr_pntr_roll_over_dly_reg_0 ,
    s_axis_tvalid_wr_in_i,
    CO,
    ram_init_done_i,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    rom_rd_addr_i,
    storage_data1,
    pntr_roll_over_reg,
    aclk,
    we_int,
    rom_rd_addr_int,
    \gfwd_mode.m_valid_i_reg );
  output [14:0]WR_DATA;
  output [15:0]sdpo_int;
  output [2:0]O;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[8] ;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[4] ;
  output [3:0]S;
  output [3:0]DI;
  output [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  output pntr_roll_over;
  output [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  input s_axis_tvalid_wr_in_i;
  input [0:0]CO;
  input ram_init_done_i;
  input \gfwd_mode.storage_data1_reg[0] ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input rom_rd_addr_i;
  input [0:0]storage_data1;
  input pntr_roll_over_reg;
  input aclk;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]\gfwd_mode.m_valid_i_reg ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [2:0]O;
  wire [3:0]S;
  wire [14:0]WR_DATA;
  wire aclk;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[4] ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[8] ;
  wire [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  wire i__i_1__0_n_2;
  wire i__i_1__0_n_3;
  wire i__i_3__0_n_0;
  wire i__i_4__0_n_0;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire ram_reg_0_1_0_5_i_10__2_n_0;
  wire ram_reg_0_1_0_5_i_11__2_n_0;
  wire ram_reg_0_1_0_5_i_12__2_n_0;
  wire ram_reg_0_1_0_5_i_13__2_n_0;
  wire ram_reg_0_1_0_5_i_14__2_n_0;
  wire ram_reg_0_1_0_5_i_15__2_n_0;
  wire ram_reg_0_1_0_5_i_16__2_n_0;
  wire ram_reg_0_1_0_5_i_17__2_n_0;
  wire ram_reg_0_1_0_5_i_7__2_n_0;
  wire ram_reg_0_1_0_5_i_7__2_n_1;
  wire ram_reg_0_1_0_5_i_7__2_n_2;
  wire ram_reg_0_1_0_5_i_7__2_n_3;
  wire ram_reg_0_1_0_5_i_8__2_n_0;
  wire ram_reg_0_1_0_5_i_8__2_n_1;
  wire ram_reg_0_1_0_5_i_8__2_n_2;
  wire ram_reg_0_1_0_5_i_8__2_n_3;
  wire ram_reg_0_1_6_11_i_10__2_n_0;
  wire ram_reg_0_1_6_11_i_11__2_n_0;
  wire ram_reg_0_1_6_11_i_7__2_n_0;
  wire ram_reg_0_1_6_11_i_7__2_n_1;
  wire ram_reg_0_1_6_11_i_7__2_n_2;
  wire ram_reg_0_1_6_11_i_7__2_n_3;
  wire ram_reg_0_1_6_11_i_8__3_n_0;
  wire ram_reg_0_1_6_11_i_9__2_n_0;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire [3:2]NLW_i__i_1__0_CO_UNCONNECTED;
  wire [3:3]NLW_i__i_1__0_O_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \gin_reg.wr_pntr_roll_over_dly_i_1__4 
       (.I0(CO),
        .I1(pntr_roll_over_reg),
        .O(pntr_roll_over));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 i__i_1__0
       (.CI(ram_reg_0_1_6_11_i_7__2_n_0),
        .CO({NLW_i__i_1__0_CO_UNCONNECTED[3:2],i__i_1__0_n_2,i__i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i__i_1__0_O_UNCONNECTED[3],O}),
        .S({1'b0,\gfwd_mode.storage_data1_reg[0]_0 ,i__i_3__0_n_0,i__i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    i__i_3__0
       (.I0(sdpo_int[14]),
        .I1(CO),
        .O(i__i_3__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__i_4__0
       (.I0(sdpo_int[13]),
        .I1(CO),
        .O(i__i_4__0_n_0));
  LUT5 #(
    .INIT(32'hBABF0000)) 
    pntr_rchd_end_addr0_carry__0_i_1__4
       (.I0(sdpo_int[14]),
        .I1(storage_data1),
        .I2(ram_init_done_i),
        .I3(rom_rd_addr_i),
        .I4(sdpo_int[15]),
        .O(DI[3]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_2__2
       (.I0(sdpo_int[12]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[13]),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_3__4
       (.I0(sdpo_int[10]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[11]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_4__4
       (.I0(sdpo_int[8]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[9]),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h42444222)) 
    pntr_rchd_end_addr0_carry__0_i_5__4
       (.I0(sdpo_int[14]),
        .I1(sdpo_int[15]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [3]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_6__4
       (.I0(sdpo_int[12]),
        .I1(sdpo_int[13]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [2]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_7__2
       (.I0(sdpo_int[10]),
        .I1(sdpo_int[11]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [1]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_8__2
       (.I0(sdpo_int[8]),
        .I1(sdpo_int[9]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [0]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry_i_1__4
       (.I0(sdpo_int[6]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[7]),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg [1]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_2__4
       (.I0(sdpo_int[0]),
        .I1(sdpo_int[1]),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg [0]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry_i_3__4
       (.I0(sdpo_int[6]),
        .I1(sdpo_int[7]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_4__4
       (.I0(sdpo_int[4]),
        .I1(sdpo_int[5]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_5__2
       (.I0(sdpo_int[2]),
        .I1(sdpo_int[3]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h2)) 
    pntr_rchd_end_addr0_carry_i_6__2
       (.I0(sdpo_int[1]),
        .I1(sdpo_int[0]),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[1:0]),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[1:0]),
        .DOB(sdpo_int[3:2]),
        .DOC(sdpo_int[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_10__2
       (.I0(sdpo_int[4]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_10__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_11__2
       (.I0(sdpo_int[3]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_11__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_12__2
       (.I0(sdpo_int[2]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_12__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_13__2
       (.I0(sdpo_int[1]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_13__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_14__2
       (.I0(sdpo_int[8]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_14__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_15__2
       (.I0(sdpo_int[7]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_15__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_16__2
       (.I0(sdpo_int[6]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_16__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_17__2
       (.I0(sdpo_int[5]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_17__2_n_0));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_1__6
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[4] [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[1]),
        .I4(ram_init_done_i),
        .O(WR_DATA[1]));
  LUT4 #(
    .INIT(16'h1200)) 
    ram_reg_0_1_0_5_i_2__7
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(CO),
        .I2(sdpo_int[0]),
        .I3(ram_init_done_i),
        .O(WR_DATA[0]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_3__5
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[4] [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[3]),
        .I4(ram_init_done_i),
        .O(WR_DATA[3]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_4__7
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[4] [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[2]),
        .I4(ram_init_done_i),
        .O(WR_DATA[2]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_5__6
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[8] [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[5]),
        .I4(ram_init_done_i),
        .O(WR_DATA[5]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_6__6
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[4] [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[4]),
        .I4(ram_init_done_i),
        .O(WR_DATA[4]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_0_5_i_7__2
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_5_i_7__2_n_0,ram_reg_0_1_0_5_i_7__2_n_1,ram_reg_0_1_0_5_i_7__2_n_2,ram_reg_0_1_0_5_i_7__2_n_3}),
        .CYINIT(\gfwd_mode.storage_data1_reg[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gin_reg.rd_pntr_pf_dly_reg[4] ),
        .S({ram_reg_0_1_0_5_i_10__2_n_0,ram_reg_0_1_0_5_i_11__2_n_0,ram_reg_0_1_0_5_i_12__2_n_0,ram_reg_0_1_0_5_i_13__2_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_0_5_i_8__2
       (.CI(ram_reg_0_1_0_5_i_7__2_n_0),
        .CO({ram_reg_0_1_0_5_i_8__2_n_0,ram_reg_0_1_0_5_i_8__2_n_1,ram_reg_0_1_0_5_i_8__2_n_2,ram_reg_0_1_0_5_i_8__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gin_reg.rd_pntr_pf_dly_reg[8] ),
        .S({ram_reg_0_1_0_5_i_14__2_n_0,ram_reg_0_1_0_5_i_15__2_n_0,ram_reg_0_1_0_5_i_16__2_n_0,ram_reg_0_1_0_5_i_17__2_n_0}));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_15
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[13:12]),
        .DIB({\gfwd_mode.m_valid_i_reg ,WR_DATA[14]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[13:12]),
        .DOB(sdpo_int[15:14]),
        .DOC(NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_12_15_i_1__4
       (.I0(O[0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[13]),
        .I4(ram_init_done_i),
        .O(WR_DATA[13]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_12_15_i_2__4
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[12] [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[12]),
        .I4(ram_init_done_i),
        .O(WR_DATA[12]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_12_15_i_3__4
       (.I0(O[1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[14]),
        .I4(ram_init_done_i),
        .O(WR_DATA[14]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[7:6]),
        .DIB(WR_DATA[9:8]),
        .DIC(WR_DATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[7:6]),
        .DOB(sdpo_int[9:8]),
        .DOC(sdpo_int[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_10__2
       (.I0(sdpo_int[10]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_10__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_11__2
       (.I0(sdpo_int[9]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_11__2_n_0));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_1__7
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[8] [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[7]),
        .I4(ram_init_done_i),
        .O(WR_DATA[7]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_2__7
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[8] [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[6]),
        .I4(ram_init_done_i),
        .O(WR_DATA[6]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_3__7
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[12] [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[9]),
        .I4(ram_init_done_i),
        .O(WR_DATA[9]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_4__7
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[8] [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[8]),
        .I4(ram_init_done_i),
        .O(WR_DATA[8]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_5__7
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[12] [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[11]),
        .I4(ram_init_done_i),
        .O(WR_DATA[11]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_6__7
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[12] [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[10]),
        .I4(ram_init_done_i),
        .O(WR_DATA[10]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_6_11_i_7__2
       (.CI(ram_reg_0_1_0_5_i_8__2_n_0),
        .CO({ram_reg_0_1_6_11_i_7__2_n_0,ram_reg_0_1_6_11_i_7__2_n_1,ram_reg_0_1_6_11_i_7__2_n_2,ram_reg_0_1_6_11_i_7__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gin_reg.rd_pntr_pf_dly_reg[12] ),
        .S({ram_reg_0_1_6_11_i_8__3_n_0,ram_reg_0_1_6_11_i_9__2_n_0,ram_reg_0_1_6_11_i_10__2_n_0,ram_reg_0_1_6_11_i_11__2_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_8__3
       (.I0(sdpo_int[12]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_8__3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_9__2
       (.I0(sdpo_int[11]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_9__2_n_0));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_90
   (\gin_reg.rd_pntr_pf_dly_reg[15] ,
    aclk,
    we_int,
    WR_DATA,
    \gfwd_mode.storage_data1_reg[0] ,
    rom_rd_addr_int);
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  input aclk;
  input we_int;
  input [15:0]WR_DATA;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input rom_rd_addr_int;

  wire [15:0]WR_DATA;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire rom_rd_addr_int;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[1:0]),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.rd_pntr_pf_dly_reg[15] [1:0]),
        .DOB(\gin_reg.rd_pntr_pf_dly_reg[15] [3:2]),
        .DOC(\gin_reg.rd_pntr_pf_dly_reg[15] [5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_15
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[13:12]),
        .DIB(WR_DATA[15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.rd_pntr_pf_dly_reg[15] [13:12]),
        .DOB(\gin_reg.rd_pntr_pf_dly_reg[15] [15:14]),
        .DOC(NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[7:6]),
        .DIB(WR_DATA[9:8]),
        .DIC(WR_DATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.rd_pntr_pf_dly_reg[15] [7:6]),
        .DOB(\gin_reg.rd_pntr_pf_dly_reg[15] [9:8]),
        .DOC(\gin_reg.rd_pntr_pf_dly_reg[15] [11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram_top
   (ram_init_done_i_reg_0,
    \gin_reg.wr_pntr_pf_dly_reg[13] ,
    \gstage1.q_dly_reg[31] ,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    DI,
    \gfwd_mode.storage_data1_reg[65] ,
    S,
    \gfwd_mode.storage_data1_reg[66] ,
    \gfwd_mode.storage_data1_reg[66]_0 ,
    ADDRD,
    rom_rd_addr_int,
    \gin_reg.wr_pntr_pf_dly_reg[13]_0 ,
    rom_rd_addr_int_0,
    \gfwd_mode.storage_data1_reg[66]_1 ,
    pntr_roll_over,
    \gfwd_mode.storage_data1_reg[66]_2 ,
    D_0,
    rom_rd_addr_int_1,
    \gfwd_mode.storage_data1_reg[66]_3 ,
    \gfwd_mode.storage_data1_reg[66]_4 ,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    \gstage1.q_dly_reg[31]_0 ,
    Q,
    aclk,
    we_int,
    D,
    storage_data1,
    CO,
    s_axis_tvalid_wr_in_i,
    O,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    \gfwd_mode.storage_data1_reg[0]_3 ,
    \gfwd_mode.storage_data1_reg[0]_4 ,
    \gfwd_mode.storage_data1_reg[0]_5 ,
    ADDRA,
    sdp_rd_addr_in_i_1,
    \gfwd_mode.storage_data1_reg[0]_6 ,
    sdp_rd_addr_in_i_2,
    sdpo_int,
    \gfwd_mode.storage_data1_reg[45] );
  output ram_init_done_i_reg_0;
  output \gin_reg.wr_pntr_pf_dly_reg[13] ;
  output \gstage1.q_dly_reg[31] ;
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output [1:0]DI;
  output [32:0]\gfwd_mode.storage_data1_reg[65] ;
  output [3:0]S;
  output [2:0]\gfwd_mode.storage_data1_reg[66] ;
  output [3:0]\gfwd_mode.storage_data1_reg[66]_0 ;
  output [0:0]ADDRD;
  output rom_rd_addr_int;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[13]_0 ;
  output rom_rd_addr_int_0;
  output [2:0]\gfwd_mode.storage_data1_reg[66]_1 ;
  output pntr_roll_over;
  output [3:0]\gfwd_mode.storage_data1_reg[66]_2 ;
  output [0:0]D_0;
  output rom_rd_addr_int_1;
  output [0:0]\gfwd_mode.storage_data1_reg[66]_3 ;
  output [2:0]\gfwd_mode.storage_data1_reg[66]_4 ;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  output [31:0]\gstage1.q_dly_reg[31]_0 ;
  input [0:0]Q;
  input aclk;
  input we_int;
  input [0:0]D;
  input [0:0]storage_data1;
  input [0:0]CO;
  input s_axis_tvalid_wr_in_i;
  input [3:0]O;
  input [3:0]\gfwd_mode.storage_data1_reg[0] ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  input [0:0]ADDRA;
  input sdp_rd_addr_in_i_1;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_6 ;
  input sdp_rd_addr_in_i_2;
  input [0:0]sdpo_int;
  input [0:0]\gfwd_mode.storage_data1_reg[45] ;

  wire [0:0]ADDRA;
  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [0:0]D_0;
  wire [3:0]O;
  wire [0:0]Q;
  wire [3:0]S;
  wire [24:20]WR_DATA;
  wire aclk;
  wire [3:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_6 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[45] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[65] ;
  wire [2:0]\gfwd_mode.storage_data1_reg[66] ;
  wire [3:0]\gfwd_mode.storage_data1_reg[66]_0 ;
  wire [2:0]\gfwd_mode.storage_data1_reg[66]_1 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[66]_2 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[66]_3 ;
  wire [2:0]\gfwd_mode.storage_data1_reg[66]_4 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire \gin_reg.wr_pntr_pf_dly_reg[13] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[13]_0 ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire \gstage1.q_dly_reg[31] ;
  wire [31:0]\gstage1.q_dly_reg[31]_0 ;
  wire pntr_roll_over;
  wire ram_init_done_i_i_1_n_0;
  wire ram_init_done_i_reg_0;
  wire ram_init_done_i_rep_i_1_n_0;
  wire roll_over_int;
  wire rom_rd_addr_int;
  wire rom_rd_addr_int_0;
  wire rom_rd_addr_int_1;
  wire rom_rd_addr_int_2;
  wire s_axis_tvalid_wr_in_i;
  wire sdp_rd_addr_in_i_1;
  wire sdp_rd_addr_in_i_2;
  wire [0:0]sdpo_int;
  wire sdpram_inst1_n_39;
  wire sdpram_inst1_n_40;
  wire sdpram_inst1_n_41;
  wire sdpram_inst1_n_42;
  wire sdpram_inst1_n_43;
  wire sdpram_inst1_n_44;
  wire sdpram_inst1_n_45;
  wire sdpram_inst1_n_47;
  wire sdpram_inst1_n_48;
  wire sdpram_inst1_n_49;
  wire sdpram_inst1_n_51;
  wire sdpram_inst1_n_52;
  wire sdpram_inst1_n_53;
  wire sdpram_inst1_n_54;
  wire sdpram_inst1_n_55;
  wire sdpram_inst1_n_56;
  wire sdpram_inst1_n_57;
  wire sdpram_inst1_n_58;
  wire sdpram_inst1_n_59;
  wire sdpram_inst1_n_60;
  wire sdpram_inst1_n_61;
  wire sdpram_inst1_n_62;
  wire sdpram_inst1_n_63;
  wire sdpram_inst1_n_64;
  wire sdpram_inst1_n_65;
  wire sdpram_inst1_n_66;
  wire sdpram_inst1_n_67;
  wire sdpram_inst1_n_68;
  wire [0:0]storage_data1;
  wire we_int;

  FDRE #(
    .INIT(1'b0)) 
    \init_addr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(ram_init_done_i_reg_0),
        .R(Q));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \mcf_inst/mcf_dfl_wr_inst/wr_data_int_i_2 
       (.I0(ADDRA),
        .I1(\gin_reg.wr_pntr_pf_dly_reg[13] ),
        .I2(ram_init_done_i_reg_0),
        .I3(sdpo_int),
        .I4(\gfwd_mode.storage_data1_reg[45] ),
        .O(\gin_reg.wr_pntr_pf_dly_reg[15] ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_init_done_i_i_1
       (.I0(ram_init_done_i_reg_0),
        .I1(Q),
        .O(ram_init_done_i_i_1_n_0));
  (* ORIG_CELL_NAME = "ram_init_done_i_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_init_done_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_init_done_i_i_1_n_0),
        .Q(\gin_reg.wr_pntr_pf_dly_reg[13] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ram_init_done_i_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_init_done_i_reg_rep
       (.C(aclk),
        .CE(1'b1),
        .D(ram_init_done_i_rep_i_1_n_0),
        .Q(\gstage1.q_dly_reg[31] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_init_done_i_rep_i_1
       (.I0(ram_init_done_i_reg_0),
        .I1(Q),
        .O(ram_init_done_i_rep_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_0_i_3__0
       (.I0(ADDRA),
        .I1(\gin_reg.wr_pntr_pf_dly_reg[13] ),
        .I2(ram_init_done_i_reg_0),
        .O(ADDRD));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_0_i_3__1
       (.I0(sdp_rd_addr_in_i_1),
        .I1(\gin_reg.wr_pntr_pf_dly_reg[13] ),
        .I2(ram_init_done_i_reg_0),
        .O(rom_rd_addr_int));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_0_i_3__2
       (.I0(\gfwd_mode.storage_data1_reg[0]_6 ),
        .I1(\gin_reg.wr_pntr_pf_dly_reg[13] ),
        .I2(ram_init_done_i_reg_0),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_0_i_3__3
       (.I0(sdp_rd_addr_in_i_2),
        .I1(\gin_reg.wr_pntr_pf_dly_reg[13] ),
        .I2(ram_init_done_i_reg_0),
        .O(rom_rd_addr_int_0));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_109 sdp_rover_inst1
       (.ADDRD(rom_rd_addr_int_2),
        .CO(CO),
        .D(D),
        .aclk(aclk),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i_reg_rep(\gstage1.q_dly_reg[31] ),
        .roll_over_int(roll_over_int),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_110 sdp_rover_inst2
       (.ADDRD(rom_rd_addr_int_2),
        .aclk(aclk),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .roll_over_int(roll_over_int),
        .storage_data1(storage_data1),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0 sdpram_inst1
       (.ADDRD(rom_rd_addr_int_2),
        .CO(CO),
        .D(D),
        .DI(DI),
        .D_0(D_0),
        .O(O),
        .S(S),
        .WR_DATA({sdpram_inst1_n_39,sdpram_inst1_n_40,sdpram_inst1_n_41,sdpram_inst1_n_42,sdpram_inst1_n_43,sdpram_inst1_n_44,sdpram_inst1_n_45,WR_DATA[24],sdpram_inst1_n_47,sdpram_inst1_n_48,sdpram_inst1_n_49,WR_DATA[20],sdpram_inst1_n_51,sdpram_inst1_n_52,sdpram_inst1_n_53,sdpram_inst1_n_54,sdpram_inst1_n_55,sdpram_inst1_n_56,sdpram_inst1_n_57,sdpram_inst1_n_58,sdpram_inst1_n_59,sdpram_inst1_n_60,sdpram_inst1_n_61,sdpram_inst1_n_62,sdpram_inst1_n_63,sdpram_inst1_n_64,sdpram_inst1_n_65,sdpram_inst1_n_66,sdpram_inst1_n_67,sdpram_inst1_n_68}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[0]_2 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\gfwd_mode.storage_data1_reg[0]_3 (\gfwd_mode.storage_data1_reg[0]_3 ),
        .\gfwd_mode.storage_data1_reg[0]_4 (\gfwd_mode.storage_data1_reg[0]_4 ),
        .\gfwd_mode.storage_data1_reg[0]_5 (\gfwd_mode.storage_data1_reg[0]_5 ),
        .\gfwd_mode.storage_data1_reg[65] (\gfwd_mode.storage_data1_reg[65] [32]),
        .\gfwd_mode.storage_data1_reg[66] (\gfwd_mode.storage_data1_reg[66] ),
        .\gfwd_mode.storage_data1_reg[66]_0 (\gfwd_mode.storage_data1_reg[66]_0 ),
        .\gfwd_mode.storage_data1_reg[66]_1 (\gfwd_mode.storage_data1_reg[66]_1 ),
        .\gfwd_mode.storage_data1_reg[66]_2 (\gfwd_mode.storage_data1_reg[66]_2 ),
        .\gfwd_mode.storage_data1_reg[66]_3 (\gfwd_mode.storage_data1_reg[66]_3 ),
        .\gfwd_mode.storage_data1_reg[66]_4 (\gfwd_mode.storage_data1_reg[66]_4 ),
        .\init_addr_reg[0] (ram_init_done_i_reg_0),
        .ram_init_done_i_reg_rep(\gstage1.q_dly_reg[31] ),
        .rom_rd_addr_int_1(rom_rd_addr_int_1),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(\gfwd_mode.storage_data1_reg[65] [31:0]),
        .storage_data1(storage_data1),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_111 sdpram_inst2
       (.ADDRD(rom_rd_addr_int_2),
        .D(D),
        .WR_DATA({sdpram_inst1_n_39,sdpram_inst1_n_40,sdpram_inst1_n_41,sdpram_inst1_n_42,sdpram_inst1_n_43,sdpram_inst1_n_44,sdpram_inst1_n_45,WR_DATA[24],sdpram_inst1_n_47,sdpram_inst1_n_48,sdpram_inst1_n_49,WR_DATA[20],sdpram_inst1_n_51,sdpram_inst1_n_52,sdpram_inst1_n_53,sdpram_inst1_n_54,sdpram_inst1_n_55,sdpram_inst1_n_56,sdpram_inst1_n_57,sdpram_inst1_n_58,sdpram_inst1_n_59,sdpram_inst1_n_60,sdpram_inst1_n_61,sdpram_inst1_n_62,sdpram_inst1_n_63,sdpram_inst1_n_64,sdpram_inst1_n_65,sdpram_inst1_n_66,sdpram_inst1_n_67,sdpram_inst1_n_68}),
        .aclk(aclk),
        .\gstage1.q_dly_reg[31] (\gstage1.q_dly_reg[31]_0 ),
        .\init_addr_reg[0] (ram_init_done_i_reg_0),
        .ram_init_done_i_reg_rep(\gstage1.q_dly_reg[31] ),
        .storage_data1(storage_data1),
        .we_int(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram_top_131
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    DI,
    sdpo_int,
    S,
    \gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[7]_0 ,
    \gstage1.q_dly_reg[7]_1 ,
    pntr_roll_over,
    \gstage1.q_dly_reg[7]_2 ,
    \gstage1.q_dly_reg[7]_3 ,
    \gstage1.q_dly_reg[7]_4 ,
    \gstage1.q_dly_reg[7]_5 ,
    \gin_reg.rd_pntr_pf_dly_reg[12] ,
    aclk,
    we_int,
    rom_rd_addr_int,
    \gfwd_mode.storage_data1_reg[0] ,
    D,
    ram_init_done_i_reg_rep,
    \init_addr_reg[0] ,
    CO,
    s_axis_tvalid_wr_in_i,
    O,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    \gfwd_mode.storage_data1_reg[0]_3 ,
    \gfwd_mode.storage_data1_reg[0]_4 ,
    \gfwd_mode.storage_data1_reg[0]_5 ,
    \gfwd_mode.storage_data1_reg[0]_6 ,
    WR_DATA);
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output [1:0]DI;
  output [29:0]sdpo_int;
  output [3:0]S;
  output [2:0]\gstage1.q_dly_reg[7] ;
  output [3:0]\gstage1.q_dly_reg[7]_0 ;
  output [2:0]\gstage1.q_dly_reg[7]_1 ;
  output pntr_roll_over;
  output [3:0]\gstage1.q_dly_reg[7]_2 ;
  output [0:0]\gstage1.q_dly_reg[7]_3 ;
  output [2:0]\gstage1.q_dly_reg[7]_4 ;
  output [4:0]\gstage1.q_dly_reg[7]_5 ;
  output [12:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  input aclk;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input [0:0]D;
  input ram_init_done_i_reg_rep;
  input \init_addr_reg[0] ;
  input [0:0]CO;
  input s_axis_tvalid_wr_in_i;
  input [3:0]O;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input [2:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  input [2:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_6 ;
  input [1:0]WR_DATA;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire [1:0]WR_DATA;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [2:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  wire [2:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_6 ;
  wire [12:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [2:0]\gstage1.q_dly_reg[7] ;
  wire [3:0]\gstage1.q_dly_reg[7]_0 ;
  wire [2:0]\gstage1.q_dly_reg[7]_1 ;
  wire [3:0]\gstage1.q_dly_reg[7]_2 ;
  wire [0:0]\gstage1.q_dly_reg[7]_3 ;
  wire [2:0]\gstage1.q_dly_reg[7]_4 ;
  wire [4:0]\gstage1.q_dly_reg[7]_5 ;
  wire \init_addr_reg[0] ;
  wire pntr_roll_over;
  wire ram_init_done_i_reg_rep;
  wire roll_over_int;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire [29:0]sdpo_int;
  wire sdpram_inst1_n_36;
  wire sdpram_inst1_n_37;
  wire sdpram_inst1_n_38;
  wire sdpram_inst1_n_39;
  wire sdpram_inst1_n_40;
  wire sdpram_inst1_n_41;
  wire sdpram_inst1_n_42;
  wire sdpram_inst1_n_43;
  wire sdpram_inst1_n_44;
  wire sdpram_inst1_n_45;
  wire sdpram_inst1_n_46;
  wire sdpram_inst1_n_47;
  wire sdpram_inst1_n_48;
  wire sdpram_inst1_n_49;
  wire sdpram_inst1_n_50;
  wire sdpram_inst1_n_51;
  wire we_int;

  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_132 sdp_rover_inst1
       (.CO(CO),
        .D(D),
        .aclk(aclk),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i_reg_rep(ram_init_done_i_reg_rep),
        .roll_over_int(roll_over_int),
        .rom_rd_addr_int(rom_rd_addr_int),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_133 sdp_rover_inst2
       (.aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .roll_over_int(roll_over_int),
        .rom_rd_addr_int(rom_rd_addr_int),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_134 sdpram_inst1
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .S(S),
        .WR_DATA({sdpram_inst1_n_36,sdpram_inst1_n_37,sdpram_inst1_n_38,sdpram_inst1_n_39,sdpram_inst1_n_40,sdpram_inst1_n_41,sdpram_inst1_n_42,sdpram_inst1_n_43,sdpram_inst1_n_44,sdpram_inst1_n_45,sdpram_inst1_n_46,sdpram_inst1_n_47,sdpram_inst1_n_48,sdpram_inst1_n_49,sdpram_inst1_n_50,sdpram_inst1_n_51}),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg (WR_DATA),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\gfwd_mode.storage_data1_reg[0]_2 (\gfwd_mode.storage_data1_reg[0]_3 ),
        .\gfwd_mode.storage_data1_reg[0]_3 (\gfwd_mode.storage_data1_reg[0]_4 ),
        .\gfwd_mode.storage_data1_reg[0]_4 (\gfwd_mode.storage_data1_reg[0]_5 ),
        .\gfwd_mode.storage_data1_reg[0]_5 (\gfwd_mode.storage_data1_reg[0]_6 ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[7]_0 (\gstage1.q_dly_reg[7]_0 ),
        .\gstage1.q_dly_reg[7]_1 (\gstage1.q_dly_reg[7]_1 ),
        .\gstage1.q_dly_reg[7]_2 (\gstage1.q_dly_reg[7]_2 ),
        .\gstage1.q_dly_reg[7]_3 (\gstage1.q_dly_reg[7]_3 ),
        .\gstage1.q_dly_reg[7]_4 (\gstage1.q_dly_reg[7]_4 ),
        .\gstage1.q_dly_reg[7]_5 (\gstage1.q_dly_reg[7]_5 ),
        .\init_addr_reg[0] (\init_addr_reg[0] ),
        .ram_init_done_i_reg_rep(ram_init_done_i_reg_rep),
        .rom_rd_addr_int(rom_rd_addr_int),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(sdpo_int),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_135 sdpram_inst2
       (.WR_DATA({sdpram_inst1_n_36,sdpram_inst1_n_37,sdpram_inst1_n_38,sdpram_inst1_n_39,sdpram_inst1_n_40,WR_DATA[1],sdpram_inst1_n_41,sdpram_inst1_n_42,sdpram_inst1_n_43,WR_DATA[0],sdpram_inst1_n_44,sdpram_inst1_n_45,sdpram_inst1_n_46,sdpram_inst1_n_47,sdpram_inst1_n_48,sdpram_inst1_n_49,sdpram_inst1_n_50,sdpram_inst1_n_51}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gin_reg.rd_pntr_pf_dly_reg[12] (\gin_reg.rd_pntr_pf_dly_reg[12] ),
        .rom_rd_addr_int(rom_rd_addr_int),
        .we_int(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    sdpo_int,
    p_0_in1_in,
    S,
    DI,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    pntr_roll_over,
    \gin_reg.wr_pntr_roll_over_dly_reg_0 ,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    aclk,
    we_int,
    ADDRD,
    ADDRA,
    \gfwd_mode.storage_data1_reg[0] ,
    CO,
    s_axis_tvalid_wr_in_i,
    ram_init_done_i,
    \gfwd_mode.storage_data1_reg[45] ,
    \gfwd_mode.storage_data1_reg[45]_0 ,
    rom_rd_addr_i);
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output [15:0]sdpo_int;
  output [14:0]p_0_in1_in;
  output [3:0]S;
  output [3:0]DI;
  output [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  output pntr_roll_over;
  output [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  output [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  input aclk;
  input we_int;
  input [0:0]ADDRD;
  input [0:0]ADDRA;
  input \gfwd_mode.storage_data1_reg[0] ;
  input [0:0]CO;
  input s_axis_tvalid_wr_in_i;
  input ram_init_done_i;
  input \gfwd_mode.storage_data1_reg[45] ;
  input [0:0]\gfwd_mode.storage_data1_reg[45]_0 ;
  input rom_rd_addr_i;

  wire [0:0]ADDRA;
  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]S;
  wire [15:15]WR_DATA_0;
  wire aclk;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[45] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[45]_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  wire [14:0]p_0_in1_in;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire roll_over_int;
  wire rom_rd_addr_i;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;
  wire sdpram_inst1_n_0;
  wire sdpram_inst1_n_1;
  wire sdpram_inst1_n_10;
  wire sdpram_inst1_n_11;
  wire sdpram_inst1_n_12;
  wire sdpram_inst1_n_13;
  wire sdpram_inst1_n_14;
  wire sdpram_inst1_n_2;
  wire sdpram_inst1_n_3;
  wire sdpram_inst1_n_4;
  wire sdpram_inst1_n_5;
  wire sdpram_inst1_n_6;
  wire sdpram_inst1_n_7;
  wire sdpram_inst1_n_8;
  wire sdpram_inst1_n_9;
  wire we_int;

  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1 sdp_rover_inst1
       (.ADDRA(ADDRA),
        .ADDRD(ADDRD),
        .CO(CO),
        .aclk(aclk),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i(ram_init_done_i),
        .roll_over_int(roll_over_int),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_16 sdp_rover_inst2
       (.ADDRD(ADDRD),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .roll_over_int(roll_over_int),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2 sdpram_inst1
       (.ADDRA(ADDRA),
        .ADDRD(ADDRD),
        .CO(CO),
        .DI(DI),
        .S(S),
        .WR_DATA({sdpram_inst1_n_0,sdpram_inst1_n_1,sdpram_inst1_n_2,sdpram_inst1_n_3,sdpram_inst1_n_4,sdpram_inst1_n_5,sdpram_inst1_n_6,sdpram_inst1_n_7,sdpram_inst1_n_8,sdpram_inst1_n_9,sdpram_inst1_n_10,sdpram_inst1_n_11,sdpram_inst1_n_12,sdpram_inst1_n_13,sdpram_inst1_n_14}),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg (WR_DATA_0),
        .\gfwd_mode.storage_data1_reg[45] (\gfwd_mode.storage_data1_reg[45] ),
        .\gfwd_mode.storage_data1_reg[45]_0 (\gfwd_mode.storage_data1_reg[45]_0 ),
        .\gin_reg.wr_pntr_roll_over_dly_reg (\gin_reg.wr_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_roll_over_dly_reg_0 (\gin_reg.wr_pntr_roll_over_dly_reg_0 ),
        .p_0_in1_in(p_0_in1_in),
        .pntr_roll_over(pntr_roll_over),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(sdpo_int),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_17 sdpram_inst2
       (.ADDRD(ADDRD),
        .WR_DATA({WR_DATA_0,sdpram_inst1_n_0,sdpram_inst1_n_1,sdpram_inst1_n_2,sdpram_inst1_n_3,sdpram_inst1_n_4,sdpram_inst1_n_5,sdpram_inst1_n_6,sdpram_inst1_n_7,sdpram_inst1_n_8,sdpram_inst1_n_9,sdpram_inst1_n_10,sdpram_inst1_n_11,sdpram_inst1_n_12,sdpram_inst1_n_13,sdpram_inst1_n_14}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (\gin_reg.wr_pntr_pf_dly_reg[15] ),
        .we_int(we_int));
  LUT6 #(
    .INIT(64'hFECE3202FFFF0000)) 
    wr_data_int
       (.I0(sdpo_int[15]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[14]),
        .I4(ADDRD),
        .I5(ram_init_done_i),
        .O(WR_DATA_0));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_31
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    sdpo_int,
    O,
    \gin_reg.rd_pntr_pf_dly_reg[12] ,
    \gin_reg.rd_pntr_pf_dly_reg[8] ,
    \gin_reg.rd_pntr_pf_dly_reg[4] ,
    S,
    DI,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    pntr_roll_over,
    \gin_reg.wr_pntr_roll_over_dly_reg_0 ,
    \gin_reg.rd_pntr_pf_dly_reg[15] ,
    aclk,
    we_int,
    rom_rd_addr_int,
    ADDRA,
    storage_data1,
    CO,
    s_axis_tvalid_wr_in_i,
    ram_init_done_i,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    rom_rd_addr_i);
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output [15:0]sdpo_int;
  output [2:0]O;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[8] ;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[4] ;
  output [3:0]S;
  output [3:0]DI;
  output [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  output pntr_roll_over;
  output [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  input aclk;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]ADDRA;
  input [0:0]storage_data1;
  input [0:0]CO;
  input s_axis_tvalid_wr_in_i;
  input ram_init_done_i;
  input \gfwd_mode.storage_data1_reg[0] ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input rom_rd_addr_i;

  wire [0:0]ADDRA;
  wire [0:0]CO;
  wire [3:0]DI;
  wire [2:0]O;
  wire [3:0]S;
  wire aclk;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[4] ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[8] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire roll_over_int;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;
  wire sdpram_inst1_n_0;
  wire sdpram_inst1_n_1;
  wire sdpram_inst1_n_10;
  wire sdpram_inst1_n_11;
  wire sdpram_inst1_n_12;
  wire sdpram_inst1_n_13;
  wire sdpram_inst1_n_14;
  wire sdpram_inst1_n_2;
  wire sdpram_inst1_n_3;
  wire sdpram_inst1_n_4;
  wire sdpram_inst1_n_5;
  wire sdpram_inst1_n_6;
  wire sdpram_inst1_n_7;
  wire sdpram_inst1_n_8;
  wire sdpram_inst1_n_9;
  wire [0:0]storage_data1;
  wire we_int;
  wire wr_data_int_n_0;

  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_32 sdp_rover_inst1
       (.CO(CO),
        .aclk(aclk),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i(ram_init_done_i),
        .roll_over_int(roll_over_int),
        .rom_rd_addr_int(rom_rd_addr_int),
        .storage_data1(storage_data1),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_33 sdp_rover_inst2
       (.ADDRA(ADDRA),
        .aclk(aclk),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .roll_over_int(roll_over_int),
        .rom_rd_addr_int(rom_rd_addr_int),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_34 sdpram_inst1
       (.CO(CO),
        .DI(DI),
        .O(O),
        .S(S),
        .WR_DATA({sdpram_inst1_n_0,sdpram_inst1_n_1,sdpram_inst1_n_2,sdpram_inst1_n_3,sdpram_inst1_n_4,sdpram_inst1_n_5,sdpram_inst1_n_6,sdpram_inst1_n_7,sdpram_inst1_n_8,sdpram_inst1_n_9,sdpram_inst1_n_10,sdpram_inst1_n_11,sdpram_inst1_n_12,sdpram_inst1_n_13,sdpram_inst1_n_14}),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg (wr_data_int_n_0),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gin_reg.rd_pntr_pf_dly_reg[12] (\gin_reg.rd_pntr_pf_dly_reg[12] ),
        .\gin_reg.rd_pntr_pf_dly_reg[4] (\gin_reg.rd_pntr_pf_dly_reg[4] ),
        .\gin_reg.rd_pntr_pf_dly_reg[8] (\gin_reg.rd_pntr_pf_dly_reg[8] ),
        .\gin_reg.wr_pntr_roll_over_dly_reg (\gin_reg.wr_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_roll_over_dly_reg_0 (\gin_reg.wr_pntr_roll_over_dly_reg_0 ),
        .pntr_roll_over(pntr_roll_over),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(sdpo_int),
        .storage_data1(storage_data1),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_35 sdpram_inst2
       (.ADDRA(ADDRA),
        .WR_DATA({wr_data_int_n_0,sdpram_inst1_n_0,sdpram_inst1_n_1,sdpram_inst1_n_2,sdpram_inst1_n_3,sdpram_inst1_n_4,sdpram_inst1_n_5,sdpram_inst1_n_6,sdpram_inst1_n_7,sdpram_inst1_n_8,sdpram_inst1_n_9,sdpram_inst1_n_10,sdpram_inst1_n_11,sdpram_inst1_n_12,sdpram_inst1_n_13,sdpram_inst1_n_14}),
        .aclk(aclk),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (\gin_reg.rd_pntr_pf_dly_reg[15] ),
        .rom_rd_addr_int(rom_rd_addr_int),
        .we_int(we_int));
  LUT6 #(
    .INIT(64'hFECE3202FFFF0000)) 
    wr_data_int
       (.I0(sdpo_int[15]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(O[2]),
        .I4(rom_rd_addr_int),
        .I5(ram_init_done_i),
        .O(wr_data_int_n_0));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_58
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    sdpo_int,
    p_0_in1_in,
    S,
    DI,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    pntr_roll_over,
    \gin_reg.wr_pntr_roll_over_dly_reg_0 ,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    aclk,
    we_int,
    \gfwd_mode.storage_data1_reg[0] ,
    storage_data1,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    CO,
    s_axis_tvalid_wr_in_i,
    ram_init_done_i,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    rom_rd_addr_i);
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output [15:0]sdpo_int;
  output [14:0]p_0_in1_in;
  output [3:0]S;
  output [3:0]DI;
  output [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  output pntr_roll_over;
  output [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  output [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  input aclk;
  input we_int;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input [0:0]storage_data1;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input [0:0]CO;
  input s_axis_tvalid_wr_in_i;
  input ram_init_done_i;
  input \gfwd_mode.storage_data1_reg[0]_1 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input rom_rd_addr_i;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]S;
  wire [15:15]WR_DATA;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gfwd_mode.storage_data1_reg[0]_1 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  wire [14:0]p_0_in1_in;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire roll_over_int;
  wire rom_rd_addr_i;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;
  wire sdpram_inst1_n_0;
  wire sdpram_inst1_n_1;
  wire sdpram_inst1_n_10;
  wire sdpram_inst1_n_11;
  wire sdpram_inst1_n_12;
  wire sdpram_inst1_n_13;
  wire sdpram_inst1_n_14;
  wire sdpram_inst1_n_2;
  wire sdpram_inst1_n_3;
  wire sdpram_inst1_n_4;
  wire sdpram_inst1_n_5;
  wire sdpram_inst1_n_6;
  wire sdpram_inst1_n_7;
  wire sdpram_inst1_n_8;
  wire sdpram_inst1_n_9;
  wire [0:0]storage_data1;
  wire we_int;

  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_59 sdp_rover_inst1
       (.CO(CO),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i(ram_init_done_i),
        .roll_over_int(roll_over_int),
        .storage_data1(storage_data1),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_60 sdp_rover_inst2
       (.aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .roll_over_int(roll_over_int),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_61 sdpram_inst1
       (.CO(CO),
        .DI(DI),
        .S(S),
        .WR_DATA({sdpram_inst1_n_0,sdpram_inst1_n_1,sdpram_inst1_n_2,sdpram_inst1_n_3,sdpram_inst1_n_4,sdpram_inst1_n_5,sdpram_inst1_n_6,sdpram_inst1_n_7,sdpram_inst1_n_8,sdpram_inst1_n_9,sdpram_inst1_n_10,sdpram_inst1_n_11,sdpram_inst1_n_12,sdpram_inst1_n_13,sdpram_inst1_n_14}),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg (WR_DATA),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0] ),
        .\gin_reg.wr_pntr_roll_over_dly_reg (\gin_reg.wr_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_roll_over_dly_reg_0 (\gin_reg.wr_pntr_roll_over_dly_reg_0 ),
        .p_0_in1_in(p_0_in1_in),
        .pntr_roll_over(pntr_roll_over),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(sdpo_int),
        .storage_data1(storage_data1),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_62 sdpram_inst2
       (.WR_DATA({WR_DATA,sdpram_inst1_n_0,sdpram_inst1_n_1,sdpram_inst1_n_2,sdpram_inst1_n_3,sdpram_inst1_n_4,sdpram_inst1_n_5,sdpram_inst1_n_6,sdpram_inst1_n_7,sdpram_inst1_n_8,sdpram_inst1_n_9,sdpram_inst1_n_10,sdpram_inst1_n_11,sdpram_inst1_n_12,sdpram_inst1_n_13,sdpram_inst1_n_14}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0] ),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (\gin_reg.wr_pntr_pf_dly_reg[15] ),
        .we_int(we_int));
  LUT6 #(
    .INIT(64'hFECE3202FFFF0000)) 
    \wr_data_int_inferred__0/i_ 
       (.I0(sdpo_int[15]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[14]),
        .I4(\gfwd_mode.storage_data1_reg[0] ),
        .I5(ram_init_done_i),
        .O(WR_DATA));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_86
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    sdpo_int,
    O,
    \gin_reg.rd_pntr_pf_dly_reg[12] ,
    \gin_reg.rd_pntr_pf_dly_reg[8] ,
    \gin_reg.rd_pntr_pf_dly_reg[4] ,
    S,
    DI,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    pntr_roll_over,
    \gin_reg.wr_pntr_roll_over_dly_reg_0 ,
    \gin_reg.rd_pntr_pf_dly_reg[15] ,
    aclk,
    we_int,
    rom_rd_addr_int,
    \gfwd_mode.storage_data1_reg[0] ,
    storage_data1,
    CO,
    s_axis_tvalid_wr_in_i,
    ram_init_done_i,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    rom_rd_addr_i);
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output [15:0]sdpo_int;
  output [2:0]O;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[8] ;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[4] ;
  output [3:0]S;
  output [3:0]DI;
  output [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  output pntr_roll_over;
  output [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  input aclk;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input [0:0]storage_data1;
  input [0:0]CO;
  input s_axis_tvalid_wr_in_i;
  input ram_init_done_i;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input rom_rd_addr_i;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [2:0]O;
  wire [3:0]S;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[4] ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[8] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire roll_over_int;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;
  wire sdpram_inst1_n_0;
  wire sdpram_inst1_n_1;
  wire sdpram_inst1_n_10;
  wire sdpram_inst1_n_11;
  wire sdpram_inst1_n_12;
  wire sdpram_inst1_n_13;
  wire sdpram_inst1_n_14;
  wire sdpram_inst1_n_2;
  wire sdpram_inst1_n_3;
  wire sdpram_inst1_n_4;
  wire sdpram_inst1_n_5;
  wire sdpram_inst1_n_6;
  wire sdpram_inst1_n_7;
  wire sdpram_inst1_n_8;
  wire sdpram_inst1_n_9;
  wire [0:0]storage_data1;
  wire we_int;
  wire \wr_data_int_inferred__0/i__n_0 ;

  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_87 sdp_rover_inst1
       (.CO(CO),
        .aclk(aclk),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i(ram_init_done_i),
        .roll_over_int(roll_over_int),
        .rom_rd_addr_int(rom_rd_addr_int),
        .storage_data1(storage_data1),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_88 sdp_rover_inst2
       (.aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .roll_over_int(roll_over_int),
        .rom_rd_addr_int(rom_rd_addr_int),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_89 sdpram_inst1
       (.CO(CO),
        .DI(DI),
        .O(O),
        .S(S),
        .WR_DATA({sdpram_inst1_n_0,sdpram_inst1_n_1,sdpram_inst1_n_2,sdpram_inst1_n_3,sdpram_inst1_n_4,sdpram_inst1_n_5,sdpram_inst1_n_6,sdpram_inst1_n_7,sdpram_inst1_n_8,sdpram_inst1_n_9,sdpram_inst1_n_10,sdpram_inst1_n_11,sdpram_inst1_n_12,sdpram_inst1_n_13,sdpram_inst1_n_14}),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg (\wr_data_int_inferred__0/i__n_0 ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gin_reg.rd_pntr_pf_dly_reg[12] (\gin_reg.rd_pntr_pf_dly_reg[12] ),
        .\gin_reg.rd_pntr_pf_dly_reg[4] (\gin_reg.rd_pntr_pf_dly_reg[4] ),
        .\gin_reg.rd_pntr_pf_dly_reg[8] (\gin_reg.rd_pntr_pf_dly_reg[8] ),
        .\gin_reg.wr_pntr_roll_over_dly_reg (\gin_reg.wr_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_roll_over_dly_reg_0 (\gin_reg.wr_pntr_roll_over_dly_reg_0 ),
        .pntr_roll_over(pntr_roll_over),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(sdpo_int),
        .storage_data1(storage_data1),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_90 sdpram_inst2
       (.WR_DATA({\wr_data_int_inferred__0/i__n_0 ,sdpram_inst1_n_0,sdpram_inst1_n_1,sdpram_inst1_n_2,sdpram_inst1_n_3,sdpram_inst1_n_4,sdpram_inst1_n_5,sdpram_inst1_n_6,sdpram_inst1_n_7,sdpram_inst1_n_8,sdpram_inst1_n_9,sdpram_inst1_n_10,sdpram_inst1_n_11,sdpram_inst1_n_12,sdpram_inst1_n_13,sdpram_inst1_n_14}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (\gin_reg.rd_pntr_pf_dly_reg[15] ),
        .rom_rd_addr_int(rom_rd_addr_int),
        .we_int(we_int));
  LUT6 #(
    .INIT(64'hFECE3202FFFF0000)) 
    \wr_data_int_inferred__0/i_ 
       (.I0(sdpo_int[15]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(O[2]),
        .I4(rom_rd_addr_int),
        .I5(ram_init_done_i),
        .O(\wr_data_int_inferred__0/i__n_0 ));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff
   (ch_mask_mm2s,
    D,
    \ch_arb_cntr_reg_reg[2] ,
    \ch_mask_reg[1] ,
    \gfwd_mode.storage_data1_reg[36] ,
    aclk,
    Q,
    s_axis_tready_arb_rs_in,
    curr_state,
    \vfifo_mm2s_channel_full_reg_reg[1] ,
    Q_reg_0,
    Q_reg_1,
    \ch_mask_reg[0] ,
    reg_slice_payload_in);
  output [0:0]ch_mask_mm2s;
  output [1:0]D;
  output \ch_arb_cntr_reg_reg[2] ;
  output \ch_mask_reg[1] ;
  input \gfwd_mode.storage_data1_reg[36] ;
  input aclk;
  input [2:0]Q;
  input s_axis_tready_arb_rs_in;
  input curr_state;
  input [1:0]\vfifo_mm2s_channel_full_reg_reg[1] ;
  input Q_reg_0;
  input Q_reg_1;
  input \ch_mask_reg[0] ;
  input [0:0]reg_slice_payload_in;

  wire [1:0]D;
  wire [2:0]Q;
  wire Q_reg_0;
  wire Q_reg_1;
  wire aclk;
  wire \ch_arb_cntr_reg_reg[2] ;
  wire [0:0]ch_mask_mm2s;
  wire \ch_mask_reg[0] ;
  wire \ch_mask_reg[1] ;
  wire curr_state;
  wire \gfwd_mode.storage_data1_reg[36] ;
  wire [0:0]reg_slice_payload_in;
  wire s_axis_tready_arb_rs_in;
  wire [1:0]\vfifo_mm2s_channel_full_reg_reg[1] ;

  LUT5 #(
    .INIT(32'h0000FFFB)) 
    \FSM_onehot_gfwd_rev.state[3]_i_4 
       (.I0(ch_mask_mm2s),
        .I1(\ch_mask_reg[0] ),
        .I2(\vfifo_mm2s_channel_full_reg_reg[1] [0]),
        .I3(Q_reg_1),
        .I4(reg_slice_payload_in),
        .O(\ch_arb_cntr_reg_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[36] ),
        .Q(ch_mask_mm2s),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8A20)) 
    \ch_arb_cntr_reg[0]_i_1 
       (.I0(curr_state),
        .I1(\ch_arb_cntr_reg_reg[2] ),
        .I2(s_axis_tready_arb_rs_in),
        .I3(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFEF001000000000)) 
    \ch_arb_cntr_reg[2]_i_1 
       (.I0(Q[1]),
        .I1(\ch_arb_cntr_reg_reg[2] ),
        .I2(s_axis_tready_arb_rs_in),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(curr_state),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h020202AA)) 
    \ch_mask[1]_i_2 
       (.I0(\ch_arb_cntr_reg_reg[2] ),
        .I1(\vfifo_mm2s_channel_full_reg_reg[1] [1]),
        .I2(Q_reg_0),
        .I3(\vfifo_mm2s_channel_full_reg_reg[1] [0]),
        .I4(Q_reg_1),
        .O(\ch_mask_reg[1] ));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_157
   (ch_mask_mm2s,
    D,
    \ch_arb_cntr_reg_reg[3] ,
    next_state,
    next_channel14_out,
    reg_slice_payload_in,
    \ch_mask_reg[1] ,
    \ch_mask_reg[0] ,
    \gfwd_mode.storage_data1_reg[36] ,
    aclk,
    Q,
    curr_state,
    Q_reg_0,
    \vfifo_mm2s_channel_full_reg_reg[1] ,
    \ch_mask_reg[0]_0 ,
    Q_reg_1,
    s_axis_tready_arb_rs_in,
    Q_reg_2,
    p_2_in,
    \vfifo_mm2s_channel_full_reg_reg[1]_0 );
  output [0:0]ch_mask_mm2s;
  output [0:0]D;
  output \ch_arb_cntr_reg_reg[3] ;
  output next_state;
  output next_channel14_out;
  output [0:0]reg_slice_payload_in;
  output \ch_mask_reg[1] ;
  output \ch_mask_reg[0] ;
  input \gfwd_mode.storage_data1_reg[36] ;
  input aclk;
  input [3:0]Q;
  input curr_state;
  input Q_reg_0;
  input [1:0]\vfifo_mm2s_channel_full_reg_reg[1] ;
  input \ch_mask_reg[0]_0 ;
  input [0:0]Q_reg_1;
  input s_axis_tready_arb_rs_in;
  input Q_reg_2;
  input p_2_in;
  input \vfifo_mm2s_channel_full_reg_reg[1]_0 ;

  wire [0:0]D;
  wire [3:0]Q;
  wire Q_reg_0;
  wire [0:0]Q_reg_1;
  wire Q_reg_2;
  wire aclk;
  wire \ch_arb_cntr_reg_reg[3] ;
  wire [0:0]ch_mask_mm2s;
  wire \ch_mask_reg[0] ;
  wire \ch_mask_reg[0]_0 ;
  wire \ch_mask_reg[1] ;
  wire curr_state;
  wire \gfwd_mode.storage_data1_reg[36] ;
  wire next_channel14_out;
  wire next_state;
  wire p_2_in;
  wire [0:0]reg_slice_payload_in;
  wire s_axis_tready_arb_rs_in;
  wire [1:0]\vfifo_mm2s_channel_full_reg_reg[1] ;
  wire \vfifo_mm2s_channel_full_reg_reg[1]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[36] ),
        .Q(ch_mask_mm2s),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFE0001FFFFFFFF)) 
    \ch_arb_cntr_reg[3]_i_1 
       (.I0(Q[0]),
        .I1(\ch_arb_cntr_reg_reg[3] ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(curr_state),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \ch_mask[0]_i_1 
       (.I0(p_2_in),
        .I1(next_channel14_out),
        .I2(\vfifo_mm2s_channel_full_reg_reg[1]_0 ),
        .I3(\ch_mask_reg[0]_0 ),
        .O(\ch_mask_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \ch_mask[1]_i_1 
       (.I0(\ch_mask_reg[0]_0 ),
        .I1(next_channel14_out),
        .I2(\vfifo_mm2s_channel_full_reg_reg[1]_0 ),
        .I3(p_2_in),
        .O(\ch_mask_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFDFFFF)) 
    curr_state_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(curr_state),
        .I5(\ch_arb_cntr_reg_reg[3] ),
        .O(next_state));
  LUT4 #(
    .INIT(16'h0010)) 
    \gfwd_rev.storage_data1[0]_i_2 
       (.I0(Q_reg_2),
        .I1(\vfifo_mm2s_channel_full_reg_reg[1] [1]),
        .I2(p_2_in),
        .I3(ch_mask_mm2s),
        .O(reg_slice_payload_in));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \gfwd_rev.storage_data1[1]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(curr_state),
        .I3(\ch_arb_cntr_reg_reg[3] ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(next_channel14_out));
  LUT6 #(
    .INIT(64'h55555455FFFFFFFF)) 
    \gfwd_rev.storage_data2[0]_i_2 
       (.I0(reg_slice_payload_in),
        .I1(Q_reg_0),
        .I2(\vfifo_mm2s_channel_full_reg_reg[1] [0]),
        .I3(\ch_mask_reg[0]_0 ),
        .I4(Q_reg_1),
        .I5(s_axis_tready_arb_rs_in),
        .O(\ch_arb_cntr_reg_reg[3] ));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_160
   (mctf_full,
    Q_reg_0,
    aclk);
  output [0:0]mctf_full;
  input Q_reg_0;
  input aclk;

  wire Q_reg_0;
  wire aclk;
  wire [0:0]mctf_full;

  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_reg_0),
        .Q(mctf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_161
   (mctf_full,
    Q_reg_0,
    aclk);
  output [0:0]mctf_full;
  input Q_reg_0;
  input aclk;

  wire Q_reg_0;
  wire aclk;
  wire [0:0]mctf_full;

  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_reg_0),
        .Q(mctf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_162
   (mcpf_full,
    Q_reg_0,
    aclk);
  output [0:0]mcpf_full;
  input Q_reg_0;
  input aclk;

  wire Q_reg_0;
  wire aclk;
  wire [0:0]mcpf_full;

  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_reg_0),
        .Q(mcpf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_163
   (mcpf_full,
    Q_reg_0,
    aclk);
  output [0:0]mcpf_full;
  input Q_reg_0;
  input aclk;

  wire Q_reg_0;
  wire aclk;
  wire [0:0]mcpf_full;

  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_reg_0),
        .Q(mcpf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_164
   (mcdf_full,
    Q_reg_0,
    aclk);
  output [0:0]mcdf_full;
  input Q_reg_0;
  input aclk;

  wire Q_reg_0;
  wire aclk;
  wire [0:0]mcdf_full;

  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_reg_0),
        .Q(mcdf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_165
   (mcdf_full,
    Q_reg_0,
    aclk);
  output [0:0]mcdf_full;
  input Q_reg_0;
  input aclk;

  wire Q_reg_0;
  wire aclk;
  wire [0:0]mcdf_full;

  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_reg_0),
        .Q(mcdf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0
   (vfifo_idle,
    Q,
    \active_ch_dly_reg[1][0] ,
    aclk);
  output [0:0]vfifo_idle;
  input [0:0]Q;
  input \active_ch_dly_reg[1][0] ;
  input aclk;

  wire [0:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[1][0] ;
  wire [0:0]vfifo_idle;

  FDSE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[1][0] ),
        .Q(vfifo_idle),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_172
   (\vfifo_mm2s_channel_empty[0] ,
    Q_reg_0,
    Q,
    empty_fwft_i_reg,
    aclk,
    s_axis_tid_arb_i,
    Q_reg_1,
    \gpfs.prog_full_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    \gfwd_rev.state_reg[0] );
  output \vfifo_mm2s_channel_empty[0] ;
  output Q_reg_0;
  input [0:0]Q;
  input empty_fwft_i_reg;
  input aclk;
  input s_axis_tid_arb_i;
  input Q_reg_1;
  input \gpfs.prog_full_i_reg ;
  input \gpfs.prog_full_i_reg_0 ;
  input [0:0]\gfwd_rev.state_reg[0] ;

  wire [0:0]Q;
  wire Q_reg_0;
  wire Q_reg_1;
  wire aclk;
  wire empty_fwft_i_reg;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire s_axis_tid_arb_i;
  wire \vfifo_mm2s_channel_empty[0] ;

  FDSE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i_reg),
        .Q(\vfifo_mm2s_channel_empty[0] ),
        .S(Q));
  LUT6 #(
    .INIT(64'hFFFFFFE2FFFFFFFF)) 
    ram_reg_0_1_0_3_i_7
       (.I0(\vfifo_mm2s_channel_empty[0] ),
        .I1(s_axis_tid_arb_i),
        .I2(Q_reg_1),
        .I3(\gpfs.prog_full_i_reg ),
        .I4(\gpfs.prog_full_i_reg_0 ),
        .I5(\gfwd_rev.state_reg[0] ),
        .O(Q_reg_0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_173
   (\vfifo_mm2s_channel_empty[1] ,
    we_arcnt,
    argen_to_mctf_tvalid,
    Q,
    \goreg_dm.dout_i_reg[0] ,
    aclk,
    mem_init_done_reg,
    \gpfs.prog_full_i_reg ,
    \gfwd_rev.state_reg[0] ,
    \gpfs.prog_full_i_reg_0 ,
    s_axis_tid_arb_i,
    Q_reg_0);
  output \vfifo_mm2s_channel_empty[1] ;
  output we_arcnt;
  output argen_to_mctf_tvalid;
  input [0:0]Q;
  input \goreg_dm.dout_i_reg[0] ;
  input aclk;
  input mem_init_done_reg;
  input \gpfs.prog_full_i_reg ;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input \gpfs.prog_full_i_reg_0 ;
  input s_axis_tid_arb_i;
  input Q_reg_0;

  wire [0:0]Q;
  wire Q_reg_0;
  wire aclk;
  wire argen_to_mctf_tvalid;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire mem_init_done_reg;
  wire s_axis_tid_arb_i;
  wire \vfifo_mm2s_channel_empty[1] ;
  wire we_arcnt;

  FDSE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\goreg_dm.dout_i_reg[0] ),
        .Q(\vfifo_mm2s_channel_empty[1] ),
        .S(Q));
  LUT6 #(
    .INIT(64'h0010000000100030)) 
    \gfwd_mode.m_valid_i_i_1__5 
       (.I0(\vfifo_mm2s_channel_empty[1] ),
        .I1(\gpfs.prog_full_i_reg ),
        .I2(\gfwd_rev.state_reg[0] ),
        .I3(\gpfs.prog_full_i_reg_0 ),
        .I4(s_axis_tid_arb_i),
        .I5(Q_reg_0),
        .O(argen_to_mctf_tvalid));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_5_i_1
       (.I0(argen_to_mctf_tvalid),
        .I1(mem_init_done_reg),
        .O(we_arcnt));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_3
   (vfifo_idle,
    Q,
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ,
    aclk);
  output [0:0]vfifo_idle;
  input [0:0]Q;
  input \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ;
  input aclk;

  wire [0:0]Q;
  wire aclk;
  wire \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ;
  wire [0:0]vfifo_idle;

  FDSE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ),
        .Q(vfifo_idle),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top
   (ch_mask_mm2s,
    D,
    \ch_arb_cntr_reg_reg[3] ,
    \ch_arb_cntr_reg_reg[2] ,
    next_state,
    next_channel14_out,
    reg_slice_payload_in,
    \ch_mask_reg[1] ,
    \ch_mask_reg[0] ,
    \gfwd_mode.storage_data1_reg[36] ,
    aclk,
    \gfwd_mode.storage_data1_reg[36]_0 ,
    Q,
    curr_state,
    s_axis_tready_arb_rs_in,
    \vfifo_mm2s_channel_full_reg_reg[1] ,
    Q_reg,
    Q_reg_0,
    \ch_mask_reg[0]_0 ,
    p_2_in);
  output [1:0]ch_mask_mm2s;
  output [2:0]D;
  output \ch_arb_cntr_reg_reg[3] ;
  output \ch_arb_cntr_reg_reg[2] ;
  output next_state;
  output next_channel14_out;
  output [0:0]reg_slice_payload_in;
  output \ch_mask_reg[1] ;
  output \ch_mask_reg[0] ;
  input \gfwd_mode.storage_data1_reg[36] ;
  input aclk;
  input \gfwd_mode.storage_data1_reg[36]_0 ;
  input [3:0]Q;
  input curr_state;
  input s_axis_tready_arb_rs_in;
  input [1:0]\vfifo_mm2s_channel_full_reg_reg[1] ;
  input Q_reg;
  input Q_reg_0;
  input \ch_mask_reg[0]_0 ;
  input p_2_in;

  wire [2:0]D;
  wire [3:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire aclk;
  wire \ch_arb_cntr_reg_reg[2] ;
  wire \ch_arb_cntr_reg_reg[3] ;
  wire [1:0]ch_mask_mm2s;
  wire \ch_mask_reg[0] ;
  wire \ch_mask_reg[0]_0 ;
  wire \ch_mask_reg[1] ;
  wire curr_state;
  wire \gch_flag_gen[1].set_clr_ff_inst_n_4 ;
  wire \gfwd_mode.storage_data1_reg[36] ;
  wire \gfwd_mode.storage_data1_reg[36]_0 ;
  wire next_channel14_out;
  wire next_state;
  wire p_2_in;
  wire [0:0]reg_slice_payload_in;
  wire s_axis_tready_arb_rs_in;
  wire [1:0]\vfifo_mm2s_channel_full_reg_reg[1] ;

  design_1_axi_vfifo_ctrl_0_0_set_clr_ff \gch_flag_gen[1].set_clr_ff_inst 
       (.D(D[1:0]),
        .Q(Q[2:0]),
        .Q_reg_0(Q_reg),
        .Q_reg_1(Q_reg_0),
        .aclk(aclk),
        .\ch_arb_cntr_reg_reg[2] (\ch_arb_cntr_reg_reg[2] ),
        .ch_mask_mm2s(ch_mask_mm2s[0]),
        .\ch_mask_reg[0] (\ch_mask_reg[0]_0 ),
        .\ch_mask_reg[1] (\gch_flag_gen[1].set_clr_ff_inst_n_4 ),
        .curr_state(curr_state),
        .\gfwd_mode.storage_data1_reg[36] (\gfwd_mode.storage_data1_reg[36] ),
        .reg_slice_payload_in(reg_slice_payload_in),
        .s_axis_tready_arb_rs_in(s_axis_tready_arb_rs_in),
        .\vfifo_mm2s_channel_full_reg_reg[1] (\vfifo_mm2s_channel_full_reg_reg[1] ));
  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_157 \gch_flag_gen[2].set_clr_ff_inst 
       (.D(D[2]),
        .Q(Q),
        .Q_reg_0(Q_reg_0),
        .Q_reg_1(ch_mask_mm2s[0]),
        .Q_reg_2(Q_reg),
        .aclk(aclk),
        .\ch_arb_cntr_reg_reg[3] (\ch_arb_cntr_reg_reg[3] ),
        .ch_mask_mm2s(ch_mask_mm2s[1]),
        .\ch_mask_reg[0] (\ch_mask_reg[0] ),
        .\ch_mask_reg[0]_0 (\ch_mask_reg[0]_0 ),
        .\ch_mask_reg[1] (\ch_mask_reg[1] ),
        .curr_state(curr_state),
        .\gfwd_mode.storage_data1_reg[36] (\gfwd_mode.storage_data1_reg[36]_0 ),
        .next_channel14_out(next_channel14_out),
        .next_state(next_state),
        .p_2_in(p_2_in),
        .reg_slice_payload_in(reg_slice_payload_in),
        .s_axis_tready_arb_rs_in(s_axis_tready_arb_rs_in),
        .\vfifo_mm2s_channel_full_reg_reg[1] (\vfifo_mm2s_channel_full_reg_reg[1] ),
        .\vfifo_mm2s_channel_full_reg_reg[1]_0 (\gch_flag_gen[1].set_clr_ff_inst_n_4 ));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0
   (vfifo_idle,
    Q,
    \active_ch_dly_reg[1][0] ,
    aclk,
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] );
  output [1:0]vfifo_idle;
  input [0:0]Q;
  input \active_ch_dly_reg[1][0] ;
  input aclk;
  input \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ;

  wire [0:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[1][0] ;
  wire \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ;
  wire [1:0]vfifo_idle;

  design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0 \gch_flag_gen[1].set_clr_ff_inst 
       (.Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[1][0] (\active_ch_dly_reg[1][0] ),
        .vfifo_idle(vfifo_idle[0]));
  design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_3 \gch_flag_gen[2].set_clr_ff_inst 
       (.Q(Q),
        .aclk(aclk),
        .\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] (\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ),
        .vfifo_idle(vfifo_idle[1]));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0_167
   (\vfifo_mm2s_channel_empty[0] ,
    \vfifo_mm2s_channel_empty[1] ,
    Q_reg,
    we_arcnt,
    argen_to_mctf_tvalid,
    Q,
    empty_fwft_i_reg,
    aclk,
    \goreg_dm.dout_i_reg[0] ,
    s_axis_tid_arb_i,
    \gpfs.prog_full_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    \gfwd_rev.state_reg[0] ,
    mem_init_done_reg);
  output \vfifo_mm2s_channel_empty[0] ;
  output \vfifo_mm2s_channel_empty[1] ;
  output Q_reg;
  output we_arcnt;
  output argen_to_mctf_tvalid;
  input [0:0]Q;
  input empty_fwft_i_reg;
  input aclk;
  input \goreg_dm.dout_i_reg[0] ;
  input s_axis_tid_arb_i;
  input \gpfs.prog_full_i_reg ;
  input \gpfs.prog_full_i_reg_0 ;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input mem_init_done_reg;

  wire [0:0]Q;
  wire Q_reg;
  wire aclk;
  wire argen_to_mctf_tvalid;
  wire empty_fwft_i_reg;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire mem_init_done_reg;
  wire s_axis_tid_arb_i;
  wire \vfifo_mm2s_channel_empty[0] ;
  wire \vfifo_mm2s_channel_empty[1] ;
  wire we_arcnt;

  design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_172 \gch_flag_gen[1].set_clr_ff_inst 
       (.Q(Q),
        .Q_reg_0(Q_reg),
        .Q_reg_1(\vfifo_mm2s_channel_empty[1] ),
        .aclk(aclk),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .\vfifo_mm2s_channel_empty[0] (\vfifo_mm2s_channel_empty[0] ));
  design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_173 \gch_flag_gen[2].set_clr_ff_inst 
       (.Q(Q),
        .Q_reg_0(\vfifo_mm2s_channel_empty[0] ),
        .aclk(aclk),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .mem_init_done_reg(mem_init_done_reg),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .\vfifo_mm2s_channel_empty[1] (\vfifo_mm2s_channel_empty[1] ),
        .we_arcnt(we_arcnt));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1
   (mcdf_full,
    Q_reg,
    aclk,
    Q_reg_0);
  output [1:0]mcdf_full;
  input Q_reg;
  input aclk;
  input Q_reg_0;

  wire Q_reg;
  wire Q_reg_0;
  wire aclk;
  wire [1:0]mcdf_full;

  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_164 \gch_flag_gen[1].set_clr_ff_inst 
       (.Q_reg_0(Q_reg),
        .aclk(aclk),
        .mcdf_full(mcdf_full[0]));
  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_165 \gch_flag_gen[2].set_clr_ff_inst 
       (.Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .mcdf_full(mcdf_full[1]));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_158
   (mcpf_full,
    Q_reg,
    aclk,
    Q_reg_0);
  output [1:0]mcpf_full;
  input Q_reg;
  input aclk;
  input Q_reg_0;

  wire Q_reg;
  wire Q_reg_0;
  wire aclk;
  wire [1:0]mcpf_full;

  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_162 \gch_flag_gen[1].set_clr_ff_inst 
       (.Q_reg_0(Q_reg),
        .aclk(aclk),
        .mcpf_full(mcpf_full[0]));
  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_163 \gch_flag_gen[2].set_clr_ff_inst 
       (.Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .mcpf_full(mcpf_full[1]));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_159
   (mctf_full,
    Q_reg,
    aclk,
    Q_reg_0);
  output [1:0]mctf_full;
  input Q_reg;
  input aclk;
  input Q_reg_0;

  wire Q_reg;
  wire Q_reg_0;
  wire aclk;
  wire [1:0]mctf_full;

  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_160 \gch_flag_gen[1].set_clr_ff_inst 
       (.Q_reg_0(Q_reg),
        .aclk(aclk),
        .mctf_full(mctf_full[0]));
  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_161 \gch_flag_gen[2].set_clr_ff_inst 
       (.Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .mctf_full(mctf_full[1]));
endmodule

(* ORIG_REF_NAME = "vfifo_ar_mpf" *) 
module design_1_axi_vfifo_ctrl_0_0_vfifo_ar_mpf
   (out,
    \gpfs.prog_full_i_reg ,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \goreg_dm.dout_i_reg[6] ,
    Q,
    aclk,
    p_19_out,
    prog_full_i,
    areset_d1,
    sdp_rd_addr_in_i,
    \gnstage1.q_dly_reg[1][0] ,
    PAYLOAD_FROM_MTF);
  output out;
  output \gpfs.prog_full_i_reg ;
  output \gfwd_mode.storage_data1_reg[0] ;
  output \gfwd_mode.m_valid_i_reg ;
  output \goreg_dm.dout_i_reg[6] ;
  input [0:0]Q;
  input aclk;
  input p_19_out;
  input prog_full_i;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input \gnstage1.q_dly_reg[1][0] ;
  input [6:0]PAYLOAD_FROM_MTF;

  wire [6:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire aclk;
  wire ar_fifo_inst_n_2;
  wire areset_d1;
  wire curr_state;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \goreg_dm.dout_i_reg[6] ;
  wire \gpfs.prog_full_i_reg ;
  wire out;
  wire p_19_out;
  wire [5:0]pkt_cnt_reg;
  wire [5:0]pkt_cntr;
  wire prog_full_i;
  wire sdp_rd_addr_in_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized1 ar_fifo_inst
       (.D(pkt_cntr),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .Q(Q),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .curr_state(curr_state),
        .curr_state_reg(ar_fifo_inst_n_2),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\goreg_dm.dout_i_reg[6] (\goreg_dm.dout_i_reg[6] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .out(out),
        .p_19_out(p_19_out),
        .\pkt_cnt_reg_reg[5] (pkt_cnt_reg),
        .prog_full_i(prog_full_i),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i));
  FDRE curr_state_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ar_fifo_inst_n_2),
        .Q(curr_state),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[0]),
        .Q(pkt_cnt_reg[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[1]),
        .Q(pkt_cnt_reg[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[2]),
        .Q(pkt_cnt_reg[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[3]),
        .Q(pkt_cnt_reg[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_reg_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[4]),
        .Q(pkt_cnt_reg[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_reg_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[5]),
        .Q(pkt_cnt_reg[5]),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "vfifo_ar_top" *) 
module design_1_axi_vfifo_ctrl_0_0_vfifo_ar_top
   (counts_matched,
    out,
    \vfifo_mm2s_channel_empty[0] ,
    \vfifo_mm2s_channel_empty[1] ,
    mem_init_done,
    \gpfs.prog_full_i_reg ,
    \gfwd_mode.storage_data1_reg[0] ,
    \goreg_dm.dout_i_reg[6] ,
    argen_to_mcpf_tvalid,
    Q_reg,
    argen_to_mctf_tvalid,
    \gpr1.dout_i_reg[37] ,
    I147,
    Q,
    aclk,
    p_19_out,
    empty_fwft_i_reg,
    \goreg_dm.dout_i_reg[0] ,
    prog_full_i,
    areset_d1,
    sdp_rd_addr_in_i,
    s_axis_tid_arb_i,
    \gpfs.prog_full_i_reg_0 ,
    \gfwd_rev.state_reg[0] ,
    \gstage1.q_dly_reg[14] ,
    PAYLOAD_FROM_MTF,
    tid_fifo_dout,
    \gnstage1.q_dly_reg[1][0] ,
    we_bcnt,
    we_ar_txn,
    WR_DATA);
  output counts_matched;
  output out;
  output \vfifo_mm2s_channel_empty[0] ;
  output \vfifo_mm2s_channel_empty[1] ;
  output mem_init_done;
  output \gpfs.prog_full_i_reg ;
  output \gfwd_mode.storage_data1_reg[0] ;
  output [0:0]\goreg_dm.dout_i_reg[6] ;
  output argen_to_mcpf_tvalid;
  output Q_reg;
  output argen_to_mctf_tvalid;
  output [28:0]\gpr1.dout_i_reg[37] ;
  output [31:0]I147;
  input [0:0]Q;
  input aclk;
  input p_19_out;
  input empty_fwft_i_reg;
  input \goreg_dm.dout_i_reg[0] ;
  input prog_full_i;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input s_axis_tid_arb_i;
  input \gpfs.prog_full_i_reg_0 ;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input [14:0]\gstage1.q_dly_reg[14] ;
  input [0:0]PAYLOAD_FROM_MTF;
  input [0:0]tid_fifo_dout;
  input \gnstage1.q_dly_reg[1][0] ;
  input we_bcnt;
  input we_ar_txn;
  input [28:0]WR_DATA;

  wire [31:0]I147;
  wire [0:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire Q_reg;
  wire [28:0]WR_DATA;
  wire aclk;
  wire areset_d1;
  wire argen_to_mcpf_tvalid;
  wire argen_to_mctf_tvalid;
  wire counts_matched;
  wire empty_fwft_i_reg;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire [0:0]\goreg_dm.dout_i_reg[6] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire [28:0]\gpr1.dout_i_reg[37] ;
  wire [14:0]\gstage1.q_dly_reg[14] ;
  wire mem_init_done;
  wire out;
  wire p_19_out;
  wire prog_full_i;
  wire s_axis_tid_arb_i;
  wire sdp_rd_addr_in_i;
  wire [0:0]tid_fifo_dout;
  wire \vfifo_mm2s_channel_empty[0] ;
  wire \vfifo_mm2s_channel_empty[1] ;
  wire we_ar_txn;
  wire we_bcnt;

  design_1_axi_vfifo_ctrl_0_0_vfifo_ar_mpf ar_mpf_inst
       (.PAYLOAD_FROM_MTF({\gstage1.q_dly_reg[14] [5:0],PAYLOAD_FROM_MTF}),
        .Q(Q),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\gfwd_mode.m_valid_i_reg (argen_to_mcpf_tvalid),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\goreg_dm.dout_i_reg[6] (\goreg_dm.dout_i_reg[6] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .out(out),
        .p_19_out(p_19_out),
        .prog_full_i(prog_full_i),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i));
  design_1_axi_vfifo_ctrl_0_0_vfifo_ar_txn ar_txn_inst
       (.I147(I147),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .Q(Q),
        .Q_reg(Q_reg),
        .WR_DATA(WR_DATA),
        .aclk(aclk),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .counts_matched(counts_matched),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg_0 ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg ),
        .\gpr1.dout_i_reg[37] (\gpr1.dout_i_reg[37] ),
        .\gstage1.q_dly_reg[14] (\gstage1.q_dly_reg[14] [14:6]),
        .mem_init_done_reg_0(mem_init_done),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .tid_fifo_dout(tid_fifo_dout),
        .\vfifo_mm2s_channel_empty[0] (\vfifo_mm2s_channel_empty[0] ),
        .\vfifo_mm2s_channel_empty[1] (\vfifo_mm2s_channel_empty[1] ),
        .we_ar_txn(we_ar_txn),
        .we_bcnt(we_bcnt));
endmodule

(* ORIG_REF_NAME = "vfifo_ar_txn" *) 
module design_1_axi_vfifo_ctrl_0_0_vfifo_ar_txn
   (counts_matched,
    \vfifo_mm2s_channel_empty[0] ,
    \vfifo_mm2s_channel_empty[1] ,
    mem_init_done_reg_0,
    Q_reg,
    argen_to_mctf_tvalid,
    \gpr1.dout_i_reg[37] ,
    I147,
    Q,
    empty_fwft_i_reg,
    aclk,
    \goreg_dm.dout_i_reg[0] ,
    s_axis_tid_arb_i,
    \gpfs.prog_full_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    \gfwd_rev.state_reg[0] ,
    \gstage1.q_dly_reg[14] ,
    PAYLOAD_FROM_MTF,
    tid_fifo_dout,
    we_bcnt,
    we_ar_txn,
    WR_DATA);
  output counts_matched;
  output \vfifo_mm2s_channel_empty[0] ;
  output \vfifo_mm2s_channel_empty[1] ;
  output mem_init_done_reg_0;
  output Q_reg;
  output argen_to_mctf_tvalid;
  output [28:0]\gpr1.dout_i_reg[37] ;
  output [31:0]I147;
  input [0:0]Q;
  input empty_fwft_i_reg;
  input aclk;
  input \goreg_dm.dout_i_reg[0] ;
  input s_axis_tid_arb_i;
  input \gpfs.prog_full_i_reg ;
  input \gpfs.prog_full_i_reg_0 ;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input [8:0]\gstage1.q_dly_reg[14] ;
  input [0:0]PAYLOAD_FROM_MTF;
  input [0:0]tid_fifo_dout;
  input we_bcnt;
  input we_ar_txn;
  input [28:0]WR_DATA;

  wire [31:0]I147;
  wire [0:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire Q_reg;
  wire [28:0]WR_DATA;
  wire [15:1]WR_DATA_0;
  wire aclk;
  wire argen_to_mctf_tvalid;
  wire counts_matched;
  wire empty_fwft_i_reg;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire [28:0]\gpr1.dout_i_reg[37] ;
  wire [8:0]\gstage1.q_dly_reg[14] ;
  wire mem_init_done_i_1__0_n_0;
  wire mem_init_done_reg_0;
  wire [15:1]plusOp__1;
  wire \plusOp_inferred__0/i__carry__0_n_0 ;
  wire \plusOp_inferred__0/i__carry__0_n_1 ;
  wire \plusOp_inferred__0/i__carry__0_n_2 ;
  wire \plusOp_inferred__0/i__carry__0_n_3 ;
  wire \plusOp_inferred__0/i__carry__0_n_4 ;
  wire \plusOp_inferred__0/i__carry__0_n_5 ;
  wire \plusOp_inferred__0/i__carry__0_n_6 ;
  wire \plusOp_inferred__0/i__carry__0_n_7 ;
  wire \plusOp_inferred__0/i__carry__1_n_0 ;
  wire \plusOp_inferred__0/i__carry__1_n_1 ;
  wire \plusOp_inferred__0/i__carry__1_n_2 ;
  wire \plusOp_inferred__0/i__carry__1_n_3 ;
  wire \plusOp_inferred__0/i__carry__1_n_4 ;
  wire \plusOp_inferred__0/i__carry__1_n_5 ;
  wire \plusOp_inferred__0/i__carry__1_n_6 ;
  wire \plusOp_inferred__0/i__carry__1_n_7 ;
  wire \plusOp_inferred__0/i__carry__2_n_2 ;
  wire \plusOp_inferred__0/i__carry__2_n_3 ;
  wire \plusOp_inferred__0/i__carry__2_n_5 ;
  wire \plusOp_inferred__0/i__carry__2_n_6 ;
  wire \plusOp_inferred__0/i__carry__2_n_7 ;
  wire \plusOp_inferred__0/i__carry_n_0 ;
  wire \plusOp_inferred__0/i__carry_n_1 ;
  wire \plusOp_inferred__0/i__carry_n_2 ;
  wire \plusOp_inferred__0/i__carry_n_3 ;
  wire \plusOp_inferred__0/i__carry_n_4 ;
  wire \plusOp_inferred__0/i__carry_n_5 ;
  wire \plusOp_inferred__0/i__carry_n_6 ;
  wire \plusOp_inferred__0/i__carry_n_7 ;
  wire \plusOp_inferred__1/i__carry__0_n_0 ;
  wire \plusOp_inferred__1/i__carry__0_n_1 ;
  wire \plusOp_inferred__1/i__carry__0_n_2 ;
  wire \plusOp_inferred__1/i__carry__0_n_3 ;
  wire \plusOp_inferred__1/i__carry__1_n_0 ;
  wire \plusOp_inferred__1/i__carry__1_n_1 ;
  wire \plusOp_inferred__1/i__carry__1_n_2 ;
  wire \plusOp_inferred__1/i__carry__1_n_3 ;
  wire \plusOp_inferred__1/i__carry__2_n_2 ;
  wire \plusOp_inferred__1/i__carry__2_n_3 ;
  wire \plusOp_inferred__1/i__carry_n_0 ;
  wire \plusOp_inferred__1/i__carry_n_1 ;
  wire \plusOp_inferred__1/i__carry_n_2 ;
  wire \plusOp_inferred__1/i__carry_n_3 ;
  wire ram_reg_0_1_0_5_i_10_n_0;
  wire ram_reg_0_1_0_5_i_11_n_0;
  wire ram_reg_0_1_0_5_i_8_n_0;
  wire ram_reg_0_1_0_5_i_9_n_0;
  wire ram_reg_0_1_6_11_i_10_n_0;
  wire ram_reg_0_1_6_11_i_11_n_0;
  wire ram_reg_0_1_6_11_i_12_n_0;
  wire ram_reg_0_1_6_11_i_9_n_0;
  wire [15:0]rd_data_bcnt_arb;
  wire reset_addr;
  wire \reset_addr[0]_i_1__0_n_0 ;
  wire s_axis_tid_arb_i;
  wire [15:0]sdpo_int;
  wire sdpram_arcnt_n_0;
  wire sdpram_arcnt_n_1;
  wire sdpram_arcnt_n_10;
  wire sdpram_arcnt_n_11;
  wire sdpram_arcnt_n_12;
  wire sdpram_arcnt_n_13;
  wire sdpram_arcnt_n_14;
  wire sdpram_arcnt_n_15;
  wire sdpram_arcnt_n_2;
  wire sdpram_arcnt_n_3;
  wire sdpram_arcnt_n_4;
  wire sdpram_arcnt_n_5;
  wire sdpram_arcnt_n_6;
  wire sdpram_arcnt_n_7;
  wire sdpram_arcnt_n_8;
  wire sdpram_arcnt_n_9;
  wire sdpram_bcnt1_n_0;
  wire [0:0]tid_fifo_dout;
  wire [6:0]v1_reg;
  wire \vfifo_mm2s_channel_empty[0] ;
  wire \vfifo_mm2s_channel_empty[1] ;
  wire we_ar_txn;
  wire we_arcnt;
  wire we_bcnt;
  wire wr_addr_bcnt;
  wire [3:2]\NLW_plusOp_inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_plusOp_inferred__0/i__carry__2_O_UNCONNECTED ;
  wire [3:2]\NLW_plusOp_inferred__1/i__carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_plusOp_inferred__1/i__carry__2_O_UNCONNECTED ;

  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_compare__parameterized0 comp1_inst
       (.counts_matched(counts_matched),
        .mem_init_done_reg({v1_reg[6],v1_reg[3],v1_reg[0]}),
        .mem_init_done_reg_0(mem_init_done_reg_0),
        .plusOp__1({plusOp__1[15:14],plusOp__1[11:8],plusOp__1[5:2]}),
        .sdpo_int({rd_data_bcnt_arb[15:14],rd_data_bcnt_arb[11:8],rd_data_bcnt_arb[5:2]}));
  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0_167 empty_set_clr
       (.Q(Q),
        .Q_reg(Q_reg),
        .aclk(aclk),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .mem_init_done_reg(mem_init_done_reg_0),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .\vfifo_mm2s_channel_empty[0] (\vfifo_mm2s_channel_empty[0] ),
        .\vfifo_mm2s_channel_empty[1] (\vfifo_mm2s_channel_empty[1] ),
        .we_arcnt(we_arcnt));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_init_done_i_1__0
       (.I0(mem_init_done_reg_0),
        .I1(reset_addr),
        .O(mem_init_done_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mem_init_done_reg
       (.C(aclk),
        .CE(1'b1),
        .D(mem_init_done_i_1__0_n_0),
        .Q(mem_init_done_reg_0),
        .R(Q));
  CARRY4 \plusOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\plusOp_inferred__0/i__carry_n_0 ,\plusOp_inferred__0/i__carry_n_1 ,\plusOp_inferred__0/i__carry_n_2 ,\plusOp_inferred__0/i__carry_n_3 }),
        .CYINIT(sdpo_int[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__0/i__carry_n_4 ,\plusOp_inferred__0/i__carry_n_5 ,\plusOp_inferred__0/i__carry_n_6 ,\plusOp_inferred__0/i__carry_n_7 }),
        .S(sdpo_int[4:1]));
  CARRY4 \plusOp_inferred__0/i__carry__0 
       (.CI(\plusOp_inferred__0/i__carry_n_0 ),
        .CO({\plusOp_inferred__0/i__carry__0_n_0 ,\plusOp_inferred__0/i__carry__0_n_1 ,\plusOp_inferred__0/i__carry__0_n_2 ,\plusOp_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__0/i__carry__0_n_4 ,\plusOp_inferred__0/i__carry__0_n_5 ,\plusOp_inferred__0/i__carry__0_n_6 ,\plusOp_inferred__0/i__carry__0_n_7 }),
        .S(sdpo_int[8:5]));
  CARRY4 \plusOp_inferred__0/i__carry__1 
       (.CI(\plusOp_inferred__0/i__carry__0_n_0 ),
        .CO({\plusOp_inferred__0/i__carry__1_n_0 ,\plusOp_inferred__0/i__carry__1_n_1 ,\plusOp_inferred__0/i__carry__1_n_2 ,\plusOp_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__0/i__carry__1_n_4 ,\plusOp_inferred__0/i__carry__1_n_5 ,\plusOp_inferred__0/i__carry__1_n_6 ,\plusOp_inferred__0/i__carry__1_n_7 }),
        .S(sdpo_int[12:9]));
  CARRY4 \plusOp_inferred__0/i__carry__2 
       (.CI(\plusOp_inferred__0/i__carry__1_n_0 ),
        .CO({\NLW_plusOp_inferred__0/i__carry__2_CO_UNCONNECTED [3:2],\plusOp_inferred__0/i__carry__2_n_2 ,\plusOp_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_plusOp_inferred__0/i__carry__2_O_UNCONNECTED [3],\plusOp_inferred__0/i__carry__2_n_5 ,\plusOp_inferred__0/i__carry__2_n_6 ,\plusOp_inferred__0/i__carry__2_n_7 }),
        .S({1'b0,sdpo_int[15:13]}));
  CARRY4 \plusOp_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\plusOp_inferred__1/i__carry_n_0 ,\plusOp_inferred__1/i__carry_n_1 ,\plusOp_inferred__1/i__carry_n_2 ,\plusOp_inferred__1/i__carry_n_3 }),
        .CYINIT(sdpram_arcnt_n_15),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp__1[4:1]),
        .S({sdpram_arcnt_n_11,sdpram_arcnt_n_12,sdpram_arcnt_n_13,sdpram_arcnt_n_14}));
  CARRY4 \plusOp_inferred__1/i__carry__0 
       (.CI(\plusOp_inferred__1/i__carry_n_0 ),
        .CO({\plusOp_inferred__1/i__carry__0_n_0 ,\plusOp_inferred__1/i__carry__0_n_1 ,\plusOp_inferred__1/i__carry__0_n_2 ,\plusOp_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp__1[8:5]),
        .S({sdpram_arcnt_n_7,sdpram_arcnt_n_8,sdpram_arcnt_n_9,sdpram_arcnt_n_10}));
  CARRY4 \plusOp_inferred__1/i__carry__1 
       (.CI(\plusOp_inferred__1/i__carry__0_n_0 ),
        .CO({\plusOp_inferred__1/i__carry__1_n_0 ,\plusOp_inferred__1/i__carry__1_n_1 ,\plusOp_inferred__1/i__carry__1_n_2 ,\plusOp_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp__1[12:9]),
        .S({sdpram_arcnt_n_3,sdpram_arcnt_n_4,sdpram_arcnt_n_5,sdpram_arcnt_n_6}));
  CARRY4 \plusOp_inferred__1/i__carry__2 
       (.CI(\plusOp_inferred__1/i__carry__1_n_0 ),
        .CO({\NLW_plusOp_inferred__1/i__carry__2_CO_UNCONNECTED [3:2],\plusOp_inferred__1/i__carry__2_n_2 ,\plusOp_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_plusOp_inferred__1/i__carry__2_O_UNCONNECTED [3],plusOp__1[15:13]}),
        .S({1'b0,sdpram_arcnt_n_0,sdpram_arcnt_n_1,sdpram_arcnt_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_1_0_5_i_10
       (.I0(I147[3]),
        .I1(\gstage1.q_dly_reg[14] [1]),
        .O(ram_reg_0_1_0_5_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_1_0_5_i_11
       (.I0(I147[2]),
        .I1(\gstage1.q_dly_reg[14] [0]),
        .O(ram_reg_0_1_0_5_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_1_0_5_i_8
       (.I0(I147[5]),
        .I1(\gstage1.q_dly_reg[14] [3]),
        .O(ram_reg_0_1_0_5_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_1_0_5_i_9
       (.I0(I147[4]),
        .I1(\gstage1.q_dly_reg[14] [2]),
        .O(ram_reg_0_1_0_5_i_9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_1_6_11_i_10
       (.I0(I147[8]),
        .I1(\gstage1.q_dly_reg[14] [6]),
        .O(ram_reg_0_1_6_11_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_1_6_11_i_11
       (.I0(I147[7]),
        .I1(\gstage1.q_dly_reg[14] [5]),
        .O(ram_reg_0_1_6_11_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_1_6_11_i_12
       (.I0(I147[6]),
        .I1(\gstage1.q_dly_reg[14] [4]),
        .O(ram_reg_0_1_6_11_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_1_6_11_i_9
       (.I0(I147[9]),
        .I1(\gstage1.q_dly_reg[14] [7]),
        .O(ram_reg_0_1_6_11_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \reset_addr[0]_i_1__0 
       (.I0(mem_init_done_reg_0),
        .I1(reset_addr),
        .O(\reset_addr[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reset_addr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\reset_addr[0]_i_1__0_n_0 ),
        .Q(reset_addr),
        .R(Q));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_168 sdpram_ar_addr
       (.I147(I147),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .S({ram_reg_0_1_0_5_i_8_n_0,ram_reg_0_1_0_5_i_9_n_0,ram_reg_0_1_0_5_i_10_n_0,ram_reg_0_1_0_5_i_11_n_0}),
        .WR_DATA(WR_DATA),
        .aclk(aclk),
        .\gpr1.dout_i_reg[37] (\gpr1.dout_i_reg[37] ),
        .\gstage1.q_dly_reg[13] ({ram_reg_0_1_6_11_i_9_n_0,ram_reg_0_1_6_11_i_10_n_0,ram_reg_0_1_6_11_i_11_n_0,ram_reg_0_1_6_11_i_12_n_0}),
        .\gstage1.q_dly_reg[14] (\gstage1.q_dly_reg[14] [8]),
        .mem_init_done_reg(mem_init_done_reg_0),
        .reset_addr(reset_addr),
        .we_ar_txn(we_ar_txn));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_169 sdpram_arcnt
       (.Q_reg({v1_reg[6],v1_reg[3],v1_reg[0]}),
        .aclk(aclk),
        .\gfwd_rev.storage_data1_reg[0] ({rd_data_bcnt_arb[13:12],rd_data_bcnt_arb[7:6],rd_data_bcnt_arb[1:0]}),
        .mem_init_done_reg(mem_init_done_reg_0),
        .plusOp__1(plusOp__1),
        .reset_addr(reset_addr),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .sdpo_int({sdpram_arcnt_n_0,sdpram_arcnt_n_1,sdpram_arcnt_n_2,sdpram_arcnt_n_3,sdpram_arcnt_n_4,sdpram_arcnt_n_5,sdpram_arcnt_n_6,sdpram_arcnt_n_7,sdpram_arcnt_n_8,sdpram_arcnt_n_9,sdpram_arcnt_n_10,sdpram_arcnt_n_11,sdpram_arcnt_n_12,sdpram_arcnt_n_13,sdpram_arcnt_n_14,sdpram_arcnt_n_15}),
        .we_arcnt(we_arcnt));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_170 sdpram_bcnt1
       (.WR_DATA(sdpram_bcnt1_n_0),
        .aclk(aclk),
        .mem_init_done_reg(mem_init_done_reg_0),
        .mem_init_done_reg_0(WR_DATA_0),
        .sdpo_int(sdpo_int),
        .tid_fifo_dout(tid_fifo_dout),
        .we_bcnt(we_bcnt),
        .wr_addr_bcnt(wr_addr_bcnt));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_171 sdpram_bcnt2
       (.O({\plusOp_inferred__0/i__carry__2_n_5 ,\plusOp_inferred__0/i__carry__2_n_6 ,\plusOp_inferred__0/i__carry__2_n_7 }),
        .WR_DATA(WR_DATA_0),
        .aclk(aclk),
        .\goreg_dm.dout_i_reg[0] ({\plusOp_inferred__0/i__carry__1_n_4 ,\plusOp_inferred__0/i__carry__1_n_5 ,\plusOp_inferred__0/i__carry__1_n_6 ,\plusOp_inferred__0/i__carry__1_n_7 }),
        .\goreg_dm.dout_i_reg[0]_0 ({\plusOp_inferred__0/i__carry__0_n_4 ,\plusOp_inferred__0/i__carry__0_n_5 ,\plusOp_inferred__0/i__carry__0_n_6 ,\plusOp_inferred__0/i__carry__0_n_7 }),
        .\goreg_dm.dout_i_reg[0]_1 ({\plusOp_inferred__0/i__carry_n_4 ,\plusOp_inferred__0/i__carry_n_5 ,\plusOp_inferred__0/i__carry_n_6 ,\plusOp_inferred__0/i__carry_n_7 }),
        .mem_init_done_reg(mem_init_done_reg_0),
        .mem_init_done_reg_0(sdpram_bcnt1_n_0),
        .reset_addr(reset_addr),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .sdpo_int(rd_data_bcnt_arb),
        .tid_fifo_dout(tid_fifo_dout),
        .we_bcnt(we_bcnt),
        .wr_addr_bcnt(wr_addr_bcnt));
endmodule

(* ORIG_REF_NAME = "vfifo_arbiter" *) 
module design_1_axi_vfifo_ctrl_0_0_vfifo_arbiter
   (s_axis_tid_arb_i,
    mem_init_done,
    \gfwd_rev.state_reg[1] ,
    \gfwd_mode.storage_data1_reg[0] ,
    mux4_out,
    aclk,
    Q,
    \wr_rst_reg_reg[1] ,
    we_mm2s_valid,
    \gpfs.prog_full_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    \gpfs.prog_full_i_reg_1 ,
    argen_to_mctf_tvalid,
    areset_d1,
    sdp_rd_addr_in_i,
    Q_reg,
    Q_reg_0,
    Q_reg_1,
    mm2s_trans_last_arb,
    counts_matched,
    vfifo_mm2s_channel_full);
  output s_axis_tid_arb_i;
  output mem_init_done;
  output [0:0]\gfwd_rev.state_reg[1] ;
  output \gfwd_mode.storage_data1_reg[0] ;
  output [1:0]mux4_out;
  input aclk;
  input [0:0]Q;
  input [0:0]\wr_rst_reg_reg[1] ;
  input we_mm2s_valid;
  input \gpfs.prog_full_i_reg ;
  input \gpfs.prog_full_i_reg_0 ;
  input \gpfs.prog_full_i_reg_1 ;
  input argen_to_mctf_tvalid;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input Q_reg;
  input Q_reg_0;
  input Q_reg_1;
  input mm2s_trans_last_arb;
  input counts_matched;
  input [1:0]vfifo_mm2s_channel_full;

  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire aclk;
  wire areset_d1;
  wire argen_to_mctf_tvalid;
  wire [1:0]ch_arb_cntr;
  wire [3:0]ch_arb_cntr_reg;
  wire [1:0]ch_mask_mm2s;
  wire \ch_mask_reg_n_0_[0] ;
  wire ch_req_rgslice_n_0;
  wire ch_req_rgslice_n_7;
  wire ch_req_rgslice_n_8;
  wire counts_matched;
  wire curr_state;
  wire empty_set_clr_n_10;
  wire empty_set_clr_n_11;
  wire empty_set_clr_n_2;
  wire empty_set_clr_n_3;
  wire empty_set_clr_n_5;
  wire empty_set_clr_n_6;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_rev.state_reg[1] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpfs.prog_full_i_reg_1 ;
  wire mem_init_done;
  wire mem_init_done_i_1_n_0;
  wire mm2s_trans_last_arb;
  wire [1:0]mux4_out;
  wire next_channel14_out;
  wire next_state;
  wire p_2_in;
  wire [0:0]reg_slice_payload_in;
  wire reset_addr;
  wire \reset_addr[0]_i_1_n_0 ;
  wire s_axis_tid_arb_i;
  wire s_axis_tready_arb_rs_in;
  wire sdp_rd_addr_in_i;
  wire sdpram_gcnt_n_0;
  wire sdpram_mm2s_cnt_n_0;
  wire sdpram_mm2s_cnt_n_1;
  wire sdpram_mm2s_cnt_n_2;
  wire sdpram_mm2s_gcnt_n_0;
  wire [1:0]vfifo_mm2s_channel_full;
  wire [1:0]vfifo_mm2s_channel_full_reg;
  wire we_mm2s_valid;
  wire wr_addr_gcnt;
  wire [3:0]wr_data_gcnt;
  wire [2:2]wr_data_mm2s_cnt;
  wire [0:0]\wr_rst_reg_reg[1] ;

  FDRE #(
    .INIT(1'b0)) 
    \ch_arb_cntr_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(ch_arb_cntr[0]),
        .Q(ch_arb_cntr_reg[0]),
        .R(\wr_rst_reg_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \ch_arb_cntr_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(ch_arb_cntr[1]),
        .Q(ch_arb_cntr_reg[1]),
        .R(\wr_rst_reg_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \ch_arb_cntr_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(empty_set_clr_n_3),
        .Q(ch_arb_cntr_reg[2]),
        .R(\wr_rst_reg_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \ch_arb_cntr_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(empty_set_clr_n_2),
        .Q(ch_arb_cntr_reg[3]),
        .R(\wr_rst_reg_reg[1] ));
  FDSE #(
    .INIT(1'b0)) 
    \ch_mask_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(empty_set_clr_n_11),
        .Q(\ch_mask_reg_n_0_[0] ),
        .S(\wr_rst_reg_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \ch_mask_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(empty_set_clr_n_10),
        .Q(p_2_in),
        .R(\wr_rst_reg_reg[1] ));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice ch_req_rgslice
       (.ADDRC(s_axis_tid_arb_i),
        .ADDRD(wr_addr_gcnt),
        .D(ch_arb_cntr[1]),
        .DIA(wr_data_gcnt[0]),
        .DOA(sdpram_gcnt_n_0),
        .Q(\gfwd_rev.state_reg[1] ),
        .Q_reg(ch_req_rgslice_n_0),
        .Q_reg_0(ch_req_rgslice_n_7),
        .Q_reg_1(ch_req_rgslice_n_8),
        .Q_reg_2(empty_set_clr_n_6),
        .Q_reg_3(Q_reg_0),
        .Q_reg_4(Q_reg),
        .Q_reg_5(empty_set_clr_n_5),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .\ch_arb_cntr_reg_reg[1] (ch_arb_cntr_reg[1:0]),
        .ch_mask_mm2s(ch_mask_mm2s),
        .counts_matched(counts_matched),
        .curr_state(curr_state),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[36] (Q),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .\gpfs.prog_full_i_reg_1 (\gpfs.prog_full_i_reg_1 ),
        .mem_init_done_reg(mem_init_done),
        .mem_init_done_reg_0(sdpram_mm2s_gcnt_n_0),
        .mux4_out(mux4_out),
        .next_channel14_out(next_channel14_out),
        .p_2_in(p_2_in),
        .reg_slice_payload_in(reg_slice_payload_in),
        .reset_addr(reset_addr),
        .s_axis_tready_arb_rs_in(s_axis_tready_arb_rs_in),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i),
        .\vfifo_mm2s_channel_full_reg_reg[1] (vfifo_mm2s_channel_full_reg[1]),
        .\wr_rst_reg_reg[1] (\wr_rst_reg_reg[1] ));
  FDRE curr_state_reg
       (.C(aclk),
        .CE(1'b1),
        .D(next_state),
        .Q(curr_state),
        .R(\wr_rst_reg_reg[1] ));
  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top empty_set_clr
       (.D({empty_set_clr_n_2,empty_set_clr_n_3,ch_arb_cntr[0]}),
        .Q(ch_arb_cntr_reg),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .\ch_arb_cntr_reg_reg[2] (empty_set_clr_n_6),
        .\ch_arb_cntr_reg_reg[3] (empty_set_clr_n_5),
        .ch_mask_mm2s(ch_mask_mm2s),
        .\ch_mask_reg[0] (empty_set_clr_n_11),
        .\ch_mask_reg[0]_0 (\ch_mask_reg_n_0_[0] ),
        .\ch_mask_reg[1] (empty_set_clr_n_10),
        .curr_state(curr_state),
        .\gfwd_mode.storage_data1_reg[36] (ch_req_rgslice_n_7),
        .\gfwd_mode.storage_data1_reg[36]_0 (ch_req_rgslice_n_8),
        .next_channel14_out(next_channel14_out),
        .next_state(next_state),
        .p_2_in(p_2_in),
        .reg_slice_payload_in(reg_slice_payload_in),
        .s_axis_tready_arb_rs_in(s_axis_tready_arb_rs_in),
        .\vfifo_mm2s_channel_full_reg_reg[1] (vfifo_mm2s_channel_full_reg));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_init_done_i_1
       (.I0(mem_init_done),
        .I1(reset_addr),
        .O(mem_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    mem_init_done_reg
       (.C(aclk),
        .CE(1'b1),
        .D(mem_init_done_i_1_n_0),
        .Q(mem_init_done),
        .R(\wr_rst_reg_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \reset_addr[0]_i_1 
       (.I0(mem_init_done),
        .I1(reset_addr),
        .O(\reset_addr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reset_addr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\reset_addr[0]_i_1_n_0 ),
        .Q(reset_addr),
        .R(\wr_rst_reg_reg[1] ));
  design_1_axi_vfifo_ctrl_0_0_sdpram sdpram_gcnt
       (.ADDRC(s_axis_tid_arb_i),
        .ADDRD(wr_addr_gcnt),
        .DIA(wr_data_gcnt[0]),
        .DOA(sdpram_gcnt_n_0),
        .Q_reg(Q_reg_1),
        .aclk(aclk),
        .\gpfs.prog_full_i_reg (ch_req_rgslice_n_0),
        .mem_init_done_reg(mem_init_done),
        .wr_data_gcnt(wr_data_gcnt[3:1]));
  design_1_axi_vfifo_ctrl_0_0_sdpram_155 sdpram_mm2s_cnt
       (.DIB({sdpram_mm2s_cnt_n_2,wr_data_mm2s_cnt}),
        .DOA({sdpram_mm2s_cnt_n_0,sdpram_mm2s_cnt_n_1}),
        .Q(Q),
        .aclk(aclk),
        .mem_init_done_reg(mem_init_done),
        .reset_addr(reset_addr),
        .we_mm2s_valid(we_mm2s_valid));
  design_1_axi_vfifo_ctrl_0_0_sdpram_156 sdpram_mm2s_gcnt
       (.ADDRD(wr_addr_gcnt),
        .DIB({sdpram_mm2s_cnt_n_2,wr_data_mm2s_cnt}),
        .DOA({sdpram_mm2s_cnt_n_0,sdpram_mm2s_cnt_n_1}),
        .Q(Q),
        .Q_reg(sdpram_mm2s_gcnt_n_0),
        .aclk(aclk),
        .\gpfs.prog_full_i_reg (ch_req_rgslice_n_0),
        .mem_init_done_reg(mem_init_done),
        .mm2s_trans_last_arb(mm2s_trans_last_arb),
        .wr_data_gcnt(wr_data_gcnt));
  FDRE #(
    .INIT(1'b0)) 
    \vfifo_mm2s_channel_full_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(vfifo_mm2s_channel_full[0]),
        .Q(vfifo_mm2s_channel_full_reg[0]),
        .R(\wr_rst_reg_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \vfifo_mm2s_channel_full_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(vfifo_mm2s_channel_full[1]),
        .Q(vfifo_mm2s_channel_full_reg[1]),
        .R(\wr_rst_reg_reg[1] ));
endmodule

(* ORIG_REF_NAME = "vfifo_awgen" *) 
module design_1_axi_vfifo_ctrl_0_0_vfifo_awgen
   (ADDRA,
    E,
    D,
    DI,
    \gfwd_mode.storage_data1_reg[15] ,
    m_axi_awvalid_i,
    m_axi_wvalid_i,
    awgen_to_mctf_tvalid,
    \gfwd_mode.storage_data1_reg[13] ,
    awgen_to_mcpf_tvalid,
    \greg_out.QSPO_reg[15] ,
    \gcc0.gc0.count_d1_reg[3] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \gcc0.gc0.count_d1_reg[5] ,
    m_axi_awsize,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    aclk,
    Q,
    mcdf_to_awgen_tvalid,
    \gfwd_mode.storage_data1_reg[66] ,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.storage_data1_reg[5] ,
    \gfwd_mode.storage_data1_reg[0] ,
    areset_d1,
    out,
    ram_full_fb_i_reg,
    \gfwd_mode.storage_data1_reg[7] ,
    \gfwd_mode.m_valid_i_reg_0 ,
    ram_full_fb_i_reg_0,
    \gfwd_mode.m_valid_i_reg_1 ,
    \gfwd_mode.m_valid_i_reg_2 );
  output [0:0]ADDRA;
  output [0:0]E;
  output [13:0]D;
  output [39:0]DI;
  output [6:0]\gfwd_mode.storage_data1_reg[15] ;
  output m_axi_awvalid_i;
  output m_axi_wvalid_i;
  output awgen_to_mctf_tvalid;
  output [0:0]\gfwd_mode.storage_data1_reg[13] ;
  output awgen_to_mcpf_tvalid;
  output \greg_out.QSPO_reg[15] ;
  output [0:0]\gcc0.gc0.count_d1_reg[3] ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [0:0]\gcc0.gc0.count_d1_reg[5] ;
  output [0:0]m_axi_awsize;
  output [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input aclk;
  input [0:0]Q;
  input mcdf_to_awgen_tvalid;
  input [65:0]\gfwd_mode.storage_data1_reg[66] ;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input \gfwd_mode.storage_data1_reg[5] ;
  input \gfwd_mode.storage_data1_reg[0] ;
  input areset_d1;
  input out;
  input ram_full_fb_i_reg;
  input [5:0]\gfwd_mode.storage_data1_reg[7] ;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input ram_full_fb_i_reg_0;
  input [0:0]\gfwd_mode.m_valid_i_reg_1 ;
  input [0:0]\gfwd_mode.m_valid_i_reg_2 ;

  wire [0:0]ADDRA;
  wire [13:0]D;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [39:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire R;
  wire R1_in;
  wire [44:13]S_PAYLOAD_DATA;
  wire aclk;
  wire addr_ready;
  wire addr_ready_i_1_n_0;
  wire areset_d1;
  wire \aw_addr_r[31]_i_2_n_0 ;
  wire aw_id_r;
  wire \aw_len_i[4]_i_2_n_0 ;
  wire \aw_len_i[5]_i_2_n_0 ;
  wire \aw_len_i[7]_i_3_n_0 ;
  wire \aw_len_i[7]_i_4_n_0 ;
  wire awgen_to_mcpf_tvalid;
  wire [14:7]awgen_to_mctf_payload;
  wire awgen_to_mctf_tvalid;
  wire \burst_count[4]_i_1_n_0 ;
  wire \burst_count[6]_i_1_n_0 ;
  wire [6:0]burst_count_reg__0;
  wire first_txn_byte;
  wire first_txn_byte_reg_n_0;
  wire first_txn_i_1_n_0;
  wire first_txn_reg_n_0;
  wire [0:0]\gcc0.gc0.count_d1_reg[3] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[5] ;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_1 ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_2 ;
  wire \gfwd_mode.storage_data1[6]_i_2_n_0 ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[13] ;
  wire [6:0]\gfwd_mode.storage_data1_reg[15] ;
  wire \gfwd_mode.storage_data1_reg[5] ;
  wire [65:0]\gfwd_mode.storage_data1_reg[66] ;
  wire [5:0]\gfwd_mode.storage_data1_reg[7] ;
  wire \greg_out.QSPO_reg[15] ;
  wire [0:0]m_axi_awsize;
  wire m_axi_awvalid_i;
  wire m_axi_wvalid_i;
  wire mcdf_to_awgen_tvalid;
  wire \no_of_bytes[2]_i_1_n_0 ;
  wire \no_of_bytes[3]_i_1_n_0 ;
  wire \no_of_bytes[4]_i_1_n_0 ;
  wire \no_of_bytes[5]_i_1_n_0 ;
  wire \no_of_bytes[5]_i_2_n_0 ;
  wire \no_of_bytes[6]_i_1_n_0 ;
  wire \no_of_bytes[6]_i_2_n_0 ;
  wire \no_of_bytes[7]_i_1_n_0 ;
  wire \no_of_bytes[8]_i_1_n_0 ;
  wire \no_of_bytes[8]_i_2_n_0 ;
  wire out;
  wire [7:0]p_0_in;
  wire \packet_cnt[2]_i_1_n_0 ;
  wire \packet_cnt[5]_i_1_n_0 ;
  wire [5:0]packet_cnt_reg__0;
  wire [5:0]plusOp;
  wire [6:0]plusOp__0;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire tstart_i_1_n_0;
  wire \tstrb_r_reg_n_0_[0] ;
  wire \tstrb_r_reg_n_0_[2] ;
  wire valid_pkt_chk_i_1_n_0;
  wire valid_pkt_chk_reg_n_0;
  wire valid_pkt_r_i_1_n_0;
  wire wdata_rslice1_n_0;
  wire wdata_rslice1_n_1;
  wire wdata_rslice1_n_10;
  wire wdata_rslice1_n_11;
  wire wdata_rslice1_n_12;
  wire wdata_rslice1_n_13;
  wire wdata_rslice1_n_14;
  wire wdata_rslice1_n_15;
  wire wdata_rslice1_n_16;
  wire wdata_rslice1_n_17;
  wire wdata_rslice1_n_18;
  wire wdata_rslice1_n_19;
  wire wdata_rslice1_n_2;
  wire wdata_rslice1_n_20;
  wire wdata_rslice1_n_21;
  wire wdata_rslice1_n_22;
  wire wdata_rslice1_n_23;
  wire wdata_rslice1_n_24;
  wire wdata_rslice1_n_25;
  wire wdata_rslice1_n_26;
  wire wdata_rslice1_n_27;
  wire wdata_rslice1_n_28;
  wire wdata_rslice1_n_29;
  wire wdata_rslice1_n_3;
  wire wdata_rslice1_n_30;
  wire wdata_rslice1_n_31;
  wire wdata_rslice1_n_4;
  wire wdata_rslice1_n_5;
  wire wdata_rslice1_n_6;
  wire wdata_rslice1_n_7;
  wire wdata_rslice1_n_8;
  wire wdata_rslice1_n_9;
  wire wdata_rslice2_n_3;
  wire wdata_rslice2_n_4;

  LUT4 #(
    .INIT(16'h2AFA)) 
    addr_ready_i_1
       (.I0(mcdf_to_awgen_tvalid),
        .I1(\aw_addr_r[31]_i_2_n_0 ),
        .I2(addr_ready),
        .I3(first_txn_byte),
        .O(addr_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    addr_ready_reg
       (.C(aclk),
        .CE(1'b1),
        .D(addr_ready_i_1_n_0),
        .Q(addr_ready),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    addr_rollover_r_reg
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(\gfwd_mode.storage_data1_reg[66] [65]),
        .Q(\gfwd_mode.storage_data1_reg[15] [6]),
        .R(Q));
  LUT3 #(
    .INIT(8'h2A)) 
    \aw_addr_r[31]_i_1 
       (.I0(mcdf_to_awgen_tvalid),
        .I1(\aw_addr_r[31]_i_2_n_0 ),
        .I2(addr_ready),
        .O(aw_id_r));
  LUT6 #(
    .INIT(64'h000000000000FF7F)) 
    \aw_addr_r[31]_i_2 
       (.I0(burst_count_reg__0[6]),
        .I1(burst_count_reg__0[5]),
        .I2(burst_count_reg__0[4]),
        .I3(wdata_rslice2_n_4),
        .I4(wdata_rslice2_n_3),
        .I5(\gfwd_mode.m_valid_i_reg_0 ),
        .O(\aw_addr_r[31]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[0] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [33]),
        .Q(S_PAYLOAD_DATA[13]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[10] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [43]),
        .Q(S_PAYLOAD_DATA[23]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[11] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [44]),
        .Q(S_PAYLOAD_DATA[24]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[12] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [45]),
        .Q(S_PAYLOAD_DATA[25]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[13] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [46]),
        .Q(S_PAYLOAD_DATA[26]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[14] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [47]),
        .Q(S_PAYLOAD_DATA[27]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[15] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [48]),
        .Q(S_PAYLOAD_DATA[28]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[16] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [49]),
        .Q(S_PAYLOAD_DATA[29]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[17] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [50]),
        .Q(S_PAYLOAD_DATA[30]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[18] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [51]),
        .Q(S_PAYLOAD_DATA[31]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[19] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [52]),
        .Q(S_PAYLOAD_DATA[32]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[1] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [34]),
        .Q(S_PAYLOAD_DATA[14]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[20] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [53]),
        .Q(S_PAYLOAD_DATA[33]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[21] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [54]),
        .Q(S_PAYLOAD_DATA[34]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[22] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [55]),
        .Q(S_PAYLOAD_DATA[35]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[23] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [56]),
        .Q(S_PAYLOAD_DATA[36]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[24] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [57]),
        .Q(S_PAYLOAD_DATA[37]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[25] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [58]),
        .Q(S_PAYLOAD_DATA[38]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[26] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [59]),
        .Q(S_PAYLOAD_DATA[39]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[27] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [60]),
        .Q(S_PAYLOAD_DATA[40]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[28] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [61]),
        .Q(S_PAYLOAD_DATA[41]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[29] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [62]),
        .Q(S_PAYLOAD_DATA[42]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[2] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [35]),
        .Q(S_PAYLOAD_DATA[15]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[30] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [63]),
        .Q(S_PAYLOAD_DATA[43]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[31] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [64]),
        .Q(S_PAYLOAD_DATA[44]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[3] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [36]),
        .Q(S_PAYLOAD_DATA[16]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[4] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [37]),
        .Q(S_PAYLOAD_DATA[17]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[5] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [38]),
        .Q(S_PAYLOAD_DATA[18]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[6] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [39]),
        .Q(S_PAYLOAD_DATA[19]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[7] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [40]),
        .Q(S_PAYLOAD_DATA[20]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[8] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [41]),
        .Q(S_PAYLOAD_DATA[21]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[9] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [42]),
        .Q(S_PAYLOAD_DATA[22]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_id_r_reg[0] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [0]),
        .Q(D[0]),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \aw_len_i[0]_i_1 
       (.I0(first_txn_byte),
        .I1(\aw_len_i[7]_i_3_n_0 ),
        .I2(awgen_to_mctf_payload[7]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hABBA)) 
    \aw_len_i[1]_i_1 
       (.I0(first_txn_byte),
        .I1(\aw_len_i[7]_i_3_n_0 ),
        .I2(awgen_to_mctf_payload[7]),
        .I3(awgen_to_mctf_payload[8]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hAAAABEEE)) 
    \aw_len_i[2]_i_1 
       (.I0(first_txn_byte),
        .I1(awgen_to_mctf_payload[9]),
        .I2(awgen_to_mctf_payload[8]),
        .I3(awgen_to_mctf_payload[7]),
        .I4(\aw_len_i[7]_i_3_n_0 ),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAABEEEEEEE)) 
    \aw_len_i[3]_i_1 
       (.I0(first_txn_byte),
        .I1(awgen_to_mctf_payload[10]),
        .I2(awgen_to_mctf_payload[9]),
        .I3(awgen_to_mctf_payload[7]),
        .I4(awgen_to_mctf_payload[8]),
        .I5(\aw_len_i[7]_i_3_n_0 ),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hAAEB)) 
    \aw_len_i[4]_i_1 
       (.I0(first_txn_byte),
        .I1(awgen_to_mctf_payload[11]),
        .I2(\aw_len_i[4]_i_2_n_0 ),
        .I3(\aw_len_i[7]_i_3_n_0 ),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \aw_len_i[4]_i_2 
       (.I0(awgen_to_mctf_payload[9]),
        .I1(awgen_to_mctf_payload[7]),
        .I2(awgen_to_mctf_payload[8]),
        .I3(awgen_to_mctf_payload[10]),
        .O(\aw_len_i[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hAAEB)) 
    \aw_len_i[5]_i_1 
       (.I0(first_txn_byte),
        .I1(awgen_to_mctf_payload[12]),
        .I2(\aw_len_i[5]_i_2_n_0 ),
        .I3(\aw_len_i[7]_i_3_n_0 ),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \aw_len_i[5]_i_2 
       (.I0(awgen_to_mctf_payload[10]),
        .I1(awgen_to_mctf_payload[8]),
        .I2(awgen_to_mctf_payload[7]),
        .I3(awgen_to_mctf_payload[9]),
        .I4(awgen_to_mctf_payload[11]),
        .O(\aw_len_i[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hABBA)) 
    \aw_len_i[6]_i_1 
       (.I0(first_txn_byte),
        .I1(\aw_len_i[7]_i_3_n_0 ),
        .I2(awgen_to_mctf_payload[13]),
        .I3(\aw_len_i[7]_i_4_n_0 ),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hABBABABA)) 
    \aw_len_i[7]_i_2 
       (.I0(first_txn_byte),
        .I1(\aw_len_i[7]_i_3_n_0 ),
        .I2(awgen_to_mctf_payload[14]),
        .I3(awgen_to_mctf_payload[13]),
        .I4(\aw_len_i[7]_i_4_n_0 ),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \aw_len_i[7]_i_3 
       (.I0(awgen_to_mctf_tvalid),
        .I1(mcdf_to_awgen_tvalid),
        .O(\aw_len_i[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \aw_len_i[7]_i_4 
       (.I0(awgen_to_mctf_payload[12]),
        .I1(awgen_to_mctf_payload[11]),
        .I2(awgen_to_mctf_payload[9]),
        .I3(awgen_to_mctf_payload[7]),
        .I4(awgen_to_mctf_payload[8]),
        .I5(awgen_to_mctf_payload[10]),
        .O(\aw_len_i[7]_i_4_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[0] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(p_0_in[0]),
        .Q(awgen_to_mctf_payload[7]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(p_0_in[1]),
        .Q(awgen_to_mctf_payload[8]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(p_0_in[2]),
        .Q(awgen_to_mctf_payload[9]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(p_0_in[3]),
        .Q(awgen_to_mctf_payload[10]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(p_0_in[4]),
        .Q(awgen_to_mctf_payload[11]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(p_0_in[5]),
        .Q(awgen_to_mctf_payload[12]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(p_0_in[6]),
        .Q(awgen_to_mctf_payload[13]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[7] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(p_0_in[7]),
        .Q(awgen_to_mctf_payload[14]),
        .S(Q));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized10 aw_rslice1
       (.ADDRA(ADDRA),
        .D(D[0]),
        .DI(DI),
        .E(E),
        .Q(awgen_to_mctf_payload),
        .aclk(aclk),
        .addr_ready_reg(awgen_to_mctf_tvalid),
        .areset_d1(areset_d1),
        .\aw_addr_r_reg[31] (S_PAYLOAD_DATA),
        .\gcc0.gc0.count_d1_reg[3] (\gcc0.gc0.count_d1_reg[3] ),
        .\greg_out.QSPO_reg[15] (\greg_out.QSPO_reg[15] ),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .out(out));
  LUT1 #(
    .INIT(2'h1)) 
    \burst_count[0]_i_1 
       (.I0(burst_count_reg__0[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \burst_count[1]_i_1 
       (.I0(burst_count_reg__0[0]),
        .I1(burst_count_reg__0[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \burst_count[2]_i_1 
       (.I0(burst_count_reg__0[2]),
        .I1(burst_count_reg__0[0]),
        .I2(burst_count_reg__0[1]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \burst_count[3]_i_1 
       (.I0(burst_count_reg__0[3]),
        .I1(burst_count_reg__0[1]),
        .I2(burst_count_reg__0[0]),
        .I3(burst_count_reg__0[2]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \burst_count[4]_i_1 
       (.I0(burst_count_reg__0[4]),
        .I1(burst_count_reg__0[3]),
        .I2(burst_count_reg__0[1]),
        .I3(burst_count_reg__0[0]),
        .I4(burst_count_reg__0[2]),
        .O(\burst_count[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \burst_count[5]_i_1 
       (.I0(burst_count_reg__0[5]),
        .I1(burst_count_reg__0[2]),
        .I2(burst_count_reg__0[0]),
        .I3(burst_count_reg__0[1]),
        .I4(burst_count_reg__0[3]),
        .I5(burst_count_reg__0[4]),
        .O(plusOp__0[5]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \burst_count[6]_i_1 
       (.I0(awgen_to_mctf_tvalid),
        .I1(Q),
        .I2(first_txn_byte_reg_n_0),
        .I3(mcdf_to_awgen_tvalid),
        .O(\burst_count[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \burst_count[6]_i_2 
       (.I0(burst_count_reg__0[6]),
        .I1(burst_count_reg__0[4]),
        .I2(wdata_rslice2_n_4),
        .I3(burst_count_reg__0[5]),
        .O(plusOp__0[6]));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[0] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(plusOp__0[0]),
        .Q(burst_count_reg__0[0]),
        .R(\burst_count[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[1] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(plusOp__0[1]),
        .Q(burst_count_reg__0[1]),
        .R(\burst_count[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[2] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(plusOp__0[2]),
        .Q(burst_count_reg__0[2]),
        .R(\burst_count[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[3] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(plusOp__0[3]),
        .Q(burst_count_reg__0[3]),
        .R(\burst_count[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[4] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(\burst_count[4]_i_1_n_0 ),
        .Q(burst_count_reg__0[4]),
        .R(\burst_count[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[5] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(plusOp__0[5]),
        .Q(burst_count_reg__0[5]),
        .R(\burst_count[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[6] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(plusOp__0[6]),
        .Q(burst_count_reg__0[6]),
        .R(\burst_count[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h2)) 
    first_txn_byte_i_1
       (.I0(awgen_to_mctf_tvalid),
        .I1(mcdf_to_awgen_tvalid),
        .O(first_txn_byte));
  FDSE #(
    .INIT(1'b0)) 
    first_txn_byte_reg
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(first_txn_byte),
        .Q(first_txn_byte_reg_n_0),
        .S(Q));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h3F2A)) 
    first_txn_i_1
       (.I0(awgen_to_mctf_tvalid),
        .I1(\gfwd_mode.storage_data1_reg[7] [4]),
        .I2(mcdf_to_awgen_tvalid),
        .I3(first_txn_reg_n_0),
        .O(first_txn_i_1_n_0));
  FDSE #(
    .INIT(1'b0)) 
    first_txn_reg
       (.C(aclk),
        .CE(1'b1),
        .D(first_txn_i_1_n_0),
        .Q(first_txn_reg_n_0),
        .S(Q));
  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[5]_i_1 
       (.I0(awgen_to_mctf_tvalid),
        .I1(ram_full_fb_i_reg_0),
        .O(\gcc0.gc0.count_d1_reg[5] ));
  LUT3 #(
    .INIT(8'hA8)) 
    \gfwd_mode.m_valid_i_i_1__3 
       (.I0(valid_pkt_chk_reg_n_0),
        .I1(awgen_to_mctf_tvalid),
        .I2(D[3]),
        .O(awgen_to_mcpf_tvalid));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[13]_i_1 
       (.I0(awgen_to_mcpf_tvalid),
        .I1(areset_d1),
        .O(\gfwd_mode.storage_data1_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hAAA6)) 
    \gfwd_mode.storage_data1[1]_i_1 
       (.I0(packet_cnt_reg__0[0]),
        .I1(awgen_to_mcpf_tvalid),
        .I2(first_txn_reg_n_0),
        .I3(D[3]),
        .O(\gfwd_mode.storage_data1_reg[15] [0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hA9AAAAAA)) 
    \gfwd_mode.storage_data1[2]_i_1 
       (.I0(packet_cnt_reg__0[1]),
        .I1(D[3]),
        .I2(first_txn_reg_n_0),
        .I3(awgen_to_mcpf_tvalid),
        .I4(packet_cnt_reg__0[0]),
        .O(\gfwd_mode.storage_data1_reg[15] [1]));
  LUT6 #(
    .INIT(64'hA9AAAAAAAAAAAAAA)) 
    \gfwd_mode.storage_data1[3]_i_1 
       (.I0(packet_cnt_reg__0[2]),
        .I1(D[3]),
        .I2(first_txn_reg_n_0),
        .I3(awgen_to_mcpf_tvalid),
        .I4(packet_cnt_reg__0[0]),
        .I5(packet_cnt_reg__0[1]),
        .O(\gfwd_mode.storage_data1_reg[15] [2]));
  LUT5 #(
    .INIT(32'hA9AAAAAA)) 
    \gfwd_mode.storage_data1[4]_i_1 
       (.I0(packet_cnt_reg__0[3]),
        .I1(D[3]),
        .I2(first_txn_reg_n_0),
        .I3(awgen_to_mcpf_tvalid),
        .I4(wdata_rslice2_n_3),
        .O(\gfwd_mode.storage_data1_reg[15] [3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hBB3B)) 
    \gfwd_mode.storage_data1[4]_i_1__0 
       (.I0(R),
        .I1(\tstrb_r_reg_n_0_[0] ),
        .I2(\tstrb_r_reg_n_0_[2] ),
        .I3(R1_in),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hA9AAAAAAAAAAAAAA)) 
    \gfwd_mode.storage_data1[5]_i_1 
       (.I0(packet_cnt_reg__0[4]),
        .I1(D[3]),
        .I2(first_txn_reg_n_0),
        .I3(awgen_to_mcpf_tvalid),
        .I4(packet_cnt_reg__0[3]),
        .I5(wdata_rslice2_n_3),
        .O(\gfwd_mode.storage_data1_reg[15] [4]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB3)) 
    \gfwd_mode.storage_data1[5]_i_1__0 
       (.I0(\tstrb_r_reg_n_0_[2] ),
        .I1(\tstrb_r_reg_n_0_[0] ),
        .I2(R),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hA9AAAAAAAAAAAAAA)) 
    \gfwd_mode.storage_data1[6]_i_1 
       (.I0(packet_cnt_reg__0[5]),
        .I1(D[3]),
        .I2(first_txn_reg_n_0),
        .I3(awgen_to_mcpf_tvalid),
        .I4(packet_cnt_reg__0[4]),
        .I5(\gfwd_mode.storage_data1[6]_i_2_n_0 ),
        .O(\gfwd_mode.storage_data1_reg[15] [5]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gfwd_mode.storage_data1[6]_i_2 
       (.I0(packet_cnt_reg__0[3]),
        .I1(packet_cnt_reg__0[0]),
        .I2(packet_cnt_reg__0[1]),
        .I3(packet_cnt_reg__0[2]),
        .O(\gfwd_mode.storage_data1[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hAAAB)) 
    \no_of_bytes[2]_i_1 
       (.I0(first_txn_byte),
        .I1(\gfwd_mode.storage_data1_reg[7] [5]),
        .I2(\aw_len_i[7]_i_3_n_0 ),
        .I3(D[6]),
        .O(\no_of_bytes[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hAAAAAABE)) 
    \no_of_bytes[3]_i_1 
       (.I0(first_txn_byte),
        .I1(D[6]),
        .I2(D[7]),
        .I3(\aw_len_i[7]_i_3_n_0 ),
        .I4(\gfwd_mode.storage_data1_reg[7] [5]),
        .O(\no_of_bytes[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABEEE)) 
    \no_of_bytes[4]_i_1 
       (.I0(first_txn_byte),
        .I1(D[8]),
        .I2(D[7]),
        .I3(D[6]),
        .I4(\aw_len_i[7]_i_3_n_0 ),
        .I5(\gfwd_mode.storage_data1_reg[7] [5]),
        .O(\no_of_bytes[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAEB)) 
    \no_of_bytes[5]_i_1 
       (.I0(first_txn_byte),
        .I1(D[9]),
        .I2(\no_of_bytes[5]_i_2_n_0 ),
        .I3(\aw_len_i[7]_i_3_n_0 ),
        .I4(\gfwd_mode.storage_data1_reg[7] [5]),
        .O(\no_of_bytes[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \no_of_bytes[5]_i_2 
       (.I0(D[7]),
        .I1(D[6]),
        .I2(D[8]),
        .O(\no_of_bytes[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAEB)) 
    \no_of_bytes[6]_i_1 
       (.I0(first_txn_byte),
        .I1(D[10]),
        .I2(\no_of_bytes[6]_i_2_n_0 ),
        .I3(\aw_len_i[7]_i_3_n_0 ),
        .I4(\gfwd_mode.storage_data1_reg[7] [5]),
        .O(\no_of_bytes[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \no_of_bytes[6]_i_2 
       (.I0(D[8]),
        .I1(D[6]),
        .I2(D[7]),
        .I3(D[9]),
        .O(\no_of_bytes[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAABE)) 
    \no_of_bytes[7]_i_1 
       (.I0(first_txn_byte),
        .I1(D[11]),
        .I2(\no_of_bytes[8]_i_2_n_0 ),
        .I3(\aw_len_i[7]_i_3_n_0 ),
        .I4(\gfwd_mode.storage_data1_reg[7] [5]),
        .O(\no_of_bytes[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAABABAAABAAABAA)) 
    \no_of_bytes[8]_i_1 
       (.I0(first_txn_byte),
        .I1(\gfwd_mode.storage_data1_reg[7] [5]),
        .I2(\aw_len_i[7]_i_3_n_0 ),
        .I3(D[12]),
        .I4(D[11]),
        .I5(\no_of_bytes[8]_i_2_n_0 ),
        .O(\no_of_bytes[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \no_of_bytes[8]_i_2 
       (.I0(D[10]),
        .I1(D[9]),
        .I2(D[7]),
        .I3(D[6]),
        .I4(D[8]),
        .O(\no_of_bytes[8]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\no_of_bytes[2]_i_1_n_0 ),
        .Q(D[6]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\no_of_bytes[3]_i_1_n_0 ),
        .Q(D[7]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\no_of_bytes[4]_i_1_n_0 ),
        .Q(D[8]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\no_of_bytes[5]_i_1_n_0 ),
        .Q(D[9]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\no_of_bytes[6]_i_1_n_0 ),
        .Q(D[10]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[7] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\no_of_bytes[7]_i_1_n_0 ),
        .Q(D[11]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[8] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\no_of_bytes[8]_i_1_n_0 ),
        .Q(D[12]),
        .S(Q));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \packet_cnt[0]_i_1 
       (.I0(packet_cnt_reg__0[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \packet_cnt[1]_i_1 
       (.I0(packet_cnt_reg__0[0]),
        .I1(packet_cnt_reg__0[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \packet_cnt[2]_i_1 
       (.I0(packet_cnt_reg__0[2]),
        .I1(packet_cnt_reg__0[1]),
        .I2(packet_cnt_reg__0[0]),
        .O(\packet_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \packet_cnt[3]_i_1 
       (.I0(packet_cnt_reg__0[3]),
        .I1(packet_cnt_reg__0[0]),
        .I2(packet_cnt_reg__0[1]),
        .I3(packet_cnt_reg__0[2]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \packet_cnt[4]_i_1 
       (.I0(packet_cnt_reg__0[4]),
        .I1(packet_cnt_reg__0[2]),
        .I2(packet_cnt_reg__0[1]),
        .I3(packet_cnt_reg__0[0]),
        .I4(packet_cnt_reg__0[3]),
        .O(plusOp[4]));
  LUT5 #(
    .INIT(32'hFFFFFF80)) 
    \packet_cnt[5]_i_1 
       (.I0(mcdf_to_awgen_tvalid),
        .I1(\gfwd_mode.storage_data1_reg[7] [4]),
        .I2(first_txn_reg_n_0),
        .I3(awgen_to_mctf_tvalid),
        .I4(Q),
        .O(\packet_cnt[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \packet_cnt[5]_i_3 
       (.I0(packet_cnt_reg__0[5]),
        .I1(packet_cnt_reg__0[3]),
        .I2(packet_cnt_reg__0[0]),
        .I3(packet_cnt_reg__0[1]),
        .I4(packet_cnt_reg__0[2]),
        .I5(packet_cnt_reg__0[4]),
        .O(plusOp[5]));
  FDRE #(
    .INIT(1'b0)) 
    \packet_cnt_reg[0] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(plusOp[0]),
        .Q(packet_cnt_reg__0[0]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \packet_cnt_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(plusOp[1]),
        .Q(packet_cnt_reg__0[1]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \packet_cnt_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(\packet_cnt[2]_i_1_n_0 ),
        .Q(packet_cnt_reg__0[2]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \packet_cnt_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(plusOp[3]),
        .Q(packet_cnt_reg__0[3]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \packet_cnt_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(plusOp[4]),
        .Q(packet_cnt_reg__0[4]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \packet_cnt_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(plusOp[5]),
        .Q(packet_cnt_reg__0[5]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \tdest_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(D[2]),
        .R(Q));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    tstart_i_1
       (.I0(\gfwd_mode.storage_data1_reg[7] [5]),
        .I1(mcdf_to_awgen_tvalid),
        .I2(D[13]),
        .I3(awgen_to_mcpf_tvalid),
        .I4(Q),
        .O(tstart_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    tstart_reg
       (.C(aclk),
        .CE(1'b1),
        .D(tstart_i_1_n_0),
        .Q(D[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tstrb_r_reg[0] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(\gfwd_mode.storage_data1_reg[7] [0]),
        .Q(\tstrb_r_reg_n_0_[0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tstrb_r_reg[1] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(\gfwd_mode.storage_data1_reg[7] [1]),
        .Q(R),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tstrb_r_reg[2] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(\gfwd_mode.storage_data1_reg[7] [2]),
        .Q(\tstrb_r_reg_n_0_[2] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tstrb_r_reg[3] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(\gfwd_mode.storage_data1_reg[7] [3]),
        .Q(R1_in),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tuser_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[5] ),
        .Q(D[1]),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    valid_pkt_chk_i_1
       (.I0(mcdf_to_awgen_tvalid),
        .I1(awgen_to_mcpf_tvalid),
        .I2(valid_pkt_chk_reg_n_0),
        .O(valid_pkt_chk_i_1_n_0));
  FDSE #(
    .INIT(1'b0)) 
    valid_pkt_chk_reg
       (.C(aclk),
        .CE(1'b1),
        .D(valid_pkt_chk_i_1_n_0),
        .Q(valid_pkt_chk_reg_n_0),
        .S(Q));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h8B88)) 
    valid_pkt_r_i_1
       (.I0(\gfwd_mode.storage_data1_reg[7] [4]),
        .I1(mcdf_to_awgen_tvalid),
        .I2(awgen_to_mcpf_tvalid),
        .I3(D[3]),
        .O(valid_pkt_r_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    valid_pkt_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(valid_pkt_r_i_1_n_0),
        .Q(D[3]),
        .R(Q));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2_166 wdata_rslice1
       (.Q({wdata_rslice1_n_0,wdata_rslice1_n_1,wdata_rslice1_n_2,wdata_rslice1_n_3,wdata_rslice1_n_4,wdata_rslice1_n_5,wdata_rslice1_n_6,wdata_rslice1_n_7,wdata_rslice1_n_8,wdata_rslice1_n_9,wdata_rslice1_n_10,wdata_rslice1_n_11,wdata_rslice1_n_12,wdata_rslice1_n_13,wdata_rslice1_n_14,wdata_rslice1_n_15,wdata_rslice1_n_16,wdata_rslice1_n_17,wdata_rslice1_n_18,wdata_rslice1_n_19,wdata_rslice1_n_20,wdata_rslice1_n_21,wdata_rslice1_n_22,wdata_rslice1_n_23,wdata_rslice1_n_24,wdata_rslice1_n_25,wdata_rslice1_n_26,wdata_rslice1_n_27,wdata_rslice1_n_28,wdata_rslice1_n_29,wdata_rslice1_n_30,wdata_rslice1_n_31}),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg_1 ),
        .\gfwd_mode.storage_data1_reg[32]_0 (\gfwd_mode.storage_data1_reg[66] [32:1]));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized11 wdata_rslice2
       (.D(awgen_to_mctf_tvalid),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .Q(burst_count_reg__0),
        .aclk(aclk),
        .addr_ready(addr_ready),
        .areset_d1(areset_d1),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_0 ),
        .\gfwd_mode.storage_data1_reg[32]_0 ({wdata_rslice1_n_0,wdata_rslice1_n_1,wdata_rslice1_n_2,wdata_rslice1_n_3,wdata_rslice1_n_4,wdata_rslice1_n_5,wdata_rslice1_n_6,wdata_rslice1_n_7,wdata_rslice1_n_8,wdata_rslice1_n_9,wdata_rslice1_n_10,wdata_rslice1_n_11,wdata_rslice1_n_12,wdata_rslice1_n_13,wdata_rslice1_n_14,wdata_rslice1_n_15,wdata_rslice1_n_16,wdata_rslice1_n_17,wdata_rslice1_n_18,wdata_rslice1_n_19,wdata_rslice1_n_20,wdata_rslice1_n_21,wdata_rslice1_n_22,wdata_rslice1_n_23,wdata_rslice1_n_24,wdata_rslice1_n_25,wdata_rslice1_n_26,wdata_rslice1_n_27,wdata_rslice1_n_28,wdata_rslice1_n_29,wdata_rslice1_n_30,wdata_rslice1_n_31}),
        .\gfwd_mode.storage_data1_reg[33]_0 (wdata_rslice2_n_3),
        .\gfwd_mode.storage_data1_reg[33]_1 (wdata_rslice2_n_4),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .mcdf_to_awgen_tvalid(mcdf_to_awgen_tvalid),
        .\packet_cnt_reg[2] (packet_cnt_reg__0[2:0]),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "vfifo_mm2s" *) 
module design_1_axi_vfifo_ctrl_0_0_vfifo_mm2s
   (curr_state,
    m_axis_tvalid,
    we_mm2s_valid,
    Q_reg,
    \gfwd_mode.storage_data1_reg[34] ,
    curr_state_reg_0,
    mm2s_to_tdf_tvalid,
    \gpregsm1.curr_fwft_state_reg[1] ,
    \gpregsm1.curr_fwft_state_reg[1]_0 ,
    m_axi_rready,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    Q,
    aclk,
    m_axis_tready,
    mem_init_done,
    D,
    \goreg_bm.dout_i_reg[12] ,
    \goreg_bm.dout_i_reg[9] ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \goreg_bm.dout_i_reg[6] ,
    \goreg_bm.dout_i_reg[7] ,
    \goreg_bm.dout_i_reg[8] ,
    \goreg_bm.dout_i_reg[9]_0 ,
    \goreg_bm.dout_i_reg[10] ,
    out,
    areset_d1,
    m_axi_rvalid,
    sdp_rd_addr_in_i,
    m_axi_rdata);
  output curr_state;
  output m_axis_tvalid;
  output we_mm2s_valid;
  output [40:0]Q_reg;
  output \gfwd_mode.storage_data1_reg[34] ;
  output curr_state_reg_0;
  output mm2s_to_tdf_tvalid;
  output \gpregsm1.curr_fwft_state_reg[1] ;
  output \gpregsm1.curr_fwft_state_reg[1]_0 ;
  output m_axi_rready;
  output \gfwd_mode.storage_data1_reg[0] ;
  output \gfwd_mode.m_valid_i_reg ;
  input [0:0]Q;
  input aclk;
  input m_axis_tready;
  input mem_init_done;
  input [6:0]D;
  input [8:0]\goreg_bm.dout_i_reg[12] ;
  input \goreg_bm.dout_i_reg[9] ;
  input \goreg_bm.dout_i_reg[12]_0 ;
  input \goreg_bm.dout_i_reg[6] ;
  input \goreg_bm.dout_i_reg[7] ;
  input \goreg_bm.dout_i_reg[8] ;
  input \goreg_bm.dout_i_reg[9]_0 ;
  input \goreg_bm.dout_i_reg[10] ;
  input out;
  input areset_d1;
  input m_axi_rvalid;
  input sdp_rd_addr_in_i;
  input [31:0]m_axi_rdata;

  wire [6:0]D;
  wire [0:0]Q;
  wire [40:0]Q_reg;
  wire accept_data;
  wire aclk;
  wire areset_d1;
  wire curr_state;
  wire curr_state_i_3__0_n_0;
  wire curr_state_reg_0;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[34] ;
  wire \goreg_bm.dout_i_reg[10] ;
  wire [8:0]\goreg_bm.dout_i_reg[12] ;
  wire \goreg_bm.dout_i_reg[12]_0 ;
  wire \goreg_bm.dout_i_reg[6] ;
  wire \goreg_bm.dout_i_reg[7] ;
  wire \goreg_bm.dout_i_reg[8] ;
  wire \goreg_bm.dout_i_reg[9] ;
  wire \goreg_bm.dout_i_reg[9]_0 ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire \gpregsm1.curr_fwft_state_reg[1]_0 ;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [31:0]m_axis_payload_wr_in_i;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire m_axis_tvalid_wr_in_i;
  wire mem_init_done;
  wire mm2s_to_tdf_tvalid;
  wire next_state;
  wire out;
  wire p_0_out;
  wire sdp_rd_addr_in_i;
  wire [6:0]tlen_cntr;
  wire [6:0]tlen_cntr_reg;
  wire \tlen_cntr_reg[4]_i_3_n_0 ;
  wire \tlen_cntr_reg[5]_i_3_n_0 ;
  wire we_mm2s_valid;

  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    curr_state_i_3__0
       (.I0(tlen_cntr_reg[5]),
        .I1(tlen_cntr_reg[3]),
        .I2(tlen_cntr_reg[2]),
        .I3(tlen_cntr_reg[4]),
        .I4(tlen_cntr_reg[6]),
        .O(curr_state_i_3__0_n_0));
  FDRE curr_state_reg
       (.C(aclk),
        .CE(1'b1),
        .D(next_state),
        .Q(curr_state),
        .R(Q));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized12 mm2s_in_reg_slice_inst
       (.E(accept_data),
        .Q(m_axis_payload_wr_in_i),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .empty_fwft_i_reg(p_0_out),
        .\gfwd_mode.m_valid_i_reg_0 (m_axis_tvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid_wr_in_i(m_axis_tvalid_wr_in_i),
        .out(out));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized13 mm2s_out_reg_slice_inst
       (.D(tlen_cntr),
        .E(accept_data),
        .Q(tlen_cntr_reg),
        .Q_reg(Q_reg),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .curr_state_reg(curr_state_reg_0),
        .curr_state_reg_0(curr_state),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[31]_0 (p_0_out),
        .\gfwd_mode.storage_data1_reg[34]_0 (\gfwd_mode.storage_data1_reg[34] ),
        .\goreg_bm.dout_i_reg[10] (\goreg_bm.dout_i_reg[10] ),
        .\goreg_bm.dout_i_reg[12] (\goreg_bm.dout_i_reg[12] ),
        .\goreg_bm.dout_i_reg[12]_0 (\goreg_bm.dout_i_reg[12]_0 ),
        .\goreg_bm.dout_i_reg[14] ({D,m_axis_payload_wr_in_i}),
        .\goreg_bm.dout_i_reg[6] (\goreg_bm.dout_i_reg[6] ),
        .\goreg_bm.dout_i_reg[7] (\goreg_bm.dout_i_reg[7] ),
        .\goreg_bm.dout_i_reg[8] (\goreg_bm.dout_i_reg[8] ),
        .\goreg_bm.dout_i_reg[9] (\goreg_bm.dout_i_reg[9] ),
        .\goreg_bm.dout_i_reg[9]_0 (\goreg_bm.dout_i_reg[9]_0 ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .\gpregsm1.curr_fwft_state_reg[1]_0 (\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .m_axis_tvalid_wr_in_i(m_axis_tvalid_wr_in_i),
        .mem_init_done(mem_init_done),
        .mm2s_to_tdf_tvalid(mm2s_to_tdf_tvalid),
        .next_state(next_state),
        .out(out),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i),
        .\tlen_cntr_reg_reg[2] (\tlen_cntr_reg[4]_i_3_n_0 ),
        .\tlen_cntr_reg_reg[3] (\tlen_cntr_reg[5]_i_3_n_0 ),
        .\tlen_cntr_reg_reg[5] (curr_state_i_3__0_n_0),
        .we_mm2s_valid(we_mm2s_valid));
  LUT2 #(
    .INIT(4'hE)) 
    \tlen_cntr_reg[4]_i_3 
       (.I0(tlen_cntr_reg[2]),
        .I1(tlen_cntr_reg[3]),
        .O(\tlen_cntr_reg[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \tlen_cntr_reg[5]_i_3 
       (.I0(tlen_cntr_reg[3]),
        .I1(tlen_cntr_reg[2]),
        .I2(tlen_cntr_reg[4]),
        .O(\tlen_cntr_reg[5]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[0]),
        .Q(tlen_cntr_reg[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[1]),
        .Q(tlen_cntr_reg[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[2]),
        .Q(tlen_cntr_reg[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[3]),
        .Q(tlen_cntr_reg[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[4]),
        .Q(tlen_cntr_reg[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[5]),
        .Q(tlen_cntr_reg[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[6]),
        .Q(tlen_cntr_reg[6]),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "vfifo_reset_blk" *) 
module design_1_axi_vfifo_ctrl_0_0_vfifo_reset_blk
   (ram_rstram_b,
    Q,
    ram_rstram_b_0,
    aclk,
    POR_A,
    POR_A_1,
    aresetn);
  output ram_rstram_b;
  output [1:0]Q;
  output ram_rstram_b_0;
  input aclk;
  input POR_A;
  input POR_A_1;
  input aresetn;

  wire POR_A;
  wire POR_A_1;
  wire [1:0]Q;
  wire aclk;
  wire aresetn;
  wire inverted_reset;
  wire ram_rstram_b;
  wire ram_rstram_b_0;
  (* async_reg = "true" *) (* msgon = "false" *) wire wr_rst_asreg;
  (* async_reg = "true" *) (* msgon = "false" *) wire wr_rst_asreg_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire wr_rst_asreg_d2;
  wire [14:0]wr_rst_i;
  wire \wr_rst_reg[15]_i_1_n_0 ;

  LUT2 #(
    .INIT(4'hE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3 
       (.I0(Q[1]),
        .I1(POR_A),
        .O(ram_rstram_b));
  LUT2 #(
    .INIT(4'hE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0 
       (.I0(Q[1]),
        .I1(POR_A_1),
        .O(ram_rstram_b_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b0)) 
    wr_rst_asreg_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(wr_rst_asreg_d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b0)) 
    wr_rst_asreg_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg_d1),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    wr_rst_asreg_i_1
       (.I0(aresetn),
        .O(inverted_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDSE wr_rst_asreg_reg
       (.C(aclk),
        .CE(wr_rst_asreg_d1),
        .D(1'b0),
        .Q(wr_rst_asreg),
        .S(inverted_reset));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_rst_reg[15]_i_1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    \wr_rst_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(wr_rst_i[0]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[9]),
        .Q(wr_rst_i[10]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[10]),
        .Q(wr_rst_i[11]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[11]),
        .Q(wr_rst_i[12]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[12]),
        .Q(wr_rst_i[13]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[13]),
        .Q(wr_rst_i[14]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[14]),
        .Q(Q[1]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[0]),
        .Q(Q[0]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(wr_rst_i[2]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[2]),
        .Q(wr_rst_i[3]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[3]),
        .Q(wr_rst_i[4]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[4]),
        .Q(wr_rst_i[5]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[5]),
        .Q(wr_rst_i[6]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[6]),
        .Q(wr_rst_i[7]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[7]),
        .Q(wr_rst_i[8]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[8]),
        .Q(wr_rst_i[9]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "vfifo_s2mm" *) 
module design_1_axi_vfifo_ctrl_0_0_vfifo_s2mm
   (areset_d1,
    E,
    \gfwd_mode.storage_data1_reg[33] ,
    PAYLOAD_S2MM,
    \tdest_r_reg[0] ,
    \tuser_r_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    TPAYLOAD_S2MM,
    s_axis_tready,
    Q,
    aclk,
    \gfwd_mode.storage_data1_reg[65] ,
    mcdf_to_awgen_tvalid,
    awgen_to_mctf_tvalid,
    D,
    \s_axis_tid[0] ,
    TREADY_S2MM,
    s_axis_tvalid);
  output areset_d1;
  output [0:0]E;
  output \gfwd_mode.storage_data1_reg[33] ;
  output [5:0]PAYLOAD_S2MM;
  output \tdest_r_reg[0] ;
  output \tuser_r_reg[0] ;
  output \gfwd_mode.m_valid_i_reg ;
  output [32:0]TPAYLOAD_S2MM;
  output s_axis_tready;
  input [0:0]Q;
  input aclk;
  input [0:0]\gfwd_mode.storage_data1_reg[65] ;
  input mcdf_to_awgen_tvalid;
  input awgen_to_mctf_tvalid;
  input [1:0]D;
  input [39:0]\s_axis_tid[0] ;
  input TREADY_S2MM;
  input s_axis_tvalid;

  wire [1:0]D;
  wire [0:0]E;
  wire [5:0]PAYLOAD_S2MM;
  wire [0:0]Q;
  wire [32:0]TPAYLOAD_S2MM;
  wire TREADY_S2MM;
  wire aclk;
  wire arb_granularity0;
  wire \arb_granularity[0]_i_1_n_0 ;
  wire [6:0]arb_granularity_reg__0;
  wire areset_d1;
  wire awgen_to_mctf_tvalid;
  wire end_of_txn1;
  wire \end_of_txn[1]_i_2_n_0 ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[33] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[65] ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_3 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_4 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_44 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_45 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_5 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_50 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_51 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_52 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_53 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_6 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_7 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_8 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_9 ;
  wire mcdf_to_awgen_tvalid;
  wire mux4_out0;
  wire p_0_in;
  wire p_0_out;
  wire p_0_out_0;
  wire [8:8]payload_s2mm_awg1;
  wire [6:1]plusOp;
  wire s2mm_awgen_rslice1_n_1;
  wire [39:0]\s_axis_tid[0] ;
  wire s_axis_tready;
  wire s_axis_tready_i;
  wire s_axis_tvalid;
  wire start_of_pkt;
  wire start_of_txn;
  wire [9:0]storage_data1;
  wire \tdest_r_reg[0] ;
  wire tid_r;
  wire [1:0]tstart_reg;
  wire \tuser_r_reg[0] ;

  LUT1 #(
    .INIT(2'h1)) 
    \arb_granularity[0]_i_1 
       (.I0(arb_granularity_reg__0[0]),
        .O(\arb_granularity[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \arb_granularity[1]_i_1 
       (.I0(arb_granularity_reg__0[0]),
        .I1(arb_granularity_reg__0[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \arb_granularity[2]_i_1 
       (.I0(arb_granularity_reg__0[0]),
        .I1(arb_granularity_reg__0[1]),
        .I2(arb_granularity_reg__0[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \arb_granularity[3]_i_1 
       (.I0(arb_granularity_reg__0[1]),
        .I1(arb_granularity_reg__0[0]),
        .I2(arb_granularity_reg__0[2]),
        .I3(arb_granularity_reg__0[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \arb_granularity[4]_i_1 
       (.I0(arb_granularity_reg__0[2]),
        .I1(arb_granularity_reg__0[0]),
        .I2(arb_granularity_reg__0[1]),
        .I3(arb_granularity_reg__0[3]),
        .I4(arb_granularity_reg__0[4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \arb_granularity[5]_i_1 
       (.I0(arb_granularity_reg__0[3]),
        .I1(arb_granularity_reg__0[1]),
        .I2(arb_granularity_reg__0[0]),
        .I3(arb_granularity_reg__0[2]),
        .I4(arb_granularity_reg__0[4]),
        .I5(arb_granularity_reg__0[5]),
        .O(plusOp[5]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \arb_granularity[6]_i_3 
       (.I0(arb_granularity_reg__0[4]),
        .I1(arb_granularity_reg__0[2]),
        .I2(arb_granularity_reg__0[0]),
        .I3(arb_granularity_reg__0[1]),
        .I4(arb_granularity_reg__0[3]),
        .I5(arb_granularity_reg__0[5]),
        .O(plusOp[6]));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[0] 
       (.C(aclk),
        .CE(arb_granularity0),
        .D(\arb_granularity[0]_i_1_n_0 ),
        .Q(arb_granularity_reg__0[0]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_45 ));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[1] 
       (.C(aclk),
        .CE(arb_granularity0),
        .D(plusOp[1]),
        .Q(arb_granularity_reg__0[1]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_45 ));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[2] 
       (.C(aclk),
        .CE(arb_granularity0),
        .D(plusOp[2]),
        .Q(arb_granularity_reg__0[2]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_45 ));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[3] 
       (.C(aclk),
        .CE(arb_granularity0),
        .D(plusOp[3]),
        .Q(arb_granularity_reg__0[3]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_45 ));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[4] 
       (.C(aclk),
        .CE(arb_granularity0),
        .D(plusOp[4]),
        .Q(arb_granularity_reg__0[4]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_45 ));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[5] 
       (.C(aclk),
        .CE(arb_granularity0),
        .D(plusOp[5]),
        .Q(arb_granularity_reg__0[5]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_45 ));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[6] 
       (.C(aclk),
        .CE(arb_granularity0),
        .D(plusOp[6]),
        .Q(arb_granularity_reg__0[6]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_45 ));
  LUT3 #(
    .INIT(8'h40)) 
    \end_of_txn[0]_i_2 
       (.I0(\end_of_txn[1]_i_2_n_0 ),
        .I1(arb_granularity_reg__0[6]),
        .I2(p_0_in),
        .O(end_of_txn1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \end_of_txn[1]_i_2 
       (.I0(arb_granularity_reg__0[0]),
        .I1(arb_granularity_reg__0[1]),
        .I2(arb_granularity_reg__0[2]),
        .I3(arb_granularity_reg__0[3]),
        .I4(arb_granularity_reg__0[4]),
        .I5(arb_granularity_reg__0[5]),
        .O(\end_of_txn[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \end_of_txn_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gno_bkp_on_tready.s2mm_input_rslice_n_51 ),
        .Q(payload_s2mm_awg1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \end_of_txn_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gno_bkp_on_tready.s2mm_input_rslice_n_50 ),
        .Q(p_0_in),
        .R(Q));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized0 \gno_bkp_on_tready.s2mm_input_rslice 
       (.D({start_of_txn,start_of_pkt}),
        .E(E),
        .Q({\gno_bkp_on_tready.s2mm_input_rslice_n_4 ,\gno_bkp_on_tready.s2mm_input_rslice_n_5 ,\gno_bkp_on_tready.s2mm_input_rslice_n_6 ,\gno_bkp_on_tready.s2mm_input_rslice_n_7 ,\gno_bkp_on_tready.s2mm_input_rslice_n_8 ,\gno_bkp_on_tready.s2mm_input_rslice_n_9 ,mux4_out0,TPAYLOAD_S2MM}),
        .SR(\gno_bkp_on_tready.s2mm_input_rslice_n_45 ),
        .aclk(aclk),
        .\arb_granularity_reg[0] (arb_granularity0),
        .\arb_granularity_reg[0]_0 (\end_of_txn[1]_i_2_n_0 ),
        .\arb_granularity_reg[6] (arb_granularity_reg__0[6]),
        .end_of_txn1(end_of_txn1),
        .\end_of_txn_reg[0] (\gno_bkp_on_tready.s2mm_input_rslice_n_51 ),
        .\end_of_txn_reg[1] (\gno_bkp_on_tready.s2mm_input_rslice_n_50 ),
        .\gfwd_mode.areset_d1_reg (areset_d1),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.m_valid_i_reg_1 (\gno_bkp_on_tready.s2mm_input_rslice_n_53 ),
        .\gfwd_mode.storage_data1_reg[9]_0 (p_0_out_0),
        .p_0_in(p_0_in),
        .p_0_out(p_0_out),
        .payload_s2mm_awg1(payload_s2mm_awg1),
        .\s_axis_tid[0] (\s_axis_tid[0] ),
        .s_axis_tready_i(s_axis_tready_i),
        .s_axis_tvalid(s_axis_tvalid),
        .tid_r(tid_r),
        .\tid_r_reg[0] (\gno_bkp_on_tready.s2mm_input_rslice_n_52 ),
        .tstart_reg(tstart_reg),
        .\tstart_reg_reg[0] (\gno_bkp_on_tready.s2mm_input_rslice_n_44 ),
        .\tstart_reg_reg[1] (\gno_bkp_on_tready.s2mm_input_rslice_n_3 ),
        .\wr_rst_reg_reg[15] (Q));
  FDRE #(
    .INIT(1'b0)) 
    \gno_bkp_on_tready.s_axis_tready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(TREADY_S2MM),
        .Q(s_axis_tready_i),
        .R(Q));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1 s2mm_awgen_rslice1
       (.D({start_of_txn,payload_s2mm_awg1,start_of_pkt,mux4_out0,\gno_bkp_on_tready.s2mm_input_rslice_n_9 ,\gno_bkp_on_tready.s2mm_input_rslice_n_5 ,\gno_bkp_on_tready.s2mm_input_rslice_n_6 ,\gno_bkp_on_tready.s2mm_input_rslice_n_7 ,\gno_bkp_on_tready.s2mm_input_rslice_n_8 ,\gno_bkp_on_tready.s2mm_input_rslice_n_4 }),
        .E(s2mm_awgen_rslice1_n_1),
        .Q(Q),
        .aclk(aclk),
        .\end_of_txn_reg[0] (p_0_out_0),
        .\gfwd_mode.m_valid_i_reg_0 (areset_d1),
        .\gfwd_mode.storage_data1_reg[9]_0 (storage_data1),
        .\gno_bkp_on_tready.s_axis_tready_i_reg (\gno_bkp_on_tready.s2mm_input_rslice_n_53 ),
        .p_0_out(p_0_out),
        .s_axis_tready(s_axis_tready),
        .s_axis_tready_i(s_axis_tready_i));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1_154 s2mm_awgen_rslice2
       (.D(D),
        .E(s2mm_awgen_rslice1_n_1),
        .PAYLOAD_S2MM(PAYLOAD_S2MM),
        .aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .\gfwd_mode.storage_data1_reg[65] (\gfwd_mode.storage_data1_reg[65] ),
        .\gfwd_mode.storage_data1_reg[9]_0 (storage_data1),
        .mcdf_to_awgen_tvalid(mcdf_to_awgen_tvalid),
        .\tdest_r_reg[0] (\tdest_r_reg[0] ),
        .\tuser_r_reg[0] (\tuser_r_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \tid_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gno_bkp_on_tready.s2mm_input_rslice_n_52 ),
        .Q(tid_r),
        .R(Q));
  FDSE #(
    .INIT(1'b1)) 
    \tstart_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gno_bkp_on_tready.s2mm_input_rslice_n_44 ),
        .Q(tstart_reg[0]),
        .S(Q));
  FDSE #(
    .INIT(1'b1)) 
    \tstart_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gno_bkp_on_tready.s2mm_input_rslice_n_3 ),
        .Q(tstart_reg[1]),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr
   (ram_full_fb_i_reg,
    comp0,
    ram_empty_i_reg,
    Q,
    \gcc0.gc0.count_d1_reg[2]_0 ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    p_8_out,
    out,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gc0.count_reg[3] ,
    \gnstage1.q_dly_reg[1][0] ,
    \gc0.count_d1_reg[3] ,
    p_19_out,
    aclk);
  output ram_full_fb_i_reg;
  output comp0;
  output ram_empty_i_reg;
  output [3:0]Q;
  output [2:0]\gcc0.gc0.count_d1_reg[2]_0 ;
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input p_8_out;
  input out;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [3:0]\gc0.count_reg[3] ;
  input \gnstage1.q_dly_reg[1][0] ;
  input [3:0]\gc0.count_d1_reg[3] ;
  input p_19_out;
  input aclk;

  wire [3:0]Q;
  wire aclk;
  wire comp0;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire [2:0]\gcc0.gc0.count_d1_reg[2]_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire [3:3]p_13_out;
  wire p_19_out;
  wire p_8_out;
  wire [3:0]plusOp__0;
  wire ram_empty_fb_i_i_4_n_0;
  wire ram_empty_fb_i_i_5_n_0;
  wire ram_empty_i_reg;
  wire ram_full_fb_i_i_2_n_0;
  wire ram_full_fb_i_i_3_n_0;
  wire ram_full_fb_i_reg;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1 
       (.I0(\gcc0.gc0.count_d1_reg[2]_0 [0]),
        .O(plusOp__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1 
       (.I0(\gcc0.gc0.count_d1_reg[2]_0 [0]),
        .I1(\gcc0.gc0.count_d1_reg[2]_0 [1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1 
       (.I0(\gcc0.gc0.count_d1_reg[2]_0 [0]),
        .I1(\gcc0.gc0.count_d1_reg[2]_0 [1]),
        .I2(\gcc0.gc0.count_d1_reg[2]_0 [2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1 
       (.I0(\gcc0.gc0.count_d1_reg[2]_0 [1]),
        .I1(\gcc0.gc0.count_d1_reg[2]_0 [0]),
        .I2(\gcc0.gc0.count_d1_reg[2]_0 [2]),
        .I3(p_13_out),
        .O(plusOp__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(p_19_out),
        .D(\gcc0.gc0.count_d1_reg[2]_0 [0]),
        .Q(Q[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(p_19_out),
        .D(\gcc0.gc0.count_d1_reg[2]_0 [1]),
        .Q(Q[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(p_19_out),
        .D(\gcc0.gc0.count_d1_reg[2]_0 [2]),
        .Q(Q[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(p_19_out),
        .D(p_13_out),
        .Q(Q[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(p_19_out),
        .D(plusOp__0[0]),
        .Q(\gcc0.gc0.count_d1_reg[2]_0 [0]),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(p_19_out),
        .D(plusOp__0[1]),
        .Q(\gcc0.gc0.count_d1_reg[2]_0 [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(p_19_out),
        .D(plusOp__0[2]),
        .Q(\gcc0.gc0.count_d1_reg[2]_0 [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(p_19_out),
        .D(plusOp__0[3]),
        .Q(p_13_out),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_3 
       (.I0(p_13_out),
        .I1(\gc0.count_d1_reg[3] [3]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_empty_fb_i_i_2
       (.I0(\gc0.count_d1_reg[3] [2]),
        .I1(Q[2]),
        .I2(\gc0.count_d1_reg[3] [3]),
        .I3(Q[3]),
        .I4(ram_empty_fb_i_i_4_n_0),
        .O(comp0));
  LUT5 #(
    .INIT(32'h82000082)) 
    ram_empty_fb_i_i_3
       (.I0(ram_empty_fb_i_i_5_n_0),
        .I1(\gc0.count_reg[3] [2]),
        .I2(Q[2]),
        .I3(\gc0.count_reg[3] [3]),
        .I4(Q[3]),
        .O(ram_empty_i_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_4
       (.I0(Q[0]),
        .I1(\gc0.count_d1_reg[3] [0]),
        .I2(Q[1]),
        .I3(\gc0.count_d1_reg[3] [1]),
        .O(ram_empty_fb_i_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000090099009)) 
    ram_empty_fb_i_i_5
       (.I0(\gc0.count_reg[3] [1]),
        .I1(Q[1]),
        .I2(\gc0.count_reg[3] [0]),
        .I3(Q[0]),
        .I4(out),
        .I5(\gnstage1.q_dly_reg[1][0] ),
        .O(ram_empty_fb_i_i_5_n_0));
  LUT6 #(
    .INIT(64'hAAEEAAEEAFFFAAEE)) 
    ram_full_fb_i_i_1
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .I1(ram_full_fb_i_i_2_n_0),
        .I2(comp0),
        .I3(p_8_out),
        .I4(out),
        .I5(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .O(ram_full_fb_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    ram_full_fb_i_i_2
       (.I0(ram_full_fb_i_i_3_n_0),
        .I1(\gcc0.gc0.count_d1_reg[2]_0 [2]),
        .I2(\gc0.count_d1_reg[3] [2]),
        .I3(\gc0.count_d1_reg[3] [3]),
        .I4(p_13_out),
        .O(ram_full_fb_i_i_2_n_0));
  LUT6 #(
    .INIT(64'h4004000000004004)) 
    ram_full_fb_i_i_3
       (.I0(out),
        .I1(\gnstage1.q_dly_reg[1][0] ),
        .I2(\gc0.count_d1_reg[3] [0]),
        .I3(\gcc0.gc0.count_d1_reg[2]_0 [0]),
        .I4(\gc0.count_d1_reg[3] [1]),
        .I5(\gcc0.gc0.count_d1_reg[2]_0 [1]),
        .O(ram_full_fb_i_i_3_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_179
   (ram_empty_i_reg,
    ram_empty_i_reg_0,
    Q,
    D,
    \gcc0.gc0.count_d1_reg[3]_0 ,
    ram_empty_fb_i_reg,
    m_axi_awvalid_i,
    out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    \gc0.count_reg[3] ,
    p_8_out,
    \gc0.count_d1_reg[3] ,
    E,
    aclk);
  output ram_empty_i_reg;
  output ram_empty_i_reg_0;
  output [3:0]Q;
  output [0:0]D;
  output [3:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  input ram_empty_fb_i_reg;
  input m_axi_awvalid_i;
  input out;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input [3:0]\gc0.count_reg[3] ;
  input p_8_out;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [0:0]E;
  input aclk;

  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire [3:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2_n_0 ;
  wire m_axi_awvalid_i;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire p_8_out;
  wire [3:0]plusOp__1;
  wire ram_empty_fb_i_i_3__1_n_0;
  wire ram_empty_fb_i_i_4__1_n_0;
  wire ram_empty_fb_i_i_5__1_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1__2 
       (.I0(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .O(plusOp__1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1__2 
       (.I0(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .I1(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1__2 
       (.I0(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .I1(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .I2(\gcc0.gc0.count_d1_reg[3]_0 [2]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1__2 
       (.I0(\gcc0.gc0.count_d1_reg[3]_0 [2]),
        .I1(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .I2(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .I3(\gcc0.gc0.count_d1_reg[3]_0 [3]),
        .O(plusOp__1[3]));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .Q(Q[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .Q(Q[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\gcc0.gc0.count_d1_reg[3]_0 [2]),
        .Q(Q[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\gcc0.gc0.count_d1_reg[3]_0 [3]),
        .Q(Q[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__1[0]),
        .Q(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__1[1]),
        .Q(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__1[2]),
        .Q(\gcc0.gc0.count_d1_reg[3]_0 [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__1[3]),
        .Q(\gcc0.gc0.count_d1_reg[3]_0 [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1__0 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2_n_0 ),
        .I1(\gc0.count_d1_reg[3] [1]),
        .I2(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .I3(\gc0.count_d1_reg[3] [2]),
        .I4(\gcc0.gc0.count_d1_reg[3]_0 [2]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h0008AAAE)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2 
       (.I0(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .I1(m_axi_awvalid_i),
        .I2(out),
        .I3(p_8_out),
        .I4(\gc0.count_d1_reg[3] [0]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFCC8C)) 
    ram_empty_fb_i_i_1__2
       (.I0(ram_empty_i_reg_0),
        .I1(ram_empty_fb_i_reg),
        .I2(m_axi_awvalid_i),
        .I3(out),
        .I4(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .I5(ram_empty_fb_i_i_3__1_n_0),
        .O(ram_empty_i_reg));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_empty_fb_i_i_2__1
       (.I0(\gc0.count_d1_reg[3] [2]),
        .I1(Q[2]),
        .I2(\gc0.count_d1_reg[3] [3]),
        .I3(Q[3]),
        .I4(ram_empty_fb_i_i_4__1_n_0),
        .O(ram_empty_i_reg_0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    ram_empty_fb_i_i_3__1
       (.I0(Q[3]),
        .I1(\gc0.count_reg[3] [3]),
        .I2(Q[2]),
        .I3(\gc0.count_reg[3] [2]),
        .I4(ram_empty_fb_i_i_5__1_n_0),
        .I5(p_8_out),
        .O(ram_empty_fb_i_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_4__1
       (.I0(Q[0]),
        .I1(\gc0.count_d1_reg[3] [0]),
        .I2(Q[1]),
        .I3(\gc0.count_d1_reg[3] [1]),
        .O(ram_empty_fb_i_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h9009000090099009)) 
    ram_empty_fb_i_i_5__1
       (.I0(\gc0.count_reg[3] [1]),
        .I1(Q[1]),
        .I2(\gc0.count_reg[3] [0]),
        .I3(Q[0]),
        .I4(out),
        .I5(m_axi_awvalid_i),
        .O(ram_empty_fb_i_i_5__1_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_189
   (ram_empty_i_reg,
    ram_empty_i_reg_0,
    Q,
    D,
    \gcc0.gc0.count_d1_reg[3]_0 ,
    ram_empty_fb_i_reg,
    M_AXI_ARVALID,
    out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    \gc0.count_reg[3] ,
    p_8_out,
    \gc0.count_d1_reg[3] ,
    E,
    aclk);
  output ram_empty_i_reg;
  output ram_empty_i_reg_0;
  output [3:0]Q;
  output [0:0]D;
  output [3:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  input ram_empty_fb_i_reg;
  input M_AXI_ARVALID;
  input out;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input [3:0]\gc0.count_reg[3] ;
  input p_8_out;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [0:0]E;
  input aclk;

  wire [0:0]D;
  wire [0:0]E;
  wire M_AXI_ARVALID;
  wire [3:0]Q;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire [3:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire p_8_out;
  wire [3:0]plusOp__5;
  wire ram_empty_fb_i_i_3__2_n_0;
  wire ram_empty_fb_i_i_4__2_n_0;
  wire ram_empty_fb_i_i_5__2_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1__4 
       (.I0(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .O(plusOp__5[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1__4 
       (.I0(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .I1(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .O(plusOp__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1__4 
       (.I0(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .I1(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .I2(\gcc0.gc0.count_d1_reg[3]_0 [2]),
        .O(plusOp__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1__4 
       (.I0(\gcc0.gc0.count_d1_reg[3]_0 [2]),
        .I1(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .I2(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .I3(\gcc0.gc0.count_d1_reg[3]_0 [3]),
        .O(plusOp__5[3]));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .Q(Q[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .Q(Q[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\gcc0.gc0.count_d1_reg[3]_0 [2]),
        .Q(Q[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\gcc0.gc0.count_d1_reg[3]_0 [3]),
        .Q(Q[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__5[0]),
        .Q(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__5[1]),
        .Q(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__5[2]),
        .Q(\gcc0.gc0.count_d1_reg[3]_0 [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__5[3]),
        .Q(\gcc0.gc0.count_d1_reg[3]_0 [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1__1 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0_n_0 ),
        .I1(\gc0.count_d1_reg[3] [1]),
        .I2(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .I3(\gc0.count_d1_reg[3] [2]),
        .I4(\gcc0.gc0.count_d1_reg[3]_0 [2]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h0008AAAE)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0 
       (.I0(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .I1(M_AXI_ARVALID),
        .I2(out),
        .I3(p_8_out),
        .I4(\gc0.count_d1_reg[3] [0]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFCC8C)) 
    ram_empty_fb_i_i_1__4
       (.I0(ram_empty_i_reg_0),
        .I1(ram_empty_fb_i_reg),
        .I2(M_AXI_ARVALID),
        .I3(out),
        .I4(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .I5(ram_empty_fb_i_i_3__2_n_0),
        .O(ram_empty_i_reg));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_empty_fb_i_i_2__3
       (.I0(\gc0.count_d1_reg[3] [2]),
        .I1(Q[2]),
        .I2(\gc0.count_d1_reg[3] [3]),
        .I3(Q[3]),
        .I4(ram_empty_fb_i_i_4__2_n_0),
        .O(ram_empty_i_reg_0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    ram_empty_fb_i_i_3__2
       (.I0(Q[3]),
        .I1(\gc0.count_reg[3] [3]),
        .I2(Q[2]),
        .I3(\gc0.count_reg[3] [2]),
        .I4(ram_empty_fb_i_i_5__2_n_0),
        .I5(p_8_out),
        .O(ram_empty_fb_i_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_4__2
       (.I0(Q[0]),
        .I1(\gc0.count_d1_reg[3] [0]),
        .I2(Q[1]),
        .I3(\gc0.count_d1_reg[3] [1]),
        .O(ram_empty_fb_i_i_4__2_n_0));
  LUT6 #(
    .INIT(64'h9009000090099009)) 
    ram_empty_fb_i_i_5__2
       (.I0(\gc0.count_reg[3] [1]),
        .I1(Q[1]),
        .I2(\gc0.count_reg[3] [0]),
        .I3(Q[0]),
        .I4(out),
        .I5(M_AXI_ARVALID),
        .O(ram_empty_fb_i_i_5__2_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0
   (\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] ,
    Q,
    S,
    v1_reg,
    ram_empty_i_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \gc0.count_d1_reg[7] ,
    \gc0.count_reg[7] ,
    SR,
    \gfwd_mode.m_valid_i_reg ,
    aclk);
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] ;
  output [8:0]Q;
  output [3:0]S;
  output [0:0]v1_reg;
  output [2:0]ram_empty_i_reg;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [7:0]\gc0.count_d1_reg[7] ;
  input [5:0]\gc0.count_reg[7] ;
  input [0:0]SR;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input aclk;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire aclk;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire [5:0]\gc0.count_reg[7] ;
  wire \gcc0.gc0.count[6]_i_2_n_0 ;
  wire \gcc0.gc0.count[8]_i_2__0_n_0 ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] ;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire [8:0]plusOp__3;
  wire [2:0]ram_empty_i_reg;
  wire [0:0]v1_reg;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1__3 
       (.I0(Q[0]),
        .O(plusOp__3[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(plusOp__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gcc0.gc0.count[4]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(plusOp__3[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gcc0.gc0.count[5]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp__3[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \gcc0.gc0.count[6]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(\gcc0.gc0.count[6]_i_2_n_0 ),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(plusOp__3[6]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gcc0.gc0.count[6]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\gcc0.gc0.count[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \gcc0.gc0.count[7]_i_1__0 
       (.I0(Q[6]),
        .I1(\gcc0.gc0.count[8]_i_2__0_n_0 ),
        .I2(Q[7]),
        .O(plusOp__3[7]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \gcc0.gc0.count[8]_i_1__0 
       (.I0(Q[7]),
        .I1(\gcc0.gc0.count[8]_i_2__0_n_0 ),
        .I2(Q[6]),
        .I3(Q[8]),
        .O(plusOp__3[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \gcc0.gc0.count[8]_i_2__0 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\gcc0.gc0.count[8]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(Q[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(Q[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(Q[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[7] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(Q[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[8] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(Q[8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(plusOp__3[0]),
        .Q(Q[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(plusOp__3[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(plusOp__3[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(plusOp__3[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(plusOp__3[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(plusOp__3[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(plusOp__3[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[7] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(plusOp__3[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[8] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(plusOp__3[8]),
        .Q(Q[8]),
        .R(SR));
  LUT4 #(
    .INIT(16'h8421)) 
    \gmux.gm[0].gm1.m1_i_1__5 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gc0.count_d1_reg[7] [1]),
        .I3(\gc0.count_d1_reg[7] [0]),
        .O(v1_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gc0.count_reg[7] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gc0.count_reg[7] [1]),
        .O(ram_empty_i_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gc0.count_reg[7] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gc0.count_reg[7] [3]),
        .O(ram_empty_i_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gc0.count_reg[7] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gc0.count_reg[7] [5]),
        .O(ram_empty_i_reg[2]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_1__1
       (.I0(Q[7]),
        .I1(\gc0.count_d1_reg[7] [7]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_2__1
       (.I0(Q[6]),
        .I1(\gc0.count_d1_reg[7] [6]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_3__0
       (.I0(Q[5]),
        .I1(\gc0.count_d1_reg[7] [5]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_4__0
       (.I0(Q[4]),
        .I1(\gc0.count_d1_reg[7] [4]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_2__1
       (.I0(Q[3]),
        .I1(\gc0.count_d1_reg[7] [3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_3__1
       (.I0(Q[2]),
        .I1(\gc0.count_d1_reg[7] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_4__1
       (.I0(Q[1]),
        .I1(\gc0.count_d1_reg[7] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_5__1
       (.I0(Q[0]),
        .I1(\gc0.count_d1_reg[7] [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0_7
   (S,
    Q,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ,
    v1_reg_0,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    v1_reg,
    v1_reg_1,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    ram_empty_i_reg_1,
    ram_empty_i_reg_2,
    \gc0.count_d1_reg[8] ,
    \gc0.count_reg[7] ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    WEBWE,
    aclk);
  output [3:0]S;
  output [8:0]Q;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] ;
  output [0:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ;
  output [3:0]v1_reg_0;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [3:0]v1_reg;
  output [3:0]v1_reg_1;
  output ram_empty_i_reg;
  output ram_empty_i_reg_0;
  output ram_empty_i_reg_1;
  output ram_empty_i_reg_2;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [7:0]\gc0.count_reg[7] ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input [0:0]WEBWE;
  input aclk;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]Q;
  wire [3:0]S;
  wire [0:0]WEBWE;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [7:0]\gc0.count_reg[7] ;
  wire \gcc0.gc0.count[8]_i_2_n_0 ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] ;
  wire [0:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire [8:0]plusOp__1;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire ram_empty_i_reg_1;
  wire ram_empty_i_reg_2;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1__0 
       (.I0(Q[0]),
        .O(plusOp__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gcc0.gc0.count[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(plusOp__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gcc0.gc0.count[5]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp__1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[6]_i_1 
       (.I0(\gcc0.gc0.count[8]_i_2_n_0 ),
        .I1(Q[6]),
        .O(plusOp__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[7]_i_1 
       (.I0(\gcc0.gc0.count[8]_i_2_n_0 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(plusOp__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[8]_i_1 
       (.I0(Q[6]),
        .I1(\gcc0.gc0.count[8]_i_2_n_0 ),
        .I2(Q[7]),
        .I3(Q[8]),
        .O(plusOp__1[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gcc0.gc0.count[8]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\gcc0.gc0.count[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(WEBWE),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(WEBWE),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(WEBWE),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(WEBWE),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(WEBWE),
        .D(Q[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(WEBWE),
        .D(Q[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[6] 
       (.C(aclk),
        .CE(WEBWE),
        .D(Q[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[7] 
       (.C(aclk),
        .CE(WEBWE),
        .D(Q[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[8] 
       (.C(aclk),
        .CE(WEBWE),
        .D(Q[8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(WEBWE),
        .D(plusOp__1[0]),
        .Q(Q[0]),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(WEBWE),
        .D(plusOp__1[1]),
        .Q(Q[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(WEBWE),
        .D(plusOp__1[2]),
        .Q(Q[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(WEBWE),
        .D(plusOp__1[3]),
        .Q(Q[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(aclk),
        .CE(WEBWE),
        .D(plusOp__1[4]),
        .Q(Q[4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[5] 
       (.C(aclk),
        .CE(WEBWE),
        .D(plusOp__1[5]),
        .Q(Q[5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[6] 
       (.C(aclk),
        .CE(WEBWE),
        .D(plusOp__1[6]),
        .Q(Q[6]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[7] 
       (.C(aclk),
        .CE(WEBWE),
        .D(plusOp__1[7]),
        .Q(Q[7]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[8] 
       (.C(aclk),
        .CE(WEBWE),
        .D(plusOp__1[8]),
        .Q(Q[8]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\gc0.count_d1_reg[8] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I3(\gc0.count_d1_reg[8] [1]),
        .O(v1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\gc0.count_reg[7] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I3(\gc0.count_reg[7] [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__2 
       (.I0(Q[0]),
        .I1(\gc0.count_d1_reg[8] [0]),
        .I2(Q[1]),
        .I3(\gc0.count_d1_reg[8] [1]),
        .O(v1_reg_1[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\gc0.count_d1_reg[8] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I3(\gc0.count_d1_reg[8] [1]),
        .O(ram_empty_i_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gc0.count_d1_reg[8] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gc0.count_d1_reg[8] [3]),
        .O(v1_reg_0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gc0.count_reg[7] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gc0.count_reg[7] [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__2 
       (.I0(Q[2]),
        .I1(\gc0.count_d1_reg[8] [2]),
        .I2(Q[3]),
        .I3(\gc0.count_d1_reg[8] [3]),
        .O(v1_reg_1[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gc0.count_d1_reg[8] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gc0.count_d1_reg[8] [3]),
        .O(ram_empty_i_reg_0));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gc0.count_d1_reg[8] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gc0.count_d1_reg[8] [5]),
        .O(v1_reg_0[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gc0.count_reg[7] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gc0.count_reg[7] [5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__2 
       (.I0(Q[4]),
        .I1(\gc0.count_d1_reg[8] [4]),
        .I2(Q[5]),
        .I3(\gc0.count_d1_reg[8] [5]),
        .O(v1_reg_1[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gc0.count_d1_reg[8] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gc0.count_d1_reg[8] [5]),
        .O(ram_empty_i_reg_1));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gc0.count_d1_reg[8] [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gc0.count_d1_reg[8] [7]),
        .O(v1_reg_0[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gc0.count_reg[7] [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gc0.count_reg[7] [7]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__2 
       (.I0(Q[6]),
        .I1(\gc0.count_d1_reg[8] [6]),
        .I2(Q[7]),
        .I3(\gc0.count_d1_reg[8] [7]),
        .O(v1_reg_1[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gc0.count_d1_reg[8] [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gc0.count_d1_reg[8] [7]),
        .O(ram_empty_i_reg_2));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_1__0
       (.I0(Q[7]),
        .I1(\gc0.count_d1_reg[8] [7]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_2
       (.I0(Q[6]),
        .I1(\gc0.count_d1_reg[8] [6]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_3
       (.I0(Q[5]),
        .I1(\gc0.count_d1_reg[8] [5]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_4
       (.I0(Q[4]),
        .I1(\gc0.count_d1_reg[8] [4]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__1_i_1__0
       (.I0(Q[8]),
        .I1(\gc0.count_d1_reg[8] [8]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_2
       (.I0(Q[3]),
        .I1(\gc0.count_d1_reg[8] [3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_3
       (.I0(Q[2]),
        .I1(\gc0.count_d1_reg[8] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_4
       (.I0(Q[1]),
        .I1(\gc0.count_d1_reg[8] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_5
       (.I0(Q[0]),
        .I1(\gc0.count_d1_reg[8] [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized1
   (\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] ,
    Q,
    S,
    ram_full_fb_i_reg,
    ram_empty_fb_i_reg,
    \gpr1.dout_i_reg[0] ,
    \gc0.count_d1_reg[4] ,
    E,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ,
    \gc0.count_d1_reg[2] ,
    out,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gc0.count_d1_reg[4]_0 ,
    awgen_to_mctf_tvalid,
    \gc0.count_reg[3] ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    ram_full_fb_i_reg_0,
    aclk);
  output [0:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] ;
  output [5:0]Q;
  output [3:0]S;
  output ram_full_fb_i_reg;
  output ram_empty_fb_i_reg;
  output [5:0]\gpr1.dout_i_reg[0] ;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [0:0]E;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  input \gc0.count_d1_reg[2] ;
  input out;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input \gc0.count_d1_reg[4]_0 ;
  input awgen_to_mctf_tvalid;
  input [3:0]\gc0.count_reg[3] ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input [0:0]ram_full_fb_i_reg_0;
  input aclk;

  wire [0:0]E;
  wire [5:0]Q;
  wire [3:0]S;
  wire aclk;
  wire awgen_to_mctf_tvalid;
  wire \gc0.count_d1_reg[2] ;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire \gc0.count_d1_reg[4]_0 ;
  wire [3:0]\gc0.count_reg[3] ;
  wire [0:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] ;
  wire [5:0]\gpr1.dout_i_reg[0] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire [5:0]plusOp__1;
  wire ram_empty_fb_i_i_8_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_i_2__0_n_0;
  wire ram_full_fb_i_i_4_n_0;
  wire ram_full_fb_i_reg;
  wire [0:0]ram_full_fb_i_reg_0;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1__1 
       (.I0(Q[0]),
        .O(plusOp__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gcc0.gc0.count[2]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gcc0.gc0.count[4]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(plusOp__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gcc0.gc0.count[5]_i_1__0 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(plusOp__1[5]));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .D(Q[0]),
        .Q(\gpr1.dout_i_reg[0] [0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .D(Q[1]),
        .Q(\gpr1.dout_i_reg[0] [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .D(Q[2]),
        .Q(\gpr1.dout_i_reg[0] [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .D(Q[3]),
        .Q(\gpr1.dout_i_reg[0] [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .D(Q[4]),
        .Q(\gpr1.dout_i_reg[0] [4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .D(Q[5]),
        .Q(\gpr1.dout_i_reg[0] [5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .D(plusOp__1[0]),
        .Q(Q[0]),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .D(plusOp__1[1]),
        .Q(Q[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .D(plusOp__1[2]),
        .Q(Q[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .D(plusOp__1[3]),
        .Q(Q[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .D(plusOp__1[4]),
        .Q(Q[4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[5] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .D(plusOp__1[5]),
        .Q(Q[5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_2__0
       (.I0(Q[4]),
        .I1(\gc0.count_d1_reg[4] [4]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] ));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_2__0
       (.I0(Q[3]),
        .I1(\gc0.count_d1_reg[4] [3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_3__0
       (.I0(Q[2]),
        .I1(\gc0.count_d1_reg[4] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_4__0
       (.I0(Q[1]),
        .I1(\gc0.count_d1_reg[4] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_5__0
       (.I0(Q[0]),
        .I1(\gc0.count_d1_reg[4] [0]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_empty_fb_i_i_5__0
       (.I0(\gc0.count_reg[3] [1]),
        .I1(\gpr1.dout_i_reg[0] [1]),
        .I2(\gc0.count_reg[3] [0]),
        .I3(\gpr1.dout_i_reg[0] [0]),
        .I4(ram_empty_fb_i_i_8_n_0),
        .O(ram_empty_fb_i_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_8
       (.I0(\gpr1.dout_i_reg[0] [3]),
        .I1(\gc0.count_reg[3] [3]),
        .I2(\gpr1.dout_i_reg[0] [2]),
        .I3(\gc0.count_reg[3] [2]),
        .O(ram_empty_fb_i_i_8_n_0));
  LUT6 #(
    .INIT(64'h2F2F2F2FFF3F2F2F)) 
    ram_full_fb_i_i_1__1
       (.I0(ram_full_fb_i_i_2__0_n_0),
        .I1(E),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I3(\gc0.count_d1_reg[2] ),
        .I4(out),
        .I5(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .O(ram_full_fb_i_reg));
  LUT6 #(
    .INIT(64'h0000000008000008)) 
    ram_full_fb_i_i_2__0
       (.I0(\gc0.count_d1_reg[4]_0 ),
        .I1(awgen_to_mctf_tvalid),
        .I2(out),
        .I3(Q[0]),
        .I4(\gc0.count_d1_reg[4] [0]),
        .I5(ram_full_fb_i_i_4_n_0),
        .O(ram_full_fb_i_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_4
       (.I0(Q[2]),
        .I1(\gc0.count_d1_reg[4] [2]),
        .I2(Q[3]),
        .I3(\gc0.count_d1_reg[4] [3]),
        .O(ram_full_fb_i_i_4_n_0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_logic
   (out,
    \gpfs.prog_full_i_reg ,
    comp0,
    ram_empty_i_reg,
    Q,
    \gcc0.gc0.count_d1_reg[2] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    p_8_out,
    p_19_out,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gc0.count_reg[3] ,
    \gnstage1.q_dly_reg[1][0] ,
    \gc0.count_d1_reg[3] ,
    D);
  output out;
  output \gpfs.prog_full_i_reg ;
  output comp0;
  output ram_empty_i_reg;
  output [3:0]Q;
  output [2:0]\gcc0.gc0.count_d1_reg[2] ;
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input p_8_out;
  input p_19_out;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [3:0]\gc0.count_reg[3] ;
  input \gnstage1.q_dly_reg[1][0] ;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]D;

  wire [3:0]D;
  wire [3:0]Q;
  wire aclk;
  wire comp0;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire [2:0]\gcc0.gc0.count_d1_reg[2] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire p_19_out;
  wire p_8_out;
  wire ram_empty_i_reg;
  wire wpntr_n_0;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss \gwss.gpf.wrpf 
       (.D(D),
        .aclk(aclk),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .p_19_out(p_19_out),
        .p_8_out(p_8_out));
  design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss \gwss.wsts 
       (.aclk(aclk),
        .out(out),
        .ram_full_fb_i_reg_0(wpntr_n_0));
  design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr wpntr
       (.Q(Q),
        .aclk(aclk),
        .comp0(comp0),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .\gc0.count_reg[3] (\gc0.count_reg[3] ),
        .\gcc0.gc0.count_d1_reg[2]_0 (\gcc0.gc0.count_d1_reg[2] ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(out),
        .p_19_out(p_19_out),
        .p_8_out(p_8_out),
        .ram_empty_i_reg(ram_empty_i_reg),
        .ram_full_fb_i_reg(wpntr_n_0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_logic_176
   (out,
    TREADY_S2MM,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    Q,
    \gcc0.gc0.count_d1_reg[3] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    p_8_out,
    E,
    \gpfs.prog_full_i_reg ,
    prog_full_i,
    ram_empty_fb_i_reg,
    m_axi_awvalid_i,
    \gc0.count_reg[3] ,
    D,
    \gc0.count_d1_reg[3] ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 );
  output out;
  output TREADY_S2MM;
  output ram_empty_i_reg;
  output ram_empty_i_reg_0;
  output [3:0]Q;
  output [3:0]\gcc0.gc0.count_d1_reg[3] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input p_8_out;
  input [0:0]E;
  input \gpfs.prog_full_i_reg ;
  input prog_full_i;
  input ram_empty_fb_i_reg;
  input m_axi_awvalid_i;
  input [3:0]\gc0.count_reg[3] ;
  input [1:0]D;
  input [3:0]\gc0.count_d1_reg[3] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire TREADY_S2MM;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire [3:0]\gcc0.gc0.count_d1_reg[3] ;
  wire \gpfs.prog_full_i_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  wire m_axi_awvalid_i;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire p_8_out;
  wire [3:1]plusOp;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_177 \gwss.gpf.wrpf 
       (.D({D[1],plusOp[3],D[0],plusOp[1]}),
        .E(E),
        .TREADY_S2MM(TREADY_S2MM),
        .aclk(aclk),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg_0 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .p_8_out(p_8_out),
        .prog_full_i(prog_full_i));
  design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_178 \gwss.wsts 
       (.D(plusOp[1]),
        .Q(\gcc0.gc0.count_d1_reg[3] [0]),
        .aclk(aclk),
        .\gc0.count_d1_reg[0] (\gc0.count_d1_reg[3] [0]),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .out(out),
        .p_8_out(p_8_out));
  design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_179 wpntr
       (.D(plusOp[3]),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .\gc0.count_reg[3] (\gc0.count_reg[3] ),
        .\gcc0.gc0.count_d1_reg[3]_0 (\gcc0.gc0.count_d1_reg[3] ),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(out),
        .p_8_out(p_8_out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_i_reg(ram_empty_i_reg),
        .ram_empty_i_reg_0(ram_empty_i_reg_0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_logic_184
   (out,
    \gpfs.prog_full_i_reg ,
    \gfwd_rev.s_ready_i_reg ,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    Q,
    \gcc0.gc0.count_d1_reg[3] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    p_8_out,
    E,
    prog_full_i,
    ram_empty_fb_i_reg,
    M_AXI_ARVALID,
    \gc0.count_reg[3] ,
    \gc0.count_d1_reg[3] ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    D);
  output out;
  output \gpfs.prog_full_i_reg ;
  output \gfwd_rev.s_ready_i_reg ;
  output ram_empty_i_reg;
  output ram_empty_i_reg_0;
  output [3:0]Q;
  output [3:0]\gcc0.gc0.count_d1_reg[3] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input p_8_out;
  input [0:0]E;
  input prog_full_i;
  input ram_empty_fb_i_reg;
  input M_AXI_ARVALID;
  input [3:0]\gc0.count_reg[3] ;
  input [3:0]\gc0.count_d1_reg[3] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  input [1:0]D;

  wire [1:0]D;
  wire [0:0]E;
  wire M_AXI_ARVALID;
  wire [3:0]Q;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire [3:0]\gcc0.gc0.count_d1_reg[3] ;
  wire \gfwd_rev.s_ready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  wire \gwss.wsts_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire p_8_out;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire wpntr_n_6;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_187 \gwss.gpf.wrpf 
       (.D({D[1],wpntr_n_6,D[0],\gwss.wsts_n_1 }),
        .E(E),
        .aclk(aclk),
        .\gfwd_rev.s_ready_i_reg (\gfwd_rev.s_ready_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg_0 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .p_8_out(p_8_out),
        .prog_full_i(prog_full_i));
  design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_188 \gwss.wsts 
       (.D(\gwss.wsts_n_1 ),
        .M_AXI_ARVALID(M_AXI_ARVALID),
        .Q(\gcc0.gc0.count_d1_reg[3] [0]),
        .aclk(aclk),
        .\gc0.count_d1_reg[0] (\gc0.count_d1_reg[3] [0]),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .out(out),
        .p_8_out(p_8_out));
  design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_189 wpntr
       (.D(wpntr_n_6),
        .E(E),
        .M_AXI_ARVALID(M_AXI_ARVALID),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .\gc0.count_reg[3] (\gc0.count_reg[3] ),
        .\gcc0.gc0.count_d1_reg[3]_0 (\gcc0.gc0.count_d1_reg[3] ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(out),
        .p_8_out(p_8_out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_i_reg(ram_empty_i_reg),
        .ram_empty_i_reg_0(ram_empty_i_reg_0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized0
   (out,
    Q,
    \gpfs.prog_full_i_reg ,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    v1_reg,
    \gc0.count_d1_reg[8] ,
    aclk,
    SR,
    E,
    \gfwd_mode.m_valid_i_reg ,
    p_3_out,
    S,
    \gc0.count_d1_reg[7] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    m_axi_wvalid_i,
    \gc0.count_reg[7] );
  output out;
  output [6:0]Q;
  output \gpfs.prog_full_i_reg ;
  output ram_empty_i_reg;
  output [2:0]ram_empty_i_reg_0;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [4:0]v1_reg;
  input [3:0]\gc0.count_d1_reg[8] ;
  input aclk;
  input [0:0]SR;
  input [0:0]E;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input p_3_out;
  input [0:0]S;
  input [7:0]\gc0.count_d1_reg[7] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input m_axi_wvalid_i;
  input [5:0]\gc0.count_reg[7] ;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire aclk;
  wire [0:0]\c1/v1_reg ;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire [3:0]\gc0.count_d1_reg[8] ;
  wire [5:0]\gc0.count_reg[7] ;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_axi_wvalid_i;
  wire out;
  wire [1:0]p_13_out;
  wire p_3_out;
  wire ram_empty_i_reg;
  wire [2:0]ram_empty_i_reg_0;
  wire [4:0]v1_reg;
  wire wpntr_n_0;
  wire wpntr_n_1;
  wire wpntr_n_13;
  wire wpntr_n_14;
  wire wpntr_n_15;
  wire wpntr_n_16;
  wire wpntr_n_2;
  wire wpntr_n_3;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized0 \gwss.gpf.wrpf 
       (.E(E),
        .Q({Q[5:0],p_13_out}),
        .S({wpntr_n_13,wpntr_n_14,wpntr_n_15,wpntr_n_16}),
        .SR(SR),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (S),
        .\gcc0.gc0.count_reg[7] ({wpntr_n_0,wpntr_n_1,wpntr_n_2,wpntr_n_3}),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .p_3_out(p_3_out));
  design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0 \gwss.wsts 
       (.E(E),
        .SR(SR),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out),
        .ram_empty_i_reg(ram_empty_i_reg),
        .v1_reg(v1_reg),
        .v1_reg_0(\c1/v1_reg ));
  design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0 wpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .Q({Q,p_13_out}),
        .S({wpntr_n_13,wpntr_n_14,wpntr_n_15,wpntr_n_16}),
        .SR(SR),
        .aclk(aclk),
        .\gc0.count_d1_reg[7] (\gc0.count_d1_reg[7] ),
        .\gc0.count_reg[7] (\gc0.count_reg[7] ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] ({wpntr_n_0,wpntr_n_1,wpntr_n_2,wpntr_n_3}),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .ram_empty_i_reg(ram_empty_i_reg_0),
        .v1_reg(\c1/v1_reg ));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized1
   (out,
    Q,
    prog_full_i,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    v1_reg,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    ram_empty_i_reg_1,
    ram_empty_i_reg_2,
    \gc0.count_d1_reg[8] ,
    \gc0.count_d1_reg[8]_0 ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    p_8_out,
    aclk,
    WEBWE,
    mcpf_to_argen_tvalid,
    \gc0.count_d1_reg[8]_1 ,
    \gc0.count_reg[7] ,
    \grstd1.grst_full.grst_f.rst_d3_reg );
  output out;
  output [0:0]Q;
  output prog_full_i;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [3:0]v1_reg;
  output ram_empty_i_reg;
  output ram_empty_i_reg_0;
  output ram_empty_i_reg_1;
  output ram_empty_i_reg_2;
  input \gc0.count_d1_reg[8] ;
  input \gc0.count_d1_reg[8]_0 ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input p_8_out;
  input aclk;
  input [0:0]WEBWE;
  input mcpf_to_argen_tvalid;
  input [8:0]\gc0.count_d1_reg[8]_1 ;
  input [7:0]\gc0.count_reg[7] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]Q;
  wire [0:0]WEBWE;
  wire aclk;
  wire [3:0]\c1/v1_reg ;
  wire \gc0.count_d1_reg[8] ;
  wire \gc0.count_d1_reg[8]_0 ;
  wire [8:0]\gc0.count_d1_reg[8]_1 ;
  wire [7:0]\gc0.count_reg[7] ;
  wire [3:0]\gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \gwss.wsts_n_1 ;
  wire mcpf_to_argen_tvalid;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire [7:0]p_13_out;
  wire p_8_out;
  wire prog_full_i;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire ram_empty_i_reg_1;
  wire ram_empty_i_reg_2;
  wire [3:0]v1_reg;
  wire wpntr_n_0;
  wire wpntr_n_1;
  wire wpntr_n_13;
  wire wpntr_n_14;
  wire wpntr_n_15;
  wire wpntr_n_16;
  wire wpntr_n_17;
  wire wpntr_n_2;
  wire wpntr_n_3;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized1 \gwss.gpf.wrpf 
       (.Q(p_13_out),
        .S({wpntr_n_0,wpntr_n_1,wpntr_n_2,wpntr_n_3}),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .\gcc0.gc0.count_reg[7] ({wpntr_n_13,wpntr_n_14,wpntr_n_15,wpntr_n_16}),
        .\gcc0.gc0.count_reg[8] (wpntr_n_17),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .p_8_out(p_8_out),
        .prog_full_i(prog_full_i),
        .ram_full_fb_i_reg(\gwss.wsts_n_1 ));
  design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0_6 \gwss.wsts 
       (.aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gc0.count_d1_reg[8]_0 (\gc0.count_d1_reg[8]_0 ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gwss.wsts_n_1 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(out),
        .p_8_out(p_8_out),
        .v1_reg(\gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg ),
        .v1_reg_0(\c1/v1_reg ));
  design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0_7 wpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .Q({Q,p_13_out}),
        .S({wpntr_n_0,wpntr_n_1,wpntr_n_2,wpntr_n_3}),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8]_1 ),
        .\gc0.count_reg[7] (\gc0.count_reg[7] ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] ({wpntr_n_13,wpntr_n_14,wpntr_n_15,wpntr_n_16}),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] (wpntr_n_17),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .ram_empty_i_reg(ram_empty_i_reg),
        .ram_empty_i_reg_0(ram_empty_i_reg_0),
        .ram_empty_i_reg_1(ram_empty_i_reg_1),
        .ram_empty_i_reg_2(ram_empty_i_reg_2),
        .v1_reg(v1_reg),
        .v1_reg_0(\gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg ),
        .v1_reg_1(\c1/v1_reg ));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized2
   (out,
    Q,
    prog_full_i_1,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    \gpr1.dout_i_reg[0] ,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    E,
    ram_full_fb_i_reg,
    ram_full_fb_i_reg_0,
    S,
    \gc0.count_d1_reg[4] ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ,
    \gc0.count_d1_reg[2] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gc0.count_d1_reg[4]_0 ,
    awgen_to_mctf_tvalid,
    \gc0.count_reg[3] );
  output out;
  output [2:0]Q;
  output prog_full_i_1;
  output ram_empty_fb_i_reg;
  output ram_empty_fb_i_reg_0;
  output [5:0]\gpr1.dout_i_reg[0] ;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input [0:0]E;
  input [0:0]ram_full_fb_i_reg;
  input ram_full_fb_i_reg_0;
  input [0:0]S;
  input [4:0]\gc0.count_d1_reg[4] ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  input \gc0.count_d1_reg[2] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input \gc0.count_d1_reg[4]_0 ;
  input awgen_to_mctf_tvalid;
  input [3:0]\gc0.count_reg[3] ;

  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]S;
  wire aclk;
  wire awgen_to_mctf_tvalid;
  wire \gc0.count_d1_reg[2] ;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire \gc0.count_d1_reg[4]_0 ;
  wire [3:0]\gc0.count_reg[3] ;
  wire [5:0]\gpr1.dout_i_reg[0] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire [3:0]p_13_out;
  wire prog_full_i_1;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire [0:0]ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire wpntr_n_0;
  wire wpntr_n_10;
  wire wpntr_n_11;
  wire wpntr_n_7;
  wire wpntr_n_8;
  wire wpntr_n_9;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized2 \gwss.gpf.wrpf 
       (.E(E),
        .Q({Q[1],p_13_out[3:2],Q[0],p_13_out[0]}),
        .S({wpntr_n_7,wpntr_n_8,wpntr_n_9,wpntr_n_10}),
        .aclk(aclk),
        .\gc0.count_d1_reg[5] ({S,wpntr_n_0}),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .prog_full_i_1(prog_full_i_1),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg_0));
  design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized1 \gwss.wsts 
       (.aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .out(out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_full_fb_i_reg_0(wpntr_n_11));
  design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized1 wpntr
       (.E(E),
        .Q({Q[2:1],p_13_out[3:2],Q[0],p_13_out[0]}),
        .S({wpntr_n_7,wpntr_n_8,wpntr_n_9,wpntr_n_10}),
        .aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gc0.count_d1_reg[2] (\gc0.count_d1_reg[2] ),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gc0.count_d1_reg[4]_0 (\gc0.count_d1_reg[4]_0 ),
        .\gc0.count_reg[3] (\gc0.count_reg[3] ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] (wpntr_n_0),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg_0),
        .ram_full_fb_i_reg(wpntr_n_11),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss
   (out,
    ram_full_fb_i_reg_0,
    aclk);
  output out;
  input ram_full_fb_i_reg_0;
  input aclk;

  wire aclk;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  wire ram_full_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_full_i;

  assign out = ram_full_fb_i;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg_0),
        .Q(ram_full_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg_0),
        .Q(ram_full_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_178
   (out,
    D,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    aclk,
    m_axi_awvalid_i,
    p_8_out,
    \gc0.count_d1_reg[0] ,
    Q);
  output out;
  output [0:0]D;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input aclk;
  input m_axi_awvalid_i;
  input p_8_out;
  input [0:0]\gc0.count_d1_reg[0] ;
  input [0:0]Q;

  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]\gc0.count_d1_reg[0] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_axi_awvalid_i;
  wire p_8_out;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;

  assign out = ram_full_fb_i;
  LUT5 #(
    .INIT(32'hFD0202FD)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1__0 
       (.I0(m_axi_awvalid_i),
        .I1(ram_full_fb_i),
        .I2(p_8_out),
        .I3(\gc0.count_d1_reg[0] ),
        .I4(Q),
        .O(D));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .Q(ram_full_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .Q(ram_full_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_188
   (out,
    D,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    aclk,
    M_AXI_ARVALID,
    p_8_out,
    \gc0.count_d1_reg[0] ,
    Q);
  output out;
  output [0:0]D;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input aclk;
  input M_AXI_ARVALID;
  input p_8_out;
  input [0:0]\gc0.count_d1_reg[0] ;
  input [0:0]Q;

  wire [0:0]D;
  wire M_AXI_ARVALID;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]\gc0.count_d1_reg[0] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire p_8_out;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;

  assign out = ram_full_fb_i;
  LUT5 #(
    .INIT(32'hFD0202FD)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1__1 
       (.I0(M_AXI_ARVALID),
        .I1(ram_full_fb_i),
        .I2(p_8_out),
        .I3(\gc0.count_d1_reg[0] ),
        .I4(Q),
        .O(D));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .Q(ram_full_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .Q(ram_full_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0
   (out,
    ram_empty_i_reg,
    v1_reg,
    v1_reg_0,
    \gc0.count_d1_reg[8] ,
    aclk,
    SR,
    E,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    m_axi_wvalid_i);
  output out;
  output ram_empty_i_reg;
  input [4:0]v1_reg;
  input [0:0]v1_reg_0;
  input [3:0]\gc0.count_d1_reg[8] ;
  input aclk;
  input [0:0]SR;
  input [0:0]E;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire [0:0]SR;
  wire aclk;
  wire c1_n_0;
  wire comp0;
  wire [3:0]\gc0.count_d1_reg[8] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_axi_wvalid_i;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  wire ram_empty_i_reg;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire [4:0]v1_reg;
  wire [0:0]v1_reg_0;

  assign out = ram_full_fb_i;
  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0 c0
       (.comp0(comp0),
        .v1_reg(v1_reg));
  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_0 c1
       (.E(E),
        .SR(SR),
        .comp0(comp0),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(ram_full_fb_i),
        .ram_full_i_reg(c1_n_0),
        .v1_reg_0(v1_reg_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(ram_afull_fb));
  LUT2 #(
    .INIT(4'hB)) 
    ram_empty_fb_i_i_2__2
       (.I0(ram_full_fb_i),
        .I1(m_axi_wvalid_i),
        .O(ram_empty_i_reg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(c1_n_0),
        .Q(ram_full_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(c1_n_0),
        .Q(ram_full_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0_6
   (out,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    v1_reg,
    \gc0.count_d1_reg[8] ,
    v1_reg_0,
    \gc0.count_d1_reg[8]_0 ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    aclk,
    mcpf_to_argen_tvalid,
    p_8_out,
    \grstd1.grst_full.grst_f.rst_d3_reg );
  output out;
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  input [3:0]v1_reg;
  input \gc0.count_d1_reg[8] ;
  input [3:0]v1_reg_0;
  input \gc0.count_d1_reg[8]_0 ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input aclk;
  input mcpf_to_argen_tvalid;
  input p_8_out;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;

  wire aclk;
  wire comp1;
  wire \gc0.count_d1_reg[8] ;
  wire \gc0.count_d1_reg[8]_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire mcpf_to_argen_tvalid;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire p_8_out;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  wire ram_full_comb__6;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;

  assign out = ram_full_fb_i;
  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_8 c0
       (.comp1(comp1),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(ram_full_fb_i),
        .p_8_out(p_8_out),
        .ram_full_comb__6(ram_full_comb__6),
        .v1_reg(v1_reg));
  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_9 c1
       (.comp1(comp1),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8]_0 ),
        .v1_reg_0(v1_reg_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(ram_afull_fb));
  LUT3 #(
    .INIT(8'h04)) 
    plusOp_carry_i_1__1
       (.I0(ram_full_fb_i),
        .I1(mcpf_to_argen_tvalid),
        .I2(p_8_out),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_comb__6),
        .Q(ram_full_fb_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_comb__6),
        .Q(ram_full_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized1
   (out,
    ram_empty_fb_i_reg,
    ram_full_fb_i_reg_0,
    aclk,
    awgen_to_mctf_tvalid);
  output out;
  output ram_empty_fb_i_reg;
  input ram_full_fb_i_reg_0;
  input aclk;
  input awgen_to_mctf_tvalid;

  wire aclk;
  wire awgen_to_mctf_tvalid;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  wire ram_empty_fb_i_reg;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  wire ram_full_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_full_i;

  assign out = ram_full_fb_i;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(ram_afull_fb));
  LUT2 #(
    .INIT(4'hB)) 
    ram_empty_fb_i_i_3__0
       (.I0(ram_full_fb_i),
        .I1(awgen_to_mctf_tvalid),
        .O(ram_empty_fb_i_reg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg_0),
        .Q(ram_full_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg_0),
        .Q(ram_full_i),
        .R(1'b0));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
iO2Bdkfy0dqqValMR4KhTWXpD0gDQF+kyoly3tZBTZTVs0CbWJ4Owhu4jxMCf8X2gbWR6iweF6Ks
B5dmLHZTDA==

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
dbcEbgyZfx3YLmYpvjegvD9sRQCV1qBv0GqFBvCakC3SMR/H82zqo5uv5MZldBGUVmNHnxF3Vejx
zSqxUKfTNc90CS6quuoQe0eeq3T5XSdgwbNtjPZKvJuJTmQKT96yB3CfQOz13fGjaLrn/8NBUBBh
I7OEoGGg7ADph9V3vRg=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
bD3a4YgAnaoJx9/hljj2C1rODcUhawTVE1gtdPkNj8/YjemaFM6/sF7Q0CXbDJ7a+OBrB5pUgj3O
Vesi4yVmFp+mGmFarftWat5KmZiP3RVWrXwdzMj+f8T7p+lE3iD4njqUxIUz0TsUaNvFeW0xVNNb
OwTEX04nyt5HrU82dltJCclpFxE6yrP9YvI7l328bphwnC63xxk8T3yXwCrvj3VrIYuDT2yMRxrB
TBCv/Fe2f07JQyV73J7+DGAeJG0B1dTHeu48auQT63g1HsYaUXREihEUKgZe70QlOqlPbrr6Quhx
2LXE8LSdCA+FbJ7LlQc/Sgasj3ZYjM5lhEKleQ==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
GCfR7acMSeEtOw1DhZKkUXjh9Uw/vUar7CGDRG9rZcB9NFDtQTltJeuKjFg8eaeKH9HFBMryuX72
/tmzhtFaiSTjr2na4ncL2XV3QRXe7nQaiHdc7cKBcZDvdSSMzOSYcIxLunwLwQTLC7sCvINmlxO1
NXnYzJVL1xb9HP8QVnSYpo1p+gCXcRBZzrOjZjCUnl7F2t3ZZStSGjBEyXVLnV+ouU3+247oJAOa
kC7v+pOtG2ho4KclIg0MGijjPs+jyOFU+b5C+ufQp/zL9GiZ5waCjb/0Y1vkBc9jZKR7YRnv+ASG
ju1uP8oqEXR9742kXRnW4HkMKkCK1MLDgWYdqw==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
L+AGKmFZ1zoRJFd2cA+zxJhkgQ1R0aEjGQCGRFLNNhLHZXpzGDIjdSLjralBVRJ2rD6UcJutapF5
YaMoV9kphGGG2B07dxBuIimVjOxS3ZQJ7ru59ddfGBxUe9EHrv00Q5hTwoxig0lxqnmjSSnfsDeF
weTIqNnXkG5kqqezKC8a2FvUD5QWQBibhK69OAdmhhIOwZmpfvQKbEKgLX70BzcNlmLnttRL7G+q
XZ3fabZ42+JJHDLiIfveB3Gp2Lf2tzTH1u2xx5aEUr9154pnC9PWIwL3y3VBAT1oHR7ScdoGDOEy
HoYUiDibldOidIeKW0KrTeAIuBNmtM4R0R+RSA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
V5ClnklUs5Wo++EDemG/KeowZlAfqB8SUrvSxPQGrdIwGfUvoCajhuABAWdS/L/pQl7Eyz51aiuw
KzPMrWtQozAEITf1xzvzgKbWZqoi4PQD3rThywFsFq60u8DdvHYM/kEvit0cZVFvG8rAbtlseHLu
0vU1kbrNgxb3bxjOovg=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
cRqAgScIUeXUwYGfCC0XDtpcc+mFNm3p8oTcFdtIU1nnlMagpBMqRm5ELc+m/Yw8jBwvcvt4tUFv
u/ypEEw+y12B+5Pr6SmnLJ+NVB3Q3Eyh4Q/d7p3jReIIsUxrlENpCTi4PVXMKr1B1Htzm8F8mXDq
y2UV+0SC+4yrBIntsdS0S8jPBERhfJhzNC5z38pPHANtM4wGGIUuKxIALLz1aq+2AjLbEgFHNrzw
2bJiDwRSTwrY4Yx2MSzYJk3O+cQBUe8nJDPx+aGEvDzQ4ZdJMNg2z+iaiE7OTaqK492Jb/1jvU0j
wlI+n35s2rrnc9QgfljdOJuueruPuYDi5vTTxA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
XqXu08SUQS/c7ZN/3fVw8D+XA9A5TqDnjm9NFWvS9VVny1r1EzHhZi0pid9ri/XwBCx787INTGep
Z2NV/TwlnkymCPaNnF/VxWVCGLoUOFNufssWRLzCQyDjUO5TUUihJGvwUtktEJtw8nhVp+DVn0qB
mYqoUt/nkwUMjW0wRVD4GRfuxBuZ9Z6MOwpAQPlKKNPjzuG6i5rwulOd6n5NUUk9Y50l+RysAx6b
Dx2lU8GO/chy0BNlHOaF2JCiNSlQd5R47xigfZH0Q7sdsXgDHArNdKknYS+YypLi4zkahuMgOGDg
be9hoKSZB0d48OAxnq23XOpUbS57OFeWb40E9A==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
srhCpPhq6+l/oWEO76Ui20DyromIhto1U2Rpzn6W6po5arLk6ZV1ovhwhY3gbUJGXYr1LREobkTp
7pq66xm8U4nI8lIB/QmU9L6jlPCkdglTd6rqPz20tBZaUR087DOdcsdBmYVJCMo9zZItozNh2s6C
knoYqhlrciJIVEDluQtyP/oSEIlVz2IOPofEroyMbhUAdIJQz0wHDNUCPL+dKf1q975WKH7MRmNP
glMMBW6d+zaTfhS237HvYCe4kW+bFOMppDOkaPtlqo8hmhIwv2jGRbXZ87lJOjaBmEeSPEQ+w5SS
JwCVemFayc0japTAA8DQyFZL0E6gInK6rTO7XA==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 239632)
`pragma protect data_block
aV9gF8wwGGRfh+8Ql6MnX8NfJzVs0C30tJbwlSEFajxrtML+c75BGBto9m35cLeX+SgAQx5pB7X3
aqYEIupXaszedcVDV8bBa+HjeezrPL9L7f5nKEEe+S361NwLjqn7XvZ4SXo5HWk+9xplHUznjds5
9Qqz70f4T7KTlhhdznM6uTFzbQvfnPd/Qwnf1hhur9RvS894GqKOnjinS4d+PUrSZ9kJNb82OCQ8
FEDYrzzamXJnhcFHskrqZVCOPbb6wal+y93UDoASzyZCvw0t45D1CTUIDkU1KlZvf/qTtSN/T2Y6
FGUEvENZA1oTRWVq4Ci5Hd0drHAo9ji/+83sUyF4bZwcFaCR3kXn3mQ85PyPdQ31puZYXVY1eh+n
Vt1QQm54zY6Kvt/DhITWa3mhX0/V3aWOHe2QDMs4dewRf0cn7N1zNzvmCvqDYOOA497J5bs4phxW
MtfZwL5bKdM2ekm7uIEjP60ixCLqlU1hR8Y7D4kbr1+4T6MjtVJzUt/dEpZE+goky70ggvvyT1mB
2SLj4GKV4EE5aOTSU2DtkoFOLQ3SND9u9K6CfrvzMeGIar5w3eWOiGeyNUPy7cb3eJVrvW0pJ0sV
WGitngBIlxHrYor7eGE6Hw8AEoYcKJ+80ity2GhXBAk+igsrmVnVYiDXtI1Idtqx9PN9dmupdjsC
8a8LAzNaXK6GgyCY/w7FY1TxU9O7c2wLy6BIBvuTA7x4jVknlWEPendjL7te0PNU5qdA2i51JJH/
Vg7BrsjO8OgRtQeGvBtApgTioQxuDBS2fd7P1orzkhvy9l6WBec7TRzo3+jqzl04hGzZpZovtjM/
16ju6R+QyUGaFZiAF/djhoeQJSze4xnKUNWRi8AvICjgAhPzr4ea8+R8Ygm/40x2f2KMOOtOB+9g
SfzS0rPzCYB1JM6QYbSg8Km3Qf0ch1d7qI5PASfxLWOXT95KUPiQQxt7u3reqxvL9vsvpWGwMz+H
I14SQHpsPLuWDwbj41IxNL4mDYIbi29viMpLvrg7Xzzkxg24cdinICy+afmTFTuQjDoKyzTssx13
mhAog/7q8fEC4jQDxQCzwozoZ9Bca8g9NuKzmrVCIHWv3BE27CvEejOEJrqfiUQyQC7nv492gk4Z
JO6aHB8nH46yl70Mi4pYJS1SZw5wC9jZkLFuKT+2SnXE097o9gmtOm4nkpEfn+qlRRZcsT+11x1p
ZPw4IxsDH9zgpuAW6vPtx1EfGbxBoXmIdddSlmpiRFpa5invAmK2RQ8z5c8nwI/RaeyDYUzVqT4T
RVUDZPyif4OEw9XM4B7GbLoIaOniKsY7eT6LQ0RJu+1nVq8ELNEfxvGgLoM9bhbCUIgiwPGSQYyy
PT6CtluMdROZWlDrvHA3SjjEhbtTiYUnvbRZxvQNi8K0KOf0WFeqOCqqETHd8UqqoBv2/WF46UoS
Yymk8Fdx+Q1k5XARFcg/RebYXB6YbjmNI+PQl1Bjf9hfI7mPMj0OquJjeGg7FtewjRwXAVCc9eQW
Eg0gSusxT39UJZbj350FsTbvDIlrX9SlinjuPS22b5TT/jIv3ac9uWWl9esXu1PfRFAy03HN0sSk
wRFXibUoyf+gOQ9VymCCL14IF17aRPeIMuviXezycvVuLpF3jVXIKAoKFDm/FT2YFAKFmwDsDw3x
TwgnzjrdwvmyEQHbMAMhTwnqZc1hmf+Wp+ydOAGiM7iXN2Du8NyggjlVrDjokwHtVSOaNzWxo4k5
FLB7l+BHydYK/cpnlyPpuhAqIvwTnZ7Hd9f27r481Q36lbNgUH3aqgC8GAnPjEax0Xjs5HYQrX4i
Hk5wFwf8exa+MV/iKdfwBQ1qxYZih1bv3Ajbk88dKc5bFUDeiQo6+9/S5f+Zhbt4B8pbhKxmTH8I
nb3b5B4aXimrv8wmZNLPxSMqkBp0DYTs+mMMdeEAH7RAWeW+dXe9fYt/yDBb7YX2RDt8E8G4lQh8
KxwduwwntCn8BQ2pPKc9vH8L4hs+AtSZ0gtYj7+FAdif9dBPoDmtg6IY99p+VcQqjTpEkTxwR4Kq
vwXr4xOu9PoztFYofT2GSt6koiItOACpOVSdPj2BkkpNKvn8QeH1xsWU1X48HJU308pGpr50BlYd
cgkcIeUtoND7Fx2tFVl64LQXootGMsE+bsg46gVfwFwNdOpx3rx2z+pxEFbJ/jjly7aldii/4Czz
Q4e6McaxG9NxfXjt1FYb7JvvrJwnmXS+7n5E9F49aEf9R/3K1kDRFAFbCDN42cUv7YX40h3pztvK
b4YzbHgiqQJCZmPpvnHd35n3Gg1uwqnHgRfTMkw+rLA6si9aIsCCtnGIT0pW7jdYsSLErURPOzy+
AETYfUR/PpLK5qaDo9VHG6Efr9tuey8zWXQCOmxFSHBId0agGHn6Z5efP3J18FOBYtmeOOihHmlH
ETGHewpD25hHhYhVpdL88npMi90bTedOr0bHisznwYtSa54jJkkMBi9jHWBbBWN62sOklFb4qzdE
I1CM/3/4eKYlCKpjQKVt54c/oNDDY4FZ12PFqagjeA6trmit2sH8ikQDL3IVUjGj+ChbBl0XFHek
0biks3L/eN6Q8BLpQJnjeU3438n51NpPjXkaSuu7anCeQDqVLePYJ0px0h77Gz0R/qKRkUNs0iNk
MkB8NQAxEHlM+OTOFvMv8inlAi9Yrb0uVBXusDHYLf7X+6ImIN1mS5mnmBdOYy2h31lssT1/mRQQ
HBkhvs9LSm00MbSXPp/JM9zHmOzWw5kAKV9sD60R8i31VcmzIzM2iyZv2DVGqAIV6q/2h5aM+3rp
TdVtCesrcNOKuf1lRckvGd8ET/vQ3dvNuRiq/NnZFCHwRJ87naWA5hDiseYqWizHqlEEyetpbs45
HiFZYT/owJheNWpU7AkGAEbPzgSTratoOmS8QxPIvEX7CG8v+2HZLec2lfIkUyPtNdtuM31gR07X
0qeLmAtTvB3yi6Yddl/YmVLSzNDh05fjfbmmuBMD6VIauMVeX0QAOR9byxarMGi1gQvl0YajOQzK
BHC+XJkEYnfmMc7DzSsxKo/QdX6tmarEZ82uPUJvfFmJvSkvb6cZ3zE4AoZJtryP9OSjr1ewtDJv
KPaMA5RnbDr/3e4VoWVj9HldimqdKkUgdCIuoUJTEzg5XZInjRaCg2jc45Btovv+hMJeeW5VemI7
6BJx8H6OsmELVJWwGQAnmZ+1wRsOJ+wHCDmQIkx8viCPrP6RRFlXwY4E0GKU1XWoATUAlkVN1PtT
UbkE4qmXdZVBPP3EIuyMG/0VzuCcgZPFFvgoqzqqCDRIax4PTMDbRRI229U2R3zfPsAlsBuosxbn
zoO9Dys2Kzdu4EnNs8a1GbzpLrF20pWKPHM4dLS2lCuxUfOtODSq7UgOAJn1P6Uko+VybSXLNgWP
2ryLt95WDbKOYroK9Y2eBx+wWJYQXuPueULIqrYqTvott18lIkS9WNLYHXQ0+Nj27GsDA6JRFV0a
p+kJgiL0lHDAwlxKnndBQGMD1t970MnpGSGmqvrj2q/FUoEImUHT/0IZvuFzuo/8e6NnneJYYfG9
vn26bec3bqHTGptONJXPGSIVDYbMOU9CrqN30LadOisOcO0O3mihRTAVDApIx5hFWW4YZCOGJmcY
h4LzEOizA3D3AvlNwxs/aPdRr79gXITka0SrdA2+rp/iNAmKJ0/WmU0wFir0tLvHscHCZyMaK8G5
Qjv5cJA/zgfv+v+Qb18IHGFF0aGJHFq8mCabQrgnxzobIbvZ4ArtlPCdNoVbWyON7eEAlwNMVQvF
ux1UUID8FfVFD5u7LTXWgGIYBLNN6BzjDBla9gxsA1OtXnVTSnnh+VKCabRJnLvf//J/SJjkwiTf
aOhECDyeRsVtZcd9kpFUyH7yMRt5HK71ckw01MxU3PSBTDx0ZDOlDJ/pwyRwo0RMJ2J3xGdX3oGo
Skj6q99DvFd5asJPz0SBG4MLDyfzu4/3fchjjvAuLK5SLCr3gB+QKvKr3kV9jk4kvB2QXVDJAVoa
miN+oIwF5jdmq5aQPbOfxVH3ONLZ6XRaPZAH2I0gmylxQ/6U0PlWgfm7cI5zcEQUbC/Mt/YQ33KF
TEI9IlnMEtg7JILz/mdhgwhxBLJmsw0lN+dRks50vEteEaNt/8Pn3CyVadpDokEbwP9+jznbvzIY
uXwVDic0iPaBgP2zrzdWO98nTrqwT0ZynuZULhYHlbxfU7o8UZ6Wiv9zn86Q0vB2p1YH+p1DV6Lg
7z9rag3F98aj8k8k0NtL8HsdY8O2zEXavTa/GMT+IRNBMZqLIg0DKylTA818nF7cTCVDDbddTwO6
BJlXBlRsRxQchfGQQETvXqU+4iJ6qz8Qu9j+ymLc+eFvMstXdJte59KE6QH6hoqE+8SA8aQxTxt7
VEklSu3eK3HeQJv9A0FdsxUwBvbrXmExP9kIxoE0UAx9O3uR/C+oPOXxF13PNWyHNaJcdWJwovhy
WA1ixi5gcISrpIC/nl7wj/TlNCmrmAKUsIJhTrNqDEokyrddKZVgtdgi9H8mcrRI9ACELU95W6Mr
TalfsfVOiBvrtMYqUzqSiD0NAwIbbqWx7/Pt8Bk1hwWgivW5C+KkQTxIWfiAmsb7BpbDygCYpqW2
nxNf3re0l1oDntM0NhAQKgzsI4Ml6cjH7d//ViIgM0Oe794Tu37/+IB1pWMug16KySlYst8qqiYS
mvY/lL284kU6jaJEQuY49xEBTw38M2XWwO1IX+jRRraYX2OZqTqTaBb3xKm25pCL5rgnnTUhVqXm
YDFg2DnpIiWvFY8fN0+EEcUA0bTP1L5DCelkkv91WQjB/s97fg09/MbB/kir5xho/dEYwvrYUFS/
fKnx/8+sHGtxLihVKCFMtoSpp0btNllMSQKiqeWGua4eRy8E0CjPtGC/+3SqULGuLVWeVboWdWn6
52aASMyoxW1C9mvnG84PJqZM9m/SsTJ34GmsmvW92u433XuRB8xpdUXWLRTnXE5YWS9CopRk1K2i
xHgKYa9lwl3tq4ZmUjlZXkG+IIbhJKEGe9HPOMRSuf5luhbmY6bLdsj7WAac+JRJC0TP1jblxzeH
DeDOp/AYgkdXJXMNLktvglD3yryMfxyhFB2Ck2Y5tS1mZIcepocOqiY3QwaQIQRqyic+hoT+fdr7
bBVy1wgy8N0g8jpaCUPq7m3edp3BYnp4I9Ee0A8Ja0sD49fCt+sX77iqmHqjRfVwWDxMwjT2mo57
IhZqeMDaKjIgxQ84tE81reHL3H7qABBQlk90PY8Cb747QzCpynOXvPoK3d5kZUx7OJiCUIfl+6V0
KBBVh4lgestwf0pv1s5ybke2CMgUnvHllXWJUrjNOIqcAG/81pHw1G3C/lCeg/8lnV35T/tfJzIF
qOyXfYUoHDBR5rlwyaHmsRvi347HPeHOOh/s9FMtz1DFnSCGoS1NYe/cCM58AEFltX5tAui7zXs4
MjkODkWgmYRjKGjbDctqGot0Gzqc032KwQawJ+N2S/S4PDoPVo4tD4d6GGBNl6ge6N1GulHs2mdY
C9qJsj32lZlsNbhA/vVeNvq5GHVf10tN65f8TnhbexHN9qD3px6h8ueUjsbIzwpLwEkbSUlOKSsP
6cwRkdy3I6niaQc8jRPxgbtA+AbMn6pcIZZZ8NFBTOtYHHtDb1V1Mf9TN+mFkZ4nbsrfTtUx4+Cx
zdLppZZdNcbi6FzRyyJvwzcrTdU19LJwIz9i3rfXrbQnCPPOwXv9NfCqDXudmeBwvs9QPwN03uVR
LMhMAVpprpKgki2Wy0Wj5iOEO0gZfG87UqETec0NS5SbxGM69UP1PM0tgKiWzRddVPlEG4qpDTnq
7Z2Tlb8Q6ZyTqEFSH2MqcPNl7ZlasCOuwlNDKgfufSP4+SQp5ptDyiUwk+s0b1LmDlo7Q/EX1Wh8
D7kPLjEduc2CB/dzxS40tWdB7qwNObwg5KPpvsh4sae3CG8osMmRjyI0A6o18mZ1ZEkkeeUsv1Qg
wiaLKkkVTUffovzGGFoy4VQ27ibE1km1qF09jKR/Q7kqWIeoVJLHA8eR1vIccWOLh4wzswIOuYBy
HGWWr+sDS25iXPXjWPDUxkgDWCDnAA0Tp3UVWu2JTqtEeWZGp5VgKUHli94roLfDEyXtKWd1XkQh
de3lgoy3bQk3RLJIS87sDCmjb5uTgSrEAzohO0oNKuvv+P6YqbI+nqgMecMs0xfnJqJKTS7aoJsp
Yh8pioL2mDfM0cbqrsVyEjYvkSlsNHSZOYfZRQxW+ptGWI7OoN3QA7K266AxZYMesDFaBTFE9jd7
bDByR/HVUkGxaq9VtOIRp/amt2BhyaYGPHNuqlWZA0BVhEu16zjpyCe6Ou4OkaH8gP+7saKq4jnr
4w/ZQ4ikppEyxa/XvSfE4HmsUZdYAPClLhkLmgN1jGkdxlpoo9cMcIdZuTrhO+OiELcHjh+ssYrS
za46YakKN/aBuTlJXAgODldibUcyQj9C1NwSY211TYI4j72OS95jaytp+lAbQcLfLAd4JsYt5qAB
5wZyGvfX6JTPurxZp+sJNAY90i4KNcV0xnhrl4CJFHx5Yl0YaTA/qSCThSFNPHsbAcPh/P1dZteT
j19tAEgU0HzRHUMxUceMq/j64ZC+aeJAhYuHWWyxXCWgyCz1IM2sSiekbHFDoc7YvWKxq1PI+m4D
yNi69fQdSe9Z75swfjkTNh7f5qcFPTHStSI7vSFfOlZp8WY618aN17BPnfqDIn61WI4BtxDPhq4/
OoeaSeuaL1nMJ7lQhM0NePT93c9KtAO/7IXmXYjhlNMCepCdsFu1nUcoOgFNdvuM4ryuhwUuKCFX
0daKv3LLvDlGHmY+ptqG6u3fj/UVcFBKd9MOI977nJ2OCPCCyVf9oj6/c5H+R9qCpTEQkxdOvF+J
zH7qZGlohBaPzlKY+cwNH23temJSScMHcZKiYLexSI4l4J4IqrpNMXSMoXjg87ZqBXpXoXcqbdGY
d2kmAjiYmRIf52lMqdCxtq7RS9b0ZLxFnNTvLYNLhcX2xiTIZ7NREa0QWQSRzfGHQbCzzChzckqf
B7kV/XivQWQROjHz/yiq5U8gsSwbtJ+zd66Tqcx/Vt96FgPQspHTANcCHDJEKZ3AGs7htzFy3k91
HxuJAwxrKmJny4uK2VFuUQlCIWHwsj2RWQkMrugt0hqp3MsmBG78EXlq0EUIclsG/P5KcLJpeCgk
PNxU0uP95uUP/wOf8BBKdoIGxL+OmeQXkJ5ZHibekO6jVYKhPQ9NEx8tNd6KQ9wmXn/JBfDhLvic
g+cR3MKkIqbnEDqsuTQl7GF9O6PpKVrPmkFOQxzKCzEfuMNZVmIwiTDU9XL7ODdcTPuv+NUk6+od
H2swBf8qBDDYrpmsVQ9+GXo+P9xGVEWSe/0nBetnb78QlGLI1zrsD++yrlOHHDIs7X/SSIG++pkC
QQiENYIxpSUHokMoilNdQtUN0XK/limcuS28SF/52vjDskVKenQZq6A+h0Lj2ELIklVh9RPJ+12K
M29lvyRnGu8VegklS/UhNvOD01WwPTEpQkgzBFn1pPdvCc8GY5O2kDFy1lvLSm8+CRmc+1n1LKLl
+yCO3YofZSK3Wd5w9QfcgeN86ZHeKD+L3SaTNc6CyglJt73DRecMbB3YNyM/P8pUoA/CwxunRLI1
froedLTuaiOlgfly9nzZsr9abbzq4R7xV96GAckUX8yuiWH7PCmKNWT/y3qMuMRzm6uK7aPSMSO/
EFY8AJC/khKSeK91BP0WYUECgeurVz65Gfk9OaW7PFDOh4clL2UwWYbq8UschijCCwsSiaUkEAFS
1yN8kZN+S+hso4+FVoUveBxTm7EtlZqwhOj4nsT+o9XHux+c1oaNu3HOC9DoI10dWeTjM/KTnQFY
uPBxPYCBiTc8yn5c2W46u+qKWlzUdv96ygc+Q2/wtm3voxjgydmSxpRxMVfc7cW4zddk6hv/S2dl
xqk9Yd7xgKmPqKifbRBj5bg/Xek85urU5ZcS6Ze8fB/8SgCOn3Rn7SFOpO/Nf51LiRXw9J/0D3TB
8Cc0UE97VJ0L2SDp3l06AAIudNFlbCh4jZAwt0ci5HtKjjbZ5UyKICL9xL2/hWr/Ri0W+xp6CfXK
pISJEaIQ23l5W3unF1NCt1WJRshhRVkVMrYgZAcQoGHKld6oItmskZchlGRqher6KiBHYHzuzrnE
KrK0KEgBobQRCHbXqPmjQJlKefOUZjFN4kOYHf2gYzt14TrGJGWPkcZpMpKHzSswPIuMWxv8AXt+
kDeG4nPf6pbRESrKPFv8z8dmCQCHbsHA7vDZsTRH4dZyAPG23Fqs0zljRX22UwSmo0og8yW7NIuh
NsNKGvFZAbAgveA0q2CBukYMjxCcoIBsat3MKZjzgYCI49ms2xtYPnOQXftH+1NQ9rzAPwNYUaz5
qfof2960VJtwjbRtsh89TOd0UtOc3DVQyG/zQ1DVvzBqci+O9dbT3W7HjkG754hOwxG8B+P5hXBD
gHad0LOdWIlQrh2+ObnlOGaUzqDmWqd+nHaZKqj56cp2rwf1TrX4f1F+B27/ae/t3/rCQwUj36rB
iAHdRb7f7TZlgVcrR+TAXMpw/1LHwuSSYHtzd3Rg+8kFqy5OfSWr+73Msj013ceei2s1ijNSrmy1
sBvjRNsuZogtOMFRPT2mPcAt1H1a2iPOc8JcLSlLGVE0YzsizLz99ihkRBMYATEEgRfjDyif0Tob
PchWxTEo6ono7/e87bun3wmfINJoOxZ9B9cVrWdmauvpOpvPQhHOA1IkJol378TCtdeB9QjDKxXn
I5G+0nZHjit3xRudsHl4/OgKDtZ9NkLZvdpYsKxHmtBrCYgrlFnQUD9dgGcxbIzqCEyDu1kxmSlJ
EQXre4gDGHn3NbdMiUUt8iZmtx4d3rKJt6PSc8rtMqHNLDNlYS8DObOsozzSlyUZ8tC4Xxshl3Ig
vrkwWJV4ZO2AUj9YGGQf/MMXN1NxOom9VyycLQXbRvww8W+OEJrgrGLhILC5J8ohaOL2Hx4jYU8j
5DnHjeGq9W19EbkSJqWPRHCdo0NK1MrFxQ7RxysGpCk/wMVb+W4G7WK8XayqHWdHWRtD88KFQRFZ
Zsqljmw9an+cXlUP+gu2VZCFf7kMxwjyhrCkQ9iIaUrMrQ7SJ9QXpx7mhlLAUTPk29P/eek4aCcS
0c9mJyL2D30FsRCMyLVYGa/ZN4Gpt7ttGaI2LLqnbeT/SAw4nxYWxy4KPmV5p/FGsZOy7pQBm3Dg
5dsfkwKjvCjoTuuLsKcx0DNrXtZC/AEkhZEwauqmI+dFPOp/0pHXm7luzePMfPR358FDthgLsX2j
IR5y+8ZA9lE85Uw3XQ6EG/p2nxf2jCtKPxyhkO35nFfXCJId2EVoflWuJ2pPKaBbYWCM3FR5Mlip
7h3+IKJPNMpsCIIM/Y9E86p2ATXmHOVYgbCFcOLlZQeIRCcPqZBxKp/2tPDiyKGRNnh6HH12mBzo
aOWJOSr1KZjkFsCp56TLXvQbbwxOKzp7qRdMrz75j18caAHaN1RgULjJBN8OwvBjnFTMHRs41Yng
rOUnbrDLXXypo0+4e5AGQLBlMectVImsPJ12LQP0LsovEmcTrXKLbS1THnqlOePM6fCITmUpaUzJ
FGKg5KuejXioA0o+ChmIQ27p5BpXUbPc03x+xRc7u9ey+jfe22iINqZPRFfF/NYRLEs7NlglG09b
gUll/+2JiFog3dQX7RFLRJbjAqK720RdJaWvo8Etlvl10Lra0A6PO59Np3gJ6o1bSDJgF/FNq+QD
DEiHGwb4XoaxVqsnXOo3+cCP4eMuGrHdZjUeU3Uynup9B/1eZyVPQ6danABmRYioicVoM+B8zPOy
T5m5baS0zjW7VQ9o9uDc0488/4lZQfpou1tHZrOa04jAlfy9/zT/+gtdFmrYfZFf45twbSouPK++
r1MHEg+tPAfsWUTx8fjYSvlEiNmtQC/IdAelZ/1TVuJpmaJDL9DxxWEhIJd1jAeRbZIPilfCPD1L
viZCkMwxlRnc+QD+TKvYklGwrKpG3JNVoTGZl9zEDmw97wFG1PR+YbycWV6KTCZDdznESHed6XCm
al8nan8NyYdtvZpwp+uppLZz0RTztLSNMChvuLi0WkrPFMLSNX7Hw09qCZB5yVQ2mhuB/nH3MBRx
Dm88RZOiYyNbFe3oN1TRwTFbLx2URUfYoute4o1LHsWKwwnyaeGQ2OyyLLmShqeEZebKa3BkgeeC
cmSAKkOPQXWABKOcZ5FpVspnJpEcoZS50b5njM84/0cKcju4F48qJ/FaVCjlOAwIuz4eovt904Zc
pIMdnEu5Rff5d14n91kVzNdYk0enBBqt0a/BvMyvynQYV7aijUQdJddd4xOByI11VCPqV9Ta5Dxh
McY9mNfnjWJ0OW5mHXjp7UU5T+LunwMWeOsx8oIYDSdj2e75xaW6Le5KPEsTC4YQ+oqv+sC05Etd
RSqbEKCZobYqj2XyUwx0qbw9VIP2q0+HHs5mM9ljG1MNsMocJZmhPpfwnFugl3Xj3s42cj5py48k
RY0WGMi7r13vYWwQPFfmWtIIqYqlP/LUU8ifBt8UAuzyJ3a9OhZsq/ha/KUIOO6anDNw4KauU3BF
vQHD0tFQjPMgdZpOVUt5CVgKt9PGEmjOyncjUp8lZVEZ2lCVC2aYwe4XSZwbGhgK63pZUpzHSnK3
AEvC6vKWwDhdINJfahpCBsITmLYAz43NEYI2e9sAWwPYi34eyaTncQcoCh86V81qcPdTsVD+fWlc
RaDtEuKKi0HDfY0mlckSo0r+7roASKe6IzFR/GRpu7UZPFtf0KdV6mVmbiS4AIvjpzJtdnQ0iTxO
fDtbryv3Qbx53ySN7SG+iLqgWT6G4ZI6wQ/BgYoV088Yl1C1JwlgTmKy1D4xFkEdhDB20BmmSa/I
1Jw5F0Sywmn+TzPip6jPnAeQjvOmd+Sf+gFQbE3ZBoKUi/tPTP1cCjIZ/yOIc5DUx/D1ntNdYthA
vCZWlawcci8Hd/OUIcyDRvru6rHAo5egTVDnFfcZvBIg1q00SG4sEs7uM69XByxwfz9uhlFKeGqs
ZwIG/WaE1hrr5rmhvArBba9ZJbIXeS/I5gd8m6NIT7VUyS2tt4XtNGzpQl8MPOKnW6nkiy3hA6q0
gkSqoSuoFYriVStdFl1NDbxh9yqXJzJ4uwpRrBlR2//oFYqEBcOaYGanzM+DViIoo/g+Jw0RsvAX
QCHnM7nE+erH/PJmvpt77+M1C39CfCMTN6c/7RNLlD/R5q5nQxpOVeh9I5/g4C851hcUhQAKFDVH
iww8gBuHKUtQ6FqriJtI6YuvGxXw+Heg+pK9KWdbVsmFnhCSsLbQpIul6FxwQwzkLoHoG0zuRnkW
Shrqpm4K23HqtOdynBaOV2P01OhpxM/gD0hGOGGP77V7gbgNXlsPgwi3jo5K47z38Tlwgy2rzoGq
mP2bvqI3kfwX8NY50/IfGKUkkClzPhN5XAJBelQhhzzozyLBrfFPQq8jnhftwpG8hBznwlDm7sA4
dYdqaQ/mWtj439wWWc+gc7Tl8Bze1Se0Q0PGGwyou3b+jWHIqq+v49mMvdFvFZkg4dZCEpSLSyap
nwwMO+UJVqrBatJ6Vt6E3veVHPNjTSnxe8IopnegymdzXZDkOfJqazJSK7+x4dmKoPY5I4G9y+XO
iy5X9wniVaLyzqwmDqaxK33tw37JKldIA8RBxXA/GoGKxrWwp/5CXNCMdOWXAIIDmXjI3VbXgZIn
2Rv/L5JKcCgjdoTlPFpXMpdthnGQozThvSXG/CI4oeCdAKIrTAPW+rqZWLYq0j3gMWO26d3nrR6K
NGjiujnMfCyY8zAmCIcfc9MMBrrMB8nIoYAnMA7bd4TEarVbC/u0ZttpCy2qKUrtBBmAFnVaamjB
mafR3OayfAImVQ3rC1kzIUjXOuasxUl/bFsTQfIoXPV6hS7pB1RAuLJqyuQxs3sMA0Gc2rCKWr/E
SD1jA7KF9dUhLShutJzIPP+f3EXP0sodUbkJm1J038XWMMy3rxBcXH9+oTG/kKyZXQauHXpHfSv8
f70pJmRjs1DyNYZOlj04MvUVmPFk73rRmh+Fqces7whsNBHXAulZn8t0efaCbapN5DmhwcVy1gx+
WkUqmfgv9OIusOAdsVhvXg4Zu/VAeS8031jtJGnPinIEHBYRqgn1CjrWfjgUEqSPiFnVbIyNLJTO
rX2ZWiLFuRyWb9yink38Nc48TjwXMmVYFlgduqixKhe5qaMLkmsI224xZ0ReQS0Fuwg18Fq/IW7a
AzyOtAtj2q9qdH066KrCMMafnzXUSwYgc6v4L7XaR9UNfnhFaeA4csg+LIbx8LURPsppGIy4lYKR
6BU0UHnIbz2HXcFF1LpnahvvUZpUJwWJbI7wsedBwpfCAVzsI775lYDX9R0LRLbLkF1bcPRF6Sdl
2fg9mednJCMSEs3iXU21roTqc8y3jto5z2w2r4fkLXocIUJQ+KeO3mPdGoY9gEBIgTbjh8Xyr8ql
eUmqgXg90WuPgMVDdI6RKKmcslkSuhSOETFYcxLRDR4SDmRpGgvnPgOLADncwuutRez3AWLmGjf6
9PpUu5ATd/PkXB5guAd65fCVthsRN/SJhs5SpHb9yh3r0K1lxBVZNVgajTNO3DmaoALNBiroZxw/
C2zdCXqX8Aedy6NNGT545Zxn0//6z8+V/5B1p5ghi2xvZE7EFthf01bC+JvM1aVjKlhWPa4Q63xt
VrIaVCW/pLMnrPfhCg5gNdERCjsM/ziGnUFOqwG5YW+7m/e0/1boNuXaN9BpnyhNNmIf3U1qZUJs
ijWLkZYhrXqemzbtfDisTtiUHA4Gw/O6bVxRQumQvBrl0RbwTn2q5mTZxsg8zFbJlo9xObKIkpdt
NVG3k5A/6hyjx4CI3mTkBEelVcaNfi/bg+qFlaTQlJCa1/NwOncx0Uu1Gx48sXH1hOIl3Mw9Q4BL
/zjbLmHyKOUtO+pMHNqVrl3F9UFe8C5mUirGUdXKd4pVgx21+sqVxrWxFJ3VbENinL54dbmINZsx
q23zrXwkzeoPZS+TAuQkUfMi4V8rdb46S9hjHgCD128G+CXQDaNMV6lyy1NhiVHDnMc4n1uxARdL
R4duj2rIZBE1J7oq2tLT7m4mR7tP/QYlZEEaFb6MvfNzj3YuladpvY4T12yN1gA53skL1w6VIfKN
7JXrnFWGIgVRD7Ihk5RMImrIb8aNyyTpRehwrAKC5ZUCIp0G3D3LeSCUUM1M9E+WtXrioyZnK1g2
RqSVVBE5xwB0VPHqOIP8cqYIUwAm6a85qCosezy4xxX0aD62Mcg5C3dnNU2voLvmz4pr5LYtrega
18Bhv25zaw+3dhNoAB5OZa/nYF19znqyO/kHyOEU3sErEu5UUQFG54l4TrUuipRK1kWayvOyOlkk
aasZz6E/A6z/bNB6BCmW3viyLKRerb6o0jZ+tJExIR2eayeVFYa2IfZmbimmnfe8Vm6cCDtTIafB
gzRAoKLu0/T+pI/AuUKzd2DPxM//zRNLaPjIZyrZSiY/1ErpREomTurLhOBwF2bhlf6TSOiXMMw0
OTW03eXK98FXaSZ+WHgvyrid0nWKZg59DDeLGiSnAyrW6V12CnH+YcT+ykQYV23oqfMi3iYtGlaG
6Ta/YYLAu8dDRC9dexPnsoK3XNW871mohCxJWrMeL8hAhUHzsP3S4mCrOKTBwH7Pg3qCicQSQY1d
PL7L/hwrDZESfmpBoYKVStnF4q70+HwfsTZV7EH/x1102wfO1qP8vEGUuqwuLZJQATRh7D2e4peA
nGr7URhJ/Q+zzgsFhWv44AYSoFt7aLZ51CMJlyJbl7744oVYqbqeHB6AX8GvfmyLoLkHJAWn5BMt
JB9GRDuBA3BnX6uxIorw4kBtSy531zy46JCEmor9knH8cQzR33dSI1ehROjLDZ+TTvgiaCqmv5SE
q4S4YFf1kpAMvnpYvp/67+vsAm73KjnyPgPqO4GYJnawIr6hgjsKrfsfXoJv76oOfYZ9bCO8vs1J
2/Ml0BA7VwK6gnPw3UHYK5DsbAl/I52fsCulDIfTKn2BcoQFOkhK028vm/4A0yTOLhPImXdpGtbG
ZjLx/tCnvnEXHc2y9+dDN8mdkwRZ8sjRFvCZISJHgG5BvocCbPt+qfToRm8OSDA8UjRITze9yAqp
JOZuDT1ZpoTh1HcdRtM3u5OPiweeQ6qrAvlnKwjCmWnCLWrvwXj0/yEKYH6XnSfpgTciZtFkD5kq
XnJ+oprv4FQhP5VYp7Uhxnl8191XfzgVafO4n2uCykfwe87ruvmG+voZQ7eIcC4yr5IByeEqoUMM
zaDqHRY599eUbtTnx3wbtjdXdgkEa8wu2DVh4lAHVa+bs+QprcgsiF5TwusBNYK4Zsjg+l2VPCoY
kKDjTiIO9VWRiFYfrrcFvPqKUgqPn5AAgrMZHBhQk1T1Zd3nwWSMQjVZtu20UxSJZBpkY4VR43PV
g4OUm170vegbSViApBc3toq1S6AyJKOkvLvY36yFn0l0SG669NCPA7pUlJ6WrRA8CQ2zv3Ps3poA
ewXTSK8kKlJzOxfOk94Sa0zYzKK7rGyMxHC6i1XPml7+EudEdoJAw8ZNZTj9NOUS99OfMKRiPVuP
TI0C70rVilSouuNx7rOKdtB9sYijiTy60hmjnBi0EEouhLxD0XJoa9jqT3ISZqS/E72C8E739e20
0RbaePWv0cQdglKe/4fYc3D5yFbv5v+Yml5p+zcvBqmV83a8tFktKdt1ltwS74iWDa59ujljsmXH
hvTwG6rSM165rMQtjVm4cpmJ2kgbu707dyyqnqnitGFG7O5pFz+oni/Ti+bNzNphNrzr3wND5/0a
9HYLSFdCXsSxTYEjeXhzTcdjVTcpTa8vyy2fq+QM8YjyOWaqCK0t1Hc8e2MduGSA50G/ZHR8TKSg
y0g/uhdRM8gp3kyEOFPZuPq8hQsQNpArtuydQdkLyB89ZZzmi++/uHEmXS3KoDBB4nxZUiLmhcry
H4LUZlDwVWCh0cNzja8RTWub2cUbT1zzgHlHSxQKnwQUQBIYwvDgVf12PmnNSCzr6sTQuogjtbw6
RmSRDAYrYVWRLiKT7nJCLRe11lSM2pcX47paypFfX4ulywXDXA0tNRH+ZaphNYbuH1RlF76eaj73
FhwToLSrUA/DmpIueIZq1yktz0CAR8zT+ghp/hRTGESD6/yUSEBTbHeLZu8Q5dfbDNIDJU/Rsig6
Ju7UFF5KSNshIdQ6XDD1+Denrfl6qANARPO8cE7+/kNOzzHQs0igEfhrph5ck4Y0RLrKGDXuRfGp
WAnpTpNj5krEYVHnOWA+OT7nWgElRc2fRR8Ox5Yoy5TvTAAI6ukW/UtDRJthGXREuaNL9ekHxSBO
R8TnI1v8dja8dicl9NmB40z6bixpWGMRoOlXKJZRyTMJA/637Rrblt1TeYD3qE+QYAlmzjVGvzzL
OppiRJoYpV+SyHLCeGX00Q+hSoer3yXHaI8jHk4Jngmh2oseZ1Coc/D1lfbVX4+SKRjJ70cSNzsx
+QoKNYix6QzXFo6vsLHJeiZJiB7QhJ+vFsaK4FdfMravBJAyqsRPcEqitcuHrgRblMDZ8CXLgHde
JQVuumWDxTOigC9yIm3MIRt3/J2ykKQaJWq/9BR2VFMnQiieVvlsfbtLXgskbHpJamEN5mLA8QoN
yXSiHkmghtfmq6f/BKXMx5Mbf8biX90AUDsx3bb4z8Gr061Q9Jxx3eRV11GgcpYGmfSRW5iYAPvG
Xqu3QLOZ7lWrcsXpyDDFv8YHEODfqlWppAW9jT6IziLl68jx8L2VQN0zpL9gebE3QcEOg4+Tu6fq
mAyu5QWdVUG39EvHN+DDV8p4ZAdg2quAfzH6ec2tJ3E/J6kK6BhV5CAJlcV81oo2IJ6ZtlDdLGuf
5L78ylfPRUqT28gO/J6q3TlPSDQeKZv/iRJnqCJmWHKoJBmOJChMTEk5lrLfQxalvHr3FPPA01yD
9mbx1/mPV0qSfiKJ9i7nsmJ04QQxksYe+vuyb9LgQDF3FtTRg+XN0EC2Esd61VOiYlOUBfKTBIrm
eLsR3cupSYEGa0BfqPmQVVzFzF8ZWW+piFKR6JWaSsGY5plDWYSbiqEekxn2GbxQx/UyQDiJaqaX
DeLA4uZ/DRMq2Rip01togzWkK995ye94PdC04ALq6X6uGoYajlcPQl1tXh3WZ+5Ls3QGL85q7Puj
y8pKh4LNf4gMcqNxAgxQMLjR+KZtWy+p8TiptGJlu1rgFrcmWKVQ5XNi/Ic+MHgA2JK70kZ+mxBW
jWIpE6KfCqS6TzWJP/5TinSaRljj8MBsGRqII6wI0XYVY1uEqZxUfN2LHuc482zU7+mHaUyebQcA
nhiLQXNqtUwRGZqaQbT0kFuM4PNl3gjjRzk2DgJeECalBYNxA6ljDb+o6tmRQ+dqe8FCNmg6zQHh
fQVUKFjH3xKlN2agw4umXgxuVr/CWfvQwRMG94syKTbyXUKgCyAW5hLUqDthspYcf1adBe9ksHNx
FXQjJGyuFnkFS64eRrWm234auavJIAYRJOtesJcq1dKeOseQ6MEEF+dueNQJl0RJ3/BexidiDmxm
cqLYn8ad8fMwRcOjulWERBFOBjLliMFxfqP8aTP2EtZLyzc8YDlaBOx09L+7TLkveOLFHSEYcNyb
hvzaZ4OUDbz+YWyXtDiwmwBPhC1LgKuLNmRtG7ZqZbblxPl6DXbCvLvembW956BTlSLM/JB0Tidv
wwMHbp1aUED+WbqvSU3rWuGuLoTwy/6oV1SUpKKJ8EokXkoJ2fIrDIWuWPjCvAkqQIdO7YS3QgmX
LwqnuHu+yvaxzsp2qMow9mW61m3XPAYgbkm6lQmEinrCpV8FER6Olf5poQ6EHuXZH7543hoP5wdT
FZgRqkjv2traNOzUx87xK/FSxy/JYX2QKt4L+ggsTHhRhQT7QuRX7eGVuVlvc+csV+rUnk+g3IIt
cYhucMjfkI1XmMepcDToxtSJ9YFgzaQ/Z8MZeaSwPPww2Mh89kTArsDmT8Zgc9VMbSsMbhmG7Pnh
D69bnyuJJyD/mVcdR0/O3vqKPzpMXxe8uOpb00CoHUNJqYdjOaZyNy1HUymMB0oq+MmVg19EOQkV
6CTch7+FPAOOlP7tsP9sxneIvBfh/2ymrx7jh924kCZ9CVQWLyqu8IA5/3pRAYxevJW5An/SiwgB
ejew9kfaJMaBuKbb1YmVuKyxbQWxXxw1O4QpUNfcYOqjeC2F10tthYxsSaJUZfXvNuK2Y0NtP/xv
78+MMOcsUyoFxgyiKOQ1WZf8zNF9L4EdcpVvMZft5UApZsByvbXTdrXljRisAYVsSeuRIFCkU4jC
4nI5hAtFYq3Rqf6fzXBwczV2PaRlhi3I5X48e1itAkM24vbSPhvWn48SVq4+O05KsPYvx/nKYrXM
KH78bxlcEoGuoEbazAypiyvD/XBCh2dRO8MI75qEJ3XWfOBe/vqsJKKPoT0UhiYsXoKd5AoNv0ls
XkqCfnzzq9cZjLnWK+2sI4ANPQTVpMCd/EEwXlzHzfpgMjndqgVtkykxqk14bi/wV5Tu9t97XLWf
NMUJ8StdLIAntVxk63ZHAwC20AQl+24BavkEvJv9ZXUckGEf2DmH9prZLeC/Q8lH7PyMFuLnErEi
rgzghevkO7NZZL42nNaig20qPKQBAtl4dJK/o08es3WzP5wCx71E0nghmqTj34FQ1/Rop6+lORKK
Yy1isBOAS+k5rCDe3B1JGkEWzW44Kt22Tno29X5c7dBMDKKF+wXX33757EcKWqvchV8rGIpX9U8v
LF4QoOMnCcM/eDr5hSm2MGqAic60jJjAnSOK9IUJ4z0NZAQ3dQCMsaWPiRteN9d1JVu7ow8X2uDd
TMBHBSqkIvqiOq2QO5pQP70sedAGVqgtqDDvxpgffFKESPD2Z261pNbSA810cT0Zg0VfjLweTPMQ
pOTa6PZaJ4nV+ypjH8y7Zpnbd06naSZVN02L3fDaBMuNyOW8h+VvZknPXXvX9E+m9qAAM3fNhIso
B7ejlHWoiGOcNtOA2sHn+tADGoDX6i0iUr8ERRTsbZKwmL1ajX/3vK6cR7QZUFzR5vnmjlSkqNvm
vHC9dn79LC3v4cpMScVId5OJ8s63jTtM+U44K6wOEDG04AZBg1AuKCOJ5k4Tk/ahk1vBOoDzB4aO
e4IEFeLCuxmjjtjM7Mv/76yjkfgEM9sDLHrC4cU1DPX/z1AUR1DGUbt+IxR/Gdm6jdyeWtw4lTu9
stdULhHksCCTauxONH5hJtksKA1RsvJdL2fMVqa3c99w8JyKOLACQYxoi0jVSiu+uP9al1nxO1nr
ArcXO9Jhuk8tHEoAgSbbuDsbkdrkhnI6rr0z0TFQALwCe7cUBh/T9gwrlf+MQOyNhs4elUO3VPlz
0oLEZNU3wfAgeDwRHsMYWfSbnSpPaceoTmLiWbt5+0Vp8lPiwYkEYOfi3ssiojZo0m4tR6VXw1rk
0hzt5xzSHKVkjG/5VwqGNFfa4Y0BxxDOxYemDXA5+FzdeJ3rFALJLHnnt3FSpRq4z919sPWDgT+h
vsM/Gu0ywDeNvnJuMZFvLl0oKgb75za2KvDlSOsMcjn4HX/OPFlakJXKLvmetzR/8lUEctd/cSaQ
F17VxlvEEDumzf3G8oBlN28D/qJ7Q2imobI3GR0wRbcO2pKWD1JtW5t7M7DDlaJAQZypzaseWg+a
kptUM3EWmzxT0wBpXHMEF3soZGV5ef4S+MxhyidXtMbSg0KzfP5C882W4C+syv3WgkKHcIEypqn2
BIjBvBKBHX0pkK8bTwwyVUUZznDXOTttHiz7Qs/n48nkkHETzIlH1UWmEcsZibuXuI3lYRlKAR9T
boPcexCHkixmcYjzYMlXDmSLILV3krGESJsOSlIZRrt0oQhpkRmoZKnb5hEuNYcLMtyZLwzPWk0D
HM//Mgh40VfHy63es1N1mTND2DSQ5pUN2pPlhAsNTA6bN1uRwq79WH87a9Yq3OZsqCdKtXCKEUb9
lAIR6OZbwwHAokJvrzmOvC+65h8hPXZyzBrMEbAMsqNupYhNE0wxIDsemVPfvBjKJ7eYQJ1Tv8qb
j3whRmjWuqN1fIFnzrUHx/sLzQKCiKpntsa7ZYXNs32PPidOJhTVMjKh1b6teigh+cT6pZv8Eu9v
nqaG6X+IN3a3GBd0I5pVOakZvlCLQMnOOQTqetnC2BmdHLXiQbFA4/A2mJrBzAd8szQLmgp5a7WZ
Xw7PKooiDAwZldhjdaGV23Xbofh3uuyuTXdPZCjuk7FM3E9f/Dne5dD2fQ/F/onQUkZPbhBexn3w
SIoxxk3J+KZLF7mYHlNNY932PZQIQlF1V6axsagQcngEWq7fFk8a129s2y7/qv1vACS44xz0Z1O9
+B962kzU4JGF4jdxR6ai4KfavyvBxIBY65AAbmjVjDdWJmvLX7QmvGZ32sUC0cqbasYl97+RCuR8
M6pYGPff47ktAD0kt4tPbHcZQJhWexft6KaK71yrXo5O5c13G3dmXL+/R00JCVNe3Buzfs+NVMrE
LxiPHLzJdhn/DHzL0jYJIgr1EOXfPKE8TXa8n0X6giyMDSsbiHD5JVmq2YzQLYLSJb84P2gi2vCu
1PV3IzolUjjxnbsIb45NuDCu9WSJ97bLZgve6BsfVLGQ+ow2tXBETLNJn4Hc3LwjYY4+Tu9tXE0e
u9TdJIGK+MgNoSNT1G50Iv+ZTXOBHgZDz3CH5WBdFQyZ5jQCshr5/vKYDj2bACJ4YY+tkngjbP/b
qyRX6zu/rfuTQvXY8pZHIPFTXKCeKzR7Nv2uH+wdSAgnHdDXpAd18nilEdN1AXgyN2gD9/4egFJD
CHggvfMczOKEPa+HjbH+6aQiCxnIH5RWO+y/eROqyIY5m8X5XL4+RrvFczaU21lIbjfMAmFT9ay1
8Ksn+wk16gfKnWFityQDJ92iHXNdouhGYJnx0UnXCyBc0zlctY3txPkgCUVxuL8ZcgOIxeGncb1C
86tbCp7wOzNfouEDYO6XfSn+ow8ahEkUsb7fATsv18ATQYO7LBI91s4FC1F4fnExiFwXktHKqOre
LGcQKPwAsIw6vgR9Vu5jlMbOi2kJqG7w5UKQu0B2iiBy2xoHLbPhp42f0AqYCQ6jHVobcjNuSWtV
QY2/x+/X1h4IEqVIddWCIgu04wGD8JuVZAvfgGybUBb7I3HeRIVqhNVGmVvwsDrOyHuuXvfKgJ3Q
z9sy1ptzWqHC0zrf/JwCMa8pGOXXgZEcz0I6D9aMlJOGirm6xvcR6NxM+T5IxTjbXb9bVMD4WY6T
lK6RZTeQxTctRhFV3prJQMQgJnnLJU9IfHRYnSmmMRmR8bs6udfczjbZHRMhTL0tBOEhtM7fjI2p
g4IqOphknYnNHrdYcS5lsDJ/Bq/FqtybsKGSIht1CiEDejv6iYwwcw2grttF0Ig+viqBqTWp8MZn
0/B82DBa8SGPp1nbpS88SLB1QebsEwwOD/vq4lbixmrzPlFJz9lwARpa2wtGuutr5IYdvGK93/6A
iErK4vnp4Qdu6/r9B8CT0OY9xQwkJLuwOFUUKqwj3gWxgkRsgAoXgkgE7V0ups4twqLIhlVZDxoh
Nnia+QXwZM6Sv/PIE9kOxzP+rjcrvsKosY+PPr0cnqJ52Rqx9le6IslqwM4ywSFn39P9aztY5Nb5
dStc7AQ+Z6/2qI5o2h/CkZH6VOYgVQ5gnpC8vORTEyHgJyO/FutcNDwoXxA3HrWE1ebPQZKtddZi
lUlkVmEaiJBKlWeYwXNjlyH3b+HDKev3aZnJMzKCWrGYhy6gwdmvz85gRL8uQAt8kR5pHVCx6N/H
8eLf6l/DiYyN+JNpVD5MNuvXnUQBSh1cr9oXBfSCI/2kdrlGUIzRIqNx78q1Fq73Vy0G5ZtyaX8r
tuz+k1WAl22cCkx8iHfBDc8gRuIiHdDgX5i+qB1XXVENoo6jQN7KvT2Iou0tEkVwrIB8wc3drgxP
48oAyDnETTk8VFybEGFkY4p1MQUAjube9ZQOslcTvmsOWJ03b1m2yZlZJLGQlNHMVwiaqZEzhP11
MWsFzuZKg+i0eKeCrvjEaMZgaThKfuKlhaF4ScORTRGIU/MspnY3h1XrXFWxJ1DThV3f2ZnbRiJo
pJ/Jz0bkTraK/YKzmrcWzo3nQhW5SbnZM3sbUW5uxY2coh+/bi3ROhsCPZMQK3JZVABcHaqotL73
7Cn3aqKH8/2I7MnAFWCSuTZRgaIQRbGEAkYHr6BUOShIL8DFiOMJ2m35Idy4hO1yWoLj/JDZL7bJ
0eQyRtXRYsj+6AWH8EKviEMGPkBOTq38/lLKXUQIkJgBfxBoJVfztF4YWKjGedoN/o+jB8RgW7uy
5dtUt1dCFphUlOWVYL63p9RO5+BJBFLhOmXx018FO0UEfPhwJHsrXfCsoxw0fktCOr2ux5bM6BTm
rF9d7u/uFrG5BBccHQKl8j90TI7dsmVw1g/7NWchVuZxwXrPfIFg2uxMfTcKYj43y6bBgRUKF6Pn
zO8nH75Q2PyYrI1TcFbEHBoiEojpNWl4m/Gs0UqKwTPwAFedKM6COro/4O+4ThfVgzv5Ct4ypkUv
rgeF1Kped1AHo3UiaUwrDVlnsvEGR5DJlEdKvejfdRL4ZFOPBVMnbo3S+TYhYJzg9v7OO14E1qh2
EVqOihyKdkweGGsq+vmYCi96Yn8CkyLSbG+wsgI5RVYDdBMboNE4kMuTzP+LZh5NVZyEH6JSKPot
tdXgLt/usKb8/MO7wT5Otks9gYDal6IGrKSPmqwgJ4oD9c9a5LjqPFcNEmT97Crceh0EVyZjIMLK
EUejVBNoD2P18HS/uosJQM9c7+dMIo/Dfjh/2baDhgndcqHioKmGA7JmSVw1yXsExja5JcnbEp7Z
0oV5KoazxpMDjYjOqbflWeFdypjdlrgmwj74LqFC6SpnqqzWL72ZxJ0JzL1/z1mEBxF0LGKN4xwm
JipoqYSWJY8QwFq1DD9wZKysIzpeteqMMIdO3K/3NMxXUHLCMDdKbLgFY9VBuXHjCwJlIuL8x4aq
VWM4ZwvTjzKVUwrXqT0J5oMiA5MKbRDY1EgKz3qwCJVX2h6VEn43C2GzJ1OM6vi4m+wEuM6sX3ca
VHtayMvzQMQLr4xeFIPrIMkj9//MVVZV9DpDZRlm6VVi2srrOESIUTf15Fi+BsCHl3ttG65s1wlo
LCeJox0pedqjfkr7N1FbZkLTq0oY2boe0i9/XWbfzRuMpKM02HUvrNtXzBjq2QIEC/xc23gUkUu1
+q9ZZpKALZTIFIcFnDEEdm/WyWk0A+drAbnDXakUEO/Pa4ISdND1V9LaCicEqa3HSANzn3sq4uCO
DGNTz/LKhSq5bB3ZtaRDNRmHU8F2mHT8ytmGYbOOpWkwRfzdFwAM9O0i/kyuU1+MErTx0sWwetwg
ErCTUUV1KwWm4CLb/sqjDMEu+smhCcMBc48qAMwZxvE7W2/irmp/UVazoj2Jk87uydme4nyvzG7Q
5Pm0tCZcmZg6ymGHJKD2VTl9jT7f6RVAS3LzpwY3YqoaxhWj4OI0POeEzAmsFT68g5n3K2ocsRrm
cf/X6pKWEEHRp92RPI5ZykEWrytpuAz846NGvmgg3fmOsNS/vRQpxSa5580r3GQmsHV0daSx9/bq
JW1gzgRmDS8Zj/CqbacH36Q4KLxK7xUqtyZqxr8F8MwE678dbbqv2psS6csEdaS2FdrBJmcRp2ex
Fvx5QSIeXeb/LsqGrefibYKGYJ/60Gy/zP8NLSShaktsbTXPpEdNUslsN3zCstyuhTyprVjY8OJn
miQVx1QAZqarjJpHIA755YLhkDL9jEhjwE3xmbHUWYALCrri440d8U151lIVChgv/NJ1D8fIuaes
B0l9aXTTGwp9IJwhaDLnyvE3RmTrPYYVWPRbGo9eZzRsMeklv/uR7ug1dMdZmSqLCzYduYQD/NXi
gWyvuC68WCYbJKvzpWQ9ygNEKU9qReI/gnvGd+so+tdu9WsVXYSEVbUz0MR8ueGh5flZbFO1pQpC
sgq+T3JQzrtEyj+um//GjkHRg1V1egbJZ6epKZYGJdAd+gKzk+gITcPuLaZkWibWSXNTYrLXMj3W
Za59oJuYefVOFIzh2Qo7vS3IH/Mtdx7TnfYVuJK56pGChF/9WF3w6YBLLu4IxyvR+fwhhjRdUcdC
hw6sjFreoP0udYoIxeRgZf+Ab6RjiMbLnFxuRbznPyG7EiyRN4RbUKIpK6hZBJsw38M7sV7ChokL
zN/DO/RtOv6fjhu4chxDPwx/Y+1lMkssyU/Z4gON1+cMp9aC2m8QT5mLdzWiqBIyFyD30LV999VK
DeOUWzFeJd7u9wckeWvpcCCRC1pARXDPPyZ/OhTNGkWnfi4nKoeFDvw6jx5hh+JxSAtEq6Jwiezj
TXEny3Y0ybkwxGHYEMaopecJuEe2+jD7gr9ABCZ4JzV0ZVD3lCjGXFnweC0WyLoqZ+mtqJNRC1cC
1rrRcht1ogv7UgiqQ/xaUzIZm+/+2/cgvVqEEh3cvnWXzDZW9sa2lfz0IVMVf/swvAGrqRPU6ovP
KsiULGjB5syFJpD7ETTk7wNGVnKiHhxeLkXEVtEMBclT/90IDGttJIx6ODM00TVBwhcJhWcKWmrB
SoHZ2cwucq6hGcYuQTIfAYrTQM3vZRMfw3Hu9X/ymtXauPkxBEYOZnHu2ND/YO121V9Sv8Ns5i7I
tF7zd02QCKcNh6c4CTlEXayhAXrApxGHW6BQwXQ3o8PzkPMGJ6dOzi0BDQo/ixlq3vBXt3+c01Fw
xl/8FYLenrF6ShpNmKiqTd+tg+t97zCuNBz9Mph4wRLWIdAmNekUQ26nuoYRZzWFXjKUfqggVfyN
2YxbZR1p/XCpSYAdpVqiBc0Ov5IeXXK048UJ9F1FjTx0akVvG269WHOxeAWes4WbAX9O40X6c48Q
Zo50zw00c3o9N08hOAqoYRUu1VyVF/MHjaxP4Lx3OQqWPAmuJNM5kV8WkiSpwpk/op3OiEUh0bso
ctHdSK7di4JCc2syAvlFePwA5LI+vT4x24VCepzZREY9QF3oDANNeuoUm2/gKclkVEvzFfU0X+Ma
vbQ+1UCX21Pn/JXyoumgtZOhAA4dve/EEpnY38ITX6C9U5AK9OZrdeZy30KhfJ8qauGJabgh4Z5c
4ER1fPXbkuQbHfJi4JxNz7Hmw7NmVYUbc/vMAbyjba2JvRwoXOdyVd8XiYsQK9pmArAtdeNno+Lm
vRrngGfAtcjDGss6ADjniOYL4d47aHY4kE7GtK2HnTKWOQkcHiYs69Q9074/6kyxx4INI+mPlaos
fOr20t45MxMI+IroD9PjW+g9EBbLQJIWFncKNNZki3fD96SHoEJ40tWfjvEjeJHaBiPe6l8hkwtG
9htN5rtLmdNyXE7iI/WP1CbDLKw2AYgNtfDJfqYTJq67akSiD2D7AvPn0t05CcglcMS6XlHzgyDj
WIon7zgPsU4DZ2pNJHFiotABFy5WFM30mMtO04Jjg8nYgN5LBCO65QDWpWS6RxpIKK0sqN/BMcqx
o7yEzbB7ztWe3/7dt3S4qf6c7iEiCl8n0SQoEnARFOzExaFh1tYnflpB4DkzPpObr90W9Z+EgKEP
m6J0+dQX6ZXK5xZuExTNS85bip46fgI9S1XSNi8f4PPsuKeyVRF5BH9nPzbk7EVh6IW7/nDSh4V0
65oTK7vVksUBYf+xKnImtqQL8zii/+VaFPwdQa0zGTKmDNMSc2BoWxJD/PVPl2IFl0iP7hjFK1BO
wwunCV/mgt+5BGmH7VvRGHuK9RM3sLLKdFO4JVbQZusBuBbw/perPSmdElujDJb/1SH49evZa4MS
B6i0QE8KUgCXAySQ3GQvvnw/MEFimt6ilsSLn9MWnOyizGT3MyZE/z1wsb49OGTW4QsGJbZXspi/
0ASGJz3AvXiNJdlO5wsqNHMJL9XOJp64XlAjI56hjGBniNpjiaZWJ3fnCFLaVwlXgBPVubYmWB2h
AfrCk4AFzlE4JkVEndkCsC2j/7ptKbzFCKOg8GHrtbAYMymM4EiAMYyhEW5q3rozNrD/3Tq5Phmm
S02JfPoPNkqHo5KzAx2cbC+X7stFgk4SmMsO/OniGsVxmCD9UlQ/mSSh3WWm0+QDFOJlpIpW1p5f
PJKk0r46cy/RNxunCVhY2FdQpoiVjllqlJqafg4S6e275Y+5kQ7bDVzliY1JgVq4p9O7qOKiEzAH
HojVzvXO8chh4QSiZ6RtYFlQfaeVG7BMDdZ79oREGRxJxdb43LwaKlZnT4ayFdNxXd8wc937ZWCs
jDZMrJIQpYI9Rd34PEtSpwbj2jHqt7D+yNpEusoKhaFmCvV6UTUZstKr6H83bONs9KE10u3T4b3Z
m+cdNnjIRfuPmh9Nnlwm5gEQpCGyajXKj74n1pQAk2cXRhkqYAW141K430qFCFS6maTZZwmwb5CK
lyI7E+RlowvijW/GdnXq24CTAxUaMIbsL4TvIdazdx75xBoiyiLXHfVDUSkEj8+Gm0JYJX793adC
nI05odMUNXycg7HRHgbJiuQosjOSB9KjO/qs8ee4hhExmCa50oZffCkJWpTFyQEZGRsm28V3DoyD
WUOzK6dSLE4+7eq2fnLxUV0wvhTpirbizKSc1bMs4ox2gXGuLJ5UUn4vpDAkEk3GHH929j2OcHcH
6CrWQ9nZyaHBZl5/RwQwsV/B3Gtp1Y1XT0TX4AlHd1Mv3c7Rb+wg7M+GRp5vdwhAinjg/1Gcd3g+
jqxy3uL2V/9l83Oaj+IW391dS3ob5XVBKuJtUV8Z4xh7dXZ3xsn94ffnUaI3xs821t2JBD2WNfU0
SbaMEt1UBp6GQk7wiY7gAdR2LjmklpHMvHgY+kylptC4ZEFqQOLKDpWhDr13uK/klyYRXqjcIQqk
ZYjzeCXR22Rr5R0rC3J1opRBTB+tRff3ozGu4zKugc6or6dax2JfNPM9R/E4/Pu8RANC+1IQQuzH
HnJZIWcfg0CkFgenWUxKjl3orlsua1GZcqxeNnT2m5cQYfEllDfiWzjXmMLcm4dMGnqhcGQihRMP
M2T3TjZ9QfA2Z2k9tnSOKKB0O0PNQHyKeJoClF2H+nJxWTHDO+lNRByKCujPIUoAiA0yB5o6Y5Wu
WbN00DGrVzsVJbgjC3X2k0bAqGbs8Utj6u2copuoeZ7Tev33O966BOG2OiJgv8VpGexLOwnXI+OH
PaW6ZfKU4pKFFhtTVYbSZlU/6l9RSXmA68Dkt+uN0C4nuqP/YzQMDuXWe7KTOF2Lg5x/78apGDD4
hFqFVjKgKi2naH1HiAUZ4gFZBHKUHrCvVKQUOo6HKtpgDllYkxnEienHZSSNEQSuaJfsmJVITPdB
rq2J3QCz8HW8GAsPyYj2sFJ3wk5z34wSfUtieY/7KnpPRszjFC+vady9XVby3QkA05qmXZqLNCyY
Epf4dj41MTQGG9z5VJ3UKfjuGIBC8pwzPrexbCm0DSWrjC7RGPyBThKsCSaHfnTdVTffiGv/UsHA
WesIODxiIYLHl8mlC+S4doHnORGDGbJKrInfgw7hUJK6/W8ql+Ttb5HKGvgAwiOQlH0vnLDDCYON
6qsRTGLMGqqGy20SsTEdCcQgSoCuFhTNo4SuT42ZUUy05U6wFlrk/8DlUyvuS1JPqOdntHqNIhZf
FYMl27ITsDM/dYjcZ1/UaMCK2HilitM3hvsXUoTGl/dNEof4ibFs+B3INl8ihnHHgb+yzLIE2o2m
kiOtcXilbupDLCH4MMo6S/mrqe65djlsx/WjbnDRBolhM4mHAkHUrasa89BXHH1vTUlLSCkMGsyH
XIsc5uOc+lUh5buZq2F+hbcnq3Wk+l81mrT/NEV8d5bzpCzzVuJipdRsbPEasLtgb7wvb4Fp5uz6
s6PpGYpzrB4NPSKWim1b+uNkK6SslDfCbbecazISOO5hYvbe9diE8o+iKoYZpX+qsvxYO/l6tl+P
J60veM534clAIRpDDqvyTR7IRlZHNrMpjcuKqLHWZMz8hTNxU75OvRwCb1a1eZsyvTwVm4Ym9VH8
PH1vTUyUKZCQPUKdLQXB8RoGnYGtEu/Sr9neg5Ci4zhxK7sBWsksPFDLIAazZWTczkvaZQGScecq
7mlXwuPRzRmVItRpmVg/k02PklHJak2lHDrlfuDhmmcExNlw0epZm8ED0wYmMvBfgjB8h+WO5zPh
PPGwEAZHckqLrfIOnJe+0eIJQB3VMqkwegIQHtaEoGebI3/XyR2f1lU565hdToweLb0rrRTdvPsb
BinEDlE2hfiAQh3s1uIp5WnOibGXkNlOaocG7rwuzUpMUzgIreS0OWGhdY4p9y/PqiBUteg+SNG/
1wV4jPRnz7IugG6khJ6+8PAahK0/P35Qe9QxpOTUnNv87LQPwKG7pBtiTagwhPM7x0ivsqqqCvS/
EtQB5GsRtgNAPp5IUGGfztJ2r/i3k5kB1x4ufl4y5Ysqv595+yohbK4BzOULtIfSgEOlZV5myEp3
Xw9o9VY+IIhuEP6283H+v1axKCzsyNOuH8dYMmElgqWFEt7TZFmVHdXnXOXXVQWVvtMmFywZmGpi
cd62LcryQEhy7BZscA1McCrVa0HRNS97qemlCJzy56NGeuXmern4X37anOAfAbwX5N+Ij25L/mDL
vdun/GJh5Yt4ufGoYm3WimjUG0LXiaFEqz1a7Iq9/bBWSttaHjab1Re0xNl2BTJ7KxpP+4tVHjj3
GB4ZQyzzCl6vxLFrle+qcJCnbBduluVHAQtYxNgMK2AmJHZ7iYAcPhsNJU0BjtyA62eztlSJ8r74
i0riHbkqkDIB1+ShG8wcxXVLBvOd3Bf5pbgops7oAIg26CpZt5RrAQyungg7Yx0StEcDTCgwMeE8
F9pvAS1DBSkKBt4iY+0U+/XTxbb2XljSfQeRcxpjbX0i7Mr4omRzjBwUdrGEU12yT4+jqfQEuO+G
m5Tc5mEDGJvp0caGcE439TnGeYqhhmkXeQhqD8v3Oaa4h2okvP6WAOv91dFxvRpbOtwBbXO16gmY
jrJ84DMkcYLj7WrJ+eQaHa9wC25cUmYJFmAR7f8KsxegOYr7ZkSqwb9kKKrqWoVTyyMcTzJBEtA/
dCtfeC3zZi5K9OENLazbvEwiEQ2mBtP7fN45dANLTvxMKYSTZaToBiQAeZP6hZ//j+p7qx05R0lH
uBe1xoem0er5lD4rMxWIxvEHJluYb7iAuKeuXvySQ8iSFAMzuSAVXpXOl8GqHzKXwyv3cp+wwdj2
SuvAl8VnQavx1H05/s8XYFrGtpB4MuVn47zbD3lzVWha11I43cN3L0R4BNdrnEdHosKdWx/ja/WV
ozy7x+9BLuI+cHRTtkMrxmHTmFQcMVoGK4YyYvkdly6IbHfQ6dbzzhnPxcHHrORGI7bdumHvKdEj
/4I+2Yz1cSezUYOG3ELXUMXzOsZN97OEAUh6szsISMLLaVlhGxs66OkROc5hfLVjbgRZYcqWLJuQ
cbJKmEOVIxBoqQ+UD+nlSL/HCYYdtFIxLAqQcFZp+lokZVax6nrCoYeyRg5+Aw+VJokNzA3e1F4G
e9rWApV+9uFfiVh7a1A/OEKnCBODsSx8n2rmfa4w08lZhNeaZ5HDKFmuHwwfeGjNoV2mD0Zuf3+m
ybsDmcVlnhIBhegiyac0xvTAeRDtkrHeRh4pzhRToMO4YsuE8fy8qTxH0nMxyu3ExRoYFX+Ww0jB
hQUV+bGB4GKLbGSO4z9HTUfi/y9Pn5+eK8bBfBJz+YtSz44KOT1ZLUIVjRht4hivUzu8NPKMMADq
OizrgXqxK54DkTYQQdIHup4s14nLUqPH3yOsnK7ZfeVTkb1mvKgqeGZbKBBIjgEOK/1ce+Ornhvv
Ql7dsX6+YJmTe1+5tQbQLhX2bqCMtXjtL4ePvcGrCsxZ53npszJJswJSenw5VPirMYrmDn6JRAXP
0fFMoZZC4XKpTeTlC6nZ4fBQqREH7DHHbQaH+91mncTraJAkGfnMFYdFBlhLWlmEDTbxlSOzGb0w
o8ylEOjqxav/av+6in+0E+YM9h2bnibXVB/a945djlK4mHMf8bLBh5FiwIl4ocngVy22WE7nvVoM
TimqwZZPL7vLre3VlgeXLNOJO/8/iD5dz1DHxP4amHnuRngfgTUsnSyOLsBxUQRXFPewkfZJfUwv
AjAc1bJ+7g+pgtQLB1D/A9rZAuPFJag2Q+A7uUb5MW/xyEcpXmdWI1kpR0RCey1Ee1sgL/EHarLB
JjJQQtGP47VCzjEkUNJ49S2CSviIA6whon5eJrAOhAKL/558i8HhtEhDgcEzD4TTz2AsSLm4oVNm
RZvYIirCTqd1dNfTyhri2Ez031HEZl9wENyjdXFWtoUDeNoMT79FxG3g70Cx5En9MZGflzIFekAn
A/1CFuuApmwNPSMfTuGzD2BbNw4mcgJkpl6HCjyvZXzpiGuP3YFtH4WhxHcETfYjc1iiBZJhe/uV
66hRJId0L5W+CQBT5KqwI8lLjKbTIVoBCA8YuW8ByiTsNglQ94+ifEcoxMqsbocsw8RQBJW9rzEy
dBl2sZHIFtS7BKd/Ss/v16z1GGuQJcLh05qRUn6GiFyMjD9nUzPAdjkaUBw4Df7IIYWEs0Ou3OwR
q7gehATGgmdCFJ3WzGU3U0QcWYiWK3lyV6Oi27JRkSu1DHewuk+5y4UipIGcbcqDKn3+6wJKs2VY
PLt6QTKogi6Xfb4hpm15R4vzYrgGhgBLdvQ5QKDYargmuUaTTwuSy6020zytpj5Yzr5mPPUZaH2v
jZ3cH+S1hTh3j38XRazvVRSTt0czV6orYZdM2scNPMKHnuEHx6wo7lTHMNoG81+A5ycEhRx9TNHv
9gpGuwNhlZvrYIWoN+VrNLd+bwY6AMk+GFOiCKzQiney+dk+cnIwTrLKQj5lVLTswBfHCbnbrGv/
1wQhcGPSu2RKAhP2KVY4PljLLKmEmXURE4MV+A9ZeUKNUpfc94woOke61yAtcSNJ9htiDBRsS/iS
D/B8qB3nDorgCv2657wbr3LxkyUl9AZQgFXmk3Pf/NLleRLqzqj0oFJZPMJpqyROyP88N91wK8RK
7KIOV+ubpV00fI8+w/LoJkfo3bwfaj7PsolKksmbl4QnCKbo/8Ax77TfWaoVG/tS2kD+nCQ4pjQI
fTzXitBj3o06z93MTeXziNG+rmkmXP1b5hjjJKfuNEXZnsZdnRRIczGkqun85xr3fbhC49d9oouw
fDONY6+iYaApAfey91a4QoS2Rqc7v+7HwxdpYFs4MeW4J+2F5p0qX5TUhNjevU7Oh8XMPFalUvcR
fa7Avk9mnNINtbt88cocPtkmQn8q8bXGjfvxOLQTOZyDtm6KwT8GiXkmTy4sLqW/PpyTm76HFl/I
GtJ4EdRDQB3/oug6YUd0ZvzYVRgK10rEGcQGhlwmsv1h1kHeA0Scms4faNcv8Qcg0+Y38tvyuJ0w
Sx42i6WpgSL0wOTB4rZK91x1yELQTJJCqrLoatzozvLziAKxxxUnrLwj9ZaoDENSxdvyVBdc3YZs
/50Qm/hdKQEpvTv2Vel9ZKFn+NOUJUgecQ0DT6IHKMnBPfQf1TLWE98MNGqrCv0eJl8tnFn8aI7x
yuZaRmWSSlodSnS7m2O9+NCWoiFCW+gkXMgL5L5egyf8xFsOuh1yebu/bdAfEmluPugWe6/oodWy
DO+Uxhx02dZYf1aSVjC214bC6WqSpwca7xWzBr3RwsZZYfRfBwPhc2PPW6Z18ndKImtHNTNcGLHo
2xyZRkAiJr91w0RG5eQJWYUeG28PgA+UBHzBoZAKDKiCHfW64WslVzpkqETl5/JcusOCB1IsvYaA
5jrfiQkS9rkDtMWIt/ozMqnjZHlm7yKAiuUJi2bjOZuCidYjJlYYCAdhPsk0xNdRo4Yj4eM5OJlO
KlvqiuOo79z5kae9a+i+XSaVZAF95SwuKhQM4Ed6ilXPbrlUEWkbicRsLH/gTsaR/yUpZKZGQ6PS
xwG4g8w/j1ZN0Q+BkF9/d0JJTS9TXnXJztragSH6QWVr62LMCnFu+xzUQfjwvIdE969CKpSksZU4
1W63QW3Br6ZKnHpuocyM6o7B907QqXDvHlqjUgSK/pvOrTKWqwAGk+Z4OAVOrCBUvonLTUJsvR9C
5lv/027Ywfo9gl3ih0XXknpvbiWHCmIjMb5mNo9g0Sk6EufSLvpN0PsbPDtx/GcwSJWCGIf8B4BV
8LaaSmgR0cRbQ17Bv0Fb9GMQ0AKZ5Dr+0HxLpGEK6sUdy+9fkCEJkjgq6eAIe+qEdhCkNnpOiurh
DvioVPcpXeU0mkbDBc1powLTmKhH4IVBx8SzSi7+UnAHK4XMKa7TQFiG9jULyZ2o/upvxStcFyoo
Cr60ioUYkd0ZmVMIGBvIq/jonQb2G28Oj/wPGRD9ELOz8fFHFQbyO1erBFpMrNq5WzYbXu6r091Y
jKjfkc6k2cSEFD/WF3nPcu9NPTeZom4FRRKnEawCt/j0wZOuR8/xk8zx72mHyQYlD6AL6gYyqSbO
OZUmEdE7GL/SK5Q9H4L0twdL+YxImBDiydQct1Q4o9u/Mj+4TPI7tRtXzSLBK+RbSod1SrAtdi21
fYik5GUrd+yZVoou64sqFM4EzMsYQ7kUqPM4H82LbcvFA0H9TRS8bDj4zj4aJH3wmej8n7HYFpTL
krhyjdnqqFIjaJgVVawplYJAPHNMHzJKY2B35zpL+rIlRIXm1Eo3YYm6CkZVpyLUD70JoY2PcqEN
Fn9w0BvdzSAaXp6GzvkIxEk3R8pLXNOCcR9Te14hZn9Zq+EQvw5eNzy4iCnrJqV/t4irU4tySCsu
/88HtHKJEIQVW7TgreT8MO5PyEGmQSM6PQGXQ8ETtyRG5uqSc0Voo4YqR+bgQJwMM8lJ40/6AWVU
uwHcYNvmmya4UQ27bCM2OBqo33oDS07MTiotPCXkrOEhSe1llnRETwfav5kcjNqJ08r1MBX8M7ak
AIdHg3x25u4BJApQ/kiH7Dsy8YUIcGNZf1bocMzaCZx1ZokaKI2mbrehb+24ruyYbcX4ECRIV2Nc
CE9GTv8wDI2ZJxxYpBT7QzBeZrZQ1blWU/4DxsUq5pan6Xb5py/eHDR2XUWAUVwrntXd56KJxM2c
pvNIxtUnmVVLwFTmQCWQi9i9uf3nrQSm/FlDzMkUGyKgSnCibzEmnVk983meA7In09bl1pEDc5Oz
UdQ8ObyRd29IVuIdOFw91qPQrL+xnPgtiK/vScngjk9SCq5E9l4nwjRRfv2KyC91kf9r83m09PRb
4mtZ3shdlJWdZEDhZ64JByvbmjpMEeI+uAc9Al2ehEGZjT++7wHKmRMJyZ/7+u1/2Owa/D5QIJbw
e8uyun46YaGe/J+i492M428vUEJ7wfhY2ODN2tzU6ZrUUvuN3oKRh/0+8+Ukgyg9WQ0fABwV8njb
1Xk2ZzFcipfqrbu5Re7kreZnedUm27hsQAZcdH0+DnE885d34q7e7mhsJPbBWgd+XMYH5ZeVjaDh
dCYGLL1Il2OnGTqw+VnoKzg1cga7Wk9gWpGS/+QLm9oXwQCT/cI1FvfEjX84Zy2NqKduilUHwJGz
YBkUN7zsR9JRsrQScv5vica2yuUVUba0EYF2kR24EjrLoh7b6rvjJkS4qvySmH9Y+RjtiBpPvKqH
K905MrO1SOKwOYTd+58lIHcliKNCPdEod/137TKQuA9KiHbsBvy8l0L0D6fyhOVt5haVNsemImzd
CJCFWExzakNvXgmtB3qWyKT5mUyKZjt6FL+hUBzhHOedVuch9WK4mLLVBr+KjNQZ30CpIYFZOYUM
h7U5bfmdhdnx6eGJ3YMt6/Z69g46ohybC87/jWtdMRXJ85v2/xYEKVUu6DFlyQBbMI28OaRSs/MV
Jl/A+qm1xI8xBfoY4YBc9xtKgD7PQteVRLTuegmwVNu0/GGd5sPsCCb0BI8++DF5bnsF/yQWO1LS
BL6I20BFRrd3Jd8YeIG9nlUCjsA6D2vIFbuYk/xnalhpgP2Wp1+qYfnRu5qlj90PsXLtJxpVDJgZ
YeYvh1CtLLgQYVOMk3w/Z+dNNU3rNDSIZAUu3vWVkxaI+JQrtx01xxDPhReDIna6y0clM187RovK
Oata5fgpLzJlJukJpX/jN/WBrJKFCJC5Tc1OzkjIwE6Zq9sKhdFNb96UGyONnyMKNUeh7s0rus4W
nU5KJZcHlo1RgGG7n8LBsQV9HBPNjtFw9BowF/jbobUQB0d8YFLN7FAAVMiH+VylPq2DhtEsDbLw
M8RqRhc3FFk40vdC1eQ1dT/KlII3lAvxpPv+Vnu5hwFjfvME4Z7JCfl3bjwEi4qLcH4PMOcesuqL
ssHps6611vr+G8kjT9vQ/xROXzDhzgLGaVLNZa4fr+2olj0pvRF4cmcXhGuTpkXqsW99OTmxHaPH
6iQNSLptvBuODHBhJjDEghHjrA3k4ClQI6N/Gs++UQlch5IZHqC8wfa571dCjIYBiYhy5Ss3p2Rs
un7WaEGSklAl9Wm6PPGy0QXIEN3RTLO9sOowvdwqkHRlGnZT1G1Os6Y5RztsCnCj29BkuFQVR87K
pmbr+m2l+/Fr0NfUnp3QoEjB5sRqpxDMfObDy2jEQMgW8iMZweFqpV6zz8HnDFEH/zIWpYiMtL/x
OwHpdcKiFkZqAL2WP65h6f9ZIVVl7WGFqjxrg0s9WCMDLz/0peak0CPNSUTupvzOfSrb8YDAU4IG
wmhiQkd9uWBdS+dASprTY7uvS2WiEw6G1j/A7vYr1BjGf0oteFO0hcvhmArSiuOGQr0Fqg0mlGXQ
Q2zzbQifdqkOu6V9LQXnM+Aoob24zLiHSVtKWdPFW0gnb/WW1HPq9D+zIZP1JJwMsc04pgp5Csb5
o3P+280OPfDTDMCcmMDNJN19K5727wSHjMhNvSwdn4RKjW7zW4xad7PpLNqZU048q7JvCqg/mLMZ
5/Z4ee7xfzk96LPCvmgPyfIz0pYw5MaQA5VkyqCOs49J1hfrT49xMH3KPX4iew/TKIEfgkBtRSvu
auo16hjXHMeCIj5iyGKEqHE7w+mlsfjejC09Qfe8VThX3yWFEgT/RPH5lp4vs1sa5Xn4ONXMEN7F
lwLBBUcRwFQm3h13xZX4V3aFhZYi4ldxpd6cIzozlhNHfzYO5jirVapIbwZJTtoGR/ooSZA9Lsh7
7ErULKcUigqo4UZksXq7xT9f9dqD5FalN2m4exfGJJ8ON6VTeajVSkdWWBgjOeUaKOnZMx0VQC1l
7UwZGXs6KlZWAyPE+IXbQAhQvVFiFtY0leUrjmW0XZ8xtHYoqRreP6AVrtWwpNKn3aFuUN6WSWeO
f+4emx/zmg9btyzINgvALZqoR6sFeUSRe2BULqCeFC9araDhB+xFakqy9tYDHkV6oYdbB3Flr4z2
8l/GLEqs2DHXYPpT2FBMJdu0xR4tgW4f6VmKCFGdJNIMPGTb8UOF9k0j+ZQy4yO8tc4YCOXNNqYN
a5kcNfo1uX8mfFfVU16AIlja6P8ZPxXWLhekJJmjWi76M3+ccR71KBZ+wFoIbm8ymaSkwVGdZCb9
s52pdnp7vXERPYKqtC4hnC7ieHUQQeQy50nrZG730EPyHyl5Fhz2M6M145GP2ejRhR2j5i0FZrbv
QgGnwl3jz0mmxtrrsHvPJjqlJE3f5gp03fPKkIFAfKmGtWJRAqlPmj/BGP4OsUmUAKLfbDesSDRT
K7ygpp7BLNQFtaX3mvjXCdJDqZZ43kvHi64IqmrxXhxpvqvrNWE2mPjQt65DgowHS9LFjOTrcPWN
eCLP51cixe8+DxDQLhxd8Wpr3OZ9SgnyFYoRYUABEX8Qwcoeo1HGv/jcSm4lvowqcXXeMbGy/DIs
CjPjRoZAF/MVruhSZOlYaYrsDq+Mtu3cmj0DEUd2sxSTOWnFQ968zLz6UjlfNPmuRRqlwlv0fvfJ
1eT+JZUXbx6EjiQxUUui1x94NPWkKshH6ZSkptYKZqRYnakMoR5V8IqSrkYAN9B7I73eYz3rFDJj
aZ7ID0MJiN0NNz5tTuLdAZYQ9D7jKi05ASB+cteH85cmw83vH6SYE9GyPi8n9d3vWnQSqi4tQD8c
BFoPnNcC10oM20jQpvWd3K0DN+C7BfeIchcmeADiGM0/dtRVwrjtol807QHeZVMdceVnzSi8wHl1
OPaOeBXPYTL8U4E8fCcVjRPI4SchH61ng4zbebgM9K/UQ/PkGBCk37k6t4dEwmLCwjd5j6WgiND2
I8fc8waYEDPSFYX7wUP88vhIhEmn5wdn7LWMgJxNk8AS/X2ZOxca8UUEPXNlGmdM5tyMuLPIcO2R
o9ZFx8sc8LpRvYDPWPAdnWr2PngRph5nDGUM3JxFIQQaGk05vFFOqF+C7EFruYbwdqn2fF/IfLrS
BWx7eairKd3q23OA6CIo5wWXRR41nacvg7GCmpgS39VkKBRMngeyhrhpwmjcgIykwzxc5YEQny/J
58VT3QOD3xEL50Pdeg5BxXrlbWXnTq10qA6Ubnk8fe33KYN0j3XTPow/VKNDz/JQm+HGLUMZQFA2
iLZk/yKRUWSM5xV6TwdslOrspkbkHJV2Ks9+bVNpSaOirToYiv44xO3Gb2w6krvaUYhTT9uLwQch
KMc/Kui9kKnf4fbtwQEun/CXXiGr8oPFdgwO48zGFiD7lc878c5hsCqwRPIkfMcECZOAgxmf2nN0
E3wwDUAeQHrN5+ILwjo3z6wmRUIlzn0r15ioAiz8YDJLG8BreXBQbjImkftXLZB7v2/NoV1ssUUk
SP+ueP0dWqN6EAqitrtwe06zcKOjiWY+gyECN8Nke3XX6t+BISXQsz3LAY9hvDjvZlZhvRVecqhx
JnHTA6/Ox5EUBihAolAiaWXkGB8bL0dEgBR4nLuj20vhxEeqbk0U4HfeBEWMGPsF6/X7myrb91Jm
Sq3d/oQEQdSueunpvaQlM461hGDhjt2oPxgdDGQWmrK1RvK1TpxWGjOK0Mv2coNz0LQ0izDeVt6U
oQCgtJg9n2Mnjuvtu2ahInsmwNDMwLoEYrgnqzy1XTsocSWdOC4nUXHv7VtKejqpWLmhu46288tq
dt7Xv4luJad2yM3q89kmnMuxazgMmhkQDmOU8DHIqdxLz5uiLg+tlq9RUGzjin/+RvwwXTLtWLEf
LDt+sPQTL3sGTknBk5UqZnw3UQYhpwBqHnoq7neI4XIKG8xlSsK1hja11vXPLvKHpMxVySKMhfUM
PefBYeVtGhZ+37mfrIuM0AWtcqqie3CeAagEwqdl7onj27BhWqcKDuwIMDxT6ABh1er8vhCZyhvc
awQ3W6d6DE8nsQQiWzv5B85g0oCKAMXIqVuDTH3H/aP9xbtmBH43K7Hw2mewYiH2ZOqFVRKrZZLT
LqCoytWvdLzSeOqf/opuCJ0a6W/nkta0veByED8GzN0Sb7a7EZIvPJD+W9UC+QKVUUi0fgjMa0Pm
r7MMF+SdooPQ2oKH0eRCrUOpusP5O++DlSYtZHJ3F+d90lfgxRN5cXpG0bziV3Yl5llI5iL0L78z
DbXqdfv3/Fwb/odxBegA5GJ+PaGz+lMVjgn7AucQUlpEccCGgfF63BAO8mFEKkpQxw1vHYlxTkRz
1pyRGE9k2fY+paOW5N0ULNKN7znckcovCAvVTdqIlAOqibr38plzwPeUlZytnPbFFlSiYjIy/R4J
UpHRz6+1HgBnQyfsYSlGhoi8rpcMt2W56cquGdfCHM7fU27Wq0Rd5zAFLMq7HOKzgmuMGl+uHdSE
9a/zlsxuCqP74a2hCmYIANMn6Vq+qL4Q0Hyn/h6/Q7YuU/6a+w9Yuhwo4WAJknsZubBznlDEmd3M
7zEAJMsrUevYyNQYMG0Fjs9AjGYYsc7/tUiUvWmwfLrlXi9Vgki128mFeYLfYwYWmzuUSwfT/jZB
Go5/3eVZ+x3xumLdJwdK2ditmlvs5QUJo/4o/O3y2ICaEFv1O/7Og7Yf3TtH9foPqnaGiffNla7s
nZQWys8jFBQvnmoJB/iXP4CFqGYoZ9vpRgGhPs/6NuA/qpGvCYXoZ1vZJdpAia/BpKZstDJGVTMF
YqGqPxSIP/aLAvMwvV42wm6Rp+IdhcGHDf9e6yRJQ9DMVoPGjDnyp003IWQp42e/nvxjqLf02uHe
1OqiKafSiV2sRc0wkcDuUB9tlDTYAcaeNcxNS9XW0pTyV4QcLVurOM1fco+ffNA5h04fuAVsW/Dk
LRxrBQIDkQ/1IzYn9RMUCxjWITg7cWUAOeWTmP81pvTYBNj/9exPRHYZ0F7vGIcbycdrxzz0Wa3O
LxttrT1RzKasj/ionBZ4+26ITn9GFz/BG7RJtzfISfSYShTqR2RwvYcsmwFWpOuPQBYOvGUvi8YP
Ch9SPwRdat4KR+jP2YO5pXDc7B7uJtvDHQ4U5FBSGbryM1yhvfJmeFE8pIZVhW2icgXyJE4Xh4fH
cA/KlMTABwM9iLRb3mz5H1iSG8uxyhdMI1z/7sdHLsm2BWm/nzwI5j6rEf7BPDpqAH16ultJ55lr
x6LhPB9o+tmo81GyZI+yOvUs6Azi1MSC490+o3AyECUCerGuiubIACi30+/2j+KFVwqxj3HN68db
2QspGoy5LHM6JiBo+BvafG538FPX6qPITWLDIlvwn2VzFKL5Qtd+NNZG4uFdaYjQgZ7tr4KhdyPJ
SXsex9N7cc45G96gTVGBpLya3adGqOnoJ93sMK6mIrB/VkB5KIURTFS1Fa/rH/uk/HVGqUpBD5sj
qc5ofOBj7hpeMoWE/tDSDbI4oEWYUtaiaicFXxcpvABLZ2OD+T119xjCVXXFTjLetWLU9gSYf4j5
I1n38sXQTHozz3Q18IgGmKqDBU8seL1L9Cx/Pc9fjtWmFZ4W750E0L6Ko/q/ut8Sawnajb7Mbe0m
oPWXWRng/6O4LiEz30TszPY4gvDX8uV9/NxW6IIrlTGdwH8ooPFd2pmoxOgnfjR3GJknW0hqTcLP
OmWBtQagys1Pc6Qd2plF1Ktbmn2HxlbhCHA3oDdDeCRtnztQaNoZLZqX1Haxq3CmELb9+CSbjJ83
wYzhqneZhzgOOzaCU1dxRoMIzfFDWZp0YgesC7bhK4NTNuKzRpzHNFKVVTZ6D1nGiS4dBFynyx7e
EG5MAWefhWD1cHY8mb0AB9K3A0oPMPrmUzAylMXfT/OZT1Dt1gGXkxMNqQ7ixBlc89E6SAz1Ghal
IuUssnbjVQaaZQCQEajOF7/aMoN1xbsFxRGcFxR8AWuTDYfFOQFJ+FIgdhFmwrHs+J6GINpkfD7B
XpUFJn6H4MdESNdWnQkTP2PCybpvITiFbpGAqvy6CleA78o6SaXL0hkThjAgOr0QXQJxctbROGLj
h+Ogt15fs8yTTG4C/TSSaWXf5HYa4IdiUKyMLSsRru52mA0IiQpJHnNr4aJsUN/mEetIN40Z4fIf
v31N7/cvT8dGvhLGTEindGm3XBJ/+DPyTwn4dd56YrhMSJYx4sKQa2xuTzE6MT89Ch7LLpoNBP8j
y0aRlBgcZtQDo/oeaZH4cafskxaUDe8MSYP3s8/IA/K4tRaYAg1813sQgjNKWTN6FNwH7dkGYueL
tTrPPS4mHGoC1VFnxMx5js8N3iDAm9QhgsrHJjahHnhBNpgyX+xNQNA/oa/F9TzChZLbfuCFLQMr
FZcfeus0pg0ffwUDZRSRP3LLpWxET8RG+WsRO6tObz+QAO2hwCaYRZkTqRN9usVZpfy78k9TuvJo
PAJ+9M8V7Md2QedyRyxP/DxY8k89cTk80WTjOYxsgK9DQjCTO/WDjgSd/zybeXLwgtavfavMqKtw
c6es2Yn0b0d7uVhoeApwb2HGhY1AhTx1L+Gez2jRw4v3vpGjYsI+3i/t3jwvQ/b8N4EMhqx2ZWHa
iylQx3SLT6Tl9VyuJPN8CA6ePR6ytXhJGlD73wvQR1GcOMrkESAd0PYcISkZke+4EKu1bbmNgzQ4
ChdJurgrgj29lV+X1KsWdpv4sv0gjye8M+0rvA/t7QgJyBZNJzUvZLEzCy0su2s+lK5ylMc7xRhi
JPHBt+9SWvekyXQYPexwszBGnDExRKGzACvulXlaY9NFJPu4qi5Hs9q7KD8MFX2UQTLdzq/iW84X
KmFcGB6TxUZ/GBD86NNknXFNR6n+i0bNY9+KqBH5mE1pSlRvMSQMRRJ7aSQy2S1R1BpPQQdG9TBn
MFKr8u59XZ70B0kB3EM2L8tsURLYKieVoJmHpHxe2aeLhDsfxnAtVCWN1siXD/oh3ydZQRHP8Pct
tCCgAbrGfCexbCKvIEEHJP7DHOk544MJUu/dlSz1avjF9sdaOp+xh1/l7YG0kGTzQ76BlEQBpcAW
jaUvT+F5mxk6Q2HZxfylj6xHi3wKJqNK6fHFzolovVCwnJ3XfK6FYWZoZ6iH3BUwstQ/gPquI+k5
v+WBOi7VG4eaIwylEhhqxionn/6lKT6a6++SBSJrQFD1mJrubHBD55icjHsBevZzaHsVQ3IVZ+Lu
pXppKm7XNHBD1YcBbxgRTY7h40xf7fa3mK6NsUy1KG3zWN+VVo+0OGW8XyWBGHmXDKSzg8+Lr/Y7
axLcMQ5X1DD4t0XSDk0OneAPsnApoJB4IHziRwh5cKziBDGxPZq6lQKtnleF0NzkANj8Lo9tDL2J
ib9msBzUxZ6EcSF4ch9+3xsatMJ/F+pG9moa2eA/cLPkeRRNZ2mh6v2TpuRoi1ltJTAT7n2/pWA/
K062VnchyQIPTQ0ss7e4SjWPBj+yC24myixEqQ/3aYq6QuwWxhtmlYu/zMbQTLv7KvNwTcWZzTgS
npP2vGbYPAM0Hqo4vbjwf/deRC9x1QBrGLqzS8wvZo8FAhVQijZl+Rmwv1DPwXTxZQUIcIHpdyEA
9vesVPdQU+JRi+0/b7z09tmcTr5Pctbcp9WHIAEQFCYG58YueTCzSmWh0wGVQ29NukmJP2y4bZWL
uWsv3g5t2PeGeF98aIeFiZ/UnghsXymBTGYg/wU/iy0xAc/XG7ZTHK/egDRa16ixE7I/4gUTXkXI
slyBC/Pc/KgmKzQXp6Dihv+XDxQAQUqfvC0TDearYRswjxYCSYWe+iz4ANLCjK95Yy06LmZeNs+2
LbGf8MeLNzvH22Vt+u0+aDxUgGBoSJ7iDO9qZHH6HRqXaUYpogjtBUFSsLwfDhainu3tjijBKseu
BPyNytNWBn2vCOqbWsXCaaV+1YK+0Kgu8ZwXu5YIaBYQ0Q6+RiSb+fb4Ll74kRYyjuE/C3pQn2tf
OEBL8/slzxZPV5B0oklzI48qY03VmlAZKedrIl0EbrJno+YMlreWZX+lXZ4C5/o8ZJFs+nufo/rg
qcozMM2g1Tn0k7GwmwiBZ/Gc9EODPUlKb+LNx77ga1LjNxGrF3zrOjFgffBg+GgXuXUmJU9zh495
zkEOj473EpwAKMtt4z1AodWV4pwGxeGKPUIGKYS42kpUWQII9kR1JMY8RUP/LGiv/GlAXBxdNta4
2C/NEZZ4jM44dOZYOR9XwtLa8IUsL8z44qkoPxGXB7407mw+GRbtXzaFwwFhNEI/6Izv0AH7TE1g
VwXqo24Br13JTkR5J9jSnKzGpb02axSN0u948yjQaIgkrKB5+jsJMPNMzMrfvsuR/9t8GqphbRSV
30S/qbsgGN1aeJGIwCx9POSvzpO5rdl0q/XGqa8uAWlg3OeYFZUMwUhAYQ/VPHj0/yr4zz0Q1dIQ
ybMW4dSljAsyw/y289DWquOZQqmY2w2vTDPWJ7Kdpx25F6YtpM6OPPmKcBG/LlVr78BhIPLi3boM
m1o+Fk9Dvd/sDY9FYx/j3yQljcSBcH3USD3MryxJlY46qxNlmgG4hNwoPzxbBZ9nw1+HAeUymzst
lkPr++/6kG3mtIdHt502lqPGdsMSizc9X8DhYIoQQBfJdg/4GV+aMV256cjybGVWHn0BQD/IeiLa
U3WfXLTqBQe2Z4x48S4GnWyYXyG2vcnQZAzclx5ViinjdZIpcB9scGYnyMZCsdYLipSwLXdEu35Q
Q1S1dIIlEkqtF2fKNyuaUvkoVJM5j3Uud99WVSY8+pNn7LbzvoXHhrAgOkgUgJcb6aUKGcF43XJf
lxA0FqAoF1JzWQpw2AhxVvzGD1vpEwN8va+7MAROGzHGANisxErBY01aFZKY8L4WKAijBgfRFwJ3
DTWpQeDRFgKD+QcGgd/PEo2GewPLmDO2awe4pyEJbdewUria8tYC+y8Oj6hFhAecVUzqtlSnZSYZ
FQkDvZkYsRsas8LHqcuardutBQdcdsi9k1SWrfY/wcG/Woe5kp0JvCJ6Mrq2XB92n2xmsJAh4jMH
8gXCCAv3zv7gSHsi793K0ibaef6uPgccWoYN4KyRhsWyxU+aSTkVo47MQL8SHWhpwyn7EZFdRMRx
o9IwO4Isa+fRUbV2CandQDQxY8Gur20Q1qStXzFXDOKFSAqfu8Vm11BZtfcOoMCq/cIChUg8skso
6qVP7usLhEVyWeH7Duu8VTrRVmtQXRD3sQ9I9iapBf0wiVF8ahVdzq4ffb0IRNKXDFM9G83Ju2bh
bvQEeiVAMM3sfwwld6UJofADHYZy3L2ZjIXt0vaKMmfeYOjvhW/+sv+tom7gMcEgOKm86M1EPSsn
tJoUAKDkWb/Eg1BQUhlIyPhRYMeRxls/RpXtM1MvXG1kyLU2+46ZsWbAhK84/q/uXLiwLRXl7TTs
jvdPtRIrUMxdwAdQ3q9OuprJV459OTeMUp2Fd5S+BD+AiMrHfRWNoYU2/0v8XkyN37PG31FYmhuJ
qXVanruvF4BZzuDZdPPoHQAnJUFm6LO5LFhJFAeLs8tZdJa2GFXoRU7RjjfBCmeoTEduiV2OU1wj
AvA5rRfpALUsyfmQG9VUr50endurIkf8uGXrkyAaiNNyV1Rm6//vRndJE+P18d+OdOKAQRZyxofq
UCw/Wt//4muKC5aTcjWq+TQZmsKQj0LxCvQ6PJBo7hkfDVhLikT8qQ3hO+VgH76y13Oj8y9UEhSe
yRNLjmeDiZUf+nnrKMftBXx4pNZ2BqnioUZjrx5oyKc4z28M+Kl+NTd2FvjmmtmD/2Vmp0i1jYOr
M/0eBLR6sNjQlq7+C0vGU7kUSjeVqWTTNK9tvIC+l1PaRE5GNTaA4zqWp1b1BLIH9dUmmYe3mi6W
rqc8xTLV9nMFnblUd5QOAiCzPZtIOG3WXfASbzHJEK/j7pri1Qb4B3H/14NVq9tbwGzJbxB+LkxU
KCuzt4K6fD6b7PgzcSftsJBD1nwWJuS34NIUaXUV+b9EMVcrkotb3H4Vl0q6TwlYhOFbstPW33Vi
GJF5twU/JrhXHYX0hmfyXAh7wtXVYXEcZJifwyv6YnpbikpaRK+dQhmhButsTka4h3YCJEoGvvr7
R7nfnOjNEg1PdtZsL97K1lrEovBKjZWJMY1JRM4HEy3RbjkP2uL/bZDgEjogu+LvyGyFcCvDNmxo
eDML/3pvSzR1rtoc0/BjKY/bpI+xRAchk9PLyIE+3Rxaj8RGLoSSFggWq+exAR1Yo0LPR/wRASzs
avZxJgNna1lVlsS3o9JX+/iw3n70M7e/9KfZzlsDhs9QjRdie8H1nDqCFJHpyVMqBpI5O4h4FmXx
R+hLYvPTaJYhy8F3c/o8LHPnKbdj7ub3DA5b2rVdd980eyQoFZ9cISbEdmlGgVe+CDUf0ORkeElD
D4dr9uMVZRFmt8WPc5926FdM/Df/YntubPllF2XZkVPylXl8G0vT27RWZfcuu1yd+pDRlTccwXdn
RqXgSkUkw23FpVTXz6jXBjYUhNdacr2vq4JWVAZJjuZhXkcsweilhT9g9mOWEQ3l2pSeCZdltwj2
8cgFxFAd+ACSZ98vE299P5YXeIf0rTVawPAVsjUVSqya88OLwwDqdGMS/TpKU0GfHETt6ZueKPO1
kxbLZRQnw638mPxdBqV21XExnDVQ82E+5ECu6F0Sg/Crp18xrE+XnkHT6I523aRkP0c/LoQCVjvj
BUUMSocXKgzmyQs2bGqqwQeQlmNmB/dK/AWDRDX76jer/S9ZK528mA6DWNDbbNZXFOqS8o0s0jeY
962jNPlRwQBxBORcObrANoXIEsxgjrppzPCsMmpIlYBh58IeLyAQIXkFXUylkf8qYWHQGVE1sv54
HBreBKQLw/RzAETQyqpi7SGBW4fojF28xDnenqT7/tG0t5eTmS/Z3ucUEqZHKXLuNRAHwnM1738y
o5iPgmoHlMJ+vpiZ5KmKvsYStURHzNuXuyjtwSoN3YB6LOf/NbiwsZlxg4BhQ4X02nXaEh5eCUpg
4tK8FWZHP/t/Bz2gKYuO9o2dEJb7/GSW/7Nq9RLHYKsQioR0IkDMSwRyTC9rqCHn4J0rk8VwN1Jh
C5tYB77SUW13VKRVmuhONBjxD06K1lc0sT+H3+/o0zyyrTtwz3Zmni/A3brtQ8vsAdsJVotQRVKx
oq+6XGGHAuKASEFZjO4h+47G18b94THuT4PUR2zt08qOgaqe2H/GRqYCgI5Q1q9g+8NGjOv2sncu
Pe9SLE4/OfpjrQE49hPI32ce5haJS7akDmmZp2RC2xg3XrLRLO4WBA7EfH1Ub+82rcQWuo7jk4/e
t12SsSsKCm5RWU8WQ5UALTeIY2srLfsHfr0w5uZETvCV4QAOA6cUdXCFlDqO/9unEAnMDJrInlsC
5OOlAyKkxXs4AsfVC0gt413AddXMnG0h1p5xarziRPq4IZk/5CVZf3Iq1ZUoWnWRcp/LX3bPGhXW
LJYKTIXWMpuf39RoE0KST78OdDyM8yUIF2tdQpp8Wo7h8y0J/OozB+saqwOATUxwfErF0kgZJ1Ft
4kmfPPDSQ6lbaWcNv0Msj/dQiRdHOFylVwFeHMtwTIhaC1gcngA6jND7kdiKE8lSDtHxyunpA1Qp
UxoPMHgZ1AuFiLZDK6fF71j+9CCx3lOgtWOeoThL+3dpu1Zl9sbqrWwCYuFVEU6UeDBcBOUraVRB
piSuWgoGeW0zBZDUAntc047/3n4O12RqFzFaeEWk73AA1A0USPlw1ORfc2L275z9jklDhgmbe5sZ
fwlvYxqm97D6niVeumIF2MD9PTfZcNnltwdTIXkKPR8IN4WIkmWZYQLvPQzeI/aXdc0H+fHUMk1v
lLYush/Q+0++5m6PFkwxbmNHex1+zLabOlRMbwAku9eqAeLUTg4nqonOUpdO9HkTdWmgeqpFIaRD
05xCpskLMZfVxDU8GNI5w3zBBuyhWJ0ivwij4TRQs352ba9fSrpkUSiGQHIfbrf2nwPAeB2uDd9W
a9SluLBeZew9LJgr/wpGnb6vV4kJT+98dwDVygJOypLuZzDKjxW69kJC6wIMJjp5bJWUTk3zUnrg
Pr0r9oWgl5E1Wja+zx/cSgbSnEybUXuqZX3otdE1tOAP2GojlIm4XZMdXaI4aZzkQ3vJAB/zjL7O
HzHi+guI7/53xiBtH3Ufom3k9+iL4HWoFvVWQDW3J9cvP10qlWk92RFLhGBzgUO8K4ksfMx/GRUv
uzyPc9TBu9iYPmhkH7Pr4ByDvHMDJ8/E0piwcxF5ML6EKzqNXMMqmbgq/shbE+jSR9+90+0O/xOy
VI4gxmw1zrhIlGEAKr4buBoFmat4JF/e2AkshUXyKdBEBnmg+82P4AtHhGSRlTvQf2djR39HlsEI
OlypwFMsb2WFFkqVCMGjBFKyjIo13FVsDmASpjwzdl9gnS2KDwOezUvHD+tPaqVXV2y24Lopg6Y7
mYP1vgZivgu4MieCRZyHPFspFx4+vMdnv6W/bWEUQ+4T0sJqohSBre6pUXHs16plGFSGCky2vs2Y
3H6N6sgEXAq3Mz4gdicJQfdyYEDCSpbS4ZzflFwsRgPHu0EgzdHJwmv89H7Ha5S1ZY7GXa19i8JX
xQJLc+yLUzwXQg9a3c1tUsDmtY6WcQI2Jf2KcFsVGRjhIDddUL+ukxh92SUXOV+3qDNvfe8yeFli
e6snS9U4SnrPCkuKnbqFF3hPjVP+NGmI7w3nHqzUnIQrH66Z5MdreDZyzvGv6DQ1vbfFaVdvdubr
Mv1jOkquIXAGcr193TayQGj5c1baDsuN7IslVMJ5x7hDcDuSFi9+NIBxJJui53W/XiZxNhuyDMwB
vviU7BNU9+nVD/HgJiY+nMqkY2D6FEkakWK1uUxkLvf/3HW2XRqcbdOEMbDGbSpWOmwuEpWJjBCO
f7w9RG5r6f+vyXSbgQycS8F9RVFHFqhNFsLYMlJt1XoRultvEXJ7abcQLfSzLKrjUPumESuzayip
/IE/q/Y1YaPRVo9ILRldw1hUCiK5ReQ7dpcfWoNzMZ1Bv3UaQ3e0i6mQUYOzmaTs/6QepNPTv0/U
D9Yd0E41k2UxvJaH/FvZxrcYYZ/IKE3P2WerO73YZ2cHLOWp2S4GdDKSePPPn6bKGYNA/Ezt2VNr
qxYFYIN3tz+3n8Rrqbv7Ye+Hvl++DMC3KhpgJx8IpwkeGP8PACfTW1ibLS84aPwZ1OVB+eVw+n5L
6qhT4VtraHe96llj4QCaC9YGyVClQdzNfrb4kofETtKyHSj5mVqzY8rsOJliH5K1VzZVDdYLQ4Ox
XLO9fYe1L7Fu1vi0omdHsodvfwP/Q9Jkt9kEe8GXv1f/ldqyAsovCdQDEzB+pAZ8KJ5UdiwK7ZFd
VHoe9855nn93u9Wlv+rAHohCxzy4957L4QspHgUiVxDciKIgov3UgCsO67spOvlpTnSeS/+6Hd+Z
UKwfvFbZGgmdvDWQOm34ZxZd2uQsjxx3oDDIoGd7ZrcnI5A8uGO/nl3fkLi3uTKBlgrR5k7+kxm/
cSmYfLib1no8F/TvhCZAO+8WdF1rE/JIbKDlBd7zyWC7q3mHYCAdWU+bYOkfRI36y28BWhidDzQD
nNT8GkJfVwkhnQyEAhfde4uVzHOHiQb2/leOpc3+Ofi6PhVXA71rIQcEFBCS01ZXFnd7XyDFAbWi
SsxoICULEkn4C9iAO/UwB9Mkf0US42qq5vjnjQvYORJnkDD8o9pTc+33YWq/uDF755li8fLIoXDb
lTl1fRaGvn0BC1Vo9GytrxDEmX0LD8AtceXCwAsDZFqQ+Ol1YitQguXNcKmbOT1i7o5URvLX7CHB
fUPi9vfKuAchvqgVQBXNhN1c/Qld3m/j9Hg/T2Tlbr6ANr7k+jhk0IY2p/MRwc40l+x6LdlbZfoZ
wzDpiMpzwZnEizY/M1vy3T71vZs+CuOnDJpP6FxR1D2M4C131Ov1XFk3/wzcSqYjXBafYjX13kXk
AjWtGhTS2uUF2WQv5D6LEHmPe7iUjpgRcw04mW6xyQqA+n3C7lWbWZZzaQz/ORq65zLw+0UGaipD
pDNxbkI1xdkl2FB8KGXRcGPm50aGqH+zxDUC+QQvoY1+3/ZCE07/RBEVEecPyiaUcsdwPGeN04Kg
EPtc1TYvtq4bRpgySXpsBZkKTvMDSN9lxYZFZwyIiDsYDx3Zka0sMzgLvA+GFokskQI8bHJt/EsR
mSrtEFHB33OK8E1kKPTZUcD2/0ikj4lEe8MFIPCZSSwbFdO6+3XhoCTJkW0fsmJY3NLUVq0EiosO
viYD93ssUdGSmIOSeuYAU50klAfT71czlovMXlbOrV3yYnvSK6BKdzqkvvfoKb63F+OtE7yZhnGJ
0H3dsnlImoXYWIl5Rh0ekwEegjr7qD1yodkFhtSFE/QRYLYv4a9BkCpkjLeZv4Umj9VnOIXDwb8b
iYw6BynJkZbGeTfF9FloBizXHGW8xaPksYpWtehWvvWdr5pCTZeUcNUkwxpzTseyxnRqUDO4zDpN
a3r107JEj9wp2tYqp1ciaKfVZGVtPAOJmCvtXmLmGsUXO+leCR62VNXnI/uao/Aiam9fWxggVt69
BQiA/XO1D9hZ67OIJRVFoGGvvKoZ6ijsUSGCJG+kQ0+QAEYg7oMRbu3qmpXdw2R7udwjv8cG3d0J
Nd8jVirjQFS1McBBdRtdwCyRP/vG0tWGU+77IPmu7tcMB2M0qxZ5mPVr/+h3Q0X8IEbT/A5xQ1+W
cl96HJ1voMIPdH/45pXCdLi9ZKsL+Td+Q5usrli//ZGQ2fitaykA5lYLKe0Ad+Zq5JMJ0NdWZhZ4
K7G1IFzsLKTrf8i9ZfBAZ96e0rdGjvCRcqVyUgnAmcMU2SSaaO5MlJT9RTrD+x7bwT8GSfvRxKtG
n0O11qRKSHfT0bAwadK0bHa0bEPRQjomm7pcTBZhWesiysVoYvXRVTyIMIww3mBa3UTG5V5kMou7
Y1YIiRYHANhqO0suDd9UsZDt6/k3tD5gSAIhW9MnFmNhqvzFwX/wfTvoR2I+ikmQ7ixDmTnkxjaL
wXocftcnI4k6ZtKiuht2fZyP8rsvEspqXIFavL2Tn7t07lU8Wa1xoDx2zershx3ppxBoJsH01n3s
vCstgQ5SC5MKj2rq5/W9uGzRw89SxTb/pzkDgK2cgVq4prtN6g+lcktj+wlmYLo1J8aAs6uCESt2
FNKm05AdHN1ZQ9MesvfcPrfgBjLpR6ayan79BqEYiQW+/ZoK5KskbSx6FInYI9QNE5CM5Lo8SGy/
YWlTuqKwCHzI7ZOhejjk0pO7diGsw0QUdaXqCagr1wA0boU+D4Yn+5Hmpeo3YkooNGwAbtp6nq+c
ud8MoloyzI/loKrh/HpNDNtRz6imvuRu4cv06TZE2rKJlL/n2a6B53vWE3viPc4lidMQRKg5BdaM
cRI52XYFR8ETS4bAjEUY35HMF0m8ycTeocaRYnPtfcE3hwDjI250QDqKz2hHBg6N2jI3x22te/sj
7otb4ySddeaAMxwKnNr1QMdVIVx6f+ikyReBVwSf2M9zOMKsaMill9gB0TXt+9CmTozDA9gjGJ5t
ic+Qd3T54kFrcmp+JyvngOUUuL263xMliL/K2laH/7NjOKBJL9NUFY5lo3zUXzL8LT546adAPu16
8ofkjDYnWK2aWcrJrQC9Gt7SxRkxOunsW/UEHi5IDEFbJGnxk2dIbEnxW01Up7acP2bRu6dw7Lds
Vv/6QA5JtOREUBISZ4swISDZbCr86NTWorOq0T2mnOcFEWGi9t+NofKdnomMU0heq760JDqRDc0O
39lgBLBgsw8AuKp/1PvDCtCZowA6Gbw4MpiHH3eZjYgiqzkClBnac+oXca4a62nGuNKobvbZmFNP
J7T6jdJqAcoUh1nJ2UjvPegAejJ8ma7N/LjM52E2ZkL2dDRUQDsf1cZSNPxTbppsXbVZvveSD6BG
fFG6HzYCsYUovEG05Fe0wJL/fK53PXc3/DjaFRl6ZoRSgiYyzZj5caKJsXxujLzciwbF+dGQA7t8
HdIgTXIjmYs+Sj8qLF5xH79pPRasmXfg5AQ3ngoOLNQ0OWsJm3IPcI9CnnHphwxi9y+XXUZ2YXDW
0wbzu1Ef4u9oGCJtvGnErZFBzq8eRhBhNvjbm1aruDhuppZM8BdhYjNloUoxN9AcZly4uNoNY0Lt
isdwk+wkuJlgE+HBLlq6Yhn/zD7sUwX5FMh4psB6mruSXleA/pvP80i45fyg9Lt5ofx8wXXwRkTf
ZS0u9Yhdav/91ei8PHLIqsHeI7txekWE4u2qOC/MHuDL2sUVZoJ1hjO2YMZ8/PS8v6QS/eq16Vvf
AoBbwN/UCDTMwgrIjrNRsDbhTOsqxTCfa7LTikr8xze2P62uyVdqn+pBm/GiiUcVACOLuXEjjw5R
g+1EhKI7TRNiOOIljtse38s5U/HVIvZGYbb4Lk6UhbVuuc3XTP126Iiog+//vlQ0Ehs5yvw94zFe
xYIboZThvBhxxE5IKRMx7oEoU5aD7JHIJ2H2TXvOxA3ni/0Ms0tpRG6hmwiXJzt6Y7gcpWSUTcJ4
pFjzPUKqR42j+5y/YLgJmQgfiaF2KSBAupqFgUQU5O5ZQUk8nDRYPN4MnTgW7Lv+5wIAtAzZdJpZ
c3uag+2VLMFOpPHpnq/n/HcIAm6ynF8zCqwaaNhsgCoC7JVR5InHsEnZUJypqkrsi7KlfhvSB2mj
YAc01PGcn1ylirgI7Let+OnZHHC5R57KY1wTqDpU/EfhGlXZV4oRGyOt6O4VQcW350L7Mqfv98LM
CQNXcwvDUHQNpLDVzPgh22njHSeTVO+wKor8lC5M38001l5FcYD2C0nhDw8QmQiyldJZ1dscTFo2
vQ5K9eewQ+ZCH0uDe+AVdtQ6pkZhbqnqXQyN1iqoEVtwQhOxq6iEm74HDN3DX3sadXL1BQ7++gT7
3qrdeYQoeDjcI3f058xLbgEUHQLmY9mVrUVDYQQSnFESMmE7oPrZ9YVg+kLc318C/x1Y0dkhF861
Ec4s4qx0W9zJS8tsTgnpwbsDsTe66SkTAywv1rUFL4AJBRCS9uEZ7jiX8VYkSpZUsOfgmVqkVvfI
qFsPfL+jAjx0yHN56na4InJrKMPB/2H/Db1RbaewywWzCz0LW5QfFBAPRdjojuDJZsOqVQPmZdG9
+X8CZF3uoGUNhDeIQN9Oa0eIQUjUGbjugRfs7SA9RMdKro7ZU45E1FdacNsv64sMlhOFZddgyDny
tO0cMrmElQWcUaqNdHc9u/CclDLK3nUup06GFogWzCQJF8UPcvN9kCsep/QusR59lqbQL9U5xEY9
SN/mlV9xoMlVmk0jS7TtB2mGduZaqapjBipckBgVfWAu66tpoHqTg4oje1np0NyZ00dbY7vtksAr
Qv989Vi83sIf0mkjW1ETkFPvRvERaDoZsyqckk3WS/ZBq0mCwREZKEO3qgtkr4RihbZyNVIl7h0S
l7DhN1GAvhzMX3SrpWmZ/q8fU9JWrPyswxkXBuI1W/8x4KRCYyIftxlCYV05c5DvE/+Unkd+N5Kx
nThHtl+2B9yTX1zrlmu1BKX1vt9Ar1QKjnywGyUHgiGNjKc7v6U8oKx/xVs7/sCWa+2sFSAAwwK0
sUgzDE0for12S3bYiQ6Oj8O1FbBOOz6sM6FZA+sus2mT6jOL03TAsPqnVW1DawIINHt+SvSRlrJL
QLJjFqFQUNBwSZwcBLtYZt/08vzZvPJH0xj5UD4yCMrdieNlhyXm9n5LEAZh0czMSolIXGUzptzM
QfRn3rR3yhMrxSJNzvczofI+T+YLhQb5uA05wgA9IxnCuATrE3V8WPb9Nq7ShEihRFm5aW7VVWkX
PL0H9s4y7oHN7YEVywku0OB2ntyBIowETmLaMwouUrLW2c/fnfdd3LwOGFXim5N0Pxi93J57xuVw
gLZXWjscfmp55/jlZG4exgZY8R1dUDu72hZFpW5dK+qFh63kkpc9l/KGeCl2/3ykAuVFCYXEPo7E
FpLdNljXuiofqhFlIx81J08AMgboq0P4juH9xrBc9jnmly24KnQiMdjot0Hp8E4uoxrU1zYHYY/N
IFD8Aua5kHD99VJdTGXwMShFMPaiK/Gwdr8ZMAMCGq2G6/XKlm0ahiuoGLM0oiFzCRDtzceC6ACE
i/qukydELepu4Pvu6wDhkjim4C+dlJnFUYdGZALscARjCB3Me1gkNgXyctjERwdhtLonzfEco7Ip
RWajD/EpbW38KMb8tJX3+AYZRo/ZNR4iYLuhe/N7ISFXmGV2zV7A33yN4FKfv+jTb3DaSSv9S8i3
oVF4W+kkjJvgGXUxfN2m3mvcJfrSHX5yFmFBnNgoeLRuK1qFZbYmowcAWIbkV8Ro+UMME+wlsI57
VtQ8sp4ytuJIkzYeWBd0liahNFhls5gJJJDu20/RQuyjV48WD1c9EyfaxoW38Zv/eSyEuHI4t0hD
XnhUj8nlWgVXGmUg53VJMO7iOe4jXKVrtT3UiPx35fVJ4Ahs6WAWs9XiDx0MevwHyc+sm2A+6euh
a4kgo/vammT7AdbWqY5G4BGFXAnAl9infU/e6XiC+yx/twmixHSxfcd6bVa9vODunrvZRKkBZJNF
TvFk1ETlMyWcy0zcc3lXFbYzjvh244lPuu2jbRZcMtcjMU5uPhpHIp8QDH4V0GPlnm3IMP57zDxM
N/iClHVBpsO4zhRyi9vjvDkDWwp5PpeNkbHbC5CpXV794XxyAGHu+b2bGU1pplLuAM4Z3wk6gRm7
iC+zChnzsaYfIGilqsMY+36XDeyvfAXN3a6czyk+J0qBMakYDpLH4B0Okc+PYRSmiZk8SLpAExxM
I+KVpS1jNwm+kQ2Kw0MtAgukesf2TkTYIMqntKU0NIlsZhUAlEsqHiQTMrxmm/oip6oNjX8tGoeo
AKai4I2VVjYozjFPROaxKaf4ji2DBQRnxaeBIf9lC05U8S7s84V2UOK2v+VSyjUDvi87R76zw7q5
OlOVACR/bydMJT+8k5wieDA2sJ0AikOSBh7HpUembNavTMhMtj2/7Du2g/zfe7cXE/qxsSM1lZwv
+KOy0A+MAB0GCkFvaq0dRdXMd2o2vTdA1VwR7P2oRsDskCJ6CqOx+Bjfm0HkpFFtpCix5vv5TGLL
/xpfm7U7qeQ42JPruOwa/kakcjI6wAHzT1Qda7kHsDdTYkIDIGWllPPqa5wRDOflvy3vUyr6TOCi
ssNzGflRrOcQXWqJHGkbfPDehVctDB+dU4aYOynOjLCB7AsWx8PdOZb+JoTJEujebQ2UiNZ3skYZ
EuYzyVHeEqqHk9c7+Gs8mUx9LUNVWn73ZKBuYorAtfdTNir9n5BCmJ6I4JxMsBmFz90i5JpcOE6c
O8TBbTaLA9+dkMxVwszo/WXUaUXD6YmMkNGOhgCacahI2BE7ZKIX+bV0B6vOdYVOdaztFQDWLtrj
oxM3pvSiWp4YCGhiOC4e8OGJYu5puu07oyKie5zOrpCTna64VpBcS9GnlSXcCegxcwbvO10YWT8d
HL2i/j1LKcCJQpcBNDmoxFjE7jHalkcCBu7WfZ4Ea3wVntA9QhxMkDaF/RU/UoRKPDeE0CAMt5GF
5iQ8YNphZnwmc6NJgoAAA71v5GFfbXuAJ3IVCD+zAjZCsGRiAbcaIX/8FpH+a8BmrpoE0KWSeRiD
lQzIeplH123/SuhP5PrIcd0DdanSmFyNR/NVILv+eERKhTq+ILsyLB3csk1HkwjKtV1JGxTCZXFU
R67MeNJ71lzMWxZrxwOujAXi/eHx6JViHkixyHdlFPIemt2aNHcBS92vmHwjTIAryB+31BSERsLw
flU0FXHdafmVllJ3eAEBIxzWf7dSvdRz8Lj8CBy+DaHEZo2ue8jV1VUBZEu95wcMwJv95UZ+CtDz
KfUaLqzlrLyfPkqWkTCdgerzPF4jGfmDlARKHWUJm7vmMcH4qWu7WpiepTFugQmTKRdmoT0RISud
d8sCgSsMdPVssCD5I+xTJyb7VWg8upnpmlKCwl7ID+9CiJjj/fBRBSrd88KymMtDgBO0EYMrAiIb
E/GeYTuutSdrksZ7rwS+T5U8/VBjP2msTXSqLVPocwoBVjcrGSOWM7eQ+C6hbytoU19BGPoQbcLM
S7Dz97c6oS7+zMwsyjN3h8sA1oOEm+8Hy1vC++7QkY7WDFNhD9rhBMgklcERwxDwNSq1HpViUPvZ
cH0jWOGCwj7cWyvQ0uJgs+P54yJp7XcyjKphG6fY6VhjtjoZs78iZUTiTMsOVu/uosrOcY5HoOd5
IJhuDkSaaFS3eB21W7ySKFu5Yd2AoijmZDbZ9Wu71wdLHckfrFp6M2Ui6OY1smlrSklTQSfAx3hl
HWvgPgsE0A2oxet8p9A5kG0kRC2FiZkpOaxyceQ28aHSwx+xnhswK4+1VRqjvt6gQra4otLmvmKz
ExGGZaBZyjMctp2kA5gIMEdaA/VE779bmwk0K40jLJwgUpkt/zpD3Aocp4Tvd2GlJ46jsk30Ykiz
JKCL6YeVuwovSJ+MkqwruVUBpRNDMyoAWvRjOLnLvyjhOkQWA49uBDg/hvfvQCWlsWRhkukgCvPK
0iySq5zobo8JyV8K8ASemnuzQJbSB+B78Rwu9WvzNr9AW27So5ax1C0IVEn+titnfjxb7a8GKrmB
8UXe3xNCIRX/+zTCxSKzfjCUVDLNtCNEojTnc1VUIJgfkmDVfSGKduSc+EFzsiJIK7zO5aXSKHqF
s3ep7WUWS7Se5705Oa1LAe5igcWpDnKwvj5+01ejBpKeyHU0yPyZ/lPiTkMwF5Tvh6Use/WO8/dL
ww6aeZ2wmVNNhU5wMVp60A9C1SsOws2XFOPbxSrkOa0kS/QBweHNkZTsSi4dkcoX99GOPcZqXN8L
w7Jp0lNijrs6/5B51PBmwG3BY31MbFTHo0psQqnfdox92ifWdZ2Bk7B4/CozDy2vCvGi47LOUoK7
+G5Sum2+nLoE9Pgi9rF5tVqKYKW0ZDGs6D6pK3Wj29oOoXNUvl0xyDjA/n5JolCY9RyNSGBKpio6
mJ83kGFaDRSJFYHeI7JffFW7VNRsypg6MZqmnivXZfVnmquB3ISDgSfVvKeq2fqB3qgxXeTY3OYi
LXKgZNA2Xp240DnPczFe2ngujk+RfyyZ+E0ilNfyCOhKCyf2Iftp34o1n4wa5ykRrrKaTDO/G9sh
0syECTZVOZoSfJgmf54FN0BW5dqco2Zmx+28nGkxty9PjjhpKz9pjqN+irpHW4lfT0Rid0tLJ/6s
Fny8S02iDBt4DBaPcklRROnTCp67vO2UD4v1aOPv0tIaL1W8LEmrb0MX/ujr50P1GOz2xmGs7MgM
9bkp8IGaxyc+iiiAC+PTbU0XedeQ0CvYkDUC5R0RzUDFyg2Gk5pfq1Z2f0jMkcc6mi0AVsIlkA0I
bR8KQgDRbXZYhuGsOo68yv1FE9RjjgQfnJK9jjbC4DFVcKITwnHu7TRKQRC8z78t0z5k0aVz07nN
s+h8IVYNuz9bP+bRa2bjLwhFdjC4qJx/Ff5j9cPnm1aKxu9TAmHRX+AB3bpi9w2RgASrHBmvov/c
pZqQljOpVljewRBmawMek3rVskz5kZiQQ7dAVZ9evQsRJMPl1Vn4uvdLqkEaLGlOBjyiw5ttiESv
fo69yTXruUH+2N3QLRcu51fGjU8fVqC5rtDECBEqsq4Yq+tlpnjUeldk+xF6jERwniwePBaZ+FQ4
kpGPebX3gBY04oicINWbhmoQ3ksU84wZYH7adBPZBpycfI3ONBVo3kJ7G1uS9PHr4KeTcaU6aETo
0HuxhQwg0yr2tZRhMTcit93CnlGOfhzDyYtt48KvJEcRUVJD7mikA2NZMFT1uwijLzU7eZOtNhCj
t+9EJZ29qxWTT80zcFhjIi4InqJcUoRRgvqqvsLXfmx2EEz4iioE4G4+FEI0SOIupweNi1hO1ayw
i5o7ABhGlOOEQ3+U1o/jYayQKmrlXV9bsaEDWbEo+YpNCQgXuqKHVnnNq+41QSYMuKKTJybf4V95
DGvVHtb3Rr7LS+s0g2pRCod15LNxjDY+xJYv/atWeSNhrKA4K9dJY21BHTa+PdVa+4nsGvL6tJ+r
vZS7zwC1GkWFchPY+oPIhlv49SOMkAcssF0aOR+WCefyLu9WvJ1h/3VjSzvcIE3+3ymGFMRZcC27
6IWrQZ2uJWHOeZEWtluaA/rl9zEakPRZ5occjo+iszMkg6fNLaJZimNcFf08iMq/qqKz9EJcfS65
fSsFXtiNQk7jR+/h1MhNz8o77oqjTFe0MD/OYhOv4pZyp/1HKY+xWcY+VX3Oojlfd+epcwL6TXaC
GKT8EgWjRdZ6LpzOMAkVBUSzuMAZdmZSXn+m+nwVkZdf6EBG4wkEORzRqpkTIJvEmZVGgJFA7ssV
mQ7bYHR/U6BBjEw2tBP82GJ3jb5oWDFJxkKLGC30NVZe7wX2zjqv90NhFTXwgeynIMdKR0dPy79p
i2DuKV4oot6LrlJQlrJBqbLF8lKHBdgv76N8Erdv2XyGxKs/edYwpNMxwobMpCm+p1EmPKKo8d6M
KFtLw84PCDmsvZ7dhOP6U+WmrT248neqWfLxveDW7HNSE98/RwkAW+L+IK9EoMcy8SHRIBsyTccF
DLi02UlLvyb6lF1UjojJ2DkUKCx6j6J/qQUIoMoaYWHjXMXT0kxn+6nMlrh6Hs1/tMHcVT5/knDF
NYxSKkNJ8KfTbN/2uYyMdWolOl3nmkWRswm+C2ScjG6euKqf+t9bqAh0L+3C00mVoRyShV3Ejj7r
RF24xpmPb9X92cxoAuWWzOxCZ14sK564ypPPxknSTmcb+7aAga7N5UpnD32hYheDgJLejH74LP/F
GMo0lrY9O0ElzAy7q/chGSH2Fh38lDYgreBDEursh+YTUBKR07GwbbCxQOlfBkFEX4kRekfYxV3M
iyxX/xO4BKkxhOH3YtipB6s+PKhEMo1YpvLVBFKRFPU7a+GOBZ4U/hftG4+XbWenBx4zxTI6BlNv
J7D0cHreY+Uqjn+5LRWXddyHdCkTnQdxsRSROaBKKEXODBVZIpKXfHzWGUbAmAgKFeJBtYq3sHUv
ftlQrt/KMihpZNPIZ1DsX16W86firadMGXtKHWtar+4xO/tIdf6riNWv56dLG3kXqvvI/iIlP426
1cGAhoXrgepCTLGnW1k1L3kJ8rVrvIMEGO9Uf21CNWOUHuIyUR9JH7a6QHBo1FzWqhqxASZ0OB70
qI1rSQr9UbR4c5oodSHE1WFnY4c8fkEhjoIozTwD5bYdoeDs71DP4Yevdw2dZ+od6vN0BZcY1xbk
a3iisnNB89AtUUSVBTQ/IbSHf1d0JwhMC83MBHnuYfnxGM/GpnvXhxxPfDL8Jz0bkohkTnZ1ir14
+x4LRtUW7adh+lypsGkXcmAZSXHnhN98WX8CpXp5iCcfW8hKvO4LthYGm5xK+XodbU9gMJ/aSJaz
v9D3MsVv8m9CLMOxTo2kDzw0AfV9zpUpdgnJrgRA5QOTfjYP7Fn9cZCfZ6UxUcpbrfM0biQ7KfQo
/dN0592PcGu7g7rdu90XfJvlqooFx7v5q+a4VAOg0rFtRKJncalBURGvU5vOAIzDdZ2bliDHzGnw
JNirgCczTTZLccLiXnKmS3pE72vlBWzQpIuy5LKhJmS2wz/fMh5dupTDVy1CnjuMWOhhzGI7Nk89
VP1c0NnW/PQAElZmCM8pX76ucHm2K83UpMnQaPT9C4N/gxT4fM5u4+tQQ1t94vfuW5vm2PIhfMXB
U+2TYrgGjnwHacljU7Ps/VGZBMp/zPbF/3XvPER7zs2XiQIc54pAlusANbkIkkqemDcbWP8b6K2F
qn/TEc+WDFTEYrOtssZ3QUc61p/HsoV8THPlnT0czympQB6mZHCkgGYwanr117zAz2ppzMyR7Jjr
RAnOdpMxzM6ZckMKJwAYMSofVt8WT/HAbxij2HOi+EmctFM15HIhbP8HpK1R8K31lEZ3GZ0uiHoY
mWIcs3Wc7jtR/STGSFbi2GrmzyNrIDsD0Ae0N44eDlb2q2/FcMFyOgUgG+3ke1gDyeSIeN17z6yu
iaALJMoEbLCBSYmwPWCBIJHYduLSsA+JIS+i21bLln4IZ38iTJ0To+tbOhHpA4pPp6RVqxCr0j2l
nn0UhnDOQnXmOjnaw/LgsOnIY2qtljROBgXFei3ESMc4nID0GC48kW7QVw8bpqL53chfx2CtkmeH
SjC7jaE60o7H2n2jnD9nlkylfv9Rpop0oQxKa8do7dYJXJBXF4O9TXtN2PMBmhdHwGwso2BEfjCx
6IGDDdsYX6p0DlOtbXRDI35bYgS4QLlMbRQijBvrH8xLc5BVb1Wqa0sQ6j40wpWrDyQHnJNWf4mQ
KxSBUZ8QzCOpfwmU5f5MiZve1kFLTqKAmXPlfa2nXRcbkIo6nlmiSNQ4uCX2wifQPSO82KLrA6UI
+OOxiBv4y7vHX9Kf7Qo/c+TsSdMU0jB6zt4zCXKr7cgGmVzIkmOgeQ2xq6ygXp9shL2Fd1KUgT3z
Xp0zs3LkcoyWMw8BIY6i7IKMmo27/xVEwsEJxNjSulOXiQId1xwdJeh1YEtCHOuGSqtBjpThmM3b
B0TmeCcr24yOGWKvkvaYiL77rMiqx7X+aTwagkJ2McTs8PSaJh3DBAJs8CAz8xz42FTwpSdntggi
P40f3Bq2lahoJrIJ3n94khmeQTT42eqXOwVnlqg3ddIqKUAw4j8uijNhN+LfAMRVhJ1hBRYw4IuT
4HxMLUyL9DfTjBn3R9zJSgMl2RkgvEGbkXbl+Jm0kHZt9MAz6WqfBRkfq2MReRz/bkKdkG9aqHEu
6OQ+d+wRdER4kltKqnr9aylXWPCRm+afwX+ZK0xRXhq9qkulWLRdlF2wrgfDCqOccPxmSWr9CX+Z
79eNkraVwcabrP20QKeq+2SS+QGl/RlTkQAKeYQFsfAr1EvK+0dbFC8ZUqNfK1yIQnAQqPp806SL
OPFO2ovL1sDrQ680HcKjFlqalUzQzlStxa+CpU8uwyB3UrPOZET680yu/Fs557CdWQqZYOKvETTY
RcU8NtSEzEORuZr4Wn1LehpHxzYtigWIzvg9MzhilGbJQBWvNkOtFSOBobgwlr0pE5KNi1cswVYE
WMfDGLW0azpOCBAGU6KEfXYSit0kjTfsmUWc3QPguD/53Ezz14o3rS5y5t1Uy3nCLL6NYPN+fhYD
MxXufnzBm7NmjMvIYK09dQgMR4CljG6FcBsz7ED4JiHtnI+pLQautk4HJb1kahu5V9xaEwqFU4BN
9ArW3NYU6dWeVDw91/DY8N/VatxmE8EqnwUQckDDXBxJTOeFRBNysx9naCkzlKtM7/D028wTDzza
9oByFKfaidEu1mMbA8UoWC0Vrjv1hsSQlhuyah1ralBLLYaV0i+zh+9Q1QFIKzfXd1DBpFgUL41r
PJwdbF2T/T42UusLx8MoyQaS40viZmNeaejDgLDduohS1IyMexWiJbYl8riylXRc/cKOLwL+o08Q
Q+fCuK8x0x3WTZMMCPsqun3NMDIsu9Rq5h2CV2Q0GHqMTZhmFO6aOCE/KUwcYP1yURfssT9O/fci
vgsPqmEsvZ3HHeVhgOEEFS9SPPH6Cn62Af76MU/GdLwg3080dViJu1IjD3E7trK6as1TeWKketC/
tBe6E/ouGNeL5LNhe6YJxRl77OxSa8KkM5IlivXidLwJ1GwmObU3+fPLDyqCwpSCnUGVusBsi5cX
vIPyMdUl6IL9W3X4SZ+VGLCkog8hHOtS8l/yfb83nNjHPfmNzws+gZNmbm/Qc+u5pv/OQ0Lrulyf
SuvobO3conWf9agQf9t19K5Rdk94wxRjEZGGF6Woz6isSyEVIhVpaO+s5+H77rrCbQUwKED0Q/el
whEGj8DwuLBq7j3/UNCowDCxzHVTAspsU2sPRCEWHX3kFB7RyMl5e5+6e8Ijv5lzxBiiRIDsNv18
EZGSSEsDJEAn6yNuKe2mNjofOQaqByBkvTZ/467zV3uTkdLpHjju3WX1vnsKoOoLVRQbK+MYJN4c
WIPPsXwQzgVoFw6gW5fR/qLFszfb74HpmAIeH82GvRM44rjW40vEmLxHCZd6AElGrj1iG9Z4IBhk
bpGZdQspQv/vF5k2JiPWWKr43WqfXQNY2vcQe9zRx4MNfneJmHOUM7ycF5o1rZb/0NEMB1AMJKFM
rdtGA99bLza+8T9ujW3kIGfQmHviyFYU9EyCSjuzbgCMB8CNdqioLlbIGVHFvUzOHhAy8jKvHb4+
MM96Adjw4ry6x1hZJAAqsvTVCz4DiZaGLdegpW1xlYseQxWoashMLLMiYHB7JVOIpGchaGgh1Zb2
hs829T1uTrSRTpQO8n/xRJq5iCWAJT/yrL/CfUtPpZkO8J1WHNRb8oYZNKdkQefq3YeaoMMUirFS
bpUO+FhN2RcJm70yKqclaBPgvOokQl40swySEfr3TvsO+XInSzEpcaBuu5ubVaQxXiISWEg6nlIg
ldbE5vcExKwgqQpK+3afZ49zcc5dXz58bqJq47gCbb3hNvtOiAsOFXHOeWPdrsgGo9QcmeN5PekV
34n5sgItcc2MX537nUNS7ou49WNAYJ3fuZZLzyoO093VgjLolFsa7zbZzeI/2KcsS90hJQwNi1kM
jlcpdSAAJvBybwxsuzlsAebHFIQG5RvkIybB4VIOQBNNYCgm2I2efct+vrYZsSpzrEZcaqVI5wxR
+89D7qDfYBzN4ZFqAbbmZfnYfQ4rmOkFqPMmQ4NQIAVKtjOGmKi0imyZuNnDXTDPYTMl814vB7l/
jJTIwT1rbU7NVta0EgmX5TPw08dlIHBfLzY04PS27vNCFb0C/Em1/Yqm8yj32xAe8Kv99T071y3+
Svin785Xzq4kS5tOjqXzQFIorcvpM9o97qsOpLvFfSRH4X6SC9+rfdZrlZ1w8AXhSwfOpQB5qCwc
pyAbBdWZwqdXe89XSx73aHLdvkMxT+IeoGPWYEJjjzQrYYLXaMjzflnuekHuArMPXRIe5JQaHcu4
uiPXnScZ0nkfUy8HkcGwHbRsYws+ZfpF6ngjRH3kbkrom7EF0ldbbSBNGYb0IXlZVlqdk0DQhoiK
iSbRZW739hoGiP+po0lfVie1KZi581LsOr1mP1Zx1FZAA3D2xDYv1G9zclCU12cJ0jwZohyfdrP/
IUgtujohZzOyXIcEb0cTLQeva2sZOMOuphu2BlQqBBRUQggVltcyeWwI0pcwOHm3SCnb5rf4gslU
sdVB+yOlQJB6QYPn50ac25Lpg3ITb208PgApU1V+YYJGQoBKTzfVPuG8iGj/0OVLb3o37K4P2IRI
FqDsGQulMY81FBMNvGIfQST9vrb5rgo3rZNbAPsiprmiCSLHdAEuxP0MTx8jZti11H0/aiE3Yk6i
GRU+VaEJlg2DCcGOfLhcao48MJWUJRhsy0IyR5YsA6CFP6XpKAT9Ncxq0UBTz1iwFV4ROCdygEHn
RAxG0D0Dj3ipOr/yQAj8aUreRrNpCJyYZz4dXdpRHhZ7HbYYR8tPum1pirqtj2SQYrx8OONuDSNl
gfHM5wKnAjxjcP85dmSUzFW39eXOlJmkmx8aqwo+C6W1dtGMEJmY31As/5DvSRlkd1er1TxuxPdg
qdFcUpczq+Y3A853AcPrLkaZZgTvS2vDsETcipNwoikoFWK4WG8/c7Jy7JuCt8QCxToXiIZBQGyb
RJcw31w9IHuiQD2KqQ2+u5uEn96nUqPBZAcSYrhkjJzcX5QZ+CbOBQDojHfpDlRtMVBIeSE9jz4t
T4bSp0ucU5hJUGZGBOXh+zMoyZ5Z4bdLVnuwAUDfGL61p+ZQelmklt5A1eC+sv2Qvg++S4UDTyjO
okyZ5iK2cPRXtzm0/bRdQ+XJQP0rd/B0EWpx4imX4nied7F607oVgZ7jEcBemGL9tseGi4cE+fh3
EKO8xM3Lzr+NWZQY3vWrJSPsmPZNb45IVnyJCjBRRBd4Pipdj1EF9Y15ZRDPZ+BI0aE56rPcWFI+
NnZXRidt74+4CET6PMEAs9xUKbT4PWlLfNnDK3BHDc6KCxtyRxGNsppUTQvCV5LJHobVu2aC3WaF
BNwzuPQ2ivy8LPS+S8F9VpddNrhIhaDIHjFRks1g6zFunwds64iy9gBmyAj7Ost17ulyvCMcc4K9
AAR1FGBC3LuAOmY28SDPx5yO8XiUZdX44TEKGSU9CIovk8RmoyVTOoxVYPqlCwSBnMg+9XXlwHgk
tCrC0VqY0SSzf8L8YeWnmzymSCynWEMDNTZ+LsVZKVTLk/Mfuy55Paoih2qEndq9aPPuiu2ansWS
g0XYo5Fn7YRc5eOlofFeP2L8Bjs5tWBEozLf22LeOx85KM/fngUGfMCc0vpyxCSco4gppteZBMln
6iH4DvpuFeP5nz0IRysWG7gUGeiSqjCdfwoqMOfI1wWbfVW9bhPaz3RoaiMLnC0ePGdzaVNyZ2yM
Kdyi23fgIYdWDUOKUVvcqvKaQzPmCUFKSXCL493aMT5a8wbkMN9gtby/ehL9G0IN1m5FwrpzFXow
MFloFJWaHWaWqI04Zx89hHS1G112NHcksBjCEDExoEfqJT7/FA1abo5dFzcR3q8Wl1k7oC6icC6r
pNhvMjzp4COdmSYdB2cYk+JsM5pqpiqf8RpNVf9v/Tiv4OSxvPny5slDZy4Xeatdus+U4wbeSp48
17AKw7fZDgwDUxALjkt7fNDceK+N5Z/1WOpBSnniWlium6RVMvwnr7GgsphxBsVK+G7XIJFchZFK
5MsBsSAsWghASSMAaE37vAgkM+IxBFrFm0frTlZ2SuyA+bUloPFznWlpHsoph4lwKaWkDurg7B2C
h9ARUob0zj9kY5IDdf1T9LK46kG84kauiMqhn3liWs9ZTiItJauyem55wGtAdeYhqZubYpSo1KvF
c7v7GzQ7Z8Lzq38aXw6C7c51/3q+GbjCCY5iDXbReLJ9oFfqWxPrXb0s9qMRuN4QNWTN0vxb7VxF
DtijdXfPUJfGPGusgPvN2h9q+QQzD5eVLdEWZ7CBMjBgYcxCKB4h24f3Lwyr/1qz645ux4Bz8ybH
Z38hKC7bBS2oWRXbRN1tSLNgMBnWKRMYdo3pAzjeEHBvTbb0DU4/khrWWnMiE/Id25N1wuCIRdji
YPohb/1z/Vmu3j5rwi2N38EZ9zDOaQuZCQ7Lm3grBs6yna1N/4Jhwy/Hcrs+Ax1fjaQHOmZ0Y21F
pb6EqKVIgO+WsZKp6yZJKJD+lQl+iWze21pcnarkv4W+Cde9whI9rjELOx/JhLu6pgoITlrAr5y8
LxIPL3YnXv9LJDk2bSU0IodACgTAbe2jnIBzHDjoeaBHozQoqfHCUnSP7qtT9Fz8b6wxeAj24PWI
NH7ylJppFZnH/FIhpqPUKjhSAqn/YFQwHlOoG4xEjreIMQj4+e3X5ful8+zHjMKl4C14C2vn0wgA
65Ba9RSZxb+CLhRFict8lV/0jcTJmkGCh9nMxbumapZ/cgY8OX8gNx5WW2M3moCLa8luWxXUz90n
CBXgVpitfREAD0f5vhXtg+g7XhYtWVpjoE1xSv1iefVmaSvg2DzkMw7gjuf0quW8T1IugnZ5XAcH
lQg3ihtnEMafOyw4+XHN+4h5QyJZ9IlgYQd19sr7aK+1fRw7kmirv8wvIV1i0Sw1BrPpDYS5+FZ1
NutyTokvQQiCCIpYd39rdHasY5Hk2RYJ+xmINVqteWlBtDh8EH/4e/p7fuM3iRfc/hbR96n/jEsS
JuzydbYhKoIxLhyfJlTn13U3KiTXiB3/8CTJAaY+lAFxFndo5O0VqZQzC6qttJ8+CUJhwXS50huh
2l1OXIVf3wQH/Lz+Z8Gwva8AkD1EBvVBscH+L/8lmsMUJHfoP52URrNQjDw9XKtb1aLyquzzjaC0
stxh3FBcOBMXP/Ls19MYmLRF+n/jWZpM/bnFPmpPpz6ONAIP8qBiQdYkuEcSfesVeGekjqyrqnQS
yWFcvsLDlVcEtL61weJySpfTcESZ6MNx37XvdvkmAa3LZI2aiZyysS1OBsa2en7gbJN1mlTkQG1y
SaqHnshHtP0qoXVUlfdAjj4wszp/fsbEcN8QPfMSJnGW6dQRAqAoMzbmfIgVE9HAcl3Rt6c+dEPH
jU6K27vwy2VyURTdt4Ccl6YEDAkaDcOjVYE5W3TTdez69LT52dAc0DBcpI0pVU113zVhiCE7VKLy
h6d2/6vfV1fTx7F8wUFBTNRUjdi0ZRDtK1eyQLZR/T8KOdJuioS4wmn+iW3pDPP86H26V1+WG/PA
QRupQthqtO7pFQthRE6VuMFECE/rrwMVa3sqnu5FFejZHqqep73CbvDLfLoe4wf3nNzVwvjsLnea
NdLmpGRlcHL0UT3MUBD7MP/t6Pi21N4062XeSO6wCm1VszCRAl1EF/lBjfxPRVBsc0emqAI4bMgw
2QhN2/ji/69u5NxngbkED7M9mPSG7WQJb21vuho202e3Fa4LGDqFYw+WPDYYkQDkWPzeSjtAIMoH
Y1JZEF0pQ6t1AUV1K5NDI9VTqpLARaU+GgFaX2BJiadVwrp48w8oH7tzivIdEbJ2EJfOPGIn67vq
MOU3YX1pECLJWGEfLppLTtrbgea8biefYZK1qOw0MGAF86ZT/Y9tJWP0cyI63B+ZpFdbYbG9rVpn
9GAtZz/8tu0i4WipH3lf7gKuP8oUF9h6ZM/tQz7FqarEBhmA57eV+lU76SutojGbaM92pjy80Hlj
g9eSMh5UnPfZCE/J4n+7GpU6DgHShbtpg9ggE8/Ufn6QTk8D7z2XRjw4Bnskb/30xtJvQwx45m9p
Bacpmai5HwdzC+DYbuWt6mqlnVfnO2oDe2g6yYkMff07lcXs699vpIGKO6oBl70yUJUmn7zgbDpV
WNwjH6C+DpYjhSkx6IJuqvWbl+osvq9QZhaAB904wfZFRBPaSAiDQb6fhhtxu4fcqwAQGzXLr011
VFxxpFb/lObmBmHWkh6sVzV3N+EAbi27SLf2gJyO3ER2NhTDjk2wyVDJskEcJeSHU+KgiY5aQFUe
TKI6h1BtRKJ2lC3KJzesnG7FbgCvTsScG/MAAV9LIzyygJ/hmG9Z5XgaMJyc4b82xQ7V6Ph34wvk
KG1ljWJnUkR36Q8l7WUoATJgEbb1u+tIMiPzgdXr4KD40lcOLG7mnitMnZeM2/TgTCsolk9uyIjQ
I+3wg4nFPmoU+pEkSLNfhmNw8jyTVCv4NCQVyFIQiWQT3N58Tdi1+KUnJtl/FtEfkov4JDPHxWos
GFpj4Ntl6GqEyTHuNKvBgYCO7C4xBUXd3OocXXojGFto+fhsWXfdxYfikAs4ta7rBWJFeYgIPMaD
SnM0MooYw9J3d1GCJ9FQdXZ6Pqu1rG4pMjpCDhmWRWpM1hpxnHXPfCR4vjsOful/lGvJ7paK+GyC
gfGchERFhs1VO5LE+Bxl6+oPJlAp1/uAndeiSp8dgubeL42GoThHsmcLn+NmBnhnuUgkyVOyLZfH
czSO1x6RLLIpnfXpzdr5vvUJ/qnh1YGNQyhADhhDSFqMfqblujnxjAst7Wnvs5xtvYpYx/gYiPCl
qKqAOm3ju30/HGj4y14wkPxqxUoo72POhE+gbHTTC8fgzIxEDhq9XhO6q6SFSmr6Dql8e4tpa2Y3
iPU9ja7rrR80yDnSUzwTKp6s25OSoad0CkO1cADn1KcZ9IrFCFg5WNwrCAtqWiMeFcX+KdGTW91Z
6HzsDGmTUJMVbHPybO28rhawAtMJWGKRhIXmGtWl0fpGyxRDjMZDYciwfS3rTr7iEk7itAkKdsOr
Ka34lRyQ3FjiVX+3ao9lhP+kIMIYkiN++nqNVEy9zFk+bWVW5zIWaCC5bZxGxmXFN6e4nIG7cdj7
RkE/R+bwGZ5DB2JvLXpEiPtjQTpYzRaLqe1fhFMTzqDNtCdTncLZLuH2vq21H34y0b6wdfcoNmhO
mViT8KSEwYbre9ncHdt/JXvADee1i9eG/D2eitONlilgYwFd4NNl7bY6EhBOlnhF2k48wfqO9Gx0
gSiD4cvz3JRhm10Nt7labl0pdlCML/yEdJBR4IztUfocWnZSsGhc0Zrf+8UfahDtl4XiDE5W9xnh
SXxL/d4uT3bO2PPWfxNt21qeZVR9bbWx3jAYAPK+ejGzfAZeAOaSEQPFslbx0lQKC/qmHRHU9hyW
HFzC5Q0TlLXK/B82e4xYMUSJuqiWWRCr5Q8d8Znj0ST1FU/7d31n/phpWYcq9TcngWpeu+lup829
CLbSuiw1PcRJ7ncKBO//KGjajWySP5syOy7v7b1Wec80d6db4W4xVQjQzQQkTJITcafIRxaNASsK
S7HL9Ev31CfV99ireDZUxWkj0US3ZmvYdlzixYBFthJuxtwPlp9bjN3KIqXKy9fsKyzERX/bRcHT
D94uV4h3dpa72LCQaLJQ41LVyh1aNUJmHt15O2/DiVAHXOedX4aTwdrWHkvqgTC8Wt873A2EjNDP
f7EQ2OXz2mTx7WVn7X1rK2pUgQ/0kGLaJhDzQWo0U4XO3joD9Ecn4AkU4Sh9BW8AUP6zuae4p/0W
0pqNp5sXOD/hnm69UYBJw/KVh/9qeJFsm1l06qaudvjj9Te3SGTNCFQbhkn/FqgEVZU5u6R87GHe
BWBgq+tbXDfIjIP7gNmI1pJUTV2qiAHeZ+hGusZqJvzeEDspHDFRFXTGGOUFT/eTQGP9ihAX/VUg
IpMq1Dy33Yl2vFjiJCULIBJXH2uYHYVpWj/W/5Ce+skC8ufq76jYD4LKs1oYRv/O9cwUsuNBzn39
yiuGt6QhsWunmOFYQnLsxO/rHUJLNYJXEGcdFoQPzBr+yYrMnUiz7TF6y2lX90RP9M89UqBCA/TW
Kb+RRfpFWmwfZB8CHcSKJOfM43O3vCchlDb4FJ8Q7hxhjg4HAzFBBZVaYfMKjgA4YcLJmbugpdos
4b0iirPEfRF48P92zIRcPGduvRv1MgdEE+I6zmbQVCYd18qzeyoyT7soSxDjQHZAUhfkvyADCD/Z
ZNNcwkDpLU7/HQJggGEH2dxaePNEo7JMRB8SxgjP/Ldsh5PG6s6chrsEmZ1xv/Ai13N96pcT3kJ3
KZ1gsU2gwwRCQiGqWMT5rQVImNBvmsKjkRiq6Jt4XJsNiMHeGsf8j6UK5N4ebMcXW+dNqUtUGnvV
pf+D6bMGWFoDkkrsBd8WlE24jJVOjxZd3q3SRhWOd43q2JaUNy32czbe/DRZgVJppVrUMTCqO/ZW
xmaROmTOUxO2ROTYktEp9lRUdtI5JL2KGBpLW4R4fAko5U7AiCh2ARGi+5fblV77494Z4zhESCs+
el4xtdbs6UywH//O0ITljhs2VPkXxMHXjT1mGj3U8u2q1e919aMBRwlertsDm4G9+ucOM1EfEwg7
KVb0UO7gdGKki5hp8/9QRUdvffNebx32EM5wTdm669fw3gz0pNf/yrNv+ZmJOgcCWfS1ZV8wga0+
0OAuBdNYJyA1+gv6bHc3Ro2fPpCrDia7dK1N9l+SFYFgj/nL3uk4OeBtoihIE2rtPW2P65GZ0cbh
uJ2q34XuK5p2L8w1irfX30zH9/H1bZ/bPQpBAdO96G6u0C5rixB9jVCryCYz/3yS6YYWaF182Dam
Uw6hvJG3IA0pbrB7rRW79cc7QJ1OTobFJMPDLnbgtOPZ+EdxZAW3OF6MkncvyLTJhujLiOC9aApD
uvRyFE0zmoJYu65YvTaE8MV0DDSc2sZmBBEIvZdgi0IW+K8N47DfOM28iqgKIHbcChhj57SZcY62
QrPMjrvfeJjqXF98t8/7eWXA0KkZF3j+crPixFwCUONfT42LnI+qYF2FtuQQzs/XUT7u04n5bjmB
ohC5siPmtrxSIZKeXvwN6EFJcOnR8gfy/JxVRvlCExNDbbHFLHpdy4qgDsV+DZXoZv1EpRqfShIz
Ht1ca5MZT03XBtjOz5cf4ICRbjoRld7BF45ukaIZoUJDcQi4tmnOwC45l9YPzwOSNzCSnFBZgXhl
qPFWtK/Ed9sU48rWq9X8IYfS49Lnqvz/SV/LvvKPQqOfLyvnVlxlvW1Hl5nfKuufqs0M0AX8uL4+
VmIW8EnM2aiuTbYHm4hdlZI9sQhHF4xly/5D9iXWPvCKakz1Q8Q4At+TEyYI1ePHScYvTb3FQsIn
psqdTkln2lT+TN2WvvcvO35dZ87DzHdYKZxObNXrxhHOpXvWwveEfZD2LT0WnASw9/Qp2phU0/t0
6rI3UK+5khlSTKQN9smdfW1tlr9mAGIBoAujcNLbkB7hbFnbL/7spkLT9dtCI+8rL/WYuWZ4XaTY
S4Bh38bMu5kGbr+zV1+sJZv5ZKf3PSZFT/vvIwS0DZnTnz8cZYMRlX+5v3T9peHgTT3hgEQ6na7T
uKCAxebN7/NB/j3EWkM3y7BXR/itN4T2TIedkpCYz0raVV4jbjP4VfWHd+MNdlvKIvskfCZLQZ1u
b0eY7dloP1vcliAy7HZR33r5D0B/knbPqWzDI+xpFRlMRkjtWd0oGsZsLgrP8IvRiy2shjQsSsWn
t7HG7ydfOFfP3UA4xZzeRNSkMkcgVUCCoMTk57x9aYH6QdFL+gdnvjB9+mMYE4RvTTP55Cs1wHCY
EK35zGdGNz+mv49nb8wf1BDN3LFF46zKfyqA/u5xMRUIlG62l4tlkG9pHJyAksXoZqXIkzxiGFD6
QSbGszVrP7Sni8rzw5qwe4Uzi/DMoet2edGqxz/NnldLcks1lTlUbN7yA7Zw5cKtgo3vZcMSAQD4
tRly1wHYtEpH4fUmn6hH8RyvW0WGlP7yYJQjZzRzNQ+D7IxnC74jUUSK5TIEi/IaSfDhRcAPjN/5
kmrT2Qut7tdyoSn5VxzeZOraVdRfg5Sr5AvaeigbZHzrct3h/o0wkdT/ZgU5lGTOtvmYesOVCKeN
1/t4zvv+dr/zUzJEIcPE5pUVGu86CwMJ+xzTgQWc82vnIQmmKJ92BcJWxuCnfzOcoUUad5QNW3ry
gDwMVmMVpNPEqilEWLAbFdqOXm6gt2S/KYAf/pqS6Porx4Xo/6Hmb8E+9KwBU8Nrmqbpbycc6tMc
oyJNTBqHzumHg5BDru9sW1KIFPhP35ZxJIvxJ2fyz3y0weS3vKVPkjRvxFdjIQX9+J3Qzkrz2FmB
VUS0BlXvD0D3ND7gr2XOU2V5usPaTnkciJ3AIrXhKO88ZoZUDVDypHDgiNMUqaJIvLuRMrDLGRXG
aUa/OSrlaxsTgWNyBn7eqZKYEL2Y4lPFVPIzr7LCQw1iVBocn3P7J7fogfBVnWXMLi/1LM3DQmy/
bSAGacafQErc00iOA+GCJKhpDmINGBXVrnV+SVs63u04kOR1szRYqQddrnW280mhrAH0ySM05oju
V1Rp5Oqmarhc6TSFn7qLz0LmSCqWxbaDpaCvkS3J+T8fMIxcKHHI/ihQMGZrn7uHEHT1ZqSIjB4J
ptlkYkVjd9/lpKbbxG+5ymiy2qOyMgKRWpyMSkbvOliTC2LSU87xWtwvKgHpBzPW+8o5pANAsbyJ
BouVY6HcPOeybnSzGEJvxcfuLpXXt4UWCKk6BT9vHAmZdSCQzvLp6Y/14ltFSkrzCREz4vZe6xOM
Ds7T7fuCYJ+UJ+jvsXeu0fMsbNQCn8PZb9ORVA0LPVTAv9ZxVVyU8eLz39E4I/LKNAcxeVQjqxkB
P5ILjINnLBKCR1jHAeSHcQRpGE7XIP2oaMHGYgBkR7TMgJt0lyfsk3+55SntYDZ5tl/0mP8Mp4Kw
5/ByaFyYaOLm7RQDfex/kJLkycMaSA3Nwb1oMR86JodLZ6uMMRilCww8KNPHP4W3FunTMBtsUbRy
gL72y7PLYU+NtunPw1p41896SOlAMTb/6VpawKh1RbDoMpzJP0JKJv7zoU7UBB9/CCjz0HiTrx6W
6FK0MKmBfpY9MZYRHD0I7skZ+7s9UG084/gJYJby2/BRvdGd/ibmcWhfaT/j3Bz3lw1A6KKiC+WG
80cm7GBediinEaHcZlJNeGfUBz+oEWobVKi7hNZH9BW/fhiKhubis5Jp+n85tFWVWRSuo42jrQpf
Aq6D/fkSXETIFc7WMORCNPmaXMvLMXgJfq0I+Dm1pxasjhvtmKpZMHW/mNi5z3hkGN0sKTUi5b3o
4e8+LypMT1S4JNgoGonQnTu1aPD/zFDL8+mLpiEnZ4xIyJXgT9fSZG//YHSZTMrApLx+482rAYb3
fowbNOFaZMyJatbUrz02NvHz3BXX0mhr4BTv9aa4Bvui9Gn69Oif+t46XnVkcqNNOFhbP2lTZd4l
JOqvhVfdDElKoh3FEdvmBb2ZNbIcfGVD6PkCWRkrPuDiI8s0sPk2K63TITilZ3xGRY8kABJFpmIW
eZTir20/Zv/FQl+/z5QmLztcpImTVDs07ovaVPmTjW4MtugOM/EpwscuyzS6rWZpEGQvDlMwU0sM
647jpfPcxRS9TQMv1ovdZ9fORIUEVRZLSk9uqIUZiTnul/PrLk6qmzCSe+G1jJocGlfnBjsItTh5
pqmNu2dVYkXttCSi7u3fZFYLOmn86RdULAoYY7cL+bYHQlssJTnnhNq+bEkLd2YbHodqmY0E8DJu
TU8j8/LTb8/CwQ3g4wUiGzW+QGredef7ST9pgkWtDRiFrkztlQFNBU95M+ULWASHvLpiSk8kj1wZ
F+O1igt9FGJxS7NhsEbKRGFnO36YmBAPJWVqcalfM0n6TGgH4aVqML5F/x900amBxRvaSCfP0xTZ
py1LASKOMMxIi3qA1kJ/58vDKAiSW9bxK35fmIbamVZ5rT4X/UW7XUaOj09XUOd+ZWtF8lxw65I0
64fPQ1Eud3Uc8JcLI5zR/gFfHwTjclqsKHTvAvpejD4vpWUG8kYaOPdy0WBlmQpsQdXFEpN038KN
/myipcwm1tJncHcKwXexpEa9w+xiDLTtz5OIScHMkYRAUrLoXr+5g26VkwSWs0tpbbqgFO4mz0o7
367z+H3tNRWvpOYxo+aRFN1aLQk5il3qwr+5ioyDhsXFpMkGNaaLGAs+miD4fiZhAXI46GJ5v0iV
6mTCpa0UbznkpQ2AH2j9O9+DCASs0gWqFgxXUBZYkSXCGIMTdt4wpqNU8z4tIBkF30PqHmWZglv/
LkPLdZ+NQEfDYcXHznA0Va/dhfKOS75b2fCsrx9xzKwqOv6ryDEB4t03X/bBtbqDGYo0q23c8+Em
Fh+Mm/yIBlALoAHa4juklbZPn6sBoXU59hxo/yqq5ECP6DYlbEI9AuTZD5LzwI31Jo95wN/TXClH
Kc4sUkaNU2NucHYzfkY86vKNocTnCqHqb4GXPXqfWVKe17zzvQk+51dn4+w+veFJxRAXiU2d3sJA
uCbgP2eq7smI4kQULspJdeBmNU7PTugzaSEjDoQLR8WeQGsMZhB203V68eowmV+0rwgFsw7Lw1OZ
HFiDI6608yRvRch0zuHPfREsL0xK+lHAGGYgK/F3etP/fZhb+Ych2QEXriXHQT82ANBV8DGDINPC
Zg5+FBBQ6l6Kt2ubN4MWlYCbJ6Y3VH/7F+f99LUQwxbmXPYxTZTGfoY41WSghEfAPzWWp7piIaTH
g1q2AKG/m4X39cYOsa+Wivi9GSNG4Ugjz0xUkqq9oXkdnplv2SLlxW5mh1GAEo23LRyo63e4rRw4
GVqNNaKeB7xJLaio2vdCkNzWrIZNbsZB2OTsbfbbqYahIgL/HM0LaN+rDrpNIg30Xu+dGfSUt1Vs
JAFiCe3wVs6AZsPFQlrDuIsbG18vjvTXnGFeH5ypEX04IJqglSCdp6RQnEPOqubTRZAb2PCdo+45
9mJWoWpMp6H+SsjdsMaPFm0NJPst452cTzapAPMwm7HiwLkBkv7Htk+2WE8jllVO/Dmtx8ag4/5E
+SHqXNAPajMloF+4NNSkxBZyQTD7HpyM3+lujFua/Bq+FalamCzFcsNYnS+bw0vTr0WCq/vhYMvQ
VrvlYexdsuJYwpU3ciP8wKAh1c48G/PEP1Ny33+ONAjpAcsj/jtYgNY7hCB0tx4+GGRXZShXFGdI
R+trx/bXMDn8GdSxumSff1yOqtXJe1rGQfd1F3ymhu8lgyeuUiUY5KokKyJ2C5qitkMuGQQjB2hc
+98M4o1sYEPsGbrFr4jfO4MgmYWBlBPj07Tf6NHC4l3bhAbizQZV8bGglkTgKB6YA2v/txuCl8Yz
brfHo+JZFRm/rGy/Pe9qzee/jvNGKhm16K5QfTqZCs6KkwJ8PTXrl3zFtYTm4Rs2Xu9+74OEnTZ/
U2IPpznkyFJCxf+t3IWFEGxhMJdfjkN/gSE79apV2sq6YFdv36OiEVBum9xy/KMr25aW3CbWk7Np
n/F84yK1DFkGmeD429OaXaon5UCsy+RXWz72XoHv3KT/mqhoyP9AfC4qvOtbwIdU3qdATEFDjPm2
616qslnaeQrONKkkdSvjNKBoqrMDfhdpMgCPrXNcdEe8qUU4Q+9rc6ayHEBuWdxHOQFNXBmKEZHl
GV5FBj2KKNDVJxo/u+1FVySTHHRgIn4h97buvOreETKJszsyb2nk0ALt6omqoxRYbr2N7jjRmF4J
FNxy77aUM2iQNQYLnsfv0jdW42fkm0rstJOz2BkH7zZgvxoMxF+bZ7wiByjGBXG/ehA9yuBmKqpg
XpvpBN/cgKpS5Sq1oEhn/WPiaU2w/qykatVyjP9svjA86XZkjPMseB+JXuCkJXSXhLUrxiWr9R3g
UnlVcj0opFGVamAAVy2R9TQ2017vMGdq6BJwFGT1Z4BVnomEoxLSGSdWWoNmBgoVlOtg52thlwAp
m2EsbX/PUE/4s3a1E1FSbl3EqRovjuGGloqmpB4vfWjQ7mQzMHOS0zrCxUU/384N2Yjf8kopqlZX
nxFQW6kBTxmsageDTJZciVtc2PWOW8fqobeCQLw5+H+8XhJoSxVSbiDWzk77A2Mq5ZEllNk+9J8Q
p2zSG9iZiDbPKKehboaYYNms5YkcBHO1NVW4O90DmLAj/xHUvepdP/fmsnAZmjWXTKlcQHPM5CvC
LVosoJLDh4/3nKwfTEs8jw1MmCp/UGaVdHEYYT7SBGyB+uB2cJu4p+vlhZvdhtntlRxlz6f84c5J
kls913YR505ssk6WKOzewErgNO6hKGiTSDUwz37KnNrgva1JO+1O74buEp1Eyz5kWusYO0pS8QUe
D/oH2eMZcaFJVRthfeHwguOrygkxpWj7DMwxSPrKTPiTI/CCvWs7Ahj5tCQPapjpaJuOLnFocfk1
6ebrxmHB3zMM8aB8gKTfv7Pzwacruvc/f9EYDlwI2Bl61TyQjlGRUI9fBB3Nu0DJPr7HZ3hSi9Yr
Gvd+aFZ4hIbT/De3dYepvbWCiK8r0E66IhLV7LTvAKzkEf+dXFDJ8nWuk3r9JRAq7t6qaaywIHEE
QWgmcD+gBt0rKV+BjDy0WyKT/0rrHVi96C4Auad2cA/vvttTEY60/+DH/RgxqXZBIvMxuUtF6meu
+hGL+J6jzZE0wiDWCfDEAa94TqKPnq3ryzBwvyF5I7Esh4zXDNO/W/eTCVhSX29p5HDJz2GgIRph
V+YgqehCAxjwzVm1MRsJuladDHWVOL81BF+agP0s8pnaXnQDKDwPuHyPYz1Ui4H5yH9S2sSl7Hir
1baIs1vgGgWZrBfw6IfoRhsZY0Podf4m/teb9rjuXcjnh15gvqcObVOx3rUI6A+wjQVjv29u/SUo
O01GRF5qaCJDchnv2eNQ2Kb9w/BBIGTyakP5jebvwEiu0eps95WpkwBBPkVtI5a9gZ9GhxtJQzWH
hAxqX/1lbSJjxKvCuSSge3UDdl3etKxzmslzE3TB3yMmGjR6iedkhcKbVJxoei5pqvVkMFmo+0xm
uqjkVFO+kOdHqXMzU8bAkNyzfgD2Gmv1OFgYsXXeNlHiWTzTkh7FVy8T9WTPkzcfo+XSCpIADdY+
4nk2RTG+Hs39zRocrC0N9OxMUM6NAM0jVjuolZfqzWVY4Ta2qNLGGQWLOJWgdaD8rkmWiF7HB8dX
iYocG21vA1hJ0VKpqUkGlMc576ODjY2VBu1wkSOeCpbsIOd2E7hn3dPz5cytfMS5EAiGmAGveLEd
3O8l0vRViwkjPNfOqEV5bZiwBRxScOJxzrwvwUCz8a2RvMnpXcAjLhKP9okyE6KGcEIP59a2d2Pe
dxWsxYUHPfV6q2quB6nyMfH+aMXmVvGcqe2kFKXd4k3afHMrNiZJrcL0yNxF/CzFVFwiTIQUsyE3
dECiv1eRdGxdPaUgEHTT8dB/RqElD8uNku2/x8GOww2sWKenpP/MgTn+EMwUwmOswO3Z3u8BYjz3
CAgTVi+PYl5T3KzOeyYnq5uixcmOOTgNZQmL5l4xyrn56WnUzcMyfAYt/WRc89Zss6lQDbqFBq+w
NRzrigKrUROtOJ/UXYktFeMiENGaAPNj/X4OlNBwXSZSFoNNAGFR5BRDV7OjqZ4yPw2i02ZF7fgG
fOyFDcO3y+SVNmuU7dNaqrQ1/DxWG2hatjBtptVSgk/JidrlRfHG1x+Nyt7qxxCRjbegsDMsiT/8
qPgQzfbD6rzOn5To4Z/DtNqx4l0QsMHyAzb7TMQwhhi912mld4AJKs5nQFAV5HZOAa2+fWpfXVa4
vkjyjTKikMoWDdr5SAoyTynN2M91k0uIAiRBQfQ87YfjVkSDe8qy2x1xbarxy8ppiKN7SEe1rrxs
5vl30dyoj7mM/I0TPfwesMCRshO/qxvof6esbJmsFDMQ/8truqnfO2YSDhmT6RdZ28wLsUyBbitY
E9TM/FYzt6rEM17hA/10YqJOUTdU1WBL8NP19flxJDtkwJWHJ1Pp8pzxbkrol/k4sErCVbmivW1M
SqYzec2GsbeLwowv7gPofvMUqcVaQ6dzfTm0nwF5+40+9dVrzwOEeoKAG+sRghNRIVn2SaBWPcSA
eerJkHlYmp/RAo5AuIQcYAYc2cghSYLA2LvYLKXVVlomnhDClhoJpSSHWxPmHZSYMAH13OknZZvE
AYQoBPlXws2WPdt+sjYGpNqUX1WyUx9GQrUnhcB0W7bP/7mfsBvHOJhvcAzfrWnVkevyIcM3Pahv
qVDvxTCMQQrzQimln3ewUEb7ToFTkzjcg7aWZd8td0QxFMHSFnHqX0DOeAUmBUOOORIVaUZMh/1L
asU//sukSZRJgeseq6fo3dO8gzj6WmAzyhVTCTxXVkNTMHpnkAUsnDvHXIzqFf3G3Zr33gg0+wbE
yAi+kt4b4NNW85G6X49cbAErOZoojrdpDUhsO98Xz020sGTef8zNXYzThOfIouwDFwG/w/vCb02J
LdYWTzsfggMqL9nP9HXd5WXiTGFcfjUfNt0TMw3TjUlRjntKK69rShw40huFiLQxfYFPulKext1o
jeqhVEmjYFMDN9UnX9JGr2D/SLlx+ZaOn+bCVB7aPFuEZ8k+r+2OhvXd0dxP1DPp9iG8rC6UOcpE
d6PgRFDb7CyP6zQ38Aa3fYYvOA3qahvJGP+YpRVT9RhgSoEPOvPF+5vJePOcyas8TmxDgPETw68R
MP9IZExwCFSpnAnZdLyOTL77a1jaSZ1UEEyBB2x+roFaM9E3ttm/5RvOssvvlXY82p2cHfyibWGQ
1Ta0Tnc2ra2/gbJGyCPzRyq5pnbz7a/ov9ok1KHJCfkVhHTnFFATj4Cn256O+De4bQHP3YlM+pkO
mME8mX1WLdCtM3TY2yVnC2yn76BMGdUeJRrQw/3xrDb7lnE5nnO7n3cXyvUPfIzDHDkY4InaPWsh
oQRqfe+ewruWk5e6/xyxlwPI2NPrdKgdx66M8h6u6Ave7DUAAvPPL7zivgLky78bIPG5DdchSsR/
AkGMS76dDxmZ+2/OYLV+7HqJUeu8yq5FOQMod/ZEaXJuFxL+G6igCsoNbeRrpe2FoUF6QpQ9evYR
BW9p3B4tVUZVjGhYJRgAadVEj4Q/vmXEpEtnLQZ/wqKlDYTr4hr431uVLdB0Y+DGZAqK/FDhJYEP
T4DSW+gwatp+vaJs9QksfVPR8HCDi05cIblff9+k3CDDY4Oeljy0I9AWTy7fpZz81EMGitBI5unF
ayIi9IoKtPXVy82/jn0AOq5NvQ68+fdmoAfldNUnMXr64EorrudZ89qqHG7IjOlmiJPBqAj7GM+s
lQMy+qYjuNPbZ8h1AzTfvJubH1BCHaaaijRozOFTDdKQn9Pbg18xO7UqQo6smHe0v3J+XgqQxndL
bWJirpdplaOWLf1sDbGOz0c5KterOzcWY3E15COxgrdH7BvyPMDKzzsWcXVymMj+dnzDhsXm/YD6
Wn9L0vHwdmJtFCu4j6+33Nxb8taN5rpDhrTN24FAKvaAp7SHdElLeGrjKJsDfNnibv134Gg4ZzMg
f79IjGjLFKSwhsDqaUhrdYGmW77kXmUhDqIdkY07gTA5E0Shqf0ZQ1UvXN9llU5mT9CpeuVDz+pj
3R20MhrKmrcobHSbMLHvIcsygPrNshF58BbERL5FWsZCGZASQcpPfhKPMhpFF4LLJgLUhaTZbYK2
xAO+jucNIrHJSdNsXSg4FLMDGLb5J4N89XuFlOixMKf5+lhE3slk3EkeaSiWSnIdnkaDxRd2usgm
EXgvT/NQUvA/rYSipDYLk9T7qPQU6yNOqccHxgLvn1GyV7I/rBzKidgXU/sWYYRbzNHa+58Vc8DF
G/8G5vmZh0tY4oHfJC8zqqffB+13SaUleBIdoUSX5ovZiKkmIbb0emeOcLEuoVjvnYMg1PulV6Cc
oZuykODOo0yoYYvIdU31ijQdqHZBGzgKkUvVw7k0PjNUk9pnlb+VdZCOFSIeeQmzw+H012Njd38O
1k2bnFrpb+w+5z9Kls1+IUNGviAzP6NKC0lGfFeg21MOuLTFv9fNZlZLy26gEkyaU3gkgpnRWYbX
IM7UZpPJ0WhVD7BAocYd47MXP/r7XsYa16YopxYxR2qw9gUMhhE0UKS80gq7F7tozXWjGbDAaf7g
gVSkN3GnobZ1v+GUqmrgh2eZwONwtSPCZS81WzAh6MGAVyfsIS1Q3phZszNK/JnCxLmiCfSuskXM
UmFaoQ6wdMvnNV9Fk9YXq4u6w9jgeW0Fvb+pxutS/L5HT1bwej4XFRR9O4OzcIwIoVvn3siJiHGW
HpnXhKxsbzhPO/HIA19nltbRwb9fehfq5pRHpx1v2Zus17Dyo5I7Q0HNuI7+zYVnslh63Am1nfYW
uvwNEafv1R9ZWuRYOfoYtG+SLiDHVhmEZDNKcSHi3w4MMr/7Pq4UjtHYW2/mriCag/H6JFXT6bgQ
zIk1g68kcwBLHqxDHx1xncD2ZTMR1wyoCx8hc7WBi27t3WipQZbsorNeulDTfaXq1lQNplp0r6bv
RnOOmvTUpqAESC7rs5hsTmz+7HgaSRv1BxLcTAokYO9nh+/c5L0VXn8OtcjEfDwor38C4AEWvEnX
jG8Lo59IPMEBhRltTDrmdGJtb3yZCOQgZ0G30BR76AIPCYbfMmw18QDcqWO+zn4Vlqi6f21oqv6K
rdSqERucKgcQGDIbogvf0wJpYZhSk5+DKNhPw142F85rSjpgDy/8/XG516r9a6Eu8D7BLaMJ/BmB
huED3P8BZCAKcoBpuh7X/oJhdpAaxFFLZoSWCqQu3xo0/dHUsofUil9ckr7kXshWjf1WvUAxhbLU
NcRlZa1JvpvyVsWqOB5fbdjEQr9FVGeskgqWSpfspwPNEKn6PRyoXe88bXLn3X5vaOA6C5vovW1M
TmBoI9kYROP9NjdR1GLmo+lvXqP1YZYMnvjbv1zSWmudx0RYP6/mDU0fTSjTaLMuFsDOBqTMmDR/
gMPqnPAMXSKRwuPKS6GyqEbiUHMocY8oGNQpu6B7LzRV6FAz1RDY0q/5p7EP/qLYU2ltlZWLoemM
C6E5OfjQzoQm/E8xdrdTe1p3Vd5W8QMhu+Db/GXmBY5p9LLxPMUSo1mN/id5Tb4zdMDsMjPsEumO
kc8Qiy9fomkl76iGV4fPhLJty1ecAqR7RoWomcqVMbBzRg5Y7UNmwmAYLcl12jUf1HU+uBb2WP52
NEVL3pbgyVySOYQCF853TT5u73xGy8k8GGad6P+xcl2cSDgvCulEkxqbZN6cS/RgJnexjd/NFsum
3DsNBGZUHxTRfYaozQSx7m+HQg7XWUIO2nOPbiHDExBtWppRxaTC66Gym1abQNvOZic4v+bT5Bzg
XdfdzgoZ+fZlJHU4SCBnD1LiErhJU0ApEa1+nYlSCAiuk52Dp8Y8sOLMcFAvdroF9lqQHucwqBgu
ILX2SpOkgH1o8IWY+3UI6XTAE1uAHcp++LXF2DDJWYr3SpJD03cCuKf/NstADH2g5Q/V3aROtGxG
6OyZIvFlWrzZO5OfSscJTzVXQsC4Tq52VUSxoNHV6eUx0j+kn6yxvbBUJt/MjEgkCRxHO3b/rw8+
SVB4KWXedNzY+tlH51j3ZX4fVkaW0C+blHAgGesbEDy/7hid/Usr3h3vQ8j9nP/aC7b9yA3kgnX8
AmN67pOaemsjDRoR+rQYfn45rPZwPeHysjqocVLRZH4h2+h2Kru1q0ucBGqdH2EWjtGgNPl7es8Y
dTTBNpTozemA7LKJa67Ix1FOPlCllG0LMtopH2R6486lKBmtXY7USx4t14RyvZN4IJlrs4JZjfkI
ft6nEwOaq6/lI28RUyrtPWZu1gB4vJuVbIK3XCd8J71HxVxIuvckxkiwTdcKGye/qQ7RDdX3083n
M2OwXPGHG3IVkxgNKI6MFkRjKoTBAyopDrtGOSYqhNXRbrj8wqYeDdju1f+fxLo8aLQts1d+Gpb2
PqfLZLl+OVFRuD+zcrN6dzZBrU7a+2ZpnT0fjdQ8Jdxl+rWF0q4xiv7udwOzhK3Sf36VK60JZeFv
VRDdKxcqP/4bD2Tb1N8hIkBIPVdbBAqRuCGWuhC7K374sCWrxueasDJ+ov28YhKteyMl1emu+mVh
46VQorqrHDPO7Fr2Tk1EzE7vjV1P/NGFo05ssxon3v0MSqk7j/7YNa9xG+Py3QF8POPW73laH7kW
sNccFzn87B5u1JjwX05jPX0TWEtiqKHsSOLL7Y45GC3FbF+iP4tkPObc8as9rCz7vW9Ism7nEzIW
epWgjFGGoLLzR7/2bE99i6MrX0cS9LPMqYz8/aloLFpv5uPQ4pxyTM/KVKbGRN24WsI07Jo4m2iw
piNCb4eGqYT7Tr3h1+o5P1Z0G1PsFXzSMmYiCIWBc3Ir1d94r+C3PZLFAtbAXl/6EuU2OOFcy/KP
VoId9i3+wDPi7Q0uNe9uUjbR8VVchcZyFOZgLoB9wGR8IZ+0xiZvSmkBWIB30yoEZ0UP4hhTjVL+
hXiPNMZhLsJN7aM7ihxLo9jyWCokEz9ZKNEXA+PT05HZEEcqpDBWVAeW6YNM7fjPp/eTTtbCoik/
jOrBa/Ykl7SjVwgz8wV/GuWl8xvjPNAuWr6P5AmYN38eQDSnR49l6SJhk7UaLtAdUyOla7AL99y8
1FMMYDiKmQRLMdmrhMsDfTY3yr2+Z4yrGJTVuz+GSYb4/lR39OE7UiD3A49H43dPYuKBRZf2nHbd
YmSNwF8WMu50ov0rzj0WGtv/7kztki+4R7v0oKD5vz4pzfZEa6hLM3ZAvscYK+eiuktwVf5KI+yG
R3hxLIJznjUVWFYGFbN9clQee3taBQhk0YIE8PcrIgI5RUoZpIZZho47x6rRkk3g6Wm80TCbRT4d
tLST4wzu6pBSD2LrCY9mmB89duiC3DFuUDMvREg4H+rzAHAqWjHkCFofSUR0hKvL+Y34JaiYPlOz
ES5VoQBWX2Cz1EBc6L2lNv03F4kCx7+OBvaIP4G4Hsw313AMI5SPKRvbutHOOm5qm/hJ5bkXgCoL
lAKaWDlrtXeVrMMJc6yDjPSIAPSCaSmpVtAm5zckPv1nUuz7cD39/4WJUnssGnIusvM8jRGc4cio
p6DbZbX5WhFRNL/8vhTuxxs/vhfV5lGEXp1Oek2yt/bWA7j9Dnd0eJwi/yXqUkPufumJCCGQsuY1
6EzNhHq6tLS26pcY2UR1lqvNFE7PEF+1vG9r1XKm3An5uCeXAFlX02rpOT30xd7GCWyZLMhnA8go
KXhoQcifrrKxUrleFYqvJR3BlBHuxpL2tURc4pXDo58PRjLIPwgxHQQW0IG/aw/cD5TdKUn2OKgM
sNN4JfVVUBWQt66xhGyQmjDYx3r6DZID1RzpsWHduLugiQ4p2l8rTqzUpgY3AS+2KKefBnpVj4TE
WVjeZhtJBYtdBTmgQfMzq8DjCAE0UTJP4EVPOJGwW0N5wjCKMLyYQszVyW5lnUDeAOjLnGu4lFM3
bELW2XB7xqf2dkJA81WTdTvedH9vIJgM9rgW08CwK46x0wRZQJjiAjCgQI8EhsTL0IlEDHOZLOfc
B8GloDWRixDNkSehEltkvOYfaSnUYbGPSWqpeGUd3g+PXWN9V3tbX8XIx0nroonFKzJfv/Arp0rQ
h2+SSHYvV40jAE4sDPasQsz/VzIyNJOQ/Wcn/lljO0dk5kJOvWhfQDyW2WKk3ersFH8vYJTcxj1i
+1uPLg7ZS2A12Y+Sof9rJgVlqOCP+5MF3xiGAaI1oSZrPwCXXl+6u0SdiccxnENeumsZyZgHE8zw
88T+KADhwcNXJpzrplAF2DVsSNNL3Pg34iUr9FJTHRkVXEzG8vmrw/Nw4TWWqtdlNjTswdAlM8hj
TEWf9UnoARnHSg/5eaKXV+CWAOKvUvztgLVgZX3HEqzg0u3g9lTXdBuBYTYyfkMTMscN4ALmZIkz
Id6NYZRblUB+66tOij89y1b00rnEgAQ1B0dh+H1+TSlbYaJKZyQuh7FzFhd/L1CvgAGk5iwAYDPf
Fbq3jB2bzUVwyYj5zbjJOwdZlIjdztWIWqAOAMvQX6HlT4/xb3tOXRWbZeRaxzOz99oBeUnIBtb/
mTeVdfiqTXas18SB/5Rq73+ukQfAZ9NNfpZPQDw5hzaXB8fhqOOMUWQ004hdz942aaE1Gl+CdjVP
L9GAY9WVw2qrExr6w4TsYxjvlFzdZUOz4m/EnMneeTlz54Plk/0rCMSIfWjjFcJklkKjs4qBxKMr
HK08ltARplxWWKARNssNnHwlqZ17sVp1W+wC1fuLh8hAmt8LxcOz/n4Qf6PM0CkfUcj1GjW8245b
LD8c/Sak6nMA7Z1PKR6IKvX6Cuy923izPW3Xjn+dVzALmx0U509cEekH5Lo/15gonzkqtUt0Ok7I
hTOccTzeu22A5ZQwpcV4BI9/GjryCxzzkUukau2qePo8b1gxYfTd1ZfJAfsJWDfqcj2NkpmMNbmN
PDE/XpD3deOlCvnZq263BfY4CCioTIGGDFdkkMTIlwrHcfzH5H1Se4NqCHtC4TMX93am0PMv1tUK
wEx3XSs3zi4tqGQVdMTRjNeJWbgKyI73X2GTjpF6GDWB7p1eyiro+ZKo/H1WbCm5l1fo2AvjCPRb
grg56dHG5y1GBd9sOu9HF07EAmGnYImvH9WKWH79D7Crp4//HeLMRoxYENk2erq9ng3o11WIvQ4p
3pq7YJG3giLru7eTx/67UMxGcQ0L/JOuYv1JR1F69ByAP8XKnP22EuwgwhAzHZJuz3Mpy8Z/ghVz
q/F5s3/6dxFLVUSvNW9s+iBGp4ynGitUGRkG7Av2gPPYjWEoKEk6NNgDLb2D7G5vXbxa57Hv+Wre
GHH2J6aKWMrbtdJ3r3uWXXie4Y80pXWRc62ciNMHF71hfBAHDQW3TS3PP/4eeZafjQAiIgu6Nw2c
KEWsJCBuCwZ/nO8a5A8tu0ciSEuRlzr1cGAwlarePBhP3jjjgNnPngSQ2Iy5PK+7oIXob1ZP7lKc
G+YkneAFKS1JUrZc76KGpM905vJiHUQxBbu+LDQl5SZfA/NiJjjmqF93w5NOqSExojs+0e73LvN1
MLN9Eyi65EOfrAu32TeiZeeH3TmjlUg2gbwvwrzmkKHRlC8BaY8O7YQDdZP/dhBLZUhDZjRu6NaO
6/md1TKfGMNpIYDXKVcUZ7F1zjyPtDtni7Yw14kZg7bsVl8T9FtoAMvei9Sf/e4JJ3FVg6NOjatG
XUqUgNG1/N1e/0VVjFf2vA6GfcoKm3XFAQXLfF+zQ3lGkNj/xZ6/2yY/h0jjc+eWUPnbmSwOht5A
Bpu6C8rtYHrkZMCW1KQTdTpzjUuoFlAWajfkseBfqpjN+2oa9odFGpjWF+oqCO8wGO1g7nTjpxrb
zdCWdR4CQO8P9XS9GW+ZMAc5YJdLRnNzUqunTegBhk7UDqEhAQm8pVosrnQ1sCuo281YvVtDx5Mj
xERSb5SE2vQ12x8mMJwyDNv+dh0IIjiSskB9AW/JOYaqmbCoNDIAjPa7IzHc4dM3KKWQuv8m3tEr
dpvk8YFNuZUSiowgfU75uVOkRmDZmlFucmIreDl63fBJGjKcBgdHuoXBLvS5bmj6pmtKCneJR2N9
mc0FaLv5PLLkTFMtHUKZyMB/vVQs5ed/pSgo0f2sP3Iy8kPKleUM77Z1XWc3onPogKj4lEVDbZHC
6X2DBZ9S/7ev6wFrh2bo6oE6dXa2gcPfcz7tyQSR86LCEu/221L4bVY3BIaUidxhIZX0ychQHjto
V8f0IMQkuwfr5hbGbgSHhjU+sNthgJRdvHtBGTKwFFloRfoauFQWSJ3d7OWWNzMzGiwOs48c9KAC
9JeioRB7RV+pAZBUPkfwTETIO5zhl4F+h+TDkElBlbJby110sDO1ShZiZvu6PD6AAwIBf7HlNvCu
7I42SJw9WM8kywVZDgGR8mgeEj6FijOIHgVBb5+p+dI9zFTPBl0Hnb5FRNFmW3dcihZoMpbqxCSl
O7eMvg5MnGhzl2umT4Xt9CWab6/Ji92GHhIRND8bW80RVGV1b9zaZPOQeYbzG1IuC+ZrVDL9GodR
ZWpBBiDt+DicO8tPiM33VVXwb5pRDOTseKv7+lvxtM/+f5Rx7voaijbPVpH6IHdNaG4Y0ZTibzRA
XJVaJY2CTJnTtWyIx7mTuk4CW5UJHmwl0ENwDxZKK+jxJSy/UkNjd8qqeXUU6qHbCOSEk90QtdB/
JM6DfSzs6GSZb4+Zas54xYp+2Z8/esZRjCKdmkhDMbeykSbalmmhpHQZDwNvLKhCy0rIm6HzA8kc
AYcg2UtRa3lHvRgONqyV6PfHJL2Vb1/mepdJjzj1A7qA5jMQELGkvy9L/5l5e/G7Ixjm8uu3NV5R
++9bB6bBVrcjJlXEiB+/qSBpdCQse6506zXmOelsPNNTZk3HCIx2XwbT8tSFgMkq1wdu5an/jKyf
3Q26izd8VDCFXK8QoOJsCa3Q5ziDVPiOIpf0jZ8ieksS3Ky6h27COBid03xQ8bmKEkWf9XJosNwy
wxB7UZrkXw0SWHmsVSq5w79i2fGPf9Q6uEc5ZJDb6lwHwfFzZlEtGMLbN8a2IwfxLEGvAMfogUSK
AIHPWexrhOqeEWy3/RB4D2Zy28o1HVAZmFJlt21FZ3wMjkwAbWYZfwAJn77jGSHtNPQO3IRWIodX
y0a2/DFe6OtCqhj+ZTDEBSszxmjiJqwfO2ATiec/iF4g827jEcfLFLQyml2D4PV8hFQ4bYMGfAco
L/KvYlT4LSNdE9cXcjAi9XwAYu7G3jn5+v57W3ZP/2bdDXYzlHmNDpUEKSefNYhEp8ltbDXftVaG
n3aVtrM8QzPfZfN6tqBzHZtWj9XXrB1f/nVLyBWMf+V7T4bYGXHvBlh4/dEQjqaxN5C0ObHhhrz4
Lnwr0Vq4FqF3zP22Za+fD9lehCMGliOtzNWkdb8LZJXHiUHtlfCzgFv2uNUNgtWooM9q6FcTlWDS
tTdGui+sycPpy1l5Papmp9jYWsDx5IQtopOKiqmuzZ6NF6TeSbpe13yHn/bPAe+HayoLe+Doxv93
EBO5BxvUdIuJuP4Criz4G4p/6FKlx3Wg8Qch9zSUWaQhZh4G+kokYpVmMpOdFJjnixxKsgXFkKsW
fSy9Zct3IjDiQ0HQCuavpbowO70pj0bQUufvv7jNTZ8A4Q8pjGPpcdnth5LF9PngtA9gSHPzDkCm
Ml4NdPg4kL+25RSlFXq+4POsUnZE8aEnzulNW0c5CrJY7gTlir2y2ni3E8rF5lg7l2gwBkGkHmi7
T4+XGo07QX56YxJhcDD87XceQn5O8uzTjCRVGNpVnvQYDslC2VrWdf90jGxo4YpFLx3SoCK2XDvx
IkLRiCsOOX4720XWandvWlzprYwOHRRu243I+djsDN/OLgZFxj09hWqlKJAo8a5GyiHx+jhxsGgl
6n+60m4AtSWyT739Ag5x+zE8NpkZaxuU9U38zyBxRU6azyeYy+nmENrQfOmipGfozPHPgQ7lq6kZ
nIv/sudGZrcFJInvBemVeJTHjWSMeltOABlGlouRN1T+eHFpsoC8o4Z+RBvC5QyYrNdjshO3JQoR
950gYzChMefVIdBTK5x8r63M3Yyu5zjKjKqZuv6hQ/aNbfwNZd8oXW+Tgi+h6v1Vr+M2hVVF51j4
4dIKTjGWwttoygFhZnjx/0QWyZg6FwTsd4ZfzoL3egDxaxg1oxE7cO3eeObwH0zXwfx2dvf4BGae
Q4DC5geVo5IDPb6PH3wf1cQZuwug9HpJJwceKzE7B3nF5KT4IzpV3GP26wst0nBNm0TSmftkYGWV
nyclxzVM7Dbw90RPSni+sSfmV14F36q9TY41rRat9QGBk8O87ViXWJdr8LIw7QLxw/IuQBy3t3R2
2MyQh2OdVL4+uI2hic0vDb0ReGzt7BRHW806islAvU1igINTp2ZJda6OInIJ6AgBEQJsEyjAdyyi
IRQOUDMSuWyVvZCSMaCeFnJ2O1rwKFgvLSilUqCVWhdWIuquOfxAIxusZ7JztGl8yQiQX+FXD4AR
zcWkc8+XVvYKQsJG74Mz3szp4yyzclGiKoADDHAEm2UZHiJflk39bL5crXnUGBfKQaE0Jyyzkpxw
v0gLlyyg+ohc3PLkAt33ReYYF4OP6k57zDvcQBdSBvaRaH7jbqFa5iPRbrO+fjINUuSwxOhr8dBI
yYCM15KOYXSrWOTZHEuzQSS2dbhI04B4I46OWZ9agFz5rkJ+WjNDZJmCNSFVm3XGjab3IITSFEDR
2261yfIjewnfss12y1i3r6t/uK2pEbxGspuDY4Ymn9zYQfVL6ilqZhVh97dZ7ySk8TjXGHlaoUr/
IlgWNcLBZ6cmEFampQUk2fsJH4xbhEcttgTocv4ZFOLRX81omsozNE4MMOopuvBgeGYPayWziRmc
IHA4Yt49/ZETQEeOXe+qA1iXw6JKyHfNLaYgWlFIE5sr3ACHjv6sOvys9D8gz6AQiKycdFsLShHE
F60VBgHmWQgaab5t5K2uh1maOLGC05E2hB+XjJZTepP3D1ub0V0V4UgIHDXzyYMQJQ1bA4JvOK6w
PGS488oW/X6xDhiMZKl+M/xQ0N7SIzmc6+Dh3d256kDaNpcRTBE8wTnyuGUVeQMipp8mBm+GB7QI
h3rLmThJdoLdv2L8Gi18WyQyHTlj1eh9y3DsMcNiVMtvR+FgtrxVbe0FC9EfE5/SpeKty9SWYhRL
jE6ZtJm3Lphmb0V6X82636OYRfz3nJqwbWvzV8cGMoMj5YdtuzlgV9Biro6XUlHuiTgMPDooyegM
kMZT3V5o+4aEayUOQVwWWVWTp9vhkqd3iOTJcxChkE5eHYS25Svyk6XcrvzRexUngrMxyS9c4y4R
gxFZKIqSLuUChg9Co0/+gamXUJw9q6H5zMQ/IhYBgccCgb8LS/MlW5p3D2EnQhFexuIw7wds6lrB
COJQEel43TfRnO82Hg10yvi5HGk5iydsaWJzeGNGz+ZbphqYhHILAPkJKcHVh42/SzCoJBVUh4o6
eYQ1hxQxn0SidxjnNkgQvQD27moXXwxkp98ewgeHOPcvZ4hF45MSIKSuVqlvGJfUck6hopV/AD69
hRXIUZ10Tib539gEIIfXuh5FaYGTLl4Hp2szmQFd9OL1CxsILQ56mZ+zPui+WXbTEWks7GCAn4A7
ktzy2RIOI1KZhziPPIqm44s4pRqEdycHMNZWDrsPszeX2GAUWQr1Yst1m19gGyXb5AAxHth0ajcf
hr6BOMbPnsMbK2HXkpb8zz6+FAF3vifXq5Sqa73ciIOhb5wXoIBnAqo2juyewj1bXDDdhAS/qkSq
DXFlaWowsYbKyq1pXBWH1Oiek67+hsyfngVjfSoRLhAjUTRgaz9ZhrG90SVl0ZhorxQph80Gtyz7
KrwhBBIrWv3YQE/K1p0Ap7ajfEPCdAY5GvWr7SQu6xmOcCkaulrXr+M2r8s1h3nasolGQZCFcgJO
gR5YTZCc6bwQBPamUsVbNBahQWYWYGFZdy5D93o1o5xtjgsBqMS5CST0IHFgBOQerddX9hMMZL+a
rz29H9xByEjFngE+cEztSz/C7OgdN+59IDAlSZCB6p1brtDL0qX/13uShVWWvwWeeHKpdZ/bgaTj
xRbmMrtilDk40YP3MkzwnY5p+Hb61UpzPgDQaIvCwhYV7LFiDHwt2VyaUheD2VbmWwpzrnhs8NIz
uFRK/YT3oIRZ1HueKplArZU2gxTa8DU1vN+xE8mcE1VAm4Zz01A7gsVrEZg1JCMIBBUjG4WfPQZ7
pjXYBabEzNWjdCXs0JE5TitzphgoppayRYsVqAVYHWlEXVHlErwk534aTBsAYIzR0oUw+GmAcqKN
8pOtxsP65Zsc1lLe6dFdYnaaUE/ADtvsne+7E1SJfwI/A9ITFGKk8hhhmMcJAC1guNDJ5wuilphR
4YC4gKBUTksuHOLCzsV6x5vmzZxRMmTFu9wZwfZjUW0SI80t0Uu328b/g+9/cq7Y0nmwcRyGHXQY
gM6PwCOnIXwXWNhSV4uwFr/nNbitcmKq1SUD9I414pb/60GCNwMzyU6YUvwWmCubHJLQQRTu/R3Q
YNblWPvXZ7nyJyYFQWMu6bXqzY9R6+uW73Yqg0fKG0Qj0auqo8tJRTexeNJpJjkbx4LJcwobe1+F
eAUMK1eTzaFkuQaWqniFWltQjJTRsSE5pvhpD776EtrNPxLwEXd/NrheAgBQb3JLZ6WwO7hxIcMU
R54IdwEMo+SuqCXcVY55iEnOcrLxu3Y7m0ftjZhLhdwkgfl2P9dogc7HUN10AvVow1WzAblWzS1g
5F7l0U6y7rem0TyijBk37l7GHtTtlnW1DMdh/aZObUis0lEV+96Hup7wsByOa9HBcQjEY5QNfslE
oihbjIYkgZNZ1+Np+MRR9Y50vl8uWDBnX3veroCvwcGQbeAYDPtIq2Y9z0OntHndKWEdRkl8GcA3
L2gReMamzqbA5SUJLnKeI4ViY1WVSRLmbVj5RvMCM7WvrxyBxexjC9JYl7aP6+rSYK+4y/zcZ4/d
aXgdI269xln7j/6c1X/gJJvtxmuWJp0Wgr09VbDDMwRx0CG/kYyO0aGDk4qNQZ4f2k++g8KxdZuS
y2aqWTvr51qhlfg90czxLVFz9gEF3GCIMQeC69dDHvASQkt0x5gYKB6ZigcBdMKADnjJNbG6QKs3
40u4Kl0+z6WVrAwqwFFVsrUG9vUC+0KMlyP5CI6Gf0nDLbWTpjEsOiDXcnUGKrRRGWdxCOp/xCvO
DdaxBiPPdl7sX2W66PPxItqT2sbZiD0M0qesb+ytxXnnQPaBC3QNwIQg7JYPMhCHIJ6W0Vt5SywC
GsPJS5diaP0UUMpj916NiBWpU880dE07zd1gISBbqf43b/Pq9e6qXx8iqxgoiLUvav2VcxwPFuPt
iPiw6M7G9XJ0gmoOxYRSyh2UbIbQQwMnOz0GIHLQ0vzctbneHXgJHv3uVx4Euyn6vPNtZ1kf+Nex
ONId4W3n/8rWFvFpJT2QKmqKN+1odWsldd9WSGLo7YzMxUbEI8HXY575XDc8KcMF8DU2FHy2B8ef
Pkt4yeg1HkryNnYOp/NSNibFbtzvOPWWqTdVullINw+jEnUgWfczLla0A3lnMaVKfhVfL5s8ar3l
ro6wMtES03Wdbzav/l4lSX5M17R4Qjhooa5Jfc84tiwDbSFAwzSjn8zzlIi9QgQhc64KjYG4/4x/
3zvu39fMUjHZHAjD9XxCH8qnMMtglrahw06hWPg8e69qca60UDdUzedl5EWnncMNOodHVs2zgSk3
peMCzKIn24EdXpY11/fJFADrKPPcvLWbXVur8TUsxpzSu7RWfE7C4jHaufGUtJ3+fx0JRdaROASM
6bHoah7H5OBbTR1lGJJrTMG7B1x5cD3rNwra75OyEbHmkZuzkbwhTUf2wUEsluJ99IjoLIH+cbNH
OhI68PttuylAwFQS2SjkTIgWo6/eYtspWN5Wo6J1RMjLCAkH2sm0jxT8PmNzP7q+VS3U4Vbn4W40
NccQGERbX3kojtl97/WaaBnRsemrShLR6N60hGj5kdMiAr+ZnZrzmS+J5Yx6MZQM66nA76CyFX1G
2h4oNjaeX5b5wxe2G1Xrd4EIr0Xf9axHHQDzEWwIVUdoCgirWIIUEfyym6KFW9H4YC0eBxHbCTMf
M22wLmhg2NuPRNRBKPQj461KU/izdMQb/2GDGCbC5W9X+B3dEeh+uKyKUli1p5CYIMloX9XKWdj0
Vj0deNQIQP8S5UgcY8KO84peda8ZVW2np6RUB6ECxobytsj3Yed4VgBES56PKctbjdZyGKaBRYWL
b0A2pTiQ+23WiySm27AN9WRGav96b+df4YHe92d5jygGarlSIIKRO7QeFViFolHI/nIuVaL+krB7
WFFXsp/y6iORNvX4B9EguQJ/ZRT9uIDInBUuhL3LxyQ3dtgx7qC2bvKhExNQKKV96MEFt4ysSNGN
NwNpxrh65MLdg7ppcgcirWNWGN7Ozh4ufA8SVxgHqE8hvpZCnFxRMQJgmtMzvIryNzTxIi50iL72
PkpTnIcA3XVC9w9BRLd+NYMhDaILT8FeCZsvWmKLjHoRt8uI6SR4UGmi3f9pY4Z+LC0+0Y/NvvPp
/TdLQFA7zkSyiy8r8QN67F9JwNQms6DFMgOO7sTQETHmxkRWCn3xTeC6cbgLBrxRvlgmkgSkUSES
i/tDJebKPxmIlq5bHfJhxjFvRIdH3hDOnxWfChockMrQcpYL80Rnkq8fb2DsClq5AjlGdu1++6fu
rvlx5/hMYWWqcb7gLPWSMpiLbJNiXUqbUNFdR48DDUgiYjxOhs4Y8Y3isk1/IBFwHF+FDYyLRcT3
4cb+ECnFAtB3Wwc8ieV9PQcBpqWSUK6OO4NqDIwxKHQVooh9g1c9jiDpiMZfPR+3HJMQzqanOCZ9
CXPwr0ytrGWKHuMbRYGCWG5NdCqpGPb8NiDyseGLK/FVHQZYLgmAmzYj4FuhdGpsid26O1IrP7lj
nMdKbeoi0jJd8Uf6HhFSouIddIX/hCBat+P6/qrOXK8LGNocVNCbWVWgSZEao/1vs/xDJOKwvEkU
5+I75X5la4kUX7izFSj4QNeL+Oljo4q43gcr4pw1vU+ohe7uevwwBfG9Da91nsRs10lW3Z1iEGz6
vmTLNfODR7gu4D5wVzObtTTJ8VLHVlrmZDFvVsp5ZN1VBfWEjVIkTxJbFvNMpsowRFOHWdvHrMuw
u7esVOgEybg/6w3BQf2UKBTRUVTEkt7ixMdwSoMmksWa6SDPaMfNgHLjHdypgFXdcWvkWjRt4ef7
WNqVGGWs6lva2vwCl8v/oruYG45coevxVyfq9sGvKax0jqLR8yyyFMErrlQKI0lmQf0obH8MzfW8
AcDU2iNTCSwtwdgQe/mkgE5z8OZZrJu95qv5JoOBIrz+tEMBVu7WCIWP5Bn1NXN0PZ7UM5iwt/aq
1FaeifV+raQay7OOBxqD+dwDkV4bnxtN+SWpV6e/akIv8Sfgxgsgf998MZMzg6E33IMeXOiLBa1x
in1y4wJBEuCM1Fvh67hnq+xeWCa96mVWfu5HcwG6eVKeZUPuc5zXlIFmbn5xuK3oOZuvXlXecUl7
dp1XC+KXUQT5lAvDzlSjQkFb7ovowb5s3AbEBfbndAuB1Hdi2KMUCmQTBR3EKwF2Z6m/TgIR0ejJ
AnhshGnnLtv4hZMpCrRfFCqL9Jx6ixuW+wyuxcrSfuQ2LbYSsmC3FoNWkRK20Eiz8saHZM2GbChZ
KLOVeF/ZXSZO3GGWjEhm2AtOe/9MCFykEyOFZJMVAsad54kbKFdlyAu4oApZvHl28t9u8T5fr7po
Q9wvpGckzUvMNbPVa9nhyblBgczBQP4sfv2xX/5r5QTLMf4k77Nz2zg6DPei7s+tgcfcJWSww7WU
7wJwuimrTF2Nd47JscRc8DkM3Xijjd07fSyUiwR2mEYhSgrvE+1VJzhUp4f9996Gu9LCOz8VP643
Mj1DHt9cgw8HKOUZrzcCC8ySbuGiqL+0PCQMNRKzXG98SQxB2ZfXNrtb6GHwhl4vzp3ZrX+qhLzn
JG3oQ9rTFhXhFzkmtjVnh406CCK7HKDCRMQlWbBr4JLITrR3F1+g6TCNxRpMy4BplCUtfM8O8VDq
/9IcjWQa8N4+ILL8dVHIECKBpV5g89YYusVzWq3EEd3GMJ8ChBSIDV6NEj39Wzgs8+NGs6GTIluS
uE3WunQ3xNxceifPixcKBngPCiDm8MBO9L/ES70R6PqTmLj5zaGv9ppHUh59fqK3FkaooIfkrLnL
7ebHn3OFcJWsWMl/1b2X/99vQbi97ogt5AZ15qqdSmXYMmN7vSJpgjtyyIIA/TGUMwL8wKjUlv2H
S+YqDCbnKnZZBBP7iVOQUKTvr9gJ+Dne2lt/HaoSQpZtH1+J8RY2AVUEzCI/uN+WwbLTGxPvhezD
grHHoTkR1hYNtmFy3NP8xkcj2XjIh7MQQWK62zVN7PUe6yrZ/mvZAs/2eE2Ci5sHEvepiTfX+gy2
dKdc+lfyRRhDKsRuJLTMh3QVa0/yVkzW26sd1oTDDVQJxiC+LGoVN6ZtL/eBvC7Lzrc1Gq1YSsBS
a8xvWyMud+BPB/FVXccLBs8G3zgcth1dU6T7fig1wAvampAJxL8WFGhOO8kSb3ZUjUlUcEibrJvf
yZo79+UQb5c+JhIeOcvaSWaSoNMxduyLwaaU5lPkWYT6jqFt7zb4KaIZO/gA0Fju1RNphvJ/Y7uw
Zz71zijtGCtf6cvv2seJ/b9QRNjfcXo1yp5ZrJUtGFwODWorMeSpnGeNjQ2G2Duoq4IdXQ49aC2b
9g43oHfyHSdKEDiryrwJh1kFrDkkVHpcn3f4SY68fFNDD2+bCzIIHoqMCyvOY+fKAYnyzYGzPfVd
wDjhe77+0ijmDihpBNkt6c2D2f712JDN2OC+1DyValrtHfMqcUJE0L0Wy1D4O741vX/+gUbd1u8p
QbbsGSXwxbnQKtPngmg5rN+8bjrz8YD/WGGR/Qu7+hvkq4P2/foNAXbj3eBDZfqhbh2rlFHb1TWg
98NVk7Zmub4C84RKv/gAo+Ywid36a9UOyTZbd6d5FgEvjtFzPM0ZGHJwBGFsH1+1v92+89ixYRm5
ucD7wdOV51MeSO5Kh2fYn8XsbmQp7GRpUlubhFrtpMJDghobXbTe2KwA5Ob7PYl7bKC+ZiNlcenc
AI+C1k/CMQ9iMd2qW4NEQcT3Mw9BIeuIqLzmvHZjepWqgqqYYJXY10PLTs/dXMDpM9/5UUP3KlTk
Dxp687gb2Q9HkKDRbBQK7N22rB4IixqS8Lf3dv/RpViqs9MaS/eCOkSPIljReleIB/jc+O77LOgc
qf97Ed895gPh0z5yjxGBDiDAmLqIgGk/92DsvMgLtS4jS/GZrE87G2TvL/Spi0HLdNCPaOHI9pYN
qL4Zuk/MQbLkNCMxuygVz7UNPSXSOL7Lwxgj0wPJgJLkuGVNps33R5my+8dVT8uXcdmna/xhjS53
5W6TyAMGUqlCcr0ZtZg4Gu99Hy4oilSh3Csi89VpTidGqatoPP6jh1SeIu5Clj/qFqjfSpypGYKG
I9bVMwecFQ8UK3faYtp4cGZ6h3JpYN9Wd/u8b8mLE3W2ebMb9zXUDRkWytz/UKiUFCiMA0TleZ2J
QI+JLEerV1sij9YLWIOrzoCZPuuRHKRJFzOqDDkPNtXjwlT4k7YPfgyH+NpDRMDTRZCBMvNOXfqw
zmRAOThgCECqn5NTY1F+w1kVUdXvNP8Eh6oD2dK4XBqQv1nvie227jul6E7o9EZVoFXZfDptZUIQ
VSGuKN3t0GBvs26E8E6Cra6qiwK8AQAKI9lS2oWLIKp7m5QgEvsLBeNrjuLJEoJhHVSJkxXlGp45
FXZNeivymsQ0qsaqMavkNfJnHv/gMDinBKDC0bq0kic94MS0gS7z3U8wji7EHRbyqr9w13P7Kp5d
sZFMCQVIveKY7iHow1hbxFZxtuR34TgDWUyDFUWUzbci53k9z3UBEl2vZpnKbWgfo5K1CVPphR3K
BKi7c8XOuRweymC9YIcfK90Sq6LhcOPauI4U5V0d/7dmgVnSANL2xNPBQVkyKNPzHgee/RT0oxhF
sWh8yJyoSciWiaNnHehoz/DM8hLv3rChWHJ1sI/ofcz9fF1jkMuW+KYX8lAovhgup+kzqe9r+Uh5
qM62+lOx4tSFkwU10QqKPNbGjYq62NaHRVVPOFQPcbVLS0PrcQt1ZCHTtlG23o1bIfgribS7Lra3
3U65I21sgl3wWdn0Q3ZZqKMULoF6nu2GQb66Mp4e990JILaBN2yaExhpmhv+uiQjjYWTLNqRTNse
QprXG81GYD6eaGYynCUW8KThZg1VleVrnAWe52r+5//eGvxmpR24CU+qlFxfnwAov1HnPCp1mUx+
BpkRCxdwutckWZ2S5/+n3LWMYghPsmP3Qrk8vw19RXXjE8RC4EJSFd5XpoG7J9TR0dx+g35QLbd2
7YdfIGllKMceAa0WAKifvJCi+gwgHVKoR8WFGggzjDg9nCMA33kTvqjyHxVhu+pa+7OJHLsBvHKk
nOeXxeJcq6iO27czCjQuKtBXRp/oOaGJMBchjAjsG/pq/NeUNSSvTR3bqrREq1z2FxdSzUX57eP6
xKVtFRi2D7RHrR1qepfLhoOcwbz4HtRHaZ4B8yOC+kyC/Gp1m/+OVbPfI5n9ViP8DeOjPpgYqF4p
yYu1k0WO8woqAviETPq2pi61Ul2i43NiNZ0RaOT8nrwosIyJ/pdgIjPiwl6u1ISskd3aEi2ZPtab
+L+48ItLR8bABOP8t/+/HhkeZJJmpjg1+Ck8vpEd/ygehTW6W3kYcNfBXIDsquTpeQTs+iz2o/Qw
7os5kj5yuzQHtM/HOskqeRG4QEFkEu5Jdi1iHrANFeYJHgI6OpfWZOrXG9vbyczHMuCGuQDz5e8V
s5RrsbTaFCOBkPusF1GwS1ygC7jlrYB10ehdYY6lzaDUy2dMTHz9yF3uFP2NlllqPVFRY33mLTd1
A/9l+4F1eGXfLmkKMmqIjY5wkh4/4wetsTKawbakiHDvqq/SAdnakUMHpcRQUrc9o56wYYbJ44Gl
TZXsbwhGunfYvLf2wblK9hIktXBDdeJgm4AAQP8eurOw57bWGfFb16PyuaQy7O4e41v8rvV88NI/
IjxTvd2JJQmGk+Zbjvghe8S7k/nFWQ/VmBdXm415zm307SFPDMlyf9gnOOsO61m9RZXBQw3+p+vT
xy9RBNRdQ5uk8iAU8ka1+HUVjk4m0eP5MzgwvY6aO2i0c8m1Uc3RK8maPoKEl+FMmNlote4my58A
/PKtD+bRLNsl0lLthGuEvIcvnUAAK1edSdWbQsLbSHMYFseaTspAJm8h30vbbO48I+MkctUDLktE
LKon/JfS2TSf6MxaryDshIAKtPDihBCND6g6q+vjEtB0ubakmLQzdokxoVLSrFpBqTtaZZdVay6Q
qKXNegspOPQakMUqd5166j3V5rzKES2bd0MzUKtR5pJW3kcUb2fALw1rDrqDdtbQAi4zRq9OBD+1
4xrvnSuBA9T5s3Q6v+fAjSJBRW/itXfk+c0tGOSSk/fkutvPAqgRnUYedWtKuTCyJpVM0l+jox1z
rhwZrv8J+sBFoK+4WyDMXBip5r6MK5Fv1R0ahos/P/E15UU4itZyqgg1jq1knOOvqkJDJrG21ovM
i2hG0/SN2G6RnmK6RN8G6JVJbG511OEcQFvkn3T6K8D5JZbGUxGF0pFckeLIobjVqcPRTl1kexu3
2H7/uKu4wiR0RcRAAr006ixp+V1ePY1eJ0RvyAXsfL7mYTyI13RU1JzA9B/WlmDs8PzuLguHvAzm
l4eUctr9MQ7q4CLRu2ny25ZXGcYx0o+z+UBZ+ZCw76VfHQRUngVcsx/lMMYxPO0fUsldl7NiCBzo
KhMsIg6JkbnLvPHc7sC4zIyv8i05Hu+e4kMTHu58rTojdeHOAIFRzTq7Uk+e7WZgWfdQfmuKC/cn
PF1SJUM1fFz2yCVACOFmThRGgOA6gvlnSCofeSbrBACmHiVeAwdnkarnr9/PfAjhn7o2t0qucYAt
lG58tMwuRTs9U4HlWGSy/F8cP9grJIcrD3pLR4dYl+m/H0bu0wlTVYzbQhzST8VXjt7ahJUQa8kJ
p0b/mmr1OK+0XgMhi36dc3UawfCSLy7hF5taLHokjI7SfroJhpRCabVfixbeaY63qW/0KhWeMzfT
3u55MHScXeYsmB0mX6GwEhewO3CkfHnMdNSWBYcYsjS+NxHLgi2sFsp100bgMtdwuC1QdW117GT4
TnXFoyzyzvDG/jqoT+1OgQPTzjkeCQYrHcUWtSlbV5NjOZCNHb/Ec90dMdN2Q31MYrwmnZTyGOe9
mT/Gcv2OkMWUkNvGzieNxZRJ5YV7Lr4aKPHBmxKylmlSOIg15g38tzu6Tw5K+lHr0TtItvDyFuqC
F/oIjShJV8gK7YfAzsrW0w32DJ1XJH9hJbxyJGwQNW2ZUqeoyg7mQ79o/Dcpf0mA4KvJWVv6Nxmv
K2BlCStw4iFzF+qeLitzVsdV91lr2wbhdVI8OLNukZjn/dPHpY4yqgeLlk3SJc1V8pjcU3WxDU8W
AlavnJuW/wkbmInrBlPWG19e70hkupQo5Yx1Ap6mOZCpQ+HxUiCBFt+TndgUGQIB+wtMiPu9hXCZ
WE0slUSSfkM1QK2ydV8RQwOExVz/d8sXXpwHA9qY6AFh5LCbe8lPGMHS5yDPnMZEhoq8UbIth2SW
+XDX8XKxAxUFOd97jddDLTUy8cUSRf1V46NI3bglAdhK4UWM+22OzLfG/uO4r5cWNbTlk1XSNXBb
VIWBny4gA+gSzwJudaI7ev2sRYovWU5l32bV7vWXYnBotfuT0JPP6kjJ+x4/g7gHNiwfSRFnn1vr
iRSB9Jvot9/UH+ODx3BPhteAnn5Fu/O9OJlM7LR+AyB489FhuAmSm5LQ3EJhmh2lP/b8oDnEHD+b
iQJj0FB2p9jNmjzLzypuOr2fWQp93DamyJW9I7NyN2VrFQDT/ZYKHvvcvE+AcPYSxvDzJJO4kjZ7
i1cuRCwf2aJlRn3fv8CaJcbUUinmf3oJafB9dcG7gGOi6b8w1Of7P4APdimqHJpBsiyq1GBGlccj
KKHfwm87oOAC5sdk77kV+Z0I+EiXO6A87g79dnKF15CIVOxDrwlI+LHUDTWf08pLUaZ04yj+ckRS
2u43XcpLhCkPyv14ihbkdcPiC9G+VTL0DSGWQgJaJeXhi5IXDsb0jTjhx0mTeJdmL/Zz0jwk471p
irsik/YgkCXKExOy9B5gemDxK8oIz7NPEO7D57AZ1nzCADtS5gVM2+8qTN6cCcVH3L+I5DRlPLax
2E1NKd+SHXkhAu0atdPzIP5FeUWel8qLGDFL3FSRQd+NU4jUsT1B8I/eosKRRhyT9e2QuLxYIXqv
wraUsg3bOf5WMfxZRBIBwess77moSicu1up6gV7rkTm82jMVz57IqDR2801JWPxupqqijjk7Iz6s
sArUTLry0/3OmOpBX8t1fHhrd79677cXpDrP4mCdRrCNSN+Dr/RDY1hGJUMPA8PShbUViSpv2yKE
5YZk5rOd3GT9v5z/CBZAuQfSfbnbBNB3vuNncjFxaed5fKDGxnC6L0gubgfaxVE+R9TB+HZoiOU6
fv8N8210vtsX2w3C94Id50LlIVdfZ7nA+Bgr7m6s21jKl9hDzeL93pJ5KXedzVPWGlSsvUW41CBK
3TagFdhUQ/LVh+UgotlSRnvwbqLVp/tp++CzZSx9fu79bIKnjHIjB67MkWm/BByRsmC1mCkjvVGM
gPKsDbHSMzIrdYNRaXBeO6JBExd3SY+Cbbug1S9fG65uigX1ghMoD4Nc2i7xbIlvEh8Qp6tkYk2i
8MOLvmehPrInhQogYjk6txCpTfDNolVPTE7FidZzuM+Iib0bLuDob4jEYyJ+V9ZxZO+HUg79rx/b
F2hHVx/sIsvBmMbFHltGhY9kBt6Km5y4aoNGluFq3Albsob2FtTS+AqUSePJsafEdTVY1q/9XaUs
3jSL2Sk+5LDJtslC8CwOH82ZiVj16/t4uJiS2D4xOTBYJQBArOGb/rlU1t3T6SVIaa3uQfsAiNLw
QdUlCMf1LPTDEw94OnR2bDTBrFOIHkZUvzDV0fUw17gtzjsukwAmxxA05noduj8MscOgS0NsZkPa
odN8rdbxuWG6C0IRBUAhRbDZk4t9UKNLGMdSBdClB17vkH/A43lAk8QG2XXDA/VUOWlli+YKewpd
+nW6b/IPQJ8HBYZhdDSukgqvqlQHMmw/AFB/sZ7yosvftsWHtmEK226TM4+mCGDVvsDiPK5rucbR
mIVKhcVG0GEFTd7qRnifCMTghfZhcvHHRX75rdXXmCeTJ2Ye4pDlsz9lokSHjenV27gjNh0ETi+j
Az/TgsnCb/b0hc9SZmSK2GW+3OQDLfc7v7LRMTN+3NHakEiagjbbNmwxRsSemME/jE3ATVMuEd/h
WHsalv3zF0FsKPPywyb8nrX4ZGNGZOHJlj8zaABzV+0+SVn2oGImUd0RvCPq1aWj6Y+dpogiFvVX
LEA/L38LU6mfmVIepLI1d6HItVC75saG42nsZ18kaCYAmV4C8gnsYzsWaUqoQgYqqF7NncuhKxXb
pu4hH4s77nGkm2OsNZW/HD5PIlyYD0iYgFhlGG+xXpVsuUYrXcbwyXTDTD2q0dEGqvrKY0GmA3hz
LT33dUqIa7fYiCRD+p97VEaG0cLTTU0ljyOydfatSevlQoVhomAildxUopWkHvDHzmLsNlatE1Pw
4J2GaE+YcXaitng+hL1NBC6go5L9Dh5L78dTOnDTAgeVPwlMOE2oiEmmcC3B4FlYjQXrwFBPwqA3
/UpnJbrRGpuRLXYtfKLdH4mPc/8FjgL33O/Ib+iaTkuYBw004eaDhmsM+GmT3iZ5U9g2q37cm4xO
BssuzFyJavrj2BoxMpE+/g8ctdGvOpXyZKvwFrxx4db81Yjh+8gw9y5zSA0grkN/1x8ASl6usLpP
0vMC1+ym3pjcYHWh1l2y6QMF85Zhd+e2JDtFKbrbv1IeDorT49K2sGlna7R4d9gbY0FgufzGukZQ
uLFOeH9t26KpdJI9QcInrzheoZVVyy1aBSbC7AwwpA7386SEvSanJxcWK3ek3hMKgA9HLgCzlc+X
J8OpVwnivfCbT4iSurptv8Vf/qVQH66xF/ITecI2kCMdhPdVfw8ADGeZSPx6TADqmCJm7FH/8F3l
ZFnPQRqTh0MNlgWlzY6n1W8heD/PNNUvOdB1/1hNzYEE7jwjFzEkvnC0scn/V05vclzSEvLrFgpU
mwS2Lxn838ThXM6EHDqITMEkC7syutj47uyTUdmSW3QXFYpNBqaJ/LqinCZKd9d03dHY4CJe4SJH
vTGkabU/YsZ9EESUb2kdgFooNJAIE8FIHbOlF2NKAKBByHlV+llMaNLyRzp3teGDmygWyqaayQam
53HupuFBmXi6O/PDL1vv1Vn8mrLXJaEcbqc2KhEwCVw6fJ5bFplc7/xnBNixr7f2myt8xPYn2pFg
uKQv7kHebAE8M9B1QiMDYKTjYkavGqZAOFvBOVRQcpJdUxIQ6joNp67amNPMgHWVw1lUoqhdU3ZX
A4UvHsQUY7Judu3AhqvgfffYpaUVpWLJa9/qVi4mwXi5XEoLqF8As5ipiId0CpP3NiSPtgNGXmax
nnVuehueYM5UY2EWVyYeIVfD/i2nqjPdWkIyuL0FXlepfVAQilr2ZUbEMH6yBLXX35i2dODLH9Vp
CTtJfp7P3gUV6unRZX1EZ6GiqY0TwYddMZLRTVZbzKXdxkw7tR7FFB+hSwaf/yrgOylBoTnUSVRH
sWPeC6R+EyQeeVEvCBwftfWZ5qBKT/KJGdR9vR95+b70OU0xy8AgiCmqcv6RqL95YxrhCedFadOP
XToUBoxdFQggcAg50YdkijyiR2G4uUTeMUbjildX3D63HIVFVKyho5mXm7ZOzaKq3az+ne3UXzE2
RSgf4HCbJ/bI6W2s3Dwql4bGlLBiC5VMpJ990jr4vD4Hns57pzH6CMMiFyzyVT16UAxLoVwSlGVu
dPsNTQjA4JMtBnBO51g2u2wXWtf3efxO1g+I94YuNGvxmPuUxAHKer0KGrMMsiGRm/VTZZdJP3WI
kP7V67Uvvv641eyV33CoFl3VwRazJUhV9gQOpw/OozAZOCtZh0fFEaUJZspbSrMFPKjOYzZhpiuv
Wr3jFDKIAL9cKrcng7DmGiph/prJgUF/oiwC9KBDg2Sjl8ig7fJ8T9/i/6HwWdDw/6K5/GAf25Xi
ylrGkEV2ClYruMTd6ZDvNhzqHj+mv5DMZ5FRqIffLLnzBGxkGwoSXxYFfdkYnEaknbnmaDTZ/Cgu
xvTH26m3OgrrPVxcfv03NqpFHJqX3rRnxC59Lc2bDTdwzMnrjNzZQhAPmfnSDtC8UeNKBRAY12V6
Ew3tl56ZjaKByoNSL/rFJtHxDmC4+zxEqOlXN36HUVwQoNfQndITuYsfF7UkuD6SVxH5S8xFJHGC
aH4P02seFstOoHDZ097p2SwyILOPe5NBE/IjxAyCY9+xkv2fQM1oz1CMJSKkuwC9AXynDj4QwfPA
Flm48PJojlNVAw0Uj4+ppq8I1f+ekfQdZZvmnkBglt/m5vWw4h1WXQ1jm4vvjnj2/lx+34TFnFz4
34OYvsa5KonFG+jGbXRWzicrDij7C5xERXcishgjxI4RI2FAcfY99CT8aBkUQSS8/QDrX6DUBEuI
n1A//B9+OBtu3fcEB/l7ZfLtJadoc+YrOM8/FL3uDoXuuo87m4cxnLaSrGsT8WjuXkEo4sFzGmDP
Uv6TFTbhVvD98Nw1AW7OtDBgWeyl0WO9MofCP5BhhZisxZ00vn5OANtjmzPnCCtUOi7U7elYmbvl
JtgQKSKpXHmmGgQB69c6UVnNmqf78x6YjBPuE62lsgRSn59GFCy2rPXI4VtxdUwiJ0/a60Nqwyv0
Xnb2TmjkLFQAeroxH4R5OHeRduR8ySjDKb0kriYbUyugtsq7izl1c72qJNeHiOqQVPvvv+f9cItG
8fk3pz60oa5BDerkQE5XYwwYOvytSgfyYBbBbqfkcJ0jTLbYtwutem9Iy+w4y0eDnwqKaaaFSK0E
DJ/x00jO3+p+03PJ+kFqLrDykbQYga5VMPoOhjg61xKIMtXJP9ZGNmzVlfTRXe6U2et1Z2EKAfPF
la+usiOIi1nMP2t5HBZCQz+J8ejAqU/m8Zz4cCvksch0DXL8A1aZInd+yLgqXo95y6WE/fsy1LHD
JVqcqYUe1arT4Fvd3HFu7aRpJDNcp2aq3ayhwKXTm5TJU2gJIQKeqLhaByRH8eI/gDSXhS41OZs+
lzZXsKQOxlDNWJcKud41TpIA6AtJcZHYQOfCeu2E9j1iTsL5Y/w0JGPjV6bZ19SWqH6sLFBc27pS
GwcANWgxKS3lqvYj4eZcQu7qdMJcVe7G3Z1s3FV2wsQP6hk74luZUaskmZUD+x00kUjA3cwUv+VS
dHYCjNRlPbgXXb+fyrHiRwuMkqkSbvkp5fR4pKPHOtiufZYrfTNoHR+vrAhVPTA6rGITiyjnf3AK
RQQN13dZG3YBZO2Hbgw4asPzqYiLFnqXhcQJ7BsHKyyYB2P0eoymIdwwLCrKjI3CwruA8m+ATzut
oLTIY8Y8qKKF/UdYIMMUn+v1pMhkzL167gHuO4mP/YltEg6rWMpsa49MHMMNNWRXAnK+ivz7tV2a
EUb4tDaUD+BjL6UXzx1rH2I/fPQ/QrCr2M6JYXl7yoDP+Nsa2mPa0VvOqZ4IPwWcYESKGg3Mfk/h
5qkMDfezmdwqQEbktoIE5o4JGLsaW4PFJIt4FqtQYhsm8uoEhq2BXnI0SZZ/Cy/hPY8gHKhDEdYE
504xjzXwjXnIzrzlfPdlf1KdWBz9b1RIFD6BQUNyMrtXIU6CdRKof9jfOs0kPmlgLt1O7aAmK8uC
mdjsbEszgLzVTPKXJg1/Hi5xC9nov/wH4ySpi5iYui0b+k9v5NfgAJuQXSWy84rRou69e0X0hQtp
YRxmFxlkchppplzgI2BgbwnxPyfk3nQTHyBRCxm6V7u/v5J2DYags4Le6nSyp0KqcENjZr9vEnTN
5n3gr64m38EXPt/RItMA0G6w8+WB2wbcM1j2SiUCnywC8JOVn0iDnAVC5rB3ZmU0WmrxWZsNCgBE
fcuKjwPRrHUyfntdMC6Pe3UEUNwH+xO7OV7tmizmj7ZjD3W9/Kof1aLOxKBGJUnAGDiNBt9nmM7q
Yc2cZUgG4LrPyzBqCg+4ymgmpt0m5uHkBark8AodmIfYTT1ITmoYXJayORyTJxumKH3f9sLy+eJP
sBepTria0HeESaKWBrGhfXJm5PeTy5/dDi+vYTwVvCWM0CAe2cs8BwDJ6ZhBnbmlv87VLBwGL7N6
Pz41a4bLeQto5ItLuNczq876pHe0kOQH1Vmm1mveKQ6ya+W2cKMZCDXNyFFzgBqcHc1G4oePJGd3
uIpM45eMNx/2suTc3d5a6N/4aFo2M+j+ja5tlDfCPC/IymaLGP/Li6qBdRe+DJMttksFH7F8gGkt
/8dmAW+YlwvUJA+mnJ8Rq5YZuFg8W3i31r6gYzPBe+dEbLULSI/T8XETgiePzhS0cdyC+pzZKISu
5rBpc2i/EXxEoX77vDixNZnMT7rsV4FSUSHt2AYL0VUsS+G2WXp+v5Kjo7Rb5qKiQCB9vQe72dGQ
LqGGw+M9K/0tAlcwNABmpHhGcv5diyabZ5dnvP/ezDruEszPOXsarl33vA+9K/wn7v2OwBpFqo7k
+ab6IDqpBLTc/1YMNkfOUVpV1501TetjZigll+dHy98hxjrf2Qa1l5Th63+HVgipTq59SQFQxCGn
4a/7HfrAP3k/NPCZi9mHvR1LiaU5tJg1fdZHxJEAgeRpKHdOMt6vpGbLZfyFFQBP9BrfO3qHML0q
9yO/uPwDytm84qp8wLB2nTynQXLd72DfRZbbm9Sx18ylvZjs8PaDyDW9FZfzZdCCArlVROx9ZRNs
s1YOfFf3LOvIpis0xgFaxKeXd4p446vvprimlbjBLtIRVOzIKV/svzZ3hR5EiT5DZVs3mE3lIiXP
fUgRcXA2xXol5lSzxKzlewZgnfiy3e3Y8ulg+dbP6I9dree0VIqPj8DlbAXJBOm9K6Un3xeSyWQZ
k2L6CGv3+dj8dbIg4LSArGs2e/jmwX+9wGVSFIGVDNKia6GcVRxc4jiXG8FWgMTBl2QPsoVnyqIw
r3/LmqSPH9GYewbtzO+wqH0rzOPFSZLYIJV+jDgYMihfvTk0t2Km87En+Xt9O3RoVBdcdBV+QAbi
TnXbXXtiFdC+lbMk8ZjKg9ZAFXtAhIIruV102scxY79IhLCs07si5hQlcMdKOPesGxCFb9LWFKCT
GrS06SEOEN/CT/7LpiXhVOZHWrcam1JKmsyHP9+uL0xXf4OpjaC0VZZP7SnenReWGYa0tKxo/d0m
N3OCZLoByA6zjsosz/9r+w9DglAISzFRWxY/iFUjxifw5+A+EhYGfNVNLOygIatjoHu136StuBpW
woGl2OFCqKcmaPgo1B3f8Jq4wVehVCwRcTqtmPb80dxVEL3LwpKu2tPDLRBsvt/2C4oJLTrApLim
7YJ8pBGEpkKyANFhP+Hs36+HMP7HR0aNOi71PNmiymvS0ogCdkv6IgbE6RszLJDK4emYGTE/lymF
k4IHIO7u+T5oP0Jv+iT2TXHlSuc+YNd8i5AXY5OgzHtrAaOWRapOKSC8AIftJOI92dJgmUN1cM6P
tGJ6F8VKbIVDTxexwkBZLwLqnlekbgHgjztZxMSLLOncbgevXQbHIdGi0FMECAngQebd/rDuTwuU
RKHIf6EZQFOia0l+Ti6NiI6RdSRZHhgRFASxk8dep5Jhm3OitTHlser4lS2gjHDcA6CmbE5KLXEh
YKcNOh5Cb337pMOMzvxXmfoZwNSVoo+lrBl5nR4XEwCBd6aIfZ7qeflwjdcWbLSWB6xClNZAgVHh
gpw2sJa+OJf03rPDMOZUWNHKWfKXGW/2jLdjBmppjkuus5Ep0U87TlCHR2zG8haU9GB9dxtKP57h
Bg2gGV36qKKJldY/09wnor7Zkdo3vO5Ty/NWyhrO+tPUs1WJBeQHTjYr59MXmByvy0f7+AD72+0x
y579okhptBYrr3Toe3+RvhDUiGCKbIr7B0MgJV4iagO2GIydDw9e1vzcoqspDWgyKmgECw6W1s6a
knf2A9TcfAH2yyYz83xSEs0bk1FRkXdKQ2R8Q9DrlGf6dILC/4oSJjP4dwBkMs3jSZdG4uqKQcQh
HByRPheSI2hoMqe0zfiyqs5AQhnKjcYjkg3G3K7b/wzpHuADpwipTQ9QWbLTdH0yKsZytFqPUTcj
XY+SHts5DjYvZxtF8OSXh1eFd1sS/fDm5YvE+Y1+I62EYAQz3EFby/ZU3OGmetFRZMHkQihzGfBw
lfaAuGcSc8xk+N/2n5BplwsfpdYTNtDtyFIsG5a189df/n8n+jUf51pfSYANeLVbORTkDmT5x2yt
vN6kFA6MlmZwcdADmaA4yc2KLd+hi//tuOcVw/bBrbvtj92A2gEKO4qbteNslhTH0Gf3Ehpf+IwN
e8X1o3Zy59SL2N3CnBWxnUfg+0NaM2QeV7k3YDOgCtbJgI4K8ZuCOrOPAsIzjETEMnd2u0SYEDC+
ABfy1x2n4bMQHoYtKcnWyto0tl9vIC3BZXZVlECMElrc5SbpZipcNidGrj9wStuNgcWO4/AEYPOI
5mpXu1Al48hnpvx/9SIzoF2eWVYFrO2NiSl5eg8BqhrJxPbf3YN7Z6dhaWlK2qgC6NgWVbdealos
rXoEc/AK0DUd4OVphbE6VjgqOXjZkJGdZiyo9Y7z1mICPwfcndnWUYZb+WeqVgzLFuqdag92uEvf
aSk+ObHVLzEoLOo7wE8FCP929geQmLVNrhLakn+6l8o8vbanuIkcdmuxbpN8amp20aFQquOpYbAu
TQree74bvPQv035bPPnMvmgfSkrsHX/BAaH4Sw0+RpDIwYOjPmQ8WuzNRduC9Y5Y/hgNdz7KOCgK
DEssoXgolobtoJZqP3oHtGA6U0aRohWgCRTyQvHHpfd6141paU7DyVTLnTXPQ4kdNV/XnK//rExO
bYXYRxOc6JiYCZ/l8lMkV69WJiuixuV1mZpvF7OceJxo5b7EONG1o7oRyrW5xiJASjhKQdlXdB58
erMGmUjij4faEgZ6owmqRst/944UO5CPjgIZHQU98xGHXswK9tJX+ZP/kiLad8eY44AVqhlO5lak
IRudVh8yjCrcpcJAgqeoXJYXrSOk4Fc6OzIcuDaLWkhd7EjXDVgAW9ODIjnM0EkZNmXKbIN7yzrw
xWAJRmiPiaDzSiG6OXBnVzhRdlDPI2zTJUc62FrJ7ApviIdXraCFcRUQIXrYxtVwhybH7psiUg9W
e7JldckSKvb0Mdsr2JZtefrxKQ1aiqVcZOKzKwwyEyt8rmYCSEy4wkIZ77icDuKv6OzHAFB5rFbd
tHACQCJulRH2CERxFqDStjguOKMFlOYkgj6Ziq87bJG7ARFvetUSQRDexFrVrBFStrwJuWTe6Cpv
gUNMQhn3MSNMY5sSUaONSIOBduy6OKU7+G1mHqudt5clvrS19yuVi7y3ag3QVd41O+21MKHGm5cS
BsG8h/PVNL45B7B63W2fjp5FZGSAcogJxlYTTWrXYexQEQVX/ov69RODbZK/LaESohh23R39q6he
buMMW++Yv37DMlgtWqkt14u3vrq1x6dtYkYdPsMsrdvm29E6oTnIB4X4/J/5hzHKPem7POUZTdl1
s81Pl6d8KvofbetDNrljOUdcmsByxmQHhu6A09uoTRndv9EsqRKu5tECvU6KvctT7Hzmfe1hy4PY
mCxf9hl2nrxJLHNHgyHFNSVRf74Go4fpXFeQp/LvEup5TzVJ96Srxi7GPOhBP5ktnWnBqZTyIYZW
ro95fWA1iB0NswmXFNqhO5qwyOFO+sRBHsweJjPXIhZpDyuyo5tYh6tIUlRMENO8yphRFaxymVld
vKFKyC9TEtlIIY0zJM6uLyTXONGt534Nv7vgmy4WvStNBp+1BOo7bxh7wN9YHTVcHrejO2+4fXNZ
lR7SSYQWZ8r4Ew9LctGxLE17i44aNq0bBoRh3hNOgF6UeM5B8byPubBPMvwUhH4ESFASuZXA+qnA
yjQ8v/TalZIASm/8XUNmFRJx1RXby+BOFSt8rBbOBHin+ZJRTf9eZH5ye5SpKbbFNCS7/zFAIBfJ
KUyWrX/UTGj0X3VfzbR/N2/Fz7nwLCoNwtO3kS9c3NAVyVcQ3EviGPzrPmIYdFVDEr75l6y81m1D
dZ3YJ32ZREgl43OM3VYvaE2iTaGVr6Rjf/W7b8wzxPLnH17wM6UG5L4zp0Qn8xBeB9tlokwl0s3p
6Rl3sVKFa2ZEzCSRpP4TV7CSR0dLm5QGHygUCcbzSc+6v6BjDpDzKOMnFng3l7TCVcbGWZGF4WuI
EJScQGUBXZ9nCBk6X0mAsGfF86jRIcURRXvG8AWv9xGHKM6D69HNeS+xBeHG6uawWv6Fz0sPAt++
Rs/kVjGI4nhrT51ZN0BrnNO8CPm7u7D10zaE1EgDqib+bpjRrhhfLTaK87tshwBETBg8C3vCYx/L
LPPTcgGPP937fxiUGiGHAwAxlT2LEervuOaju6XK49b7D26ciRPfT0AnXMvb8XO2WRIBSrsjGh6V
/rAwnwwhKJvKBXynNMIgHYrLJhKmi3t+4CJ8BWo3Dku/kejZHTTUPlLhvCEBGYRa7kzSUMvjRFA4
15GcnY83WPDde8MyAJVDgnkwpea36DfjFAG++vdLpqjccQS396sj5WH2GOLrIwyJoKBJXgQtCsdg
bbhTxR12dBhSNzfqE0gGqnXNuP32DrJlZqj6B4eEYZseAJKts7RIbZoWS8mTm53Sk7xZjJpnSxn1
WNgvGdwuD4aFJJKd4/b8oGh9L2U4YK/tJBehxmVjU9s3hJ2wpUYvGCd0d9MNf8pEzU/MeksBNLk1
aIqpvk8a4ayKGAahxhIQDH33Rd+cB1bhg/aUJ5iI0C2veaoSrQlxvXBQBG89g7DmoktDRL2zPi7J
jefLueDegeJkVH3a+XsZ1AnCt17B1CKEtgfgCehSWXhyRW7TiX3drvWk63JQ75arxHQtjM7SRCwv
m68xRrlsFBYtJsBXYjOZ2PSpehKL+9JT4ld29CFVynTbWcjl6JyHpPjsMxGZfKF9rSatnqLwaEHT
3VpjdjZar6ePxynAyRXF3I3mU62qGTEf9G47PUkCdHw2uJ9AUX324Ig5CbJcesmY+JN9dFcYabTm
8ioqVSmsQ8PxgZKz1iU6oWmQfRhazGvNBJ8X4/hLEBLqj2vf0R9ZsId2CkAWvwiMQ9E1Gr23doXF
QKTvZi86mRHGBK4bSkkv0AClHmeb/5QEt621Z91x3swrVj/lADwKLLe4NcfCXSxCcua11M245d10
O3JRFzaUXzrXUfVFzgOK/Thy5YAFo8HskOdAWz1LfyQ/eoUSrKSQXigYT6i+UdBOytEcfgFiEB3H
puWpxerFFcC+oRp5PrvQ0cxoML7pcryzbZG4CP8BSJMG3zhbYPp3Sw/1BXANQ7TCnizsp1hZWwwM
Vuc3oAvIVymJFYhiaIgzlIs2ZAKiIBHy6th4+ad1oAmCyDsTpLwRHND+DR9QYGrsB9lnQmXuWsoB
3eMufuulu6/SPAFv+ZKwGIMG8q/BCgNVe/HUMZamzgZyB/uV6mlbnJLAO1fDrZ6jab5KoH+5Siwe
B8E08MgJ9qJBT3HzdUNQlWCegtZNRsF0dBMGca6Br0fjRxvhPEHGm1wuIIc4RoxJlxXq2nyYnt8F
2I3ythmJiU3ttakHh0sPayEBrAVnpAFczTaq5zRcHs1dO9YnDhi8YtV+gNWy95AieRJAvGg4dePW
MuPm+6vBGC/71de3+Z9w4foPZVvnw1QeQTEAFlqxYnbNGdofM/zF2Dn6VRF3CEVFMH6Su2kdZ+1o
VhK8zfNHcbsvDBZZUEiVCOBSjSMLhIDV3awZk6ra2Ko0IaOibOmDQ+qwssIEOIoALOSvxn2NyHfs
PIshUOSjgt1NRvfBmKHp6Dg9jGd+SYmcJk4p54B53MaP7p11f0RRCOvKs1WpAB4Rw5Fwl18lFOq2
aX0U4TvPAAUrM97ve/a3cgDYy07bLylrZNijNnx/8QHOCziYnz4PFRjmN5AVwWxjZgIPYWLaz9oc
GgfvREKmMizH9t2jEKG3Nyrk9i3RsPCC0iK32JyP4zsNj0gOePM6MAmSsqAqs8n+ApxeYoG+ZVK2
2/amHhxW0SMd0Svpc2ryuYCOuzuNtw7pNd+7XfdUsZv4JR40LQipO4FxgaPTtQ7X9kpa0RUtPZSw
He5W2oJgdSwkkUmuRaRw9v35L0YWf+ZrwsXEyrvxL5kmn0kacL5ga+l3vayzgoeODD12Opxjxzun
AGV2MoZQho/UI8AmQYezGhAOrCtENfFz2zu3GxHHNIiiDCuOVw+oHfLoXnFgFGt4MBm41LP0YEbW
Le/Q8HAjXn686y2PPuvvcKst8aWqLqgbD9ijv0B1r8HidHK3iy+SpTXA0UVqFVZbzgPer1Isihvx
E5puPp9xv0YvZqT1AhMAX/je2Hcdu7ZaHoGUyUukT4o7AsT3n7N5E48VOEdkdELsLaCgiELQqKyi
RJv700nGMRG3TVVmYHRcDdPFCHjVNxmxykzkdoz6+wpirLXh0ymgsu3oc3iHUuNQnDJvkMx6PwrQ
97a9JDzuD+AU6kmC7z4ouDk3Ra1OgKNgjAR3R+KAKB29Xot657BXdhMfiqaNbrMHW5E61zRlbztw
E9KR4M1t69PtlaJNd0RP67Si/Hcz6PMTQJC1oaAYqMzK5cPM4oSkDX4NYKRDcnKfo7ChSvAOUxdI
3h4VIXUWa7mUYGenu97vbMobie3/lCkgusCscYnCh8zieLbT57iUE8NiLaFAkGYqcOtLWQ5e0Fm2
MJUeC4eTnCfcsJK/j9Vs4rDnSyEHznt0vNnYy4sHcz/wDy5BiiT1gNW26QZqAUCW+/Z7Rbn8lJG0
9dBouFLGRwCmD0dshORG1+A0HB+LzxJsYeXXo/5vy5i94e+fvjqdwdIofZSc4mwdMAD8EiI6sQg6
6Xt7LHV+XbTB46wYKFpIKIDWgfpdlSEu7U1EM+/9guuZBPPoCYAjKIMD9vMZW6DoS2ABI0XjipqQ
DANZwJ9wTRdxBIt3pEZc8bZjZml4Pz03DgV9uxYK2YYbAwWU5IgzYeYjIT9m8892XkiyS5HPxyvh
tFpm1syo3TB7tYcX5dbxUcEqX24N3SbO82Xp1HWPIeqE/7tHioxkhZJW7p4x39XKBE4OgReBxcyM
vq1vne+Q3AyjIf+ruG7sH3mXJnUlhC+JDF2Hl1EmG1ZKp2pY4Zf4ux8DVt0XqE9j55kLB/uxdzxw
zx4i0gm4pvKgFBhquuujj2i1D5hxLQXXPr9S/5g6vvS9tbfAmoRT93dqRze/ajZiMBTjg5oog9O4
YhJBL0bGQLv0DY6MijVqea5coZMojEKhd8U00vi0VQKBTf5O4WtC0glusfYe+odRHcKktMjSMV1O
yquZHtyVaLWA9fYOURQIPM2t4L1QtT8lRwkpj7/e1wAPrsfcrRh2ioNKbnEU+irAKivIzJxGbI7U
BHuGyYf9ksSZAKpNJU8XnyuSLQC1s8d01kBuT2YQNDbEhZWBZqrGd7sRnKZIlBSe6SjIDxl4CqG9
qys21zIIeuIM8rMUX0usTSZxFaTKwb1uZOprHnQq3JOLsEjFpJ12/3ersozD6TZ0VOtI6fpNtNg9
SsamwFOcs88+d8ccMkW3nZDnGLGVLWOndx+3yZ9N8+o4PqaS7XCfVUYu+OjI/xRB+Mw02spltktB
Ri2D6h0wR/d8EM0azHqIivTZNEaivkhHlvr/qOiWPCkL8rx+muOq02yC+Nzre11DR5mXYwdKYvF/
cf+X/QAh9DATr2ffw31e6h5NrkN1c0WmKg9X5T7qEqCxhC3TTId3HoLd5ka56tH0wqYF4FsIANuq
onEdm0/gNhupybrycU4cEHS9Fn4095H8N7cdV/hqWSrzjmr8sRZF01+WQvTopf3jGful146HNFMV
hozzHAzQS9uDq9E5vwAh0+DK0m+dhJCv3VQPSOMh/sgL5B3KC6ifKbY9J1myK6So3eT2vYuwEB++
0k/0ZH1qt1+iDNbgZykzJpO5p92qmf2S3KtAjdtpfVO/FbFBYcnzCYuyJXl7byEwF9+LJaSVkuSR
wJqJeMWWxqVdC0SZgh9hDeLSkOOBWydpUJqbMIQVajZzg2mbnjp8ax6sxL0HT5k5/hhCht/o7Gak
UOsmPzcAJg7xlbb/gtFiQXappUU7oAQHklSxkV1WwQelv+bCCssRvp5Sqh8Ae6S+irtwqTXH8Bt4
JMzop8hxWY05N2llynJCq5ZeWizoEJAbtSo4EUptE+u+WQh4qjKFiJrgcEE6t+twIor1Qq6K9GJb
BL9kUkzRUbd94yOZRA/zR1ucgF5Flq1FT1xGgtIMI+MxA4HZzGDwkP4u1Wpi0EiZD73ItoNrLigb
5d6CVm9LGbWsaEgfjnaGAggRF33Wv37fWdECzjpSucoVB+7DV4d+LYOgTS4I485mIZWebSyRHIg8
AiYarUlhJwZr0PIxKx3Xg8a2izSDNyw1utu8niiv7mS6VeHVtreLVnUCWnUWe9pCC9W5CdKucOlq
glpNpuGvLc5bqlyv1VfSqEA8l2yWf+sjNBpUtiyQayFpNsX2RBwUKPY6lUEm4D5FJr42Qf4K4RT6
7SlS19aaQKlU+gPJN9sTH9oc2ha82aDf0QqYNYCn7t21HxhaOKMa5KO/tBWGLQTgC9bM1+g57UHH
NxWxdPf5SnUyV2+n6QOY1a7ZC0hlernHwAWSYZKAo2d0Ko230pC4uJzNDkDUxsqNFjWtcaF1yPgU
wtqSOF/fxsjkPhDy1UDC+w3MTAOMx3Jbqx/IwbOzl83CggfQhMZubB677SHGhBaIbEybL+R+KONf
h4sXBT2uolY2a26ClLvHsH8EYrvZZY/HCivIiKtGkVE1gXVxd5XrfM1vDea4w+4CSu3JAowiFF1u
pY0bD6i3j8k5QQpKsDYs8v4Viy/L2r1cnXxL2yixHDc+jKl/GjoRbGnQbNRdv9MS1zVPam7+JuF1
2K9PmESxsFX3LWCy6mVqr5G5J9mJ69OC9UsSmk2Vnp25fhKgXoGUS6RVmxet4YNVGubIoWyFIYIu
e3Mpw7aXymxE0D8UYH7LJf2jg+Pl0oWzhWBXsoQ0BFiGtOwZJXiq7URSs97jPgMSWj8fMofqjM6O
8M0YFS336+fDM9j8+KK/+JkR72r8sxte1Opj2zLB+Nm8kvLWTcxhdK1fV3xjpd1J0ISqMLymyo7B
nqbeo7GNOyAfxiFGYScOQZhvagsNyi5clnXgimfP+o6CSrmM1XIboj32ffRQ1lq2Wcpjwg2IZVTS
YlCm2EIErGEwjSNhqd7t3u8CT7aU1S6hwwJaFeM+Oc2iqyUi7vUBr7oA9bJzOMiG7UzeA9rDxgVA
0cRyTMR7LkS5z99vvBlNWgARVSTykHA4nQVoI+kOV+SDrpVtVp2KJ/Dl/aTLksi2DNcTTW9Py601
Wxked13VxH/AGlQJrTjKixDF7EI4hiU0lG+TgHvZXJtZOr6iBk9TTNZIhwAjMW4n09U2dAiH9dc8
DhibMdP11cSal0mYgQTQU+AwKlg5oRlV8yil8wTYwIBTVFW2K5GU9Ul0w1Qiy8PUuWeaaITKhYWT
DNqGbRBnPoFZgqAz38VmqUjE7RFIjqYVTIMVV+krLirbm2UFQKyRtFBF//E4VK1C8rz/ycRQAmtn
niOWCj5nnT7MSo/DS09ybg0XoQrnR/L03EtAFBp2QzxHz87Fq111dZao17e/TXywF+1gjWWxqcgi
00d70cEpa2Fek7JtLenrIv1/sjAifDNlAU3KLyuDF5m46PJJ1B/mDDThTLX2/MLYPiRIRxoINhS4
8OxSHER2DkFIl9P9HwYBdU4fu3ZzhnyXRqZD/qeEYSLqfQK0CRhG6py0bmthltYnTASH5hpzmKZP
Sn20fJlsOfK5/jxJ5GP95TXiqLP4JJOYQVlF4av21gbUhT8Q6CUFidfZLtdh+DfRVaPywSAloazs
mvIN8Vic20cdCtlW0wKKSWlBwFvF67ZYUrsy3na61JXo9NQXgh3sXeRwvI9mQujXApRaWki4EPC5
G4B3b66sM+13j+pdkoAOZH8oVgCVTLqO5wFtEp43YCe/+0M2d4dQ5JhpavjYuh7D4zc3bTGlMmJW
x5cvV3ZeNVr/JgyoIFyGdfIAJBFT1DlLjNyQucv2Q0hkYVdMORTZiFViWz2a/v3ebAbNwOduS3MP
zgFLf/zDs8qIJfuJAsJGEhlZ2bJh4FrRw8mesEpzjBu1qJE2dDuBHjaqVqoNep3jNA9ZuRRIu2rO
40QJmuPXaUizNmn4OESxVHv1ez0MoPrYdd9bSw+Ep2BZHgUB/StK2uXeBNL1ecURRh8edG+kHLKE
u5z+g1npG5pknuiydkRKz2RGIz8bAU825qiH0KMkePeOVidt+e5eklmz4oMGJH17tcGf6P+nIVnF
EX3ri6etOhU9M4p8YbrXpZsREVgZpj3f4uXXcNqP/y8/V9zlZY12Fqdi2K6o0i99YMtnEMQ+rfhn
Le7Ieq0j+D0U4rSiUL2jVJrmJuxi7H8uYRwzCFXnJYTwOm1Yh6Ex5NFNL8vXci1TOHwg5Za2Iy1w
XEqOG3IQyG0Ub5mXms4iCi2huffJbk/9x5ErYiIl+j6m+qcWVE+nLpentLEZWgQbmX+tlNqh2y+7
cDCEjLm786kAdhmjqgNKxOJg5I1pzSd6GBeCvr7I9pzQYaY6hLOewZRPaHUZw3IaFB7rs9bBkLv4
5X0ThFo/8IbVLcZBaZYGQ+KYWDK9zYOYeZCjWN+US1FWRrxXZKKcqPDyNhqfV5W0ZjJpFwjb2ZjH
XaJ76gfa9RcAdYzyZOLOQPxZ4mDUUhx9UmwMod7lGFy34TKjRDSUPb9cjx5VQ5Ch5NmTqpyHlzzP
MsQlSCOKU0i3cgJ0B0ycAUBWy0HNdZrZ2LopTfS4lZIqcKUTGwqBJ6mVjaXnkGV9mIHwEPOyao/M
/4oazC7GQ74nmueOuGRA/pKsbYdrVp762phUpMT6cBVicihZaKxpt3JRwoNzF7xID9a0gA0jUKoG
6JmAnJH9dT92j6INVMZ+GCkYVeo86khXf1lPn1YsIeep6X52X5H2M5ayaDSxzrr4m/IC6SDaDtgy
63A7f5J79Mb3/VUQjVM90nw8ZOHuAbYd2Y61kFCJEXdaxSLec1KSC53gN33hoX6Z3hHy6+YV3OSt
vfn3uyzjIuz0q6ECr3LPERoCRn7QZhbF1rpdteCr8n1tatabxYNrJ0kFN26hZ8oN0WMdP/dUkx+S
ndSpbdlr5GReFNrI5SQCa4lffBkQQeXZbGJvmgh88XrmyQe/CdtwCt11S5O7aXJMzxhes/gFddl1
5YRHL237Z3E8qQpsYxvmNf4h6FVBk09OsMT32hyvPDVCn0X/7di8b+u9Go6FHcaDdhuqUMmcmpj0
LF2bPL/M6iHXOpBgFTmDw0btUivYK6xK8fQQ0ItaUNR7360W1VGk+W/3PczOOe7edaMBYUMt+N3o
8IBD3xD2sokRF2LGxIFzTTI5oufZdvE4NwHvzMXhHKSVJM5mht1d9ULuk9EhFF84aDbMKszRiuJy
bcXxbrH4JmEz4GTe9JisD0QHrQYEusVu6j/rSjXBUOeuqD7Q7oKca1fmmoV1jfImR2rNKrYb80AR
JeOCmT4R4WH3sQDF9UpWiC5k8beFR6yK9oopSPehtwLx3t0ArW/8J2n4J3uxucolny51vgK9AL2n
YIx0wTJ+7tinppAvnMoqOYmgDqpbFEOlTOX6PSgDEN2M5D0I5jceVcu1zVtf0ypcR3iPC1gsXsqc
vLibualV4pJxE/xAzla0ub+4g36IjrFVsDDe1WkCIyUJzUS1Qjs7xXOCZvq3uzIbNo3UKsQw8IUW
otxd1mtzR89++k2oCsmLuLnyNJjhX94SVxII6tnkiV2kytMntNZNsODtgcVc9lDRW0BbJ+2+zchv
z4yXWTSZ7KoMpDsWrkO+vy8MBDfqKNyVJeiphDGn7+iipYSpKNXthGz2VDCsW9GRdq8EfHVZ9TnJ
H6DIM6hPNxn7WMuiFbJ5fUaaNMqT5XWmw0jJ71fRTU1RbmISWiFDsqO9156Z2mSI5jpNFKhpVsM0
TzJ66HCrWDKve6svJJKd/tuZJjIP4nt3JXy/vQQ9Pi4VfZXEjei8quZZe55uL43cXfL4+9mgLyd/
s7U5VLD+yM9gCUjAvObVUX+ghVn7e6uXmVTfT/Z5jNE+nWqzDfgUOHhPobHQqj0ThUELXhsAVgvL
lBA/3ffNnIKJYQvpkPt0+WJEGNnzLhgwtnyJQqvi/e4/AWei9pLv5b2UvAb3gXgNt4jOrhU2iGlJ
GTcdCMF7HCsAAXdJom4P24ywz5EgT49r3IcYo5LTwyjmWU1XsjAzyzlW4LtbBik6KGXD0jAQ5n6B
v60V3PhpIEljqGCMZ3pjRt0EbvB3VWeQfrN74Tvirs/lSGYcXhBZKb06qiEpgiV/y6BTzj67Ef5A
RZzi8DsdSbE82uJBpQXF14ci8dTxav5Fhy2Q5Go3EzkwtamENa2wb9MmDY2HZAyg+AEbI3Y13MBK
TeeDFwWT1YiPpb1sV0nWLJR13H2BNtI2paA1r8iQTZPQBFQTqrMqnnPn1W/uJbaZCPe9IGLPGXSb
jSI0BCIyfjcZsAT1G0gWZx0NOq1XNa9dhG6Xg2xDStzUKACqSxsaCiJDsZ9JjjKtiaI1KtwKVQXa
qItO2T0rgMwNec8NK+VcBc/S1cpawGRzpZk3BmdWK9sc6xFN9d47R5+JTpvImYf3HM+fE2UZvNDe
oTYvT4nFLWXN0TGuB2UBaxo4ZzFNomg1MgJ/K2FFjjMeTwAWqEUcmK/aMnZJitlcMp+z1oWVgEZf
HZq1m+ZbIoZAbVSJDFxDzTl/SQ2FPaR1OWMuxBHEIuPKErm4/Au3ECP+de1k6CO2zvB1mMA3OhA4
+csa9P/l1nivwYnBHQBy//sykOkyb7x2aGWFRUjNt4pt0SLS3JTVWpWkAN9pn2MCvQxuAu4IN/Pb
2PnIP0qeE90rmWkh2H1KV/sml7NR/3X7NIojhmJWw0iPWGWGfj1PU14A1PoiSfqrrNHR6latq+Ct
PFOPkwShJAehCU0HL0XkXfv73s9Sa491TpEMrrI6lu/eYrhg24M/2EBCdfEfYcu6p3fA5t4SndJc
Nv9hmDrmy9sKGfDYChkg7zskNfvHP8FL8hXMRSsui0SHULUJjPQn/grx+0p/1+StsOYDYUsF24E9
xJJMBCGS3t88p6EiCgm6sAZqSKPcSh/QE1j2eDGYJglx86Tx5YI2ka8Ez3M25ax6vWewqjyLTEmY
SORfPHuNL7ZAawiS9fHRyv5gAnMB67e1xPkaFwuH3J40MGah8stCgRtox+lMUy6iq6FrVCMcDUz+
trbWTdDnRPjlMQmM67XCW5Nd/L7jmDun0sgESj7D6SyHx/n2dLLfdHFpE3bbjF/xiz9CLWNkeZd8
jV+j2/OMIJFUEt59HK1HYA+JMzCt2+58+h/7HIQZdHxcHMdaUQYGVi8jMgm0XZ8WBHJEdiAFga5u
Lmo/jisgUpqSXSbL5eog0xX+O+F8Lpfv3A7Hn638OZ7uiB/LYqVczx03TcCvPDHleXFaJDTaGDyP
rJ5wyGpuolXxR1YlH+F/9UCeQNvS9KWo7Vwxgwr/pC0ZbItzecS5tYmuFBedkAlukwH5OFn4q934
2ohg38aLjU8/LvPKouDwzNvAGuVNBwBKjr5sFAkAln6VYnFTF62EqwosE0r++QsnX5PDc+Jm63a7
b94qnmtdzq2lm2pnuL25w1dy6L9bCAIAGmAUjwzpO6D7/3QSXczNjZQIKgTUGDIXEVEAPxTTvTE6
esmhjz30AvMrndbqhZ03XNsEu7BU64b+ApCuOnq/oueXths11kYq90gD5oZ4pAEwW08oNFoG5bvE
5Yg6IAX1DayGBFHQzvhFpHkE53QCiFJZIyBJp477+m/3t2yFIBGVSmF/Reuwt2/u/9FmDvlhP/Ad
pVdEmQH1QpVc1pjrF72WnKTipeD5v/dWC+FjeRPBBqTmWnh/wBODjYuZ18UXKPKeMSeoTkaY1d8x
AV3xWja8uuYpv7/sAgPyunRbcTSJ73qar7d8io016RTizYSthheyHieIfseqg2BS4M6amdS66SjX
OEtdr5ZTgL58Kr+60ubwUJTE+soOniKlaqk7kax6qOSMfthSmTZX396ca1w5pHzTlOSm73tAwgtE
7ZugddqGL9mYBp2cpU+FyQWF2Lg1MsFH2aAhjBWowDklteSrt1UTTQ39Hie78/ujmL7swM91Nid6
tNTkRQfS6a5/+OxUUhl2DYMLnytkcfWo1ZctdFGHfcWsRz3RLGYwMN9OU+oO73m/X0McwiwtP9Lh
riG4L2yBj9t3kefqaNi2vP3Mj+ASQxKxjPPeJOV6MYMugmZWWD7KEF5CttpCRZOqC0PvnAak9Ouw
BAcgSvPYh3BpPpg8tPOowvqBdaDp1YRNifw5MYze5r5JrF6l8zgj3mNxgoXPEB5X+M8HN8eGzxNO
4rckqexTPdPM2yXsmPMwGrauBUmKjvaq7lBznIfmw0CFOwggtVXGRpPUpMc/HkWF2BI5HGbehSm3
uiOvvXKQj/L0w2U42bwyTJp9Mmb7aCn2EfQg2jK3zhBbkOnCnfe0pcK4K2TfCXvod/7xmhvu+bdS
8O5Q/U+SjqxraJlbhLEyd3GoyLVoSJXBKc3kemlvJk7vdvnAZdvODGY2SChYfIFoBNfWXx6gZUrj
YS+VjGh6v/ExQWn8RlIxKI5wsDhP1X6uPg5VCsfKpBStX+z22pcxbgRTO5EPSPRkhmpg2eJNBjmo
qakeSAz2S3OYIQRiBvP3qi5RqPjvuCbEBl0hGAIkCGHEZbTsWaehqQofyChDJMPwvCCg5FKcA+Ge
4Sq/DMepg/vuPVLRgZxFHbGLxbCujxECjIibZPshW317vK7J2+QPZw8agoFrq3062ax61kSB4ERU
z1NrFz14qmIGito8gXQhK053A0/Asn0qtN5gi82Eq/t145zcGT8QnR/hrCEUtQ/hYDVjxm4kMlHO
D+j5D2Ko1WRUhngEM/BmRYHYIShp+FebHRiwXCMWQmu3c/mXVCbZuLeTZ2o9zWvpBF7Nqn8ePSrw
qrU1xNCKV7kHNrtAXHZRG8QGxJhqqAqwQwTVBQD8Gk09lUfuLkI6Qq95HelfqA7GKWpnCtYBMgK0
bpI40QbDOxeH1kJnGHE7Peshwp9Mox4Y+RdA+fE1OADlZkyozGIiTFwehHdzqRYjSXaRUmFWwMbj
Bn4hP97I7XVRN2EpA/886aCd3UEylc4/jcfypfyk1NC5YkHigQDjovER9UXtZRlSEGwHOq4exXDC
aasR0m4AiIzCC1x4UWC8hfDbYGPals9Ow9AGU2Weiqt20ghckg5pqlXCnbHdm5kSDfc9JJZqPSLC
OK/y8nY65mjL1oXwwUJA6ZnONYzY3D66KWxXC3y3tIab847z6Vg+jj1yJJ3/KthwkXZ/hHloGM5C
icC054eJ7JA+MbxBTQ4hutPDf+bWTz5GgpHXqAp14GKeHSur0dpHsObzamNfngO/Cn3aphA5SMti
GIGw7agtHr1ZgMdJ8aoB93OqEPx+VLpuNRNM/KOTjQS9RXY0a9GzdZGlH8Lm3Uureo0vv4Gruybd
5XvAskav74OFPiCDwl5Ik1nK1u/yt4rbM/u/ajlFy8t1yoGj925TBlk0534eVnznofw0Atkr8WVl
ervsrtq9twlRqmFVLqq0WqBHy9SE8weh/UUor4OmZOAD19m6tHPB8CJinDPuB5eaLyCqgSfRDlfe
D7ISRT4uuNLdAXW9VeB2xc4wyJL87iE88jlLrdty+t+0dEM+x3DLw8CTFNeVdXlecEf7i2dNKDt7
aA5cjZCcweaL4IBP2Ds5pTh46fiYPwJ24YAJ9NNt/6a9NTyaQkeXZF9jyNJW5iUxa9wiQL4yKqLc
z+cBuPSRXpRo8EdnIUvzBw5llvqAIqfE7CMdLELDmu0xu9wUxxelVgVz1gUlpZqfBCF87AupKwq7
QtQWPA92E/qduv/dxUYSGR7MOk5LBPBL3O9KECwFEVSOC4cJeFtMvsJQ0T5jHZ9AI9TVP1YtIjWk
8A31mfmT4b1YbhSjBkfcAWp8Tf0VyfqPdXaL0PBrKDWWLPwEWucx8w/gFUGB4Eo4FgzcJcnSrix1
7rkzIOCmXU/G7PUfMR0eGjvYIw9E1NophsJaa4JLXj/WANxvH3h5rS3FAhnrxGfeET7S8mP6wsSh
xNWfYZycvtPRMYXNEyY3N7Ab6nyNVAe0ESnQENl+TEQTI2d7iG67KK2LmIh5LJIw9JX9xHWmShjo
aORweUpMOR7ZzO2/RSdviXPoQ4aZk5MURCuHM6dJcD5NROKInFza7mqUPTlvh67kXRfJTQZzdGOU
MVudLbY1c2BLj41KZjJg2Q7lN0WAAhLTgZgDV44uLreo+MSoGvHn1Cw32MdawQVo/QafXIqpHc7q
9gsk4o+PYIRQHb4Supc6JhhGQnStENzydQlLGbrKhpXaFl5fIMyloZG8+Y2bvSyHO08+ETI3M+BN
FhEXhKxcywAuM7GPTcWrcSAdv2ZMVDr3GOhhL6v8gCiylYrcacM0wCQI6Wzv52NTfm8rZMEiteMI
wnOda4fB55DYMDkGMN1bEw5RXOMicGw9vMOzufXHuiYhSDOIDKYU9CIi4J6U6t47j51fbNTboB2T
UrwCMt0OrLKZa/CRYyggCrIEueWutKdYqDA/ynUWdQvd5UfwjECiiKBUqRsoia3zQsymCOl8KtBQ
gqAnN5SRPy3z+6BIR3wtATp9ket+N0fCRuQ/KxNt+tn0IECsuwzRMlEZX48pgFrZ9807YEhs3GR8
U1iN1/NrqiRvhptmrkqNRlIxLoym/ApEe8wmkZy1QOvFL7KcXbXdRZJpEqH44y/tGn/ef+PJ3dUD
RdHDxQkcpEPm6sGGy1vXpcRKVQOK/kJfWIjjC0Pxt1pPGjy+K71AklUIPLA8Xp6rOKWXIajxzPT+
BHGIWvIuMzFSai/g5Y+oQX5vU4Rv5uNUqCixMAtNA5Fz+HTpTxaKP4LIK2pohTa2wSecZrjEZmUG
6Xaaw0N9PVItmHxhuuNoHa/D5znGKhOs67BTwfjWK6QmL0RtnHyEWEnxgF76Wb0Da0tDX4sP8EBG
//Rp21bHs3CEVR032hRj2nqojufo836hTvyYxEt3p3iFo5BMDze4skO9qE//WyxvR60JVimqcdXC
XkCqjmOkbZLPWAms5DiJOt6GQWCS/+SYyOS2+p6CP0GBDWE/Ly+6cAMDMcIEmT8+mzKz71SFnfEl
zJmAr2xVazz7BhB6tDX5ciU+71lRBXJ6FxgsgPqRa+AReQUyr9QPACnD57FlS1LBXxYUlsAFlmt1
1ZLVaaNx6Qs4v9uUvh3AuwDZoE6p6NYCEDG2Tu20xjAHTJoKIYTcoLxE0gdC+yimUb5Rac42FXgM
mUWhDgAArhIc1E/iPI7G8+LEW6JZXg7iS1Epn7lLzup3jVNEaiq6Q3U4rOKlziq7Rb0Tjoe1TsSN
WSQgGBzGsz8Pbs/hDJ6GwWrofzqBDmQ/0dKWESjpUFl2DRPb0huyIiSYYzvliCV7O/HzBCeNwwVD
Z8cJMXWnLa14x4WohNok/Irebt3/fD5v5F/vx8UZu54YHkIzG6KbLQSIJxdPKH/v1ar4HUMjNnO4
OxwBSjNMYlVXfPgipnJHF7lIFttpjybB1uVDg7XfIuO7a1D58hJyv8ovSWxVbqBBPhOr/OuneWAj
HnV+VR/XMGiIZAcSEo6PZKMNyf5MbKL7M8oVy8nBk8pXRCTLUg7IeOvgs31Mda+W2aRu2SdPLVJX
ukJnZ5osBHwe4Jsaj6w0Fbdjwj559BKW255IqvPkxLFK+/NuP21j2Z2Nsi1eJIfsZPR+hTQ8F3Tm
nKZPeEkCjssqGybydPGTITRMc9r2ThXemw5M2SG5BEcbhnKLInxH5y+O+ySXdFveYqKyFhwgjmxk
xR1cV5m0oHraINouBKpV5QMuIMSQFP1ldZrwQ3b4CI2dNXKqp/qMABRa+y9rzx6RHihnkyPBlqYg
wDV6DNakHOyocSmZB7pjswgxu6LKuYujj5vitxAV/ueaNTGC3Ynw8g9Oj78nwDQ+AfPDrQzKhRLx
TqtPxVJy2VsTtnBvb2tL8CgzJR2LE3tfOoSh4ZSwICSwQ+9FnHlOpnZ8jMbiGkcSkvK18E40OmvZ
X5Z6PEpIPfVMBZZUJuxNcMi+mU6OHyBTBUaSyOiJjljx6ggJzZsR8SdaLJlhjl9SfbYVlDWwFOqy
mevRSoOXybqMK0FZWHLLK/EKmixGyrwaOo5WMhAPZi3JU+RAVPcf/JpPxR1n+Wzpbp0/AkDSOR+K
vzQF01feuzJs9ii4j0P808R7YDHKsoiKTKRvlkZ84siMj7um4jONB7mp8f4BppUY1keXvQdajHTd
oFQzILX1Mzmq5Fu5vBZgcpBVb2H/p9HE+zlRgKCNcRWZ59gDmtSNstu67CubVKl/P3HOPKXDsjVB
60q4n3/uWDL3W6/FWbJX/7ZEoX8A/XO+bkYczNt9w8pziJqzcvGZkQiI0s0ulTg11zPj/W0xEd8S
biDWQ1Csfb1B3OUDcydLoyqFYhjqG3Vj/2CcFc6gxz4TwvmFFcnj1/OjGN9apDtq/SpzbB6+d8tX
5d4TXTAY8jWUKPd1a5Dc1mJJQ94SOhEENd9s84bHE0sQGgE29de6gX/vnPutPUnOZXTcmj1a41Sa
p12nXacuJ2bATDl4+CDAmL8gX6p3/sUGEhDMK/eOgMW9jylo+QwUMekTDPGZjXhYe4c5DYAKj/yM
pIWFtSujoK+Ymh//DKw8UeCmFNrjpK7fJaNZVk6GQLkONgL1JYUnyqdgIPPorX39VaIh4rPkKJbz
BB575KA2I/Z7cvv22hM+yqjr10+yO6ptezDj3OUbyoIXdI2qka1ZB6PLdpMAKs/PDCvSS1t2xZYN
RklEWDn2nCt6G+rP6k6dhAwBJehmQwYaMevY5Z6Sr++mISg2LYi2TtgojAyX9BaT4PdKA0oD2D0r
b5N2jVBtEDGJ3w4factC9NizPEJHWTMwW1fyybve8QvWzqgNPJ1h11vakE3sIAVdjT9B0x7ZDgL7
1NXAyR0+cq9L7yG5zoEasEV04rRL5rnAkE29E+TYrTovGkN5gTgLPqvB0mKGCBVH1xkQOBXNPfMS
Dt7x/eLSvhze4HcyeByS+gEHNx0uhhKm85zHbXHHdBPb+431+vdznQbRXqscrncRK+yPhCOZCDSB
k4c/yKoO04XuFzVBXOV/JwOrk3xwJMgxOXUZ+PYBEsajOM5RuRN19OLaPFW67/QJGIY2G8kbW9KU
McAOGyYYsqceehr1XnbDdX1UCpBYBHnoXSg4aSMQLvE34TsLW3ZMMjSE+jXTeSTJcOYN0pUB0mUj
2WV2Oj/XhrdE07+f9MVTiBILfscAD+O6LVbqmNIlg2hMWiTdCocOVjjIDHcMtpULkjbkh8jkrdPH
Ql7+hw7WztR7jnFYOjbmenLKEUwfln5aXSEs5PWreVX3LRwNz9iHSTHdIsDqJ5+Ax55oy9SreFIS
ODVDtG3QIvm2onk2FT0bv9WHZ1uQIwF8/dfIMBbcsHkTKexR8Pn8Z9fU2e+zW9Q2PmgjvqymXj3j
kykJYPwpohcsmBKGJflFmYK4pecHeGqe+3g4LaKUv/zKLUKb3fLOlAUxQEILdzXpsG9jvDWS1/T9
38cU9uk7dB8/nxvJb7GseeGdsVVzESi2lX2ZBNTlt4bu+ThXeqW4O0hkDEbTOwbFkqxseWOHpt8Y
Nxd8mAy+7iUwFpwuwLiu7Hoo8/dNJ/se7e0W3BYQwMlqeuwaKA05+QJ1Y7Gw4f5oQlhptp72HCrN
3rdmqgKObL5pTw2uEEMKmIkn18W9CBNZ0hjqvQjAAqQqRZtHM9F85gX/Bx1xu+NljjRDhZM+SeLx
W8o/USj52zWU6lKBTNVvIzik3Kh4flhQw09JqR6gj/RVgqZJ4zjLdC3EycycLFeXCwsBQ5f0LCka
6rX6u1CfnVs/hEiWu/544dS6507KPE7HukmFZ5Gww/8j8t5GZSPjIu9eMFo9Cty2fBN2RCF4daXU
qklF1DX5eMbcQVIifzPwZzjgenLKTBtgD60Jcisl7rG4WnKQ9odGOR6Q4OyQZ0RHCgKjZOFEoUGq
nldgZ+yhG1Hre0p4Pg92IVut9TNFuWIpLxNBzo7Ksxa47vfzSYnMfpi+mkNHW7TLCfT/nyQNvGnM
+LdT6ES7RU8wVx3KiUU0/2/hwB10lMfF80xmv2EbxTeJOBvZGiFAqSEhUnPDD5P1Ezxit0l/yljb
+/pT8G4/obf8pxrSsQQ9le8kbl2EUJ7E2jO5zXpZB48A0UrO2Jt6SLfYMG/zD7hD3PH0RMDgrEZw
l1syjAF3Jn2SV9pyh/GuhYID8IheacZ+VfzsZef3E7kPwxeHOIJ/L8O6KkQCkyb1oqBimWE1f21h
altC7n7ECtulv8lcGvjEC2fWDE2MTiGtTZc/exFr3iEI4AHpHwjoNu0982LOifOYy1h28POAdiE8
01TrCUPoxxu+pKHIghBhlXWLXJ/hMwNtsJTCEkGp5wTXfasvjf8aUZG8O+ZMsV57FvM8nVBUU+VH
zhgpSAmMfQX9W6mMyJGzetfOb2VLkUWxw1VR3bENhhQWwuy70Yu7ktmZozK3HDdsYvQVXdlT9rbI
UUp7gWpKjzwa+Vc+fwmo39RbWY/KqC1+aAfdNoc4HcWXvQTyEdsVb3+W0YasGM92Z7Go1ktYFi89
kBbu8Q3qMswXXELWeXaJOQEw9F1GDZj6oSV5DXKZTu79M7NINZZLE17PBVY7/0YCTuWY48PwAj1Z
Si5gCpv9GJs2hk3PtKxhKJnQI+i++SwR0fNZMAuQMoV/o/nW5ChAcQGhQQ/pMkF1drsGxQmn7F6j
DcnMMUobwClg2UoIc1Hyvb/WbXDBUR+g7YatqSw6UNpA1eYhpk5k/s9CViIygm2tOJnkZOlgjPy6
sp132aSlMIXoPz0Jz21Z4FWai/t7g3LZuUOon0YC6H2+ZEFBkHDPS0wuXU2CrF0cccm2SEVTgiEr
12Ey0bDMgmXw9t/bAtACbS5U2IXZM9ZUpkYkm6LZeAPXVDnAUY7G2Hdl3kICiUxpUPQcb/7n+j+y
Ud7PHTkqvVEWyvnqgWTAFRTcnb+0nqIilCoWi4pSKqb8Q1fnB9eLf3ZlfvF51trI02UP/MYCniOe
QlLyITeB1AEcC+cbWM2lbbn/cxm6NHZjSa/WorUN6qDbXyO/bzAcxjk0jp+9X4CKW1zyBwLqI2Sv
CdmQsibY5d2nuzwA7CIk7hM7/SBGZzRs8w3w4nTTPtc3n0gmsDpECtXYC91Gw1BiNsyqxw/UVAV7
X/NpUIYD2BUKbm0p3sC6k5syXnHT3tU2Be3b1Y1trEt8g6/PQAPtiaXJvUq/o+Mfcx/f0U0aHPFl
KZ9PE+RVEGJ0qAa9fpKL6dfsAScVcgX73ALR2xsEhWUKO11GRUs76BEdfz1BitQlKuKsFOkeROEh
2safzMFkUGVI6weFuh+w7KXd932R16s6NWGOEq0HMmScIV7gE2pTzEl/mXLMG6EFZFlUSZVsu7Xi
QODSUlP3s9c+eUX/4tmAPg6ptxLFuon51+jgwSUdUxCNBXCN1WD1py2uXypTATKoBqH7pmracLem
esFr9J5Yvzu2nqGM75M++y0OUPyq+pzm6xeTqfHUP2XdWlg+QAc+j/vHog0fSlgKJ3d9KcEpfMOD
sCZrLAbH+AD9VgTPaLtz3wzzCHcluXqkbZHH2bAwypjY5CwjZs9/r/yYddvqHkpPlKaj+c8PjEY/
m8ycMsinm6LI6NCnaCEse8PDV31D2JaiWVOyqyv8Q7U9TvfSUSJ6I7gf18fLJO4QTQ5qcwnJHPQ3
2rTnb1Ht6QHwbrXM2TpArnBFfkSv2+Gd2Yk/eRViAfDYC3Qk/3e90LWlpwBsyzo5GUhPEsamNt4F
Rw1XJ+8eTK4prJQejjzq7rCT0AUssGsMhXg51Sry2wLp2SkB1LVPkgQBIvihJyhaKZ8YBLDBX7gk
UiZ4oIf73lYk5oNQYF40Fdk6oAm0UDphr9HiYjUYFEA11n0nSSgxHoO/yeIKVRCiiHeI1PtzDcas
DLSVANU1W0UM98ooiwfIZNPRWhzyefM6JLq4EvRuykzvnmLVbU+hjTzmxX/3YPJ72sF5SfRG3wcW
fi6yT1svcbKZpJjpil+K7625e+37ScNZSm4F7EOy6adDTK069ARmTD7AgG+AyxyDKCZxM5yKMcM4
8X3MzETV/Uuw0GRQLdGAcZ8lY32hrpu98C97TcXkEhYjmjHPK7uTfw6rqf1BoVqCMV+zq/8UJbXO
PJKtJfLnR7TF1vLGGHfmKUAuBJEfLS81cdMyv8HVhkyyg0rq7kpCo4CwldspUutvGvTAG2a+mzlx
/Vb8LJh0tgqfYVzoY7wnYRnrx0MoSpOMAgUuB4Of3SqN/0GT09rhksJ13Jo9dwhDBCMEz6bkjbbZ
SAbTfxlFxG1gBOERnZzyq/l/Sp6WIGOeCkvzNDzTC7drzNUi8Rod3umFCCUih1ENfXlDnsrrC0Y0
MkbygkYgMcN8LKFLfO0GIt8nSwDYNzYqZ5WcEZnz3azNUJKaYAnkFqAYOtm1wungem/QLFImP/cO
j9QkiktJVAfwU0i3ppj3cM1ylcWszRbRQ//azsdJ/HcpfvNKgBGJ5REaOpPZ+8coVfJGPwbjWL8D
X4aLWGol33TnYiHCNOJKTie6r8IhdoywaSIDTNh9dJcIJZDaL6nJEmtG/onZytAMkWhhUpX/nh07
er1QPd/DA8ViXGu/2dNyH5RwxfE103eABZfseImW5c91jKMmzrPUsmlgd1IkWG5ayGgmi6fHbMFD
VeLcN4KNcURkslKcSvQ0ypBhzKiaSlQt9la4xDGLdrfUTNLYhOQewAr0n8fnBe98fGh3C0QHr8wn
SmRQtY2mjkN5vBUJ25NZkhe8sd6+ATFztVie/YZfTMCctqKNAhqiM4eHhEe+7j7f2f+KI6+RudnI
Vvu/spgOthS/iB1X4CNatRP7njauP3e6lXHwg463H5Q37y3RNKeJ+fewxx8jxOVomW0UOkQ9NFMz
DFoBg+QYAYymTfnRtJBQC4JZVV8dJEYdToNfC2p5wRZAB7YZIG3S9WsT3X0Ve5Q6A8kKda19PHWN
fKp8WzWgpG+XMJJbiMFcdD3/zI1r/+hePc8QafsVG1uJ+BUHiK1mEll2pAfQeNkdzVFPKmH9RuMm
a/RR3zsqTp6R4xyn8Z4jj2SxCtRNTy9GDOHi0uTETtly1anENIM3T6ZmXjkbbBdK9VWOMRCWJYzv
ntNvlNxfvWcVaaFqJqXRdjYI81roIAAJlZnzVFDKBNMKlOe7B6wT4joDj3Cjb0qyUc4bPZJoYpWg
1b3uBlvohy5U1+bY18huJZNZX6h8/ICBevIWMrFuc6hKXtOCN3BBPfRhaE7LkEPiGndBn2shL3ZA
KG9FQrnpa5hyHRj9jrArZf3uC0tQEPUhGG1uJ6uAsqMjWFmzkrEZiyFsJ8dZdH8Vl/Vkg3fetZpK
KCOQEFppLLTXonCWaa9qykAZBZykYsjeaTU3khT9ctrtPwfRNB0UNGUHcOCyxlZuhvNPOV1Kh/MD
GKzokk5pBhGa2oOTOAeBTBjrvMObGggI/kRpllmTgloiJmLcOC4r8sRfyooleb8eG4MsmGKm5iNi
f85vU+cxy/8lg3qcPFPp04O6SQ7M3Sy3C+bed23kWjYOxrOdlyMwutm0om1B1Z7boSDV1uiquKr9
tmEsqKdqWXgaoAApI+kqkVpWzknmwMVB2FOwAiq1dFOfRlnLyOh/7L4ehLq3sYyM49Q/08RKpu+i
pqdzhC0TptxmeOkGpbNc3/91HdDiqAgxtHtPrUsANJeiffRgrK++43H7yIIw6WYglz/4+OcUJTa2
JOIrQ7ApPzaIk1RzogE+Kqj0sGy1l0LFvNCPdfL0Uhzyw6xw2hT5vqlsx79GblM1rqwWT7xOTha6
i+yM1edpIouQPPl6NvNMm+PV+L9yCPVwWkkOPTZxq7wgLk3hOEMCgF/CJ4O6q/FkFv/pocXS/31V
jY4UuaGcUj5IpxknEV7Oeuf2Xa2CBBtT8CHi/gR4klxsYps6VjghMEsYy2G6yvRgToZo00Wmixws
2DAG4jZULTxeNjwmZ3NYy7vaKZejlTk9nFOZ/PgoKaT8xiRWyVqRAph2sff7x7MZMspil2IYxqkQ
8vTxsBtzM33D1qz5rRwpPa5w9EvcBzRjchPzzE6jc38qJ3SrCDa9qs5mUah6u572UxWAtVNC7ZWn
px8iA8Cq6iCuiaQ0584XSpm8ATaU797V2X8+2X9IDr/SmsVnt2apEqvYw3Ta4s7HlSsWMdt2Ehta
xz3fnyVkGnu5DBcLvra8BF3EXdAZo+Qv2z4nu+pjWmkS9xgn6NGvgS4gt250MFxnA97+zFgaw3M7
1l+RNj8dvC3JufHzSfg+RdJktLttgsUyCM4xDCuRBgfnRv+AVKeKrrRCKoHJsgiJ7Vk3AHv8Sfl9
6qLMOBZU6+qkJksoOJB8F8RpnEcKSBVQB24+uxJ7Bz8hUY3fz1Rl1YDw/KxJW2iehcsaxtsqK3Mn
X56K9v/kafPqytuPLpXJA2BmlIa0rzfuX/U7D0/mp9Lu1QtkOmkl+TiGpu6Cdm2Coxj8bAsh+6z/
R8NnyOucTUnxBn0X88qpleKJ8b0BvMahvdAbrNsHhe+Y+6QoePaMcWmnN/hUR7HzLXs03HsUxKXa
Hc5y6wz3pnIFJlwAM4QPV4Rbu0CIOG5euZwrFK/kdj6WEzg8N4nWK8pmgQ7UIGdjHH0+AXLaBukH
0IHLfv7cwQApXAuW+bOCulABjJD6KywxCBFBbd+hLs05rGD24G9F/JJ3YwF76pAxfEdvZaPJ7rq5
9re0ickkm0NtLjiO0iFDBzHMDloIEccfdwL5xuoAp9n+QRTH0/DtYX60OO7jdWNDERHFKPzgqCAX
jMj8v/PAHc4FmxOTnN3igD+rz7kB9xUv05GlL42Fwusaa/N4otGnFJ2IzvIbMHd85RnC99zocrKo
CWHWfPJuk8QgT010Rd6dSXMZQDWuQ5OQYHQLOdG1bL2tWQjVRjBe8JuGzEJf78tUcPg5RUa65Q+o
+5os0wMjx5RmI9iDniHc5qjBa4/5w/815WaRRzSg/NeM+PYBO/luJ1wcVfZ6wO2FUKwEBBRNOuCL
aOXKF+Je4xmQL6uvPxI9J/5QwwTNIXaXn38U9ATLq6bfNTcBkhw91ryUCRzIhmiD2C7W5ggm9bon
xRM49q8W6yZC4bwTfkRWCJulTwwM/iTvS+SvRD0IGHTj2v3ekSukWtP+cRfmp4iJXNQh0kcGyaWG
Ih4hDbFpdywsT/bULgUtQep+/X/u2r4xyLkNmg9pS2MTVAPKaszpRVI1hrhw/bLSMW8/vRIRttH7
Y/ExVVhX9C0vFjNBPmteF8QQzZN3Jm1f2jefHKTUPd8FIt+Sfx4T2IBWPRpRXNq5WJpSRGXqtd8i
GiQ1vGkRSNpPgJNugst6Hm7QSPBtQ63aRbQqHiMjkTEsFIQiLsfEnfRhMG7fy9PnCFzAZRtJh/JJ
j5Js84wfF6LAQC0aPRsj8kF+w/YouG7rAKWVU6bSgs+g6L0cG3M3L/sy1vI8II7GfIF0t30G30u5
rDZDbaP8hN0r47KLgZ+cEBsoMSfzJYsFeF5brKE3b8ExjwF3U+oumDkt9RMUU6eHcYCOiA8Hx5hA
g31WDY+uF2+ji2kKn5TKzOHjPQXq+VyKk0hbZ5+wdjrDDIAQwTPkNRCGBWx6WGr5hOicBjCHKvhm
vGsNYFglfJh7wFgOoy/Vc6djaBbhP++g3DwznS9ttZFuIbTMd090GQbmVPpkRJLCTzjOp8zoN5zY
8Ei8eC8EQj65IcQUPF0KQqcheT0udaORPW+Z9Q6SGAuOXU/N7y804Kk6Yg/7FylxQ9T1lQ7oUreC
eWuWPnh6UGxbMdamuUcbcd+n3JiM9yWwp0xRGLADi2+1Qk4zLN6WAAIDeQCnrGHY/LhOGBlQ2AoI
nwMiA3p7yhRQzx/QoDRl6i3OrMEJw7fG62HSUHnxuKAvho9ajcwhn3g7O/KhFWR8WLVTj/zGoai+
ahRtscfwWTu6wsohClBqefdM+yzRAb97ZYMEI76z5cW2Gov8eb/xwEL7cxQ8NpE3G+/rrHLGlDWG
jq8g5OvlHE2F6eGs/yntPoN8StbrjZKW/TA9AioKNW5kkH6lBs6V5+tFHeaqti/dSFJr18t7Ysti
La+rFw36h/CndGB6mPnSc5MYENVcOeAh1wKKu8dWPYds+LDgPZJiJJ28FnIY3RyiYh1OdCtc5ebQ
3Im3mSrg58JFbxGshFTPwhrz1y6tYTF09zXEXCGQgMgmL+hCcCx2uHPif9DydWrE3PLywLDDjrWi
FB71/yQeIMNoxk2IfaUV/mpLtxGhQTGNMccBpEnicWyeUkUOAEL/4kYMC6t+zBCyhz4qNPwfAZjp
W36EEOjDMzeaJfQi1t3WoX2DBRGg3TClgMMRqL/t1QF7ev0zcMCkjBcwMWCG+5pMgUpIScb2Gg6W
zVH/RiaRTnHHXV1BnYQ06rxumJeadqGjGSzLF4n1NeqQfQv8a0OzJP0g5AxZu/VcNPGnczWXbiCO
VL5ng8VGav6AHzhVG8EO6wOFrVY88aU7Uc96DU3OtdxHQB/ZtA6P+LyD1fzp1xf0v9CDQS/UCfPv
dH/QFBaA0/wb3o5FlWNa1ATcG4OCbtOY/x4MnW4PkKIEtYJwHHfKV6l0rAf1oonAOnYuxef/vFnJ
6bPKl+ZQ+MSPdlePrLylO7muHawNCzEomMs81aHg2fF30oTcNBddUoJpiOAwu2VqLwMcprdwxXkx
q6tPbnGUauR7G9Foh+Uhg1bec5spTYHri5en7PaIWu2fU+jNaUmQZGZ7fbXHdS9IBNGk5gfdxhvT
9Zu2B/fZipy7g8jVCG8vAmQyuyely4Awobh3Ag6OEItjRmkJInyFq5/K3Ec6C1ANhsRGnsr8Eiv2
9393hgXfWbPZrqoYxWibnu8CYkDl2W6V00f3GWoWPxX8rY4MGEy8y7UOgzJ/+lW5ahSTZTwCrXwM
gsAr1Uolb9O2OHSLf1l1rrrODUhNSbCLH4khwJaknCEYKLSQaWzcOs16Vx79khjD3fZlkqMdmfSv
zxrbgIVmzo5iVIJsMdIy8sYh8/6uOT4/uDrUpZ24uCkMXTnpyBE+UlPCQJ/hfIkz/Tif3ArzPlCv
wh3MsPhj4vEOPaadaJGpaeBKcQ6w/lVFgnvArtRIFVi603Ul56L+TRyhPTHc49cmWFdl/z3WnVRO
1kIPwBdx+OPMnjn90AsmKcxFy4FQKwUxpkqlm2gYzk9zu0kRsGyCvP+MVDfKBsD4mq7hM011gI6T
7AADYdx3UjW40MZvjyjrey2h4nW9re5P3P9XfWd0niIM6CwOOHDnVU25lShmMzltNYFHIxLh3aNc
/Q04ZcRpYJmnlf4ZFENhqc1r+bY4vPhEpi5zkVDKQ7TD301baEXAfC4NQkzfdtDQfzwvmWm1MAbo
plDXGEtcxc3KhXka5Pz5N1ldp05OIaDJtlhWy9YL06Bk2jYogiIws0BcMHmGEtpIIQ5rZ90nB9P6
3/AYM3WzroGcSx9YAgJM6eG7sy42Ne3/kTxmZvnwZtzN3lHR79HdtgchwrqRo0wfLHdqkh0Dyp7g
xt8FTUD6NYFOcImSSN+6CbpGgmLyvbclPE9crPpd4WY1DdNlHm8Wy/Ale42pMqt+EJ3dvoM4GYGV
hrhFF/9PBZeXQoYzJu69EXOg8XjCSrsrdDOgtHjmpu7wLV9aC23aCrI4u5KGrEyNRcxzm8MtCxHy
A4+9bnekKTTDBy8wzRnxUrs6hmQyW8QqwwQ8osQwg9Ee2x6iqSC9MZMNfDzvmc7gjrjQO7Ujz6CE
uxhSPKDBGmq5CXjrkOOhTpn8q4Jm3EOmwBDT+3vRpgOvoHZBVLOat8590YeC6J1m3A03TVWQ39Ud
DehiaGyEIZVLRlxmfWPekUJs/YgqqSpqLf2KUlSdgV1/meQ8W/kZTMROcNBOXjmgwwmueZjbM6ln
RlblKuMC15EN24WymTjmQEjsZum3cHe4CQ1aVx2c0ndPru3awd4SW0UDSe0sdfJNPF/qKsO5D6mV
jRB4FT4nDqiXuZOK2ZNGDRWNscbTxHw9XBDXkT+Q4g7wRddJPsqa8RpWMBsHa50GxjuzZNZtMmRi
KmX9vMpRqNEtNfRYuQ/GWYG1kk30rRHMzPkfwsRIrKLIIp6YIOyJa0OxRLsSPTw1j9Tts/VXONOv
Q8516+FVA/iYm1wl+LEIBYDnNjb9JasaJogJAFq5Ryc76XS5RviTKe07uYlTXAkBIZBk8xyJpS5G
yQ9DFCYmYThEU39t68h+a8phWGmPH+/e/jTRmq7FWH0/Ntenv0GMFsmq9khcSAUUzxxslafhbfps
VdEfgCZ89b0LaDMrwL7UmN0sG/JgRmlwXmLPcWz9spP8nOCkvXitMIER/Q/SeSKOvoSoA9oJeTBC
eH14Gd8MpJzGzrvHr6cZpHN+uP0u8SHkhen337wzEku2lWJIOQYOWUjEoWdenXODKV9u1q5BQ3J1
y5J+oFKimnQLumztdcOzpe5VrUcTcYEs1RGy+WVIDdaZ7iQJ1u9tMJGXxPKvAg0vMK+Hn9xba7t1
T6jEvc21IYfDiljBGmDH1kx+yZvn6bEIFR0Lc8IhKIrPVs8BlIIsZt/8b1JiaKCG3yMK++nHAMUA
5giurE1gg6UgBl3P6L3ibHd7511Cr9QrPQRifgV0jORLyVge5H9c7X9yAVUvD31s9bS7gq6P2TDW
rR9S6baPdxunwizX85FC+ppyj4YQ5xHYfgjqWCK/sCSGwuQ/cPBbOSTG5kVV7VxbjgaH96eDrwPz
fS729/WtUL/CowZc7n9AGsHcmr8OMNuT9ZbaJzUhZbmyXSXO3FBdgjEfzNA4MwAFfTYibWHLqECr
rgNYI6QLOpYwPFyHAGOggawcx3EphynsutoHNR630zzB9tjJ3ROlOim1q5odWDtNWJo/IlUPKbIw
IRBAEvEyi5ezqyXkvhFjS/qK7h/LtjtOZIjhTsrBWGyIYraUWWzsWn6ew52n1wnM7hAEsr36p0hA
m/gxonpNL98arRZS4ciNy6gGYEsDvKJHN5Vz7gU6raIyDZ7vkwaDPTInLU192/PJmmDj0hEzXNt1
LwPX5DPInnWkRjdciljLi94gvqYk0HzGlmwSXm/gFV6sJ1dFG2zaPxbXy3St8fmH9N8eOHa4rHpt
vU9teTXS6pHR0/jmECo7IcOXRHc0Q/YX2xvB9uw1BSIhUDInf5gcjGLs2M57xWM+0vNf5FKSfJMV
K2FCAFWNDWOW0HWAP/ms8Ukh2aXHU7e9ECfyxVG0Q/sdPaAuru5QwmdOeI4h4NGDIBXRBWwLuBst
RDtlYjAJ0YGbvQo2t0Z8SUQ3VrOz8O/jnHe/gMDJ83Tb8DcKetb0/hFuIVC6rq89mM33fpdW78Av
Bjn7l0vt+X+29dOHE2b8rutSAuVHA1ZwaHVSr4lKEuQSGt0Ap8GMol+4wN92X4tDCGiIQjwsJsUA
HQuDKVU1YWJP+4i5d8N8XID24v0KEJm6TCLrZ/xece1G9MgMhqaIyOT9JrJKTMDNssfq1qKDoA14
+ETErT7ZcDBEA3o7fhITpIOq+vaKWB5zDTdCabVu6ThXlD4D1sAzahMfsTEQWHsJMHTkbVrp2uWJ
ZUxOSMLP6za9SjnVZbNKYeE2KfMagYUXLTbahrTtZerRREPt9I8eB9wFj3EI2PUcRw8XiNsXPct+
Xsm/b7BUU+ytg8wxYNQg65LaX4Sl+uLtNbliq42RijFjRqzxT/qsMQkTQ7x7qsq+hMkXXsvqEGQr
4qrV35c/8JJdKyVxmp5ywbDFK5d/fihCMXn8oj+WtQwUhazxnnBurc+s1PBNYjM1cWxGlwWwt3yb
fLgR5VvN7GXB6Y4qSK4D7YthVAgFBEgbhtiAeRWK9s6P2hIVF+xuLXxRuai0g+GoikZSgu9+utP5
EQCEl7RTxMRcdM4L+wy95VYf8reXWpePhtGVFjELMlIr3zJvLj6zZoEmV7uzPSMROZO8eieakxwN
bo3CWMzyeBR0dtSS1SnxqxG6lBhBineZpXf/CjS1El3f1E0U5wUyRSUgTu7IQp4eAUh7lEzb9Vbm
9DfOwOR9fIKOAvXu/ZlKW5Ek9Xk5oJFJCzMEV6rIasgzGwRRLWqaHXteSOo/9k23RUqx+8soUAeT
cZwprX+/DbW6kkGKCwyj3VLDCEHgTNvAafLJwhDbcpIb/WyG3bjhzds71u6hob/ND7+yl0svomI4
k8qMECM22oDSXBLxDu+yj35NYi01YidKaUvs3hhopnvDPETptNgYnaTIWzXDMm/dKu88kf6V9qZ1
NBdNp44cx1UGOGWPf3hmugoOyWI4zSTPaXEl3SdSZaANbIZ9JRu9vP8NyruKXhmvzja0TMoKVCRo
v+V0BMR7PoBnH36jVwdqtq9I7tgRM/bAZ7puOqpIoCBJVRaCnLoMt4kbGMa66pea5HSnXS6gUu+h
r7ze38ABq2enUAx0+hEkJjITFGQ7O50u6pKJC6GGVbUtk/Tc9PvzFSy9T1lRA3p1bEaOmyLr4I4q
dErs4NcB/f11iE9o6w44OdwGBb1aDCrK2C2JqJtlWqLd+4euNj2Ze4ACJSaZyshBDTNG88pZ988d
EtIqSUcHEkceQuLDCE/8lTWBLVqO/OSBcghF2M2sRrIISIjtwIfO4ACTvXxW3g2xzQnBmoydIsJJ
1rbZHgWolQAR1LwhvGZ9Tks9Y5hkrSNWDS1P94Sb95YKvQk6JXpyzW3LEcBxo4Fu1b8xpYJZq/J6
mSKDe4bKxKKve6aIo3zfpeQF+n677tfevNGKVXVGg0dSR5TNP+F+n6vKZcWblIygVgxofTvuPWbN
XmTRvRSMD7E2qpUp6FK2NyH5DM+udcp2HkSkO15EiPLyGHqYj6IK2J5KZZ+gwvRwh5awvAOcv34Y
KBPXLCujA+2wRZokNfT5n/LyOQ/OQqPuoYzvm8yMp+Q786nuD7BhHGBCgiHz04H06C2SunZmcWWg
pyFu5jnguiE0FJlRViRW/smzJIakUviaVP79Zvc/7SyUHkNv9xAvL1qqXfBdQwB2+BVxEiVV0SLz
cYLi9sA8pddHYSCGwG3MGk+kGRdYVLdZq7fJk4ikFiGSFOpqXkmm3JEwZuvB5xVwRPKtGtNmG80z
MOkElonq/PdivFtu840HmpqwCnEx5GIWsVzfKY5b5y7PlG1TYivOC60Q+pYRAJHW9GA7SIClEDUB
50HscfDKRNvXKKYUJiSa+KZBpDyWnd3Ib6H5ei5/C0oujZp/c1wayshoTiEKOYsvN4pPiF//FcRX
lavDoshj/a1cMuumMYjp7/By4iQRQHDDcmRtsAULJfjv2ajsiqKh1ZNt7OrI4RHt5pt3HVAjVr1P
JpWZi6xLbSMgURiag+d+2CBmzzOjzSyKji/uo1ELL0pRolVBT5xFeqGuGRCBn+J8GsplqrzbrFpL
evqoz1y18rWT67X1m8bxuI5EwM/hRhaAVAv+OW3NqwreWwElY78mYQ2GE2IEE8UaJQf+5hV83aD+
iJg5mJeSolpbBfdQJb/ZjGAoNA2Kc6ssNT7MQ+9OfH7d2EINvVvKYmYZT02Wj8JszF1AiZtSuKS8
3z1GCAoicUh/dl11XBCuYdma3mZppDE+Km+7XCMWa9SxkiDj/AZ2GgzcIjtghDlKniphnfL7H4Da
EUXcc7w8xX84+S7urobfHyGqXDSTWxLVd1b4gZCqkb2efTncVXeVHoTk/fX5jlRb1UjfwAai64F+
eYNmfgTA2HWtfZGkEIJ8q4d4EaNXXCxeJC4QVtqPvMP2JO86upoBEs2QtPN9WLFgBq/tfl6VEjSW
to7083xT5Jq8TycYhOXtTJ+xDDQOwpwqhD/U/6vROx1RrnjG5iBQr+1sCc6waWPOPVU+D1GTcUEa
dIaVruAje1i1zak/1MgTxocthHTMIPLVYgeR8hDz1gapEDsFvrwtKpk7yEFOy3yZsYhF/b54JPxA
0agDjBK7VPviKWFpDxU5jIRTJdDyrNLg8qKhP3ggViaUEvYljsLf8sEzpXU3cmhvtHijOs78pvJN
jj2ece1GUn4I9NXcdB7WeT/jBv0BzNQK1rHpNeOJcVXWMUaxzXeMWUAeAe1gnx4DuoOsCne6fjLo
WGDq7NZyEMs4K96bC+ltQkbPnsUu2JeBKrYPEYsXjoyPdZSO70hT6fGubsfQ9uvlm9Rjzbr6uNBi
u4StOH7YW0XtrcykSqImXtPa/Ab0P0lPdit3toaJqvGTDTRT7lEI7O2CE3oqPJAn9E/DVlQkNi8z
2VTWZuxp6IbuOZ5EZ5TpD373nbAR33uvcxPnnbVPbdbQ/qMgFuQlkr+oFo3aBMK/L3YjtequlUZR
5sIunrO9g1+YiZTz5jhWwROhgppF5hV6nsFy0meOlyjTziYYEMpTQZvblkzduTGvdHTW6LSnOvnf
znyJAg+8ddtqExYmtHN9ZfvCEx3b3XqJdEXRDFqzIU/c2nlsk2UeCDjIQXajvLabZS7ZTAE3nwfJ
BXHcbN4YEpt0nF+aQoM0oZh1l5Y7sqLIBZHvrGaVha503FCShGFsf0i2G/7Gbm7KSBYRS+6PKt6f
3128MC1HNduOXH9YmD9wncChmgzxh5eylbUTiRoCYZLN2PFyWViV3FkFUSNF3pv480DwyaXi2Veh
R/ybXpp1F/8itb9cUKeD5Ab1XWBWTm9+hXmrp+YdMd8MkpL78fVr92TOlYxis8P+GkC1M3vhZpdK
rqNC1R8Ivvr9MGYKKJBtrBzZ8Lz8m7G4eEUGNMz6ZcaQdIQDCwg+DPWfEIagOEtqheH6nsX+T3io
jF/XAt8fVlryh7dUr0GrR9+c2c6eJ8Ho1MwYDOhKy6dlFplUULyplD3InJPzr7GI7PRlfKd6rp/0
kS7N5eSmw8q6+a98wO6y4UaTHd+7lSeE+StyupEl4srs7eURP9neJE99z5R2DqWiebrJBdtevtZn
hAe/UXx6Z0eBcRmbRF5fnsdC/HZsdgpPJmiKnKoou4VamtGPBIfDKrndcjbSY8xAqc7aM/PUujh9
1suox0WwESmiO7Fbccg5K4vg/h2SFVXuNas5DV1RQr0mhm0A2UAl/a8bpe8r4ina1Wt0YEdBpfNq
4koWC311G1/KSVoppv+iUiql2Ay9lHPveO0Ui4PyUXOpds91Bf1Vzw5yw2qR13pdbcC3Aot6Jcnq
bQVYrabqQiGBcXNUAGDH+GxwjI//hdHRpBBYERQ2NtVe1cevl7kdS0l6V2BGUoV1FZFy92yEHxyL
W4ciwiWVYwWfk1B8mXg3BB68J47GXOD9pagIE8XJfNSNqd0TAJ9fE6yWVE94EdYZP1OZqQlD+hbL
YlK3ZwZQJqLcmigJJSVJLmYmR6+8nXr7RwdRjVdqX/B3wfIyKtcq04uwdLK/6UxMxBznHsgVjIVn
/OrbOyDzlMk43wa+HjHM/tSFdjiN5iSNYun6gr1jVGDCbyHq21s9aJtmXPOryA2JnlBPW79xWOMA
NX2FHnxMOOjLOiw427K9TxLNumsMYGmPCQFtZmD8eih/r/DibtcwalWg1dODuYKXqBfVKmxeUy2C
sBT4a4yTotMUvlwGrwULyG6xR5AzVuSr+46VkYRivLUxndEM3yIfhwtaoNDCmJ2KRVaxRLRbYxTJ
4MX+roysDJvgZ4jpCV3OWKd2me4Wqaja0q2v8PcCkHrX0FP/qgCWnuq9giRYus4AKt2xgGJdYZnR
EOvKNrbjuNXeIoAjl7l17vOkgUNjHjPrrs9twLNr5iCjGkOKe/TCXAbrk4a9SjcyYAEh9wXTYT1O
UWGCe6jbjn187+ct8xY8c43yXyDJrDKgjEQ8+8DS6NKwN6mq0OnQGWY3zE9bOtedA+xDZRbR33mn
dEsyrNtXgiYisL+6xL8/xXkfi4fZtJfWmHjbY0LpqmrFQVU32ohQ0DexF9Z0DzyTzAy6vbj22yU/
Ma9mwo1Lxb5Bks3BxFrMOisL+GhBi6IOYH5P4VyHMdQl5GNkbLPvfPLDjpZZP+K/Ip9dj2L8j1mp
dls0f0c7ApoYRKTrHw7Co3Z/iKxNjkpoYQZGIcGaPDDZrf+jr2ecgi52Ptllrh3hCbmuSzFzMzFE
85JmccEQpHXo437LI8pQwihDdg0Y856OKfiiQhcEIJH8APdKdXf3viKg08JH8mc71yERFjn2ukTT
QFL0GuWfhzESU5hX9hqFmizVGTbdoiWXRr93Xq7/ERCzlNyDJok8IJKwgZj3PyI/LDrod5wGF7GS
iEOGs7q5+oMabF89QN53pDLnz1CSLwwNJT/9eOxpBRTw5z5JJ56cinvkwNIOHpVCPDUkTstvuSps
GqdeCZf6NR1mjaLpSJhDsdpvvNfcrhJ07m+yzbb8+M4wv15qH6FoisZzkolOimb8j/uGBSyY+xE6
5uMqNYrxZzxbnKoVPGfAhMPruTCf4IPEiWSuXjs03J0H4EVY+0eDJQz6gq3J1DJB/NzpzyLPB/St
lQiBX3ahf8x2hw/glL105uNo/u+hCBP6yCfSnrt7Hy7MQ/nujJHJWEKEc7d/a8/fSGsfWrdJWaqW
u4Es4886noLC6a5OZ1NNoEJGCoSKdr2pFGnUpz3pL/zYnRSpkFVuyL4zfkqiCcYlUBk+iYQ7EYwN
zEt/qD1PCuhmwFXVr3SWNW3sKDIQBvywXWgX++A3qIPbf8nsDv2qVp2rsLHzu8sop6o4EaFpSVLd
CAUuOm52GcFsNcXLMTYfWkfsJB8nDeCzTIVff2Yy3PBi4vyVwXhbG9q/muZLlQvU/tdQEfjCrUbQ
HAkXIlYbZ0kk6/xz87HKlJ7Rte2DZuy3Q06fpQJCDQoJTURaDHrJwylAb6blVFU3xHceqlCM1mAL
wFhUiLfbITtIzxbzwS6fEKzYGSpx/hQvkZwSUtkIvgHAoxJoKHvfzGgXHILIoio9X/v9C2Sacg2B
AUo+uqbU4tANMiclEj5itxyowEIBj/tvqq/YujzLE3PWzp8cdrz93x8EDptfFzV8a3RU02jCgOuy
ckctFIzbG3FcDrzKLUvwnzoEyaT4hKGDFMC5jlqm9fEAzSVWcBZfxuG8XRIlvnxmxI1cqiBqWSZB
rukl6BSffmSL7YiRkwSMZtLtdgghG3tc3oNCUq4EDceMNyKUr77Hs2V0q6qfsClfyCJDnEyxbcXh
SARDhrLd4Kfsy5gb4DMMqiZ5yi8eoFw0es6Of1JxU6MImqRCGUIRLqm1TMliIVWmcfUEvLnxpjcy
vrm1DYXQ/QyMVQRS0Ty/ICMKnvAd2DWhZPN1ye3BjyNR104D7jnm7DxYw0f+cmN15RRKRJV3T4NZ
u3lzwVEiFWl8xsDpPYxWYpsFpaC1S3jS+FFpz2MT+VaKfA3ocqB6JLmzTBoh3g1Ubb/rx5vjZMg8
5F4mGwunc2EGxXzKwwda+m2f0EDsaq+4O5csiJ2an49+KSZUuR0Gd8AMpl2w2ber29Hm9Nh1XAcM
lfX81nqAsodD4pnafPlcNGArJjTc2F57riO0RuPrfbUDJMF61t3b2UZaJDeNeQKgWQPzkClNkyXB
pJI/ers5h61YnMumNHTQoPf9EimZyicJaCgOqfnoljxc5UGeMKtH3GR0Qn4jv0HB47OLH1CkCRDH
fjLwKPFXFph25ZQ8NqPyzwqYBZKJMHHZHk4ZNAfpGBlEfkdYCeBhwUG//BLHp02JZSBsL9rZ18DA
ZTXiutOw62Df5l2Jx/7YQcCh2TiY31TBmXcXs8NMt617Qgub0hF16q1aXxbW97dInL6bpvXhcfqj
sHZh7yYj0Us7vxflDg5K266ldbdtL11BzCNf1kn3vNCmCRNKGYKOVAW8enAkiKBQWZk3BfsiS62Y
h5II9CxoWFYSW0QSwtd05/k5rF3Nw7kKtemeGy1mzjfhINN9kSWFJDfTEuVhd+JeRg9HAU1KfK+Z
URt+xq/73oym+TMl9z2jtyvPLGJMgdv3IghJPBUGbZjxNQCcUjlHJvpk+mYw2KhmGMmKdH2WMtIR
NAXXQzss2gKXXX85fezSQPUZdI8emQNO+l3iny1FS4hWUDgPMzgfW8NTifneiX1eqwyu3UBDB8IW
1bc2BIqOPfNHmcmdxYk+WedWxuayFDxTQ/NdxKo165Wvr5PONkhS6u/CFZ+x59HtxyC2oYip4wlr
Cz5HLqstEVzj/XuwVBjK6GUJ274SzSCHcBMSiRAEdIqOzRA2I2ZEVE2x+lie+X2wdPMJrvOjBcWp
2Wq6ZKb/yrnJpc8guvQAcqi0myc//lxW/6NUZ95QTemFwI26q3EPELjIcqTSBamXX53zbzOEf7rz
qpm0yAo+qxoB1ZWUe4diazr018RIR1HOeJDYikZhO8sTVJebgCGNr2s3BODx/2XnORm8gRJiKwTp
EvSQ3JhHm9QWmOqO0FMMxseVLeamamQY6wHIQlw79Mg98XR2bOl0iliNLIL92sIeQT9+vU3X33Y5
yytwtF/oMIXJs52xujscZq4KUhfM5Ju6eJptjX7C5sEu2Mi9TP9GTa3qnfIzMiLl3+bLGCwETsQ1
O3KmZewmZ+fq459gW5VDbxgfmNGbmwVgXYQ68BnLoLQQjPpaSCt7bJpZuPRh/98I1tmTEfbd1cbO
kxZpsSnAR9sS6suvNmlpVB3fepXL1nW63ozV2xktxbL16Sx3Z+81PTiWChOA0J0+ZrnKUy13qBeF
mb3JtW/PGHpHBLg5nDSmqfxqDPB61ZdjZPEBI2D8X04o6KAtfsvNX0KNBMcO3xd4HG45pnpEt5Uq
ZYB05MFyTuiuoZsZF+OTQdlVhov+BgJov5bm3Ybo0NpyHMjWlZimcYvhYEkHM9R4qabu7Q5c4ovG
s8KaI0bUTauh0cF8m1lwKVeq8gadHT8ZOAA517vyIPEcuV0LtFeZ4tx0wrEJ8yZL+ZLr1Fpza1Is
VPuXK08wSPMQX35hYmjxS3mEtnyuPJeBZ2P0eQECaNZV8++uUFoy4RGcXdAB0rVP/wS77JtnU1+y
LXkOT6qJa/bs+1kTzxSMj4zKeuaXEmh/sa5GMw+jUuYKwGTOL7tr43WnG9uWrmcuc1zwxT/GtWQs
rJLcD67yQMnFrrovHZ4F1VTrDVsjzxdowPPqa/+t5C51v5nrgeuJBsLjdKWnR3prSv7J8uOminGc
sHxK5ayJvGkyVXX7FecOIwQdKT6+ZIJcg6/dMDP5DBRQIiMNDohxgXqpTMX/mmvqwmNR0lfBhqN9
XeyREvO5W0cqV4NjUp8PVnERus4iWlhw3ULdBNrTIISnRP+eeJno7wJR3ivbK+pcwUyvm1XDfEgY
Q2u/P0NgrRsV/RLXzsVngFUNSjGRBIW/KCVNihvzadiCBfp1U6JiDWIeWQXtEu1zP2L1P9Spk3M2
FJvIdtwAu5TfPLYwoL85wbZI6yJXoK1fSkriWVOP/A/LX+Ad1FyqPBbxps0zCkzvesRHQcPwdkwo
Atcy1A3dcxYfnkEXr0RqxM0md5BIXu9PL0iHZyL6BQkzStYmPhGHlNdCtA1t6VMuKQQJXmEAn8av
wKIL37uxif77OTOyppw9MwhDs+cHCPAbbfCysyc2O/fQc6shdbyO+cmRIxW3SBS2jY0VqlMcZ//o
cG8LARbS7qjutWhvHVnOc25GDMZkyr+Up/lK11cNE7xw1fkclc73JSW2g0HAkKK26fluKCDGC41n
PyGuSKjWLn2YNnn7yriVIZTVcfs3s8ugsCgg6U5HeddkY4A0K6G1Vn3kQYvih9e0vmaiinqvEHdE
cK3urfj7jT8U9wswwkwITI9by75g5oHL6FV7EwoR8z7pPF5DeuYXEgJmOEi1768OZtR8Vw7ptuVT
2eGpbW0ki4TTC6LDazj7yFF7o71gRc+o+ATW+w6diWCpWlnTG3Eb+I+GD8owEaaZqJl5PllG/Xz0
aBEVe9LKEvPduQ+xSxg42UmlKt8Z136pcIKcw5YrDagC/XD93v2HPJOJWxcqJJ4Yrd/6vw9IPXx8
EN7Ad5v/78zDfl+lsm/Pyr6xCHTnEwsz3l/3qJti33/Jl2ldvA5TuRAhA44ZD3BgwkPFLJ/xcilL
9sFiNq+8LYgwkTZUqcEf2Qh9OqeeWd52XH6kxFKKgIQcaTSX4M7mqOUX6AlLUge38DwiazO7u5H7
zy43shdku6ZW/jPAauTrhNxcLwbBAvapzl4GjnIdxcV0eQbKEGAqqJAvNUHRcFwZE0y5uFTfSfOJ
quW3KGhQ9vBOZhKWYzNLO6tvPoz9m0sHFEJtVBSCAUvONWHNtA595jggS07ynR2wDjKhshlEVSfm
ocXqEgPCVSPqeOgvcspJSv6z548iGVngZV46HB5bYWFZSYwAg1d+c9I64yBpic6C51/UfQ658I5O
wMXk04cvGnNRs5dmeNYV75rSA0NKEjvYo+mr7QqgiV6Wsb4HEnDz6MSVrFDVhvklmF4StrfI7cKT
wRmWmmxTso6iARcZ8eUXhlxixMUG2w0dGAxjraCzhe6tC8CCLsfPlLyP3KnTok1izx3/jEwJY7Sc
FQHqBAgMs7mWq4DLIhi6bc3kKKemFsdGspYiF747pR3UOfJw3u4DLNsMwd0FsEzkotdUPsjRg4j6
B77xzCKZywy+/q6WNMPH6oiHBh55EULKeLOvbW/4UYxiyMwkB1x84SenXjf7p19kt0fsnbmOVzWZ
ZMyAOryst9mO8YzilW+ugLIy9MOuceLXuNw6pMai38QAhdRYhlN8sHWJMFmP0EORCHK/4JPqlog2
wQYSuYKUfn+Ae0e9vcR/Cs5fqxaHp9KhCPnwGma/ALYUlkL9bln302VikEOKUZI5PQlcQ9OuUaMQ
HTGqiUvK8YQibDzj+pw7l5h9YcYjUfyP7M6yC/h4D1mSvsCOWlPp6E0hie/1gnXBoAJQ1Vdv10yK
1iWKWru9hhx6VeG6TdNd7Hy1efp0+WCeS1HnukG3YU+6IIPoxA6FsbTlJa16/JW94d1WhhRubOGl
n54eDWRizn4AdtQDmhFnFSCdUQnVhIIapiMmD4XOL23DxhuDjSVQfzJ+Envp9u0h/TQHyDlQvn+D
4oLrUO7wuTlmv3MN72t88NxfwOeXsl9IkKCnBx8wmSQRPLYPYm7zXptOCH0NAuBE8KrbHKV/ctvw
HY11YSKATh82YO45MRWD8EIng0HkCUEfOEzq0ldGko/l3xOvM6+4YIhLiioCuj4rqY336+nq1SoD
/cECNkl8mRd8rIoM76JCz1WzOZad665nux/VCjoFjqMhdJUIMxZluW6FKoKNfbveV3MP0djpqdgC
xjNHjKSfE/eouxC1n6ZPAPN+EZ9qK+B75ibN3a4NzGxSCX8ZzxyoDUATgJXqCy6CaLzFXVFoWSUv
sLBd8J+knwoMxnOQ6amskiJtKqQnZe4FNWBfgH7/iMug13irZUNQ6TC9fWl8kXAbS2vX+5so0wP1
voaDZ7PUBjJ7d1vqMs5/qro6ctRSa9JKumvLPvQCue+1blGCxofrSP1L3dHBrHX8z05F5bTC6z26
gdslj7AtZgZ/CIowD7MYQzz94G3SyZr4MlrJdJEn8KXhuMeUpR5ojU/6BF5OjHLSa4kHRFHf+q+e
jpgL+x1PDdc0Y1/H4Wy6M7QgaQ9tOY+sXZj0f647ZO2STvgAUgyO8qZnazHTuepFwt41PIRK1ras
5+zRSQ9JaAclsLxJ4mvU2BB94KoGdQGT7ZMCnhUdx74BBDtpFqdeZLnQYPHmy2ZU7lx90HYZ/YUT
rH0SMTM9LIjvGHrj4U0CT4oKD/HoEsVSYIfdzc7FKi7W0QsZFA2o2gg7wfow11pgilTpRXOE105x
MdsgLFS1JuKnKYvNfTo8/8CZAf0jHqoAau/391GAUh6maa9/RbdU/9Cd5ifb8BxVUAT/bwPzANlY
gfPoJyQRJRzAVufHKsj0L/N/GIZismHLSFUOFZhpMzk5bfz98YLy8Iz68LOf6BWrxTb376QrvX2V
qoP0LoPv9VRw1jFjGhbL8oPIp0SLGGy6Wwx59SDDfxuimaQTX7CWSzTYd2R/87XtBn4cgiaEGCB7
hvY1emouVUQ2XIWtvB4vgsPueCcHnIW2klUy++RozDV6aECkonJu5Qtmmrf6iCmF94iegfaleeR/
AL7TPrHkTKgb5jzx+DEt9mYlysVj3gj5TG8vhwoi4vUcLhRK+9swoJ+vu2VJ5reiRCmrOPjjkiOL
oJTjRWMcThAYKRFLowQtXQ3S2QpBa/H9bo8jV4RmoDlaZlNIc3T+egHwnnBkq/gAHDtEGOg1wXfd
K8mImHMEZ2SjzlsOd4qpjyUG3CKw05RDVHdy8W1lM+LjO9xKxKemBHRj3OV5vcqqStbHX3tAiALb
WGwUDdlo/tUgjJyhb4FqhO+sVEp+sQYqLbnGZNPGTGGPWdmkRd6KlHZbQA7NFGgjoCoeqWWOnfXv
PxMA5zGNKzS4kreCxUwiw9Zzn0nZunDcD0TVI0ulBWZrxJTGzba3Op+kvyGzLFpnRjjK5iD/1JAE
2KiysJ4tyn+7pHhh8gS3tBWj4ZiKJrzfAGGDo4rIisTimTxMyK3SW7V4XUBH4QtwnmuNfpatUk5Q
u0aHtsWHvvpQwxngFlXczJy1QcZhHpSOe9yPgl6vytl+2sn79FuIz+uRDms1FKYv16nFRQLY6Paw
chW55eaQolJPKlZiJ33x+iHk+zW7GEh8UZ3Qq8+WPfxtG0mYXhhU1rjX0nh/Q2pm0MnTEMmpbu77
hkfMuNomosGFOAVYsZiAjyebIyWP8l5vjwIg3oHDoLN7xgP+7RqYqxFUF+HxeqxGmH+DQ9eQNc10
lSegftULGpRtUX8vdNGfHiP/08LUsa6Z777mqUt0+EX2YYxNmVM7HAUejDK8MYSgySFJI6IHIgd7
ygUbkRhVQChObFBNXSzf+aubkHAPkjFoXW+Az+E1NYBrEd0qy2ZofMn7gMkselDxQaDfToTpQCKO
kIobRIarVPKnp+ejlFqlZeTW6EI7IPy46R0CjZiURVXz4UcNvWx2lhzvgDKm0dpNWHHd8O8513wk
rGNpoTptI1HNtQ4SchP5rlTHYPOb1br8ySMZqt/K931SF7upmNhs/icMfs+SfGGW7dP1sfYMSYX6
WWj5sxtafPvKEzZSyq0xKxo0eCQOIlmnKA7cNUap9cS/QKReSIO+ECFxpwQ0WAkNbrbQQHMR6Fvh
KfObd1SiaiJUkdYc8L2SGdoZiqRJzsczaBII8aF5VXnCUs+YOQM7ug7iMDwQRjz57IHOGNOElXls
NcfX/7JnnrVjspmvLqAiSjzBZa5onCbDrjH3c3PoxD36SwgAIAjN0U8xrqffthKqrfb+G2P9V9GO
tOD0h51325K3h/mtUDv9/WB7/7xRlSCO7xRgyAubC2Bu/0u6/7SXmkNWeXk2kinhMPHKEsOJ+jdO
VYDEb56gVN8I4ISkmyY/64MQIOCt2nJW82s3PRRSs5fYUIFj5WlXDyNBjeVAfNY8NHmdd6brf8U+
6lKBESbzZnyLpYym2LAte7StT2uGPD2y3txZvLzx0MwKK4R/18xYCMoR0zr/ELr1+gPXoX7gbIFh
jewOu1KEmRKGOC7z1O9X03ibdKVXwLqeWlUjOrNZddjZGcmSmEKMd65mD1IF8Gl5xmvnAqdcRH9J
gyjAKHpOISADRl6pFDeWcC4GLMylGLmnr3cFVW3rrzPxggugO8dBiwyGBfRMNxF2AUOEpcCDiqzB
eev6b2IA+wYLVfGPjB7PtYzgte0uuz0SlRHrJghyRVug5cxGEQvEMgB6pP74+DGZoUvbJ27kY0Oj
54z6mvloqU8MTcsz8QsKbPSksyNxAVOXqBBuxscxIBxe8MumBHnvnO5qSBkWlaG21HP2mUMNGxLZ
TO4chtvP4+YiEq9yzNRJd4rdvR/oHViFuC/Jdsdgkmb+sSkSM0CexT7AMv6WRh8fx1Q1/9wLS5w3
8hTB9CwRiGAv2fktMgw3lFrM/4xVhyUaKwX3fLLyalXbZjC5yr42yEgd0hQ/nACWvTaBWKqBZmzu
pHYF45LJo60eNtuakA4p6b9LXNBTwix0aiW8BQkMv6Ae7gLtkFCysTt0Tg1PdTLTcTE209ddSKvq
j1XDi3mnn3fcsSR8RT/fiMwRtuuygZrs6eEmE65IvGxdqq8XwBm196nOEHes6sXM+bG6Ib/pkvCZ
p0r7R8zrgOLcuzoElAT6Rq4u1f+3dwawhbYp19k2UKhuht0J8hmY+rwBiaSCmu4kbHxoJTgNTyut
6QyaobCQtAG6fvH6L+1v6wNdJ72QAq9moibDCbwjmlyBkJyxLNJBud+aj54PgyKsy6U+ePtiDy8Y
5uqwWD/sAg8n0i2en87S3wxtawj8GMyMuvD/9m6sv/JQfVg+czhyDZgvcgmFDHluP4xylBj3kMWu
fqRif9rMLMhoeTuR8GqLl01Lmn6zmTRn+5GiSadujA4BzJflH//qKIN22KjuUksxGq/q9Iw9Rl49
ZKNuXU+gJ0ZJ+Xu9/UUpceyr6LZhqt0DNU4zUl3/WmKTIdVbAdZ5ObJdF34YZqQadNkwfSPRO5eQ
QATyRZvtOz8XtyTHG2f3WfUvjEcndmyj61n9+HuuRoSTfgyo5Gbkk8Q7zee378ZTbjYc7NWQjVW/
L6HVLsR8K4QGuCFtHlOWv4ufurY5VIYhoJXB81k/7Bzd1xW9P/wEdktw63y45vgUSkRgruPakJIR
r9Nkxr+WmtA2VVdcC4lbXqFyvb3HDSuW4oJ2ydm3PmZ2JjQCsg1pTl+zBlytaqlynnkZIq0tC2ER
Br6CbznG+azD4hwO0+3aGB4ywc69noxHf6+S/Z4RM717qH7YtDNVE6nKaL04eVXpCuXIwrnSdRRi
BoEccNDJTL46xo7K5oEjFQL3Y8Oiakwv/m1UeDw86UIOwfy9OcUYYH4gaBAUbH5E8A9qHhIrzDnN
CZXRUSrao74RirAn56BhFFsh6CeT2GZbFHvsjfSR8WemEfIwwUl+qn+DUUUqYIpY/BQVaKy+VYo4
PBebQBx27093rxWaYmvyyc42Jpi3RJgn0frgMKWz0FnTh33YYgKJEmCdsOM0ro1K9m+TtQ6W50dV
2ra5OjnrGaiThaXYM87xXgPt9qGJ/JOZAymKJxIRrHDR8xMxa71Cc0VwJq0ykkGeR2/AQu3TtGNR
LaWCRFT/Y4oqn552KheHjojb74jX3lmuTFAZzdPmbKdLm8WSAvh4lmy97zmCcV5GVsNxhs+M30Lg
EowAAj0+zd1dI6cGPau89T0iEJGjWTYjs3h4XKIxsHPQE+jTKggmpUyra/SEeckt7KI49Anl6pYv
WqAbl5q3+/L2G2SMdDklenAAylrqDJvhAoDCqd/zEb1cx12DgBmEVFcfZT72eJiYEPErOC7IDAkl
W1A8KBC/4upE5WY2rAuinCYNClIVrldekHQw2nT+EX+gktCiwqlphZRV0L4kYBvQNy4c0DOgib/V
FneqvP16bwu/0DEveH3GrrUZfvSDjyeCTi1itROW46fniybdY807FysFJo+6pqK33J6VG32HwG5p
F0MnhxCsu7FM5YkkjS064k6IK7Qiauhrt04dunx/sTBnVbmIDz0/7bYtZDJCw3DcwUqXGKdg4Pto
hupVd5VEGXrgZpVeQmxS4TZm7w8BxPRVoU0jAF3FUl2ZcwrVw25oa92bcrpp37Xg5lircPuL1vHr
DyhjyzL4zOsry+cq2wUIVTYNGy/QMSwpO3gdcntGciD7UG+sWohKfHzmfa9sQN5gZ0vTPf9hptmH
KhtriSc+Nn0Ke6DYfwOKhXWvancn+VStyrr0YNnjLYhSLWJ65wp/2CuUuR47bhrliPv1583J62ge
jE4UiBhLCo91RZ1ieoyvQq4Un/jEDEtP59YweoDGuYK9p4RGneKW5Xip/ZmAQahUgc4cEW2AaBbx
vf7bg5GLfc2ffjCxLTDRZr54W/utIKcKDy0Zf3jXjj4lUPl5tk2Vp027Wd5NnIgq8ALDqOV+YgZ2
y9axA3K9PWz/70Ad4lOHKony3MmkNZiTlRTDy7uvUfRgZZQxpyY/PE4odf9FuBxOJWlEl887z+vB
y5OKMk5Upse9VG3juTiwWi7+86TW2rcQ4PKsma8SYpc/7vWOOS+JQBrgLJZaTEe4jsmRH9JNJuwf
OC/YoUATaua95jW9VHvZqdN9eEeaZXRHxQnKVjbYbZkImJs2U1ZZyHOUKnYJiw6OXnjug0FJ2MiG
L17+1zzPS/IFh2c3R5WhH4WUcjEvvCVXfiH4/NA3aEpu65d6d8EO8nYzc0u35wMF4tZCLzdIXcBP
XS+Bs2Kf8r93SGUTsasVaVmHZSqMwzzqP4tJe9qC5qb51SDYb/ZiwvzlSi9B+oXdG4efES9isgzy
lp7Y9pJjNZUyYF/PKfM2A4RMxGab5FTA95krEzWEKZHxdSQ3T8rohj0EFHxM9MitmFLWaqbN9k1e
lhC6o/mViRAakzDD70+csvXAB4CecQ/5MQKlMTbo87yK8CjeolvPCzLjPFuDheHHMKxJHO1yNLVk
GfYWGXsoLRl4YQGe/mVWtsTWZSDeR7I09H5z/nxtzlVfwMUE14/g4ynf8ogcd3OkbGhmOEKOLbL4
Fj1/c/e0+EEBaX0MIvGF2aUpixq9mlNLge5x6WMLXQqI6GOc52qqCJfSZv13nuXte5M1kXx2NK/F
z4kunTcaOr1dhceCyDJAOmYCfIv9G05/1M9B+ghxSc6HvZzGb7xO7O125wK/WYZPF1E0u3hJPzHa
MvQxBZLKeNwh+fdxnZKNVWD5i4O3KAwJ7Ev9UkteOMskZi52x12nziSOwDKTULA93JqJGOZRUCgW
I7RNfhqCeYRKRWYTGQ0F0kieb6NeJaN8VwE0UcYFjNOr2KITwD8CXY81dhurxMn2qqnfelRhjiWW
iNMWrbAi+SsqFnH9oBx9l+s/kFI88uSZDdGN6BE+ZEZ5kecKUnqG3GCQh+JV7oF/cQ6FsZBMkv2B
f8+Ic9d0G+YTJg3Y64dlo5pTNgMC00/Lrxk9tfEcLcscPxBkAhCM7peH0CMr5kDJs44DrWFIEdoz
gbd9ryg1uup4my79yG2N6dpHSIP49TkW7WAflZ5dky79NakLMdx9DllU2zNLlfImFWjSSo0A8jI8
clXFzulvweQTdfVA3s1I1tQSnohUJuB3WosnIsClwMIDX6jdtWpfXyp5IDQGUkXx7BKf3cYtUntO
6pBwvtmFNc4BgNRYbo4QtNNgsV2MJjk49p5EaflaOCZKGzallSl2T90Y9pPVVs4Jl5YAKbuWu+w4
W88uKy1cywH8bzQ94yDi+CeGmWx+BJVSh+rGrKRdhtIGm0NjbG0L9gKNcBN92YN70AmhiUR5xexT
ua84o3rOs0V+ZBPEODYp5Z3QB35Ofvz5nQ0CJhfnMHImremdQY42fhGwxpHDnKslzh5OzgI5Stnl
K8tf11gPOcB2uE+sahj5ND41sF0q4onJF8x9JeRNHz7jb1Q7ZM/Zm9lEwtSgAaDRc0n+eJmx33M2
RTEcsrHGp2AsDlvsVUVWR1kWHueS0fYcrfmefGGhQKz6r7oRhjHlu2e59IAFKvuDjrm2lgZy0jmt
nkiyuL/rkQM0Kp56Bxk5vqFoqZ4PvEQpu6zqNhGchv4tpcjGpZa9Fl+qE6oemzhDbxhzO0FFn8gZ
7CII2RJvswU04rs+0RHKW5oojRs+js+7NzKt3/9MV3vtX59jnbIFHrH4S9ZCEOhyIVvfsZSzZ+Bk
a0rmMNF+HJ2XezTC4tNd0M+awW0DdiH+Wdq9lvc9/0YUQSzWjOKhP0XXptXKVTT6T30qhk3066IG
ZAcU8LqKzUUfxLPodJYhXoB1G6zKsWGLde3iPrgPAk77cR15CwDQK9jo4LIC0eA8okgbEk1OZPQt
sCrkLzc0Gn/wgCcNwUmanKM8lLbRQD91zU+7+boBjtToHlGTf5eiFeD2SRUqBTHvIshEhUu2OBo9
lH58i25py99Pi+PDR5k54m+V6N7bQFTTG++h5pCU5MqarbAYJkxNaU3hSxTwXB4Yusp+vvDVT8fc
NogaGNwA/L0vYn10jPGaOcriOVfyuxGMyZDJqYOArsrfqf4/MTnVkU1BYwTE/aGkCS+pRXQfan3V
j9zHi66XzuIsChbQ0DWBQKz9CaS6xun+q4FRld6R7+UmV0PAi+cHGXBEe3/zqQiv9h3E/yc/PUKs
0/yUjVAaHRuIXPzUNdxA5zxjJtCKQUBAfuRo1lrRoQKpuoJQYDLJc3R5aD0sCecfBZYN4+oTTJ1+
6j+ETzvh91x7C+ti0/UuxAJOnKMGyP6fOF+yHjGmYcLTKtRBxhJwb6EuQzyQzNBUrTWjMA7zTL1R
4P6zl1t1IdQVrS75z2APXhX8R5mlav293888/V2i+GsOqHh26PwI/J8HUdwHvOebotNqlh/1/a9y
Z5mQlDfYwluDTkj1JKhgFN7/wpWFBzUA0DJHID+WmmmxJiUWG5Y6Hyc7+Y365m1w4gtrnUR4AFhx
rEiC8YBOF4+7Nr+VVQToKE9/ang9f0byth0tVFpvpT5xiuFyufYgHOhXUv+LAU+8G3U368BClPEp
u5N/N5U2SR0p5aKtSEBV2aOQKVQ7QPV+Ie81YJUon0DKcQDAwrZFrxEQWhzCQrBPx7764wbSXtXA
+ZyR8+TJOWe5rEt3xWBErxwMeKjC9JqQPYLc37Qtnn1by39yAJSM2OCfOa2Let9bh/B4G03eGmTj
AQS4Ct2zQRd7k+am1gax7kLSDhd43RkkAxMnBXlC10djLjilk8yzsBzpySfcUnPq4tr7RkK8Kz1U
C7OkXqVxApBHDLPnBKALzwrkr5hSDhkDfmNtc17f09XRifIrF6cJpQzBMel4P61sQS8MhE3wU9Yo
4wFuaA/fcsuEB4+WwZiG8CErvuGOkuS2BQFooPyx5MwziqvOELDoZ3MlcTkMpMVhjV5e4a2hsuK4
NZB9k7ngHdxJk8lKFtY+B2HlaTwfKFO1zWe904V/btaFNoRg77CGIgjvl5nU0UHlKA/OQdWo/5+Y
v1O7yWQLnCydlvKUuqxA9PfmRBnvx2bGOH4KntfhTlAw7oOetwRzpP37oMuDfjghUtK/bLrKrdlW
RwxEblCKAToPFefDdcOoI+otlwhMwZPoerc5fkv8tGlG9tMhcIGylGek355yV++Gxqq8o4eQC6PP
M6XWrT2AmIfw22bfMNdxBrVPGt0J9VW9vmMqLe1WfLeoW4hFhfLeidCj0a9oqwB1E8ubzwlC9dWw
oa0WT2MaFOBzFsbsfLjmF0VyLVdzGNv2qTJ7Nk+IAIL88+Px5697zwSa4t0AOtuHVH+HsAvesTms
+Ht4trVq8NfezCNWk047XhxtgYBhQnHCenTfUu3z1zEbBACaGcVGGCkMP5NFIyjACDa2+ofaS+TR
Q3NF3x4fnhV/4vDH4f9VXoMI2cOYt5kGPygbXxQf8EOXil0EcqxgpYaAHqnebLAEKLgGV6pm4EJ7
Iyas+fzaWfzHGIzSS2qw79sUWl3lFscw1MsE/6BAWQ/55HL5mofwtgL/Fdk2+FJ5gV/Gef+PLa3y
dllFvz4FUNF7DdyG4vR0/9q5TeBZ5k/LGaHYgNZpyd7KzWmRPHB2GTzTic0K5SAySVIZT0LLPRHo
5y1DVEjzNtkPce2/DgpJp/UXqUHxKajYQV46Z3mPg8jGj1eNiYPsWiia62oqWCko8XgMzoOEP7gd
8BSHBf25YYuMjxL1fVqnRiGSfQ7atmTnAUf5ajLngHh5r5TMsW09IIFNMQEUbgzN4024IC3dhfAh
dr7rNqxmVlDsiWCqf+ZzuZ9gp2F1qFe8U578zKEAqoSkYeinTBx7N0/YOsCwc8XQN0iE6LipTxmU
NJr7a+dMLMb/b+rCnSmIOxGS80SFxuohG79UhAPjUUYoio0PJ/P8C+lrpGI0MgknD4LY/NG0m7mz
sFQwih0ehnwbFT0bZdsC1hOBBLxLwEalN506wX0z/ZRMbWGETWrCxERuZsfw7j3Ft2MnC4JQSKtC
6RnBHwHeOctj4VHlwSPOLxv4V1FGpaMRipqgDVnLbZZN66WOARHTR/Aix/eKymAiyncKSX/ZPoJe
W0u7KuX3PXAfecJ/ugEi6FnHjMt2htorTXc5cZzK3TnM96ZuX1bQtseO0FYT3iw/5P5ESYGr6F7k
4OLU6eb2W2YKtxdRw9lCk6+gBnFsuMV6dOB/hBPLNfFWK8Lm07O70DFeoStbsVqhwOZmnrnv86eJ
09Hr/ZXF/wyVDjDn8RgxORXdBFgPb2JvmPZF7N7JS6QTIPT0CBbpTqRS5WIDdy/XYObyiH5A8vyG
lrAd5a6lTDrq1TBT8seUP51vFrDe8tk+6MCNEz7xcrfRnQoXLpuqrWlS32G0/9ydDIV39QTejMVU
W5YMxLeRl4GZcLqnzvg0EYMZDdK2D7/bKyDtUG9YbNk61DPyWqUXFtIhVKL7182d7FGu25mDXxm+
qZscTomAoXWAmcbxDND00mRQ9quzfn8AnXXCd53WV1+MnKgCO6eigt+UKjWtnSeu3Gq50pvUvZzt
dadgFO9yRibyZMm+NQQ88BtFo6d/XyI5EP1sU/D9tgGJyigtDhZmaiPDSmKQT7YfjdS+mJWvVCo/
g+hDWuiqhP9NS1imFg7VcPTza/vopib0SF5OnbVDAr4r9pb5ekYd7KY12hrZGNB2gckRRy2H3CZo
BDB3PTXGYkB8P5wxkGNrbEfCVTbMJgT6zdVR4B6shS/WACWnqhnoK/3PGVO4sfnDCk49ulF7aJdI
+Wi/8e1WnuM1xHHkJbJztoHRaZvac9z+klTr3CUcYLE8vtEjqjMc0zRAGSB+tmNqEYmE+tlm5Fpw
bXO9CqOKQ+BULJLEIwgjSBjY/XwGgVFLrTZtdMLCMT2SiWTrG5pxRVv6GFVgwcJ8sbDXT+M/yeW3
6lNyZhbUPFcjHL97TPo5H3WI5s7jUe04uzagb0pWymRPnzGACcmjUaZC5mKgvZ30BjJk3G0YItTj
/tKqyN7tqyxFPShMkEm9+uH8rSmLqamh/aipRe2uea+XDdjAC85uhwZ/GaSpVTXQLPmPzlYUOqtI
YTcAH8Gi3Z+LrnOp4CL/dpbhhw/K4hs8bfYzpKD/H9kfufXFqbx0MGQKdiZ9frg4CP/hzkpInRs8
7C/dL8Qq5yPNdUNa7ewWnemYBKi8sv0fZMF95xWMwclm6dSU0iQc+ubY68mJgigUeapPpI+/2rrR
tnlmAI5anRrv05eZifCqpzZjk+f3W3s8hIbpduSTj75ZF48K/bu9zMIOs1hqJFi2y1rX6E8WxEcs
v0sv5nOj4gdE9RdKMrC2/jA4x+tTs+pK++0vJUW2V0xwK/y4MBdCOoKgP6+X8YaoBLs6IuP9SBg/
hmOrrifcCD9opj9j+1gFqlrPC2FUSeKzq8x9kV1pv57Buz9o5Wi7SIUnWRFhbvIhUQYgltN0tsah
5EKjwhGq5eBqrixC+vrZEOn8hNcUN9rksb8y3xx/ULTMH8Z8N52ztmSlM8+aK74Gf84I/w2mc6DT
nXOH3KtUgTTbmwFEkrgl8HRl8Fo97Nc82wZdASldm+eagwZzZNkvwQxxNIPVOPusYn+QX0S4/+2d
j6yrZFyBKQh0ptxpxMHMoP0yNUbiq58dSeYjMz8N8GWKDK3Ru1KFBbpgvjqf6hdDwA2AAn9xkNd3
5wjkGUsqJGEQkUL91ZStCLJg9DDntI3S/ZQyUhFZnp6OtSwfKlbUZ+ct42TDh46kH81cIJQdI5T5
IPE3z3TZ063GkucbCHeVs+fspFbi8gPFqXk/EJGOR6HZ13l7oUsOLaZei1MeLEn0sgMTmgiBembq
8Tcf5V0DJEg0s01XnTm/5TrtkAENdC2nM3nOLFol1vSOMbspGAL30tZJn1SgsHxY5NvQTm+//Nd0
G3IRa31g64vYfyiqt4uR9j5ub/prHpgpOfLEVIh1GQHoBWjnaEH5h3+H4W2KNvF+D9ITwQeLVNqK
XeHOrb4I+QqnkAeAae6qNUtWRVdpKVlsRvFFhJeABngXOGXITMJJNkGlJXy769n09lbNj7jtcCal
Nu8DYp51pRLEnBGPLGP2wfT6/u2R45uwwjmQ1Mi4iBAaKXzAHtfQNiiHsF0o/SS53HDNzLxzTRCU
gb6z/K338xaondcJ2cPNFohve4IPVg68dEQVGOJZAps8hqMphom+OQFgGsM0CdW5tS/jY0q+90wO
KidoiETSWWIIfx6kgX3gf8z4zQ9mlV4SdmCuZQvpGvNusH1cL7lRLphzRamGBntWG7nmPLvlXZiU
/UHu+/NmLY/+ZlJhasIt+0jKaPeQ5rEll7Fe4otcx6qax9rnomQE4dZBT0z9GJPXC4IzdL8D+s9a
tgCnyFRg7DW9jx9A6d95pPO0qv4VkM3Ezjybo6Un7ZtnC6iSPZGItdubnaU9KiDHTcMKxMsaUhvu
kKigBw/ysBhnNPc+rfm6zWi7eOlsWon1bT1m7B5Hp9oa8J6Pcm4aYEDh2XIGjhdIlqbiCVL/R5ly
oWO/vxfczOVa6bnl0eh+RKW1tb8DV2N37LGCfw7so8iGQeCqx9IGMPHdyTyW/YgYu6H0YSrYTJmq
HjvTV7mu4iv6rX4qq5vwZWMKtfG7kifok4Ylbm3Uv0nsxc0hgRVgpiyewpGhX2XLZYThssS6nh0a
JnEjFEq7n3jDmRDx94Up3hM2WiOwdq2XN0g3UQVqJ6kmedWkI+3+u6/Mm4gHw+zlxzSnGFrvkvPA
VfJhQQoCtxQYLCkoMcwyKEZfTs2A65OO43FUOoORlVcl7MZf/JNtNTFmnXedyYrlI7e9u/iYjucf
/xGkvLkbdKUjOEgNZqx1qFzH6dMkPnHX/9Rd76T4WmEJpsR0fDsdEt9ntz4cegC6WlSiozSP5cL9
Q6gmyGrv+c2nyaUiwSUca+L3pk1A5Xg0jqrDfP/Uq6GsQjw0RbhgFntSohGADhFwZzLHEF1Z9+l2
ur3sf/4NXpqF6thEMRyF07Koer9nYM2ig08mJnY+HUlZIpwYFCamNI+utEhzmeazwIK4PD+A5DTw
JB/vfEGcixzxLYz6aVCA7e6N91EMCC8eVA72rHWn96ScVTe2BfLUUmTID3ejT1fG4EBNp1JRYAtP
0/yOVc7mCMwsGMXqNaRSDgVzXc9dzH/Ap/npNu5kHwavcgRbSRRZT2AZPKkDoDWee6RNaVsCEuDU
H1hNGCIXVa3DwrLEgI1mr/6bl+qIKefjoRR3ViksDyNuDyI688+nJBiahE5awm/zoI5Dp8cflry9
Se24G/F8pb6z/FjEkNA/57CMK9k26xQaDiUqPYuNZOnERlLjVxeHJTnPGu3fIIG8GYC04JyNxHiz
HwmHWrJizLdh2llJ0VYxQiXyO2841BKDzoZlzvDc9ewpQmJGav8X/IF7WbGhgUb5gBhASCdPlkIw
3tXsV3Uke6tsYQD4FS96eU030RCY8z0fGEeA3ws59CBsmyH7BlakB9UBtFUFJ5miXNV99MomDYTV
XqXrShH0aotn95MtMek7tGetu728kMFtFg32w09w0KVNcoLSAiyM2X7rRtMfzsgaaZnZdXVpdsKj
+PNPjU28epbqODTC/iQy48F+M9U0jpseXRO6U2cMRtpCxAnFrphWrbUofbvdviafzh+2ilxem/ZJ
VU6TZf1faWEzhM3lK3oM9Ejrw76aq4l/pr7dU7uQRto4+1XymO6kmH2sphMVMrp5P9Jx7EOCJB7c
zxJ/7/nGx2rDlMynB7f4BBdjmi91ORKPCusej26dswUZfkcIH2mtAC20FIoqvYY5dKBrN1G8Gndb
C8X6xRIfIqimQjB6/a27WqQel0KtZRo7IiEFQGtKwAumYPE3XaypugcBXRe2iQpwanWT2uuJ8PTE
JrcjCq83AuFis6Ywil0+1YdbOPlqV4/911QjEbmlJt02L8jRNvFy+zkuI/90FYgGkUyAOurith6H
bfBpKS6Ippcwlf40Y3zCJSdHfUAmUqfSFWRFjk+wXR9XboytN4slwyiz8p25gs3HRPwEN0wdv/wN
Aoydk/0nalkyanzmxQW3hSCIi8cZSPlKwoNvqlr+bliEZD2q7D8zmJTjJxQyIDjNIMnaRUMhO1/v
Sv0WbElao/G7aoUjKmBw/ru4fcoLtBnmNsEtDkKy6fiD/vzBbkKjRvvwIEcJ6o/bVuDOV9sARSxP
f1QUaDuwy+87x3rPx7mDiDQchaVkquBq/3j8wC5Gp/q2pblKgpU23xzKM+07C0088H9CI0veMKFX
dqtPzG9x3cRdqgJ/F4G+GmRaBEhuFrvWneD2m+g70EFpjZdWVoiBbm123W20yoCCzr3xXc5tIZJ7
/ElyBIQiXgAHcU2ph5pmEmHvt6UKE7+zat+5gH6UwdmRj1DdAf2KuClVVn3kkGY+dpCYRlJ4Xlql
tUAjIaKyM0vUANw8Nc7/ZstAf5MNcP+HJF3n26a2mshP71POVFso0DeomvB4ZWL4R6MKbj3lPwPy
kjg4BnLsflXgQiNuJx/hx/t9LEgGnKyMBdRw82Vt1Y32qnkEuj0s0dwf8pjnB+aTaR19RXEZWKpY
GywBQ/85R6P3A1YYMnPcTBSNQcpc2+61M+0Qh3mBkIR1kfZPIBxADgVN9lbiorBGJtN/qaj9IUO7
oJjE29em3kijdyT5rviLizWFxT0jWHkYUyr8hSiH3ABJLE/ycEWEvTCq3x3itFqAsabWvrkLzxVx
iUtERLR2e48ULjREfrsxZpyiCYvNCx4ziXRNY7rKd0MtVJT+Xt9PLGulQTOMX6a4iDuI/dvTcQCr
N57/WNooiYVEZ6ixNbuh6/1vWyun/wl799clbQZBC8N9/xsD4zSgPvqtR6kGB0sTAc+jtJHg3UWG
QBs0XNAhHa7CuQp0kTjovJzMy7I7zOKP59N/OifmDgzfZNbKH3qU7l+8Zj8dHztGI/Brdf/QIvbJ
q67Jt4Ht4grDZBZU14p4NJDOrRZXNhd6xRfYktkGKMS7SZC8BGbuaZKDtq0Ke6HF4DaV1FVNvkbb
tk5mM+QTMTwwhll1luLyRgBxUtVFMZYNBoHf/3/N1ibDwa+29SdVI/Xla0rAH1I9cgg35jIEYU8h
Tn/6La83uxmZA6TbOKmmw9ckWw+knt2QuBr1yrZd6v1Prh5F/wJRg/xZjZTX2c7p2VDkNk6aIfNf
SM8aHGnm7MWFzafoZbjdfm20bLjPWto/8YUkkW0TTu3mtpRABdd78zTw6xSHLki5WkpKKtL5tKm+
+ZloW73CIoHv0j3aegcmuqmZJ48z3JDJHUkZIzTLbR71XCBEoYlYg9jvBQXqB87JGt8mS1bP8MQJ
XrIEem93xy30H39Ha0MXIsqQOact7/kpC1IJG5aH10U/x2sIu7kUh7/E0YxVvTkEC0N9YLK2bYah
3YLL8+lAApbBMQMJDRegxXkRjfg9akP/5tQVCq4FN/eLv7llqFCmjPgFYEi2WxBW0F8/hfndnNXK
uYlXVa44hu5B1SfunuYzVtUQxg8+g8PXLcgZQ6/bZfY7t5HKmyZHLhHN5OYsLohb0ryJvpcmEsa1
FLoRSSj0cIrjwTxDd1TpX6xxehzdokPpzOOpeOZTu2sYlW4gWewWl29lrznV/u+6OQX3+n7UIsGU
xE52ZFpr/dMsKumo/nHtt1LNh2PTHPi8DeJqgaqBWMSRWayvKOOY48vMwq3bRu1bBZi97Tj22zn3
tJuEAxDvKtz3Nc7ulrorE4WZo/Cg3hqUpXqrc01ltCYoxg0fwO3tmlSQGC4YZS2gkG21/AGkrDLX
I102L+eVcoU2/NFegHbAGMVkd2TrjxJ4/obM+zLqNUYmjkdQpbm2CvOs3HFNCXZMmgt0t9sFsGz0
Dlm6UmlMTPpu2TZkxYuFBo0IKakwU/GMcPzb8KVid4xFTMoFiD0+elsv1G1sb6Pk/hpNah5TTZQT
Em9M5plhwjPLFelak8IGDbHeKWTX4z2gb5gSHN2jpJlnSYc950kwxRON2oKh3g0gE3THJSaWit86
aOhmeUNqDBmIZoaboDhtg5IJ5Vtpv4jJWQOiX9FyIBbeloLE2AIfkJE+z2qnm6rrYFTKZB19UDcf
S2LikSuQm3T7+6H1Rp/kTl5PuK3xuiD4C5IlJ14r4afaz6hfaIMG0VPL4JtUCFC2FIdzh6EaD1ro
fO6W7Ve8VA6cl4BoIEnRlH/fS12LsUoMaUdIzyaaVZF+d8R8HTvrMfJHTclN8cUhhlkhjCbi4Rnr
GXrcew+dVSb13+2JOq13vHdC50lleySfMt6qvwinQEUR/KNo5Os4lqrrjcyZwzcrVNSyphQfOmwD
9j7LwSQ9Z2gbOcPZEs6XfwpP400aeKClZW6dnoHC6vG29D+naw1zHZVDsaqeZngFa7eVulfvoylo
T5G1HMdNEnKBJEOCljKXfMmhpIgJ20gCe6x8RlqXED0bycPMScHyk77a5puj68KBuhhm+yIuyblK
zOYMYZRQxqKJ+Gr33+J1wc+jNibUw0OzMa5uf3kJdBgTjfMzGTi7jWt6AARMd3mA8WBjvKmgdHTE
iEh23D0vr/GvwIZ/veGNJvwVNXFfajfI+OIyfhWDtZ4+9Hu97quBDNWxzAgpVyJXEoDe6DMbUC7M
pSbnnta2B4SxE5uizTra5AxV5VDAerihM9B8ky+zwbG4d7BmnVu0dWejShfDBoRSK9dxr1Tzil0P
UukAT6YSajjTrUIUFdlBZcyjGkx++9aEgLob5/UhSIW1Q0uJ5x/To2YrDndm8TsNEEunM/XmuXj9
YnR8q6G5428buIVRPAkTBi2oerH5NghA3/OYtKDRRcn4VJUVLQFzj2BpE+X3eUjFqf6SCD6hYAdK
JRuufP4o0QZ5cfYfvAH1IMy5h7f2Tle0s3aeGHm5qkWoo1c/zClZ5fA8BZBwJ9FIdm8DsYjZifSv
Kp+kTTLrDWSF8cRvzmwTpB+jrVSczIB2tqGhsNfwjT8OXcSGHvLAJDkXkI0wity+vmnD3jOJ5uUI
FrXXPOuyTJeFYxgMSYHTNMQyfx5+iFeGo/wf88XYT94LOg+RiS/qE1CEPOiuUUa0Uu1dEUOb8Gkn
UBdjfvGYxa8gx006GuckG+HPTzeGqqX24/5GSuIF12a4iqkNDHXVDAz12qsro0AnBMSklDT1QZzf
rjz5C862I81TBm/AiIflVpQzJ+6UpKCtC2pWUWwe8gz4FoZAPfgHGF81ALwk9LAMl/W1O7AN9Y50
I8UCZlIkD+E9ologANn21rJckM+rtLjdcehJCx9+D86USTOmiC27ebrcwx5phBqhEgZ/OBbOufbI
qRJow9kQ5VbdpgDELSQhmBNXrNIY0dSUtMC2KHHsebZGsiogpDR+1Vn3FyZKQ6or+LDU2obSRYq1
GaAheGEnfGWeQHZi/4K+K9o0md+jvPHH9fN/WetsRUm7UTUjptpdmwdv8hXTwHRgATasjaQY+IQc
ljeVA4/DsGgfVwAfmPNkBlto4k/Ymhp1vUM2eKVbPia/JpyrmPpZICusf3qkKSTneQkwghueMTc8
M/VTuDqWGtCrWDu4PJliYzT1Kjeq4PZJnNiMz6tgPtgXyflr9JOJPoBQoiPzzTYQM2s0d5NaoUfn
2CkmyRUUW4UPaFWZGhNNN/BLtVzOdk2pFnlBS5a1W0Skv6TChZT1Aa1H3vcNKJRhObweAjnaJe/m
Ey6xslAiu0P/qKKfEq6FqTGHYB/Sj0bY32RKJhfawlGkRIB9bE+rMCSbFZDBPL5icVmFMeaIMOlD
IAU00odRRTxxM1recQmDhufjcvfYWhv8ETtZRVE2rqwoCRr0+WtzLlKxW7xVdMWw0JhJj5+d8tZK
Rxd+UBXNiq6kq9nGEAV49F7hgpe16tLh+WpxKyGSOSlcjJNiOki0uOP2ojSeAQ1n6pBQzKb4yTC4
2//AjYbdd8argJRsWWZTXioYWVcPrWt9y2fU1c3HHJJDWL89lz9XvD7SmsTgJJcchhKlwH/1pz1O
KSxmhDy+32ZcASbHpUAu8VmR9ejrMnurK57bjMogobwXP4HmCutfyynhudVM/RRjefEvSI7lA2xa
+UvauVauh+xLojye4ArfSOSsIXSQmajkrGoxtzGKnUo3Y0TYnnDAl2ljkHtCtwwL982d1Niu+t9S
AHzB3j6stYcXOIpxL3lHVvKl73BvST6ihEEYrfBUkK2oamnqLAFABcOGkLOQT3u4hV3Zhkjdl0LV
y/RrsrDf/Pm05p0ZwAjlONmqvv8PUx2iZhKXQLvq4xshIr6JLNdAANfQH3Qw+2n0qg08kvPD9nip
RSTmiKzAwcosPIhjs9orMkg5f1R115hPjDRPtH9WsLJmIVHX2IUg98awJlYysLKLu4Rd6jifxOA0
FoJXzdqaZYAFaRklcL4+Ptdmeq3uj6hdsRK5q1KsRIfvFJalCTaoGvn0F8o8ZlwSlnDGrUXX4u7H
HS1HI296MuRWpzOCxsKXcKE+bcbhbeXGGDU3FFP752nrVuWzuEXwOAzMOXI+6ZVdo882r1dCsEpB
HvJJr5W4fTQv9l5oNVyf3OMrx5XZuYZn6GXxXIi5CUHG2gcc7Kv//2w60eU5gwXiouf2aLgSrkv6
iHXIHKT7qRd1EH7D0NU8DjP4OoSL6ELVd2k6ssVxggW3N/JRplXf6YxpCZfTU9SIVWPiNiLTpQbY
7hxEkbe+41w7HzTvf3Dy++FphN77ijFZTcKJEDGdlRo4hy7eGdmlZ2ZVUurSurquV/Ht7srrUuv2
WpD0D8cwUmr+dzVrnONH54JU+e3uYQnc8WSFbJJ0xG5OG/eYyJpi/yr1Uz7/0e3lbWwhPKCQlo0I
Fs1WnHXVQ1bB1+6rC7/woH5IkOupJDLmmeJQj0+zLHjjSKQSbTrQsYAVjQupBoExa0VQ0x+CqUYS
6GMpaPzekwjL5lUKiRDa7sCBEInP4eXzQxFUihh/YEFeR+fva+lGFyT4bQAbubHWQcvFPNhTJutK
IvGNDcZZovp6MDFvBxtB9Fb09t25BZ75jWMZ8d1lIU1d6MP8j/ciCk+2VQ0SMCmUKYfrns9/Zqq+
eRyCFx+9iG9vEfI8kn94RndZA9o4DMPR4ftNYfl2z/OSOcxK3/hfQZKHnAPEUEng6ZDR8gUWvQZp
0Sl4CjsQWnoRnaCrzG+N9mIlPUo8FRTZVWaAOKHbjEAzhFFk5BBECw7XrSdTDTmy+NRxTfsFsbbf
SJLPbFiiprvfx5uqBi1yYnk1x2o11Miny4KQpkrvik5nFlbAz7RnQ7XBs7+yiRE1qlvXv6+vB6Qo
eWv+tyET8FeTMyKIp9KB3wfdmtyowixeFECDYMvIOvG2e9mC0T7+frfAzekpxp/03/s6Hj6MJztK
QReyGJ6VrkjHGWr++TDHSe4t3MHSwuf9eLa66xIRal7i2yISBa4OcQXPRn2QFu2IHAaDbSWtLLUG
eqPCmkwpYjrBa/jHy1cBxxhwLiDNwS2lshkwel18Vxr8LPvZR3iBfslBMwb47owLGOX4nCh0cbte
6Thj3sXPvTT3/5z2vWCP+O+XUpcGmlcSrCI6gA90c41AuBpQVhSmBAsLqZhSYN0DApVxC9WgMzS/
vW9Z7ugthdALyuD9UIDy6hzRbpgnSXcLiHs4SeyOssIVfdyKYJsg1wl7p6dPMyK+EsCcfZR8rweL
6M8RcXoMtcgKjg60eMWstd5ySp0q9H3PJ4suFW6jvHFw0GE2xZkYIDngMWogacR9Cs28oqaaLrMm
dsCuG7u5j2StPriFtWeKNeLmHiyJxSs95kksZ9JCFMT0+EXTehsLxp2m3g3gmaZUDwKbcckEKdY9
l7YqRcIYxdrrVtiWpJDdZPWzDF8u/gTPWYhEdRzSbgyLI4p3/0/lOshNP5jb4ByGFte+DeUfH2A/
KxFC2AK1CRiLiINnkTPoI844EmOmFUltsuUjkyaBw15+rR9zuZwsh/+KHx/9RqFyXVCu/4WCkzqD
5JFZbiVlMq7jQZj9cqIyJZhfkgK+5hLHJ4DeGmlAUw1U3CC6g9VnTAx35qO0eb3v0do248Tg0B4u
LoyoDoc4Ev3l0H43JajrGYMecqHlacbONCvmz2gJyLWICTCdX/KJjA/CyTk9s0WVyTL7bA7iyT7E
kMK4V5o5PUxxznSi6nACtMoEAcu704hvm/rgH19lqeycMODtK13PybtcNAyjubyC71Q4BiTPQ+Ud
oGjJbi0rRWc/nwny84xAn7rgRbb9BXIQzC9LCScUO8Uo37t7Oil+QJ+KOTCacMuRcScGXCArsK7S
kRjrTS6xcze5WXJO032fBEFICg9rLK7D83Xfp2iELEYBCuHorpdK2jzoKXIudeVpgjv1g+hWwhHL
PTlPHQOfAX95j8Gqv+eidDqApycHoscMgGE6f7GNtMPx4bsQpLXnumQGt/HICKTqAiaEz8JRBqe7
nTYpJTYEx3DOh/PROYHb3ofkkxsGYVuLFT+NQkSltufqNc7iy/wbEAv2OeUEm0ynvmbNmkX3BJmX
me09g04oMjUsH6Tp4gwpzmNPkyI0nFVxyyppWxU7UWILHpMXeGSpOfqikw4gePUJHZUOJN+qV3gX
mVZH2lJ3YIVrKsflKl4eetSqrZ2+v9PVbieVUknGumwcsBQ7JhFf4KkFqDbcCe39CVAv1q7ZNCEw
HUXJcxqrb0+f0DAizSH/swBUCsO9Ik4JYv2myUNNVydZJvA2pOegWTPRjLgu3RNVxZkbVY2Apzg6
vRNpkxLyoTmYzXLW/sxpqLLoFMTHe3XPVWkbHPOpxDmnb9kom2Culs+OADz8bgXUMn00ZoCBsIzx
pLhY/jp3F+pEIUdH/xWmD9zSyCdFdWt8VfoOhbw/lgVZZTRCu1FbelN3eG3Ny+vPRvXC3NYvxyea
bHXh/7tq2hO9tk50Nw+POsLjxWmuDGTF+0TqGu+3Ifdz4RQjsWQwyBZGUj+aIC585ebJsFLHz452
gKVQ4MTyOae4muROv06MMSxOi0w0uG/W23jOW3H1wCgw0LAMiZAYGzoQybfQD/oY1byJowioj1hA
RKmJw5FvPrGB9WmFqfTgE0OT/ZwmMpw9l00kzOzph6uAgPEhMJYACQzzfu0U/8QYb9IfCjZB9Yck
kvVoma5xhZaO8YJ4bWMF28lhYWm36rGzntp3ghS3747YAKC8frrCd+ZzPBjuMV2B0qxD1DF1ce5H
xDDknwR8vQJ5OnF+ujKLGzcc8qqLbvxMLqiS/0PXW4aeICUO9aOp7ouMkT2z8/f8l0D78PvXl3JM
efgt4+bhQrAFD7DLmdJLK2k3zlHWMa20MKJjH6ru5nYNolFdsd1eZOFEGdbwoMPOBdnD8pz+f353
HoaWfEShucbrn+/OE6nw5kqMAYzJkIjqmQGjVz/09aN5mAZhU7KiSAacaFXST1rn7MU3MahQMq7A
nMmZ7R9CkPymFgagDkx5eOV8VK3f2MV6P7qYVM2RHtXUUQhr8jiyhCnvbV65AAtQCb1j9zy8tuyx
mmiUHZ5I6Kfw464XPIrRrht0PjowkM1a1iyrwKMAStAmqYbz+UxWVxXXuFtCxad0gNhxu1NB57ho
+5mz8OwIRo7vYq6V6ZpewbzCRW/jR1NSyLOuMnXWG22nc74Il1DhVUFxqF50sKtbAt44Hq4eB42J
jdbswN/gdgMDmcJE3Ms2+Vr15F8UUkcDJS8o+YYPg8dB+NQYfw5E9stAgZAoDVupBemXyFN4lfXK
W9+aYzwAe2WyZmVyovWNh/jlt7YpMeCdS5TxU5vCDlycM6zDKK6oECDIY7nr4E6pKr7yDBkeEo+9
XOE3iEgPmqift/tk+cVJH/httQXgzsxmja+j/NcaHjmO06sLd8ozrHAiRHdK7u3b+Gn5kXe/3uxm
DD0u8kyNqGCaobke3XfqmCYPCZNcCXAGHd+QDTmTzyLHKCN/krrOBw25DRPg9ZbKsc+9XwaDtTOV
OqCHM93ybU6HgIIR7NUn/Ojk/+9n1V9p9ydKw67FEmP7tjyQ4FOUiOd2P14d3xxpuewxql7jH7dO
wvSsrTVqjG9nQLnYFbYmoxUt1FsMT03krkp2tnyevx5VIzS3K74TOUiozd6jnBw+NLl2SRpzMObV
21HndG5i89yCwNuHp+FMcJiFZW6QwKuZpDOK4l5oP0NpLGDIkVwP6BHSCW+TFzQDOw74QM4Li+VK
3/I2+awpm8PtdZRdpJkLGf8660v5gB+ITPlj8AQKku4jQV/Xyl0k9uObrAPKImWoUJcU158IMvcd
gIpqL9zXKc7XawOL894zWi0jJmugfwKXTyofFGkg8YI2f1IlUrbANbp6yxo5cYEwrtZ+0u5OTVu/
xpjSsLTf03Q1mdzJXQwyTxGdo7E2aDc1WdKjZ038AHziZqqZg3VOx/b5UlQDM2gKg8TlC8kzBafA
Ap2a2THvCKB76fmPjDnlCG+hcqfZnysA8WO75Fy5sZRTZ0sanbOnlI9FAKywHVWiu+R2Rz3OswsI
PEt3Q9kM3NHmDfC7QTDIMV7OP4znMU6UvxnDdzs48MkwSm40XAV3B/r5kc4DdvuM0urOSWBQ0C2q
S0Qb4amn7+BlkJdUqRRhku+8mM/vonBhAqRKltj+sjG6KieddyDjJsw4ws6YVNS6WsqiH5NYEXyL
9Pc7GaFBmzWpsSw/uUZ4D/azBqAbm8ktbtvYL8ZKtcG5C5aBUWmj/tyHs9G0gXYODEqYJX3Bf55J
8tfNwgyUqp3grB98/rdYE1kxq1x9MJ+pUXXZgEzaTp08Kk7tEqi0KWRH799H0buZ59Z5EkHC6UlS
g2dpTfJL/pANsJn7zb9FjxdgYFZySj0mMcEwKbIjw2RaDbETGogNYGdkQbQvcYF8wVf1Yz3Air0C
9H62k7OgN4RkxHWeoYoGrQqPFHewdRyc+NXzSivEd2f+3zYRA7WdFk4rKl+1+L8FI1kRylWagC7C
pxjP33qqjXagxHR5WoUu22AhdUSGsdaFw8rJE5jRtnAlxALjxY2IFekDY4q2sXdUpJZD7frqiwpd
LCnupllOJ1uaRsPPCCpptLCXz1bQ5Xxyl39G6j2r7ybnAgVTnnGzEDj+fCymQ1kFtUdOLQNsk/qv
l3i0EW71W3kwhCbksfpbM+4ItttaUGAPMMCsxfuDzs2aFAggRy0DR4+NsnNJqKOfaZ8ShNEK8A6T
QkPnc363xdt3uzTypa7ALSMDsfGB4W0Vz1mOQ6XAKOAesk3UXSd9Smf2uUJivqExwUW19uGcJsxO
H9bjP5WGpoLJYNedwt6D18lztFyk8VeUa2Q40FPhGTYVRpM5INkZMRBMQiLc+zfYe1g0z3CpZMhR
MP+TqVyMvqHsT5zU78m2rzoL9jjytqt4wVQeoaAzNu8EikA3diQ97zh2aqoYaoJ7iwrFcyKchJ/w
VplsYIqaKF/x9fWBoE9n767Wc7e2n8A76xIMP5NFl7W5pNDc4JsBQ+yeTNU8zOFreAJqBBEFdeVC
5e6xKJcfj9fgAse5gwUcnVlOriRPCxuXbkA+fBvge12Xmd1HuqxRoxdswg0KqDVOGim3KPu+WYta
HWbwgP/Duyi0Z6MYhCIBYFp0ca8d1aUX40WkZw0DlX17KzMnqSi+vD2TSfzXokh5yh4ToC3nkN1j
nZGzMjIGKb5EaVho8asr9Ax47chIRiHdy2FlJLeUnyoFp5oPFhHpsKXX30Y2ktANJC8FQZzsYFaM
NM3/NaFpk1kkFkeMMj7mt4m7pX0GAP2Yyb7CR5OIIHDLjs5MYnkKFqPQ4hz63OyZSWdygo14AHkr
5Kwg3N2hFDmfCkB1U+rMnKay3Er68AfovVwC3kFDJLYo1+vETwuxgqxYVC9NBhb3Ne8xIpjanFpm
t8TuNAxyA79KRvO2cmEeI7V5Z1R9zVJbXgiPIPsOtPJLDdnFefOr8E4tXQGJWfx3UFX7hyf8UqiT
OBQF3rs0Ish6BEAdN06IlpyYGOey68XS+hQhVjIYzgdzKvu8DwGB+XfzSrugZtMsIlumd8En9u8j
EjyXm5rRHh7dksc2J7fasmGIENxqc1bFKnZzewR1rYT8sJ66dsoKDK8Sn8/bI05YHe5SL1SlYZWw
QiEqKGrPUZf/Z8ZhPh5rgTma25Jvv+b7sdftrc2yyb7fe1LYqwm0SGIhGV7IOArSBgmuR+oIvHZ/
0wXTiZ33TAgVKlbSEWGC8JdVLjf8S8Rn/tYYjsQKhoS8jUdxLzxPpdFMFkkGsvlonVdip/wcE61P
IIgdkCv45S0wgbjYKyVC5Pkn0Vxz7VoCwZbacIDmtbAHn50y1dDiFdyZTwcqoeeCax3yFXtVqSGU
qmDsOVQ5Dl5AsypSdvGc0ZZMasaNu39ftEH4QasxqIpY0MZdGH/CqXfNea+KuJb3IWkUFp7fqL8s
tgAagFyrDOUI8LHYlJnwCVcOg0NHBJWIcWgzx6G/delMhB8JRC0UgmC6a3uwq+SrUVDJly5btpP5
psy1nhkk9C3Q13yHFXasRAxm1TIKponZEzyvSkaKjAQN7mKkoXty+IrG59TowC0hBDFBM2PTjfte
nqLA95Y5ZS8q8oXvoOeel7Prp4Zb+5LIIN8Fp3BLFKcnZ++t5loF/1gtJGPMfWh4JpNfPZYVC86b
ETCM4NAF+Rr4vQownxV6SCZ7G9SFxfGmVXF5imPFharE2qtnZ9Dc94DbWP/TvcPKpgS1Eb0A+LB9
UWp9fvCfP0bXF4HNscX3FSawm9owc0pX4iPltWaGyl1I0jwbZL8gIhj9dscRdemS8d08FAa5Jdxk
j/ABhSouhZeEI0RPoZtS3bhMgu/0BbNEBZsYgzVWJB59ftxwYtHW+m+6LxjGhf/ua+6p7XorqufO
z3An2+6Iyy49Pvg9dVI1YvtMiYEWWsTTMqHZDh1kpVKCys54tecMENrXkXAWJEiz0RMDKDPq7uZn
WLMVj3ZQiaZuuHHbsEKtDMPUqyWIW07k/Y0g/Z5uZHKK3JsHAf3fzQxdnVAqV6JNjhH2wF+OE+gh
D8PsYAgkFj64XQPK8DQbsqEe8Ow281Ah/2NtA8CpJu6qSxZKq/uPmiGUoDRdXcleEGI1mc0zFjLp
os/XDfllNVR1AEvTTMa5WbivvmCq5W2IzSaKhFUxPFFDmFbKvCh+M+ZkUtobupzrcdicf38pGNZM
w63ow0CYPLqwvVAQOMnMRidUjF6d0e5XF0vJKqCsX7MvJ7jchDV83+HnROHOA9r6WEPevWauiyMC
iGuv8NtwCv76BCJqRzlTV0M4t+TmzKVY5dYblXD8Elt+GbH1Y6FCWeX5OVKeJicPjnxX773oKIT2
uhgz9D0EDiQWX2PeqJ5AVQAWGQF/JQ/bJUZq9/OjZSAEVc0FujNaRMs9hnN/18HW5pcSzPS0z5qW
P7/shx742sWgPlWrZ2KbWKFxqQlWo2mP0xFM9GjIbk5875OhJ7x4Ob9DjRocXjWFotSjWstd3hlq
C5l8+/UkoGKNj3GkiMfU5M89FpGcoLzWllMqy0iLtJCWaYOQ4hWo8t26Fmnq63qF5MkneyXPVjd6
GSXMQiALC6gT8T8SP24GxcvNPA8LNENpeIO+a7qPTrLDGD7KrqhMc3Gfjxrs8fheVzJfKc684hv3
BQmKFFQEXM/gWHHBpVJttDOTkjrCoMKRmOYMEbEOCJYFMiAEtdZIbr6URKUBnIP5RY7hbb4mR43J
P4Knt+iLt11WwRRfW66TOSV+On+l83Di+rxasoKF+L8YLdh1Z0wtbk3Ne+iKBu+H7TiyPAOpM5Dn
TFM4AsDW/B40P+3lfhGhgwMSRY6cYDiAI1wsYKxVeXHnz/YPIphQ0GLZd2jPunXnvymZAoLNaFPZ
pXx74qQ4Q6HPufNnqd8XBby8L3rcFQzEmOxCSHQhU0cIYUiMQmh7VSbjqQaBmGj/DS87WF3AyIKL
S+xJslDVW3PcD4w30rhKLS9pe/sDyMFWJxv9egjQAbXPA72thYqgAQ34jJRoTesQttwtnvKI/CiF
Z67kQrEBUyW4pd1CCtuBRYa6uWsZgm8240fmAZpv/ovioeaisO4EQXO2VrCl3o5cRmv9hvY93I1i
xM2U+FxSe2xMkFiJpzTmwHtnGGcGXz9pxhKgk6iUs2NbAPjV5/TLCpTeX2aeFdwx9r1jRLiGPRZR
7LdY/Wyr5CS7qCPsrlwROLQ6kzbjeCiu7ejEehP5V2p9F75s4sRjhrmBwI59yjLOJcbgpPkAgMwW
MqgD2fQCSICRq7fiL27a9bMwH25fMvp19z6S2wvIQma/GnqzlbGoG6oJZyXNzzjhCblZa6pW3mWS
v69NK8Xp+hOsTNcRbZCowSsA4o7eEDTdBewB7LRwfnB6+APbjfL1/t3MdWFrvSfoPob1qY1KK7Zr
wHWm5U8CcTO78crC2QJP6LnD/DmPfD0x08Bp2kfVkPMG2JdpesGcMqzCtm2/zRUbVM4r7OLI5RSD
Hmzf0ho/VfyeaEaRFruZ31fVHHQeL8X5HLTb21sLZGRlGUuTbEPW/HID72SIYZuwk7RQxdPjEFnX
eGQU09sCeCp44YzWu4mZKy3xGHouP0mfxZo1cNA1RnTomWxOz/D99+ep7Gd2yFvVTIV7TMAPLgh3
fReDvnQjxic2KXiPgyra2yrYL9+scH7bT+bHjLyZOrd89iA18c1GpY5Y17XeYDwle8kp2TrTxoGn
d4KCnIVMyUZotldMeFdt4GCIduHA9Bp3QEYaTPRWC1++FVCO/JBQ/cAa+uFCRHBEnuYT0VaSfYjd
p+Apstbl4fm9T4strBSWQ9W/qoXLSlSkxkiY1tTOzxuZj+2G0T7Obawt55l5YJifvjKd0/q5pSUv
4CAJi10Wt2dlhC00f7g0g5O9uB9rDq36E+xv0lOO90hLP+UVcH8k/5K+n1MebBRDbc2PSxc49Uua
5oTagc+wwkr6kMpmiRRl/iITg93igEfjsBiKQSytsAmxM3iytyMcOyiuOzA8ArNwJMatZ1m23uoa
Job9mg+n8DG0cB1eHLkLeXA3HA360syR1FCAn55lwvSwscDibNMLUEmfdmQQKqU8PVnyfhqyI7gL
SBLafu71A39tC8UphxlV6FF2ojaFWKzEEhSrGXR0I+5LFActQGbEAdxw9BBYSOjk/EOrnLqB6byy
h/bntXpYfp7vJ7v1r3CfM961zYZdbv3virir3/rC6Xjj+l47//8wepA7gDZNpR/ecti+achUauNM
5amMdWltaGcRD/qqf/v1KUu2VMvs91At+1yb5Un9GMpnO/9o3v77hdFbkMuoSG94mXt3u+JQqRlg
rkSH5FZ0votsX7k/fGDeAcIHBqaWn7Gmnh6xbjYzd2kEa+YXxft9b4kJ2uQhFh6zP3qET003NUsh
le5OqV4TY1G/eP9OUr0buXTPwfgzuZlzstIqPo+t+oIVtI/B5J6whlazCSUerfp3Q5jUBG1lnXKk
injv8xnmuoG8X4dD2GXSyh6LDaDip/5Ok38rmfIarRXEXUNh5HJGEsqMpnKrYg3eDQ9rwAwFugPR
tkEIxw41euz0tl4n3QHO+/Dcva8OYW/y7L/fpd1uoLGJeSKDnoc6zmSFu9tL01Z6hEZNEYDzkf0W
43H/k+pRtd2II6u3jrE6P7uQgeQAlc0Z/Pk7uI4hMFObwwXJrGK0MKLFu6bMdcqL/U+S7Wg27jUg
JV3EURz06jc8K9crzMZXRfCk7KusQ6kc1VSf/zDHp8TgpmoCsBPw5fubK0e4unL1pyEyFTW19DVi
c4n6f5k5Pelupq5ZOPtgS48o6i1Q3/MfpwweMpZMLNu4UMQaQ2w0jEIibiYiVDr6ilXgsWpyN+74
HItTCKe6LPWFZq6lbkZJGPzL0fO/Af5fR4DTqMff8bvxV1U/h8uhsJpv9s26IZu0yHhjIA21ZH5J
C8RohTkLjMo804IS6CXq1bDLvMSP5d3n4ljlgfzf7CTmkpvGcyu0VlehIcgtx1/Ps0v+iEg8SdD5
hBkLQa7qGkTVymhVfZV6EY8J3QsAVQ3nqxUqA+GoZUJ0cLm0G+9slaW1YrQx70EED+1ah3sTMmKG
TJp+r11/ryUx1RGf2GRJ9Hh8P0RVZuUnaPq8sbMLKWGXv+nBobZOUYlYG5XH3mmAD5yZr3ems8bq
Bt2idd2c7ZI/iAcup/h6tvUr7ZC0LqF8JbJzONPnuX3Po3b77iEO7XXoikQoDzQEYQtNayCu3ETe
jOA63Gan8noU0a230xIBwr9Wj09qnMVBMw2EmoehKooKVgYUGU6U+hUXv4Xojbp3FH4m/Fi4Zun6
A1rM345nV2CWnhygD8EYyMG1hvOYyM+vmm0/s+bRJxGsIkSJEZOJ8FnheplexDuyXFITPoYxFrcV
bGP/ZCj0to+kjOnaJ+p3P2eJvOI78H7fwM3Tepl4vRQqrTptF1YX7vJ1ja0tnGTitiTvauZK1x+L
6I7YDVkUdSqC+UYvZI1YF7rpUrAO6tnswzSnuIOgRAKhZCinchqTOdy0tzzmnrTXqC4TTzO50oaU
tjBWB7GCkDQefBYxHUuToldlazkdCR4I2l36deNKFKPSzPL5ApT7HslYJG9YIbusHEXn19JTv5Lq
8/1aX8KJKr5iJJiDPv/QyhtzrQCJvwLOFSzmq8zIGEoVYu6/DvAX+OiFUZ43mshjGHkk3oV2CiCY
AxTa5m0BXQXBRTaHaJAhyqfybNkl9yXpHwSr+JKstgHyUFQXidDIpM4gAWx86arHQwC22SkW0MUB
Kiz0Q4k1K3fIi3AgZKCjEXx4FO/5HGgnfNah1DxeSOFoHw44NZ3wG+cmhqpOwI1GdkKm6WNfByNE
ux+qYk/QYuu86RvzbCRJ2lXQ+33+lA73GVDaUrSsbW6nuATF/1K5VhP89yguEqvbgMAmXJX7oeCh
kPIQdIzBxYygJpMSAD7a4XDj56IOF0kv9tHmGTRFFoPOS7X4iWGZuHjrpGXVnOH94o8VgUrbdd2r
KyJTv10ZhrAcerNPXlw/eP55W9ty3HWduO9ljXK5iPERh0LmB2X2ajWeHHPOnQxSBrbZhgAGBd2m
amKsXm5uWMjGIYt88FQ8d6cSjxn0bqCmx5URmO6xOANxGoLTBbOvDTyaZ4glJg0N3AZPefdFnJUV
vANNdOf4qkhij0pQ/DM8QYyMoNgDgzY027ma+Pop7Bi/3x1L0IcnRGovLsCHkxVfZJmvV+RkygTT
EE/Zup6nTEdOS5lU9rzpQAdqFOW8DN8XTBX55D0rnA/1T/ACDGBie6Wr5jjCAbywg4LHcdQ/hnY2
l324QOy3Lb5foycnRRmjuFRiqmA8i5Tf7enWqLbQP3j5entrFAfRhuqc+M5GPxiKi8LdX3cjRUaQ
sbuA8W4/SOh7OV33sqs2zNszuwVyp++ZEpTPjevd+vNwwbyYb6Lwcq+n6fpStt6NugyXQVUPbyst
LF63iIUUf8E2ec2JB2f67zqFb+6Zp/Kx68Hxv2DNmfuB8oog4SRZZQIwzCKcCg0AnT21ZRkbNjz+
+KUGaIMRh20tVjIYya1b0zNfd/Jj8DFWV7tXvQTLpGueO1UghkRAKuQvtyqaqUUCONKMPtQEBY/R
lUu7mVIvi33n/XMB0UUww90TFFAA+AA94pfnPBgmZLML5xtJGAyJrNBp4cH4uLk3nity0m0MApMC
GrexX9fNCCPnyOvSheA/RjOxsOdVsgvrOLO1GX17S1MeanzVDDm8s/RtNXQUmWOIOtvDTKVnamqI
SP3YFyg75i8Kt9CoZCejxXsLxUkqY608AMMGHevlzgAIchzczHJ76XdF6wyjkTJetGPnCqlUeGI1
VPSqNPteAbrruJivT8wrFAzSURCPWoBX4dKVUyAc97iYwJirmHlFdxDFrRcRA/3wbl+DJmnWaB6x
kjH7lHgtvY4PT3fmdlROv7CT2PzbkMD0k1X/rSwc/drDxL/ez8J6MIjcnuzLLm9a9igowNIdujPq
gIxEw6Bz/w0h14D35USWLPEBSvMuUf6S8CaLrKm3j7kBNaCLP1uNamKrBjGREwPmsHZWiQlPhSCS
gY5AeKthdxvwoILvTreWQaGyTOfr+dl40cWrXhio4eZLSAEi6uVzhGtRwgTE7ttmtceVHLva/HB4
Z40vDFInFSp06admEEFyqsVaii3Ge1SE6OpDnyeZPiTXWa3SYpRGPYyoPBIk2jTv4q0Avw7L+UdK
Yordge38iOxwWnWFr+Der0HHXiX9gAdGSkHyeyZH+qlyRkjt2RyS/IuYUk/WtYTdjaXteQwhObk1
Vt+YqmVQlZDAvjCcw9wDJ7PtGLZ/gRMqcmtOhq2vfpuS6WTT3RGwTsYVHmEDcXZpKtpXGyYO4XS/
P1bxfXpXr2ada4AuEH1B8T+sJMvu3IVb40SDNNnZhTwuBpOJoJOxIJ71H0RukwkdowqffNA4eUqo
0pPquqCpgOWDDhEHuT2+qRKTw6eE6vmTx3+ajoyA63Bhk96kEyy4jevF8HchGc/xzuYiFtvtbxee
Br7ZmZHO8qiwpCN6rColIOiQVawl+HOwJkv0sMOSjzPsGRggmWg8RPnLJ+CPw2nHriOXqj/jmlQJ
9SgRz47ByeMiWno+CfF8+vk5uTymQTKW2sL9pl2zkXR0/y6nT993GcrCzqGldiOwEYAc+Gp4ybEN
lqRu/o+939BTtfj4fyvh2Wlql7+3r7tFUU50LGstyyeSJIX7Zih0XTUhv39WjRRnGCNva9DTXtCW
FYtk42dbV3Q2uGnxAbRlXHn/fKNROzcJaM1llFWpBnfqGzOGkVV1AT6f55iXoZiyGPRI0ezVkB44
fFBSqUgGfOzov8Nl6OilJPKl5yD0uR1ItRMVcNmjApMbVKLTmL26gvJ1J0vXboyN1WiOw6bcLiKt
IKB631+PlLvH5O4Wv4AGqXkbW8rAKAws/NwL2joT6ixDMqri2pI2TPn7buQGtfnRGIG/sIJBXBD5
5JKxkg8Gcx5Ejo5/Xz5Tvgev3eWFI+GmJG89axW73Wmmv8RxUkjV0mH6R0kLn1Fr04a7IXh9gaW/
gPcefufTIfy2GqA3f85yr8BlWjj4cmIaggsptENWuETI8AI9LpcC5/4D/IG5wksRl4oJ9MPf5QJY
qbGuriD2nSYCxvLwLkiHIuDaLhqGRReIaz65TrNGXLJeYPRGb+tf5H4a6G7fBGzkJ1CInOgU43SR
/wlmFIJ5/RBKSnx4E0P/VNJc/vg6KPVSZwKhMo5psldccrQ7oA9u2XnC7S8dg1IudDtBDkD9kOY5
HcXJRxmoeHrD2cHhztb3e402D+vkhBHj/uJx+snDddDQiWoJUH/DWLt/0SslwT9tA+QzTQTH7lk9
M36MoaUSKP3wvGKZ8mAkdtFtqxJtkuIecfcnKR7V35ObUjkZgrQDpNEHNM3sfoMpl9zfmTgK6Be8
d7qFbbAlOVwi8N10HuINZWhEhN5ORkqxL714xxotPWr6/4Se1mhbrCsqPH+oFGdNjBs/j/Qij41u
ag21asd1GTciPwoDKWHnV/AXPYVNCZLSMZO058IWdUuZreLRw26BLJAOEYhhzLHSN82rrr+lPB4S
pmz8m+aJLWoE/X0DZSbWhJyVRh+GJZSJPhiIMOG8XtjTaLQYavXoIbhZuRgFVnGgV0bIpxd9RcT2
miH0p3rY3u6H2NWps+Uwts9zwfr+2lSXlPC+eaXyWoJvVUQn0r+EJ1y1hwNpyFY8ah2mfgj86c4f
uaDx1ccaXNcNcqZnLXl7UNC8AcH4zQWif5zVjJnusVmvBiWHHz5JDhdUgdSSUwXywGiQqOpERYzT
JQOwR4sYhrLrMxM6T9ivgNKXyRA/zXJ+OfBcI2e0fWkPohkBab2VQbZf4hfcb2I5eKiOjDQAKZxL
QhPUMd/cqhpGNDPfzkiGq6jcIx97x6WxgcovCWDRfHs0QdfZm7UYhG7c+fOoqT57T7vWKpeW5IY1
JkuwbTpM11x60CnNLMGhgEPRBb5Z+RnqK7NxNeu6s2hwaeoBIoDj86xZzUHzc9+eaoIr1E12Cuo1
YdsLB43mpmeu76LCmrGv4X2t2abSdkRssb+FhK4Y0nSwjaRctBdOje4HKMEAuUJ3a4Mg02sy7aU4
4jwTTr7BWoDzn/iZImh8HtGx3deUjnQgqBJqA5hbQFS3ODBcHDh0zw4DOAt44bujk7bb/6dA9lIX
bawctshtRNPg4lovGD98d+JpWaV+bt/OnkV3G2i42UKmp4eTVB9cg36FEQqrlG7rL2hpwOn+BmCO
eILZtoYptUPqX8qKlZ+vsH5JU0fkg7lZXz8X7Pq4GCw3gmd9+zwaMUBMqgdf3kV54mXGUVz85QuU
6UG6GrvoS482Ry8jbi55aNOfLq6DCP0pARfJP/ZIgA1qc7sYEH9XtDiqYVknRu5/1UfMDmCOFPFn
AmRsU46wNCmkHgj1JC2odlmuz5wGaCmLKI9Rw5TB+6JOZbh5WbNPwoJ+NckR90RDNFx4oK8Mv51j
H1kooPuK72MCj4XnYkPTbfG3kT65BnTk+DRMNAD40lnQB0R70JuweifFeObPG/Bmt1g4wsK07uLY
Jg7kPCgKbLsCW5FklKdpJGkDC0YLnRKbhzBoOG+51cBTBzztyIWswQ/fIU032K6hCzaQvQDGKrfW
ALP5RgVrtP/NpTWqTGnbVzQ87W1TYJ4sPq9ng3lRTyZO7yTTa1XKH1defV2Sg76G+PmyEkPZGZaf
JbmavvUvr5F3cdscMMDXOoBnwolchtzkIsC0cZFBGIIQ8yTbkb8QzWW2nUvpL8fDlfL0cK2xuvub
GuefVuyMPeAY6dMnZFUZSA2CTCRbuvJEbnn+SVrqppz4DXcRRDNealcsy/BFDRzM+PIe5Z+rWWpL
gNvO5cUnYcCTIArPGG+zt0z2WXRml5g+OmNPKCtIZgxPizPDPehnNHgRWxkbrpC3ulEhvYWvplxb
SNMCU1aww0eC06OUdPjmKXWerPkWsDtphQ/qHyrQXjeGr+zv0ucjlvmx1ZteqsFh95ZGsppVRnCT
UZR8N4yV7KZDeJW1sL8y9imjN2VwBy2fNARE3eCVUe/V6AnVvaUCGqOGyN5j9+bz5NpqwBmVUE5j
UjqwEXEQRe7CCyfFNksXtMbFG4wIFcz4VOx9FWCsPZCWIibeQvzz23i+Zx9V7xMKsMBvkS6Sqz6w
c92Ps9ruMdqK4/PqE4CGYZQ/NiTnc+TcmnggTGaaKU7tbc/Oz/ztoZQQ3WtjgpaARjhqNh/EAJHU
EJxCg5OdOMJ/Dq9tQ8xJzUQ2tjoiDjy9ia4RY1/A4vgKRpsDNTpe3QzpGK0t083NDO5R4/7SP6Yt
VCBZvJWMLy390GXliqZQAYcYjnn6JqyM5DqOtzVKjc3NA6SLlfSPX3H6TAezs+Wr5LhrpI+9RnqF
tj9Vf2VMhsYZLnkaemSlq0XS01NrhPTwO5zGAZpyuby14ok25O5SEYsDpyPdz2KmyL8tpYRdBb5k
nvqqU00PRz4uUTqzn16gS0oJ/bOkR1Zg+z2NOV88U4OypfwHKQ1vzcZ+tvLgVuE3tbzSt/RNnz3b
9cDubB0hKEr+rqvrdT+QywGyh6FCtAE2asA3VXa0A3fouFGKEEyhmDWWptGqxseFpPJ25FXX2QrP
biQkP81V3w7cXah4JVBSTZRP0+bKMUUWicXyeo+wCq9G/LTTHdXHcu9mVqv6qKaZbUo5Ql11+9sS
ay+r1u4G0t4l7GhSYfi+PNru3GsxD8l5ZDnHHJw13uhhQQ1UMEeLeCrz2ngAheAM34kGdQIDw3MC
+NzoJnsCalo7Jzikfbxz5TkSV44L0rwAPqRRzV395G3+BcRgRoH3VjMHplobCFW3cQ6PUwhc2rtB
kiN91OlngL6ayRc7DmZ8Z74F4seU/5LBPv4QvD6C1om5s0Sh+tKvJ6tJyhY/SwUtE4DhQYmSrTja
mqAM94WR/5UFHb688eT2X3rTcLZJX+rnMWhzAr7mcCS1ba5SzmyBFtoxJ52qBwcwgOU8xfvRFewa
MpP5fP+IHjEb39kIGcPzUzeZgg05qQws1CyHpepcH/wSorYIL1k4Pjd52NEtC9Mh/uCKNEDX1XO/
3mahCxaliTHA6GtzXud9ZSpD9eX+pe3tzqMOEdrEimZlt0OKSfwx+dSotE2yO3PrY/6omNJ8rX1n
xnjnMyRL4ej0TrX27oebKHb2S6LXMn0/YQ/AZiXNrK83qeDSfRtxp4QtdkABp1IXJZ4KKacYwdR1
OEhdMBJnvy2j3f9JItZ5imT2XEmmwRGIqLZc+Y7vf5uBCpwBZxIyvlL9aZQ4x+YBn2sjGrAYw7Mm
cihyMJG9dmZ6G447HkhtqLHRoeLIeQt7K6LY9VM+w6SuMh7/lAShNba0PhilsSsqSIIZlb9ITfmQ
IFNxM1iwYeMQFfaM29Rgj/e9Dw0SJQS152+r0r2Lhd9koSw+p/BdVgBziTfNaVvRO0P6PmT+ZOo2
rxzoT7O/965AkpBjgPhfeRHoojRb3NwRMTiHb/+2vQoHgILjRbj5XSzrZVWIRGeWjapjss4Tqi03
dNew6PTqO2OcexAePi/tZu48g8uUZ4ixUQ1WLvZtmFtk0Z7KOh/sjfAQ00GHVBDVlrbANzL9YFv1
Z9lVYkUTtA4KYI7ptsoKQeEUyW3r6TRlRr7TEDzAngFiKAox36RV+mw17xDh3pc1epZHYNUNlcGr
JFXoH2UtnvHIASO5nXwLLU3rCuuErVB6O1sn0AwLvACsBTbC6nObeTchIDf/iz/FNLRv1bhLVrXh
1BB3r6UrOjK07TkeE3d+0NYSFpJjydkg9GYnSBhOjeEewuISs84z2p8aYYAmAvwEciXALPMSslPm
gZPvKcKaOo1+CakxyIo1rJHa4F8YkLm+JIJjJcMeXDV+YCAZX4kgmqnmq8xirT+UC9El+DKq1mNk
7ukXV7oGWHXWmq6kboeNCiSUmg8oHkwX844jCq1dJ787rN4iS7B7VE22GE0EXZNLgHLdY2hWMe/a
2u5DD6wfDAHubfHFgyI5MmE4nS05blxSLkXIse+lsOXJh2P4AboZNq4ekaL4jz99Y0K1nfS3WLE3
7ZExShg+OnFIKeRanx3xUZGNSOb+Zhwy67+xJzFOitUpE3hO+cc0jpbwe1u+6yH04g2aellkoyv3
ogXRZLIu2bMsVq0uZ4ANptcc1PDgQ/+o5ZZaFiSDDewWL4pcTte2MIOBf3CTDNsjTOxUuhcmsRNq
zYzJzeE6fz83fx7vp9o1siFHHPLnjVoAARb8OrFJblUlNRHKudsdLlv630R+jUZc/+5oknRKwwIE
G9QqG/cJlfFGJhI8xViYdQ2mnWzrGd/3uKp9pKw7YvDezmVM4sFWTAOFHSg6Mq0LlncutW19qbIG
sp7L7h+r3trdAFVlW3N9yeTYS2YcT1cSPUriSzWU49QZVqP7I+SbWb5eA/klMAriWsJWkIz/mosq
CrG8PnUzXh6d/x9AtHLxR+wjz8BVpiOBI1lR1uKN9sn4k0VRh6HX5QlyvrkiiqR3FBk/e/bfEvyD
4wYY8IrSxpSI1gmAUW36U/8gmuuFIsLsREQ0XC9k8+EILBcBoY+2EIPTmxbBt6zxxrI6fsQV5BZc
9X1BZTdDdeBzuzhhu6BjCRDwy3mrG+ljh/WZVn3QNWlbOchNvd7QzLwJwQm0KPca+54fRmFDlgHc
BuIUQV0Sce4AGAwRMZgYWkCG7NYt2xebCWvFtYw6W91JKhgxd+SopWXQJrskUkxVqMCpuWxM8u0M
GNMxnUccQvMKMJBFNOFccEv0oRFCdVDDse07OSIgRKREmQgw6IYR676aElyC15B2GTTSqh73yapT
paj86cWUeLcXMyPDlUARnRM0lHfkM+N6jI9btCXf+WxqcoVMJF9P81LonXVDvf/tBUcaENX7Mbru
MMdPQwVzGVMML6SxV2uQ2seFWXASI9X/JspuwW16jyrJcGuO0AVWGIiJbyziF48+udsZoq4NtmLy
vKRA2I4/3/zMA45oQZ1R1LJqqqIOJoyqLNGWVnHiUYmxplx/npx7F4swRKGK1odmVvsHI/vrBf/o
aF6xEWOfiUkoNE2rpDD80qENpXh7LJaETmNI2wMRRx6VeYP1tmcUtqKKBNZ1HmsDfcKuggRd6lDD
XijLMUIS9dyBXwzI21yYoCCPPnJDiYIkCHPWVSwovtMMkUjPDGusKxtTPoiqPaqwhuF7uwOK3Ntv
ny2i/gHEvW2DGYToRk0nuYgfo4pVWvsPUHRDJBEs/nXltsRjsTZ8QkJ/Ca9+cDjwrWLBBVTqgesJ
k9nr72H+6O1iAeo/gb2Aw3erXxuDZzhwBQNCKT0jvc4ESG8yS5W220Wsi3QM8VftUFmik3j9vp2r
h4xVJDZNidMA3ym1fm8wvXenVOwSv+gb5tpux4WIJXmiTz6gmhotBWQL3nYQNx8NoDgppb2mW/Ro
Q+DGVmiiLI44X+cc3NMzacyPQWrgndwnPf72qe7W8HHTFH5Qfqp6MKGnjOlBNWrj7QOLp4NC8b4U
uSla3yRAUuu2hR7G44uDGtDnSq5Ht5xainKU8Xp5b2crgtMWUCY+WClo7CMJPz1msLBhSNMJKWUD
dCgA+mw4X+ntxbVKXsnQTyWvyCukzgR8dJtJeX4VsLnOzMvv3tBB+Bi4onZzBfuME8XiSl5HwoY/
uwPzLHLhqDhr43e40OTTFBol9XqVEAlsFIN7np+7wedsjugv2jnAYrEPSZBEqsyjtMpeqCdgztV8
GlrskdCIyruxgxJi7RAZt2sUCS07nTmg+sRRH74HpX+a29FyG//M3ybsZsAE7UgqW78c811B0fMq
eMt6MuMZcsDMo+lNXBsn1txCwKHhj9RkKZ8ZJvni7JlKXwD6SS5WsAC6PUsWoMCgBOSqdieLP1Zb
khErwAEYfuacuBSD45b4PtehMIiGMRSTtRW/aDAUhi1qM1pg8ThEjKOsM3TWplwh/Q/xKpOVzmQj
HAK1bo61M/vftie+zqTZzmls2Z9Fo8y672FeIkUdgqCWdif3i0LaiDRKu2AFRVNtRnZANyiuIKcQ
wfD3PQ8H7Xed1xDIVPjwTo1mwyBKcE1jbT97h0387JXxfXPMkwkJKelL5E/pME9E3No1lUIvvl1/
jgBfbE6eVJOJzT+32a6t7lBPs2SFwW7qBhTh3Ok6n3cMemwRdOGrGO/wThW/xGctfsVTEcVjI6KO
eaOEcX3BL0jhNyNTwHRTHy6LaDtwp4GIIIfl6lSIGaCtQ5y6pnb8XbBPp6Ca8FgAj7s+cAgWd5jL
x+uLlPDrALZmLerAWFOCa9lWRsNi0w9Ed+Rvzjxk9t9CRXKi4QTaFnsIeSqh1jOQpbF2IOHYNf7Y
KOJ3D5NQVErR3yJQ2yclR8zj848+6w87znX2VVshr3oMgvEHKE4CiSfh1rliVMdZGz0v7GHck9Wi
xJzhdxSb08ugQ4rqCaWN3aS+sIgiZRlnLJ5b3/Qlly3WfdnKghyLbbSVsZPFH/TvDWKRKpYpA2WZ
+Ips/Pk2bFhZ9QlLw767Pn9273IIIzMXAVWfQRyAcX1MNj8VJjVd0EJbQg3HlhjIJ33E7NAKU9SD
zy4WIo8VCocq5e5udshmSUIXSFzPQc626ABXjv0Ondo6PVZjO8a32xB1gJwTDjJhgeutswokdWv2
Ym43DPtcBg4oqIIQvt17tqiOhoNJqmYSP4jpaKJHYD65T5IibGxPVvxUB13AOLsp6o1cmBtg/U/D
eff6H9lnvmcZbUfpVIDc3+6UjwvrFM0Ix8fGm9oQNVK1sr1jzSZYyTokYCVyRiC5dMmBnIZEOpCf
YRmDPioVBtwsaOvgpkOhWFWF4N7Vinf47RRTiBHsdZqdqTWoL5MgACOifsM+fkcg87jjrZjEoSP+
togCU5tOfjxc8P7OUxP1j05OrPRQR9sq5jELm9Dui+u0TumwcD3ps5yCBIOU/zMhsstCn+BZ7ZXi
8A+7SOdMxn6nSm1CxIyZMrvVFG3+GkiwJyWkj6mXPTBX86dMfQ4Qz26o/59z1UOPrBPejZcm0ebg
z49XJW1pj0pi5y5Xc6sX3jwOtfB9l2Dqimsio/RKX1mSEoI9FBGJ5LqMgIzhGhMDpo6xMgvFSiWl
INGaVmZ+8LWBQjPBf7qEUNcxA8Ga4bKN/y7n4jUouHR0vvrll41gAr3lZuCaWB5JRXmgyemv0pae
wEOOuWssNs47P/ti42t2W5Mr47y0gdSaUiypUAPELFMBLnc6tlX6p74PmO9zgtLCzT1thMrMJdnZ
7zpp8xs1q66JHc1aD9fUBEEny61XiRVZY9Racc5VRufY3wdqaoU11Nj+8GzuFF3Wpj6m2Pez/Hyg
8hha6E7A1lAIPKlQX8dVq9YAEEKLaHTuRwdDX6UL94BlMVzTfEEGvZQSIdIb2PHTO/FEkq5r/I0o
kRYYJ/caLuEtXR+7cdsFbytosTb5SUizogetow6N/LtcfmxVME+RX48t25gHoJDFsIF3auZ5NPpx
D22nMwhPTPlmJrkPZ7hTpEnFmDwjQDQ5UFxZ4TdMvfYqwthq4u54S1PJKgk7zp7uiKk1csokSPTo
SJMvv1mkipPT9GFUFJAz47QM3vat5Wt5xsIdCPqWKFI1VASGymoh5EJcum+PYndhGaGglE8+yWK1
URVo5BE6aQy+esrNOKsI0suhHaICVyyATmU8PUPnZBV5rvXj4PV+e1AF2/htlpYvADFRHR3aKsAu
3JLPfie2+8hPQpEfuhhflJHzA7TRpON8t/gBBFJKYkHDlCky/9Gy/uWxJ2nPS56VNe0OMW9oKIcn
bGl9S4Y0EmTEcXEP5GtYSJVlrGniG7RLWaImFF/AbdhfILyZlqEFWmfpgCLhdge0sXBwH2kNDaRE
52w5iYT2eke0Fmha1eFI7LNVVAC7vbqFxd6Lh+pgq5I13g6qA3Zdr8bbAenRU+nGrUioPGb2zMVc
g1EYUKXWCjpjRcAkk3QNW7T9b4Wenl6rY0fYN/56q4dQVUATrRqF4C490HlitklCNV8xUhlOIHgE
39c1chRLXWjW3nEqB7FuRGfmdpD1pC9zBfRFs8bJnBpweMerUv8LpPY7HcrZvtdPOi5m+qPvWDNZ
jNhNXYG1ndzETL5dcLRCvcNVxb4feN1IRHHlIi2Lr/k+w80Oewjyw+bs1jtUojtNpZolv4Qj7EjU
U720rQwzn1s+a8+Qyl1RAC31Z5cFWP6iY5ylfHVk+AMeBPiA21jF56eIERh/1nxh5KrKDDQPpjqf
xhgcRLsm3Co1JfqiEC0d8mFy+fUPBY4X+64fc1ISaqQQ3+V56RDz9qnDmNN8f4rIh/V6ezBy2A37
hFtm6pgN609xZUZfQotUeuv7jOHeA72J2GbMygKYK+st6vB+egdeSM8GFiGvvZjrthyHuNWMLMin
1dxxCoDbAbAMtNMuFAhKc+vPE8KNH1Uu6tXSk4J4p/oG/a8OBekrvFtjxZh1xy6eEved7AcLlmPr
pEl6IhqS1a62RcSdERNqU4UN7X/FyVHPkN968kQl8wPdt+KGRRv+dxWKHZQ4VaI1dwhMduHhOPN3
4w2MmWXNbboPCGW56LJzSl9GkGMJ2spc+1eLlIWppjLGDBE0HzQPkaAcoDDhiPwRKbhq9aP0gEvk
T4zGZsYZWZyKZnukCIe5oWyoVKmy4+xSuu91i6Y6dxwaKHdUilj2GJ9jiNruAsiZuDtMtm1i/Zae
+k1B9ZoB2mj1uUuQKzIlCXvki5oQnxX6kdRiIEHgeCCnr9EvKW0NwCJUPvyUUvCkoq0T2Jppo+IC
ihRVKtahfTh922zsmoJOVYtI5aYl3TsPAVfAIbGRp62e1ij5kGR77t2OXQnpRzsH+A1JrMrwO/TB
WJ8JXSUPpfoNBL87zbeW+2NMkpEuH2OP9W5/Yk6lTuGfv4nLKMTZw0CpbIyofUv0VjXYvwoq0Zo6
ItXDabfu4MJdd/v9CpxzGUjn3VHzfURA4/30TF0aJYORFMKA5OuUVv18Hqw44ypKCXTCdbR/irFG
d7LJMHoyf3fQEXXFxNki25R9ubo1SXZnKdg/dBatuET0tczOKKf8FTP3tcq2/K0CUgITns56mwdm
ssDhKO2woYYd5WgqnU8m0X/egmb/qE1k8p+HFi0VkBEUtiygD0u0kA0qI0Zf86ESJTlwxxFs9D0M
nnSKgccD8/sbZYJ/KWLxyX+43reITiM08ISuLh6K12GG7e2Wdo8eCPOgpvEdTXeDbXLrn7xLlhXy
1kt+LrhLYQDxg1EZB1mfpZymyYPkQZGnn4034sBxSqTiySv2KwHJwtdIUSAJsEM7DYZhMidePAut
srb6wy3gLpQUPWo4DbsuQxqhFobcF5SkSHAmxzB7O29ixxFzDtbdiEtnpvo9kEWaNqSrGE4YgkxY
JwmXamACp/q2fAcdTqQIbIrwtPLExzDX4hfcv2p97FvhTDDKOGZfjJ6iZJo5V/aPvcHBUlMOiSdY
FN0JGodCyDdTucXEHZIyXqyY+Msh0kFB0/HMBFyCPlsYSjg4mOBfgITQe4DVtrE1wMBbsowkQMmp
wNQwyJIqO9vG2c9+NCvEWTAAnYRuqFdVN2f2wVS6d5sgEtdJse3xm53+QP8gFMNBgVCpB6ueXvH+
B6gR9opohWWEys6N3PNEYQX7thglb+TbZxyfjRMKAUxUK4+8uSzPer1ejIAVtUZUmIvecaKYI30i
FUf5CHy9uHBuFpo8OljaaDL1S+RBvwPheQPNPsb/+kDVBuT3SgR6lZV1AxH1cZ4CxJbYOKCNNuct
hcmxUBdfxOJdAojs3yXpVJI5JsFDBB/EzfhYoU3nkcLu4tYITSumDaomITGFJE46SvVEbBWr9w1+
TD1p0WA1aofwWHoItP6FGzxKy2+lsZMO450CFGZXYWDCkCq1sWHxCDop+RRgSe83jxowOwsj5C4c
Wso0fpf9OWd/sv9hkXa+kgpExGLmIivYyp+MkDQpfNVFJC0Q57qmol0LTuqf9a5CJ6U/uVipcq7U
/QKGHiledywq0z7GcXic1UPFIbS3jGYvi97Nyax3q8jsJ/SU4XUdRTH1NEVfmPp/MNHawYqzTuSF
hNJP0LxdlvV9OkkOF2A8FhB0GKKUp21gpXJRmqs8dO68Ki3RlNLymKTnkGRhmtEhErsCXE0hkmM8
lysQuR8ViaWVid/LrrJrrH5nzxV1TPs9laNrdBGRs71izpc1xL3ngVQJheMPtfcA6po6Nu0JKFtr
sX65szkRXm8qkL2pxA24qGWWWUBF2PEg+xtFVYmMS+l+bh3kNUI/VCCzfgkUTf5FUym3lj9njmKX
hIJu0bND2FEKKHdZHgT0hNe67dYLCCiYq/LmzjUqzhPNfrrWoHQ/UI5wki9QUDiKh2pSOrTyPaKB
AUTTxQj0svMZTekgV+aT4pF8fne8bQkDgRLz8n9oKghqWkv0oXQ+5acfWrKE9BCRRU21QyfS8qZa
NHgypNBIg/MetpMVk/i+bVraZQVc39DHWBqPxwb7MfaGFfINVQsBrgGhE7VisqfleLBM+qwIn/6T
t+aLnjgPoug525NOUJn0P/DrPiuFENixdW96ud6e4FHCaCxNerGTJDMgL5R1ML9ikd7xa3AE53Yi
d+/SvfrScJP4UOC1gJpwljUxJ4NWU4SHlTEv8gIwqveaN634wdd/4oCMbi4JyNWiBH+AsDD2OmCc
73gDCBU/7xdm3wQTYPBNyy6y9U6YoFLoCvl7av8Qs2ytiK7Rs2yAq1nIHlE8eG70s9uA8Qg5KlDK
pwZErBgD1GuyIloZl5HjjU0ztmmVUhUfabFsCVH6iwmXHpqI4CTS2SriQRCBitIhDte3r+JWkIbc
pddN+p6nkFtBAzbWLtJ90ZNuQJhURwoflyhr+/TOl6avLn+bxlCPUQhK82awhwAhC0vnzL8Uc2ta
Az2g16WMQstgc82LfZEMe7hwNVN0V946SbGnkAzZsizNRi74Y3I8CGlWrvH9TjfTQcxw7Phq/NM8
9IELnn0Ah+OMIIJCIOIyw/8cbg3dzzaMiri3WsgxJMJr9cmJurJ9zFEPiC/exWXB3dgd/VKqQQJP
2CVQ1AyHeyOgtfqhRzN7Q/V2L7wO7DeMo4SmqeSTntkTLcjkfTatJmaXhaJFVYNHMSUrxpfSIv+/
uvlhSafyaJDStJBkrAYSJ2lAMZc0ElN6KYYnS+orqNx0d+WvTwLRn15aC+PfpaykLZDXJogMN1Zb
PLDJ2LguvjB1xOHoXlEbckCOnd34+zdZiFjreYihACVfUeEgQRGal85RYwOFn3nY684IHkRK9I1C
mJReJbcWIYRYjG3/rdD77Hln73u/mG8+Q4e3239viOg1plj74o6cO5cISM7geETTjphtH8XSIAmx
Z8N2fUiqOPBV/75+KYE8evvOP2Dp7vAydtauysL2Vi4DzDC66OMm7HlOU1qN1rkpS4ut0dSqus7T
DBWycZ6OCZe4l+lukVDHiQTdNsEijVhH924HGKXmVwY+1DUtbSU/NPhMkxq6QpDc0EbaY2/6H5X6
bu9Rsu7tzcidaFEQjAzKA+0yVH+N3B7PS3GYGAxsM/wMsnL/XOS7I1KRMA2EnXIursPoLgUqTStr
tS6pBuE/GPSMBCZWwEgQNLyQuMGL9jCbMjicwWuqauhrJqLgT6i/t3cVs5d/I9KPZU6iep9tZuR9
XNFcVdwSRADqyaoZXIBf+hlFEZQORrFiamiJIY/ICn20xPBxj8B+8X/qiat0PNHJAuPyEvPnPM8g
7H/R5js/hsHqV0iSelStBH5kVqVP+GDYrbjAKEiE+t/XTD1QpDm2iSBXKFBIcXCyfF8xaiJxpK4T
YL1UfpwvyR31bwrltXS47Uyv9CLVlFChJcvPlVR+IySs6ktx8gyzLGNg0Bjw8k5NA9s6WQSvTfc/
foj5Ri+2S6ch3eoN/4Tk0J0nR/G/wNQb5tZfUEZvJdEGHlE9F4NiyP5bE7c6DNQReXAG15hib27y
lknBQKdbgPdWgVH5AnaOiZeFgrJHgWzSLhG7QwtP8tdumHS8jUyLt32KYJSU1rK+xk2BRbz0v2OX
L5MYq0pw7iHLx2lV6FJiVcTSBFZo9w+wN0R+ZXee8AKRg8x2zWtEWRUjuSN9fvJjC6jAqWVyCTEU
owBtqYA0xDRpEaANW//pmAp13f2bIHzPn5Vp5a9IUuTMMuoKVicKEMEznqoxP2IX5cE/nT0iwHdC
HamYhgV4WqD+j7pKzknSiuvZYJrTHZCa9s4ZXmHcRbjdrpgPKBhAIwL1PfK6Be/Zt1uCWhCGTxpL
MgUTmU/GCpQpb3jeimklw2p5xztkd5Mk8GbfrGXbD82O3y4KWrsBknDcy4Pt9nCi/RbDHPxBX7cV
8wAAwETNuTpY7nl3SWqxz72rl2QLkw4/1MvZHXK1DFfuN/zTFvdhqSCX4uO2aOYcoZblt26jYH3e
LEnSnCII2XmGeH3yAtZjxTFhDKwBjaENMn6dwehQCii03rkGWrm4ftWSIEvPUvLg1tRPLXIIhqJL
XXjXOHHX1qN41vGdL8VLEYRlRBxUh47WES6Mpme5iEx1RpBeDBPn9tIqwDRU5I5hCwtJKgP6tYIK
HBKn+98qhkId0NGqKRXaHflFAlzL800js90oFTB99PxhypUCqjWdbItEeBL9J1/a6CX6VRZK8rvt
/mhgQ1UUTL++iscCAp6Y7cjxmYuft7SC2vE1Wns7Tuh4yOh3RqQv600M1mG2w+Y7/Uh62Yjpa9h3
5O3RkTNNpJTlOAhrkyOEzY7bVbfAvLFNAqjVBI/N5f4uMU0bQQPolugW/x7V/Qe3ZY5CN+FmKn7R
5fQiey8xDY3PXvDWsY+uu9miYvvtEPvj7a9td42I/aV64pdCeTfZqSBi2dS5IOCDlZGbyGzuwPSi
A1N5u5Vd/iNHrHtv8uppRiSLzNYlo750G6YRG2dPmHXupEjaoPaRuLuXLRgEEyyv9rOUz1vI4fy3
QYmVICkqiymm8hO57hpxAQk4OtHgIidbLnspzXLrx/UX1g1Gvx1Ihgm7u2T6jlIagZ7V9l4S+fdu
ck1ccq3KFpa54ZpiHunoZWGa3YBz3DV5BGs6rHk88/Jy3MItVwBx6Xdd+orNuuHkGcf4e+jB9MV5
gW26feopqrqFTt0RhBtzBWj2mZqf+AL3pBWN1qaqjeKTaswiF5FWqp/xu7cFJhAZAOiGvgDAxkWe
c/3loU8w6HsvK/W+gqqaGo1ecLn/9hkNVs8tCXsLN/0AVsePw5bY3DtH9eqEVMGsHGS+FbmuPQl4
0qptfcjQ6BZX03bUTdBwkAOvhqQf81Dz0d8rp3SlCNRdsT00g9+YeVFMwRnJm0EKSs4NMldVJCSu
T1SO1p4D4OuO5SzPosCsHy9p4Iebm1EMIG8nCCmeBcRGyjGeX30mJhCADHHab85QxnHpojuAcs27
HRxgqGtzmk6R5IfO+lgJfPk69FlIcZ5VzRyFLBWq2NiH56cBHgmiSLstR+938/GdMfqEZJ7OBdao
u1w3b2I5z3navHVwg/+lMhsBsPJGIDM6FMvnYQFjyBiRhebw+LEi7G1tbNNYBOX++xl6QJuHFb0s
jxHhYaj/+B4kHMCY8BjxGcy8l+NNBf/YhAObi3OnISA0TPWqp7SVZuVf2dTnCvWbl2UtMOHobklA
28UavebzXfnEcIaBqG3HS9rp1mO9nOAdWrK2DqBs99O7LJjCIKnZkPvKZTUrH+V73Ao6YuzHZX4v
NQDRpSDNY7820miXjZCX0zhec90YGIsbYi+CaCS6+mFcohlt+vZ2cee2KGu4pQY4KDrCICyHWP2f
1gm6JEUPXRdQDe7mPZSYRjeTtuu2oBPi1U4gK3JGo006xKhRacPsPYTgH3Ob7isYUjZ0zrtM3CLh
2dQTUDslHklEZ+Eh+7rLM/5428oRI+HyqGKoMgXxLMTlqzkl4JNAsL10SGWpBp8rpYXCBBTk4sov
3zuGXT7yZdtjw5Ouy6uCMlP+k5CymQpOMTkQXhYx0AfFoLZ57LTRePKUybPb+GFbOZJWdxQNRvIx
Wx6TTyFgDD5TerVYgi9vnZFjm4ME+Y7TXWSEvj2nEpM5gaPstQ3vmo7apYPyDr3Tbci7NlYBnc1c
u5TCWt6AdPKqHVl1mPC9Xe6hbwZDGEDsOcl2f7DhyGPa5xfWbj3SLP2TKQQnpx9kNy3kq5UG5Emk
BLuv625RlBlPZIcJjh/cA+YCVHRbf5YkXVQpl5dUbrSd7i/LgMAL6CZBhc8PGVU2awJM+vicL9Bc
jsBinWB24pJ/cmhMxOVALSqYW0GtPOD2n4GUs2SNCkbftRHjUbHkiG2ToY9To2h1/QYxfIYeCF3Q
sht9HGVTdoAbSQ8Flan7ApmcSJWJOROmeZnxV07KVanbxy/ASVgsdS+/53HK5a4k+875gSg4sCLL
mj9MYStjPk5/CgdhI8E5fkiutd3AEG1QIoVa+U+oh07hy5TD4gjN0+HN5IunnJZaQEFfpN9EFbmC
X6N6S8Rx0Z9nX/RLugAE9GfecMag5fA/N8y6llRTOQ3OiaXvStT18+pbW6ekDzxjV287cOOkuIwV
HBH3pxKA7WcxXiP6SmjkakBj+t9rXr/7vpflLv0vFeD+YbcSO80j3Pg3dTkiDP/xqcRK9N8VcY9m
V06IplR2LK9xM2RLzleq6J1mhebH8bHyLgZaJF3TK//xhJj/il54GPNHLR30OVJvMmDF1Mf8YM8N
npaeJRKVYE2+dzgxv0XOVFkokisBI3C/VqbmrN5YSAxJqySPEHBXSXdJF1iC5jwZ2AW1OuREEW5D
gOvTTXoXX4VulGNoaxFZIYencuxNh3urDmWbcw3n5UsgEhCmVjxnUSZyZipq4Kx0dTyYDoEkJAeG
G0Azr9h65Vn0bkBnKRl4KqPt0boJdOTBy5yBsCZJVdTmXc60CKx2CbTf5NG4t6p1/LJmutpE1Lq7
7zTz9jTdCtbSODLufqVSmq3wjIbDUE28QiTPvLNmqWU4gfVSFWg1LPsyFw8orpf1et+Pz8nbrZBU
kuMYkzcqsh9nsjef10MhU5SQJvp+sTXbAnIaslzcoQpwhSLW0ym3Ab1/f7X9wOr9Ipw13H/x7L+b
AjR3DXxHlWDS8Zg7oOHqcBwVj0RVzpctQ/xmfgtb6Dd+cjE+8s/gTHNb7rVqWYwVsDjosTM3Aas4
utX0SLp945JpCsUTPQkSWX1Qdi+ZTqxue/yrbr6LczVbNxMznTnKlNzFhh7Yq/fEGQR4ht1I3gw3
CkSXqVZ83YCocck6HfvvCFtLVWGc73hKJC82zoyj3hzUJPFbov6diI4OThfO7JMUV6x3zJqGeo+s
C/YWu+lAf8PxfGxAvMhSVomgUiYsZIIQFVhcZ563hA48SHROJt6LP3PFfQSAuzRh+DekPeUs0flV
VGG8VIaNhiiqS7pQJ8ejGM0oAfsVMABGyOocOi75CtywF9+tETKYmjNvYLlJKhnGhypalQwVOuN1
YgLyCfLXF93oOJ9n6AsrFzPI61Akqe6ctsdBbeAVVupZONdLTC3NgQ1U2GHV51V8KYJ5C3AVmFSj
IsuU/EopH2Km0QF6xlFVusKW7eKvXJHe8dz4kwTEMbDBin2i+ckRl9+lUinXEAqVTsGQiducA/mj
lD7G6HVCY6njvzDirds71XuHNdqX3BPo6RcxP/wA+kTqqO4njiTMRz9meGBTw72PmyFjvvh83c1l
f4Ot5/biHL56kRXckLbV5mPoXRasDsKvctwq74DLwXq4a5uwWGGvhHMVDWBWbI33tmqldm2fCeZ6
CyvjhyYo5wc+kWRJMTYh+BJhcwLVKb5FF6XwnmJZVBSCe8K85j1ZpELMWh1z7XWTZFtuSjVNj//W
Ugv4gu6CxUxbGTUEfgPjBa44DnstTdO0tenFRHeVAhoPoiA7hnlche0aD4Ro4supNbGRGB4niiuU
j1wCQJovBM2KfC5qIOx59U389PkmCfNX2OwrER0tzbU+l6x9gQya/glWng3pkXhyfPUPjx+PTiua
0syUrEZ/reuJng+rGfMcBX2BL4QptJfnXnezD+MnBHgYc24SZlmwT70TO96rlLtjgV/EW8dE0pot
XJXLrWU4PSyXduBpgk947r5iK0f+LVNFwozxuGTQqLkih76pAe8MuVw0y134cD15/f4Xj9J5raTc
EVTAWPSfejb7KPoUYku1c0u9itjN9GMpDFf6Xdz+LEjtRIA7G3iz4Fvx55C8RDvMMc+DTtiqUPBA
eLTUZvhldmies6N8Bu2E+z8zpXkGbwjC5PJXKJhwlJuZz+BNKYIm+Lvi8EU3/rSik4n1uCV0LrNV
RwAZ1HOTuAXn7EsujF0Uy6PJXup18eYH6ijZIelDIJV7XzezdEmVxSx0y6MLXe0n46HRn9gPV9+A
vfdNiqOtgxlcvE1+TKZzdiBNjUMVVkLVRzabhr+ADlviSowYcUswlQXiZz33N/Za8jHhCP+W/zi4
BLuiBIIdPFib4xDhOKflfcuZSlQjGsK7GMXPS1JJ30LQu7STzJTcbDtqFedLCLq7JZYDfAQu1LjV
WfYwVPXqQ5pzaj39a8cgj9XW09EC3JsieliA0mFZe3ofrYUsqrwsWx1k0wXqE2oOXIfYhheMuC63
sKLglHiVSqeZVLKre22YAUmHRXzakHKlgkwfafUsQ3pDk32XLkydHBlhtmV55CitLtyxXS7OOqfG
4JPZL1AAt++ZrFZGGOi1i1xCUTZMIoXIPLav/9WrTI5f+5SO5EAuITTBiad2CC9iyGmpGBD7g4Ai
/YBSrDFOHYFM7WydD3n5Q55UdvScdgmEAHDt4xFh+p61dxr4RnicJj3AubAyh0kgk4txiN5zWRrJ
7al7LKvyDh9q/iKP8agz8JJjeLAni98Nak6NuhUvmW81bovm5uukuamxeOCiJMelLjkFmpy+uEcR
dcv1es7ihj2Q2+AmHl4GM0BfhRgRHeP6MBnbHGsmvX59ARW/9cnNH015QM8nxLk5ss7K4/QL9vpe
3W0QLldT/N4ha0lg+UA3r3MRbMMwqptdDuGTakT/ZPJ/2j35S+AVZrq4LuDsxOdDYLeHSfNUMPui
jH4ZjUvzz1QIJCgt5UX24zqlMvAGNn5zBIk/M/FXjOZualAzS/ns+SvcJYa/RuNhI7qxXa06VFrd
VXpDmubImo7iR4yp3WwCtr+gkCqOQcqIuEoyTDs5jPRh/+34gNYIo6RJP+IKPZ36HdlzhIt2KWQg
Ru9/TrvZPDbX+X0yLj7JzkLiL15dl7MN30EYkQYN++ua0/RR6hjSaeSg5TibN94bO50z2EdfM/1y
4BEjIIGEhS01A6LI6r+052SprTktjrN2t+5UutCDgOkc2vslnEC5/3dnX59W2N8BCu1AsS4zdagQ
cylAe8JYyjJhe3u9By5SxWnQ+Mlxg+Obe0dSNVzQtz7tvmZhQJkGmMM4M9juvnxITk7K7TMvHV4N
eYbtEsMBWFF89GaB2zbP7oBX//dnORLK5qwL9FBCv9ktDlW1ba48I5tb/JxsIUIzwRfCHA/fu/ja
Mj4EkGdzEa7jwZNeFK1b0vZEDRGGtlCXbnOYTwguU7IUCP8w4z4SOuwOd3+eeB0G3LzLu/VxWkbp
uDA9JH2kuSGod64wm0cs+wyS6l0gt2cQI/BpZxH4QHdqS5cYHtTgNQol9o5BjcqLpcoOL+HGQSJO
hWZ3/qktFGU/9UoRMk1SJ2cJMyrhnWkKLuLZ74v++Z3pmn2XLPrLPZaF9AYAjoeJke+y4UE+5kj7
Bz1qmINTEi51MARYG2BkW1UEmp0oXFabp/LMFad/9bO00MxXcNGaMNAuvgK38+hKR3Z/OG0HNW98
Nw6ta+CbmVYAqiupeWMz3TWO1a4iCJl6NVteIiEAu39rwv2gN4BStLZYZKnf5w9DiDnA7gB/CTIg
gKgTBxVofCLFRn7flfRdpZs+XeY+maSyNar2Ia8HFj3uopvUKX2LfzbI4L0+D/5G6gzmxDzZujvN
Puw+kC8bi70ynvcSlBNnPXKuUzg/sOnbUMumVPTK+Q5Z3X5A6lyorrWARDuPVXyJQseSGExmuMTX
X4tsrLrQkOOxXfqUN4J4aJSpNeciOMzC3Bmyxy6temPrM/eNhPmhfR7U5oeHewRITQlq1nZmKi9M
qSkpz2iaqJSmURfrRDZSHAMGFotlTwid0qo+OfcXX+qy92kFg9oCufBYOOeh8TAlF36RRnwpVPNG
4kVxX6SfvTiYngkNLnK0NLaWXJA1qG9jl5+bNmDuPQa3a3oaqHfb+AodoH1n9ZZPIFCw3hxO2e5D
wOdspc6k9SuwsN553dxpWApqOxohcW1Ne7LDA9V0Qi8fKmwpJqrZNmUqotpoAInvvSuIQ5GRrfXL
itkYw0drpaJ0arQMCi8LavFDbo4oQA7MDHwKbe+WMdmzvYgzXGh7t96lxXeCd6cXVtgZ42Uwpi5B
ZtycetNpANa1DKlN9le8ocWCh+nQPudNMf1d44kYTcvaNyDQHG6RP5dIrPw6CoH6HVniVGmaec94
cL4N2TVcYz8UooAQK+ZMYqZ+B6i5Otxn85bAnzVy85ERgpfeQN1oxQQmmWNkGAGXDEBFQfw7BvVs
yYdvKNlFd8aSsT6lFe07eY7MmXZURbMoGcIqKMVIWVlznctK+2uShtQ6gJ+JB0EnoUvm/07cCvMN
smMllBUT7apzqg93HRb1577BsQaRY0r6ogmugFRQy3M2hUkYxj1Bwf3Od7EzZBPL99zqn528d+Ex
bR142VHkeXcajg6Y4IxrLl3n3Fr/67qealrBWItE7uLHsP6rfRFI9mXp33ljur/ti6/rOyF/92He
GH9LpzWEJbTl/2sQdjU6QP0MtUhILQRXyYPgJOFfDKi+Y3BR0j+9XwNdEXAVxg5PYNkb18b2wvKF
k2ui3yTsVXL4rNPvaCcH0J5G7nbqiiuHxbfoFXqenBtleiNlR0IDU/gc0etnOAyPWeNqvtKOxyPZ
dAx/QjrysE4ZmAkf/z79F62TO799WY6P4rm9HGdTAWdvI1jZ+wIZKyOA8LqUjJ0JP88CHX1WSkx9
7qd/9XYX8WA9WjGTjTnHgTf65xOfKzt2IuF40MB+wjBSikC3O/ISV1plVJYlaDL05bsbZ1rwsnpP
Cjjp3UqZeQYqjAf7uMx0heMHFl9W5esR1tc25g/5NJnpLNmAQ0lp3/ZmDEDGTqKVy5G3WghK6MPl
8bgWhopk3v8oBf05RVMXYqv/DMtEU5SoLECLXlGY0d1G8aSHZqde46cF6KAMSQLb+HdzdVr0cKlw
3yEmffJ1rSRWHYC9sCRMppAHV12texsgFdgNMhhAfEM87SigOSqJca+jy6/+xgiCQ/eqCZMTsF9U
slSmvcXcqhTUghgtR4njZyVn+f7Baj6X7IZal6+TaVPAqWaE4RCl25kh/bpjpEPYuz35lApXY1w0
ov3v3E1/TMFSJ0mtKTO22C/w8KMDqcVECe3LbCnWIV4aecdRCAYVhnLCSamajIY2FEvustZe9N+A
Nmg0A3XWh8+6+0/vqceqLbBb0rvEu+vnXYM2f40FY8S+vHWGP9JBz456CMAWfvA8MBZIGw58BBlJ
7/bvC0IN9crV3wUwMpNT6kUaq/ly3QtzDutD73hGABjM7qygKlLXH8Ss1xDnE1KGiNJaE4fUEu+N
b5iVgE/KdBbjiCzTT5Z4b/fcNpgkTWbEL0sSGqWQ+mkXFZ+A0Ef/looWiBMC0PVWHHvfw9tbEisv
gCq3GrvmSP+6u3lKDK4cGUmQC1E24hAehw45GoTeM8m61VNQn3urjFkPGToGpWDejJCLF2MRSb01
er1XObx2Ept61IrCLZLjk5AhKIwNe6LrbqrUVlotecP3+F45pg/+m6xrOUXdYOI4GPycjSCC/MuB
jt4c+rCUF9MR+74nMFSlcPIlsO9K4/aT5q01zc3dnBAO5A1/G25LgUbhIl/GQf5YpqXn7bkTt9fx
PHf7TmB3MbW+sLxkiWx6L9u9HJAvX9/lvISbc8QrBLEoit/6A/RoPp4LdInI69R+JpqtMUSawFVg
9evPrbWO1fwjgc6J5EegDYpsPbskctTU0vqXFRoFP1jAiMPEKrwE/QJhKtOuAYdHk01fxo3p7Bg2
q+pWEXttqJQzoy5cRrpAEBJ9JFeA2IY5N0i9TIFIxUhucekIvLx3lep6py15cLjOSfCcgzQWn6Rg
Cyxrh0n3Awg9/O6lNiFTW5sHn03Mv57UKh3C1ptmQXSH+WC1zoEFvw5m0Vi+j3wxRkhUU1DWBde5
QkiTC5ne0/PYKLXhV6dOD5qqG49MvhAIIfJrHF6fmD/viBWF1Ts2BDfMCFiAYkst8pMtiOmvLYlS
xB+WX9N0FOa9xI1b+kABLSOBeUGc5jyYmlRdVDffN/U1NoD+pbujYITlSvQa5xm1voNEp4Jfam3Q
yOJnRYHQihw053Q3iOuUldPbGtPybMYNnmY/EzUiDgyp7MDQWO78l1zuxlr89SK4fKgtk0vpIUB9
zRk5GKQoGLMPoI68YWrxWhwBk1XFhIdlpkX5P9HebxLEM7Ise9bwuz2oLqORqGCukXa27Apf8yXZ
vNCGSEc9x5pB+fd/OFeglOb15+Z78Ln3kAGCNB3dKFocUgdTaRvihd8fJqoJa94yUA/MOuafQ9vV
AOYlKgcVL+o/uz5cil3eyDe+O1J1dGdNc2TFQjitLmwyhZ3ngVQZMWwnGgo6PRUPVJKRgo5q/ias
hbHO+kVCcoRmoydPGm6oD6djMlOzIdWH6qCU9pC6IV9wmeqgJCRbmrXbinA1b42GPa0grLUpQcCp
JblpCnJE8oJNughMS2HEVMUgNurDV7yFZOHzuFYpW6zCDUSOibpGkDwqb0SEf5FxMjoqnZkg9sCV
cqQxSMMqgE0wbng/n5Oo+F91VPy9bkaiW2Hy6UFVbHbznXnPaiF2Qk9fUw9pbL11scuYh5nc1z9H
2hnTSfY4QfExOwUbu/gv60JYonOyk3SBkQBVKtSC8g6dfcOJhcYjPceINrNyUYLjPtv4OQDPNjH2
unF9WDgnFOHYsHogYazosVV8aJw2BY1YHWM/XaVIElBuAeG/sj1pi+Jpn+1CRn44lISQykycZI9k
wqM8PH7CXRvH/bDspFDWEub7xm7rpEV1beEw9CxFc1Yx7oSBuT+Vxpcx/EJhtUfRmwB0wLgeBeip
ySIE1pGbOXuwmKc6G4BQKP65sqZG7S+ozlbXEpbFj1G811jqao9Q42R1PfWf1dxWOTky7phhh3hL
n3fCGVe87TeIAmCXtFwVWd/5sqt4Uzy5xR78gAqEJjcZEsf+4mDZuysnLzuLRu+kOKcTVj8zNeql
VhDmZu/+BShZA052jCMCGOQ601HS0YNS+hf/XF05oT/4I907wj6oz1FrQEB6O1uw73tcE1Cf5Nz4
nbik/DvtMNP8yZX3/Go22fuYuYQBEi7x3K7nfPErOpNAmCo7fZJ2N/HoZGhX3btCKpL2pwb2dIlf
auAk3adkNfSB+pytkz1ChBE84094iOo/nOdzYd7dqIzr4y5EyjF5aNVdlzbbRPYfHS691JeyyUWZ
rcurUr86LFIZH4505M+h0ry6CH0aigd4xjbln+al7j7lxGUn7fF2eFdZx3WFG53BIcZOCsr5tmml
hZIF2AcQqEX0hvocXwLpxoErSRQfZzqc6cydMMj/cWi2fSXj59ydi/GxCFOcvl76DaoJooVPT6Mz
jQ13O4/7MbWhrHihrh410Wjr7SdtveO9govD94E3LFZhFmbzZrdTS2gyOVc/ObJzTHT85x7IxiJE
3h1P9KayxYkZCkrsK4kBAA5BNZa0eneFYyj1+mWktPKPN0urlZj0jXtm9T8AArUu/xPUwNLeuMuX
wm0J5jW2TiGCUm97PYl987rDJSM44iqRWRTi7K0+ONh5yXGr75b1aqSYQzpjdI3LVvws/6HgmKoj
HoSU86ynF6UnqRmnNnWhtU6gpHti/DyIY44DIPIBsLZabxug8RsFbmwv0RaVVLmqFiJolVlh+uvg
+3ExwSmWBnwajN/fagNFiFusuP1Cwms3n6z35mIzLoA6QjmlndEHzdpETcrmwCyJgf2D8uYg3vtv
SCuds9Jn4B3k3PSZMNkj9g4yURLYNiWBcHEGdZsO97i8Rxq2xvmoc6FLw4XyYo/zxowd1iSprRWk
mDItZUlCuW1W+WkU4+yIDOkdVZHEk1oH0jm5hPqagDisR5sWrkiTk65XY5P8wSB7k9PnNqR5Gquc
Swq2GHp8MLNadep5id68xWkeL9UE/oLXTO6CAqcfD3OCn+Ny1xyBmSu0KnOtpcNMjuDQisbxqeW2
QvQCwaNbZUBTHuxwXoCNWLcNbrbsnB/n0KguWzSJVnlb77eaXHnwBPxE1MUaJzwi9odCKsh2usJ7
25UPRrGe3Q6EaWYf/JqJ0lJNNchRfj3UXcLucbmVV2qr3T92vVMr4b+l/nxa+2dRmbon3GkvemI3
SEw5g+/xdl/NZsDrqpY3AnT8UjLVg3yZitkLVrftMjcbOOdfOiZym+ixJ9/zgAy4Q6yRamm4P1mH
Aq4lGVyffKxwKHl3Nt1PJ4A4sHi48Zlkzae1GGrgyytU5hDrFavYX/Gfade8vSejOcGmlCuF8jse
kwQI6h2I1nUEyyLlsqtKqWupnver56Lm6oPOEW59ogC9S//vT6Yy6xJbIJNx0WGbBrYAvbvRbbVL
x/soLa5eCej5Li4l3nn2o/PbcbBfJwzw0i9q8tUR0GOyp6BICjXHVSdOhK/UScK7nwb2LoxK9MY4
Y8fVcnfIKv9cDWJKrnmuRDEu/3eQMwuyQ0NLQ3hEk9lhb3kvoHuHyZr9fuWNUHyBL/GIYG6HS0Dj
XbHvw9IaP1rYUcCIWM3GfpFzq+JTuI5cK3/rvhBgZ+WvUUXEO8tqVfEisl+cKDeMYac06aL+LDr6
ykw6umKzoXyY+ota1Y7V3BbTmSXf4bprWB0ZBadtoYcMwI9d2hef09YhV+wro5yUpU06L8nQsWbg
HrpqwGWz9mwwfi0oKIqyNBdc5h/P3zb3KxcKwACoiXtO7taDfQTf6ZafnFsQMhi9u+h4h/GqSiRp
NlKG6zPfWYbD1Qh8WjSolJgnyNr9+EZnSEc6N97Fq/7YZjAbStsObMGWvSt7PshzqNQ+c4te64UH
CCyDY4gWOovPRTgtgqtrmcqgGd7nwvSaVkXAR5tEwFE/3p5RQAiAxwA8lzB4sTmZiH7Nr8b02ndH
CfbY+HBQmPLanYlv4QNTAOCtHnWW0xR76Z3C7eMUpbClOG91VOHa6X0jdRtaHMxh5zTdwAjYiVEW
QDD/8Qe9rrwPa7+qAfB1wjxHcwW2O6PRHdCQxGYQOxuIxmSOC7geR9fAWtqKGt7SJhHzFf1G+OhF
DvaBSNMttVrdUL8Rrzf/8vbRuaVzmJJGKoGLnoqrY2oPk6yrhbCkDZVxraYJjEgBuL4a9sQlyV52
8ep6PvjHdVTZzywkRiYfWfZEZmoPdJjr8BOXNbGYncA32Kk620zdhYsew9FUzRJsuyD0cttOY2Re
s02e5JRfwAIKyqHjgNOlINJAb2LYkpVTka58AHwlz7J64RSzqcFCm/ahfA/400XI97Ps6wU3Ufy7
Y7ypbvp0BS7MBi6SwvUvYoJ7PSdtGLivHqwwwkgdpp9uMHSzclQKV21BvcfJZzNQaYR36QazVMrL
wXSuX4vwsTSwkWrQR01hPzcUoK306aN7t9MapMZ/CFnZJGnns0Qxzn0qTiLZ91us8PCmAlHfXZXo
UKnBmi17aTPnnpF5hm3NeKh7PtvP8m4q5/EBENgBgzrXwGPRIJN5h8yesJA6WuWjc8LL+Codmv4R
tK6jbuomrXOROqN0Oy+9+MeIN8TS4XinjCIDuyQmoOD3j1Xntez+hL+4UW5Wo040OYBY9RgMOKlD
9dHxgMbPJgomucoKTIFRkoF6/pPfJxhF3KpcLL7JpDULehTOoUv6WLvWvx+ipfT0ANNYqkeFCNqh
eanOPAdigeNyBmTcL8ZUJdzZssrfqUu+mC309sT0vUASTGFafx6iGIt67WrHVbHF5i6jlimfa8Tp
yHlUlN6He5//AxEKvvm91bF6MWKvEjs8c5l+2hbyGND3kO/gS9NaJ78tIg/YIh8U+9p82BUxKX5s
4/8Cp8PxhE9SWqUCDOzI6zjdFibNAmw1rz+35ZnU9bWJC/uFUqZz6QL2wH92uT6hlWllD5XxD3a0
vboaxQUR08dt8hiRspfUCcU0WX2c5NsWsb1yXTlywj20G0le4BBM2BQBlsCitTXDxNgdfZOqMt4m
RDM1KboxBafWZvNpmdXtFs44UD2G485Xiv45gJrEDxJUjxA5VNw6FtestkoirU/F8cVQx+AwhbQ/
wOEYbuLX9mS8+yOmxAMY0KxuSbS5xnNDFOcSnriQHH+Ae7g1y2X038r6bkI/Eer4eUc8208QOqT4
SjOP3a8fZAmgaS4jrBE7gvPSe6u4pxejwvIgMV5WoiZpm77obGXdbMnN0+pv4NAFymzlmnXY6R7S
m4iBpAcHZ64E2AkyZdLHbuMxnl/nOAF+mKX0JwGLAogzjdfGw3V5UOtjNoLARPSCseVPg3XlDK26
Fb74HDNTmXvbc/C4C7zUBIj0rNhAfDfXglk4T5PCgrr5CrS6P4A1hMhID5ayoz5IA1MMzxxZWXEc
8lh5steR1VyopE1OxLypPT7z1AvrME+QbtNmRr6vOzYgOF3UGPpDzsRwhs2slBhCFqE4IZvAzAzd
6CZGCR+oVu2f5fmQDLFGFq9UYDuMqik0rHZ/c/Hv1Eidbq4ZtmfSNi+y+5Be97WJxvYrBtUXHyg2
EkVwDImHGrs5RwgH43ObH1dzm6gusbsEjNt45djhPvtuTS+Sy1IYQbzheUZgIOdSblZzHKNjjIrh
E0O1Lr1Wl3AbnMajoR1XI+g3dQH/s/+Otp/azO8WiozKmo24gSCqL4NPu6YGvvCMdreOip6Sgd0p
oHLwxQI2RQTkoBFRLimlvn/Bkw/470gqKslJiHLvrmduCGSCEOAPFILgPgfGmgkZyswhM/4VQBT9
t94JMwRlS5KpcHMcSukDn7eqDaYfiRUwhSyosT1OZopwcxvPobAt2IpGlrnsRqXUQlOJ3igLvTmO
H2MQro9nKGFvifNxhtya78y6sMo0+TtldiUpDJ0m6aAuxhIvCzJ1EbJSy7wzeM3LFhgoBd6M1xPl
u9JubzWnZrEL/mE3IIu87PDHaXzLsMBIkRB/7vpaQ3+/0iki6RLtC0Mmz6qXvZRtpsPpUfW+Opr/
Ph9bKgJPMov2ZcoQ+DHd7sJQPsZwAZqSQPm6Z90wfGMybnL0aB7qkntlSf/MekpJHrYtXx/MB/Cn
X4V5l78F3pD5dJIBlYh2PZrjwzuakRcKqLvgy6bVM41BtV8K8SaoGEbKZGbHDYKYtdFMgSnwO8KV
jH5PjWS/+d0Rx1XNmxrClOuY4RAKig7K94RYK3tMZUbHG3atevwsJEOv7V1ngpd7YLKmLXsePmdN
XeOo87alilN6X04KtIlXYUHtUB8Zp/HuZqSUXI/IAYRSa6Ej2a8Oy6g8dLdsyH0oM1IU3T2kLXap
Mj21l234u7CK7x7AIi0oX9d5LvRDeWHThcALZG7lKeCK3PDDl4ac3k19wbTZMNMiV52iavpgqzJT
VJfklj336o7+YgPs2W6lj7OHX7cLvXIWckvTOkB80svf82ex60wRQEzWkEDYOLCZcxdY5vsk+DGG
qbWRfnruO+/r5OhxtRdZEhpVdTlQTuuCOXLLDUX5jxuFQPiakcZW9E0QmHSSeyWLHXd3MKShg1AH
cIRqBhRgyneSg3dNkX3PevH0fV2Hz0DuzPN+C4KIF/iCs6JmeDPXdaNnd846a2oCfVjqjyCHvGZI
/WMllsqOfncFC5lKRxmwuFY2VgBVPTThrrxBmR3Rmt5gw4KDg6uLEB+OkyM1lDqe4HKS8CcBYqd5
jbRn/IQLfce/RDwGUlhspFo1VKekCLddavOrEp5x+zLaEh5RrOoHCrczCdbzxp7vjvLaINQHU79w
bwgTsKHNQH0AfLTJzHQPRDpzQDY0IPg5cP5Wl8+JNRPk9EQBfqUTel8TdeKGmlrMUAGk+q9nC1lX
8SjlUkVJHUmE2d6q5LKSQrmj39+EFKp6QSXz3GpZB6Gvd75QpBOgKfAYIDY40vcn6zRs830GaFMl
SyvhFnfJYspXdJF8jlHJ+sIzaMuN7if2rTCJAawbWpy/nR3/p02PVOAV9/LxjS0yImRnenITWGMU
Nb/omj5J3U4p9Zo33d0F+R2DTOz3aqvA+qZZicWyNWX4PkJ27hzfoFWg5M5eZP0ReG6FGlnmEIGt
3K6HJ5rRwXZ4R06bVAbXnHwSvIy0EraeaCed7GafRHpw+UhJmXHR1dad58TLtAgRZv7MoNDsGXQA
qw5exqsiMuBhZtowNv4uMc7E6hUwoVrL/PeJAZl0jZ3iJ8IBE9d1FFoGufsBmK6lNotPbwduBVBG
6MY+a9iFgZAIvbtVAI5mPke7ODbP4OCDZM5lSEPFj6NvjC6r7tTjUDTRMcKUzMylmZ3U4vklyawO
K2UVWLMrxfbHGMeHthSEwjDhMC146Si52RzKECAWAV/ivq5dvvVJ5vpVxqwCRJ+rqVi2IvNpWnh7
mXKUWMNyqEqO8eRIQbqhf6F3+S3ulR4JV4+GuiOkG3LnCKKaQAUM6vFyzZvfW+k+e3hc63CXdHbV
YeCAbSqQZ5E3CXW5KNaQZm9GUxdH7byiYV9C1rMEz5pE0wp7qX0Xa8NZRw9t0jgswRq9io6+JeMO
XZm87lE3SZn27EWMdJHKM4RgUlNetCKXRJwirUX4oVnNPTrsqQy1csIzc7rcr2skemoNuAg3wewy
8w5GN4YG8ZxrasBdpKRMmX7a7mtVy56pl+NOtg3MUgukoovZ831t2KQ9RK4t9BGAOMxu5lFfmqWB
Fm6kKJpozrfaJiK/pwpTSEIeZFMSnXTe692IkqKmnBnFQPOOpRpLVxyRa1fZLBO1u14D6dmLaCuf
lGJO0MZ4iIsNdo6sAi802L+1VrEOyYCdyI/pvTnbINVHHylxKntqJemYrWlmHphJudIyJK4TYgPw
RbvAFWjbjWKCVVHZ9BlxFdDDzpYQI4Q7xWAQtmR7AOqpG8HHizwwMvk4mm6Ar97Qi3+nemT4FtR/
9mWZnOWJASb+cOPnnkvAAab6rCBkOR1SfpCL4IcPRVsPNE8T1aD4gBA3+/XiYVvomq1tZ8UxqbQ/
GwIfbppNRpF1a6BaOBZ4udOHc0/1zknX9RBvaawPm4KwbgXCJZk3B/RmNGuQ/0jF4Mus9LUVrx29
PbsvQSXSxIAi48AeTrcrXWYYZRDXwjX55N78aDMgCD8WNdwhRfyq1l0wco0fmFGVZEH+hbDMfqBe
urxCE13J5r2AIJBC3Ru+63vGr9BikRc5vMBX/P90rkQ/j/m2JvGvDX5gErHiOdPZ1vC/lbrJTqhD
vbj6MCVAvrxagi/3ROV1bzB2QhyXQxqIOaVOLI5jiwuIqTldf1ObLJuQWwd21+Q+w3ROgqPgAtLX
NP25xiZD2vpKi2cA03TWDJ8ytkSdnFFeUwrcF6UJ9WAg8FBn/xX3RSsd73qLUOCs1pRgk7Qpd/s7
l0mW2fZ+d4oXK9mXwa7sgOgaWWUxwcfavhYNul3CTGD7y5NUbidZu9XT73j241qlXCMTl17UE3de
iD2sIlhETzsomeHsrSXUeCxXTmhKLNU8YCWSDWpe+S0AyRsWe3K9NsnCu5JO73AIW5L0qaGCSwkh
uN4DtkO9Lv6bNVDRlrRTb2rtJxvU3OsRtECYY03Q51fy7TbJ1z05rxY/OasORQptUqlZI489Z456
Jga1lzwyhpAP7tdKLrzkF4yOjWr6CsRLGxGriw2PATebUhX7ZGxK/83SdY7asnv+TR/ALiWARh0/
e3djlQhFqn3+y1aJP6DwJzZz/4Jmfo7dDVnuj3vyK/1LeHlt/r8tdVb5BuhHajEqg+grgtWhkneN
M4xGzzU5TKryQFT8LfnNJbH/QWzh4Lc84Nq0waDzlI6ToUbQ2VJSv4wMM7ve2bvjsf9QVRloAA4Z
RcJ+W0jl5sXZQZsIAaPrkJfE8juR72Ou+F9lS4/M+17tmSXE35tX+jG3prDFkF3NaFrtxEdu/FT1
jivIV/BmYdPxdiM6bv1Bfamrb981b7gXoyapDrOsuxZEfwSn8ipUpr2OOeckHtH+J2RgexjglP+5
gx0X5MjZoXINLxlWViHon4S2Yl/GT0odosPfYMTPc1q03gWiFZZtJFGsnZYf6PResYDuUh8clYbb
mqkWBbHXkRncncI15BZRTNohyCQLBKWXq+jAtfgT8vBLWd5ZRdcwWg+/S+UhHA3IcL7Pd2HhuF2H
osC/VsQaTSQuTipYM3/3cGTBnzNWH5+Wx3vyFKnTz8nT5sueNGgJBBn+uDmxwcOqoVzvbLqWRN2K
EwWL3q6oHeXLbqMaHSNP2FOdxRmicv4YdUCPQ0i6byXShRAVvD9vjjE/9JJ+YYKARh3LqeRZwli8
3EwMJhz0qVhxr0lfLFULSZs2hHq7AeLYcLrSC0tYrQlVMKnCFBa2yLlD4n0V5sCSoyLed01OttSm
naf2obNRczULkaCo3d6kzuF5zz4/sWK4ORWmL206IWd8CIiK65OV5Ma3RhuZdeag8Pq1SPDuJAZ1
jiGngusSgijHv8SpchUhbozJM3Codmi6gVzyLx0gcBHDtnU4O2vKJ/vOVmt5NQvOzJ9KVVMrPcP7
QMmfxzziPOyMJGWklYvLu64t9Dweo83bw8ZU97xiAONQzmEflN2rq34mJcXKI2z3POMMMpa1E/p/
UXW5DMGMzRbknG9Cp7s5ktJ3xyXXX3oArtbwqvBc1nG0Kk/8rAx44wzA2mtoQWCi3LRmlHpS2KDx
h0d0vhgJ0WhvGHFrw6rI+x69ZfjGC10YnDqzgOtQEuPArL9WpZhylrz3gO+ZYyIhAgQ1WAGl/h2X
qqgsGxLGBFByJ6RMZ7BYB7f3U7QMa6pcmUItKznAlU8+jv1egZGMU3mamFiPQgraahx36yGhX63A
vsFzXqfyHQamzrt/GA005dG5e35ZHIYJQvcQOT1qb4XO42xrzKsWFeem0tq+C0JqnHggL1M0/Oh+
YrXe6wlGxTzQBjAz8tdtk+OOAuVQzg8SIoqAmWzaCfDrvAP0ECl9qfSeLJWjPAZjJX2LUS3aBmVk
LrsdgqEru/gCxj548mViICyMM15MSDXdIz/K6d0vzqSdE9LTNPnJsm+CLU6NShKL1+oK9e7WP0zn
+xBy8AbTkVi5BPtM0hlGAzF5oU2UXKQo0cG//6/Kynf+e8GSV/hWxm5+pXYi+dBzN/U6FWqwWPH2
l4H+h9cSPzQLEeXA2L2USrrL6Y8YOUoXEkvWJ7D4XR6oka9tiV8J2TOoi9jktravkRZengVwBPMm
mKmkNmvFrSBSZc2u51BIVzig8esD96Zu4xxAAZGcHeIiQCNUotkyjKdw1vxwgUtxhDx9oc1zMzsI
293VEIsgx1OoyqV8JXsC6JYF4Cvq3PgJiotxU8Bcx3frn40CnVVqY+28i3COPJ99M8LdGIgvyetM
PCoKUg7zZHeSd1wm6O4+8zeYSe9I8OReLhlfkztq0FUdyCTF3tghNlR5jm2hPpqot4Tyosm5zANX
rJEpiFvcGqKWQ3OH2zYW9i2CsdaAxfke9qtthddBeEt7I+80Yg+dRuEBTaWs9Pn6u1ZvleNF+vKg
Nroxswz1gNHmJ8jKTVDdcVJ0ilr25TpZYXx5BJfTlpAm+V/ORwFezlokBUGhb/E1mhiWmBzM66AJ
RQGLTRFZwUII5RfoinErycx8UfldBmOPm8UTByrFbferozSjZ1oMPWt64hWjMhlEqEOtgloT+uoR
v+KZ029sEQXZoOQx5Tj7gQ+yFgWSsCvwwLc7kUv+zA9fSmi99Yc9e4r0a3ZPnx3kCeBy2N+lOd1z
r5ya2Tm0tD1eq+0+Daz3JRt38WtHXvRabrlS8v6jFcBRLqBswEV4XAR7HLciMK6S6+TSpwkP1u4D
eLIYeljEiuCMKGnMbrQCp9iWwbQ9hEtjqJmrUNrNJoTgpufJRFdoeurnCsPSeX5RDGOih2nZWy6A
I4R+VrxY4AjPewd4qwCErt1DLTJsDM63j978UMAVSJRB2j/K3ZpkDaxe5URtZQiOgsIbu0AXv619
X1ZqIJ3lCyAyHDNsLjPlrimBUTwlRiW131/1zIZhXzbjEa3atefaVqcwxI9oc9KJ2v+hryWV7Jbm
u18pfsWp7S6e6nxkvZPhPdtoxitXyXJVWKexHsaw/PpvNrEVXyMjjxNQ24MVtpvf+TFay8npIvW4
xNG1XxqOVoxQ2pnqDXZ+k+lN5Cywv16aDJKiBs3wHfRg2lIPrYkmoxFphkql/VDLi3A6Kbj6fVvV
yiRM6RXSWHo/1+BEMDz6nsk5EaUndOn9HwGAn6hCFo/JiBhzLXTlY8c+7LzwABcwrrGDJiq1m+Fd
d+Hse9s6KniWj2JPx8umSmWqGiuvn5foCT/ItSe4i3XLOlhzX2EsGxxX7bgQc+aM7hmIeTbdSisZ
fxqmEAJPUz6tXZilr8RP0G97FAOxDj6QNJL1A5tf94kWvWvK+OvzAm/Kkk4YeeUuFgyv/AFeU7Tp
k7fvRjNBPZSAVB/wLIu+lw211Ynx4iUywZzKRKQkN9vgj/NCiqfwILz+iuuktfUFtdyUCvrj4iRq
7vq0LGusF8Z3Ly8aKzwUguShlY8ZP1xrURO2k77FqPkRuYlS+vW1uZKjVpiwiXVzY5AR1XSWz1pO
9ju1G9DlRqn2r5w+Qfq2eJViFHiPJMQV1aH60d8wjRNQyo91P0pbI+M+cwUDR3IXk+LNcfmEplha
lFnIi0oVgGejsOdbElNGUHaAwMAUA5l0IG4+elgobVDMAPWZAcwWtcCdMt8AJvCLlPeI3Yt2dzNV
OpJmfDL+z9QFtjKDwhIowYMEF2V4TCDn+hDRIuCK/iNragZm32fY1AVbNZ+4NeHfkk8CyE7qkeOm
UhyLJJuI8fs749jzPu4a9HWG7KgeUkofQeRqMsGFxyBdy3sqK3Yc8McwULmsf6Bplh8PDSAw1aGO
/CWjKAsa8wLm0MjU75oBfPDfkFYTwYrrv0iKTIwqNgxY4TGvShHk33on30PV7mhNFwbrE0q1GWJx
XAjG4Z8hzZd2ECuPnaHuGd+oPJOHVTNIDhLBA/guTbTUsfcuvsSxrTwHNG/SsyeRd2Z1IegFM5th
TFmZfU4hofoFGKNKHIbn74fsZsnLGY0x9xnM5vXHK64Q0wjpOaoi9bHev19UEj0SsCDzQWLhdH6y
BUMGzCgI6izc5PleruvMW7EyoI/IMgsM6BAuCEEjGw15M5wPTjQ0jTmJy5Pvd+VU0ZWgYvc+wTKd
Qjo/VFoA83mg4NGmHgijTMRKLa+rg19vYyjfa4QuZTjgNk7k4cv8nYYtIXabYfrcZswoFVu5VJj3
+psLIIFZjv+G7v6483nDGpI2vgayrLHQddQojWL9R02oxAz4UCErupsuHqSxJfokJf/LpEZUr0QG
CV4/Pipmu1QAwmtC2OyuRvlBHXBmSQkaah3GTE8q9flfKu2yxiVyvGn0tabjkqC+rZ4XC8S4fUsr
bow5CZRIlrXUmJlzCEeT++GWm6oIQI27vBz/Qef/yFLpsm5/YA3j9CF7eTkAZAdrbeukMAFsFR5g
SRYpAn7pqqCo143mnLO41YV9n5cxywAh0GN5mIrblCL/bJZUigazaUrLNXW56IdPBIjwdHThjo3b
la+Y2N9WjegFAuuNppQsNg7OANAPx6DYXYvS25O2aznx09S1n01G3u6L3EsZUzvRUGzaRSC6om46
pgZqK0pgBtva77ZdGSDt0E83kZJ/MhQJ9s+g1L7wtcjxaZcClgX5eKP8esJpqDMFddFafwdTUQG7
//xp6XFW7sjVUliwj2JTju4Vj4OmZpBPy5Hu6kugGYMXdKvvbGPwzu1/NGZmODRn9P5lcf93fGCo
ZOAuJjdpIVRfLb9tol1/TGAzusFRXkkrGcvRXO/IdmhX3eunt2CWo43KZVExZkau4DSx7t0cuo7k
pznXgQ/ootlhANZ1psyRUXlaZSfewWzWfnKVghLRcGvxBP5Bf0rmuDwPPGyCYs7Qc22HeCFp8+lB
l3K7IQcUxGxPmGGJ+8yoPQOh+qWzkdLs4OgPG63U+8+mbPya3rPPX3zaTlxWq4kWOb+/YGNAZ6yr
ELcGdHt3COMyztw6MBVakuEnEAMgn/+VuGhrLw6GOuhdgBzc737dpwRE1JE9odBUJjLs3+SG/i3u
edTfVUkE+9AU4yl5vXT9mlcyPcIRAcZ2z+GLqQzZODY7aLIhrBZgTq2YUYr4KBa0JOb/qxBRl+QJ
kK+vi3kiPu1IaygnTAlzPUsX4NkLHozTXXswywpgnjR2LMq3ks6JYpzoVyXb6QjOJRWBso9C4Bx2
El8mKq8frCqDMXUu3CUFRF8FAuvjlh2xCsjKEkWeSkj7hXD5WCZ85x2kqU3R1wohQvmfDpchbPk8
lLsBnsEwM/Nw7Q9Q9BXJAam+eJ9voZ9gmGoIM1m8VHRF1RR0hEjNLEERyhlHXiwYsW+SGDgdz4QR
1V1Uemq6IhiMgRySGhmCYEeXqU9ZUuF8GiRv/Yoe4HJm7tHAwITmdb29cCh4VGbsENLIXW0oka07
PkoccPRBD+TPPAgkx5tPc8wHv4T2/fEpKJGHKO9DkS6vAvWLjBWbsMq/hbppld4ZRzFz0XKhxE6c
HEP8+u0OydlP7OP18QgQk0m5DI7YFJXleWYqxI2JFWPzeAwXyfs0BCuGfWzV+3JMUdUXW7FtH0Dt
D27pEnlCeUG8NeJC/zZCX9Gltap9STKyfihtq1OocKDOWOmr8tPGAPIazsPWUsQocG0V77hJ62O6
HaGqqMdO5oR6g8qaJavAeNM9azjywIfWuNpOCxODg1oz7AWVIb6O1pgM2foJWzHOscBE4WG6ZM75
tDKeOmBnn6y7xuIzrhSoVNVFQL13hd1yxC++vzqjH8gW63EiNLHrbs5GY/d2dYGISYffjy8v/spq
ZQeo2e3xBQye4FgKDbSKvxiOMQf3Wm0H0kzw6yH6UlVABoIzHijSOQFZcLkzeEemNM85w7ApYjAR
J3OA/E68GpfvLLducayRc+v0WockTdLBylnIPUAzoIbr7QNp2DSP37q0P0gGj1cynLA7g7sIX0WE
eEcTylP/0p1gncV7XXw71ia30V9eihwra2np5X91bIOUIi7jYyY1ooBx5R34ljkwQTpb9TksaQwt
YgwcTLzHXTtgP7BXwPWiRvcCAoMgfQ6a4OTNKZ6tyBLI/aSV2If8BLDpWewVCaszFAwBxvR7726B
OyXiSbkU2IPmktZJafPfPTEbE+rgAicsm84C6qn7jbcZlYrxyYG8GtQUDh3hwoHPAfygdZBL3XMQ
5XFekrHyzflSa+ZjpO7dev89CNUTDjDXzKJPagQaFL1EcL8E75KPgeqtEtIBDXVhNITV2weVFRSh
/KqHMlMBfyT5lFSY1TPhmKIeYJcx1d8v6F6UOQ8WU9lw0IGas2VYT1RWMAB/m0HyOx0yG/8y10py
o6UuEip7cguPuZstTya+81n8SPpWt0BZTmR/+qp5tTG8To+a7MhWLQ0xbtZKv76zrjVstGTz00pI
aWbSlv5j1nycMVbh8grmeB8HJxUFh82VudsxIiYgJN8vFli7VyUDKBdsbgVZoIyAhzZL3mO6fNQI
1yPMfHsptUDMtSNWNsMkCvSqsPxgrYfde3vw9VcSoPX/EIRy2UWH4AxrzLzLtEfS9lFiVZSU7PgZ
EvrwfoKfV1xfSN5DtSRpF9QUb7pnlD+nzjAJ8ieFlPQmQF+fWUGnXslavQITsYq05d4dqoVNaQGg
uvAT2mR/bFtvt9Y/Vid4F2EkbA6BXmj80bLczvMMNEaz+bjv0tiFfztIO4RS8yTfF2V4YTSSk8oP
U5b5A533QgIj4M8OQMROIO/crConnlKRreSaX2PxOgp5dBRBDGoWqy2jq9HDl1KwCsVab5WIOOtN
S6x3XeLUZwWlWRlhGAI5aJrW34220Jl6Vadzf1WczfsXWLipEB76+y2NYvhNcu+atkJ2UMLV1Mc1
q9sDWxGZZTHxguvkGNvB9jx/Pni4quFdyjUExzFDPIgaSimfNN7aGipiQBZZW19PMJDehV6KQICW
BtDwWJ3fDGavPRnBQRmS0popJX525X8bFoy/GP72tLYweKIu62XziGciqdR1vIewTD53rmfkuRc0
gywIzsV50WTak0gfMK4KXh0X3yDPnnkBkoKiXyww5whX3yHK3vldiOrgoqMXe5EsQ7utUm/PLCap
PckkiMb+1xOkR0yY9Zv8aUoSqJ+EiGq83854cIyuE+yE6NR2f4uF8fRl9qxk1ERAkOpcr/2xJ8+T
jrIiM3zleXhR/DnBB04tnInPOqpmK8Boi1cLma8sGF8t5A6LxeB8teX/gu++F2SmYDp0wynxzOAl
sL/bXJPa91fpaKpTfdGfrxpFz2vf/7f43H6MoTOyio9LZuuy1AeFlQ2gp8tMmZM8YR1KdxeDutuf
6NnH2suYiYKBJ1OoTUj5RDFj7opDx0xtg5ST0j8XFHx6f2zaZgbbq70rYabrgZRz3kLjPMZDEI6g
f7h2CNCKjfHLYh67MqC1TmLgkOLVbxumEv3WLYLryE06lp/r3SF/1iMSRTrb1TStMHN6HW0Qz/nA
I6d41l7rB81d/C89aicneE8kcGlgEuGlmK765lPxolFnN3F0zCTq2oQ+BS0XCKN40eq5GDusnQxx
V060ceynhqGjnLxSVJf2ikCmIGobCUFaElGae0cEOi0sIjp2Cv/A1czt/f6RW4hADsSkp1Ucv+kh
RKUPTvJ3EvSe8tCIZCi+Ff4SehbfVZ2boCLNwg4aMgLJxsewj+ioHml2xs6Y3ehB08YBmJky/y2Q
KJvhPBCoWSF03rb3hOmWI61TZqPWKRkhE0NhA3WvgAzm+8x9vJzQgemez0ZJLGBKXneZ0nNbIl4W
yp3k/0dTDfdnrq8RP9IcyMoRpcQrwS4bmXA6q3CMOLOWMXxb0B+UoUU4jp7DQcFWZIV0rBNJo+WB
6yDSFF16HXQ6zD/0+Gb9dwN5PT3lMy6Xo40XK2NtUaYSP8wrttAoHrtGghDyChvlKECJRRC4MxGL
CbGx4HQXC8Xyz/Jn4a0B5sE00Z+jvtUt42+F/wMqO10kIJcggZcBiQvDDFy+tdNV1pNleasSm8oW
2XXbCF7nm1QAqdBHQpGelOE2Il+MZrMxOygKyL5jW5emBI14BxJ/ARw96AyFbcSsKBUKZXn++fLc
7EiIIcB5BCtU8YIq0Pe6i4zDw1dUwFRo3e/zMLoE7GdGq7yy6LLrwKIkbplKKpQ1UPTwMc8rzIV3
G4S747fmDyR/Y2IA/gBtifKcK4KTedb+DWqNhF1W+9LtVFh2ivESqIq5f4B/FXWpCv3G3A13hR8z
25D7JNYkXvgsymwpfJxH11xLgK/26f78TLE6YeQ2t4iLryV7gkTBue3It33sskMObUR8349XZTuv
n3Z+ziJRf+eniqqtE4C5Y+rgtM4Nk+/2sW7DEpXg+1M/8FJbqva9WAWzLCg8eeIBupkseEV5ifo5
CfnWLM8tcigLRZve4igDtN4pmgHWCBcG8GYIldaY43Mu8sRLLCWXufyoK2pXF/1JJqSkBwBbKeix
ISOpHXPvdJm7CokrFVCZLitwAA0JYdCWzwFdfHg0pUJu5/ZjYDN9SlSBA5SluWMnf4eP35CnGjQt
oHNUXhldIWb0E1TiJP75OM6Jio62xW0DmnIvY9Z7+W/yzBahhvHP1Dozb4JHTIuIUwUDoEujFkFT
vELQYR4BRmEoCqqug55GyxZuhbmducltysTZYs7cwgbebpq8ZyEJjGIyREiRcQh1dU7cjj3+6D1m
fLo1e292BVOyWbUkGfZ+Fw0hNiEY3Ee7kLBuQaYko6GTMn7hq5bzDiNiitcueFf1gzr8acVzGEJT
x6IhPcZruXsyDXHG8c0VUpP/SXzjQzZvAIqAiFAlrf3wiXLejbe8YCyss3fFkW3hN7992K8nMFgp
zS13hkn+VM6A67TsOdrN3uygaCS8uFoaD7+I2LLQy4OMCAURhESFL27zU7rMC5HKu/fkTQ0+f0xw
ASJctCj3PrQ6S1/qTTx+ICVk69Gk7EhEf+h+tMzxwjAehryEQBUPZU8wQlscwUfHhJJPFsjUZHb/
d+xEK+mY8L8NHRAO9yL5R331mnybZFQ6VoNoszThGbrDT4NEdQT0js2ef7WPPgYjbVDelUwjFI88
6jVeAFWyUFMc3z52xQuPMGy3Fl0N6OwqoIRcOsD/oTlGAAo2+P+6sJfZgRcOcqFRP7dgblJoHajk
LXvUFKgodxjtKVUrneN1Y8GAgpYe07i1HdeHxCyWyYoWUHPcA7nxBsShbNRv2sxn/7ILrsfdrHze
EQ1yzQN0yJiQk0Y9soeV3i6KQUmeUUT1hm1UUcJWRpmJiP3+HVXkM7eKMNU2gFxxS44eJ6Vc6k3Y
VeV/rRCZnKDjPzPnqduRroTNFEBtjfu+gdkrKb/ZQIeD2RyKHDtXoOA9BWV6G7x7qxHD+n0Yie7h
aqdx5+C0bodFHDL6MXvNr6d3gP7gRJ5C/oy7CHOWcKn+cBMfUs1Jy14dZjh8E5r2tuNifn3oBpOA
CIyXesBpaBNbvdYSI4k95i9rILXu+d1TirKFj5agcRZFTK3kbvmJVO0ijkGLmmmN9zzuLFNCSsPU
yMAW+h32QTqkfy0bl821EejA/ZCj/QXdbUzlKG3QxLvMCvQsCG7K00Q6AaoYkO5ihlafEnKKz/ao
A7BZ+M8ghuP3lsLN0HQz6lPP20jvFnJadMje0lgUohtAeFY9SaJ0XL27EXy+EILObzZ9E9u9I1Oa
SpiMKA5S5+aP3yax8YIHzbp5EEHCQzzEzFF/JJ+nGjXfaeImfu5hBD4LGGDAA7HMNC4YHnTdYMyi
oUrTtDMO+PRpej80JA5qqNZDLi2DasCM3cMjjcpkJVCvfdOlB302tB+J4DUbDI72giSDE+xbzmOz
NOtK4cGvD8xdBc6EObyBBFQGHTqp1f36hYCJdJP2B21kB6BToRv+kx1MTzisc56VaAh1anqNaNSd
5Gbqqov06gUxcHpoVwM7Zr0w88Nc6Pfq7zMUUbMdCQpw2Vbz05SM8VzUatr7eeClG1TKzGoTLOt4
XLOPNf7COPviI0qHYLSB65EpXQ6maksNkqnTrQXpzJbGOAbQtOoJDXS26SmJGvf7Ge1whpnVRMHn
fsa0M6vRBxYWUXZ/E4YKqJ4TWMG9AEbmYyf+lx00SiGcjvPcdeia8+FD92es0mJqL/v6EbVp0XbC
Iy5P+jvwN98bdYiPe2/3JW5VICiTMZgs8+WaTGh0q1Icfa7NAKjP5P3X01sdILHW58Mwe2Onx+dd
o4YL1F90unkVrn4tATBsP6UG+3PGcSFofydGqJAWtGi/+PXSFg190p+RO1FncAtp/tSO3mMJocBq
3Zkj+3Baw8QtLt4nJ1SyllJLOdU/vqpFmj5olkOUUvV8x+EUImjVcrABOpwMLSgkAliJKhV66d06
YBM8vi+a9YUAAejnHklP/DCcFvI9GxsYp/bJ0woYwIIgRIA1VmlDufSRGSa4K1lEJrXC5kXfeMe2
caw3HgxMWLCIF1hDVbmDhPIyGM18EaChJnmqdwFsCp1jG+xdTGuiekoy3Kb4qphvE7Xx2l5Gvt+A
Sj1XdFGUTsCxOHUz7IFybdIOARuUW02vhq2VyEaySDHehjQKI5ojJJ30bjQJoPX/5gKQhCZefGA0
w7e2LWjgIN7i7ROvPqAa2Umf/Uy/QWnwFt75C5qqklYCJ0L962kbsdhhR9DS8LN7HOip9VXtlA2k
h81Jq8/Y6xBBfVFKJ1r6MZhBOeXUcIS0aK0I7lcMw5GGdWh5i3260GkN1LI7R4w7gBNQj755lDWf
n7kV2l+HjOS8NL/U77IlYd6NLIcoLmsSwmNjc6ssYsql2pyKoNG5QR9Y/QyTHbPeZK2mwsa0jHJz
vEIi6IPvAAilXtpOpW+XibIWMnsUdVAI3GsFPncJ1NrkWAPuq0EjIPJldLefMjd45yVVVNbi947d
76+Pe576E6680sogf8IP9MtZBV0go9RTnWxp8U+6UVoQhSwkHokJpFOkIQadAcLooY6otLNriwYS
TEY8xP3ImyeipZZ18FC/B0TyVHKoxBX8q/9Oc2nCuEKQsPOGN3LYWKkq00sTdThq6vQRMDCi6VTA
Ul4hLXbVLnikFZ0r/PcfaBRnjlD0YII9ZyRWeaaxmXygseUG53X+vAXH3Lvz7QMvtqq+pYyvyAPE
2Vgx9Qe5mkl/R4Mtk3AuVYN4isJcfPETfAKxLf7TmH8CMNNOmMvitrirIf39QtIEazK9wSRbTG5L
Z6+XoGSox69CN8zWrBiA/2OeDcjTCYk21PXyZjgaNyxrV6CpcXRfb2ByQbII3oOrMgKTaFHBiJrD
bxFc1e+bNhU1EcdRPwhoJuVkjFVTJyiCtXG5emb5rXLMBChUC+ALvR86S7HS+YrkFPqTtKbJh4mZ
Gud07tHAkJQd35LqrHB1ibyKojaKEisyp8OGqXx0vDkCi0hFoS4a4msRvYkTgElGJbWB5Y3RfV8U
C5qh72WagBMKafOeuzgK7nqGBjpu6scUJ3YzXVOCsjThn895oXj1KuH4f+ApguBsSMuA5mL0oSQy
6gXzirtrEtcGFOy3NnyywTWAimj5MB+0ALMP2eUUGDHPosBlqsEo+OxzmiiJFwTKR2bIcmD1cxPX
XU16ja4IJxo2tLYy8t3Ax9dyKMuNXMlaC5p6uPk1g44JOjhgFbjmjqa4OwXvsNjHqUbIJQ4Oe7gy
QMERFG7d67ubYN3r1S4U324ycNuccaG3WN2ZUHFZFLrKNRK4mq5oZ+RZZKe8M/tuDAHBftuSJ0jX
V4bbKyGYkd6X3XLJoikdIDCKh8lg6ja2dPfTKNIYIr/cAwenUhhnNPvMgnOAQDcNorDhEfmytvLl
42D3i3Qi4IUVD68FufERraO8v2QBL/YsnzHPW+sgxfksIijzl3vskwvAAr1G3rEKVkTiSMpUmb3/
w1oST9nf4q1eu1umfQe7qf1JTp7Hgu2sVb4fuyZB0HJ56KYOj+72KoALQXKK8+CCfoyv19a1oB+v
1NMw+ZjU9l+/rZy9/WZb43zGSVvpibAbxQmjQYk7RNj4URDBIkm5uHJ6KAYtGXsLxWfnhFAU77EU
sEqE+WbmKfJW1AeA7PgEH7/3tKRxeM1hV/97OdSkV+Lh6GtQMzSMfGzZogQ0xcG5qcqaUfD5jm2z
1lwPPDzAA3NZ58yb9pL543oRSop5mEcIYszofUnv9w+VLOJ1+av2eWS87eDAWyPxn266/vBNJ4Ao
WLFJwbw1TyikSO5ZDdlrgQV2PYn7TBbToT3JJi1Paj/GM/YdB7NgbdYs3CsC8Ni2e/pdU+mQ55uL
2xon2DaSJsDBdZOwTWwoWeIOvds5MuIcBhdUN4y+2QKlj6Qj4Xo9mVBFRYx1l5T7UONg7cb64uRI
kf+AoqykT8dJSRoNaLBgS5AzhnYoxdu4t5TkLv+eQhGE4KCGECpLoIlnZs57Qv5ELkPVAXyOjiRV
RM24HrjuBVPrjhlvuI45/SdY+1NZyAVLqBXkvvYYBJ+4VugXBkIYobwZsJVOgNqRjXRfLbKxAJlH
RlCfFK8sxRx6trGKafgp7HS6fyLLf92RWONxsGCJ1+e+aHwPM1uOrvpZeAu2RHLgRxriPOLaw79Y
jURJM7jyOr7UMydR2dkJpt5yxsBeppCWpHQKcg0zmQeFg92dC3URxJp7moCZxVI3Ex/nt8Vj15Rb
eXHYMGuhYWmdt/tzKrAag238XfpTyOS1rIw6yOfybGDaYJfA4f1SkPuYXmilb9d4cq+A1Aau892A
4MD80PcmUtICLfbA286ywzUekDZG4hqHMJ5VVAY6TQR45jxlGBBI2ITMQLbjXOz1p7qvdEhKNE6N
BdB8vqk2/O8WNOGqhbgAt2r3u/FVXAk7glqCzoGYdhA562mpSCqqdLmRicFLlGNxTaj1kfv3r+Qc
w3JCg2m9nUcAHGHeaC0dQGOCB7YFY4dJtasjN9s/Fg1kOk187QzzSCk6qERGpacGbOWs6qO+NcIf
UAHFjU0wEyNPS+Xh7qbplHwgzLXoCsY9jRF809vepjh/HI5viy5qfjsy1t/rwlV5bbpLTenkQ2NW
N8L6PyYbs0fYvrtAF0UR9+bWis/5xsZvVDVOucdsm8dHkoEEotl2mb6ipW1ngNV43DlHzJHROnbL
gAZy8+0RRxoaNE/JmMqRS9TqKEp76sJdBmaAKjK0hj0r4gyamf33RhbpBStxjVGdzLj81bjrGtsQ
9Ggol543dNoMQ2hP68xOBJTlWqPtFul7nX0dtJZW9S7FVgBk7NPjNgRalySglcpGVRNjqwmpow4R
WsPsku/09Yl1vIzJ3oUn2YsS4gR9GngBNuI8hiMn/S39SKBmLnZlvtKHyPLh+xstKHCs6p6/u7cy
hM9L9Yyuku2cnqwx17rSrrhu6IPPWdPFdAdc+6X+dMo/HWXQIKZ4O+fq8wGCEq89T2StKEHhVBE8
7w5pqLtH0AIBc7FS7ufvECtDmAlq1/wRPDBLnHy0g1E6hYO1Na2u4Epm3ytpvyGmYBXXh02SnDst
pEeg9gBePaXe+46hgI4FAyIfSYlrG+MCEaXxLswFWCupIJJ2fDxEs7NSegk8m5/Ls1EiltBXGwpV
A82voM+6n3ScsrgvXe4/3BqVIZ+Tkgw1SWMkIKYEhhHgYhkTviD+h9/bsGvLkZ0b7E80iJUvrOL1
diVrQGQwP/lNj5OD4k4c4wTV810pawqQCU7ome0HUUAUyTojnzhOCJKhmhXKtBPcsim1xfw6XQxu
0uACJMTRaWZ112UKwtYvVlWZNO0EXV85jXu+oHjL0qUuxBmoM4HdiwqLR8BkYSIJLTgp4DDXNrDl
3ODzHjVNp2OVgq3lWhojF43jeG5A0MO6hsSMf2W1aT4u9P+w3p39zNCqhoRtRrM2kyVOsYO1SSFg
vuDFWSoZefOr2fQux0MoUjG8EBgEuge/+qzEI7Xiwguf2saLtrLngHk0EDGju+jDPABhX/myb21U
stlslsyTIbwqamXXuup1AYdQoz7rVyDAhW4x07VEIpZepOfvsVYu++w3WLGafWxsvay8kiEMQP3m
7HdT9rN4rpDFIvGOm0QQa7WzVv+QWuw0pSB04S81f1aENU3R/CdRAYZI/EGVhnUOIf+1Q8KEaBHz
wUS3MzAR5bdGXDKF+kOLhRB9YmLs3oSvXU9RhiDZDkKyMKCSP8IUPWUZXZwRoEVS40vut2/wohre
LFuypf8HpxNyfjZL41nt/5ZzFqS/bXdrziFVYl5Z/xibGWJ3vnPbyXF5spw4nC37ZBWpedcnl/x+
AIOJWzn2k1Pl6jMikEIQmq7ea3VZlMcfPc7d7TtFd4OPiSPPMqeSd79vw8DYBYYfjcW7iY1iPpRH
YkdKB268vbfZSekXS9VeelKSSxkbik560A6HQwOD+n42KK2zizRpw8fRQyhGQuM2MrWOPgdJ38W7
s3MzmU+0E8PbWP4WdtLLxx0JiBXrqrWfMCpRbMxQ2daKHaVylKdp9fGDNYHZ6/FiaVbPhIN9wS2b
7XoOraOcDInR36xN+B2R/bbeh8OWzR1zvIq5+JHpR0FSBTotFG7TF7ZVJCdhf2oNX7931kRDuGEy
CTjnJIIfHpMcUg+Igz1wdNnjBokrJvSqA+pQy8T3aSYzOnMCCiPlkiUkQ81cJAvhGZb8h3vZ8toq
f0gDLFywKyuXByRAxJ6p7U8G76go3F3cScqjCjaXuzN/jAzW1w2UndxYu9q2aFYie1QT1BrYKqMD
jKbj/t2CvD0SClll2vR5e6/pjjpSV3uyt1oM5p4Rl7boRD2F+6MxiHVc6ZEGXOnKDEnhki23lYlx
/ipp3XQiq5SPZthEw7mC9K8thjk/ior1qoVRouiPayUHRhHzzhX84WODTgz3jgQDqv5T0urw5QLG
XXsaTdJrjjrtvFYX3JVd0EjPbTBiaFVyh32Clg64h+2E/prcc1Dw/1e4WigPZDyWaXXo5+tTc1Ym
FRUAnffWhkWpmgd0AJ865HocRYnABf92+b63B35u360NEFx68pALatJBnF6jmszGei+/nDylo13N
Yaq7GHhFs5H/h17U43h3ZuVPOjeNYVJS5/4HWWKphqctYvM2z8kQSJK3CejDc05e1yvpK9/AEQiW
JTK3uK1XltIGzEX6+Qy008zHZCvrLtx8OSM0UyRokvDzhiMH0dIaMUXYg4F33xxTcmrNt++J++8X
ZdhLPQmEG7LiJztskHE17NaH8Y+GXzUVTw7RJm3mKvBMwZ1+qTCMxbhf0/yzE41YI7brTz4MTpuq
2RvaDHkWi5jmMjBOjhqMYGDuFTnfQz7teYX/pjV2Go+58TRxRodNDWKFFuMSphIteEAJE/3CRwVl
Xvh7O6Dn9t9LLF4+iCdpZDM3kvgS4eM+qYJO9yqYIHTn8kMZpIX7WLNJ1K2HqyK2P3ekvSKYTH60
O+Oq/jMLYZT/B0+usvNvvuZNJeIdUZaj+uckLPrJYVbYxdG+Roq/ehi6uJQGyPCxdpYoVicYCzvI
oE0eAs2jtMLl0YKuVi1fFNb8Ab/5B4bRqVs86iXeUpRFGIjtCAjicwbN0chSdtwThFlCN+0U6UG8
he2bITS+Ri342k+nJYJ4aOTmiQ5++dAtvKsdBWBwFNYTyae8ns9yjPecq9ROildroMeTmnAQgaKs
zCyj7sJD6Qny2ucA+oEr0dsSTB2pWQ7K8NxfWlYD12G6cQ2Z7vqaqXLKTjQUL6kyLpWjskECRkJx
98KcvMGy9vnO2EzxizYznDtEUZTbGcZa/O96FoDpFQhFW0fiacfSPbpbEYX8p6jUbdBtYW5MgQMg
hb8NFbCQY3/ZHTgfB+Y9KwjyTDNkgr6K0oMudbryhl9N8xlFSumLQle1I56R81eOlqIr0wVqP/d8
NjJaz/m8BKcV3mMjqrFQqRNYeKB1eoafy2QeGm2lXd2hs9SJPfOAwIYAFkOCOGQCoHiFvVY3c2x0
kx/44/Qh8AjZGHjJCUU7SN71KVFzBuY6MHs3eSPVdOO/V2xpGZlN+S/A3HONVErl4plenM+unv6k
ixSojQXGnugLAiFoXde4PWWy4HKqe3beZ9LB9mF2FrMZBHtuA0bnfq/BAz6eyHo1j9eb87X7kgqe
263+Jnq1UPMHMk+mbb/6EhasJgDNpdzztxs8r/0lVsM582eqd0nwoBJFksx0yK+T8l7VkexRrWVp
IVhPlvWDraXZkYe1jYicrnlIeNaXqQpbIsJKl5mI+MbornnP6b5PcwlXlHzVeDjiY3k5OFlRA1vi
Klr/DTsLxlmZiv032FmJo4qhJGhOzvpvp8itxFLNmo2YFstoT+r4xAgw34Fo4BAvSQJED4dSvWtB
RVFaG3IoUj29bswEhPhFn0d44L3bIuWIuUW2dX0Xw7tR/Sbvb3lYLC3ZuJAOiNiWLp+nv4FgZGSK
cpfQvhGmaRP+ATNR8+gljsXIPCJXKOwM1g81BpnHpPEchzmEw/0y7oSBG9vK2VdcaNdKvscqOumO
njjscdASWYcy4XTBRZHxCM625CSt+CLelUD9YQ14D5WlAhT8YBNJQdC1bvYgE/DgRJUvLo/uNL7n
Ok5IzXhpZ3UAwahO7zIG3OW/u8MRKf8FTU+/0B9D5TusDp5J5avsKTxIzj1CNrrPLvmaZepbnor3
DZifjqW+e7vTYY269DOtWhQX+ZjGWdetiK0l0d2kXV2HCj8Mpnf1DRXxoirVNn0Aokwk4aR2y85M
JVFNAo0rANx+OL/a7SfTIkYNv+677I+dti3if/pCf/j23diWWNUP9zTw3A0UBYfSLS2exjp1FHgy
XHtU/h0W4R2EzLlKyPXZHNvKzjTdvZ65sVQNIZeKu2LF/aBXV/DYyOz0ZXcEru4C6dimdZoC/pzu
iL/Rw0pUFz6kVaKou1LsvfxYi4Gm03fUtRH9qMDQi5lNXk0maKw3POsq2qzkaLJ8D+3NhZe6VEof
aiqBrk8knmJUpTxy+4cj6b3cimCR90A5SO/xwzKukQWLfLieclJMuaYhRhjTlFYTpmKi6gGyZKBZ
1bc+LuIpYJy3nTWTt8BaCV4ZH4m1HxFd8nMKz9yVfr/+BS4nOPXzMt3ln0pRnbN15W3foLj4i2dN
ZnhePOTxFIM7rdwLA4F/xul/kzFh1tV5aBCcbDGf2jL/T4uFxdvBNGRnVam0kWoNZSlgyiv1oCyJ
s1+hjVuZa4Jg1y+kS9S5OxaLGihR2rXnJH1nEx5UiFlWEU5Z+n7vd2ftqTJJpR/yzWdrQzHwrtBe
D3vRiMuTyN8YwjO2ozm+DXSMiegmV0gsY6N5i2Rh8KYbMnvhI9/vS7nqUcu2TAqwQLT+xn+gS16O
7x8oiVKZJS+UximZpHgmSRtgS1yU5KzbmW/2rVlICeWWXQKxPWqh4les3dI+7qn2i+iqwbJq1NRM
1RDNDrlZMbtYZxy4Yxv/AkXluuGCgnRQbpuFxMGczfMPOm12jASmI5HkQYgucr04t6Wa7iQhIOQa
DsXTQwijgd3jbJ9HhKv7U6OgzrmgZMMEhaQXvNX9h94bbGNfZhQOTx2HGON53XYWAdrJFCqAd/PI
s0UUd6HSWffA7oUrrXf1J3lo8F97vxW1JsIYDPzkixGi8yaIUXEtoa5A1XqKcj0NqrRDK4enWY97
d6b37c1rGe2x8n1vZbr5w/AJiJ2b3mACpZ/6gbRLEUpE60HrRbfZo+WgLIFny2scGhYoYl0Cs7W2
tkdtJJFyiaJQZN7ykkiKH0Lammq5v10GGVTtv6NIdw9ExQZCbmR6MJYOB247MzrqkZvf/oXN4hI/
f0TdtU6X94Jpm/ymzxOi70DnTfKWJKsll9TmIhXvn7jrIXvPOihodUaGfqWro2KWZhnepa/2jMr7
XBzu4/SGkI1pbCay+Oh0e9j17BjCfAem6e73ipoZj5m25dF1HNENZzbtNzYM09TKL1d5VdBRBsdF
8b2dt7TglbsdHpy8iKDeBSL83IC2/gCpgFoESO+r2PleEU/2HFLDk//0HSpLK5cP+v1YBhwB5/si
vRPDQ4zWXdA0qtkxZ8sxL2TOe0cGoaS+s2SZvnypcR50aPWEjxQYnImkgDIMRtzozs+XQyBCdJyw
AxRYXef12e+8bC3xwTBJp1Z8MdHFwG1iUzVKFZY6C93c5f6AnWrwAM+zlINCLT8ry5Us3UPapgXI
27XElAntS1eNYKiYdc5KqK5bmnOeSJuv8TSDkrzUuIUaVcV+3br2J3ytT+nYghMpjwqRDQK2ulQ0
qAIxFIxW6yAi/6Fh85atueOYHOSjcDa3K7GxkxMBqKpR/3klSfiBs3wV0IIDDkIjVHnxwesLN/qZ
tJ2f0F+SI4bNzpz/CW2C3rVmIViwaWVMQegFXpy9WdBwHOaHpWDIF8ZkmCTnNbLjHZt4gWRhWeJ3
H75BeBSDDkTB9WVkza2883UcxBdwKsp05bXSQA8gn8vDiv3fDhu1bow+qbhQRvLCVYtzG7ds5NLL
5V/YCvYGAb0KMSE5ZtQI4qGOlPumcwlBkZXsO3k/Lqgk2DVfD/ABsq0WWg+Kb1fO8+c/hP+G/n5c
buwHUkkQYmHP8IapJ0QazZ7c1Wz9m4cWEPy/R4XklvUA4UsBg3Q5ncr1JvH+bCKq2dMmW69ckNR7
RHLMtk/i71Cxof/PxhY1ItBTdzrmqITuXHp99477jG9mudZVJrWLuw4wkSPy1feJM8rCAP12SB+D
MEe0mslwbFy7M+3HTBS68pzL99z0sIkIhrHEhWXJLEb63PtvJGD5KWJouEhxyA6gW57/F7pF7Ufu
AEEYxRvm+uNIKn4dvWRbWwiwbWDlfdUB75wR2k4bOmERoxQWviPrL8MBbX/f8NZPEQhaDP2MjvGR
WpvCGXfJ52H4nICkZtnC+PyzYzESX+zlhKebU1SKx+XK6RHkrXhxZjRI/u8xmyg9z5TOHM1bwJOt
qFrmOOE8Wf5FNBG2s52idBKsea0/CdJ4eoOSi9KUwF/cFoDwD9PTVtQ0rkkNFo3mqs4vfTkNi/f/
sI2wA3QqBupCST67c8sAlyjFXO4X71BbCOw998M7zh+kDNXsGQ65Muo/A6skKj04wemztxj+2g1s
6HQTzi/yyPBd49C91+uW8ULZXg1k0TzWK+4ZCwJilIXQCIthd02ZWs/6iqBjDn5pLsrzXrDNALBY
k3TGuBJ7mSnVzgM52YaMseUNN+LPuqxKn4gJgaH3p5Z4Ql5gleI5mcaQXfLiNe1JCepsNXdwiMZU
IIQtdBVWiHZ5y6S1FpWZXMW3GdWYK32tkMSphDN0bX1a8GY/OimRa7wE53Vs29GQXDlNH/D6My6U
gdhVtxoXql+OP0QV07ux2MhWBKAcU08Jsx7ZXN1GcUUM27ERPTfVsY442Jar82G8tcKum+Use7Xu
KvSMoF3IWxBXSh0vmKliieGvWMlqV9XYE3pEvSdgnOsrHhMbTI/UBpiaVBYcKc+zLUmVcfUIjgyr
9RVL4ZmufiuYsw/QkbZwowonqtXN+dp1FcMj+zlJzmCw6SuaksyocZUVLBU1ACIHH6Py+o6DdJ/E
Qrsw+VGslT0abvAg3JfyQ/OG/E96Tv2X7GZ2F38Od/X4VEYy04qVIz1kvugXPmriWEUiSMuo9ZEy
3bSa2YqM7TXctAyY5BsMaISnnLOgpL9RE432gqVkmUvvHUk4lC+UYWrg2LSoa63Z66RCJLuotmwT
ye0gxpGWdZq7y46ub6vo2otxzjzy3CDEPVM2zoUpuVaN2Qx07AepT5jjXkFSa88j2fWspHGs8rbj
kLyXqJ6w/PbqLNW7FcJGwRSwJ4Uy3avp0UWieZZP+pS4TBvNbXg24Lhe5hIWQqTujM2vArATJ0Yn
uA7WxAOn7+SEx6r1ZNzr+xJTv2SeIqhCnvjmp7l7USrUnzsa3lif4kBjfnAdh2UOkVOhNNZHa2b1
oo/rBzKvX8xDZ9BREJPak8+p4Bm5SLb5/2bCtxujCIgLv3q+vU9hvVptzbRR59+zMCKc5dw+MYkZ
TUa7ajh/lwaZALy/bVZWCqK/fHuqtoBIn1xC1qZJ82n/cBChli8hE0DG3ap2lcwqPkuekRv23PAO
6UYq4/xhErX0tMlkpnnVxyLgbGg7SvM19T9ePkpe2sd+EvTE3VcIzAe+f4CIJtgxqSkRzK5nhkF7
iVFBzaS+KyAouuiChMrDvG/NXxfp8TVS0LvoAaCmMoOJftcZWq0TV9tj9wNRjWfagGII3B4Mszmx
kQJSqFyefbJgUTmL3hfXLBPsPYcC46lKMcnGnKaBqT2zpf9h/5COtQiPTLVjVGO1Jc9Q9tcP5xUM
5C+5zXh/KSh+45FlDWRy9iy2kqD3PUn9O3fCfqMCbIRqFck0iNPLgOAI6EUOHgJ9ZT27hsfOlJRH
HROlGdOpIzsEZzFW5NT/GCEWn/EU5yyqrCWxmt2LwduercfFn9mWWwlJErLGk5TQqsb1MwT9babi
1y+GJi+lKGcS38zKQAk73DaTr8896pyyH07QqoNQ4KQ0m21Mp6z6r+4zNIr+EIVALD1/4Crl0jnQ
+f0bKwrnbuH7XMF4bYt9Us6XikHi/UwocuGZ+lpc+3McbHbTTU6hZja6r+ED/zbsuUuqSn69kDp3
cD82q4wnGVbwtDtHvI42VLjnFTdv7aLeZDwCBHFQ+4agdSwks8f6wiED0pgrXSwLHK/IX3wS/BWm
/ZCYVoD0f5IXKL59EOS68DjwCaqUzHrTZej5W6mpk82/Ho1h0lv8eRIQgGU3z8lV2arXkuclsBRg
0Lqvlga5iLXDP82xzHeQpAdymW5i4SQ9vm1ZOW8yQ5RGFRKQxZgrGaHH+67qxrAblIAsKFsCsZou
qFsTRpFpJiFAvDucxW7PdieUt3hpBR336Yo5EGYyO2NOjJCXr3nLVipgrxCzyfkE6DvKhWM7AdlC
L3ul0FnQ6+3sE2SerHMU9xl1ol/7Ggc16PHzDtA6MC9FZamHtQaZdRF75C+iNDhukX6P2OPJ/3og
sQnvJ4evwu3TEc0/bMumXCscHq5YLeYviwplisRBjvIEeQxJZQL5mPnfosOgb0fc27EHPFWUlv3r
l+1eXOSipEbZ1BeBieqZW6MN6hGk4R1ZUd3K/LmT++7TfHzOeinYCq9uiXpkdEym+ZkguRoBhzpT
2PKhTApJ3OGMLfl+lmJwRqz90a0jeJMulZ33QlveUcUapyX3xR06cVb8kvf8h2n8dgjLdCwfdsnN
HpR1RunrIWB5fgnlTaE87/JZ+GXmoC/md6Mt/ZOHu4grSeu4AFRnlJ6tJUaM2g0HP76dWyZhifoM
yJrPw1xXAzxG7PBQneA0rZk9E41eD/fL5PsnNWgAHyVFPCW/aAHoKL3fG42KQOisZ+nChN4buagH
BBqmRec/xYl7xGGK/gM60DBNbMErdTIq7Vo4iY5MurfYFm5YY3KA7WPiiC4UJPDPVARZuFs3DmV6
ZHkxaGJWnhBHasPJlJ2kKYFiicFExifOqM9ndIjrMSn4SX6iGZRy9SOQrQHTfN7/ATZTO04QldIl
wdT6uibJdyTLCiY9feAIHTop/KWydRnrLP57WcY35W3b+P/TY0kJXCT2i1+OqldRktpFYfXu2fUT
hrD+QaONdk2IPnoW5ErJQnUgBFKakGFr9wNz9BaZskvaMndxKkP//PKSpuFVYQPnsWPuzjf3miSC
sU6KXIVMDjifkQV6QykvWYRsJtqLxsXpmSdvnSj+o2eKK2lZq7j+7QyEy3zECL3qFB9VPdAGJWz9
6NUeY7+TQnL7yUB6tOIwldZ/3SEdlkkJ15Xw6s0qUZVj4t2+qDSt7rBh9SGmG03tOVN29/sM/pYi
AWSvvm8ltYLcC3aPTBf4wbVlvdxtE1kbAe3I7XrOvl9ZHrwJ/tf++4f/chng/J23wU9z5KdB2EUb
LDlBwxakiYE7Aup88Wfnz0D24SP7/8AIicdoNY/Y27YmYpgktY8Zdp/lPJeP6JFEIw2N4B4of5cx
n7X5R3DTRxLYaevxgy++NbmeclGsgKP+mT6eAIMI35sbpNJW+Sj33x/WlkZDLZoOnHjcl1qd3jSb
R9loMoIqbEV62UOSG6FfRZ3orfM5mJafIWjGIfSjWGTMOx/chncT/WDJwAl9fiq/bnEI9oOsxh+K
L+PxY/w8we8MEAT7ja+pnrMxCzepX2CQw5vyRtR0jwBijh8kCLst7CvnbP+B62clK0kGN9GKgLYo
57UqG315Hp4w7TurlJFLd8FKrk5Wqby/s8vat8bi9R1uvJQOanwnq/qRosJzX4ZRRCzlhQCsTeet
ql9Kk81fZSP6onwB+Z37xhB4godB8QLeAlMYmI/1PXcJLGzPwqpURCM8vkTe8uYTdxuSZPF4AJLn
zx+/wJo3dYJfxW5/Y90MusvrYqiNTBu1gpzoSvP0M3sUjSjjl8CtRSaLJHi2tdptQ8SCL2Y38oXU
IvxbpMSiPe2RDkkHVRDa1UWTm8Qfn6AgA5+gnwXg3WWAQmKLpZx+jBbRJFpEUEulG+a8WDYVMe2c
MDHpJIO4ljTohb+vCOsput4cNmoosgfghsS9intxIRkTOzae/dT2LYC6d92dUEyw9Qldzw8uoZIk
dMQYvFMilPyLf4ryvyGBrwXa3ItOLnhDsvhLB1PIN/3shhoilIOnAqW3QQxhtu9UGZHqwv4GLjmI
Bpj34vnNp06nhdfk1+oMvhExwxXfY3qIbW3BpFlbT/kOiGLdm8kWuCbmp1JH9/7fb/CzoZUn9vlg
BdBYEsdvF5ESPGq5B6tLFL/rYW9DN7mfGa6P+qKlVmHY+sK8j6FFYB1EgRTimMUQGCOMUkbWlkQ9
Ckk5BkOLmyvibkaWXDI7rlZNdcgiyh0uf58JfASCB7VKg69ysi+K7Wqh/0sm2qRfGfsKoSVqKb7Q
PqOfGyjZLs9nw7SA3y5A2AeZfGx78XJHYuCJGSzwtHoZ5N21e1s0tocVPuY/rwKTATnAoeJDcHv6
KV/DNXwB1iXdh+XJJkcNGoKvj0gQUWIl7TKPTx14qfVHOvm4UA7JQpPcd9hdgr0Nb2cn0Qazkz75
qdLx+MMNzg9EzTnlLT13RqxES64d9s7Gcd9zpv9UI/v5gwRYy0PAxHNUgg6eqEiyuidzyB0ZKjh9
jBU0Qh9THN4ZZiwtbj+iEhj0zEcu807dJVo+FiOxaBXVRlrFwmd0zZJgpNxQuzmROxXex28KC0Y2
adtlMf+7CAZqTTSzL1bi8pyHYwckrHtLCIZI3nhH3VfqCATY+bqrKqODMCcfryCpvKtqP506NMmO
V9sWNmoywG9tlYCEfGLCHVb9m0tYCjjyw+ftsw4lJXtII1kYef4R0TQ3JoBU/bmkob4P1B470NQ5
0qvt+g9QsBE7bHuE8vNBojin91ckeVwr/0gr8Rxd1vf6DvNznh5Ipus5zPXs5KGdM+Fl6AouSHQs
0gD1rSkzWV8PSCta/ae7uoZCXikjNQUaQrU1U5+mDhzpPuQCTxuK6kZZun5D1i+xiG3E8YrvD55M
3o+YzGZnPcspjqlO03qquXKLGEP1K3FEarXpPWMKGuzWJ1oUeQPbuRP174AiLpaugLCa8GVXXyro
OD6DmjKsYTe5qfRSAWPzJU4biDLXszx8vMZ+7e+RNHmK6Y3OIsBZT105wTOLDhTYAxG81XaQjaZ3
x7pWP1xzHQ8lkJl+UqwcU/f3afwlkf+RrWeeteaCwa/X0GvW948ZwsHtMzUcgQd81H9QMkscsqtL
fKioMZmNTMR7cM98XVfigVKesTHcpDXmuUzNhx+lrlHB9i4Nq74tFlJnNiRjnXuohJCP13IlAaVV
vB+PkR7iC23mc7k+QGqBcg3Pl1Ywqojz4WaMwl5VO+f+f71A/o8AVpz5iXJvy6egrlnsZ3KiJE5K
sjXWjC1m3b+Hr6CaAq5jpuqf0a+9ql62k4OKdJoKAqHmNqxbzCOQxjVZnfnLjcTnMyFhsbES/aXw
pOAk8uwqTNIFR/jVNIghNcZpMkVyCqw7vW7wGyI5Hv8qcf3BB2uFrDPgGUxysxLFZb/q03UAmDCl
BXybLXPqA9XVqnX+FC9kifDjXiTA7xaUiKXHf3EkA50awjyfh7Up5U1ze8omJ2DK7tTEfD+ZAgd2
zvcskeWSDdUDiE5D/uIC1f//VIw9khTjrSpyaxkxbK9+LbzPjGHyJ9M6pQUdYg5jv8dKIunoyZky
OUJulB4jaXNTkI9SZyAOrdbE4FgB3iRnONrpC3llJxT+CzHOsBSxZXml4WIioUZYoSGksvfGcnWi
nZqbu9jrNOndlRsNEvusEWBWF1ko820dleGWeFO09JJgiYwjuSXjQnhiZik381KIWZz6DgrO46ln
RAwrAYaVDDcHPSCoV04qGDza8GZ5uIy+V+G1lnMO1Q/QMllEJ+/UuGY8Y33vox/5jWAB8dzkBwJC
8B1oLUZ3/dc+ZRCoUw/e49OiOc5GreSsHQ7pns6cd2yyBhpVUAEU8GmxeqkMa4/pzcQe6kiGQI2g
uSbTKmkqQPkka3nxA0SEMz52YkkNRT0d+q6Uj0VKNKw734At6a2kUlCKAs+irdsCO9y6rhcfKcp6
8bNlTN7rKSykycGBUDjdfMa5aPi59+FyE2wZSqrbdcIZNKpyw+hXl7wdskT+jyYFdYIyaU1AygxG
uNViHGT0REEn29ZdLtDr0oD5QIv6g1yjwSrQIqtZ88ESq7wwPL5Rpw25AfYsEa7TbjQ06h9iqhGF
RZTGtZ7BVQwRCuLltdmpnqY9Lbz5a+gNPGc7wZmYmZjcrriX7qzAgOVuyc9mPGfGxyLypYRderim
dW50EF0yUdBrgxW9qHNIDvyLid9q0dV5STw/51DTv2CZA65GOlqChO5bsxNfB/b9F66HMe+KtAUG
OQJGYuD/pr3jwxz7xR/I24l4KeEmyHk7EdT3VNKd6nPerqGNLfud/Fl6e5JE6f4TU6DPAR9sP4oV
7bNHzW8dcbjj9AVsTErcuC5RKN5em6KqM6rPFqxZUbWlMNx3dJWVrxbGxYfekb9I/yvG2/CiBSV7
rs39WGzEqr/DoIIiGN72dnUGhDxQQRSpwdYLN+GQnkXQ7Ny+LprQdpplQsQ9GQNxRtCvHBUIyVoO
D7kG32iXGfg/KM2WEUZwBYgsOpHRLbYvs9cLIHW0AgbPQ87GNrht34A3gOCnYjhyWsCleYxbYa51
v1+U+MBBTRxQMeqayH4jPVksS0XH7yqrTk+6W4z+NYP+F+8msO1A0UpRyiK4Jl/jcUKJO360lGRy
1WL0Y+g581GgOcHdERhK0bK84x+YGTn4dcjf/2e70WFRWFsyrhGXNCnn4vSjOXtkufu0mBTDh6ei
vZyjI8naOQRfSTscaFTr072zjyw3KrZOVB8eR2xymNy5KL4ihojH89tSCSgPyZVnmhKdAYOXpelm
uTpMF06YiwIbT/edkyV/btZoWS3a/OLZHsitmAeKMu5ufZJRu2IVynV9MMinvINpeA81NbchDyvf
P0YMjzRfcZ1ig/dTNe0DSZxpIu9ftX3jw2lUuLfKykizlD5LqnTrYi63aYYeBAkusvp4ZTzqBYzM
7TUeH/e0yZfGPDOYd6C8ptr3bsO90oyPAQ33t7VA3hMGYOQ8eP1iVSX9yyOpymKvyFywdrRA86gY
ULb6gtGuVslumPWSMK/6Jz6kq6AIga+e5oiWXtl1Qljm81aicDvHnnlCEDB/hfVMLH0mnhuh2Uo4
Ugu24sXcVmbXetZSk1aujX+oNsgU0kJkAJA1QkXYXSaLvu7n97O/YatQiHcifgBvV3mZCYXWpmpx
JxSqXc93iAEJysIHdV8tCJ4zTHPUDb+T+vQgGxTk1yveodXRfh8qnUNrCjgRC/n4tNNsZ5P2FBxT
cECWwQl4Z4TtvoMjEpugoJztFy7YBlAgGuPIb7IPoB7uDUOvKAf/paEsFFe4FvBDQr1afldG3oU9
4aGgX8b4JH8LmGkt1aD213WNAi+PcTovHqMPcy/mjHE/EsI33Hg0LAbAuKpZlI+8UTcvYhcHRgFw
a0zPcD+robCNPVMOKhWT8By5Da1jT8ADNn5CBcsS/hi/LiQnrhpuzU7iaqyKIMRBDWY0PYjBy7Qw
5bbUbt3LNxGZr6w9aSwnpg5SQRLoFcVNixMP75/jra79IhigThSwRo3bk8bHfs1VmMnLJ0V8jm7H
rp+0HNY04eH/RWXx9yD8vnfEmKiCDgxexiDf3KMAdfrItdppWFRoW4W91boz3EzWMn1CxQ9IPqsR
NPt5elQaq8dGCIBy1iUbnIh2g7/R4YeDoR8a9t6NuMvFWimoaPQqPgYu+BJJm1eER9SI11osFQJS
qj/021AxK6UslkqYeRLn6/2KYGBM8JJvGjMxFYbhcUNdCBCq7vkh/yZcklTUrnaXds40sg3p+y5W
7Bd3zhvu6F0nPHHrsPnXiPJZ9oeU2c52GE7+FeehDjWcTPH6B7RkADEmPCKSqa28qM/jYWIc3YZL
ur9e2OM6lha2GZ8poMBy0CqHynLRRpVAsjjSmkNHIT/UCPHymNCVVFftZ/J5ilpFiPEsHqduprh2
weaMNvSyyvwt6zuMN0G5ReFHp189TjlY9WL7CoOWUGTi1PD43BtCodnlUGdd9w6WhI4lGTXDytoq
G/Kgw5U+Bf+s5kLWEtpKDyqv5OuwwhWmdP78pOfvYFQ7guZfW3ELv4NGad3HZ1eRaZygCul49TUL
xSmttQAD+9NxG0tj0LLGvmIqoz9mS/a6QPZLi/T9NlNCbJZCeiTV8AHgjNaubJRKMXWUqC9wCRXx
tlX6PrQeRYML1r67xkrYgBuVBc7nI4xqzNdM/nxm0YejJ0CSP9wqhLs/O2KSy0u6/zc8eX+/voao
EoPtOwrnb3v2QdMj0uuv0scAhZknSxCrLVWJsFRTjfUj5My9XeMg+280UjVZcanS/YfWmmESU7Xc
QotRtV8JhYQfc4txPtJmEWmkr71mTqBIts3lmv5rpA2ppUd/s7AfsY72ZMaJhvJUevJkdnjqgAXs
tSJLCyqDhqaZjBs0T1AL5V0O6qwQZT5o87FZgeV3zZgoEVRnikuAWBnrfsgi3IK/NDkISyoVNlbB
BK8ZdA/1NrTkZ2JhYFl4LCp63+6n6UHdYAgV0sisizFSa7o4SFDXDM8zyKuzfiJq+Zf97d+xgE8A
wyEvCDV/2Uvkf275Sh8O2APGMmNQQsAT/ZyImnm4UBKtTa5FVypDUxPC3+0qTQfpDXUZOYGiA3lH
CGSxhp9y2/omkizaatH6k74WRPApjrXA7Oyxitj5x8H5MYaS4vjI6ak5kwMkR9s/WfLSh0dYqxGJ
Ibtg6jBPWc+5i4TIClr6P/7RiQElLVlK1OUsBwYyNa/pQZL7gZIg0XkOLToA+7MU04VtTj0JOgZW
q1Vj/+ceSY09d4AR9L8eAt/2RdHVTTy01dINsSJXLIu0z3z72rv8HhTZf/EBdsJwrlVRTg8sQq1m
ShZhZ2DDt86GI/C4VBJyGGmkS91DyhBnJ5fvgVXFmOtmDcC17xhFex50j8sS4XK7wKvhjDzbb9kz
MgmjnNH6Wg538db45v2HkNo6gnidxNfZx0HiQLtBUtrMqGt/oT2R4pcgOtuHVVxnvat2xpmPe4QM
jNJ4top9vtNUjNze042uA5tKOEM6madnPnCEpghxYo1faQi20/hnkpdS3fwulka/g25PMLrHJWi9
ckvAhpET/jSFSmd9YolWCmangZiueSiBQIuCjRW5sJLg0t9pSfN0KW0v9ibfZEErP65ClRRQqsV0
hHayT4TnOqyxSR4NJ4wX1+ic/pmcl+5fI5rYs5t/83QGjwIpM8tEywhKpVpJW5JGz+NnlUvz27Gk
mM7a4i2pqioR4/A29CS8+Cd3NycuxfwKM2lWfQ/5LmagFFVYErAvqI3yc9OXtm6sp58LHQ9teDEa
7NaDROR81s2ORAaSyxwQdM1i9DpLANOII5fs7SshylgNQjMngTjftnt6k16Txb8kfUgFH9/F3fHz
nGz2Foe+W2yTRxCqpMVoOU6t0WCKHUTbWYcpDDTCpxPZ3VSDKXL/qIocQmFMKbsidcijsPdDka6R
Vvxitr2wjE5cNODKgaFLP52HCLB4j1RmXGs342tG2Nb01RDhTw+tSm5JVbkZhk+yHzvw0opPEPkc
4moP+wP7aYb9DzZBzwaX3FnwzkLzvfv+xz2AisrVErdblgYhIv9TI7kra9P5EMRh14qemehJg4yZ
2tWQCt0U9ESB8+0LybLqdjnpbu5+f+R/CmqMul/gzj8hNrEtoYBKzg3a2nsAPcr30gpuEXbky0FV
gNsdJWLxhC0x6AksIYA8bpcWPxrnoJ15g82sKUGXjcW83CuQqByuj1ap59MdPyeTFo/Jkehar7TB
+iT1QfbLhcPhhANG7Huzst4vSlzEf+SEo++iACKw4OVrQq4yhwSjPpWtALWykHtCnaaNyDn5ZT4y
wgdR7pmm/T+yC0QOPZa4/yPm4tmTmaD/Il00eNMrb+NIPpOepkYfjRD11HwiCpgBgXYYO4HJ7lHk
ByShMHAeLDWdnn84u7XwFy5rB0k4797F9HkHDhtxAZVpMxjLy1LN6kyujWFobIYzcAxII8z1ew6J
WWO9e2Z2KRdiAyahnMYCaJScMulLSv5kXbKhic/ryOZcDbfC79a8jlmrEhG8SDDy0AcxvjYD9Brx
sdZwrcsM+H4xRQSGKSYH9UmoOWhRVeIE91bi84s42T/xojIXWKDVUCccanPA8yhdcUXm9WZhxtft
fGhVU/D2iS7YA8mbloZyTINeclrOhJzYkOGktMl4kUdP5BNHktsYBSW69Nm8kMiE9K5Dg91KXmsr
4sFWhdr3Bx9+VjUP2qhhw1spIkKf/Z5OjOyyGCcUuh9ByXG+Mkuo56nIsWdDTpDf6fXWzqQFQQY3
c44Peviz6FCT7RMyf4dRT2AlU2xaHRIAywfULgQcFjaOHB88adXR93vE5I/f1fG1byvpPpLWRrkz
ncM7LFX1V0AhabIb+TkJ1pw/HmHnI1I16Ji8ir5ZUok6V12SGonreil02wfkvguxSrfExtkAMUwo
9TnuwJzI/wt8wkyMdKEe+Jf0hYnaWUgKQj6iLBvKqBcFz1E8JDiNoSj97KrJbDTKADFQN5qllcpD
NvDr1LcOWVJdFAUfKA13ow4Cks+sOaa8vvkgHDc/nTetZgk8ARhOmqXuP+2j+CxI7lfHEj5Ak7T7
w2CYBPX4pOyby/dlOaUsEhxxjP+3X1DPu5moX+chy3o6pri/2PAXTKcxbn1xereKDeGyjxzLy9hx
g9ZroAQ3sJcLMBxBXa7/0tKsI2vI0I8cIHy7yDUj2CEiKANybn+C187n6AxWT4qhFZ13Jyg0/9Od
xA+f6vHHcq9JLeIKcclDfS+cdOM1uECawnA0FYBFIwRIcWxLxB5KnRCchHOMcv0uDqmxcj/A3Aic
Q78UchEPu6V1qhNCnRehkM0k10inGvAHu3gEgkWie4Enrv5LwSlAFHHbNnkfAnryrHPBiEzODo5j
QMQaeVR91JrBhcJ9+qE+O2gTu8TgtHpaZeTTr/d6fzpClvEiieio1uiMxJVgYCNljcl9JTiyINgl
I5I4ATrcqRUULRTDIOzxJZBCYYRKga5W9nTXecr3jNwH7klLN05hc1+itWQ8F3aciUI2aB2QfdZ8
7KOlsACioS3XINO3aBzSvuTX5xb5s2qj4FnlsjW4oci0+XgG+SSrmuqW85vVIErAqkH6rKHGC88c
9NZba/ignG4hwLzzcAHf68MtNvLPkad7N0LCEYHUXGdVW5Pegcayif+S+FwuVSCK7PxHDzZ1udw9
n/4fAVWns7+qrYYsGBdWeN2oKii/oTqUpozIxkdZmp7K91YvxE0q0C6eh02GmWwpCCh/BP5R1KeC
ZAbPT1S9sXrn9l7yDLM2I7OThdyrsSvnwC/mQEivEp8HuwpyA07Htb0iJmeZAMWra+lirItxNARr
m486JIHBazVUO1j7x1XP0ex5u9cBrey16TyRdRqhaaxsO7ssl4025z1DCl9ELT+EyVJRcK2C508h
di3dHEmd0IVOG6HgEqk2L9qQo8RJRTsRJbq9mQWKEJdhNHZx4VE5seHF1dJ3VUC+xVZ/pjKmZkF/
K7Zp+S9RaMVQd/JaKL75iRSDlztQisNe6Jvg1xPAor42PT6I55vM9M1gWzRQP/+97GV+Ryz5/ROW
QbjZDR9O2OuNQ/DFuqvIDKFZ1PF98wnkBewmMt3ncgHfHCb9JHCZ8eTOuRiGx6HBu2XcNUAG9GsI
hUjlwI/7uSuSm58+opUEaxJpyq9kO6Tp8iDfbB47PXgVVhfouly0Xjwb1O42qEOpSGQ/me6ND5bt
o9ERJdEr26rTavDFXAJYnqjoFtvKN2Q0cCa+tzJHGQ3bUKTYgdwiBI2SpvB5UABwBySTEha/f3m/
pncYnLsAgvsx/abs6DCkw1axEBgOrq6x71Txec35MGPT5dkjkprtAT3z/+j5R4QM845iwSTpU25Y
naWy1TzTp/IOxdkaMkJN641IXl0hKARKGCL+YgWIpJrBR3a7UmdO8tM4IyH+QEY3MjGkcvAbnQAI
J1/ZUoEfD1wTOOYvX3/N4VnlhBdGd4zLOV9NJHQx1bWKLtOzbXFOCgtI4sGbHfM6NJCPb6liSa7O
EGKNcIeF+s72ruUPF3DnLrXxRcUMHM5zF3lF0hIgaBQj2q0u8g4y+tYdVA2qojH4AhYuY3cRoknQ
ct/qF59GtotqMjup3jfdBE2IPEjadNW8av2ZMf1wagFUgFvAkPrvo9ZtKb98q/SOqMTWPPxB4bOR
79dJE95r10FD2eM1XiePEhYUOVapjj9pltVZKyp3Z+9qxv1oDUZwIxmayTF7DSS6PSzfpUfFnG4O
du2Fbia+0/flo4zQ38BYfgz3g8bWB07N+HmkYztqbNXMPDGnRHtURgrM/rY83EX5cLKxObLglpRx
MoME2pbbHNuC12glscUjfkEoPjlMKN7I8+aREDjvG32BCNAyrzRPacVNKsj9jl5AQC41BAHGFnqG
dPSMplbWEf4YUgbW4cJ99qNHaAEccmQKbPtutPIHoQh+IjHp3JhN5RZDPiWMlMkpw7xn6IuwJZ27
ymlyECTPjLGI60PjD7lr+2AAPKg6+Qyz9/t2B1MMwT/uyULsVfEL1bwEyMhFz2bKvVtMdNaK7bg9
UTtw9MKqMb4HO4HNo7QrheEjuufxHTirYWLAGbgZr6sv7RS80z075jaEb8m0FIO1WwO6fPRuBRGt
Chb0NXO9UkIx7VgsHgcpAYYjiyEzvFu3Fm/IJp1E17nJOmtpIkzyRoLwWHr7slUV8Txssat6sN9P
hVw4Zrbnyo/QX418ryxp4kFi3xo+2HraZSonpupw4RT7NZounTKw/XMBFFO4nKW9ZGeay965elvG
ZsaIiicAuDQQ++yo384z/+0t4p2UEgux4V/or7KsVJKJzUrAkvIdlRuhPFomOyu12Dy9ghu/M5wD
VXth778cvNvfg8oUqssXRgSZgr/ViW8Q/7b6Eg6MYJppu+9SB/sEeVw5rFaGRIwlw/fQVy9o0Y66
uwSQvhIYTLzh1901YQkoXi8QY6RIOc9I/kGKnyIH1H1NxA/WawlhXzV5e4+lRVu8MOPGK+MEGWWL
6vp0rdUPcNd2i3pXuIwZmRe7xmCFg33C1PvBLb/CLin1BpNeLcfiqlmjmI5fnAWOnCbRmXVN5Kq2
oAXqXXuzJzLoEttHA76/mkmHDIKamug/HxSusQygGxlidVLOEvfS+nnLoScCerIN74PJOAs2Jz8K
ktWeHJ1Qi6KwoGqKVlEljYw+lnVLCX3cfcxtGPpVH5fqQJ27hbdP2ID8wTpYMPPizEhFNvF0yggE
/cOZmeYAH8C3FnafoOf1aXijV/xyr0T6N8+MjVcMlkk3CvqgCkNim6VzNGWoE1gCnvgyMP9hCeU+
ugJQ8Dx3Uhghny91kFug1nxiUfIrUMZNTpE7IJPNUkpP7sM88t8qJLdISd5g1z9vVecA1H471zst
mdtFuas2zBF4HL5XRv4Rf8x8ASJeRZgPBBC/HakVyohxMMk17cWLwfiawrzxPQhrMUia3EVP6Q11
kFmcKwIAuRq0SnCw2CZU/L7wg6Mzbx4utsn5OgvQnWPprQP3QMlJMPG5hW+w6D1UT7UhmQA1GpcT
hiYRY9popWIh+9DWF4KQNXT45YrcAYsjqWCgIvUUj2VCb11WG/71GnYfcLWpOX9WcdaI4t9br8lL
qo35npCA9/byf768au4e9VtmcQ795YOfoYRi/GgsPpYybj/TnoXlu6Krm4Xa2620LOh63UXwbq9L
Qk2iNXkECREhCih5DlYRFP9f1wq8jAY6wIzrIzvY3K/LgrYsKfRv6NzBosGhmkKrPjuRlfyTQhFk
IIwn15bTNR8/pgdMks/ubr1WgUGv8q8d7wQTJc0DLHzG+LBRUmGiGwobIuyx4K3anuX6LuHHkdZ3
PyKo+aKWbfkpGkqZ0a1CetMBfHL6nafqZOpCS5KJ5jBvVxNyF/PcLLzNleF+ttQ1TpHi2qDpAsZS
FfIZOhzC937IbpTTQioG1DKaeDmZTqwu4pwbQImmbWCyXDYODRXkqfPa/161qt3rHEYBenFbk6Ui
ZiJPegoJXK2sOV1Yuu6xtq0Q25uCMaje1Tyhl4dmnGdekstYavFIU6XKV9xZxpJZR2GlPMVLAIIf
kFOTWs+1U7DU8KVeObK4O8+ECrzTQmbIik5mCeeDK8lOnE+ROaFh3yxquXH6r9yJmkYd0SNAMWjz
N2exE9AalBMD06Zv4t1V6Zy4o0RB0gXwXotlOYIoGuTyq86Hr7GTU99YUij0WIIo1p4O3kVWuAbm
1LDCl+4ANRHha3KZwGfPA/RWTeYk/FI0zjqfXdie8RV5ZIqxv4auouAJfebqA56Jc/YW94yX5lVQ
v9UNUbL/S7yD8xgIRHB+iSXpvkY9nZ+joe9LCcXW34lNZKYIN2EjyGv5SCCULiz+PCqYVVYnoe03
j20IYa2ynTientABF+xGuXVRiG/HTRIbkMFSkgdepv1WHNT2QmQUIlQV1LodqckpPaMrE5AWMIGc
PA+0ysMvxDA2oI8UbDhejZpyGHskQZSUlpOpuOuwVgvt6qGDGrh7BPOuNff4R1hHTo8ORBxFKAqs
XCLRf/42K0y/l33E6RILNvDoNlPsE2YRhd1RZW57gAHHEhKyFIItvseAEx1jHpKMNXGNyENrRTlj
gykWpZgwpSPkbXcargnHK0GNFGUHTKHHOGzruzLwxXu1LRshG58hOjWlnzTFay5rT1r6jHEsw10T
3CH8DXyIrdTGcEd2lZ8uP71MbRdWkHwyy7Zz1lN3BGeNpTzUgTa/mrvy2IzuJbAQ7ckkoWpYqG87
rZ/J8N5yMKmoZ1lBAjQBp8yCkEKqP2QHpitZz+g3kZGVbA9ELhm6JMG65rTPLICo1gFNQtyWI8k3
dbck/vRn430EVlq0najbTXsaKHi9P1MepRoj5dqAlUDpGe9+5Oumd2J/oNOD7LPcZJgEWfu6EN3/
sa9dJQjQ8dERLCBKirYhWh8LkBqiheteGTuKQ4nb1GBZNSrMnwYxkVhYKi1F7e2IQNiOXMUaaQLG
xuOiUP0ffooYHuOgR5FC5YN2mDeGgzyB7pxDn90wZLCoq2Ic72VDJNMe6uHVRTo3mH/cWL+UNxCd
we26jJXFgAZHoEf7508BCDJqNtwqiFUsVwdfPhzEsu3g58ny6N5oiH0/qp9Ea+7f6OuWxl8NbcXZ
tqXo2af4+khtgRf4EAkLBpGjLvf8v9e2TK41qAIT0hv027/efnbhmOB5cbA8mTUoE42oP/jpkt9B
RyL+jzLRtLGu9b0ghx9aCrngVFtW5dTnwY++sI4EPzS3XPJW8AcJFKpPUBQRimw2VvVG4vHxS3ts
afc8Zm2NueOdgKnaBgftvAFkCfm9bfJQ07xAmAYb6DqxcBUyUymm0vT3yn8Xln7I4Zdmh06aeive
j+WzhvQiXjw+QPqyoSjx1n0HIgPdk89xFtVnIdrilR/lAK8gJwQrBmbv0KGsL0RBACx5MeAO5u05
dyC41y6Zc+BJYSrQoA40O/PR3r/X7pcgDflEw3FEW8nAuMsjBL/QHjdNhpKeLOFJGbRCmyf7HeYr
lh72wTg3X+i5lj6ZanT6p6rDA2vPdLzF0NkAXrBepJpPCCVGLhy93ClT2J1qDO3TmYfBMT9XvJ97
HO1xjNwbx6nuhABBUcOK0LRr5mOmcbpdNcMxLhetyE+TYCbN14YZHUGC+05xDU2F9+ba1Cw3D15C
qDfdRulRIW/CIPcYm0bSx7oO31B9ClAMnWJ6nPbIHwvXrxtvCRIatAEDZS4vcTZzFeJZgwW95rrK
Nj9ZSJBFQyHpri/+VkcVUWLyf0OciMIdpYoYrkxOcosERtWwxm8S3WNZzrdAdMaX7q+xd8p7bCCE
zwIEClFOzqqW6Jstdj4XfP6QCEPiySmd+oE15m8P+yb35DH+RQW7UvA+aODWBz/NGeXc65o+kX+N
Sk85DTZihpllO7E+i5hyrg90feV+lBZA2KhhYRY+lJd+1VPSfTV8lZYkD4uMeWkpOWRc9PAsPPLU
fng8oobvjK5M3kbZqbLroaJFn6uE45pD3xRXbhmVuB4fY3FzeSYSjhjleo0jopmZk+gFPZpB7H0r
j0dcuXfKhN7RaM1N7ddF9HWWJygvKwqJz5pDtn0Ulxo0AO025T7STa4z/osFlsfx6GrY3JNLkTKd
CMJtMqbXKPFCwZpgfl5n+h4BBaPdbo3ltdpYyGLJ79IkiMdIcDoogWfNRAu4ejdEriARueyJ8QzV
UiBJDeLCo5xctzZl1hKKKvvCOA+t+j3B07btYNbi2vQc0A7WuOJQYgaAzqwjbhBW5TtEJ5VBf7c5
bsnS48UBCmYmmiZhtbWO6jxAtMcmBqOc5sw2tacLRondamBjNDVb6H0ENDeC2mMuUHXTOpTJUinx
Z+jhNpGEG3OTlNdGOgXJyEc1RNOkhOYkAkkNiFP1Cj4eo9SNifCu25JxjpmecdbRsjsr/sg8Un8m
OD60XjqJ5LgDVOHTS4L0lAlwtActU+jP90aJpHeeOu2nWQfuaIBcjmTMjMcUDARhQSJooDqwcTH1
4sGZ0HlyGyzfH6htTLjArK/0mvt2w6GhGLj99F3bDyHnlT2EU5hETNZ7CnK512fbdwXs51d/KJEG
BjvrkSieZehBpS1N1GgQiNAF+aboOj48XUjUxpULf0BMd9/LeSzqc75fWsDLbgDwUdJc5mKL1jAl
1NsErsxwdYxdzZ2lI3TuCyi5JhURccW8NWeqEYjTHKfcxwhkWd3pAdoR/zP0rntd+hC27bF6uycm
N/N0LbE8t7G0ossj4WzSJdL2VBoDjnhrHJ6nVenb0XQ7qFScVZEB4gxaix4FoLGDXB8raQJ4DRsF
+9E8ZCoq1URKH1SE5zzg535ra852eCH4eitaJ0eOqad+sZl06XJgQKWorHMkG1c8ZryqBCk23CrV
qxsKmkLiX1Hl/H5kZUXXU3fru1XP03hHiy6lxMnev9m3q4FF3FN2xjOzFW3gld03j4qy3zfiqkcH
Le3mjtn32P72E32x3YHwzQ2HzZCdB20PX36goTkcHLSP5r7o/gzm/AJQam5ig6lbBkZqSaEPPrky
YWYki6fYotNmqCmFRjwxeTRC/JCYHg9o+nLzKsYeShJvQ3gjFTsMRa0EZDO87w43vYpS2SREhv3x
2yAc7eebYOu4TCP8BRkgWFuJFgWF0btPUy1WoCq+numvkb4w7ELtxANHmWcApbFaXuTSCtl9ntQJ
+u3VxP0eiNfp/ZTRQSa1imnwdTgQTArosy19/N/LKP1ofZ+zTO867/xP1SB2ko8wD+N0rNGtnjLm
7A2p6dcfvEBTCr++mf8RSr4dH1hBFEZj9LTFhn9kv1qYfaYgVIznUxp+lXKvAg4NfQhKl4+VpihQ
6Z08OFkKDMMGdBZNw3igI58ByakQH6qhHdVO57y5Erxw9uqlLxAj0TxU0Nk1q4wif0d4oJvhgke0
/8UXMPnNp+2PiaTdu/eJgjGZRBwdizeUARoaYgRxzuRoIudT40wuvNYQm5nmnDdadzW6+7zpLOZm
brKaUs5p4BLsMpX9mSNjLKEaPt+TcnbEm6GrFn3c0ASmGSJDlF2LD/rZ62ihHTbiIlvieRA8IsmV
Mci90by9Xb3Z+nUaUFsTNXYxB/GibKFK8CagncteLGYUoyTtOMwlWHo5U0rKl/BsjOiG5ZKy6xG1
G2nhOhLFfFfPBvw28ByGlIYv92nllhI63bH6ELOuUY0kDdEkAT/YpnrW3BxoNRuhEkpLmtt+7/9k
+3cfexqELWBK/XFu3zqXff6s1qst8SJvWIdgwKiWr7gQ3zEKftIRNIyq56+8daEUVrpetn1SheqN
Gfo6WnoH84CiFj8h1DWwNsifDh9JHTWqjKs3dGjFRw9xpPsWc88eoTIJl0UBbUQIZpCyw5ayKdsH
pAkMS3ByTF39gdxnzck8vLpb4TLXTyWcbSgPKgKOzZQ89JBlcluw759GniwyThLO6S5J/NJJ16K9
LoWBll/hkBdC7XsUt6ZkmT229qm7HqVFZZZZcbbk787PpeSC/YnjWfeCZYNMBdH4MBFDoSDh7//P
wPjZtjlP5EFeLvIZbJxh4s6m8e+v47GVrJGZsZoJNEyFfMMAfP7XellXhpcp9/JZKdlrZ8M6lDsE
xER9gCmOb+d5XrnrZtf4KB5IduJ6d/KSIbaYzRMO8NfOR27KNG61VLfpkr3+tYtEDhsd8YRLaDjz
0X1Dv7FJxFB63uFMTgQB7wf2BVIzT88qmchyB1I9n1taTt/9flXWmIPFE9xdiVEd0iIau4m4XASO
wiMBJyO54sDLVAfLYBDz4UrShpiiHxrUPrwQC0FwHw4EYn6voOFt4PG/v2KiQLmYuz57SXXBI4MK
KcbvQ+Hnf6pdlA85MzcyCSWtLivuNz/5OC96y8UhDx4jZGa+ivN4XNMZRJap2HV18BMS5PUsCoNj
BQHdx/FdaepJSDXb7ekxd9iy2HC86My7vlkRSMpg6qLcD2luqeLE3AlP9nyh0/IAgUCqead8jXhG
+Jr1PrxVFAE0h0wLtqVJPppGZB1cdvSRPxXUU6oG8xpgkuQ3KD0sP9t5fFn49gmWxWzHIY6VF3vk
BbLB+wy2t6KKvtL1Od5Wjdk984N11qWbeqGEC0FGaFUkvttKLncEfqH1BPV4BGC1USoG6coJ0Fta
Tv77jEi2NKwmGIcJS0jshkAn+6VS56cVb6KeySs/CvMjXUDwze/qTLJHpi8LNgyWCrbj7ChSdY/z
5hxBZSEnRmnzZmuwabd+qikS8YozTxWC+kL7adOaNWRoaW0qtWiS0d0dQpNm8zaslvrhWkuYXCtW
E2cDzqShLQ68xNqURLXA+vPkkULK6iA6I+ZV/2Btd+5nmsWGuECXfLIYErwKMXLApYOX/0mNKgyG
KNKGmfO1YBsSAbxzMq5WhcEs7Z8ypYhG36GwvwVm3S8w2LROsQSNWPclsdbfY9CJoRlolx65jKdt
KxsyYHn7cudYed3qYOIu4DMptuf1l8g9IzBD9rQ2FiqfClkCaShqpQamgHdfsDQ6WQKD1+1nkKVE
8FvqIWL/EXAutq2yzUrE5gp6s2fL3zU0JghTmj5RRacOVzT84QYLDupZA3qUC5x+fPx4U/kqJ9kq
tWYK4sz9gP4aTIgNO6WDQRFFb47AmsZaglJbmk3cBQAjxuX6yrj5o97JNqI1uPjIUgJEJ1l269dT
Fkty6MRPH9ZkxpwV8L+y+wLlthh6az6IAbUKXIEOM+t1HpPx6vZ3SZJ1UkXt05JPeEGcEoyVvhQ3
VYD4LgHuZHypsonGRTHEYKnwuYGdTgGNBn6A4OCeo9+m3HASSBEn05uU/iT0DosWXCd/v87LYK4K
rwigAit3+ac9dgrGaTPJ1DSUrC2ncKRbm22lsI2l9jZDw4DXW2ewspJYWxEvre3ILssHQFUOk0VL
/s7jj19t11gh3yHfU/17rZxn9P6EkbQNa+wD9U06s6mbvzgsw3NeG+WwGa5aEU1HMXprgGwblYDE
gPdqAJ+uARlC53orM09+xhMZPe5Zv/bRimsfjOiu7O1eEw5BRTvVWlYDoyDlsDKolfPTx2Gh4D9I
x2dOc1xhbNeP/NfOPnB9PLBOWToqlLTWYaVJ1XSQMjALksyzBqgxQoL9puFu/R6AT1JyoQS8UnGF
4SNlm5j6N/uSo35SSQGhtWUoF15caMg0sLlZyGQC4NVUsSdGDsJplRtPviaQHzks3T4a/BBohqcq
Zuw/Nq3QTd/i4cVJ2e4Di1eHcaW/5ZmbaSShgK4a36oAhJwLOkDlBGMYrHBX3IDiDB7ezFMABrQ2
fQEWQiVV2iFNp+/NIv8iGZQ/rZ+PIJmJheXyAIqd8poZkrcavoPshsogTgvUioPGV3PXQiSlrmVF
MGNI/P/bZGwMJvy06PHjEgKPH+GtYqw0dglkjUVgwmhNTZah19L5LfTprZFhdJCDdI3nobKxANFh
gEy9a5IPA+wPCCV2IGenh83cHjFaobRezEW86cnYxz+Lik7FOtrAN2gpxCmQpnElfH/2/SnLq+RH
JUtRUwyOE23tfYtP2t2uDd4zMfpDA38uMnw87iNXls2a3G6/SlcBwEoFep1B1Th1cSMn3H574PK/
G1WGU1Y8ektD3Vrh8zfVg5aqc/0kEEjn9w8NZYmL0PmbFukpqFKBsrIPeFR8fPJfdw98zPqAEBdl
+e155qvHOBzPrMbP7r/0mz6Zy9xhuqA6iS4axkggiWvGof5yR+IL+AyV9D/xCS1Jrnd+fTwud22x
XtzoLISi/ESbrIVxkfljKLbgX8WCrQf9VBcNLI1cutFiIjgIXeBAk+akFc8huruvf9C4tcpz4hUd
U0i4n3qtt6nAgRUbjIuPjOHYZRXOd20IpZc2oWbp3vziG/8A/6UGaW4i9T03lGUUi27b/KK2Lap6
dCX1BLtBa69/I/ZJNNMh3WKLR5bPs7bVIsYCNc8EfL+WVaAwE0t8iVpGfHwS4fJQQm+EbHHF2u5v
mp3LeH6di8wxIp9j7uaaCZZWO50zI1xYmHjMbtmwRQQL5IxUe+FeJzpHhIlmsseLHVqIoq4xu+Xd
JLVLPhn0L3s5xLRroLn0LGu/sxFsTQESMZoBZ7vGLzOy7K6CVQB+jjJVNnC/Iyfb2fqSkEyhEt9U
jE0TtxUo+mMl2pKVDbooRl89tVf2z6TO2PqWyIFjc5JeKd6BfnncG5NPKwwvZiwUaXTpbvKKaoLP
cpxQvc1zDkCTLuRkISi0sTabulVOKjEGTpkLz6opb77wS4LKsSLiYzdDqzDBe1DN0QhODmQHSnIE
7MIm9lP2FeuhjLqXIHwdYtwOpH0P+0ZSVtU7qNv/LX8LoWZo8zgFZ+s1cIZB0OEOqXG16gkoxdIx
Wt1pVc4vbEfF9AieyYPsUbdcRDKXPBBLJAYp62bsnEizq3aohAfCIJHyDi7v6snqrh6tlc5iRjnk
sCNnu1CxYqt3husqDGSvT2bNEhlDFV/9jhG+FvfY2012eu6FtrO5Z++lTO2In04R+M8VO2L24c7f
SdYsCxyjbVA1HovhKsZVp+AagAO0l5343+V/b8Tu2Ldzr4SAPF3jWnLG4LlxGkPl+DWfmW8CBEWR
mGT5jowP32tYe4TKsU6LEgu7DCeOjLdsvULvzksfcnIRzgJY8F7GB2RRYVtMXuHVVNNkXZHTSVuU
JD4ne7kF6X4gYgbpAHXp5OeQAyI3MZlorBA0ECDR1UTwtsgS5XdPGh5xNwWRfKGko2gxGbDgBC7Q
7adFR+1FHY6LWhqcffIGRyuJVv/Y23ZUsVxy/4BdlssBso8I3PhY6HWC6wlCKebeUpGbjGWwHRpz
/JxKBEWBoWF8q06cH7vykdolWEJhkjAR7hxIuZOZOD4nnJAeU2m2DLwe3rglySPeaLsiJaxn2rwS
nImYMMZrJsu8impB5XjVqerV5hSj8eNXG/09gVHFJ6gWl3GWtq80sqD4FeJyUXcB8JyHgxf/jlP2
79C4TLOry4aHr/OlErd5dbiuBR4JW+vi/H0NOgs8dUuKue8RrijEflRax7B58THu0F7cx+2c6oV5
LEUfQgflmsdvVLpdwsLTaJBv5AxlutoMokl2WpKi1e3P/aUQivIb4e48zQdKXmy/77Nw7s4P6Xr5
PS73vFzM0+S6Q0GlnJkO9ZGZYEmqmqckRg0Venun54nliXZ1krFH12E2XdJZISVWPL+skDDPspWR
/sqA7kmjAhprehLmnFa2UxcbYJcsoM2Qn+P1Aej8ENEddmx89fYUnXtiX9a2t2KgrJBWvrKyiw+9
+OEOiJk/haHh6zDn1AZ0zLdCIpebAzNj2tY5tlCqSQogjIL/Wk+6oVonFi0AVt9bS+/Smy8o9JQZ
PUR8XArzRMu4uby1CDvAb2NTPGQaCEpgQqXd5QvVwkvWeuBfI1EL/xY8huwwjzu0C6c4X+7fwA4d
VU3NGBtI0CoyJ0Wt4RjUhgY+zpM0AcPZPT5H4842JWrp2oGG9Mqdp+PhJ9iLZxvLBnHLMvvGvX2Z
Vs8LaVXOc2tbv/oe+VkJ53CcagCvSa8yPHKiFzPkY4r49ZkxXS6/5GoeCNzXLEkpxeTagxJERPyW
RHvmfWs+qb99ZaZ1KzsVK5ATb6jio71dXPl2sQ5NUq+tJ7/H1D+7C4/KTOxtvJg4IcPG4sHbeeiW
6kXLSQcnEkRxJolW6pr2BH4FoqGnVHsXKvKmA/Ynufv+G3sVcd9QyT+C6jQYuxBK3QGvXe+fTBFS
daWFMIBc3OXpm5QByrTfOA1UqLRV7X2wofGRqGGGgrISx45PASdVYw81U0+evoRhCwCM8i9fxEqw
cSyLWHSTaDV7tpEJR4sUB2WqKp3+MT3uld4qWV2cU6vB6T1L9pKrpmWDb5e4zdPqg7X6kvhPEQHW
Z3VLg6QOlIVp500hhY2eUzyVqCQTE/DeIYO5x/FmyY/GZTUJUrFaVswN23PL3mPiLGFZTVxOfYXC
tPWcURTnnDCgJdkgasI7kV8aZ1txW0yBetitPSmDxOs+3uYLfQyyHrjesvzQKeIC70qrIwC+Stlw
kWmVKntEA4tB2OcapOxMxv49YpcbYTuBLEKs2SKy2HuAMARbVILvcF5mMW7dKV0OL007exLBmH+l
2QkBLdhAcOW06nX7wcCA1mYlncKs02GbiOC8hcBgoRmLF05NbUnAcU5sIeR1vgpnLSnTC1RitLf9
k30fscfUyU+PDT7FAEdqg3m24fsbhBKJZYzzPEQyAJHx1T1aMQsDb4P3GvkaPuvZd3EVbHUmp/eh
RCcXkZ9VR9EVnzw8socbBUciC94csSqm4GHw135OitlwHdLRbsRNh/5X4z/bz9WgznSwLmtJE1ld
RBC4UwIs14zYGcJ03w2oiaTU3t77dY8IpiPE20A+82kVi6Qx07fpE+3xej8u8pGf3esKBPh1iU14
zfmQrWo9fQdt3OvYsgEkSP9m/4YixtuRTp+7yRpFj+CBdYqoT3XQUC5X2B3iRFYzxYI+A+y9hqkH
rsD9Q7io4Z3dsc6CQ5oF/j/WNDvRnyBcrKdUogiSxioHmYAdOiOmNdYhTRt1dma4fpqOaRhF/Rwx
/vFF6+UBqqQeB8qgwnndHpc6Ol6rPjS7iYp8XBiLOi3jr2ZXnZX3bTTxmmAj1KFnxbnGxtEXjjNV
3aEALMRX7v/Kc3wTzXqbbfczWSCnno6oS4ZJ9ij/xbuLqQbOLbk8COeDcBGm1Enb3Jh+wAgxAX9i
jrFV8LHE40KRQBFIePhAfdgKDzuKzPUNb3N6ZDrkRlTs6PKiRQ8dQF8WpvN82hvooyl7rZWnu5ji
RFL2Ok/vDKt6/v3xOLtkWRYgK3OUbXnQaUg8fV3fcT+6bgggWZc3p5qKNOoOMpju9LFfohGOtmXG
KjxlCkRPVAF3pihixJFyeXjf/4wW+1xwFwTZOELqwSjvydCo/3iseDFV8eaCV3QF59L5S24T7R53
mtR71cgUx/qZ3Rc9hRl4e6tts9m6/XxjLqn6S3b4sCNjHYQpkWbzU7uhhVnUrrStRFBkFNHIPriS
ztXcfbvC2foAnrZNktezxz/FyvILGxYgLjtYLQyIQ1YG7yqcGeUG+oRKxReqfb5cdzZxu/LhGUf4
NsOOWraAYpOQ2/9HcNYPaYd2/fYwBxslvkiPqqu+ZAxPjxakS9IFHoqHbyYBRjAP+pDAOq8Xd2kQ
Wp4lhpxyPVK8XP9dpt3NpzPAhVm6Vw1iNxO16LjwX2njmYJX0Jv2UGi/dTa8zaou3haSTTeu4S5k
emGGB4KFc5fX80TVkD4L8tdI7fWS689T8Dc69wJ94M6mdWXvbKzOzAa7sPtT4FVf3/TGAUL4ByXp
39bG3GZtq1Ie4SRnesgYQPPFvNot/MC+HXiDXuGILyEPgpNJeKKzP3U09mZv5DkhjTfKh0aknqV7
TDhB3fjy8Titg77NS36zfVL+MLrPdz2XpsMrqP1bbPzklNNrdJ+6lvvSzosBejs8n8B9c0nIJMZ6
RZ+bygLwukao4H32RxtlhgHdttUU2E8BC31w4cI1mimkg/HAtRnmvlR0NvjLw/ps6HnmANXRn/fR
YUZjFLYT2I9wnWuSOxj/CNR/f1UFrsrEl9PtJLCzAE0wxSwndyOPv+Z4BXZXj4IyXvqJYm35BQXR
ppWHrpxQRxqWp1s1LE8uZERF+FdeQb8NI/1mn/VM+qfjC+2FAoDSCXNJu4Z9O0GPmJWtvEHrKnbD
NeE8XTSPEpEFAQobd1ZpvArfDM8fIkEqxYw9rrfmWpsacBH+pGoAuTGF6Kw/Am+PeSqqhBWh7bBT
zi5imIIWOL3H/5r2xAKU/C6sLgMen+fRH8YgA6Z0nvnEWNjPeNq6Vggeqw9vN5nLo0+QmfxvHj7A
SjdiPF7f+ljxp3uWD68wofAZvhQ+CryJMImEjBmNwTZgjsgEVZKwSnfeaLr7+KhHV0Nuy59E9e7b
hE9x1fprH6rPD2bnYsnVbNqUxXXhrT+K/tYfgsoYKAYgnEMA1rmo+RNinScCujIMEQpmurmLMfFF
TViyJcinrCQkJiWqiBhuFGOJ2EkwfF7tKnKay8S2tUG3NpnSDxrRd0AqkGqGxh0kAoCkQLxaimKy
cLhOplAjl+mP+7kKOWDjpJrut008hstBkFSgf0H9dBQ5XhjcuGoCfGfXcE628qHXL0PczRGt2B4Y
7iz1s1ZaOpQ7KxIoKGeW7towQ4lXGZJiWNH3CgUxnmeTpm26wGo1EDZcKjOMBiIqNBBjqt/gFx1R
X5RM9aK/UITtUg9d+vpf8P9iNsvLhEwWH8f4h+LLSW/Q4SivtgyFe2bQc1RKHWwxjD//QfrOGhhk
6H9PvBkiXv38l8MI/Nl8oNEveKZxr3HEm2jCxzKdjyACtCDOai4Ojwi89CUbclliaqaHXKC6WFyq
54K2tm9EfTq9uOui7iFKemhDmcalTJohHD/U55q1dbIZNX8mrHzAWjDdJZOMnoUplO5HdaGj9uZQ
ZUJGQw9+ru8F0+2SOzT6kIfpImMQ+tvjJCQA0Qt1Zd3JLswBcP0jTZbrNPMRgKKZmwvKGz4ldhab
gXPXbqH+ufChco2R6gF4JCBdLwnsc0W7R2UCrDcbnoTxU4TC4Mdr6Gv9NA6ttpHfLyw8S5Y9q38L
nuHsq3K/fe/gpuCTx9C3e4uayWCguqttOJaaNJTqKEMnGACV+KKzpbqISdgOPHW7JtP6pJCL+I74
HOPrQjCYn1+oq03ekzvAUPY2je3SLBxtKOjBUosfs1jQ3HID1oxyx2tAXkeQCVmauCI9AQ5Bp14A
XK/IqgdcKfc49c8TDUyfvNkG2k+Cs8c7IygpmETe70V1Io1YYSBvzkIv83tWZpz489z7g6C/Yf/X
d6+mkibvOMHI/zbu+5pOE2mdsYhudwZv2QWGG3u25f9yfVnptzyfmPkt3POyxFqGNh4X4z0gpHG6
5oARWuYM++5abPKWK+KxAybsnKEXPQSS/ZBbPB2ev+u/Vmq2hNJW8ESqecz43CtYKLFwG77plFoD
vR1gP+SGyi1rLXzj19MwM3NhPJXul969j0anR6m7AGU2m7RRkf8aqkQ+3ZWW/zqydvfnVJQXDDf2
fAM+fA2Ug0efbXFUs7S52HYY51cwGPTcZw9UtR3IURssHHzwCY09NkFiAkdnhWn/X1Z4C5Dk+BPJ
FmuRtcud3GcZ0TGY6DcUKDsMAYGLlwVYsqPV63WKaa0iA6vfnJj7Mm5FfnLTPytmdS3/baOpsyq6
4QlVBTMgIVHibF+K0ui3xPFxV8osUOuqV+M09ebO4AEaAzA1UEP9mXkOCwGMAX0is4DfEg80lz2N
NBEjLpEMHGrBmbiA6UGbTO0k7qnqjHwPX25qZ23k7Ze5+loy0qSVpnLM50KaPPZvwMQFQ2Uqhp88
KGiYNekZDFpaAQ1dRz0ReimIAr57YflZ+0fUfj/hfasUfdPYA94ggcDqjjvPAhyuFMcewthCTqLi
6lj7i7CWvxLDD5sFNu+3vxTQyy1kVvAoRQiaDBCBhCiZEmozr0xJXax7LhoOb/WAv8jYtCER4B35
eUqCvO5qPmEROUNHLp8b7glL2RHQMHKnEpl7+gYGJzcSR6ygqFlfRAEZMdg/Ix7vnIJcrVNwW+an
J8Q+Z7uCwgkJQpcamzByoR7h6us7Sg5ajKa4KdvWF8Mu1YZq4ECUt0Fwncjvw3IhJdYvSyivp39D
bCv/mwzCE3aZtDAkurKwx6DGpk/h0TwhmKPRjGUWSD9EGmSieCy7VF6QreMLaHaRAWpxRTIpznwv
z40I4tKF4ndz60GH3lRjyr+wYjhLLlTYPrwX6zP/sZsqIQDO1fvAKNqqaOUxK+DhxB7Qbd7kddIu
ACNVpN/lMkjteT5mTpFauJCUqtlzA0xyMkz1AwtsZxun+lO0fW75ozsVvkypJIdWjj1TxiJ+0yZ2
uxaWy7RE7HUabavfkDqwvzqfU9Dbo3qmgiVm1xQzgchhtJQjy4gOFmRceyoBUSPbyYi0sXSYVmJa
YhIlAEDx/zVenWzaeveUwh4itGMUf4vAKcd414m/I+tLc79kvi3yrVyVnIyArzQ4kRWcmajo6ZCl
WzBJizaJ3Xp4M5EObP/uJo7UyaLGY3iCZwMWhujc4jXZcUhIi8VV7ToS8OrSMqo1PIzCYtZgyMCi
3jhkeEHxtL7o3Ais6x9twVRqLuafu5yxhcPEJKKnnrB1DsIrnkIpnEk3xi1ZRSWgh6x66eNF7RmA
oYE0vobwidiCEfskjMqjpLURie9iWAv4/C2FSgMLX0LPOTu6D2hPbLD2dELtCTYbgLlWFTvfXcj2
lXkVv81TWI7wogCfJbUDTbigpaliO9UraEMQZf3f9gm/Ba7osQcO4VSMclZF65mgnhiuJJ6nDW5x
diqRQ0vSoacz/jw7RnbpGp6DAAxJSKLsIT7wE8jFaCxYfsbOEk2QkKM0OAtY4UrEYJgWltjxTt6e
6FUO+mB7mofQgs42969bIjcXwUf+VFDMdLokehkjgh3ARIEL7PbxXWbZ8Yy5j2wcnIimGEPmVWBW
jIPLHdkyfAJMZ8A5VXvpuV80cOWNVM8FMRvjHGnW5+OINaB7iUrktU8AYjMuidSs8sAQGuDco3Um
Rw4THGZ+dFKXiLAA0skzzaSbEHI6oyFXCApZYnSHA1K7+DfYq0lDTZElwe3OCO8OnyESYbwXQNdS
VtMY6Fz5EhgDpEdcOC0PDp21eVQlariDWZmDTvk3e24uQ+ABLqMPFzVpKE/E3c7J6xyPk3v1PQM1
mCpY68vqo9FgsFBZE0hOcE0OR7aWq7ofdaP+WuIvcqLyci1iV/V05WYUApDLlBRPJrOMJ/SpOmiB
llosQsumrmRBbfla8qBNXIB77rJOEhoQ85P7kFWL3b5DV2kRg7HSj4NmH6FPji82yhRG3b5GKnMr
11RcSGKa+yoq2WxC9G9C9nCEEbVjPh4gsMNb8mW3Kc9LiVczjTPtqzAkm8aHdstxs28fk/leDLbO
m5e0sPJx+ol+Poxq7YSy604EJAb0Ekk0X/GAQL68yolPa31ndgxpiiQq13Z/Kbp7j+xhcrZjfaJF
sQG6tHkEhucrWix5Qicf2h4ZBXHdWwTrbe7paosMlLgtyjDM6a7jwdPZFM+8C6wTYj33xlcAN0ae
UyyCsh34k1YAw02GCBWTyt/QsbBbw0TFL5ffNJ2WTkZUKariFfn2Swnj+fML37Sqvq9ei/A3eDRu
RyNpNVBQpMq/UZBOqXYBhZIlmyg2Uyf7YoyMfky0bT9zVnMovmqzpQxvayTpxQZD7rP42TZkkWpE
ET5GhaAhAXU6GAQyquJf3tySEVCvOj70qnr3ZdI8VEbKvxC7oI8D3SCqZ+5qKKzg1o8EuaMD2BvF
3leesT0+dywGRAK3DUQBP0YJ/ohJcuZxDT30YQkCqSC5c/znblDIxFEaozNVBG3ZoyQ0yNfJLIdq
Uq/4rLZuq7aiXJ7PaxZMjRqo9KjaCE6eTOs4Y6fQzUCiOktZGPgKLebYm0925nhEhXfIf3ZkghqE
q8INJawXFQHNrtfRFzmR/z3ZD4nkEfYgCRbHYNpbW/Ya5boPePCFLPilDvVaONM9zZu1E/2oNttJ
s6P8inVjbZ8huguJDpVRbN2Gvun8TEaqgiLOF47H9X3grBeh8O4qMKB2y62NJxh7sJ+al3QXSqu5
T2Y5sxywzyfeOnvpOax0hZ02fme54LTOFsUJZHYSCM0CSSTVoucn6J2JjTfuUclFi2gjYyYJGtZo
20RAmjK/O2ujkFFh8K4XfyWss9Era18u43FnAEgCcGQIC9/Iwukg8RxomWKcGsXvzrrWUPmQ0rZM
qezRb7Or7UhpktU53YkjX+rVXInENSvevX7Zv5ySSFSm9w3LQ50xNxF0b08NkAO0Z7QiLQj/wKGD
QC3DFWfRaSn3vAWI0p5IB6EZpnrJ3q3d3/gGX6go1AzHcNHKjeIVqru4/34Cs7goweAGI5Nm5j5F
IH52Q1PtR4+C3sH6WU3LEhfIM58KlNIAFGj7JfqpIroc2Y5LXJ6+GPBwSYoFh8HuL46ADYUBIVFX
Midx/Z0zEAqzR5eoOirRuFGGbuoXn5XRf0+hd1oM9qyDJowXo3PJR9jdOK9s+azNcUcBhzybn4Ni
k4hWwiX2lEU+MJL5QFHEshgTBUuJyoIoasWwWpgM0yVTV7Si55F9PDrHtIrvcaeIwSGoBJOHtMtA
jggTAyTeuPL6T1XW+9jQzRj+kONzbrqWC4Faho+CH1rU3DuhwHhOCkEihF7D15v4V5U9VpeYtV2Q
8nMlEmU58e8wL0o4CkeRGgZhHdCNGtMjSmwFqWhGiKpRsGrL05hH2TNw9mQV9G2tYf76TkUlyUP3
hg5iFUGbZ+bUvvtoUeZYXHBYM+tpoLg9sSGI27ma2cVKaBh7ICYIbpcCFwxGRD6JDkUY/3ajbD44
J8PDP9z6TRM90kXATS6dGYBzCDSubDqNxwaSigp16ELtGL4DGcFnK5QheMV4QRJmp0UpMMRntH01
LsJBK2o+R7tAsCgtftOnEITB8t71kqQZaFMKXAxp+L0Dtm/C3lLdFNfPJJa+UvEfNmKwxPmJm9cu
JoWY+J2/p31sA1VvAD8+7u5rDMlxtmVe5TdOyenGLeDB/tj97u0D14gHVSIR9gV283jm3An4dyL3
DiWcReUWi8fcrzvLJr/pIYlOZARNASCEq5RycmreFcIsxDYP2JqjfAdpoJgW47KS2DnXovlIVhak
LnfmzQh+RDee7ufLpWC+jXH5cICPnoK9vDbLU/+BIJgcoepPXqHCFeTHqb/MEWevIN1UODiIecgw
AJtKd/1cNcPSYJFN/wBsLIzo8z5UVASomlBmEegJ+8ndelq/fWLe5Kt/dIIOrFQoNzUDCpJzBFRP
dCzcqcZbwU6IvCigDlMJG5lT8QroLOI76xll1HVq/58FVUWUHxt04t7tprDfJU+fnm2vm1Tvjqz6
K3nVYZeSnJnKOEzaY6ZZOqK4jlqJUgYTUxNGijaDCM1GkBTNZFMmmegudTf4isoAlEjf7XhASCpn
zeTYqVCH8LTgbDQagABjsp77ccjxcZ00hrFldEVhJUzukXHf1/Ur8GfPXUYxDFxQdyHQDfvqxxrM
ayAvOvyPebhPfgPj8aKku7R9GdnZFYdnBWEpvwH3Dj2qc3z+VVKBTnCOCWqRZDgO2krVtHCAjZXQ
o2cKWyYqAK0Esfmk4y6z89bnQ1vY75B2Aj1A/MdIcZYBxWZUVQ9zZn59lD6NbneG8VuidAlQpiTa
6ZlnB4Tns2IpTDb8GXjV8TEipzT5LvAPbl63Uq7CqtCywWtdSK1vIe+WHNo7do2ZyjHpzsBKBGkD
r98ZhSTvDcL1OTxveRGnAw6rNvFIiV6K+Zqvnh7YhBjN28tKzj8XtmIUDxrjS5hctKmYrYbMWseC
KIWPyDU//tMhbYr+DmmeBeY8rv5OJIefD09AzEwL4Ug3i2RtFhti0j9G573qKL+lJEVjcEF7jqlG
gWWg7aa//KTK+dS82F2cPZz7KrykJ7LH1KyJZX/5+Kc0IWdNFOWjNzy0MLfUkT2qm8N3EJu6Uxwa
nUGibyMbIpu+vJiNhVVHhlSHzBcE5Bv1yFjAKi0NbuAgg+v048+U//WdIj8zjlkORTqzc+76KUmL
95Guw79v7U0cYjd9pQwgNwBNc2gPrxsMci335eKV9U9QCtgI4OFndIf7sHQGNBrZe6APEqgSGN+B
l9iXsXtVy69GisAc00WWdl+B18uaZZKiLQPvr1U0EF74zK44J8ogKkP11OiJmNLfxK5jJroaNG1d
r89QYL2jvrfeCfFxEibUSnX7r/EWpUAAQB10xPq6q6nTQY9TLETRmDOwlSDRv2L6c5qDkjoTz/9M
kGZUMbrM3zD48V5Ql6S0jUv4cw1bau4ychkgv6EDdkOeSlFyqR3TuHppP0grLw2t2gQb2IR6SrdD
ipW4u4gui8PBwKuHQ8rtscnnuUrgWUVysVr+nrhRxQDR7JhHNYCzLmhW1wyzvhnEDS1fBtqQR09P
lU+tRgSXFN8RLIizYNBaWfPL23FZnb9r8ymCcZMxrmhLWDS+CJkuaZSBv5geFThrFd4pxEMVj7LK
3/8HTNPft4RExvpq3mBpyOeS6ZZg4t2aDsX3hGhgVQ0JvSuPNqdea1t2CTubM3ZGT2gaI2qVBIF4
/of+mnPYJvPApIFAKz37Xe9Ti4C/4su3ef0ywJuUyQ2tkTrF7AE9JF1csn8MajBmVkjMKE9DoraW
DleCF32nLsHhjA4XWAnzh5+MfS16fo/7TGEzVdNKb3HX//3nsRgHV51F8TTI22gzmrGPszdWF000
4dMM73rus0bjxOSqfM1bkCoLxAGiWt6noL2jhVrY74mKvGjIiYkZxeu0QphmxFqlTpXu5mUlJChN
oHUiKj2Gys12P9bv5zuAx4r1tZvG/scpC+gmNKGUSAbRvFsc5j878erbXEUIfSm7OTr+4O0PgE0J
REMFHYXmEsXAt71k0MszfEvUuZLewKYS6cN2huC84wwqvretstS+itTFm+U/hQGvUO5lRrdIS7tt
a4sqjz7Ka/zsA+51tKOxHLYyunwvoybK2RNGLc9BDYF7STFC0Z2sTozdZp0APhcQ3zAdD5w70iQz
bEnS2Ol24ixnjHO3aQoZ+/KeZywD5RAN868eg5a2E8q29IiLNUsbRwbInezO5c1vybVOZy4rYV88
+Y7YBUB4UiBgtQWh0+BV8d5/Gw/PVWldZoa6kJz+/LtAmLrouxtjpJNJHPyGar8X/Tyxa1pRFcNy
dGzvaXLcF/nv1NyGhFM1dUftLKobc7c5kUWGq1JvCnALwpGQW5zbvNNZrvVIDktx3Np772kcKxgV
DsAUojpa/3SFZq96ZBJNIXzZyqS+ahEWaMjnp9qRsvrTgeS8jJDBzL6VpaD+DaiBL/Yo/UpxQ7cG
wR4VcNYKUBaIEDRepopci+bMo7y+O7beLsvbBRGKPtiyZmmHTyYEXwZUw+ChBKzOkXvm4yJ4vFPg
FpULwdQ0TL5WXmEAv19ZVKoFt7cKEIcsP/3MBp45tbVuYjWlyBMZTdHoxKFgWKfvikUncFXvXJSG
xnVhDNXIuluhzKt4QS38QRul91r/b7DIPxnrQh57VBjBwhJpO9P9Vf30/eqBfw33EDofxGcfbYlW
GfoZktKRM+yaVLeo1qnl1DaI5/NBmdFFRab7LNre2kLXxWTcriBXuANZ6cKEqngbO+S7eSP/zOqD
0ShjzOcG8HywJ5ZvvisFnBIHiE/xS82UKJmuKUgl+zWeoo0yrkpLrIkaH61mJTEL6hUZkau2Efnl
3v9o8gGHhqeYdrqKa+bSuK099pfxF9h+1o7qmLLS7HBZvKJnYkrAnXWC8FU2HqYZl7u9+IeQBoPE
JDFAhEGGRIlkaL0WIsfPzzHLYvFcQkSu4OO4+myZdrxhCycwZ6aum1clS7WkXK4MP2NHatRjZbug
pnKpSMBiUCZ0BkCw3zTFIwCMmxmB+kj733qm1HQavfSB3xmFWifY8fWbJL/usfq9EPDzwsotGB8X
sfCxhNjSCFA/UmMvuSlL4xI25cUeqr8ZGQOrdiSzlQGxCNkuA0TTNRR94GRa44KiQ3sRsN5CRPmZ
fTxMpLg/xUwRU80U0vxJHMS7HH4pj7hk7STl7DPRIss353j+p6sd5UJ8m3sT5B0JSV/pLNO+me/W
CLfZoh413wtw/RbpFYxStpE4wnFkpjGCTKPwQYoFIARfO/WEgSYgy1Qphzh7kmIM9TQb1rrOh2xe
3jkZk7lxnCodWXiiNuC0JXH8HWqi37LJ45dUqa55Q4KjK5tS6vVpTuPI4DQMU7NswNmgFkpYFI2I
W1fdt3PDyJq5jLgX9FZp2kXrOlgUDxkuLpDBScn8x2tgg5rZnHuJq/wL8pf2jYRL3n7xfei/JKKS
wTtdcTARL4gJZ7UcZT4UpsofklAh5BWb6+ITdenaga9VUllbOFOMdnECT5gQAzdzy6cFwf2aQb+t
7J9EVaGBOAQR1ozbN9d0iDvdnjrrc6rmlcOOvgJ8tB+B7jDA2ZA0i+7gXicFrGH9hfaukgKZ5LSr
L8QHywgykhLm/Id9j4jHzySz1gkGcefRJseRUSZjVL8sJrQvJ/LKHcJbNigjkbg/79GAbP51cVRc
WVsFhSo1prqjo6Wch4byWdsBn3HuWiFmx2OkhPcmKspuud78ZTjQVeJYUsQ4P0IJxr2af28DlSdp
++RNpyqf7cDg/pj9gSTGvCqnVgkCT2B+3P2HRd7ym98577AXkSNrR04R23J8eUSgqkxQueWNOEQ3
RtgZmmvC7OiwxuyBSxOYBU4vNcQZtPN/YKx6g46pjUI9F8bS4fdUu08ArJaqRY01AVGo806Olybf
dbmKV2Y7B/5mcnJcuOFdQv4u46KdoObZwhSI4Woe9gOv4RvWD7CF5+vnVEHpzs8sXfTfP/tTQWXS
9/LxL8iTwjhi5k1HZGjQ0nhi3wrNthdUYMkZr7puApv4g0hQ/MFHSoeRmMs2yTO5fVTo9jZ0/mAR
1uXPqwEju4HGEDKDCvK+m5h412bc1igQXfFQjPmpEIjzYqMfXGYkEiNxkCE4H0ForOfBV4yN4oiB
mBOnlJw9fhOlQ/2QyjlLL73Uk1DU7MowsCaEYjNu5yNuu8nUV+OUGcg0m/XGOEMzL1gW22q2//ak
bCBhDJUkREy8yxfn1fHOLMThdzeyVBItGAnvMS1RvS+JaMbRK4/Y2oDF1SPyTTwnSQHQRYOGwbT8
/FhCcjirONEr7arHZpTIreDlRQzcI/0NC9mlNvm1uddBjH36krvj/J1uaoeZgp/MDmuK6T1ZElsL
9XQlsAeEXWS/G22BLbLanwqEkR8PPaM0wBTPhSTUgK5+8sodfdRNIWgUDozMXc0EOrvLiyk/ft5e
HEeLucBgSRdb6fJKRxY23HAcwxRC5r66b6qw2AgwRIoORkMAQ/+LRG/LMmc22rLlwtigPsvAnkOo
l/+HmzS+h944x3VFP2XeKcX5a/48CYAFn3PRmPbyIHJu8sVfrxrXTqy8MzYBYmA5QrZE6JJk3Moo
lGSAFF/+LoM/90GrBW0/am6i2SbFivsXyso9DBKc0AnJz6Jy6MUrJ7MTi5fSrVLxKX1v8diej3Z/
RzuW6hzbxPcnTazx+s5ZWoD1QiiJwuebVkhydY1q9XBDwP0bPTMBXX/i6xy1N3k6csDYEdLjGb72
PjZ4AxKcwyp4giResK+MqLhG11r/CAmVC8MEQ1CKPsD5dz5JsQdc9kPUudk+T38ZMF2A7Lxd0Zd2
/OD4iiBaSUKH2u16dDokP6hh+sKcaK9O/75DNzn4i1NCyzMXSMUezwvdWkdNCSRmpMjoZFm9ubaQ
yoqXN5Vz6mvclSLqBQBHxdEngrD9mVbqUwO864LKAGppupnqEcgtImlqc3Tw3ugmrdcd3KIg/unN
65M7jW9LyZIL0fhQRw6Ska61gMDfpY/jdEBAofaNRQkE6FcBEEbJ9V7xPyXQK7Ws2fsq8RV64sMD
pPcKw0m0AdhnAgG+URCFDU2JMH7EbzulExk79NgFO0EqsUM3UgyNF9V4Ok2F/CqsF5ogR0CwhX10
Mf0uV7mRuvjlexBlWPEflrfWvjTo793TYfBb2rgcR5S7jirxqB1pE5ZpbvzvsyFtC6ZjAT6oFfhH
ivV1LLf/JCjNFfzY2Dkyjt1iRKXAlL+8YQfDtmzhBm2Ye2TdjoaUh3676zxVxIYusLh1Xq8QpkAG
BbUIk3PEjF+ysoOXG6iQFhJARmA1YFl+WasFsGVSNtt12biochmMV+739VKLC8n+idMVKikemili
wSyT3ORXTNJdPB4NKOohsAody1WuvMCWrdl+6iMtMCGmdhObUQWnznN96DcLGROsIa5Vl8K0qlM6
X3s7QnTP6bjdgF6J95ulMP8JBdAVFmo9LlxaiC6qbYPjfXkjqaha/mwJ6ecPBCLrXPewzPYp48qd
PKBpSAALIaoSRllxlsL+DyUek+gSnDQynPDjHaGnjOe46+jVhF11Gi9fN82Y07gDJByguNbTz6zX
i+FgKBBc1Wn9k82DKIz/VGi9z5HpcNstT79MjAG4YzkV5VKPJl672O+JzyvP2eBao8woD+K0LWGM
XivGvy8j2fr85HEykAivmnEfb8YpdgyfCdfJX94uJlmqscZiD5radvwGyaWr20gjL9aC3p0WtYsZ
i9f9oBUSQBSiuWzvJrbTgG90Vam6aaR3T3xb9bN4SxF7VSoX/G6awsmJM7cyxOoI2xsrezQcBOQ5
0KYOOWWLC1XZpacYh50EcM97tthjacGVe10qUk+wZT4A33gRaWwiaM3M8kJuEJze5znz8V2jFS1O
KUqc53fBT9Gan2dNownFN/9p9YhuWzcNkuVADYAdHcIOG0dKwWjP3GRuOFGrJCgiMSi2I2lVEKAt
15X3iEfZhvf4mnBWaTJnnlT1fDxohXU9mJvcmZkiD6wzsyU6KsckhC8HDdfEN4i8c4YEZpvxKMWI
l2IrGaBsnDPQUwYTZrdaz0Gw2ypJ5eUVTC77lSxZ7NGL4W2V6HrxMUUeRwt50YsGdC1Xc8IxADkS
qMcW2+hj8uEe7Ps4JNDUwHB/lk5cptPIgH0+DrEZWLyFUAVvYX1AUq69t0zDK6lLdOgXzYHLeFXd
JNn5mu5eXaLPqzLa8fl0A3EzT03FshftdxatTzd/r+9V7gIY16hco/8CGUU4G+LnlY2wvRj1ZTZh
XOFPXUR3HFJDFymgMoYYn7WoLieJ0t3hKrIHkrclA2U6cOANsrbZ7NtLUMnLgglabVPaOONBB4vp
dTuj8upEx7a7g/Y3FvkjGdG/uN3YdI/nM85U+5++Vza4QA+S1ssc1rhY6QpWkI89eConNdNMmnrb
zCaktMoSXPKWwUypCB/lHRdmqyrw2foCD1aqai3FnUrQyLdQxJjsnjQtrdMUzdE03rJhefn1H/9O
rf38h/IYsDoOWSw5xmmy5W5Ap5jXR3HeV9Z1UIrB2KpOT5qdOpsVjhiZZdiYsLga2aG6PEAFV9xN
grevrKGNm//GP723fMibaUJdW+2Wz6P6nXU/9Cru8+0S6vEzlLF59XHkl5rDvBSZ1a+WjPvQi079
UHZ5IqoVjmL6BQMWXq+m4ZlrjCi2sOZFshCnyreYhvuXADUNXDgGYS7CUeKZNJ2pY6zaSQ7vDnGk
QZwsgpT8hDOlY/5x5FiHmP1f79UYn7kxmZw1DJmGgLJQPF0OA+AAEGiN+/VG+C+dwULN46whhSFO
roCNArSmVBqYS2KjP+BXw/POejOffojmJZvKLo0sD8BPTLPH8UVwBAjB7GYzSDV9KQTStM2ZV2Sd
25K+4Bv0kBfzRbWJgLPsPsWIjupXSHEHOK2BuqsyY5rm6k6hyoqvskpIt4inuydoym8XlAw2RGeM
04QJJS5dr10+hwSskTHMPIZF6LgQs5k2opbNB2f7r/6SVHboIiTjOwM4SEUgO84zeDOTO9hIfEeD
nkN/UOvFatt7D92BCdxU20kA5UA77kiaKJZ6lQOWAdSpByHJHEBHf+CM8OhrvChyroavD4agtWY4
jhHBHd9LQK5UEFOEwyIAqNyFchazTN0t/9b/uQ3gOAG4d9KqTLLKD1NmTWSS5FF7DB2fnwyBu29o
i5tNamw1YUd04TF/jXfmRzMTrqjhb4mK4uA2cVI3bHiHijsHgPae8GesVK5MmWr4va0lAwsoqaxX
BCGk5qO4SxE/d9NOGH4tXEx9evXNn69nmMMrMl1R/2xo7l7wNptt5RVh6ElA0S8v5zZzzq1Nr6vi
whMrv5iHp7VmqaSZ4kOmOtE78UPyiM1EAysPxbFgoPS62iAGUo0afKFR1x58PqHAgmXDummnRbTZ
bigtgvGxMwGzmefrg1/7IB8J51dUEueTl0xl/npIQxD1TrFp62r7nUlsGBbnQbrMS3lF7qx6MKRO
pUgB6VzU1B1KtP3kB4eAMIm5TWpd0KYgtBwEgq8ivrQWdr64abduwV91peZ12PR2Qa8cEkCEZYk/
2RJ4DTNEiwHOkrWF4ImoKuc6cOEuCcwGOEdK7HZbQg0wQSyNBtCaiEf3MIpuGf1YCMRWOc/9K+Ia
1xEQnEChJBHPpbsobF3chwZGvgryOi9kVB+CQWd7kuysSLJf+6vrTHqVn/fsSgbW1OLU5OkS39Hc
tiOx6GzjihUwWrl0PkMboGpDwCcQ5SwcDgG+/1nmTAI9BjdxJbco3I4Y7ne8ZaJ/Bwj2/lA3eIhp
x75xqeuw3BAlR6jBXxDSQILKgBi0zckMOtFP1nGVq2hrf3AweB1QuN2KuoHXp6l8g84Tsf+jAcpE
TA/XunNl20wOMz7GmU11FZGFZ6Kq4pU3R5elg0Bkdt6jRb3lRLejSwz896POVyPDWCbmiODeNiyD
lK0vJbdtGrKtNJCMQmQZzZvgI3AFSLVfh5Rlm7ka61VXdUo3Tn6GxBZdtItQJrhSPNISBgcwW31q
lVg/9M1Z+7OrHTkPAQARQHsfoGeV13ayz1CYRxoFGA/tZ043GUuQ0ob1xVeEPLD0LPmpL2fu/ozl
sJFJOLRxWbdas3tpjRp4w7iO5xFlv7/gRzlu9tdRLRUkMcg7WfRWafKtlhmlIeWkRHdCdnza5ByY
lNCKHClC19PzexJ4pG44aMBTHpD/he3OaJV0iJHL5DCQR2Ic3/nCrodA01hBT09JBqt+dVmlPtsX
vrQHqmF8fYanZgFt0vYDbDLKR+6bes61iH++YPRgW56EceeBD+7YsrNfoArg0bZtSd0NxsVas9K0
eASnvSLO5Yo2muilnOP2GIxEm/nIrjySHBwttyEk7hmQ95B+B8PwTBscvvqbu+Zah3AZOVkjlBVf
Qv4NI173T4dSLjBvMo0rIk9tXO+mWtSIcBF7Ykwp1LhpTFJ7s2l+3QhBgs8wzatHaAba22JurjS1
X+Olfthz0wZ5DQp/jSOUnRkx4KPWWpUFm8Qe89ZvrFBv2V9v3fmOQlUumbOCs+98TymzsLX+SkqG
OugbJfo+lbcI2/eKDDM/Q7BNuyMcL3GatyiuGjiw4Bj3HnLCO5GrVBeh7ytw43Uu5rEacXgi0PQ4
nOkqQKEcUmtCNzydfq/mbbUjmKKhua+Qg83Jm5WaGt1agtApZexsf/bUIXzCTjydL7penXeGSXSP
ysXoqvPxwNsWbOx2Tzrro78WrtKvr0cskolwCco6AWTJBbZbms7DQ+cXQ7jIBloqd2ha759FLxON
pk7NIZzhcyT50FbgsAJmxeg3yZ7kwjLmGczor18cdRTJUGpimjioJIxjuNn3xfDS74LW2Rum4m4A
+x9DdkAtGACYN9L8AgyRJNyRJsLtomt2mIs7hCoB1i+bjvvnuCOjKnK8HENw66mLoQGWne7v1lpq
vmGJG/d/tER9DbcByNpM4soHQ4lvRTy+5ev1mVGxGTZWuuZ41HxAA3H9ntONlxuzY2jOZ4tm1WZb
Vhz5542nzS5v4/HHZLuHbt9zuydHsNEw3EqCgymcQjNZH6Uu/v0s5vlSPAofToY2saBU3Q7kjE5y
J31bUGHwxtFJYQi7TEHsd2MHaKr033DQ9IvBQCRL2K2V9kS5hDOJq96SPvzvLzo243NFup8mmS7m
SviBy/wix5zzVLp+4PRARl2rmuySV6LQQ9yGQb5hYJ5qb1BhzZXanpzvc5d61LFTqFeIxJQQLtX1
DGOd3/hcX9pdu/KAzTfcAzu8r/OXf72ZqoRFlVvovl09y+DooMZyyOvel0bg/LFx2DRhY89OInM2
JRovoupm1KW9GXMTSQbw4asgbalEmPFN/0/N8npxArWOpsSH0Wtv4ev1QnJg3ji2SY4W2Cf5JJWi
9wyGJbMbsIkXbR9QOdKqyn3NZRM4I70Z3VwL0f+XiohciFxDC0gVzldYgzeUODWGXgzYQQ/w6YJL
3jFa0G8RLvdIqsfKgaHsu5l7PFBIwkCkb4vktcmzvz4gwsHeLo/whpGwkE8uZt0S1nhLohLmi6o5
XE2KSyeyJkAhq2iGKgi2jTqF8kzrMllm77DmgvEnuyzf1ZR3PIpt+LTekalg+hfBKXAI/IWrgd2U
FZeBT6LCpYbnxajS0fE3phuxPzU5ZgsfWAuhfQlV3v7tHm0uGuFbgkiSOsG8Iq3qHCHT/DeOYBoa
Ur78K7PxuZpTyelg8txbciI8CAyZSwMGljoD9kJrb1iyLsO3+sNzb5zo5V6YXwiOKw1t+7swNMaO
IHF8GXEHwKtdib5DqEOYjHSmnybc5dHNFPzbLbMpSSYhGBzOl02cZDuiZJllkAbmHp8VztkGgMua
iCrmX52X5m41O46ne2AJQ0II/JPwz8EEqaQzQpazGE6eHXd7KVbid3lRjoc3k4orkZzK2uY+Fw7o
Eoh6T2bx/xbyuDk2Fb10lMoM+btAb7e0Rhl4SfCSuwoDjYM3xsh5Q3h0xPGNtbmNbJlFZvHyQVhv
cULOuFTPoARofYaLZ+7Iv0P0MEkRC6Hr0qw4nSkUKsE7TsxF3533YY0SOHQRbaqtaa6ysqPck+QH
8KqyaRjAVhYoHI/YSGA34Py3S0rjCad2WAUk8ZQkPeBnw716tTJiGT9nNd/u4gu2SkX0OeB/9GLF
TFAUqmw+Y36NYt3DcxPWyvdZQuuZ4HjJA+Us907YL96Ogx3VKHiCUM4YSpa3+9yB2utanNg4J73E
/LM1AsnjqGtMRVVUfNn2y4hZFoLBvdKMlLqFKye35ySVqU1Zw3x/D3SA9PciamN3qA/fuG6LfTLD
50Sr5fM18DTtYNLbXqDisPccNgTDEqgkbGDtGZG25WrbpBooeZWR/m3lZNYQuMnHLgOgD4IqRwne
W4+zvzL++PXDZBGQ/7GAO5oks5ofAAbHvAVEYfXqfFglOwR2p80HJQmrNGvp9xkQ6hlem/iVE/al
CfOs1BsdHp0Y/rldNM/Mf1Id8kR5nHrbC4jNDhWu+uqw45pO+l+je6vMZCnk0+VoR2L01xFUcm9f
dvjMwjHRCabvUAaQatvVobkE9kefC2GS3TtDQJ6uOWKQWBFuQZp56NWlmbYf+ytGtxLxlSLrdN8F
B80A1FsU3Mk8gozgDQ0asqnITr4ZSylUOjnG/I7mlBQ7YsNYPfhI1FGlWRP5MzVw3AByPD7mU3C0
1ztV8jXjBXPopZNtgmsJaAojOjs6rpKvdoFwYBTXF32Alkc4fv2VQLABrvZFb4qIv+XvwqfEedQL
p9z68vcZ+eU7GxDkmJjKYGH3h/QpvBJ3IDYsD4oFfGAlgHZNvWO+1MCkRn2qH2BO0x5oro4asvWi
T7nt4DirgzGEcPvARIr92x0pLQeWRjK5AQ6p+qVsSXVZjdV2KpL8+aft/G2Up8g8XRmgs+rvjNwM
RwGDuApYyDV+x8v1ooXhSmZd6yuFOOJl86dE5e8WmR4XR9N0EsD2RYqPaRKNTE5hq52T2WlhgNnL
rBA9wN80CTGLPOf7t/zATfjxd/Ht324x/72rIhHc3hxIZxIo+FHuxDi4QxPwC1+14YS4v34MOygQ
DA5GTjHxDY6iajbleU0f/j6EBJZmCWSgCwEvo1LjgcXsXEmTNAHxLkxG/srGOzCTP5aYl3YZSLg9
AnQOmsmkPITFnScBOuiQ9V2rkZwWEmtnwN0pijtOuwId6CLxUovdKamx+N3TT7lxQsuWzrbwbX5S
AK80wwIQ3OZDnGdbn12KZw4LbRG4fwW+580AbaGdpM8fSBtKwRMqEKReTkTPw+Gkkuwn8qJdERA/
Q0//b8N9/MXbatoOr9hKCqMm6g5M4CIo8LP1g81OYSAqhqWZR5j0Z9YAbur/KhfSPauQuIbXoNkd
P3/YDLkQSnwv5vGb3Rfv74GMTWVOqUrqcg2w3SVvTOKWUTD47VNBOU3Ps+RW0/4fICPo/9XqZU+G
nsT7F6v5k38gnoVupzw+SCWEP/rWKLwSdug1Ejws6euh5eZQaRqfK4onXk9gxgEhE73ve7Qi+mn2
2TibnAxCkHjGwqx2xRiQ7tvIzOZKBgzqlXblq+oNiA7qWCWEOX6+nD47tiu92T1b5MctQFlp5AqI
ogSkALZO/DU48fHZ+crNSQBxQUmX6R2HwnJ7Nwd7n340TskQApqEke5iFNQOQ7vVTlNVpfSH2R/h
WTi1TANJxYgwaIxgtQOW1yL57wN/xDsuqCWKO9CbkyuOb4UtFcAXIJW+4nblNtJ8nTifS3/KVZgW
n/JXZ8aYl48va4XWD9zWc5iQGIFqLe76Fu0YafQ1rltZmaIUeaH8V+U5a4Uuo1aVexpRcb8C6TQr
sPPMtfhjAyh1xVL2XLvZETKEsMVStKxMEifyFRi2XJOBqswz1t0idz7zTOeueHEdpUzqCc61qpho
4dhdwMJN+URiUsNjRnYb65/wsoVRjvmWGwBtYoAffTa1F32c8JyC0TUlWBniWLPcoium4l01/syj
4WpwLyPXpDQB6i43SWCbD9/BxEB4ER6HdSBFP0qQmGCtocjGn52aplKVyVeePgZ5Aoqy6bBhsUWs
vzQVZZ+ljJdcdCdYqT2Qltz6OTVlkSlIliqAJQwiAjyaTp1/HVzNgMOMiKBQKZgz3orwF4Uy9ajU
tXBv4jtMvtsvyu9uUQSudxOsoz3ZZqu2OeHcabaywKfcB6BcZe6Ib07033H8n03sdZQycE34zAMX
pNkjcGw2f0d8FbzS46pqg8jV0zZf6brHQdXP5aYOQf2pQJ4sQ1MOq3mqPksS+XIgH3RvyMFnPDVZ
0alVkF1OVV90QFHAQYiP6Pd+ZQkPO5EFw7PThGTTp3YjPROLIuqD2+HZvcoa0iiYzjr/hOhi6Ujh
4+uce0prOyTCQT0W15l2idKDoOFp+FdG9WrlBpYNgrbiMETWFNKfGwhT0sPRIhWidI+Jl5uQ6Iop
ihmiIT2WOIPCd3nWHL5yHRrzO/kQVmZANezXYMOpWNjTIuFRplur+I5wqwOI/7dF/9DR2Hl0+jYS
zRSdkjt0x9RbK6SqlGGgwjiSu8KNIubOzw+dGqzACqX/AnIGZjx44BR2q2rGxdHrSZ+ynCddGBsY
th9+FOR688MXvshJTpO93Uz4ebavU3yXdw5seqrY+8icuhVfixzIRf2CwQmo9N52Um4krq168WCM
HRlixoOqo4TATF4pJ5G+xNiAJTNacUXC1HSohzlUTmcdmdSiMoUHK5V0Ud6gzS/te4IA7J0pzesO
V5QdorErhmapr5Zu+ovQt+qqFNY3A5++wJZFRPp9LZAic+qjGfzizMbkLeWLc+0/GchqBmi8Dkvh
H5xxlzerZrVJpHFTtJZUdK9MRa+vOOMhCpD4RfrrtLsn3ucaaU4d0BDzismCjquMaifAY+p9aEVU
kX3HWe6+nCYlhOkdSxbkN6bphb+sd4DsVVrbxTxn9FMzaBnvDvqd7V+6mTHI6wwjMQiRxJdBPpFx
35PRlOAQ8lo3kdkT1MX7BL6bTWMA4bKmkRdaK144O7AxI8tqk1RuO6R4oJMrr4ZLJ+JoAOkxldta
4Xb9hq1hptMyzWrTVHMdSCaHi6hfb1jntJrLltUUCCkW2vZfLLsIeRxaupeHOXFT6pyGwd/PQxym
aCs0x5FoWa2OdTBddsRGeqQsJAP9jUdgCLg9lWVPyZoqL5/pldt2vXvGoTcuHJBk58qa5mKA4M3q
p6EpQVSdtOCt0anN/wRdTyq9iYeyCj5TUHgEYxmk8cnLJ9yXuPBcUIkRn/zMUifj4PAEqVBQZ8xk
RMMTrCx5xK7ixlzHF/9mH2dnMe+AyYtTbk+BJKZOobdoUfEyEEC14TsFSwvusgGz5N/QCcHw3wvS
ATzk3y0d1Li6TCHWKjC1NbeyYrZXVvmVhBWdcu3azIpZisBvx73zJ0tXy1Dvt/q9V7Z95m/Tz5NU
QIYCAsiAA5zhzBBY2d/0SZUjqdpEDLxEm2t83RxSYYI7zmCqodiXDA/epw9kjpL9okiQ5qMsJpGJ
O5Meb76RmNxkUoST+ojvGF36RaWMrw0Ss1nzb3+Og3K/vPOD2q78bqmrvN2vi19QqDzwtBr5idow
4QbvtZxQh6eBYlFO7mmgi5geHwzBiEBOA1CQHwerwbo/kdA+IeQm2GEES1prFCe6iLkIbY+ks5mD
DCVuMMd5Y9DalRBR2FtUsAZOJoJNPVhnUaF+nTpaxjODkctkpl1sQq1rfRfEq+iWj1WyrJWnd/Wh
Qp7IE0vyFmZbKdmdbqa4p2MaXtBFdJg41HBRvmO/xuDcmow9PN+fa5XhdPqPftIn7afHkBETxkf3
pCOPt9XgZrt2FCHAb08RhQI1DYK5DBWQf+fJbQEp+lmBvQcRthbllX+dlIe6mpB2cM10FGjjyeUf
RmAH5o/lz1BViWmryrJGGztCl4WNF4L+BszO8f0YnOQI0qo5cxcOxCzmbXh3HA9vR2Mvr3JvQSCR
pCBILerX1QaVo3l/WIasIQN58kx4xjXOnpVatQOqmCAtX+pqMJbtU+kyfU3zU+poxkZBMGEzS52q
rspsH8n//lc/fPdcw4eODKzbt3TwAGdPysMewHOqLuz+5CeXExvvDuNcnCd5rkcX3wdVpZZp66aP
tIKZML2vINgBbiWx0O/kt49rjtF+s8KaSZUGd0kHRTJvesKElVutuQGzo5tGMtRoWfRmXM9Lpwqi
uyYLewhXCKjmLCqg7ZkYODKswXhA02UePTE/jEAP7X/wAOLSLHH8eTpgQn9i4NAths3xygDyCKxH
JaXbS5rBSoqh9jTtEzuosoQ7lRPghPllByPyP5x0jMmyuG+CQDFacR8Wy8d7Qw4WYDl4BFdmpNTE
tk6mnQAGgj+wrFflKo2O7LG8LZTyCdlobvdpeylOEe5Xey8ZCcBCYnIhQ4M4kNIONrw43zMmh0tI
1Wdx7dhvFXX9RhNNN9XL/b66r+ZvidgOzsY+Su1b6gC4U5WF7yk8j5akRRRpMYuQC7ldZRLDIL9E
x6zRZGC5wFSLvqMuwdlzEi8/2gJjiCyBbRyuoRWAD39XO0XoxqwWsi+iNLBLG3xyBuJBOVS7f7Ju
WY7i1VKyHPK444ckXt/LkfJ1aCRoFV/Xh99nHjAo/gbXafUl1V+WVKbr5l16pK7EHaijIQe1y7Qv
TmSFPc6rGNhMTPqmwRZj2i5Z8tRH4ajJiGTIJB0gsOfkIJmY4hticL/YAado20WF4dPw7taKsz4B
0QBmjYGlAOkO5Z5nc4fQMcWURNnTmhICIjh6PQzcjV+iE/Uw6gsR31s6GhPrDGo13SPRElWCAKS2
pJhOvliy5ER7eaDP0yWdSuD8oTuelWOxmMS2fKqRVHOQRUcHk4N85JVtRBMDgv9HZpdFlAeScAhQ
brDEBUYNXhSmCzHPPL/LEGMe7Hre6++AMM0rwzXSf/5jjKsi4b0DgAS44OelXL7wENZyAb0WR6F2
5rgUDz4p0YZkQd/6POrJxtLXyRhUsWPaplJO6lUHrlZEDJ+uLo1Zec2QJfFmhYk4UKrrr8eQXIJH
xf5LmaEx7tEGoOtxrJFxst9zRdBOARUcxHwfyIRcZcsYl4lfj/5qSwaL9OpHPQha7xlREEoPTQLl
7jNk48tyONDghzq56nUp+i3oBeSJBwftLMFi++28IizTeSDepjTo31TxoGovlvedEsg/62L5cV20
6qMrinFXRAKy5H9IxJeGWOhVx60Ut4iRhdo/9b/iwljDYEjPZvkBKDhYN6LQkPQHwJ63hiffSDv2
kRfxRgJFHcxmtzXA1YUhah/BaNSutjgZBnHX663PQvpAX9ckMATcd5oAp1v3DBG6QS10UYiswXOW
7qnH47BPV+UoGexjeHGHqwiaqzlpKIgT4oN3wwlgepPvwhq1uhDHUV4fj76RGk4PVJRQYTG+Y+JE
wn4IwQDCAWOVv+oleIQgAYgrldnPngtPLAa1DiYavikxBuTwIJRvuPvn6JUEsVVutNELROLamEWU
RQ8DXUb9rkUcfa86a4Kmh5Ri5nHzABsFkIrCQgRpgcp1FuoYkQavU+aZkByHENn1MQR0Hi/4dxFj
AQhQ0nCqy1/lBKH1Gm76Kg5M2xE/e+QlCqH+dCQ/Akf6GlDCI5BrmH38KBpPYYx7wZkzw2ljx3sS
DCn6Zj8nev2ukJs+BTyyoPk2DSmhQyoB89jWlS/SIextz16lh6kFPojYM3+6SGLcMdXm+oMH6SMc
tcrAimAAN/KekQQHqCme8dnDXctC2fvS9vuNt4SjSlVOkYldeOfvOrjZYy0U5eM0nd/kCilv3Htu
31jBMA/rny2b+r/G8BmTy7XPR0RwcYABJ61VMSD3DcaOoRfI9oibZOFbCbLr4OtSU1M0dBrYBr37
2NIfFTZ50eRDXbvvF6FRWm1ssyM3JXL/Eb9J7tsTAE3xOJnDjO48nVo8E1Yncf+jAGtr7bZZv8Fr
MuBdsoB+bsrAoD4SrLMnFIFn0SmKWO/tqmxVKHWRIfh0wtuowPGkHgs72tYTECb9Un60IJ9FJhB9
vujjEzrbtk5C7lNwTJ3UFSmElFyhWXPCbo9x/3PJqZnzvytJFa71nvj9UemUX0EWJA2aAuggKEfD
a3Nf2bk1bt3N7v9wJY1UqjV3l995SGHpK1rQ53f4eSBnmftwewKgSF3j3dCVdBiKS+T4G3fMTPHS
Z1axJTfP8s9uYTtQJlczHbW4TxhklJRTXiMhbZeVkMnl6GpS3gbQ8fZmK7SzLeC3wHwGMUguKmW+
Jrha4ImAL3AveDgalmYdrOc80RD8ofNDKZ4j6pJnBOTSfeFrG6AE0ZpjLgZorhcjhhHnpQx2cUMl
de5LsPi6N2RImKAl+y0TlCpqZvrYAK9pRk8v6/oXrTx84pZzLLQSw25tWEr7g2f3Qby4y1METMKz
Jxs8BL0DcwTmnLGxhbKa0OK8rGtazx/Px0o0a0EOY4a83UdgECSAkb2NGm4Q4rxjZfksnhiAg+Ny
TC8vQDdfPGmY7rlXea83TB67MG66Yw14LtbRnnHlZqMhr8HGHsca/Q8Au5ra+Bugp/Zm/UORrr/v
RuI0OSTwnyX3D1MWzjj5mDvW5naHXwou25PsWfyUZggXi27bxyeFZtk4n1iJJPO2SHQETVYB7v2r
fukI/5xKBacydXS0GxTJPh7/x+Xc6YCiDmeyMZdGg8r7ETL3ybScLNAIp+K0WionmM2sY5T/jk4j
4DZ+v84Lze4qK6jRKTsdtou2+eT4SfHFrokXZ58fPnwqS4Q6KqUeSy4A4kMdmAIY5aT/ZDuQBUG8
YQtoduzq1bmnIUnvGvYKTFdn98bm0+ootGMBMYOHqlNuM2MTMzDsg+SOzp3Qu1Bmy8OjwXTR10sX
hDeaqvPM2HvIQxDrRJ464fpd1HJwGSjP85L2c0zZrMHegb4dmybS/EPOsAjz0b2RTqRsykb0uYp9
8hOAo0cQo2H2z22qVkSMlOhgN8Zp3oNlRaJSxELeZ/FN4LJ5f8ojkvGmN2Z/w+Hg0V+ORTLKYtsv
mANy6XcB1Kvz5phQDtBwkAgtcD65hwzpJRe2gaSP+vUPjMCgu4ntI3Ou/LA+19tnAyZUIv7uUVQk
GDrLPesTauEGT6d9snVpPcKoXEU0qVgPFlTvTsjFGTc7FuiDhp6dnDf8fS/as+VtwkC+q00/MaI+
S0SDOi22Gvse2+hsBE5hL1V39IBjVgC2w2As2FLI6TdZGKqoQqlZaVSuLVWQe6rDYwU6cSVagqmH
vd4k+ritAsEAntcSR17JIOGUT64Cs2Dg0S4KOgLoL/svxzI4qGmfZyQ5rfLEzBLMUOtn8kecoNXN
6nm/75X5bvcKha0OvR82sJ5UUyrBix/vAS3NmIFdSRiKyqosesMVLPeXyqbqwo6WJaktDPVbbq7Q
ZfckwhiK3FlQJEsSqOBtUjrp6KfPuBaDSGDy2sUl3Nelw44tKDgPvTLUdSwmqjVQsc+46ypFjfb4
PTn1gff0hPYkMVGFPGw4EQJLJfO7qEleXY1zAT/XZNG8BK9ugjyQplMyWtliOD+QwwP80UX1bdUY
kRa/RFTRJv48UzfjX7plie3JOhtMSBUlvTOBE+F9DPE41rSH9tOzejtvru2Abg9dJC9BNqD3Zc7u
dh8zqRjBeQoxqye0IaN73qk2F2mTWPLqV+GQQPTdb9ZtAFBcc6H8BfFJQzn8XbWN7678wY4FAN6q
vRqAZ8JODDXHYRdG1H65iBNi0dJ+k1HilnebmAWOzO4rvlFCImSqinSVxMuhubJfNaOwZCRcqKqy
me3VCAofgeN4Vpri+Rv0FUt/a1Vwx6ZcVDQvyfQ+PGiQL9RIaZ+oiM2BnpdsBP/rdsSD4dv2cxi0
kgM0FYiVZZUP2712UpJbxCnIzaVLt4N47cEVceRjBHvQT5KMPPRDeDFq7RmSnkvjvRqy06wfZLUm
Gkb2vWrElvUbaEPFC5FZCpNOs1df8TqWPU51iLT+790PacJrOTkBeZ1G3c+1aNxN6nYLgI+elGE8
SWI07aVn3EHEWO3kvTiztR85nKv7pezkpv3wTlmIeGqNe21oIERSg6PDfGDGJC4czrj3gm5N+VYL
NUZW62/s+Rst6FNOnzWXYg0Sb8I5/Ex1bL7ZY1F6ZdBGV3wtC5U1+SGRcRx0d0FR3IUXmSi1Ywt1
qJNX+AwKUJupINwdjxxO0Ws4sWioqxEm6X6MFGIDg3KKorQqoiCerIvFx7J+pyk0oRo3hv/q9GaC
P0am2BQoE7goUYMBNQChTdwGOEPXNfZVitNmJ+Jo0FdYdfiE/UpK/c0WVFi+UNiAcj2K3mFdfqmf
rM/OHtA8oq7X27eTbtse/a5WbdvZX6EdpKoaxUYTPPC4jz8fALQk15LD+SnkXTm6mdVMH/n+60yp
q+zMgZjsRSJ4cEJoPSA5TbSn1MouhJW47N9ovHVTSEsZrn92hQlXJer6hpbRSBy4rCYJ5hoQZ8yr
g9hK4IK9mAA+3UTZSOFHZQM6wavt3IiN4cyE8R54ji8NGUbK04AT0FuJQRzjDQG0J+l3CSX+NsgD
CSK6PVwMIR0a4Sy7XKWBP7cDEWD2LBRlKEDZCmUKFzy1vkQxFc8/Ic1gamgJfcDANMWNfd8VHZoq
oBAsrAfTCv3TOhqxxdRfU5/An6/g4nrtcLcvs5wm+NxsCxawxiH8V2tX1RDI83sO5odBSHtRYomr
RWV9fGK7OiCVRqWEzXuGQ4kUVe+G1Rvt1CUvbzSWKY079Uc/SH9AVmNkCNqGPw3/qZl4FsooSHpo
vDFrLBh9wxD5Pzeo3d2Abz0axE7xU8Aa6QiypK456yU1ZFu4z8/1YJMqN0Y6NfeFJpU35Rk9Z5Ca
M6Q6DAFtNGsHXIdh3IPySjfLtvTJp9bnwjHx1gY4ot/IBTi4ruoFYwallwhTStFpD/VyyaQmHDIN
Tfvgg0QnyrLaCgxunp3VmQpF/xUN6RKlrq6ozGipH4szPRE59akrrD8P7SDQXJYSkNZGGda1jnsT
O/mx9myjrL7mYpW5EV3BIRSd0z3nIRgPk6jZbKJJp5KkgGLpqHeb3Y+N1Kx1/XdL2yAXjGIvE1Hl
NGKD0TQav5SdAy332PvqAUItc/3lGksVTH0XqPIxT3MwnW0Q0p4P2KH5vMivOuItCiL7bHMAo4bp
fnBKpn69egxhAiIL2ey0QBBcZENspNppUpTqiXcx4fK76BgmR/YQcdAxQlYqF1VTAnKXdH9DThdM
3KEISISBOt9oyWnnAslXlUpGukuibYJgVVgeoycJNQu3wTOxMzoNdXI89K3cjsb4cZp8bHkOzmVD
YWRyGNhDMALQqcPGS1xSJJtT108v3TOJycw6Ppg4upMKL2/8aNBFE63NSLlsXMKflsgqUhieMnaw
3VKf8oICZsuyuCIW4Op83CyB34R9G6GjQpy7raK/ebwWsnn49LCWDJ8PjK8BX9pqdldMzelskfks
7ddyfzqOFHUTewWzQlpfuqLF+AiXZ+a6f2TLtKUBZyhsX0zNIN3nHC0E+nMqYkKNXMxQEnrFJeI0
ToTgPVwhHqeeACyS1alVcWmMJycb7oXORhGQyRhG2uaNpz1kbJ1qd82zCRWOykALJo5ergvZ7r5T
rFEtt/81x0xp8Z+6FOA1jDVVJrfJ5iUeFnpQRyvUbUQ/U3hWPoP37ol60WZ9EGXm+ST0XuckzEDc
U1PQZNB3RE5uQeBRT503h0gxEa64EnRVe/dNiEuLxT4367UbbzLyC2PWccHyIqFOw26OTtBwmZHg
vemDjzhN2NFP6iYRW7Ki1rvpzuxjsVaL71OJH9biikx/HiGS1GAyTBEzjet0fB6P2plh8jzAiaQr
Ys4XCZxt4o2fPzXN5GJL1CtV6vemHBYxeTdOzrX+HM2m83MzfUl3sRLcAPrIG0+/tDXW+KlQaZyL
AQLkgLTX+40HkBTledJYmNU6SixR5bPwDw+K7SfjVquBbsqTwU/+pS2ikOMQJoTho1WBrGAEJ2lk
qYKdpZuqKQxfqOEhYdo+H8hTV/pPjR0TqAUpGL6nmBICEsJFLtcosms/cEAYK8BvHvaPObKETvk7
j25s3UStLQEvjVs5ta2wpYyWY1PsmpY0G6RfqV7vtWJRSsYILevRZ+SOWSfiyvhF41SgQpTHpXzn
fovexfYCu3DUOEKRNpLmO1pBSJUyj3bHZLVCGO+kmSUHrf3BZQF+PfYAYhI4HL69krqXCF7epIjv
wkbBC3aQ9RizELp6PO19MNW+d6qBiTCpYpsV+O10Ue6aKKw3/yVvzbhfeoJ3i3olisXIm0o9Q48H
HKznpBjK+5KeTaqFqA1FrNDdGdSTHy3zubMKOCJhweblb0+ajTt+dC9Hdl32Hr9Z4O4n+VFRhhIm
qs4XeeUMX9ivF4MX+c/eOR1Y57aQTRXD22O3Xljcw95sw0PcUuEqSnxoynkbwzlb0ADAUk4gD2Pv
d/LU3BHNit5kD79WKCDiYkBC+1u6QWxIVBaZsg4jP1JkgaCEx/b8BbkCeLzFHAAQlFhwAYPmSQTG
TEJhwOf1IVTqDW7XXuiFgxQMkGMzXs4SnLObd9wgucgQfyUCG/6B/NZxJKiQim1/dLkia6hAiWU+
mJCvjVPpqyMg+gynaHGjfl+S0aSHQoIFon8X9vWvQ/Gu28D7bOUDVrd6lj7DjZbyJ2S9iXLlDVY/
ul5XT2Bvjrq9X9mdltZ9uNUjvJJw6vUq+eaY8WbPJmSYykkXuXHcezaiaRBO7B67uPrm1jcXrnJ7
OSkD995fpK2m6z6H8xP5tzrI4/tG4cn+rj0S9NJa7YO9DXbuHtc1RD2KKohiWCJhiThoCgVPZIy+
h4T6jrWqLI8SXeJBICaEQGbFWxCKzZ15+w9drJIt3tB+r1hlvSekQTLDHKXaSBxTj8s8Q5Sy9f5C
Mr3su1fKR5TLaBVjcd4S5+CSMe2g9+DeHKLXxvll5MnYTo3kSEr9dZXscqXJLQ+wxsrqB3xeaI4y
QamaO5FEijkQPwu5DtmYjRQbIYtFae0t4wEsckO7hSRB2m0jCIk1ELyHXsObMM2QBdOeRcWW4tqS
eTJgne6R7AHukRT1Ka/1M152WFbohIaUGHKlr+tMPGLG6WnB8ipjpidlWU1vj3kS3TZEu9pBOu8p
puit7aAV/92RMp6QuwFeePbDlxSiuJd4/hLr/noAEUQzMzxShnFJVUzScuwvbuiWtPwhP4JKcJzT
f4ZxMvLCnXxRy+O6yLL5N1O7Gq5FhtewKerBfWRzpattrD6A7DEG7AM43llGiEcyfdcn4Xkg3sJG
1OvJpW6mJ32v9EP2rwrhRNNbNBXsj69SiiytZLKVzEqglRo813Pg+RGH8/7kCKZqvMFfiSkbR65G
N7YU8B6ucRYAFaR48egS81lNMwUd9Hlb2RMxSDamnrgvsPjBK056eeThrduvvFJhjFXHiDK30waU
VmEHOMZJiau2Z+flGqUJ2/L5K1Iuj2tH22eitKm+qZ9GMm0iq5BvtRbmOgJmXwsBa09QCsXn3qZc
b73MHGk3aPxmHXOUCGQDVU6lr7FLSibP31ZjKtDzS7sIPr8rKz4kYsAoME+6mMW+NYqBle41PbxV
g3/lUp5arKmrIqsPWy00kLIJcBQ9Td+ubEgjzVO79+Hmj8Fgi8GdJv0M6aW6ICzw/OE7+R+ySgIE
3hHN4ene0+T19s/gKV+n+Hbk5SSa5+2GHQ5W576Y7JiacmFqVL8hS5WKoadNE7u3Yx9GC/ME+5Mx
ZWjybNrjBIKQT8exdhz8ZWJPtZ726C8OmLbH9K7LlvyLrlRnF0JHokTpYqwayUpoe4BFpSEi3V6r
VJacryZK3tmkJyqqCo9Q8lxuHSB/6VPGlHx3leUjt9MDQghpPt68KaD8IR228hI6VKBNJB+cKTz0
MZSG4R/kAfZxttRmPV432hwxiboy5fY8Y3oF5Fs7kP7+kZw39pPrvYzTRrqsn57MKFI+A6LFtwbS
jR4aKiiti/G5bYk883YSfYGcFHkM+Udd3y5Li2aSSwvV0GVCDWTg5gnre2XXPhfekOe53yPLHrWu
7CNtOz5xc2EYyL/VigioFhqUIE6Jsk6owPtThsd1ZTScgmgZOxKK6iP3Xf9LQZ5SJh4Svswphv0d
ahTo95GoQ5Uw/O/m0gywzWUpjN0ZDcx19DEv7+dFcTbxAYMndSTqHXGDGCRsZs3HTmJDF4ydqrqQ
HJdHhZxKMBUmjPj6QVd5zwiVxFaO+n4neWLADv66zvpB7Zad9wfrWJ9FXvnVpQM1PteNMxg2dkYw
fVx3qRL8zdFGBm01RgHLibXZhFLDxNuSy38Q3uhvp2wX/mwLlL+ypjltc9zmUNtBX5Jh3Cjg2BYp
h86q71XlQXzkNxtsgM8L40Cc+0APxaqAw0C7CpsAe5fZVFK/2oVn4xwX42f5bWzm0jVW/aLxA/Jo
DgX6MggAd0x5yGazFrzLytKH7fDj8ZsA/0dQcKeDjFVeVFp91jm9Zr9CUzBow7+ovN476NPbbEeN
QyDLk/8kpkFv9Yy38//Psp2hnPwZUO8BQbYq0wDeLdNt4lAT3KGLINhSokOkM0GFlNYdkyTG2IU5
2fbjxN03Og/kVWMoxLUDORSKBZk/elB4C/i/ncQStIHBEwqB4U25RYf+0A813J7h5nvtsCYRprVz
2Zk/0/Jq5SrAcW/CoCChqxQaMYfhECVhIYn8TJfzQogIbkD5wT6RpbQVvcRi0OoMfP1oEWpDluw3
0Hjff+XO9A4GY0RnIYAckO8QR1oOoH7aQZ6bcFuUKoIG5vdU5qnNZdQYUaqtNKBpajtYYOcOwUwn
7dAh8C9GUO3b+86td66Re3Ocou8QQ/ltMl2kocT/NbXHIra8a1voK8KSfIyVeHQnASCugfejivou
XwDX/2DwB9T9yESyp0mgZd+l8uKHEZs/uk4zbJdNmh0Hr+atrzPjOPtNaoKb5/ACUXDU10mwsIs6
3mxcXA4j61M5t/w69Ox4srlqhdMkBGeKSWr2Ej4WxLSTv3EJ3/eG69l0KUlQyJU8t6vIBZCk9Dgl
ssnAuiyuZ3n8NoTWiaAVf/lr0YzyFbyRZm1oSo8iVgFoeiPrnr/e4vyLKfekKYkJL8KwDeJy6GL4
uUdEn/3/5DYMqdtOWS3qPPkqW6RbkkUd2Wto5qoolFnZhmB70B9K81Rw6//o9zdRKUMQqyMAOpN2
hDq7E2NzZE5h5aG4fffA56KrMrYiZO8Q7TFLYRclIg1V4SX2PdLOD800qWLevn0GWGz+n/ZbHv5A
0bz/wK7ClUviwu9urq5VhuyNf2yiwPCLc+ymO23HZpr8BvhTXWnPrDWNOhLOu5miUXTASFQDRLR4
aqDKzMVJAUMK3LhTcPOH4mx/cBZoXimP5eyAmBgjIdyw84dS8RUMzflXW+nMokrG1J+Fr7Nq2w5b
/aMoc/dfOEKmgtwtEiN2DGyYJR/8JDoo0+yUvB8Mr2spo7BZLCM6PnURogckiZNkTKoCgVj1u8wz
vA1y19AcLTtRl0QYLvJatLmTQYCpHTP9OE9YhnuGl8RcPAUxUunFtfW57ZRK6YqHN9uZ/+56qtbs
EBgz8IOyfIcI5pus3MyM95MARQOf34KWOFnGTuDhjQNMiNoNW18kbxwGHjUm4uOHus381Leqtq2y
KKxNg+1slwshHU13DcUcc6vrG4FXlo8919/SzNiEuxBR7yu+11SwhXyT/j4R1E7JrXeMnZbjlLDs
h0QQ0LjDaKqhSEDJu+1rAuXuNNoP4NGtdsSOtz+GEYsQWbN/CWAcjcwQuZ3IP1m2VIYqsIoysddG
rmyOA6s3jWKGBKQ/MUXE46pGIxTocm5S38ac0e+mDC/AfMCBQcWIzsvV8XX/8DtoG9FesHPu+74S
7XzrJGqEWgXHpLxKw+zp+cOqtHFxKm6+b0JTPnKJjNx1Iu0pa4XWgFbsB7y5Obe66u0eSnNB0B2O
VLLGg1DrOLxtODh3+5uf3ROu3S5r0lQ8HcDjqzzcRb63x9LGUo0D/AcdXWemrQaKiG8I7vve3jWt
vWMfHXGYdsQeFdold4zbFpSEV4ymc2INhZTclRhXrFWxZKEIDb7OQj8akwIJaLiQ8yFKCliYZcrI
4x8SrhQ5S7PCtXqkmsP9ksTl/rkqNWCXjG/pBwhieXd96FxCSTdbOlwwL1cpozJWOjjgHLIwVX5Q
Zt8cSgwJr6IcpRkPoXVOpxZfw7Ozn4phn5wtxD+WLit3/Yfvfcksd9Dg0ARx5b4sB+KQeRLw1gHD
Tb6mGZihBEOyJbXapUtFgMXXKjaCU2Eij16J5zt/sJxzrn/Ee3kswgaEuSY6tIHmNzq/148R1CpY
qGjn59lA4Z3X1UrgNWHQhVeFk8luY+HWD8VwvhGySK+Ztd9RFZTL1WO+zCUrnML2K6m2JAvBKbaA
eZzOLMdqJ20CSMV2xYOdS2Y9tuLDIRrgue/qM2wgFl1SYPkYmkoRaYC7pkfoBeex0LygsvcS3Tpo
QaIfPHXSueTIy+EKtyIgbqp1WtGcw/ismOjWJIPi0t9GbvDZxGWVGPNoLXU/RRj59cKgSVfddpui
FZ9iFOI1YZ6mEZiqfCboBW4mIyYqCR4Chd0NAF8uHkc2Tni6z+Xd/wrOSQKq7Zcg2B94UcnyR/wr
FrStvCsgKHuw2RrXLMPZ13NGDhg7liMHsy39dPBfz0nh3wSvqahlTasrQjslF6k4t1Zy5D+WtIRn
Xr834dH3DmuvgnDwDnUQpaTKzev8ybZNPuZMEIdYaAU/wuvsHGXnMbzAFK+RoVR4I8Q6b5Slczqe
03J5XyL+MN0CfyG3AS8Yn7cChROKEmDw5f33c1xe1N6UV75al0qAjwdBixyWa3K+42OzjPhjviuJ
d0aj6Nfmh34cvYHBhcQ+S8AMD165b98j9FeXwqfuxw7xSD3rhdWByZNvfYe4zb250EhBgjx99DG2
qkbYAPwlb9XABZrO771Watd6GjUc85fDUTKGmRhofQ1cUU3Z1w31vdf83PIhWkCqs90flo1252Xa
Gj4jJCCGdVZ/A3SviDBSzHU5BUue1vAe8rKRczAiCmqv3UT/GVoIvqxJEEYX11ooBMmIR8htPR/P
Sa/pyO67EtXjSY2jG0CYaUkk6PICH1dXSRI33CByO29/7boQo49mZdYOfmGEU1+xEtO/Kqx7k4D4
SxEtFytHAium5irl1RhEbqq9RiCPNKq2iyayPCoLFbO7frVK5W6f3wBKcYbPmmW8HA/1zomPyPov
2ellm3K5xDaMKnWcbs3jXjHAgS9j9ZCioRfYyO5Hd0CaKm2TBxYYPi/DtrS74jxiNE1gIADekpKN
En1J8pNmocW/bPSUQWqsKBkVW1SfE30p3H3+Cn80O/B/jzQk3yB8523JnU/xiu9D3ejQ4Jl+1uDV
BZ9NlXV5AIlMiNXtEb3Qlx+c1/hY3Lf7EBLffEumGHuHd36d0B3eK2TP3Dw8bR3YWOFeePb29Lcc
ZxcKxz2HVsJUWgoTQzfwP+GRzGXtJ/qoAf7jgnaBnmqoBA8o19WRZF1coeSyIWYKbYIXpwxnqerO
jPhZNkVW5dWYFlTSbafC+bLyTAQeJGmg5LHZm1T1stG1gVBoMo8oB4x6wJB25xmrpn20vTXDvY25
XhMCcFgl6LN/MrgPgv3Oo/xUqmj28hk7z8WrYF5fCf6bhF59IFL2JSYNJVP0yHPJH5MwCPlJslb8
6KfdfMK9w4CSTpghNDCeoy10VcFa508w5Mcirm/JzkHMPzzbBfRvGGwA0TG69uLQQdzMs2gjpvw4
w2sSyogkgsTrs4gvjOYN9v5w7SR2JTDc/Y4ZrKHYBA7e8ZX+SkIzE84Ndz5XDQ+3ifebvqw7OIcD
A81XCxxG35nVLi0wdWLop91Sk7xYQtyuEe0qD8pu3/JiZqV7Zxf3AYNyd4J4pDSL6QMtsrMSim4U
JHNZPF6A2HYvmQawYsjhD6tHwQAVeyISg8UL0DWl/N5gzZDeb7K+Xnhp2MOQ3GnHSFD1h4O1eSUu
fb+Or5FNnAI8GCBU0wohOIJ+7w+N/xyysWwur6O6d8uyoanbdMUTz6PISVtpTl+xu3U9tUZl2XA+
3neT+Q6FWNM8gGXSC9fGgocsJuHLI1lEg7mB18zDyatuR/mapVyHTqaXDvQwfKHvp9ndjEb1GvsR
/5IUgiPy0WZFnVkWEmU9NUv7sz54naj8hK+5BOxciKi6OxT81w/ukC2vq3OtdR33T8beNJeT+HZy
9O5FPn2WkuIDxUxoWDTsViBBWry6ZXjmG8fpdqfBd/kobyJdnBqkqP0tExYpJIa9u8eFG7o9Ax5y
kCQua+tsTCbKioc2L3qVdAR/iB8oQTSFtXH7Wni8iusEt1YtpOv6daeLNWTSYJ6pgWWZ/gJ6JLil
6GDEc/WOdaQCzvjdEghxFAnAY5UK2cxI9j+CtPd4rA0ahs8h06Ka6cDiVFX3RmjPXn+ByQ3BVkr+
/duY4ROKX8dxchjTeDiriDTPuXwmAZrJ/Rf3lUNGykeS/6BleblWk/X6m237CTSQCEd7HsmlYb83
5+SB834Ah3z69ZwPMGYTGRtW6E9WkF5FH87kBzydNKLaHv80shdk8Zo1JPgiksVWIJDD2XdimgVa
q/LgiKio86qejvK+zdqITF80rQrtHwaRkC7fDDbKwgHg+g/kGjIcBXUSpsMZOOpQgAk3NP6SmE12
4VRtQ0y8Io7lTwlgHQTIuNGZ120HjnhOBdZqk+C/yttx4N3A0Ebo39NErlo0KI38pbwsBjv1bEGD
wWgxlLNIDaFbdnObQpSamG4aKoj03fLU+CZv1dS0P3pcmJTDvjSElRYXlUwCsi/HJA6c6uAoYnMN
CB4MUDYLB/gi+ViFmYwDblMx7GeJwnwIrIrsAIG/ochAtwj3zazqnXYZFsqEMi9aniF/UQRv3ecl
edeXMIYbdhpA4DQTSC5isGB3tcYCsprUJzKcLaw0ZoD4qNYgdVmmvAWasSeokVocEk0B6OpEUpXd
wy471vRxn+3rSz4vRpc0UK+jHfZymnF7Kv8T76w7wmnql5+0DqKpNFq3nkrOBwp4JOQOJYz71P/I
y+pNLfeaLw1D/HY5m3oYUsmN1Zo+lBwPQFCsjnlpvZDdjvpyMetDcUVZvQ/IEMrkzOFxMErZYJ0R
LPlym8GANnZhY1QeIWdgAXIZfDHpuO9dS1msmZ/uaI+OfK+2ESSH0gQtSp0Tehx/AMXFEPhd0GEL
H2KiUITzSz3819ZUs3Q+AprRHZg8BeJFXe1PMrgmPQx1I4+4yMUwdY9D2aSyLCTG2E5cZTGRJtbv
bgL/YGzS4HfdWqQDK15b4jWheYDgmLCTIuHA758WAT9vJcnsEp7FZDwSyNVPx18Gnp+QIr/n/G10
3hXJfAxI1wfBBdReezVZXE8Xc9f2CH1WTM+hWOXpo9R5KFAD495xCFVp6nTt+j2eAAJ8tWBqMb6b
mbhsElxdJjp0NuW2KM3RWBZiGqX2JXgfJs5S0j3rurFzoVHHoFfZtz3Di4wPyQcH4DlO8bqon70y
elhEcoRfS4lJ38HJOxFGXMnVO66SOAYGfWNYmMlYZ/83A7psr3vvBVf3gNcncnkrwrlp7ds+dGHm
6BVW+YUUyj9SFkT3pdrBKPnhnlKRJ9mtpFb6wes58FWTfY007SJzW5JACCxK/oVJA46ueQiRkbDa
sqtDnr6jusszR4D4NlQZZg7lMRlnorPTu+f3vJoFvksSD2B+igNF6Omm62DJeuMn5nJRknMzvniF
PmRGeYHZGG3qPi3SyZ/3/prkNDgZQVxqUN+s5gtUTL5wILCPhkIqL0dy8tkclWHo32ZTXDjVMCuq
b0Mx/px7RcWlzL9Qtkn51oGvwKGXwdKFnlDJvpYDautwU6gZOB1drWlHnXZvHpuyuMBVnfPssfCJ
3QEZeW7ZEPNAMAH2GoXlrA8+okYq5L1gs9MpD/SV2zaf/7ypQBAd5AnSLmUlgriRbfoCvOPYHDGW
KkWkPbztYG2O6I6NsbRuX2BH5O/ADQLdLCpMzfNIaO/VrvVnAIC9l+GN+W5aFxz/J5hQRkFUG0Bl
gjqebexatRGHhlB5yPnTTDhXkyaLHeN2nhag9i7zFctu9laQ8TCQv/iiaDIXij3xYLTsXYHXyHdU
sUCbNq+wLHowOt0bI2e3FSx1rO/jlfjJzJ5CS7yTk3rgKJcQ5Ji2pTYLvFpm03THRanHPvGdNGu1
uviRscZkuLB40ZDBDmBqDaxZU7Pk0UaUtS6WOkHyrQ85v/4r6KOnoEcN5endkYCgF3EO6NuH3yhg
pozKTS5CY2Cp5yh74KJqn9FwLTgpOTP0kNh6e+r2DPo63VGvg5jIN4i40prw8ghkOCsmP4RLZEuS
XUaXwMXbFtmiiyqXeaIA4Gi2dVoxTVmoMwF9Rs0lIen5KuSRlbZ5DvXk0eJRNng8JQq2AXW9VgBF
fgCZ0AwLVrG11ydVgx4f61rlkJEGuUte6q3TipVm2FC4CcwwKWp0+gvhhdmSfPhpC+VU7unUg1Bs
d5PvRsL29YTkBLWNXCCMrJczgX1LjHeMI10d1VcXM0EG4U9nd4rS7xOzkUwbwp/R33acxtFfg4+9
ELLbtV1u4fZg6y0QFfHK25U0A6rGoA7G8XrN2tJTwQEiFqxJWbfuaWLqvJhXJZyP+XGZUrmiszHs
E19B99c/tmgdfLSPSjym32njbLTFvv7BpHvXRx3zUa4HQqSv7pl/2ROTCy9MZz707YsHGCzyzbLu
tqcqfCTt9H6vWPfBNRDxgiAMKu86hcXKPkuyi4N0WG3+yF6jZ50C4otw/K6/chfvIACs3gTDoHJc
Y9nUpwueMqNWX442kmLb2BWb2uzbyBrkNTqdkSHXA1Q7eUYoVAoAEqHKdWwxoHacONuFKFGisMaf
qMBRICkspCOHTNXoK3i3II/IY7NnEtDEtFP+1lkoqmCYUywekKwRqcGg/IZ1TwaAy+DNBo/rqCZi
cExSgkPSq4I8e+wqhhF7lbH3b1iVJEz3sLwdBRwFlR2jyHIaIn6++51s/nKpmSHOXAIUz3sULcVR
+q4blugpTUEUD48AJJtpFINFVnQJrPwBMz7m5ALiPHQr4qF69jqukEPtkdG/8GImaYIx/Er8mKjO
B3VDWoj3vxrUyCxeYHu1IavZQiyw6cJkxBsPRurZsgFR6EiZqpNE9SKHSTFU2kIA9WP09QM290//
QLgb+u9lbQSR8D0v/CO20j4X/9iMP+Zb/U01ZvDVit7rmDxJI5oGWNr9KGCsIwAqoeXW5d250yqF
sl2mk27pyKqALjvK1mKLX2Y+5/hTMs1qOrLdcy4MuOVhJ3L8nW+c3JWTE/ep7SBO5uy7XlPFyDyu
TecGTaGe7T2607WIZIa4VU/kGjiyp+9JRMyausTVHe1mxADHVquInO3M9Qiy0KUWVxFu97N8f5EH
hEUfFt0A+Yo03RL6ZRbHrVILBcryxC10eo0IpSBGbN/Au4TGYYgpW71/24lfxh/q5t1L/A3D/NQf
r4kfvnVyX7ULQCtVmOcD/B5qE4IkrL1j55YZpqAAUtx24KKkbakma+Q8uc4VzIIrw+POHEd6629h
qWhVvY2py5/TbWahnZzXFLFAsXKgBnf9nVAhgJDyv1J3+iHZ0Z02vBafBLgNVnlih/45JxfxqUAa
3RahMRuohyh7OxuCNpVOTUIOc9cji7hPOyRDPfEdiFDLy+oGPcLbl2vHrEQtN8eSj+ZWvz7F4tPp
yN4cCtxgz+YTFp52psA8NL52sN7WiIRDhWOSFFJu7JHKnIZXuMYS0iRkatFCIp+IfIZ2uOf8Pfcp
s6VVUwHgc7XY6oElLuljKYeov9d5Vb47EsMp5WM3PfYYu4BrkG/Qyv3t8t5jbck8deDGxLFo9RSY
NXkLGuJO5faDgZBpun2TdDDhAxWCbaHAIZtz/Y4cvz56+WkF8Smdr7q68J33V3Wu1w/1uZzjqWn6
T3q9QZqNwF13gAo8auXPLGSCWs+Zn14vvhTwFBXpKDcJQZ5QdxdXWnU0/WDG3vOkwo+0LwYoVsZk
n8Dmly3OzSM9dhGSONEl+yeFXgSpxqvvad5+Hf2vGgLBA6abVm0oNTLW+J5+0BS0L0uihPFLsnRZ
IIXCDUPDB1TSovh38vsOZ6s4hCaMIvnV8aMKbLlUX7Fb04LdgE7d5dqsL7WnLp6JW/QAx418f3Zx
laAQbLn0zMSgDKmEUVlMAhazOgJ18dK/o+O7mTLVbyqHB5qbo90FUwMypRWJOrmcK4Ls+0ko/HpE
i7ThlJSRjadyuF/1r5XUO3mRA7zUP7wd0uKKfyrXc/h8FFsvN5ZYZIKr2NBGbxfphifNOjP+YKXZ
GVSCkNZ03v2jYdl+Xcxk/6WK2gsANNiXE+d0MtOJZM6ywCqfP780d2dhCQ5/XUpQh4DI5M6wjZc3
lGdtis0PxUAa3+3meyocD16Og0gAklCqffF8pYyUmUqQ4PaIqOZiwJK/fenvtfoL1y4jW9KaxOXT
2YtFnj6UU31ezmAAOnX+pjRj6WXnUYG0EVzDfs4JogNRtocNnMbejy04YK0jKrPgfcD73BoakeSE
4tZ6R/dKG+H13ibn7dufYuh51K2EzEEG9vk4YJ2nXoin75M06Y3pLk34LGYVyqtkv3eTtYIrd12t
pFcaZVFbYsuFBzqLRjryUu5yUCrRwVem54sFudLjUM9tcv2R3Wg7rvQEWrqnOE+NTJMoeqhx4QaI
3pvrqlil95UEb0jEYjXSO2scwMjqx+g4qlAIy7ZoYY0JQPSHqXZufauNSLcHJ436g9IDHEzegG98
Nao7MwItLxemu611wjD4y9OwBNicHSvD1H5qpeLYlE1TiQqN77mjAoNsmwBO8E+UD7swrCJDdNl3
bnvhOkfzeBIIcvGnIU5fAcD8QezAmyfm3Rex1YooNuLy7pyfqFZEKXnjyHnErlChezhoSgApysur
+HcGXafdwuTtEAxdNDL7tmjlIodWKYyOPtjgj7IU666M+PAJ/tscEg/Gyrg3mH+bV+ZSlgzoeNC9
eahGhOj71g7P220T8oTAJwqPNG0drvYKZJf7O7e0ss6jjG7rxXXLZZM+VeFOsmxC425dq1ksV0F4
A2RiGFm4cpriXNu47y0SqV3av9uqdwLawq9zfOX9xx4c+YS1ocb9Y5HuMdF2nAsNeEt1gbF0j9fU
1jlweWiemb0FroqClTjCWhwRw2h/7ijaRC9gqB67HWWlhawV+F+tRdXrShvWuFaDm3ba1NjXhCO2
+iGUENjnKdKx/EZNiahMF4ro+ZHaDGD47Jgqkq+mfD16kTtwbBtV8fodetcxbIZ3aof/kEiZPnNI
n3wJlSjDAjoA1ofrgkK7cBw9hp0PvDENMqXFeZ7MgCUhGfxtISo3UNEp6mgXM69AHbU53KuR6qg4
XAk9v8jsF8RR/cteBBxHilVvedw3R4I/7eV/JOJe7bZBclwNW6xTu8efbPaqEXnBFlFrJwxpcaWh
U0yE2jBel4Qj4ETudlfnsPUU+SUjqBhJshojgaHMbAbxtV3RY5h5jM3yBdvCWgmSL5FAlHBAM/mK
09y3I83jr3lpmAthZQBuvO/moE9nNz/rEDuExldXnDyaQFkuoGu3CBmsO24HOA2Ab4d5lw17Qbb8
h7+6CadV+mbqQXC8ETDdjq2Px0TWEenJhxCzWjRj4p94XSYikSAQ0RFIdKNciI1KGyJHeJlvDTjW
6zDnBYweh37WBe6YUugjV/yN9EsH0WaiXsrtvFQY/qTPKc5GG+MkIZB3EDeMclxSTbazGRgMFPdI
CY5BqRVxiG/L20Cf7DPKDueaomH+Oo68fxM3t0gV2AsO8MKZnS3hY3Vb/lf7eSYl1XW2TFRcgqkQ
7xsbJvTi8JlzkCn0hE3+BrY82sFLgq9gZln8/LQwcI2UpMDl5tgyPcG2cLFBhVdSQ1GriUSYbTWe
/3tHEkEsM9kZ07L4oZBVYgNVBwhZiKR6w9QBXAgLjtmBDGJi2NEmoU1KOvEE9GkJPOfTT4XJ6Pb4
B67JyVwEPI6SMBDA1XSaUagu/nOtcdf3LkOmTmSh8dlzLnWj1cV//8+n02QlZoN4XyVDz5Mvx49h
zN0szZy0JlAmEohZJbF/3J2zIfjC/8Y4EQ3lWGOnTP6aJXl0udOPkNpT3taZdqvxolPNjeIOn/4F
5Nb3AJ3OohbKz8554aFZLI2LciEPKc+SrHAmAId7DDnE/B3dZzROj5Tqedpxk52qOLUz//0CqD35
cqGhcXN0uU+uXe5QwraOESGLydvPdhmxFGHMYw8dVRsi4j7U5jXYUglYiHwco8Kstvkt+w01pDey
ZHLcIIbY+ZRfTYfhMpBKmL0IlNjAjxJDNeoKuSaGfYzX6mDNG4KSDG/JkZPphRd9TgaZQwVzHB3Q
LNgL7AZnW9rA8LX96o0owsZcBK0GBB26sQdVZnR8DMjn+Bv8yN+SWzSGSpmuzqsfzlMAutY63e8D
OAQtt+/IpEaVpG6x8SuUGt1KSZQKpMCWgknvsOv87ehBEz4ZREImdmfgXWgG3lE7qkHAorPPWKJF
KGUqKilwOtiCg4K2iwQiRevEXAkbqbCwINyTp1P7Zn7KuRpHN7eFrRhhDRbD1fqUS6gDaoO1ZS0J
x8Il1PnsqcCYVHolREUz5VL8r508z58lXBjpZBD6pp8hSAueih1aOeO7OCKCEQ2+wsfIO0UhlhT3
E/glWIa5jkQLpZ1m2CYsc5IhdPaQdZjJ6IfnNIitw2OGeXwO7+LFL8BRbyJB2N+9bf7JUMbdBsYy
YWq/KH3JTrpu51YZct7P2VEitsnl422MAsjNgll/u0kfloEd4tueS6CKNo8LwQghgGwrNpRcX6Sc
5IsLVfEgf+6QHALsO6lm1awq4gKmSDm5N88JO8pciU6Rv8KsloPLDlIZU0NX78svTGpqWSfS7aHB
3wEpmo0fAxeeRf5VXzREEZUHnBrFx/MAvDcP/ZnzQtd2gSPxQiacTNfEDWeJmzdSi/Xk11rPoL0a
wsUAlZtBmsVsyVababiwHgpXobh8VCU4HtNFEnw++YOo2Mej06MpODHqiBeEA/qp2yuiB1ME2kWn
U+K2TGUsg2DiXMl7ZCydLA/xrOxuoYtcyQfslQ3s19/E7Uk1kAyudwhqnooWmV2hTcy07Z4px/Vr
YtZ6HVw00qg653Z0RNQlGIFEaREQ0zTYzjEITHGi8nzOGBb9N5hWNPaKPIbjgvMhqgIo8SRBKwB6
ZMyt+RIq99m4xbodQVYYzex0DFYK44uLx33/xPiHoGV8sniEyGS0ch9QBdnTlt+nEQFzFkWHwgjN
0s4mq9MYp6DgNJjc97uXZDSB0i1FdMNZArK0hb0lsMktcBoO79mKWr+px8H0mOek/kfsuTcjYQT+
YweExSYO09BNfBc6Eejb2R4cos1rE17TCJB8Dhyg1F3I+kcQ5jVvDabgwEHvHazcWiAwb/AQbk2u
G8VCM35C3FbnSKiJ2kAYQDSBozOhhUCZmafXBYURmrt7EPv2dadLkb0NRkNmyqKFRhbIB09PJs1e
r7mPUtRosLmXwE6+Eolp+CaNUR7fLcsz5uJn99q4UUzcUBpE4mtpIEFfT2lCRRWXpwo6zmQa2g33
9ZHzp8KAq7nC6zkRdNjfbzv+I10dW5CLfFPBz2NL2qycOT/+UEWOcIO7oTNkmGsANErNz149sgmE
O+iLpfK9g/g3AYqM1bWXcJk5+tmGv03hqNwCJusk+hKw24HFAiB9pdE7c3rhGdyC85vMEIw1o3iZ
qVjauAsC0dPhOBq2GM3yaUZ7ZH1zCfSXPfqMyHze2wYcbnbwP4/igq2UzG7kxsePwRmrp6MhZ4ZM
2qugPdBpnGZbgtBODB8t9Z9/YQiKxK8BDf4GNR4QGO4jYTUqWOGy8zjqX4TStefuqrxfompYHOQW
nZfC8p714RCQKqmWHsUFMJvNpe2Yl3pYxEeIQuZKcK9auPqflQtGlMkxErdas7l7grKF7WQikjR0
LgDvjdb5KxatAN9mozZqLanmpTytn0GbjmcO01I9/reNModDfH0qqVWnZLmbQSREHJ/otsMtv/qe
h9xxSInIFoARfnT/wR1GvJyBtC3nOU8tXVHV7spsCmF+cA8Wp5kvksBMb1joa2swX5SAyNGInE7z
r44GVRwLiSMqgCanDDRciMGiX/836KDRdlIQ/kTiGt3qlMvaCQWr8vWXylY8aEtI7226JGiRcaq2
8XyxBfI4DpMqaH8TYdohmm4j9LlbcQHpjw5l4fEpoB7Ph8HkQs6KVwkIU4Dj3Ni+m+cCTkfTwZ+5
sm2Syx1X6RySwKOoQq0yzRu7FBhWzY9APgxkOR/dPygf13EtG/4AqCk5EIg+WG9xzxb6EqrU18LA
IbG8VTIXcGp8P4rNugZoC0iZjuWbMoBp2Rk89IanHW7Y58YHrfPgPIMH8PbE4Faojtn8YWESY+t1
Z1kYXuGVcEPOZxvmlL9MOt1NGffgtZRBcAjEuKFL1iwPnW7sgLXp0bO92vnJBcqOcrQejrmO3mdB
tQyq+qBr6Z8+h8z+4FuqDUCy6XYGDXUHIaIYxD7VSSb6XO6T/DxWrrWMl63iTx+g5Xn9DZU6QvBY
ASzztwBqFeScCggoR9Ooqw02qEqS6A64fdPSXISg8+TRZ5/tfwm+9Hy4nbwIRsXTXvU2UXs6yzq9
aLLt+eIO7OLcJkEuiRzyFrTUze6TYM6sSadoHC5hlbvj7rscB65OGXdurvxoCOq47O6Eb23v0fgd
b+E8teKePynM3ZtUCzS+eSIdFXq3ff7pnp0DRlJBTnrurszwbOe/t33SjV+jdVaLLs/xyL6wNRhU
1pDTmQeF67E/iuKBUXa/XA0TfNNNrcsyW6FnChK7D1HbExtNpj4XjxySR8dsP522mAIQWmUaXILj
6CLy6Tki7MN1LlPbWzEDKof4dzagKhD028nSOXEr9COG7ePwyEz9d350eet9XyRZZCv07KazNATr
yp33z5wfLkQNoCdnttIjk4PIFvVlBr4Yk6mA+KPXyclrNiaExAZjAEjZogKmCMKYIDfPdwpz/wfc
5ukWwGOdgiwT7pZS+tqb5UXcZyX+aIbXTDP+EaMJoPQCPsw8FdL+V9krlltgHGxcaS40B4YZVK+4
6PF7b00uBee/+ZxdZpXQaY1Uh00ri28MELZ5C6RVWr/dP9mBfH/BroGUfTPzDQA+Y6Ix0dd0z7YO
cdIMJAMKygQ+PSrhFrXRKKFL911N/70kbtc3GIrCoiZEqsQdDiBpjjNmKbJ0ql9afNsgDV5hH82W
P1L0z8hZRbASzyvE+huJ6KFfh0xfE9v8j9AUm9bJnSmogCS8lsUoc/n7C7nftUqK9uWOba9GUxsp
/8v5Bi68upll4KpE9SgF3HwCKGKb9FWgxKZWbknikieSLMB3FTtf/VJAn6yh82NzpqA7s4/PV2ic
5cIYvXibzWimvUl/o3rqNmV6Pys2sxaFPG5VfNeqQqyRCPgcVzIp1zOrCPz1x+fqUUuGa0FFtOvh
TMtWbVL4bNWGthy+PF3Sgq+2kuvFTknuT3nu2MO0ZU/HlgGp06sqHefTHRH/GFTGF9nosTZONPOF
yJutI6A+kdWA057zqItVrDhicjdioFAt9B7lN0b/jfbB/sNU11aDsZ/gqcGqrB+JC8gUvlHb73um
YARg32FsEQxNgIIOvsmZqRTeOQIOcwHIMXgiPKQ2acRqWy7NqHwvl0p4mQIhrL1aGFW1guV8u2c3
hEcMlrdCx14SiI9WBw8JtmTYwAYSzQbfLRX9nZK4Z5BGyMZPJTXVd/mULsjzeTLwXUWUUclQAhjW
Sfc/eFC4gPSgBmQ1TVLb95m5Rj0OfIJxBI9YJ/oDBVA2IZ5iHXKN2XNfGIcq4e59g246YMBxvNmx
QXvn9sNd2CP9eKU6wp8NUO5kQXrDHDq9PSCZus1Y+C3M2qpwG8I2gcCwaKlBipElksWEfEW4hx44
BOKzxa7DfS6zx7sopbB0zSQ0ARD+F5vfhY5kzk4bwNKZ3VnK2evD0aQGcQYhwT/2Sw8gyl66iiCV
beeYfFrqajELHmcEfErOt7sp9YnQiOr5IbfZQgmrkHA1zia9tC0NDZJHJ8dLU9hS2Ets3p3YPhVP
bKH8+rsUjeiBtspmHXVgmhfLrHEFeSCV5oU3dgBH36AISbDUyqA9+fuTlPE/K2BBuzFeqHn5Tc0k
/yk3YU2+7mSKmvae9+qih5QU8C7Pv3yDaCJG9Et8R8Mu+wZEmeEWTWjNx9wGIamC+3+1vH75Y1nV
/OKF9iYcPfFjGzkyWukjqiq0YplS1EDlJuLUBiorYaw0U0/3RyJDuS6BCv0EljBiap0ALhD2UEKT
59dgd/hpiEm9loKIW0u9F8jV0N3foRQijgrkn4TbFCqUwv/Ocqin5q0mWHcL2GRiPUL3PbX3cfNE
uAeqsthTNK77aI7Wu0BfaVsSoA56HNk0ioCkhdhfQYJO8RV7kEZMpFMKzRlsncnUguUly8cnGbgj
iPXiRKIIHQNblJrLFyTLonD0pBV06M7XCkNEPDfb/DrcE/b9fukY+Qy9zFsmVzuhDnlocPHJWlMz
7N4Wwc9MxtZoJudBepYNZ8H/D4QrIrWXNTcDD1nS+eLUv9H8iBqsksJI6x1rtJG6+b57HfkJc/ys
mHDWkTbaS3io7aEu86vA2ZARQUQt1DP2QmkOSDQoxjGoAWVm4MWSpgIrSp3B1NuIURvLnPGLo8Z1
RuYA7EGZzW7ly/Ke9bUMV6rjt7MK4jedJ31NmaCPKwHRh5cj7EAiHMmbwtwhuqNNItFdA/UbluJw
RAXdCNbBm2xHlX6w0mElqhAwyr8pTkc+BtV12VAmHTwpUmgYFunXvYq1PFdNyMdA8OpXCgsSoh2q
1FsGJ7KuS5tmg1nPOe8WZ7pr/IEyCjJ//rQ96KvsaLGNDsXO5tYX/BLfFh32d1QdwOvutAXiaUy6
vhqK84P+JbDArg8BtGF7pro7VwsvaYBIVcAuVUEX+0/n9/Co1DvxpdiXAbmBpMgbIeHjq2MXSec8
jxcHozI5wizJQh74l033H58c7Yg/nVvY2ZmJRZIMvvHSJ43+zQO4/y5CbmTKymsymLIye0c5YhZ9
JzMkYQihZb6zstkzmFxLzqhN7LMFqOzEVNfni+zzTREWIQ3pdZTqCqrLh9cGczHY8h82OOtSWcTz
GQVddDY40jWRmV1wULZiScTvJ3TtSuFkER8TGFUwoXuuWcgsgN80HEdOaGV9iUykr9G6yktINcNM
+2/vOMI5xIRK+dwUIooiwGnu8SriARoIw8O0vgUYiRTZEO5cFxDnHzEccAPWDRUBnu30acmXhaGJ
TH/3XfWk++8V91JpVI8bTmguGQIKtwq84i0XXo8srw8g36NICHc8FR0nca39VMtae61Z38x2WcET
DzPZmxxpKoRenSmbJBG0PxvmyCKA5x8jjG0CobRUJbfE01in4xKxVNWvYYZuPIqElr38+FruS4aZ
EFMEt1uWfriO3q1ehQ3VHga8zYU0YchExZDFqOYREizOkDZ5RWflOPLK9Jnx9oIUnwXwzslbdT0+
MpJsmjpV1ku17Q35V2j9BC60C2wTv1Qa5C+Jz53DPqJDzdxFLED5TsV9CmIazxB+8gfiAx+7T9q5
83U/e2zuMW0D+Sh3JHiKD9G2cZVbyyH//FThAkI4Z8TE0/P+tAlXFL5w7QPROcw9oTdj7/QkulTF
lpO1bSeXAuauFyjE2LZn/T9PG/AphY4JVNSVoiTOE/RxBNMQMUjXsHwviSx9dsOBzp0z/Ag5V8re
C6o+EBSKbPvLi6PQkGjyzaKDHKUnfdumh8ZWM2xSOhnGGJOpzsKciF6HeAEV0NePeRIsk04GR7TQ
2fzaUkz51DUo/apWLX6lGHW3q/Pe9P2KZtFq99c3paLAcjf83vZQ345+6mNaC/i8E8j0ccRRwjFK
1MgVqgecZRUAHIhyzgZTxINeZYVuMpniYwvQEbGJ3rDD/MhHkLxxrZT5Eu4642sxR4AUTmAAZKaw
Qg+b3I01MF6WIzzOa2mDf5ozgqN5SluESa4/H0m+44UCMrQ1qqCCxcMF6R0Rn6/iSOryvuCXm+Et
QwXsGjNt7DppNWZ8nx6eg27tJKSrttaIqzX1WX4MECI2zpVntGVOPW1SXGi8lkBv5S8RlHeZtdqt
8+Ys7yAFQ2OJcAHChDEHch4nijAhXF5k9giyZvcwg2Pyyb+l+DKBC1bSaje40BMiIie5ztbzhw0t
0o8JnyQ8BRkhDQ9EZlDiAqNn9MbT7SFdwZe3h9442aCq0zICs72aR5KInzhC+AFWrpeHu0EoslCc
Kp/wTUBCXZTvgkP3KNM4TbrS3bAb0KhTwVQARDxYOIDCE/dHmO2vh5ZXAPcELAcl4jvdy5xFCBPs
EtYzmT8nDBN8tHFXdYG0MmYZ+jZxD2EllLCSsmfgbHNFcCA1dIdTutd5MEnwUW/7XaLGq4+UUWSw
b4YDFxDqU8BJrP/VsJ+jEJMMzxoKMVh7MWRdHGT8EL3+6AxID7rUsbXI0dEAao6l865wRRWjC+IF
Abk/sOHuCfFXjtZwnDMzQi8fAbzrKmseng/62Jvq/G7NxHcoakI6q/isztBWPE4KCJsaNOjKEmkX
GphCuzUiz2q35ge8fu3sqOM7IkvSZ9yUmjHUK1s8NsWLS1sv1DFdK8RHiA0QtRFTbCaVk9raMol7
kwWts0imYJWair1y5vOGTLTMCGoDXYoapFh7V7tO9R99ja5TPOF5GsttqPAYln80PXMoszviLRsh
0Cq23P/drEFfRQLFF3GXRBBf6X2d+RnN4iJZ/spJgnLAtn7ix8+J7usg4+nJ54kmlzgEkf3nGyZZ
4tzHio7FL7agfpdab7lNRbZ06wYjU9QNuEFmyVAxkLgAePOYTPsj9bGRnhIV11ZzfzDK1AnUR0yX
WotODGLXZ17QlzqggMMehgR2UbnCzKcOLDvHrHzqYcMN56mvffhp2hIzlcdU3cSnaumOY/xcVo9o
mQynq9soE3FTZHK/jzFjKR8ZhZ4lE9VCPOkTeEDwCZLOSFaPBr1Rr7QqJzF8eH3Br3u7PRcFq1ja
rMjbpXlqtgmiL+fwO2S2vI2a8rsT6uQPikfU8yNGWWpS+JtQZ1fVahQGTB63HR7XScV53WQc2TD9
TbhxL3iq3gxmyV2wItoEGn8JlHrTlBCG1k8gnm/S+S+AFOOM57aBTUqu66JeHzafQMkjQXdgBqf4
0wjqv+nb8DUrz8ATJwdeseLlpnCBvnfF5AnK5pdcHfOVkFdi69jQgw+REDdZ8spAPPR/EiegrScH
ZsYoSPt7iAqZDt3rkBe+8dIZ2xMy14oRnxVxQ8mxo7Wxbgnctm3S6+9cCHWrbIqN8pTjWqu4ClFd
rRA1NDoFB9SWof0JE+iJFzNcg581OFntlVkyIwPoQIp01sn6mNEO6cip6jRNzhS38JoTCjjCAF0U
5L12rN7uGLi/lVcqX0uQDCf3VGw/YoxWYHX/T5qYVB+M4YKKMYnoukVY8SUGr9xIk1KWQqtCVi9d
mcCsCpdFTJWP60lNzpeQOaLpPdyd87fHx6vbqLBTz3W1xMut0Jh81r60qwiUylYiIcFstVCvKoq2
XAB3D0U56WR3b57LbFM3iAq0bhSnMJeYzdqUlQUwJ6b5/auIldIKdxMK3UwYaSiZ+pVPlLFU6wFf
tZsO8MGih0MnuxwzW8Dhdrs8+yDUN77hjjeicxX/qdPkscMoFKmyfV5Jyn2+GwBdBvmeb4ua74SE
sxNvgn20h8399Sp8jrGs3ieZqxbSknG2WOKtF9arIzCslUgsVSY8V2/GLaLwrcuUqDny336Ad11I
Scth+xMTTktWo3guy5fmQ2u32jQsZfH0RqSt08AUYI9W2QrJffgTyOx6RJXSqe+goYdDtv26Cj0W
DGNRHJgW328JBF73uVuGm7LJzoFBW9pm44UTk1ZWjC4XVXqqxSyF8LAh42wL2kCWwLiKehti02O3
yR208S0K7pmv+C57NvMCCbALFl5UibyVkFUq9YG7Z470oTede4PINhTmsXk5dHoVCscACN8S7gAZ
aIgyMmzBvvaACqNByIIXDPLi8njQbnj7RVD/NY4QYcfIL92w88qLEsd3UyDFM8eiFnsyq5omT9dv
nCcHVSlZW+7IL9wwvWUxFZtZhbED8K9dxoB+rfG1aBP/YnaEcEPiC7OjKg1WLWPL4AOT3QE+/j4d
esJUs08Fn0eIFUsvEKK6VzO/n0sHaiwmjyGDPZWyNWWRsR9cQxdILVQ/kzL0PrcjwNR7N8jvMrSJ
iMl/c0TnP/SIn8mpWINfAkKCQsel8bIzI5R1XZBwqk80zLbSUOH+0MF4hcPmefwDcjhF75YczOAl
uNKNh47nD4NIIFsKLayGjN42LBAA9lVm064QMndg1fid40reldz3efmGLgfxxN63X0gdliu7Nn1T
yhnWijwCsvreD79arbDMT2m1FFLC6w/TwBV/1iLRZbq0Cd58hcuhLARkTMBDKLp7KOHwlKYHysd2
V70wDCCaWU/hPNeRZ/SgAQzYd/TR2Y60c2eG9jfjVOTrgp4QYjCNNxx4YtfHReH5e0VDyizuvHcI
EXHrcZzAMG/ZqQly6HwLuXA2aLFiAD5U5ycEbQ9gpoyV3a8cPVvBhraDpdGQ6jHzrxsh54DtC9YF
B3Gx2xVXeMdIVpQYjvBBI6y1TPTddeWEbDZGeEmdPR9Dmxg+r//8pRhvjXM/jv9eYXeGgDXdMbrq
I+wPzv94SqVHT5DABTnWi3wV+bvGEOcKegWmEAiKkiaZli2QuX2jrJvsUiWq+CmBXBQYKuvBDrCa
9p0rhA+/GM/qhuQhZCWHtCN1nfcDAStJNx+R9fe87B9lcPutIslV4oQfYEXySRjGn356zTAk8dnj
SH2gMwbA2wbEi7L5/TVw3e7joLdBt+lwxkvfEQr9VzmUIKaCRuDhB9Hkw417SB7pUwC6N9QfAYNI
EDut+ltXgVTF7Mx3s5aBAJeqGZl9T42Y85VS5xO+mu6fWeXcCyJN8zI7mb9JktaRKZ64A/qU+exQ
cDgusaABF0fxdH8F2ymcCu1R9tna7CP9GJd7+efJgPaXX29wCaN0CU46cmfjRMN/V2GKmFG6GhnX
lHc0nvAVdKSez95o+JEeZrQhLjpCW5gYXA/WMHpCVKbkFdpKQMYpyfAgJmSd5wrVK8qdEgrk/fzx
Pk2D5bJrGn16bwPcthmhv5s1vWeqiy+cwHU3WNiwi3HAu03WobIyp6S99ZTLFG1imN3ysdBj/5HT
+bPoNdZhe4fpJq9JrNzUb0eE+0aoPG75lZdwV9Xch+ybpP4GHUpByPX6FNAY/tWdOHNMQU7Xlk/i
vZPnMT0FvU7iCcCnX6vnsxjAIZC1UZbguGDzkm+G0sGUgLv7bfm00TssqWjQjpE13FwpvgOFHBoB
UI6QD77N/1PruzCD//xijyqhPlRpZdKllQVeNaVq98YM1vFSmroGN/UMadHRT1fWqH9f23yLwrTf
HLmJ9m792o29ObIzhNcP7/Vjfox/ZpHooIjmpJOwfX647FPy/XiFt2c3L8ChEPYcWrlAVcROM+DP
09zG7h5G/Qs9mUsN+qgmkuzyPNE1lm57ZW4stcKjYbr3UGvNmtbzda10zstvIfpVv0h0MXNMK+Wh
mJUUAQqnOK5ReEOMrUv1HKSUDJ/F6LzCN1ZO7k/mBNLAlMK7GeXblpCLY6owGJoT6/2+oqQ++mo5
d1o6OaSGU5oPbVsXMuxaeV307qR5mLt4RKwg3T0QEFpwkEzxUvjezVg/Ey9mu4456IQXowmpbSbL
+aN5R/ep22GeONDXCLkxhNBp3UATHJZus1DB5sOSm7uFUFuV1fuJHMrogk69rOQzKfvnyR1MnIhK
MfIkaB1/OSpr4VxH8Uuch6rgNYI4k0ECUB8MvC1WmdmisjJEwdHKLOCEPgi2bv1lGu/Nz/A3gdED
sf54bJu6VuuA8VQq132Xd6YKYTNP0gdMG++Fud77bVLiTXoaZdLOMrZOzCXoi4inHGBGlDMgHd93
KT1AcTmzoZcmAnAbqWXjPyIOYZ+ampvjaGYS1fJFOLXxm2mkAMChlS9ln5LX+4VlztQHH4mrff8p
TMo9ru47L4olsOUy/A2HzkkEpot3UQuOFt0hGBvtVPgc7qlbzATNuwrY5da5ZMoh9I8vVTKVmyJ0
aYcLZ5VjoGcDmCLYxbIkDNCfIVlCFCxRBjWX7bCK3MtGsUNQqj32PqhSdlZwxRoCqC5WT60x1qro
HhRdUKET6XLsS/CuG0qfSLuTV6glUzG8SiZAaK5h/ac5lkqxT8s7m4NfySchDfUmm+nmNugppt4R
kHXyFBOr43lPFuSb915sYpqmFlOwQdPNikRU6+w1rTmSSGb+mK7sjNDRGuXcoPTAsj0f3/5A6GcU
zGIzrYveJxxHNY78qy7ATncJc4f3BSmEbLXDbzs14Zlrpn7+1QkbXz85BYsKYxPemgk/+R2aqMQ6
cHg/I8+dlcQz4SUaDegX5hHZ6HlzSJG0xJPvLkixkoxBC3+lsGnSw3/wBtcpiKfiD+g8pB2V4hSn
30AQW6xkOily7kx8UGHkPTEcmdJC5uVsAMVu+XGifcoGtdYZths0uWLc47duUzF/CcTous2UJlKJ
ulpB16O5hY0Nk6fnn0FQleyWXnbkDy7JFtO72fZSPpzbISl0KBbE3/6eorXCcBgxh62Qx6O4ZlyX
+e98Z61KCJ13JVvqFcn1Qh6X7VVWQiudMFAuUWO8QQI1Nbkfc4mhxGhBFIZOkhj1QMumX3itfJwd
ATrQJHuwkhmNwBS7/sAAZ3khWEDRxa0ki+CMvWsh8tMzb62etw6MyphKYgCJq4qGK+HEUsFltZh4
VWFQXRcml8ksc7LUsWkc64Y5MSrPopJTHVcaibW9VtWE+e1qz4qxt+4x0LYkVvbL/1FwP6fdXw2h
BduMOMdHPezAPaCGOfXivjR7C4N/4E6BjG1y7vkFktvMOUszz6GKqSs3ggd45uonrM9TBzCkPhll
7sPCVOZ4Xn3636rrJRLIPOuGJQQx+NyxQ9TbA2E7UZoHR1/jWSvJoA3w7Kii1wHdrVKZzuzKTx7B
KLvgeGxN+CJ4ruWPB3PztqZa5fNFlfhwCWsNqjGE242W8FDQdh6v+T1xZwEa8B/CEKiPQYsz2sTS
B7sR+PA7iTy56tE1fKDoPZVly4nKfqNqsddkZtxZ7xjA0iZ+qGDbV/xh+Robc18HhE8eFmza8Vyc
k4iHR+DzvakDs1uK/mar4krW235eMFJcoBpcNM1VYLYtieaRYnvNf+0va3e0arcESFcgoIklP5r5
ts0yBITRdjmb3J44KcKebvTg48iVDc437EN6EdBXZeK6D4dRmvxEEGclxFy927TA2TOzpgY2WLmz
DCegx8o0ojPhCZ2HC9tv9rajf5AhbveuNPl7lLWx2GTNC/3jQgDAfqmo4+rylzZh6/lPuaseUaDL
Ua9DX2GILf+PC0tngneDNn4K9L9vlZzh3xkqxWFEwCcpbLVREjsLP33N7xHkD93I2opgGPa5yMiO
fh9T3MyxFb5tOgi4elqem0Kuvx6RSCeEQ5uSTpy+yM0H9Y64ktfOVjhvF5zCq/h8ET+dYbVVPyYi
z5FmztfOjoCK/q3ghK3yT20GmxnVwWlmyFINZ7XGkMAheFQEoNpeT6S3ZlI92+ANYIqBx0/4E/pi
7RqF+U1vhssxe72VUNhqoRXY8S4uaH2dePsplqBucW3TV9LqrwT9YqEVG08qwbb/LihAI8Fhcvh1
RS85Eo3Y1ZsatkpidIk2s+rfD0yrbs5fkHN4FLlIlV10uquqWE6BBJeS59XiXr2zOmp9KokpyfY1
qwIP+8kYs2w6Mj4FDfcP1oJA3x2scCF3p7JxulkxIFXZnke+gaaRMDksiobXPlqr0tEvAp6j494O
mshWrwFPxu3m27YU3GfUqfT0tpTBNP08SaHMvqW53/X4XinzFFt5u00ujKe71Iug7Cdr734Z8tl7
jdaWsuAoe6LhyKDAi1Tkyze/7LfJSAukgNomezdHeZdnebXyv719gvf7NFM6RkizqWLtZEjU3w82
Y55pilocwvN44kQVRhiiGMYQ6xHnwYYCJsHMsN4CD7kp0RdMf0qNnTj/ccEJNrQIQvec3CpLyy3w
L8phooIcOv4yaGxg94MTv2rEoKJ/y6+xS8aZInkswbaGsFc3FClNPXV3Exyya2tRqQ92KkUF33xw
GXO8b+tRAfmwSWvg3HfI1satHaclqrOt9c2oizneGK5vNLCq77lDn88qZMrTx/Ktn5JuOsg05Eq8
8izxu3UkD6+9pwg3gNSsqs/w7cEEhLIkOwHTRHDuUtFIvDbbTVhKMtAZjECFCwrD1Pw8Q4BM9Tnj
5oG/RswW1X0wox6si5mzM5Ql6by0sJ3Dku0TQ9+JquFhQBiCh6bm/S3u3k4rrp6negb3FuBZiT3S
mQuaiYi3uEqz3U0UaGxELFJnltV7fjihAdxaIoRMyrKP2PcagcAh6mOQs3UcTaCwE7NVEsRwVH/h
E6y0hUSjyLKUdHnB3tvvQtRMi/UxaSlsGa4C1z/1wpBSp5UweH7J6tkRgHtCO545T9DdaBi9G8lg
4kD2EEr2zz9vDBilWhk07aPIx8VteT4TTu9U10Zuq+5eU0hErUiWL0QnoZkwbU+KrqVlaYEzLWrE
wvPsx6KS/GtvSehQqXwUuXCMGTxtDTeu/Eonnhz/9rLCAgiKsqXN2c9Oslk6XfQ6aQg/Rg8OfU/9
YxlEJIMfxeheT+55E03Xak9/RaPAnSMCTFss5xPgo6K6T03AMA77mkkJ9rT4E2hCiJV1gtm7QqQ+
n+qTrUbh8hDtGPYKWYFA7u8O26qhvBtg0aURRCCQ/F1GMYzqo9xRcmTHVQBFvdKZTH90f6nJqlCZ
JCJW9XWcVMm1w8eeoZ2wfaskkICiM6ZTbEC3agNvAB413KZQQ9QHLVQ7Tsn4F7uHr/pFpGfuVmZ9
ncX5MjjFrjAxhuYoa/Nrc4A8at6cueh8ks2pHqM8ljWIxgNghwbRtIlrl5Ex67N8vDrM9z2A+YMz
tGaqddeFAKKAMuybMJPuHeF+70nXprjWjzDumMgi9Wye9hVAYl536Qwt8LUCRahyfsHhxWhmJIuX
UJyiJJEwYuaN6tydPfBZ88wQNZunsEgC0Eyzl3wsClohcXZ+xPg/Gg+0InkCVy6uLLVPNn+8V2NS
omXxFMeOIbjTvSj3d/SVXw97THlrLudXOe/roqpJcIcfAGJ3XYv4lo4IUKP1lBcQigmHW5m4p4kB
HSFCeOZ5wBG6PqADNbRs55tXfEPrJ6K8oCutJILNDk5IjELW8a+Ctn1jhpQiU5KxB7bh57Xsz4RK
kKmRee1OqKbdzdJznp9lLdRqup29yy1/1xtvPdXfKD/sNhR4539r1V8j2V11h/1MqHb/aMI77X+x
DDPTZgQQ0ri2wyHYqyBZBy865mJeVl8jPvle24VCQOtZ1SwpFYgM04Vm1kaus12v+jVmTEdJkXZp
PmtI13aV+Dw4poWPP4Yl89Xk3pL7R8T06JlZQ9qTbuyiOD0g18XiwhbqZ8VBRd4674q64hcahLG1
LtbSurLsptIlHT7qLVFcBElsOuuzcIwHQY4oXGWTwMHN9SM6O0BVxjEYyXwFE8Slx4I4MxKFh1+Z
YrFatFxM6gPmwbEyv1QYBwn8FqeVWu79kCoNHRIyb/5HkOAXv8mdyIEETerNlgDLRs+D7Kn8nSHc
m1xL+hwoOMs7+jbgfuP+azv8ybstOqs+ud/pnDzFmfj9y+o5f/hRVw7q/C3cUv8jsbi5G0xvKYIM
os4KedgAtvzFaY/JJceJzd2131NxGlv7KLue3QWSASqCnVCostmM8bxPhsj9mOMVifQl/3+RqejB
eXotoYsZjL55QIJjq8NLF1AGMnXl6BobYTxfySzGBF4BcOTSWKqIN+0Sw/7WhGA7l0/dBSqDvBwO
K3yz9AW+Al3g4iDHhft9O/C/uwBIn+qtOdgK57i1vp8W45wwQ43GcUtJG1iyCOAb38Fe/1WmDujy
iosTwyQVaC4RsjtMrdqGve4b5DI3dhe7hTKD3wnNRAcTIscmKDUvbxeptgOvZKhy2btwqr7W9+Z2
skeb+e/UckFztG35zuGPQQ5o5BfF/073ETZDXhHPLggTC55lU4K3bACKqJf9JaWJO5l6YAS0PtOO
5b0BG5piBM6B9vyvsns6ulMYw7eTtThq89geUehtnAXJLt8U7l1qK8fBAg0njkqqJSCtGLicUZho
8FHB2hxAByq698MkMXS4f3PawCfK/lwsJhRQkHgz2Fy6F/s2Fdb6xDep3L9cWoJEdqkG/Nmqz/dJ
jkPrWfb9+/qfZ3nCkmiuC/bSbyUpS5uYqz3n9lHXEZczgxvp5ZW5d3zQa4L7Z76/VsLH9MZivyld
347ECfQsXVlnkjbi4wv79QUm18xDQ6++Zqf4tLtyxGpC3gzpZjJZJgsdrWyzL1YxNx6+V2uIzm8F
+jBTY/0GhrrfXOceul8dnooji5BOc9lIcUqavagnCtsDRn8C1zu3llBoxwmSBjtvaKriE9aQUblg
oS2voRwgvEG08MuPuEyuvjX16Jg0S6GkgpNz1lO3OaiEuxzCEuO0POIg4xoNeTA1b9zfZYL7A50K
Dh6+TegNf26ZHf3anpCpljr2E9D2OT1eEoejESnjlpJUM2RwqtwHx+bPKa6B9NUgvpKAgsJx1J7+
bkXfujcRyH6F7rfoqVfvtCa1n+iI5rcNMfOtZbhYhq5kHL6/zNpyYKVdY+hEuGAJjfWJtpAHS7op
vSUSrerRly7y2TSHLYCEpLsdPtrLnrg3jYheAbFot9bv9TsJOVCMNDaPd6l0Mh0U99fFjexn9q3C
CmO7RhtnlnazOrMHLxYvSFSzMHtsf/3iHg5PGHMvUWxtCMxYVUwQ7NUIifo3MQFtsYAadeESqgiA
G6iqVY4FIbN0ObFpg//Jwc+o/7tgmL9XUhdJpXlBGK1FdI6QSsi64qgGpTqDT7jx8UdTgmVslYQ6
vb07oguKkXAgiAlqaIv1hP9kF0AT/g81utDlu/MYkkr2x7Sc9ZOecbkkCW+jkmuSnRDnsU781zHu
iYOtCa2brbBoX0kk1c88vKZlV/YmcEq1zEOCWrj847BOX7XddnzcbE99ECov9q94XYOgdhGP/AC9
LaOl4CmIk6/MybF5ak66rxWZTJkpDkZzY+h8VK7X4lxpNh+mYbeQE0OlcZr30ZpZA2EVUBid5nBr
oB1BuHlXMJ5kjqdy1zG1HzK7FlYA2Bq3F6YKFCmxE3Oi2BPEKuE6fQCWbZE3q82CwQercHjzwnxS
06XH56WlgSdkU0KYMBIGvv52MaryACnunBZVrzoxK3bWD0vyE+0fnWoS0mDs9xRPvQ04MbwVZQ/d
nj9hiFUKh+6GiIK1OYQD+pE0MgT1r0YJXcLeZpeZAiuDvYmcLaRV4t/TZZ5XU3ExN/t+WKjQnqvu
je2RU0PRjXhDz1bhhnn8QGGXK9oMBpgL2lGq+9W1TLkBmD7HYmtgBFMRyBVNHUK8fmV4xQArk9jj
AxBQjMnYhA//qa6yqofucV3bisGfhIaprzlRCRsQRWxTes9Inu3Tb4jx299vxZzaOlGZbJfs1dyH
xWRr6LPHszlQPJEROiKQNVO3mE/ze6zjdxcy43PHa+oUr+hCXvWm6HCitkH7PyMucqcTczh3aDtI
Jkl2V/MwyR6ddGOXHLIn85pvrC+z7o/N3OFz+HLEtI3u/OksxD0VKI796tMV9wTh6kjSnlLrFB1w
8yqSL2LQ82tKibQd2dQDlyRf5MtpibfnO3oASSKD7xAYmHZ800j1PLu7hratH1oKf9nAIhN0CqxE
hCeYK9jEltlrrdpAhydgDymlSCSiOlGY1C4GdL4O/EbQzNRep3FUM5kgnaZYAGd1L6e5vdiccF9n
TZfneYywxd5tEz3pb7q/0sQ5PwZjNVAFysGAJPVi9UMDcFY0Jsmu0Z8bSV9p5NnzPwbZDHRBTFDq
lzX75+cuva/bSvQ2i8idvY3veuh7EZkn/Y00apfU/9+CsWYHzFqxsicp5pWm78pQ+FKwRz+nAwY+
8bOKzYq6gFrX7ZKZ0KGXziwLal5uOG/TSZ962nRnkQWD+HLH4Q7Me7M858wDWYMqLdObfB4+S6aF
pzWTLFZFiOYfKdeWCtFEejKK4KnAwupBcrt08fxf7Ps+ihvE+grcDjvywnf1Z65bSX64Kirw5CTf
uhwFvG2iKVgnARc2epOYmUdUvF5yGndPgd0VgQZvQAWc9YCS/+ceUBeVVby7xEappt/kQ8RrfERj
xfo6G/v5n6fekXCnAN/Xj4MJZt+DUUPZEePtgq99hw3K76bTX/PGS3l9F+9abEHkku2xiTnYJesy
AKZN/1//xF0LSqR5XQ/SB8YYG6Zjr3WkOMelT8TXu12cgCSb1Sw5STjnsqjZ8WAAn7uk2TZaQhDe
yX9oq1djXGFxtmUrfWWulbfef7OIRSW5z4+m7ciH4meFcB+mI/soKC66GbgGiP2qmtf2yRjrzYtf
+waBj0o5UpkaAIltPjudmcZsxSe7SPijTNfd8rsEUA3Zj6KcZekhTjwnQD6HTxqiyN7gjUgh89gN
e3O23DGBgTe9tGglD4ZMjNI473oUbzH6a5+fhAzPkg2Ks0kWjYjzg6ni4t9+u2YQB1tuybL9pgij
6tNIAGa5eY/xsnZvi4pwsaNUuO79Tblg2tTo0Sjk5UE0ty8MYB0JkpxqUBR3n9Xp4vnIefuRTOWe
RvFKIvdSXSz4U2m6R5IiNknwEc7mwybMgOqm6Xp+d5iqxcje2HSwLvSbTXS6DQ7owO10D7zGSTT2
e2h9/RIRUihocBVCxo/ybdaYuXQw0AsmfQJaseJSoNPylDLaQVj2fOxLBmRB+v6OJneOZBqxW9n+
L0WMhMtFnqB6xNMIZNJJ/u/ZwQUcG4hSXhfpcfwjduM9OZt3d/QJ3ENbywp2iIA9IvnqX9iYRm4/
iG6Gr6DPLdW6WBrNqGdxY+FiJSUDjbSItR6y8pcfOPEzCDE0R2UyQtmrs98e1ZuqSV8A5KpPslbO
eR91U3FRPaQGUgY4uDrV7jv+XfN8nsnFWgYM4AGjvektIdYcFRRDJNzP19YlLPgV6+BumSXoiuhf
28C4BuwI5ifP+xgN5Uw5UDnnA1oxXUwA8hfnrqIoiS7wUGhEJG5V2ZRBzKG+lTm3zfGVm0G5NFZX
EFnwSQJIf2ygWy5KwNVdS5YJ8nQO7+VlMZbKT9BBwPHCCtJ9ihK+caibFAWmyyiSFALItvqutNVI
z2Gy/JrR9Rr2O9e7qpfGhoeK7tkyzk+/OwVDqOLP8JRV9qqA43mOsJSavYKsaKCSJCr/1x40HLqQ
0AmEYEzEz3prJzFAQjPSIkpu/Fz5JGw9VgQ2wi9Dgpgbson1UDBEJ5UqINQQFhnDwIeMMY+310A6
mkgPmHvApG+Vxl51UsFLVpZ60LYUhM93p+p9PJB3dox/g1CMCE1tmjDXSpUb7f6A8NP0vaNKKD1v
wGwfeg54UaLSiid/RrRWhahjZ0doAmlc8kJX877VAoJQC2ZG7IGnqvQHX/ziYulwaCTLcShujug6
5lm1wcvhAS9B9XaKVywvOoE4UUimZ55jj+ezWUwBBKqphmEbaM70P3CfN0rL5266WXF+I819KU+1
ACDJKSKrrHYS905kaivumcQlcxXEGhuYZhCIb5YfuHIjRiNB3e1qObpFCfLoCdcjKEejbTDHRuV0
O77xf5SLD5OCVErYzNZ+Yb5WunHP041M0n0Whwf2b8MAecmsBBYUj0zphYoyKex2pj6bz8KLdZc9
tei6bVszdZgv1SqEgU1zFi7c9T6WHO97uUbK2Q4YTZd4Cfd4T0vq3aPyDSlk9ZjwjuH2CyxbosYT
tWOAv6kU6BS5SpfUt4a1zT/7l1sgx/WAJoZ1OJcmpirP3iveUR+Th22eVTQ3GjcchuWA38keyNsD
z3lcOY9NDej+Kp0Lmy+UmcomlwV0JTdbZjytzT4UGSRvmwaBWNwxTcdI8wTM9JmE+hXoJRg2dmQb
MG5sdHA0SvXcD+GyOvkX/gRtlIMl4iKGXUjcQJ+vDeBCaD5OaBKSvFVZXZRVyeTCuhM3SLBC+o11
vD2vtsXNHTq1T1NK5V/qjcYdegeP0RLEDav9P7UjNxaBTsKOJucugmNk85xZe7+CbsgZmkS/BLFV
LwEJmJQUP3NndT/HvFndwug2MQ4SK/5vvZ8IEdFCXJvVBxH3yV/OVOwoFyo+7ugeRln5IaDCh2Sc
FfWXx99gMrgRC9s2PNMhCiYbvkXOZIn4PzvZ/KlXqYiC9P7RbpSgtgz4u2yY2GAoe0MNGQb5p9+O
ZfitmIG305cKuvILGlqlXhBc8xqBZeF2DlEAtjES9IG1wxM1RxhogwZCR55Foygr6Uf9c8K62a6E
w1RX1aS5OKXWElrFoMQVRfppa4et9+QkHXXF8FxlOswjogaDf0KmIpt8PcY0EOm769CVnH02YGL5
17TtskRNOkzWT07T1TOFZ7jKhy9cTPzJuDlWQA6UTC4ntISRSsM2TQpRyfnrJNAQj5kkX8BY5ixX
+ZYJr5griqbybXU7H0BG53j2TM+msNmEW/EqWqTSdUgDQsRJBLzKOmJkN2ZDU2pZV3b/4rO5+ZxH
0A/HBLt8f1fAw3QniSvPydo2pPwXS99Wg8YihSYNnqCBTz0iVwAXYQV8xSm4WLy8jfApHjCVkEcJ
gLNu7plAQ2I6msnmbMfubP/sZNnvPo7T6SCq0lDDb9StRTZQV4Zx1F6N7Mil4AtfsgKKVnrOCTSb
yvXp2jDE5MSeQ+wcfd4uA2540FVnUjxfO51czAd0le/3tBHNn3WEBZO4nXli+bbEbxWvdOhFsT2L
OCm/hC+nOcoAjzfimobbcroHMhb3Z6emT44TJb+LpiDuWrJ9zbVxQZfszUhzA8ou9sJ5JhLLMM/h
89zybcJWIFMSWh1WEWeFwsWQjxRzf5nM9mF+I2zsHK+OumFPGuGzOeUxrxnmczuulAjxLp46qgcm
D2D+CeGdZ7iVSXGQgyYBfetgOUtvE9692x/s6s7o3WwoPyZaXKlm6earPSJ7u/to2HsM79uDxTCN
w/nXWhQWW5fmXtG3ImOsoN7UbqiGAhiJZF+fTwIHhCgkfblj1UenZXTTGOuDoy6+NqqQU+FFEjdC
15n2pyUU4Dq8+uLJi4OO4RgJ4UdSEx9z6kQYvYkZ9LvHoWAM0LjgXYN2OPE4qshSvfUeSxWVyL/n
ssM6KyGrKCMr5rk5tDT8jTF6EyMeH3v6S4/gbBDc61xto6PDsHG5AEaHtWCZXZiqz50BXm5Hj6En
2gMyxYC/qydXcIYTYjZA4f1sgkQqX1WWYeEEGlRygrtqWBF0coVamu27+oBAdE6enDN4ZYKHAjIy
ztQBz3J0ciHWT9vVQ0s0QJtcm19/lYbKQzgENT2Z6RrdTOP+niFsEzBd4ZR9RrIThzR/X0NN1YS4
JznunXYAJ4sWRNbunagHwlomB/UQO2hi//8gUqPvej97/F/DVyllKDWaa4spc7KZtinJkXeIqDvV
+vtK9cSGjUvdRKKYIttA5aLyYKxzgdCYi7ZbIaMW65cy0icets+UitjjPglKl3OJXqD1YEnXXrvF
IC1fYCvk8gfa2zkzrB01CwdIGW/WfkCzOuPwDidLoyNaCOJJ4PZ60wJrxcZV+sLjmcGNlNaZnZs5
WHJHNWohhVG9a7qihxaUjzzsY2/wWUCZquxAYUIpFhgAbNIeuR+QNvKcDVfK9+58wqIegQNS7rS7
NbL5XpZ37+2tzyLWpTThlNFH0z+jEttD1SNZgTVnhufAsCr7LiCKjSXIZJ1tAYUu3Ypr39nTyEBh
ps7NX/FZAjHVtGvNXPVYG95gWTFYZgbuf9pN67iL3MWwgj8LUcR5ZFbhMtbvbwFC/A0iOiwn0sBS
rA0eOoR+4KnlQUkfMAMwdkwIDZjau6Cg/JUG4aadmz10QnHJlbpYgIlikbBiBKbriW8vRI6wHSJr
NV+NtjLY4ROfCWfIojqtYVQxKYjq69JXYau6LM+5tAF0064bmut4LHgM3XxsOlktU46pW1I5hkAI
yK9wUQaFXlJCsZtMbYCptxSJnJ0BD0gZ8l/kh3qW0W0YVcgSITszYT6ORw0xQUmEJqDzEZ3H5l1r
fi4G3IZgDJy+kH4A/Ywo4/Et090hpIRs83hOApaWkFomi+j7xxYp44zLXx1HC8dlZCaMQGHCvJx2
mFipswzGbIdfQdZEHeQ+fCFXcZNSc1GzmAxvkRMmW86Sv9lcYhiJkpqM/KA1nzd6Es7KOEHXQr/n
KzYiaZU824VSDGwk3IT29AZwWZCjgCw02MPCvhzALzIdP5PcoMyCR9LBMH1jwj64zu9txv5mowGa
TMctdD0odAe40wsxwEHuhCAJfEei9WN3HMQgsRErA21MbCooEO4ZF+qVcqqxSbnApEaNra5/qsnL
Qn/UTgnQLU5TILCPTw16xbK+3k2D1KLDmFbuRa34YfcQneDrXH8+OEp9EaLC/sy+aVo5D1DlE5FD
HqMC+/V31mgKcpJCZGCsneIj/W6ZmA/NUM4jwTHGSCMUkcGbKMjevEeSPMgOFs+W7zOKyLQmwlLq
u31dPiWhWjeKcv1xeHvr8oB5xrQyX6zgeWRnQs0ENXCDy+qTkYEAzNZFRZgRoE8IZb+41JcvFwXj
By+VWHw2KciQzVJV/ra4j+VBo43Kx16vgl2AiMLif7FovKmiY12uRW6in0+e43zGKtZ9rSXHC4r+
hSz/jqreXbyq/ANUhF9C0+lChgPVqmuhvPmSach+obfxx9/vb2ra4j57mhJFW3dGyMwPHwdii+Tk
ZrMMOEwcEC4T9tscG3+L6a/ug5tlX7k1B+vZymvKv33jr6z+PMihwiJJ/drSZAn+qMfIcIduapyZ
SZucZ9HF9Q7Gyxb3UIlI5+SXD5O5VroIBGZobQMWdL5U5aL0mrWiLdKiHEvZdIZi7BvUfvGVOony
ieIo/KSBDl9zE9dItrnCiFzT7cTit6V+OhFRFZiDtIbkEpBHEn4rFptAGHRVuhh++JVR4qp603yl
YSA2XcyQDGV3YLuAuQZNDXXJ9bPpR0sW1efYmYsN3qzWB77V4JJSLzNahvyLoMHKeSAgGi8mkjHt
wJdq1gdoQUdJjHapGyclHBOOeTgolEaqEsE7sSj1DA7XbKN/FzpWa4gKDAVNUlRpIb//KygLK+W4
rQo+xLH1UF1Gehwz0GQ2HLVUM6K9XoNmYzoqYOqQ95uen/XGWEIT28J99h7vLv86ogmJcpg2Vz6W
B0/iBxBGIZzDRE36Y6WAcIpaAvgMLb2NUN4ohUBQKYkGfzS0+Yd/qK9fWRfUJPgRXL8MwAdjlpWG
bQHoC5iS2rPwSrN9vuxcnDPbF6HUdnQ4YxAkAASuuLA4j/a6EKSyYGDcUf+6TZw1KrXrQkI97K3J
DByFy3Adb1MAb0M8vtkRU2A2T3n6wtr3gL8MlHcajbxL1a0iYqlGu4WSyel/FkWlF/ResDkkgCcH
uHgVQRfHA0r7WlY3OdYHiMH0doM1xTDRwAkki+WAHjHuEflqGahn39zTo1HRf5u/yxzyY2K/01z1
zcH1XIPj/mxP/Cx/IU2SEWMb8J4lUazVic4gps5ELRq7D6AqJiYLcpTqPKfvuTsE1Tt5kg1wngJH
L5qA2Eo38bD+da05/btar6A6qox4RmDFOXSP3UWWDGSxNrHixnwX90AykcU3dw9nun/DFdoJNQ/R
PfbQpgSKJwL2TDqWRMUumdbqooAvkvrRVCsjlZ7/bQdsrhtAHGQIurJ0CewS6qEuqBQXS3Hwe2xJ
IWLS27N+FO/ouNh8A+jqfsl0V9UEm00ZPk1S6kyh3xvQtTDyljnS9xxbzsroka8AlKQEeyXvKEJj
qrVaXcQfURRmkcX0uORDvUubZTT2MMqjRanvpm2yNclMOd3+Nye4SNHgPVyRO0iwcFgPXX87tyWH
p/pxuRu8vJlwfCHF2beSk7BOpobG7fc70CWQkczM/0krq5Ofi0ge/+O7a42ZEaY0ildGjRg0Sqw1
KcRm4fb0DkuzCJ7sIREnhqn59gknnaDb3bS3AZfc//ZfvWCMqbYAEK6mWlhYqi1P1WiXCN+I7k15
2R1UpNt8dTH9j3sIwpgddG9mYfu9MIhz/YyI6YPmMExkmQeKH3tNME2s+N1jKzLQOjpFoAeEu3EV
w2WtUMp68IAUpEatDYsAzau7tufDTLAxm5BkEl7PA59KBLPuNC0huOt2jnNTEezppqAxWXTpOioQ
mN3sxL+faTmGK5OBB7g9hgyjps5YJ5F215v8UuzoWlWBNmZNP0CVkeIcz09I1Vp1u62zm8Tauo2H
6AdSpG7pWIqNwv3RsVhmeG2jNnkHp7xVSelGlkzXTFj/t/xLBJzDP2XGaGCpadE1eXhvmb7Igg73
qHUuiCpqKT76qtnt1Vfaj61oDu5m6SxHfNmeq43u2D1Id8sZHyTSwJ/lTFF9Io2zDFSdmNGQeOUb
xQhXkFOC5QDBPNL7PlhYj9FVi+OMjPpAfEyJPrc8qMySZvGCMOohcdLhub7bfu/Exg1n/J9m/QCJ
Bfebll5dqXvEz8YuGLuzvGVDJvSbEuPFpSjF11OgpIUOHjaKhlUxV7fpvOpyGObquS1cSTJ1QKUH
ZszYwgrRZmpYp6EMm9X+yEFDE8zPce/Z+5Os/zCzlmsGy+Q9NTAkBB1C1wHDWxNXqKi+KJl3NnL1
dvDLi7RBan2NjIk/vKu6EBdxDbuAu+A1WBaL6i5Ufrp1VjHEfQG/QU0OW0yk9AsuPIFE+vK70ED8
YNevA1LLrw1UVpR5rOYDBAiw4XCjhrK487mEIgsJfCqT8kllso2DhRyU5djjw/YNTxHaepSLJ5hK
RWk+SY7jF1mZOdu/pjBOY0iBDQs8V87v1MTe7I2H7vukNhX+ddg6NP41lzSmfxiuXZ7La+r7tii/
HHEI80aganw2/oQ5b/xyVLU//0+xfBJWhO82A9YpVoUcZeuOpO7dVN4H2r+cEPjJskhjpTp56rLc
u5sCpCvbGPFeRVrgmiE7AXZJFM4SnFTcW+ZvyXu0LJ2SEYfPbwkPVVibbt5NbbkC2D1yKAUqBi5g
qqo3ost7vq5DGlmwvbiuZELlyIgGngxILsJZBTt+Lk8Q/N0HCjbk21clF6YpL8EB+Dw8F6ET4tA2
V6dBNMGVd5lwI8iy72JOKtgB+8v/ksaV4RBIi5au2wnsPvtFmGsVKweIQSC74OMkZKFkdjt9AsbT
44QfNRlwtVM3u1ngsTCPzOg0ODnqZu1kvFK4y/zvQx/iL9Omxtcy1IFVE+fhE9xPrQURp4ZgsJcY
orXYs94qd8BSIu1Xt9FfjJUa+ATQjkfezXgNan5y+e02Ie9JuKdCnjnHRtfiYVPfIo37evHt9HSn
L2J0Yrzk9tv42TMhm4l01GaQwch7obyOfVPcmAHuABbEy/CemOMeiiOiEhbqrYM5P5FZOU9DZhPc
ElubS0z+e3Kii1nLZGvbfwawObf558jVeXtxdrpxFtPQkU+er2Y2/CmT2gV7lUl2jD9UHlAl+laF
ZUE2FjIaKPwFy+g6Baw2o5D+KGhgp7ikdjsnaIkRhz9KE2BcLPApidZb76eqUyPRIFK8aVXJlYDn
snEra3/nJ1PfiE/8ofjcZKeUwDAViNYb9mG8ckQSmZybo9u6WkkQu0uj3if0RYgYqi6lJIUSLo6W
CgmfQAfKEstbc11BA+57uzgFO/Wu5s9ahEvBb+iqVZ4OsGo38L4U9Wdhjqozo4ok68VnNYljaL48
y5YUMH8Nq4RfJNwakDVDS78SRtauPZlhSsz7w2HtZA5HANPSjDI7VmhIlNBiQHr4wlhS67dwkwp/
8Px9WsEJWE20qZETdMjLfKc7FsNfbTeJkMfu9SQO9yoHnOo5gyye/zed+fmw8HIfLGD9I7VVHXb0
s0bLZacK1FqF4w7qkQJ5gmAwexlBNjReW8TEd/vbJogvwcerA3ANkln2eFqVDn3I9TqidCbK676z
UDrkompNQj0iGs2mQmMz5lk7RQiW+rnd4V5Nk3sozyhV2jfNQqqI06jfYfS/qfsk1JQp+WQTCZFU
yFyRd5KMyVfz1Lb8EaZSH46h8ertYdhE2McvQWqqdekvBtjqTi1M3Ys/poh6F6sBUGSIK4yEwyV5
tiRx9bE1/z5gOpr3EuYt4Wu1LGR4civoiqKx37m5JNQ3SNrcnx6sA+99+2x19s+AlyP23RJlKcYU
KUKHmfSuianKdnQsOFiu7mnubVc/Hv4Oxj2XfmNAMFfdNu/BiwAnBPdNnm1YPLjKP3oFP//3R/m2
LvVxCjVBGpPJX8HihBBjeBEWOuex5ugTcCS3gRLcjL4wSTYDyTGcHrMpa8nGjc5RLKPSacYcK2Ku
Q2p/qC3r8ASZpzDXsyhmb2f+c8dApiIe/U8MhrAiau21kHbCeD74nnR8qPxhG5AUogTmGZ6nUVq5
+nsuXI9o9WTCMTaUvl5ktSiajieOmEe2BPylOmxPJubnVWh+pwOKmSO603jMV8jXkYpef8xnR3hu
SnbGgqinjESHzWe01sTP6HMCr20b/U22/LC62P2ocr2IA6L5DV5oYrujQmG6O2AK3K1gEesYyTKx
EWohjkYlMyO2qsDI7Uzo3+PEj2bTVAj+9lFqMTtUMdBGZ60cp4xLz5oLKjKWpknq0RmKs2UeSG/m
ZgHbeTCGqWviHVCbRcXZDpL6rke2whTd/guyM1q2/jpF/Mwe4brRix+CkWNNN+0mBD2dG1hD5892
3wyaRphvUpIglargteeFNRa05G3IJEBIsEw9zU2Vdqkr5PBgwXgNiT3sbT4DhkeE8DoBMnUJPJ4b
U0ZOkwG4FcZTSgK/OjpG1yWTzdse2NOkAe3m3z1ko/c/A9Us4YxM74fmCGDtdcD9gdJ1cfDMO1FN
3skm69l52XUjTz0s9xHZBe2NuZMt517RFPyVDxb+umx5BrbIiU2D+wyws6GGHBy92XaKQGwhKPAE
AzTNazdU7CGx1G9s1VqkKRhsDd59U2aCNIiHHJAy7whbvIOxAHeB+dFykGkN25roUoJ6rxgdA69E
IED2f1dkgVuYM1JRrUeTcyvjdCDW7DaY5mW9YrgpeyVN9fHJjeHU4XmuxR1CptKEnnkdYsvCVKyu
2GZScZl9TSPn711tXNUn5Ridu+X96VS+FjOJCTHVwz9ZJxZTA0JWDWeNhFG9rN48kM3rY2KwsZ1k
toqQYBx8F7b654fBlgMtiWDxlVm0oQKcHTROEGD3DleLPpDS2TkR2n2ZuLlY2IhgtVIUDb3ZdA/E
HAAdb5dhbPqsRvfAkfarfVYBM0rOoNpkX1VYOX81zOSoScvnWitXvFSN8/sGbfqnx6NduzXksPvW
Pk4kkEfK7EHpcBg1tWWYiC+x0vrBA+bFsoWba4V58f3E8eLgZH5q/PzaQ+KAsEwxAwCr3zk7kKgN
4nkShQm4gvYDEe9hnQafQ5j8aCQ32ZranVUKbeR9i2MAc7VXJGKc4pTusLWA3z5JdlMOOQXd+St3
CVPc+rqDHwnTEf7KBUnocjeeewM3Oe+l7ic7G9eGHrbKmfE8wDRNRVyN/r+3pwg+xul7/hUgIP8M
nLIQmLbQ/Aq84kQRPyyEzkscjgIydU0vEjTdHlr7p+ldQuPkW/XlckC5wKyj875ETCdQqeIJBH4V
b1NKqY+myAi371lZ7GPIMWKQye0Du9mjaI5UILlQZ/ir+EaaeeXreJ9UjFl8LrDSYZNFKOwfgLbF
ddQPnNcDDpHOfoR/rEeBqYXHcBjDXM5RsC1NBYOoyjZ3jaMh08uHwi7KhBplBW3aUdxkQs0dP9gM
0OBh/8lTAWP22lJl+NmPHYk5aQgVyi6bPwj9G48MZluT4Y6qV3MMdQlUapLBMNu1GkJHcJXTJqgi
GW5DNFolO+RIi4zhPt7sIYQMunZ9obDn8rQWNNtMUpKh3t+FB3kdRgALcdpe02ucAJtYCxj3XqHh
PHCrnDk9CsTenbq/t2oliR/LAFbe+7aq165eJpgmK+uRz16PRP7OMfWvI/wBJmn0JEBHidpNKQ2T
ndzEscqUF7OO091bHNOAlLnqCbmhgbWz/lRp9Lqk1jGyCFbO0en9PrvCamxvJh6id1AxOdW0fZYz
x0hBOjTxSW65g/M9wWFnZCvQatsehO0pdp8Gyp7/JxTm04uua9xREocYYeQvEPGRmPiLFc2qgYei
MnQWi8xL49bbnHRr5P3MdOchINwx7OD4n628xaw2jJnru6Qccdsg7gKf4ct0RtRCzeTVG+ncl1pR
wg4cZrgEylNjkIvFfjptJmYVppvNz0ymxWzIXDBfJhZMbGM40p1cU6b3kTgUbY7eIOQnBj0DMgez
rY/B+ueMrq1buw0AQZRJHGdyA/YlVPfK3X6ZUitPnbLIg/luYSU77dpYgcttqoBrRLe0KrnEml9H
QPGhpW6RCcplxgc7Ej1iLK4XPwabK/z57QrP+bXk6/Asju0O+aIbRTtyrXuUtEF6RzpxqoQEUN6l
Wy3OTCDEMmZW1jTm+PhElrJyCDGMswRUbtknjBXrOlG5pcWOOv6xuDHbbiTKO440uKjLM5hCBC5I
RM+ioIRoygtOnuYOTQc+alSsmeIsYA01rvZjCnZJW1hZPcyq0+gVtjifgjNZYdn+dgOJdOyvuIR5
NXkxnoM91UxdXwwMz12nl3rkN/16HmLe0RMyQnxLuQV3GijF5u00J1b5OG6843D+ilNozPri2owG
m0LFMM4hAr9ZssrzkIbUyAfoHb3clPnd2jMM5v2KXhPC72m8qhwDKRCGeUnsGD+4cpDFtnThLLCN
5jUbuY2+b7jd7a3SeTQ12CreBmNtcM8fINlGwX8uSaQbLCYtDTXjigAaxxa5WU/c6+rlTlnuk8lE
E3sDvpYs2sV/AXnPfSOl+vfC5VCss378S23NJ2egEPriroZd8RQuE5qFh83hU2eEc33lbPvyhJ1N
AixQSptB1Tu1FVdnRlhCAqk7m/oKojN2D3Gfu/IXDGwpHVAybJur41w+JCG2Q9aCkUAUIC90oIpE
MLJCihhwhWAi40iBY2hhbgd3rHXowfwcDvoqAzFcw8df30gHQwErY4aWiDD+ztx9oO9QK4PDocd0
anSD1dqzXEObaqQDuKTcLEJ291y8DWBcTNVkv7MQGYxbEJ7c6ogvArTRizGxrcD/ddULiI64QBea
hNLlEdYGphJF2YqXTJSd8edoK+P3Tk/5LOdOXRyF2mXVvHwMeA/RfE+p/ui1SeVv/8qDA5ZPKIqy
/LTjlwotXVlOZvrB8PEStebgb6hdG/E+efBSbFuXdTMk3VV9Mn5Hr4JmmmZ4sgVqf0eNesIhGYLm
AmcuSLGqROQbkP2JkKVrwUnnG9kn0eoAcQEtArbe9cjK5F7Kd2i5W9vAZFSbQtkEyHV+2UqXAjNN
fwNuM0D/qDV4U6Fwq0NXP4MUkAXA4CqCCEWHpLzohYQ4cylvlTer3+dBqsbt1Vl8+qMYqxy3Ay7Z
Ms4HtVW4OUywqQJuU6PiWmR5qU5nXbdxAX5/bcroE/WWvmZN1jw5DWBziiq6mLHNwgAQEZy+TDmD
HPj8NdPTtNnGi/X+1n+tY5Wb/0IK1Wl0nnvtfFcAVPPd/cngn8gasJ08SHGa6+61URSgK3TrHwBk
YlgWkt3n6gVjPvwGz4bpKdon3ir3fpcxCZwdOLGYKRwIGjD/zZK65jrOTIa2l5u5hfGA2smNWCHh
xjHsgRplGxxDa2tLq8dV7K/ItBwHAJMU+kLUGAqJbbSz9FI1Cmf1b80kpr2yV4hGa1zgZW5opv2A
K+ct7oghjKZDTveVjMiFuj9oZIakREwaZQyAeh5b4jhQtI7vBS+eNEUpjAXIJXGhV3P3+O8EdRtb
Cu1Y7DcyKsLCTlrWdAV/Nha0/GhVJ6ejSbztURB/qpbNXNTMeAUVN6YMNHCkcYkIGoV/WTZjS8SL
GaBu9dF+5a8t5zrt5mas0feNHZqXDNyHCRWk53NoSPDRNt3XFUoCLOZZFuMt99Oeth0v7bk862+I
rW4GWMUbiAAVcHVwgZ6t8048h2dDEtxcb8zUhkU2TR956jmYh3Do6l7SKIYJE3MVjq4thQF+bv7+
3E3uHxqpoMiMbuw7+Ul6h+R7sFNHP7u5hkMIcGyeWBYoKmT+qPJ+a3qgCLq1/0o4Ks0R+wZqRxJM
fMPGXKm8BooGrrawtkChKwZi7P+EbrsWJXYhdk7yoDN04GXymErw+sjsZ//ZNsRhunH88BrGHYuq
3M7T68O3coRR1atE7DKPEFpoNBU3mxClDUwO29cZKox7t94pWuZCE4O3LRP7WEalLoycjmKXIGfr
B5iYwAzbr/OyX/3WWOvSTvPzYeZHyzkM5tuT4erO6qS+VRMmvFIXdhwvRkRJI9Qc2AD7nyVbjYsI
Nn/QnPcJy7VxyVknJUkwxWcIF9im5Rxr5VG3/lx7c6Il/K3jrP/DofogGKxYYI/CNsSjj9CsgsmI
9QsupjTc6upS6QsJHw9ICRuYgsMdinMi2DMFX4lBzCJIp9dFgQjmJs6qsSHd/UZt+0f+lG1U92AD
XzyvNxihs9arIBD3eoDM0RzM7LzBZhkg+msmqzqTOxpYMP3tJkSOVkdGop3zwCWRGVksPoDA0K0O
ho+KdPy71+ArEGiEQfjfeiGMptCc55nGobfQsJxLPxZucT6U8eRw8Kdt4QMWQSTcFOTzzukJHGkO
RZjZrYeSHRqTZZKqpegWaBEdWOw+b4JwpkwGOwix7kbSU24KrSxANrzwTQxDNFwekhbyJS/uq7Ou
U+cN8/ncfQI+oIzXKs6GMegOcMCrQaQWJHEfwc0cnWToGVX+W3jQ4BPnophkGm+d3SgiiRW5jumf
0sFeWTqCP9CcyY/CE/THXlT8zz4/duyvb2jEsHY8eWE9IMZcL0D1Jgu31wnA8JOkk9vgSyTEs48W
UtUZnh89HT41vZsVCGqYfJ0sRWY6e/o+93LzPX2jLfrpXwr6dxTy6or97oEB/5y0TGhG1XiL/4hZ
29r8updv/bQ1sjRpZwDTlsIijxlOnrAaqasIvxrHceO5LhWWzzy4Muglm1X6t3S7LbMsYcS38aJ5
8ZThg63oRkUefLOqAQIPZAcSsNNkrsbeVoDJPc/0dhAZAy7N0hZQNthQVW0lt4ByHEMeJJAwfYXb
oi6fUCBS4LbiUEtVTyuEy5jPPILZz5g3f6dIn7I4xIlbCzJutExKC4zQDCQKoXbhJM5RIvtSdKeN
g9P2Q9FMQewmHwLoH6P6zTd+TWzvjljIL1rEaB7RCP3L6xJAkSjLp0zRk7RjnZCJNfRmySEUOKYO
J9KvtKQdVCuo88xICApu/0nForqyDHnbsHddPLCH8u18QqdZSMuezuBnpaKZYPw2uOmZBfiyf/VR
xv4cWzubSC9iFMPoC1msaGuAhPDhhYtl0ouZfSSuotiTJAFfSbPIDkEQzcOzCz0p8i53xf+mcxrB
LwVegIg0xFO12yJ0TiMQa1e2wMZCGH1Bzwi0Bazn/HM8AG3FKy+ZnzLPtlKPSBdx7sQB7T1tAeau
rHWTO7T+HQTLZVKN1XNsYOLDimn9kA+s4qdHt+rqmUc8AbBhWu2KiQ06hpML2vSoLsmqdzOIVfOQ
uJtGIsqOOln0z44CE15KOR6z2R+rWIgdwLKjc9z0fgFD2E/IrDCq2ZwwlFSnC19hlK91ZKDN0Zxg
03bPxrhiEKpLWZxVdv60LNc36obqsQzE4kVhvREKipIwn44h8A1rvul7RW+3/7TAst8b4SjKG507
abYpvD7jXohEnblZfVXdDgpKUqTTGL5NQjSnZyqNQ6KjdJyBau1QnZ2e2NCNPJHJbIFHZC/WM68P
iAIVG0it6/SjSmHxNcGRxUj0YPwNhvr+dgeQ20fPllutJVpnYRf4bYeoJo7U6xQlnVzvmHiEPkvu
WMZSTPjWxjX8tPX1s6gMobkL/ugBbFR027MbZzLs+1vzmW5pK/2LZIFw90NVeGowQ2OHNYiiG+c/
/ojaRroAeEQ+ZrSuIbzaKa3VF1lHEj5gdq24m/yy8NTijaD5lPzbeWDnagzO/yDZeJxNASxV/0N3
y2cDBddFcyZqNBPHL4N3I8zFWFUCCx6itcpfFRZRA8VTrXxjOfoWDEEas0ord0ZQ2705p2ebKHtv
7g37F4fAfzFjtwLRZzOa57jotLnrRD1yIvLQnrMFXLcPctz6P6/4ifzJ90uN9dSsEYRi5/0/vGXI
F8oCd8H0VKj2IYyjAnlo6ruHU/NhX6AZ8quSqzxFDrHD2E2V2wlu7cyAjv4b68A0TY4vOobOmpTt
C9qG5HC76d/swjr3n6BuxnArm82NpMlNkaxb5UPq5sq7puBLWYLAyxWwru9e8UhMx7xdeGX2iqvX
NSDHbkv8ZXN+Pu2kXmjRr9eelU4uLk4msAGnl6BGZb5gT7gcES3q2okNOinSMJBPXNMXV/M2GeCS
I4oytsDwa2vGaIOX4PFvMtdIHoTiE0h+F9KwO1+MDdTmQUKRzYXyFTpEhxTNLOuTN8I5GaAP8Us9
nePl3z+QVwFV3x9sktbsim61n2gxmC9ZQlz/0bjdpRCuTT6wbSi7WP10X3LpTQtXSEXJoDd2jkKT
BXFH7oYJPz0l3Af6usfgaJXQ7TUI0qScwX0HVJcmZs2Zab99yuREHMuGEh47rAh+Xi+1pSBH+2VS
mUXg1mSDQwpEMbT69DrOiWVwlzfy0aEnaPnQopYID92iyqW7niOJwJgN79zixA5oOch9saU9blST
TbdBhFldm+EViDy8QLbc/C0KdnlMfDMSrfwViX3UYJseEl1jEsrggDfc9Sa4dvV0qnb4leOhZVow
kYGOiuEqupYFspmlkq/N1G0wt3dC9V7DjdffsByMF7YJqHEfaTH7dqdMNMx//V2lyibazgg4DQc3
h7yNyyCfqmVD44mDP9TLtakIKdngEtg+SU2gq0cjjkHdFemvMFANUq/TAEN18DPvChcTBgOpEDFb
t6RkVG+nSV4L/mU8BrBs9SNJsYjXJoSnfEO2B6KPXuhuZXBhV8IpknSESD3lMu40H1VNw/RmF1oJ
42I1/F2h1cAeT68eQA04pxZKz/c+QX0cm3J/tFkyFo1jf1j8VRs3UoT8atdFHjz4ttkdqUayc41X
up4nHsUhuEfo+kp6KPnTARyxOy2AaQti7/pCMn10jYmBEZfMqot0meoTO4gK7YrE+3rT8tFLD6zC
1MtvBgTm5uF6PkasQ0g2w8Gm4t5KdBNbiNgD7r/vxrEECdgEAcDQ8AaSpcWlpmOocVd2BsFRlwsg
ci5yTiXtRStGUGEAiT5JUf+krhY9heMVTkrpQmf6/Befyl1J/9VDh1dgKV3CKkbszf4d0tLa5k3q
9g3magfGCfBAk27F56+an7iRbB46qzRCXINnBYz1umnLED2fp9A2vNSJiDR6a+NXCgAuuBCxbCGn
0NFrStGJwLNIlCTatHheK3gtu8kiBOLZNJeFERr7vVWgvPj+ElFCgK9udQM7VW+lbltm+pb/0RSH
WR3I5Zi8utBEIRUS1DLnRMjSDp5rnYDqxyDDAv67afWHfGti0DcWxOZ0XiLYaVAfbZcKBytcZLpy
0vakYKBkf7+TOBkuP3QGiIwDvuSwrDpWqe3W7LWR2jjBFekCOpOFeOi1a884I2TVCxDeChYzLYj4
N2NAeQl1puZOAfzSBNgqWg4Bi5PZAkoU6LZuN/2fYtlTNqq54wbkWRJZO3NO/7O9vCEDnrWm2vYF
bimthNTB6LUxFpIL38J+QjhtxUBSOYSGeZ/Ee7p74AmA8nNdtIjAsBq+AqD8Q8SWqGv/ILFFxRD/
MMhTQjWhUIxF5kBB5jGQQJkpgNTf2660050Iato9cv3HGNpvyJaZV3ED6d2NlNOIMXEULnsqBJos
jAmJ87h1funI/8UzIfWgr+5HD7weCyKzJf9RaYgfqUUW9qEPhSymGqCFjVMgx+POMEQPYwpDuNrr
Rv/bPMg+Buqflz/BUss3aWbK4pgOUNKVUWKmqRVJHQyVOw1G8G5ivnsMob0blwOvf7p1sV0Cdksn
NuXjHyT4mC9aqq6ModyzGt46Xe1jnuPlz9B+KkLw48/Odx1oUbFSVJhgy3+KTcsa3GQUA/TAdx+5
ThYtCB/eI6JErjRerSAUwdHZ1G8SgV43pMyYmR8PbYpqSlumX5sDTVy/ez5/p7VopzCQfTCvFD6/
HVGUWVLqIs3x4OZZ5SnKlznfQBGkqduUQEYvmTYQx58Q8BQJ1Y0bOcKhpLhiS5mr9nUnhrVhpAjK
e8F4makytuOnoe1iGTwi9OCEtWdF+S04D0P1tkqeBZeWdN7f7jwc6JX/NRAABkKtMLZ2Wi9QmGiq
IbK8SX/5jcpWxiTvcFzBvIL9HJ7BJNzqpoSGJX0KqoyS8m2Kx9jlEAun8Y3/KOjv/Musy6M/943I
4/JBcgIUQQI5hc2HCrxdkNmXbJjAJBK75kC63RHJZj079hoAJ2iHsAirwvfaKXpkVq+tBMw3jit9
hxYsHZMiERZkfPA6qagYlfoSWIlPzeHSMG0t5cUtHsol6/5dPPm6M9Vd99x+mdKfWUmcghpTgrRc
uL1ZS8+FtnkZ5xEvyljqbOMDskEQRbP87KLOkFrHHHc2vXS7T9ycWFrQtsr7boMaT/QysYU3wAx7
N6pkOKQqb8QE+MsMF2fto/GvpLajc64JG4Z0m3Hhrt9C4lTd9GsCA/cZBoradfrC6t4LGb4VPKJd
D1RADBli1RsxgjmwUvMYCCldOMJ83CLennYeu1UkDoFHhxUJKz0RXMmZq9TgymfsT4Kc45GxltW+
oZXlt5eySbXC0p1f/+6G09/oik6w+0m/9dVEpYGYuqLsHYmWo4ZFRgFaGA8AwEVReTCypQyLJxJo
dQrggU1vJYSy0AEcoq7yoUsnA4Ygr0EaoWEQlLYc5k8EspDUs8FI/jmwRf5cYyJXymhXx81ISzm2
I5KHTUFPbw2zEMlUD3Oc3c57qpjewyI8PbRqo6rZDps2JTamSbal+2U46sFaQF2JzYcUuJPu64ex
xc96+KKvpvMI0I1agR5MEM8xuNEpMFEQAA1aqXkXgptjXogzrN44ibLzSZDX2D4mPmede0ZnAAh/
nmVfrU555BdTqkYxW7294bMJxIlLqVRTbuv2JwmOq+P/JwBrOGhLMAqvnMyp/QV7amgd8q9ulY6e
4YWdSiTw6G1opvz4a4kajWjquKM+LB0zA0FN0diqZ6/nD/iQcZHZBOybQ/Uimz6Sia6zQwqCCw0o
QGVnxojuGsm73OudDQ+VkhuRHKBi31ob6dBIV5U/Bz7nxKkU07Tqe2R65cDLvijTRwxpTNjh9M6n
AWQiUs1rJIO+lLLMszD4crYVc8xFe4MtFhqILmqbgqImFtC9CM/bA87dAQax0MZPMT8VmTzs0g/4
W+qEt3Fk6Rr/WISlREcJ/L8PArJZpGUvUjIKtMK5Z1elTtiS7HLLE7EouiTWmCh3uc2QKATc+Lp9
xM0isH9UAj9s2GVjv0E1EG00rn5cpvZp23BQD4tpTgW/XdfkMug2y8m5bz99H0VlMFBJ1ph3ARvy
KqY/gEy7DRJxJn9SpQc6WINpMqdtSWsgsTk5lCJOk3dLhqEZqBjXaylmKSvyEXaYMATw1Whqci06
sF1ojnHI1nWDLUzW5GkJ+ZySCXDU6ZB9/sPzJiID+Q+jE9HDYf5mC0S5TLqUOXJrhp1lTkPLUEjw
KrEpM/Inwt+IewAg+vkBGe56vU+SGWw89otF/sQn31GQ3PiJFqATuUhMCSD2jOWWn0mnaXMd1/2X
0UtteE5cwxbJWa+NE+y1987x/W9e2plNBQSmsn+Eed4scjJfR6KzOILIm8LvBGrovMwCKEo4IjUq
EOu0JAEX3LAf5tyunaaFAHr+7HpjWAG/tyoYODhFtqiZREZcui0LP7+Ge24hlh6ZHJx+t2Su9z3b
2l1KozLBP3wkktMZpoMWfKw8uINBbt/2dVXWqXAqrHruYslNEK/a2Z9m/7lHZiKeDvDM0/sOPaMt
TawXYLt9HEAQYWEDwyYuEc2/Tl5Q0yAH79CByTIvfS2TvRpNG/txeURP6p77teA98N8UoxX9LW6L
m9xnG2bTAbFgHpVs9Msyxu026zpc4gRdpNItvjgwQJ1X5CDAeSGWoqNLH9rvtqCqfAqzZ1lXJc87
nnz5N4eeETT9NhZXOtWc6jKs9h1D22Jh5bvhzo8gY983rbd2oXZc4XX3zfEmwBryGPsDUhrR+wGd
s3ZUXNxlT/9bAzbFfP3ZLK+lXz9iWlIehTK/n0t2w1+v/QPj6XKraFbacaX8VgE3lUizVfW2QvmA
Q8XDbhuto5RANA/ACNPjT/iwhMPpK5+q3kSlSbH/LjGJtxotLzt4aRiPJMQVG4GsTKC8TP8g+96S
VrP5QnSODmYIWRYqPWesq/tvc+vq8jfuf1FkqmEHX6I1GXk/JxyhOX1g9THOGTrM16PMDnMDzyes
OXPJfw8vu2RIcYwmucJTK7d/xuO4ivnXNWyslDIjTkq7V8ydjiaF7Dhic/Wt9V8XGbXsNgaCyOVd
z7UzrA2ZGtNldEH3BzcPNvoLHeEBEfzdMPmC0EjTx40FKiyamWFYfTIlNJy/E4s5dwSORZFusbPc
1QvsHGfPvojBdiEQNR2X+czwLYN5g1nG/dux+NN1B33poWNkieLlqS2/HRRB9jZZcViJZm+Ewkc2
y6ki3lrYraGW6KYUhdxwnSMNRE72zxKMmXvieSpioewM5gdC8Etw3zicZKEZSfNl1Vd01o4aSHmp
TmCzvjisUIQcZPNXJ+0oN2DWQASph+hp9F9GGfi1riaBYDroVyjVSZvmQcVBkIZLUcXeddIK/qcO
rAkVAKll6dPx0xrOgTmSxq0twWsLh5kYeKOHKoEvc+xmvKVuIVfEiOh5+Jtzx5xnDJ+WjEZCnklL
7IZGy72J5o0OQfKNLRe683ljsewy6i7qfefAbxG0N+R/3kvpCx46mgPYFp6a53IE0xJ78eiS/1wj
IPfyU7Q7YMHBa3zbfAaWnMhn5OAYO0npu3rfS0LZabRX6IghgIwFLpYLjqOuZwHsxXO06d/gegIH
kTUizYxb6sGFQP97oonIjAs5FW3IpbVhCMhvdOeCBr+5v7QMhWHuL8/TlfAcG1EdOrHkvCUc7K4b
m6HuzGHlMKndpjxC53mtIIPDQLpVAqu6XW3WoPGUzGe1AT30P2hR/H1LBZlD5j+/11OxOtgOwp2k
gFTgnzYtJhH3iuULbxV/e7KhJHIbfEEe7qb7npnEc7fH/wMEBma6aPUUJTR20YdEctkvge1Tc812
JRI24JuzA4bKS1FiBTY6Svt02Kjp5WyddC+jsGDvltsRvMEE4HseNl9A9ET9kHFG4S8HEktpBXzc
bgr4PJj09SrAnbKlVk7I/lke4jBP/sKk48gsukqefLYI0x06mO35mMQp4wADGBbiIWzROrRi7D4K
5icBAwOX1XMvA23Suxw0QOnNz1Oz3kR72+r2Qh5lK4mW/5u9l5EPw2LycOtFSmpOJxhqV9TFyXmF
TvRkO7eCb0wkZlGL++rHtiSg4/vbrAB0EOZkdmuAMmcJc865ra0MQkTU54fFPCgwWn5FthrKu9FC
aWuCM3ZOihki+FRvgcCUzcEc1N4sNJH5nPpWR+Qbe03x/xqO+1A2xxmX4YTpWeijJKJISBhTHYXp
hC2ribbRAurNZswwsr+nt4ijBUqoY1Nsyup8CKSkx4J9REfbr9KJ1sCVi4DdkRiYyLs7yiCO/muK
0GI+ulb1xCoqaWDeBRIrsVtL6/NQhcnPeutTikJeD5v4Y9KpW1rQENjbO3E2HHK7ReriOLPioUBk
D/WONyc9cw/Sd2debdtIB/gUOLxUbLiB+Nrl26MqdL++Co3Ta4Wrs/+YiyybsBh6uCtB1O3GcbWr
Yw4GlcR1NCfeMsl/Ya7Vmdr5J/2aOkJqZG2JyW/o95KNdwLa+uqGOdw0hOr2lG1+IrTi56TlMUDs
K8IjUffeZa2fRJ8yYQSfI5ZHaAYFcEF5Pt2yBx9mtt+HDs2oeb/ESzh+4wZQKQBQCy06Q8rmDHdu
QQqpMp6AiBB2CEaD7EeQIUOqAL6R18vj5hE4ZMM6hinej7CnCgmQKUkt/4U27HoND+BCPEkPj2Uc
f0b3D1PMsFcmEgobOawqsRNdXGdwniF2Yj2sZM/bVP9nSCsR7PoUz+ohBXdHfIUovBwCJB8nOMZT
dSHCLxl8dFul93LIyfQt2J3IMudmvt31lJA5YE6+PmZYvDHjyORiaMwcrhN6aQWUd0LJDldHtJfM
9Vfnq2VAeqWBBNN2fZncE/OYJ3AatXHSK3ORGMt4SWDP4FGz1wUHlWi+YV0Ipmy7b2kOm0bDHKK0
RDv/W2uRQfe5v1ZNqgl33ZGGSf8aWZbT+j7BITYxwwuKDG1dyesBnNI/Eq8/TQGBA8foj1b2roL3
d2VaMvRntW/TU4JL6vnAFGqEuETkV+lE+ZBFtok4hqieyuEdUTUJ+6KIQmauu4TTylRFaD/8nBvW
qVAOnIgcJZgIBwrn8XS4XwO+x4iFpk9v3sCcNbRA5/7lcVeIIX7nQDT54L4qNv1py7zTMb1Q02zR
wD7aGQT8wgPJhp+5SpoFyJRDyP0dBidFKw8yCn/a7jRzQTx3HY4nG2gQ07MdzWPtBRo9LDFvpA0n
5Pui55sD2RAmZSTQkQ0Q6aRo09buHpRmBtaR6/vgjctQi/skQiawaPPoceTjBzSVwtrqo33MUgyn
hjR4dD1cDfYN9/tHaOEwjbI/k0h8xjfmZQufICYb3mWY41l2iJOvdejw1eT/ujzMyaoT1bWsvUEF
jFYDbnpVUTriioeqf1T2jzju1A48tUW252RmcfF549CkeeCDWj6peFxCllFkvJGDKJ5iAzECUGXU
SWwgl1m1SZkTTnYKm5Zw+WZAnCzaMf3J8m7NxYwelJtpReSMrl0XhmZHBsXQf+YplrUrD/pSfJdN
yuYJp5/DbU/bElKjo+zicMZ6Wdt2sd/OqUZal5Dn5lTPoCPprE2vHEIOYfZFJVvYKQtKD4aIHdqY
SPJLhGlE4R/g4PfZ37V/3Oztjd0xUlH8pVnGBUQvcDf7pAVdXypLqddJPud2Rhaa8Dc/sh6Nvoyq
BsvGgZW9Aiupg0Ggbe5dn0F7qllAZQveAvnyUDHoBi3kXETeh54eTDxLaVkgN8mBk+AMShSXh7ss
JNpruilql79wIKhyhJ67uaFZIZeGHTxRSsgc7b/ZWal30O2Zquz9PEBk5GOL71/gOqaDgi6u8VSz
A+rd7rxtombULs/DDr6PCG9fSkqCPu8r56b0Qybgd483Xw5LB5LLtMypkTaSlgLn6sW3ToAulNWG
jw2SdsGGYMiw7rPQ4YbZZJXpvTKp+G5IsxOdocbj3jYHkQVVS5ud9Ir0h0+AFP+NfMS/FX7atggq
yv4f01oKbI2R7iykU7vGRpZ8q663qUF2HommoSvdZRRB8rqvjFNWJAhGlkJnmGurOmT7DLDGRltq
zca54v3xbvJU5DMRMkJ8itMxaB6gRY1UBsXkzOpXK7rMMCmUwX69+gIwfHbX0r7QueoevGxqprHy
v8s4ZVs+7GVP7N0c06PrlNvyI9AcaxLXAEP9zk5qtAZrJNhI0cWL7R8/9t7OzLm0IF0g+3OkVP/b
K71gtHv/OfwKEz2byT4leE+6RTe+rYIdF5s0w+Eui7pxs+nkaCH5RMVsBvxip7ZzqtLyMaPHPfdg
/nYQITo+c+HX+sAINKyNR/1KLawwxk2Y0zLFJuU9RlB7H8QK2TUm3NteW/sDyoqATdxNv+Ie4aOR
zV5GJx44Rra4Ip15CXgoidDEFqCiOunlOEPuuLVdSt0+84jGHFPaGAdsLqcG3NhXtl+JVQo8CFZe
OO8fQ9aiZgX68LfUFCT/zr6DYd1dedXB/WY/lVcxZ1ijiMjWCpTgjh0EcXmL3NxKk7HTul3XGv1J
oP2P+JkX8UaJfPGOkUbierTztCPydiwrbBHulhDCvTuKQ3WC9OWLP7rY7pYaWwFSs0cDmLjPzRLO
UTNm70vlGPj0yHoStWeJVVqYSgfwRZUhr/fj03IdsXbG0Chkmz7dub3ah7tFCysh/pMysXkx2coc
YhaQTIxTfAEE/MUv23ZgdaYS5BdOsadhuODtfuDIDYyJhZDyBwMhijbAZZejN4PaNaZOI5nDnxa5
bzKm9o51SVoNroVLSzlD2LkPtOVKumXvGjr67jLJcmRl9NjD2pj+da5SixN/QsOTSJDt5lnUA28Q
SJ+faKg+zSpVgVAlWMMU5HT+ehtPM0hc/MOqhzMEjSTz+Zx50WAAUCKYIM8yUcjXUtg+3zx9C/OW
rNhaJUbrylzUXa95hTa/TAXUu0M/zQZQ98rbMeeouyqG3/7r34QQkCMZ1mnWU4mVYw3fKFN7LRRZ
IqKH2ep5RHsJzHYafMIJC9lagja3Ad1H9gCMewORi8SIFNrWtyFn6E8UD2EHOo99SpPSh9tAyI/Y
9jWsucH/v6KLCKZH027Lqy78VriMCWunYxOsDWK64KoFettoLcOpWEhBtrkmfaMjfy8gagdv2AbD
wiBxuybgGC+4+lt1qktIOi8uqkf0Ty9sQgUP6ipSoh51zfbkgDQL1vMgTQDbAC6NUGJCcbp//YLD
pRv60uq2cXimg3TeohDkaAWbu0VNNMgQvHo6tXIQlv7ehZ3zV53S1ILGcN/F4rizy/DBHZhdwbLZ
J2KtwjMdMzEAhJQT9VK041jyYj9rABzOC1lpAN5Ms65v/eFgCrCm4tkTlBrpziu5BHqyxo+NjuHD
73247LibQhlFFqVG6onD9qqPgIsq9OfE1TiZzrPIuLyYYPW7M/C13kKcFtPijqEgzB5X2vsDwQzT
8oMb/xRVEFaL+1qAye7UmElC4MYbpa+xD6W8kqB17lSmdUmIwZwaKJ2jUkg1VEJ8p4U7SWnWzXZ8
s86WUBZbQsCxle2C0qHfhpYsQpmzXWeSr0w1yntbMGWeCWsq4vf2nDG3YtIP/2GZ+eK9De2wRHza
lsX01S2KkCnUjGx6+VQDWBu/dx3fLBxm4XrAioV+mxbrwFYTHLvtwztqh8N7IXGwNts7V0JupGNs
YQmvgH+KKFgoPXL6v5mWbZRvN4SK71W22ucQ7ckpXJyZ62AzC8Pfz9R1x/8v8N6XIP5jwwgIzdXk
D0e/hVyAq6jYHcrTdhh2R4sxnI7bb2DIpMOKD4fk7dsyeLHeCtnPgcqYw2P8rR+jrX7Mb7X/oTeM
sjJpBsKBBzeCs0Z0Iyg4MDrHb8e8J3hqcPmYZqaCTfl86jTvVjyG8ouyG0zl2aZvAqCi3UBxDmQd
yihLC6DlK7CCReQ/pxZjIxTlXAQ2WRbqos3GQdxK7QUuELZt96AEpB5x19PUCIHUeiFkZZxyTCbQ
fArPRZzzoYmeVlOfGMy2jTFe0mHKqxivQLomwbgcSrekJ6UCBA3ncVVV9cSV2Li5qX5Uov6Oe0/F
1QO5iudQ54XFkJ0D+6ne4phWoxC+BwCZco7CNNBHKzIidjYrRFH9dLqws8P+fufFQeNNHkcfbg/7
QMzo1ybUzZQo9uBrsOJVUvIA/8YywxHIEUM9WWTlIUhnVmZ7wP6/9rL+C7C9HKjDSw4XA4+nym2v
LS1YIH+ynmjie6wYLCOVtqXlVaJWjKXq1TqamXX2aRig5v+J5IEKi7Qudxy8jByZGkede7B4SMpv
Ts8aw0rmCWTi7MqWWOLUrFmgRgef2DN8oyjBQAZw6tD3T15wrqa6JNU5mgrW4L4+mVYsmmx4Z/W0
QAe3ENpM90nMHOm+5LDoz0BX8DEGu1s3yWlpEFBSdOH79sLPyS/i9iQW90RK2c0m268iY6/ALRoN
nKrqRcIsVbv8dD7vhKTbcgEA3llMB2S6araGE9sLn+05s1RCG93xb3Jz9siOev19HUE90OhVOcOJ
lPMyKvZPcjfeQM+Kh/jolvA7AfEa3oS0b8VXKlK8YTlg0qgHyLyQet6Ck/3zfUfgtB1lK/Vd8DF4
pYYmJ0PT0N/X+gyWkB+ioiyVPCAx4AMmK1qekT2wM3Xa/KXcgS0p/7uqCrgDwVQal7tgDpNrOxsV
LDtYa+7/6S3GGYzn9QrSgcX4CgoBEldoM/nu+7hvYOmLF3MfHlt1G+B90yAY7J752AsHv7yIWW8R
RGGQI2jf+Ki6nXnRzMYvlbz4qM8Opa2WJ90Id2anmIK2AwOkaHIRYUeX/pd89EW+ojzukMxz+ReH
IX7wtDoMUH0ZNYRWMfBiteEiqbbxu0Njtvdjk2AGhvhTIE5RkgYe3mzdd98NUS2lOCH2v4TUHbx6
RcBPAsNf2NFjNE/Xe0XEJFhpD+LSdwBUP8Dqgrrf1F3wff03Bjt8QEHETMUHla8YCoUH8CFuJ1ac
U2mZGTecMsoOd3ZsY7zT4QoBqU1amautoX7ZV3UDMqHPjXwI9pSmZzx+HOBK0DHKpAMezFGI7GW+
rDJI65QCiLn3YjnopzjATLfQKUL5ftx85+JXSMAHz9luYiop8PEGQpc5TSiDCVl6H6QJQkwl9stR
Jw3FjRBy/tMYWgppaqZk+8at8/P3d0I78XyXXoRPXvK31WkmjZz6BQQcdjf3bCWYQ7ElOxa/yvsE
VHfBu685q6V0JDyKX/WOMSGK15BQSNluzkDce9kq282ye+iSzjo+6ZfMyqXjtcFEhzuwHc0ckbmp
uiyhZECRvh1oFkwnRo72BSU5ikaktIfFBhJtzUe+2bCsrmYGoe5Wm5d6pLI4vKRsdx7EDfeVR+4h
UCAZOWCSOIK603FwYHky6aveoAyDNW3Sja46UTYn6jf5nH1VM5S1h21zJViJbMB1aSSQLw5unfJj
nx2pG/wpLfTMidp+m9zVen0wgvVbRTOA+HbgrcvszsubEcIRLmGcfuPxnYueAk6jT/b9Rt1VVpv4
mxdUa76gHlVXPnd3WuipkZnbH26fnupnphHtmzb/UyzP3JcabTfoagPSIB0vq2syS0IeWhN/Y8UZ
1LyTL3agwb8Fys04nv5Rtz82JVdVi7MJvfwc5KYKxu1p4vLukntiN3ofK8Jc/KfZqp/KszZ6VqBy
jOQWPad0wJBYnV7b0zCs37NPWE8g3O4rmEHtZfBSd8lIiTAbydfU49ez3WJdz8AQd27qu6vDwBHS
feiCcMIAenJAK7ZVdJ3RIw72O8spM6VyK669S7s66J+kqiogBEKitRxrcHLqhykshi3n6DpP7X78
am8FVPnVMRDv3GsgZ7ahTDvbkTZzhhnIYxrBU+wkjA+FrPUx3RGKAtiwf79r+6dcCQaW/i43x+KM
racuVhqVxQHRX5yTgEcExZ3jMckRvayH0xXx6iXRTRby3C4W2HrlabzHGlaYwH0CnNjR5zAiebML
ZyeAyNBupopIqupyHneDCq3cSBNzF7hCS1nmiNnl/XVB+qv4m18bnOPfz0VjA9s2lYSNoZ8gw1xd
3DIhV529j7a90Ay7UYp0kMf5bIRAPNOdj3Foq6vlsseN99ipV16S0ouRGQbSCgnA9Eskn221I3P6
x7BevuNXGai8SNCKIAwL70mCbJGEK4doexSh3iIVCliTIv62+EIeWdguMHhjHoJH6HMqPEv6wgDm
YnW4kzL8mJGX6e8e6B/EU+POVS+BzI+P/XEVExlrt0kUefZrJWHsOBeY1OriT0Vv8qnciceHBVjv
f13ln/N3hll+dey5AhhQ8i7vQA2pU4+EX5IH44BXB4Mz2JGmuu/H2/iVuXFuokVXGa1Jw2c7Nrst
zjYijeGO2aTMGGnbeU/k4Im3ID4WzYBY5vWLi8I/uUu18CWPNsYOvfVjoQaniXKE48zs2DdFzR8r
35OiHtkpPAnMygSf4Xujx7enZuBL26LzgNSCID+bm8SpSUEDfmNb9TuoskbnlsteRcZ8U56AEmt2
ABMikRbMwZ+1TvhKZp5Tr9ak0I4CRdKIk6zyVlrewwZwGHIOFxx29/Dj+3+rvZP+xLyhTomyC9AY
eprDhnnXxhOmgJxrn9Qy2+8FpAN1TAfl+PqR79hgRqVfiO7Er16tVAbqB71RWuRUSjeNxkU9vmBv
UkN3XG5lsLvzY1D+Levq2Ur4zumf5Njktkz0FpKG0OHPo64XjQqRglJ5tlRQHhQedh9EtQw/e5gZ
zTkbF9H/riuFoe4TEk6eelIeLjeoD7N8d58JfYKlp4QxOUKdunyC9OtPYVAv4pR04qEBU9MypGRZ
n+z3rZLAcs/jEEcHt+jEZPV3yEMWP04IdGlsV5Yko3uZh0wHsVuOk5IbbxJp9E0DmIxOK9EYY0lw
v5CRYXmPpO0Y3au89QzSopoSDSv+ikM976CNYwZZx1V954U17PjAu2Vg/NmemSxB9m1MXkWz/a2f
iOMk1NrJTYk0nSTvt2XvOgUJVWstyB5Zl0+8iA/jZQ41Y66fX4k82ftOVV/obyo/FhZGJ8VopOhg
Wvz/7iPKwEfwBDnbD8RhBzJ6GYjl3bQar3TCyR1CsDpY/Ebq0AQ2SfqK0WeUNrKI/VXG32caLi4Y
xUhNxZA7tL7nv+8vhaPas8r1I6qcJ8tmYwl1kmua8sHDqK7ecrBeR86QrZn3bflAGl8NHZJe99FE
BBDD3gPyIqrN8EPfY1WsWOyjjE0gxBWpXSf1whCn9gu4bgOnBP0XGOfmuw6HN5VNszZrgFj5CC/d
3uqNe3brBuybFW4YmWgB8JLjnXxeU0gKdk3/rlX9Ny9mNcnQCSwza0s+JZJfIza46SbS7EukCgQ6
v4hUcWtSq04NOiWDZQY4F+NTT6U9VB5i/d/FLHORde8CCvcJlc+LiG0/GoyXprfoMJl1L1JYCsph
eq72nfop0DkEv3MVWiB1Y0BGabtfikYvGGIgcAZwzmD/1fy3LiENI8GexBEF2dFqcm5cTRFjGdtg
q43dhd67H5lg+GYUQyubc93M3B6thjXwKIXsvzLNx6ipmN9c9qTHJ25w+sjNESyuIMZ3aqncvNTc
5vVjg7dZENhZhZIDZnqJsFWO6gPF1y+gm/07WpqCgAzzDeoJif1APFKkxQHBw4afNs3sQ6xbP7Sf
aw0sHQi5NcUicPAp5+fU5a0LrbtP6vZjB/4vjHBkvNMcRzv5ysJSwOuHr21zi3OWnGavv7V4Clni
umrHTBaRBiU0xjoeI6r5yk+EkfxfqKUhzRxu1FUXikX6VEkpUFYSMvtg99s0ZgHkX0y34hUS/9Ke
cL+pG0ufPxIGP398yktThZ9y9pB2GMRAQJbLtWPvmcT67a7dNfJ/KkVYrSlWAI+YkA5FXp3RG6hB
V/RgY1ydRmKp/n5GwtXId38lxlKcO7PFhV+i5VvpGCQuKgdk3BIT+theUp8LAmKi21WyKkcnwdYT
wLBL43qS4m3vPHnPOlW5hDWCWtJSzJ4+6/Xx+nN6g+mKUuywpFywhhaQ1K15kIyE3WxeCv+YFqe0
49GN0CpUCdY2aSHJL/+JvlnVSPvnOnzDHyLDtawEIe7qw3Cz/E+Y3LHjR0hxsW13rYDxrk7aJ3FX
Fjios1m1nwZbQpk18gXMLukfqtEtnUSjzG3j+PiKJrIV9SGoUVroipsvRq8gWFf6wjkgfgOIlQ4E
faCqP4qTRWhqIaU2fOrGI0s00pyN244VrtQUzBx3HXLNosvdp9D0o19ZOR5SAVx9xOMoXROYa9Ey
nvpHdHwG/JA4pSAIqWNAS0mJOLZd+beeidVQdequ93H63ubUMoEULOSV+cQHfzSYUyxe9uejCYdA
9a/Ns39gwAe5FB/wIxIbKfJrFSoP0LDZ3AfupE69NfQMxF9JY14Kr9qZHW30VIpbnePwLiEX8BZh
ZD4rL0tYz8+ktpZH88lxjN+RWYYm/p9aeIlwXpzZxn4Gwmdi+OWLPb74a53ipgk8bNY7gn+zvZnC
vIqzQjMAR79WMcsqtuFqrjjvXxOGRujf4EYsg01XU7XtVaVjG50jmf6iW5oQ9UDhAJ6TK0euVbEv
qT0Z055vgoFkEaEge3zbP+HWaPz0EKykxxn5KetMcTQcbga+seVQQerbSu8DulYiKmcsRhJB8L1m
IaO9B+iK2q1AGQ9LMCxh/KwvfiL0yF8otk90ZSxukmcv1sqlC+j5btOExvNWP4Fbpacfc9qiv70K
3NfXLK4zQ7L45htSRQYsRHzIXCr1b8ZdSDGkE+OjTpYTw2iCpOFcNbaw2IH34UZorGNyElUoN0AF
//9aIy6FYjfq68+i8v+DThlyfqlzZj/fdN3JG3tOrYbbgGu92bDOI0TRq6CZy5Y2PmsIEpghfrKO
OgI2FB2MA2m80n3FcXYnazgS1HqRhjnilQxTcP5KLrOdKeecMiMfsm8pcpFdgjDt3t+KvXWpAWoK
ero3VQ==
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
