
// Generated by Cadence Genus(TM) Synthesis Solution 18.13-s027_1
// Generated on: Apr 20 2022 15:23:41 PDT (Apr 20 2022 22:23:41 UTC)

// Verification Directory fv/VecSearch 

module VecSearch(clock, reset, io_out);
  input clock, reset;
  output [3:0] io_out;
  wire clock, reset;
  wire [3:0] io_out;
  wire [2:0] index;
  wire UNCONNECTED, n_0, n_1, n_2, n_3, n_4, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_14;
  sky130_fd_sc_hd__dfxtp_1 \index_reg[2] (.CLK (clock), .D (n_14), .Q
       (index[2]));
  sky130_fd_sc_hd__nand2_8 g228__8780(.A (n_11), .B (n_8), .Y
       (io_out[2]));
  sky130_fd_sc_hd__nor2_1 g227__4296(.A (reset), .B (n_7), .Y (n_14));
  sky130_fd_sc_hd__dfxtp_1 \index_reg[1] (.CLK (clock), .D (n_10), .Q
       (index[1]));
  sky130_fd_sc_hd__nand2_8 g231__3772(.A (n_3), .B (n_9), .Y
       (io_out[0]));
  sky130_fd_sc_hd__nand2_8 g229__1474(.A (n_6), .B (n_2), .Y
       (io_out[1]));
  sky130_fd_sc_hd__inv_1 g235(.A (n_4), .Y (n_11));
  sky130_fd_sc_hd__a21oi_1 g230__4547(.A1 (n_9), .A2 (n_8), .B1
       (reset), .Y (n_10));
  sky130_fd_sc_hd__a2bb2oi_1 g232__9682(.A1_N (index[0]), .A2_N (n_6),
       .B1 (index[2]), .B2 (n_1), .Y (n_7));
  sky130_fd_sc_hd__buf_8 g236(.A (n_4), .X (io_out[3]));
  sky130_fd_sc_hd__nand2_1 g238__2683(.A (n_9), .B (n_6), .Y (n_4));
  sky130_fd_sc_hd__nand2b_1 g233__1309(.A_N (n_8), .B (index[2]), .Y
       (n_3));
  sky130_fd_sc_hd__dfxbp_1 \index_reg[0] (.CLK (clock), .D (n_0), .Q
       (UNCONNECTED), .Q_N (index[0]));
  sky130_fd_sc_hd__nand3b_1 g237__6877(.A_N (index[1]), .B (index[0]),
       .C (index[2]), .Y (n_2));
  sky130_fd_sc_hd__nand2_1 g243__2900(.A (index[0]), .B (index[1]), .Y
       (n_9));
  sky130_fd_sc_hd__nand2b_1 g242__2391(.A_N (index[2]), .B (index[1]),
       .Y (n_6));
  sky130_fd_sc_hd__nand2b_1 g239__7675(.A_N (index[0]), .B (index[1]),
       .Y (n_1));
  sky130_fd_sc_hd__nor2b_1 g240__7118(.A (reset), .B_N (index[0]), .Y
       (n_0));
  sky130_fd_sc_hd__or2_2 g241__8757(.A (index[1]), .B (index[0]), .X
       (n_8));
endmodule

