head	1.1;
branch	1.1.1;
access;
symbols
	tg-mergetmp-mirosx-1:1.1.1.2
	tg-mergefixes-1-branch:1.1.1.2.0.14
	tg-mergefixes-1-base:1.1.1.2
	MIROS_X:1.1.1.2.0.12
	MIROS_X_BASE:1.1.1.2
	tg-mergetmp-3:1.1.1.2
	MIRBSD_XP_MIRPPC:1.1.1.2.0.10
	MIRBSD_XP_SPARC_BASE:1.1.1.2
	MIRBSD_XP_SPARC:1.1.1.2.0.8
	MIRBSD_7quater:1.1.1.2
	cvs-200405160640:1.1.1.2
	cvs-200401271800:1.1.1.2
	cvs-200401261630:1.1.1.2
	cvs-200401021645:1.1.1.2
	MIRBSD_7_ALPHA:1.1.1.2.0.6
	MIRBSD_7:1.1.1.2.0.4
	cvs-200312222040:1.1.1.2
	MIRBSD_7ter:1.1.1.2
	MIRBSD_7_DEV:1.1.1.2.0.2
	cvs-200310020700:1.1.1.2
	cvs-200309271030:1.1.1.2
	cvs-200309261655:1.1.1.2
	cvs-200309251530:1.1.1.2
	cvs-200308302005:1.1.1.2
	cvs-200308171200:1.1.1.2
	ctm-3496:1.1.1.2
	ctm-3449:1.1.1.2
	ctm-3437:1.1.1.2
	cvs-200307191805:1.1.1.2
	ctm-3425:1.1.1.2
	cvs-200307091500:1.1.1.2
	cvs-200307072125:1.1.1.2
	ctm-3389:1.1.1.2
	cvs-200307021520:1.1.1.2
	cvs-200306291430:1.1.1.2
	ctm-3341:1.1.1.2
	MIRBSD_5:1.1.1.2
	cvs-200306082100:1.1.1.2
	ctm-3316:1.1.1.2
	ctm-3272:1.1.1.1
	cvs-200305131745:1.1.1.1
	ctm-3264:1.1.1.1
	cvs-200305071630:1.1.1.1
	ctm-3255:1.1.1.1
	ctm-3229:1.1.1.1
	MIRBSD_4:1.1.1.1
	ctm-3203:1.1.1.1
	cvs-20030410-1130:1.1.1.1
	ctm-3155:1.1.1.1
	ctm-3132:1.1.1.1
	openbsd:1.1.1;
locks; strict;
comment	@ * @;


1.1
date	2003.03.22.17.51.17;	author tg;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	2003.03.22.17.51.17;	author tg;	state Exp;
branches;
next	1.1.1.2;

1.1.1.2
date	2003.06.05.17.38.53;	author tg;	state Stab;
branches;
next	;


desc
@@


1.1
log
@Initial revision
@
text
@/*	$OpenBSD: mtdphyreg.h,v 1.2 2003/02/11 19:20:27 mickey Exp $	*/

/*
 * Copyright (c) 1998 Jason L. Wright (jason@@thought.net)
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 3. All advertising materials mentioning features or use of this software
 *    must display the following acknowledgement:
 *	This product includes software developed by Jason L. Wright
 * 4. The name of the author may not be used to endorse or promote products
 *    derived from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT,
 * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
 * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
 * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 */

#ifndef _DEV_MII_MTDPHYREG_H_
#define	_DEV_MII_MTDPHYREG_H_

/*
 * Myson MTD972 registers.
 */

#define	MII_MTDPHY_ANNPTR	0x07	/* Auto-Neg Next Page Tx Register */
#define	ANNPTR_NEXT		0x8000	/* Next Page */
#define	ANNPTR_ACK		0x4000	/* Acknowledge */
#define	ANNPTR_MPG		0x2000	/* Message Page */
#define	ANNPTR_ACK2		0x1000	/* Acknowledge 2 */
#define	ANNPTR_TOGGLE		0x0800	/* Toggle */
#define	ANNPTR_DAT		0x0400	/* Data */

#define	MII_MTDPHY_DCR		0x12	/* Disconnect Register */
	/* count of the number of partitions */

#define	MII_MTDPHY_FCSCR	0x13	/* False Carrier Sense Counter Reg */
	/* count of the number of false carrier senses */

#define	MII_MTDPHY_RECR		0x15	/* Receive Error Condition Register */
	/* count of the number of receive errors */

#define	MII_MTDPHY_RR		0x16	/* Revision Register */
	/* revision of the MTD972 */

#define	MII_MTDPHY_PCR		0x17	/* PHY Configuration Register */
#define	PCR_NRZIEN		0x8000	/* NRZI Encode/Decode Enable */
#define	PCR_TOCEL		0x4000	/* Descrambler Time Out Select */
#define	PCR_TODIS		0x2000	/* Descrambler Time Out Disable */
#define	PCR_RPTR		0x1000	/* Enable Repeater mode */
#define	PCR_ENCSEL		0x0800	/* PMD ENCSEL pin control */
#define	PCR_20MENB		0x0100	/* 20MHz output enable */
#define	PCR_25MDIS		0x0080	/* 25MHz output disable */
#define	PCR_FGLNKTX		0x0040	/* Force link status good */
#define	PCR_FCONNT		0x0020	/* Bypass disconnect function */
#define	PCR_TXOFF		0x0010	/* Turn off TX */
#define	PCR_LEDTSL		0x0002	/* LED T display select */
#define	PCR_LEDPSL		0x0001	/* LED P display select */

#define	MII_MTDPHY_LBCR		0x18	/* Loopback and Bypass Control Reg */
#define	LBCR_BP4B5B		0x4000	/* Bypass */
#define	LBCR_BPSCRM		0x2000	/* Bypass */
#define	LBCR_BPALGN		0x1000	/* Bypass symbol alignment */
#define	LBCR_LBK10		0x0800	/* Loopback control for 10BT */
#define	LBCR_LBK1		0x0200	/* Loopback control 1 for PMD */
#define	LBCR_LBK0		0x0100	/* Loopback control 0 for PMD */
#define	LBCR_FDCRS		0x0040	/* Full duplex CRS function */
#define	LBCR_CERR		0x0010	/* Code Error */
#define	LBCR_PERR		0x0008	/* Premature Error */
#define	LBCR_LERR		0x0004	/* Link Error */
#define	LBCR_FERR		0x0002	/* Frame Error */

#define	MII_MTDPHY_PAR		0x19	/* PHY Address Register */
#define	PAR_ANS			0x0400	/* State of autonegotiation */
#define	PAR_FEFE		0x0100	/* Far End Fault Enable */
#define	PAR_DPLX		0x0080	/* Duplex status */
#define	PAR_SPD			0x0040	/* Speed status */
#define	PAR_CONN		0x0020	/* Connection status */
#define	PAR_PHYADDR_MASK	0x001f	/* PHY address mask */

#define	MII_MTDPHY_10SR		0x1b	/* 10baseT Status Register */
#define	TENSR_10BTSER		0x0200	/* Serial mode for 10BaseT interface */
#define	TENSR_POLST		0x0001	/* Polarity state */

#define	MII_MTDPHY_10CR		0x1c	/* 10baseT Control Register */
#define	TENCR_LOE		0x0020	/* Link Pulse Ouput Enable */
#define	TENCR_HBE		0x0010	/* HeartBeat Enable */
#define	TENCR_UTPV		0x0008	/* TPOV=1, TPOI=0 */
#define	TENCR_LSS		0x0004	/* Low Squelch Select */
#define	TENCR_PENB		0x0002	/* Parity Enable */
#define	TENCR_JEN		0x0001	/* Jabber Enable */

#endif /* _DEV_MII_MTDPHYREG_H_ */
@


1.1.1.1
log
@Import OpenBSD 3.3 source repository from CTM 3132 the first time
This opens an OpenBSD-mirabile (aka MirBSD) repository.

### MirBSD is:
# Copyright (c) 1982-2003 by Thorsten "mirabile" Glaser <x86@@ePost.de>
# Copyright © 1968-2003  The authors of And contributors to UNIX®, the
#       C Language, BSD/Berkeley Unix; 386BSD, NetBSD 1.1 and OpenBSD.
#
# Anyone who obtained a copy of this work is hereby permitted to freely use,
# distribute, modify, merge, sublicence, give away or sell it as long as the
# authors are given due credit and the following notice is retained:
#
# This work is provided "as is", with no explicit or implicit warranty what-
# soever. Use it only at your own risk. In no event may an author or contri-
# butor be held liable for any damage, directly or indirectly, that origina-
# ted through or is caused by creation or modification of this work.

MirBSD is my private tree. MirBSD does not differ very much from OpenBSD
and intentionally tracks OpenBSD. That's why it _is_ OpenBSD, just not the
official one. It's like with DarrenBSD.

At time of this writing, no advertising for MirBSD must be done,
because the advertising clause has not yet been sorted out.

http://templeofhate.com/tglaser/MirBSD/index.php
@
text
@@


1.1.1.2
log
@Import latest OpenBSD CVS tree by CTM in order
to sync the base system and ports tree with Them.

This includes the recent licence changes as well - by
importing the changed base and re-applying the diffs
(with cvs up -j -j) they are inherited, and we're not
bound to the removed clauses any longer.
@
text
@d1 1
a1 1
/*	$OpenBSD: mtdphyreg.h,v 1.3 2003/06/02 19:08:58 jason Exp $	*/
d15 5
@

