  Hex/Decimal memory dump (least significant word on left)
  Only lines with at least one nonzero value printed
     0/   0. : (  432/  1074.)( 1621/  5665.)( FFFF/    -1.)(    0/     0.)
     4/   4. : (    1/     1.)(    2/     2.)(    3/     3.)(    4/     4.)
 state is decimal format; registers are hex 
   starting instruction 1
    0    4    5   8   0    0    0    0    0    0    0   0    0    0 0000 [pc]-> mar      
    1    4    5   8   0    0    0    0    0    0    0   0    0    0 0000 [[mar]]-> mdr   
    2    4    5   8   0    0    0    0    0    0    0   0  432    0 0000 [mdr] -> ir     
    3    4    5   8   0    0    0    0    0    0    0   0  432  432 0000 [pc]+1 -> q     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    4    4    5   8   0    0    1    0    0    0    0   0  432  432 0000 [q] -> pc       
  300    4    5   8   1    0    1    0    0    0    0   0  432  432 0000 --              
  301    4    5   8   1    0    1    0    0    0    0   0  432  432 0000 --              
  160    4    5   8   1    0    1    0    0    0    0   0  432  432 0000 --              
   77    4    5   8   1    0    1    0    0    0    0   0  432  432 0000 [r_dst] -> t1   

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   78    4    5   8   1    8    1    0    0    0    0   0  432  432 0000 [t1] - 1 -> q   
   79    4    5   8   1    8    7    0    0    0    0   0  432  432 0000 [q] -> r_dst/t3 
   80    4    5   7   1    8    7    0    7    0    0   0  432  432 0000 [t3] -> mar     
   81    4    5   7   1    8    7    0    7    0    0   7  432  432 0000 [[mar]] -> mdr  
   82    4    5   7   1    8    7    0    7    0    0   7    4  432 0000 [mdr] -> t5     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  161    4    5   7   1    8    7    0    7    0    4   7    4  432 0000 --              
  210    4    5   7   1    8    7    0    7    0    4   7    4  432 0000 0 - [t5] -> q   
  211    4    5   7   1    8 FFFC    0    7    0    4   7    4  432 0000 [q] -> t4       
  162    4    5   7   1    8 FFFC    0    7 FFFC    4   7    4  432 0001 --              
  129    4    5   7   1    8 FFFC    0    7 FFFC    4   7    4  432 0001 [t3] -> mar/r_ds

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  130    4    5   7   1    8 FFFC    0    7 FFFC    4   7    4  432 0001 [t4] -> mdr     
  131    4    5   7   1    8 FFFC    0    7 FFFC    4   7 FFFC  432 0001 [mdr] -> [mar]  
   starting instruction 2
    0    4    5   7   1    8 FFFC    0    7 FFFC    4   7 FFFC  432 0001 [pc]-> mar      
    1    4    5   7   1    8 FFFC    0    7 FFFC    4   1 FFFC  432 0001 [[mar]]-> mdr   
    2    4    5   7   1    8 FFFC    0    7 FFFC    4   1 1621  432 0001 [mdr] -> ir     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    3    4    5   7   1    8 FFFC    0    7 FFFC    4   1 1621 1621 0001 [pc]+1 -> q     
    4    4    5   7   1    8    2    0    7 FFFC    4   1 1621 1621 0001 [q] -> pc       
  300    4    5   7   2    8    2    0    7 FFFC    4   1 1621 1621 0001 --              
   20    4    5   7   2    8    2    0    7 FFFC    4   1 1621 1621 0001 --              
   60    4    5   7   2    8    2    0    7 FFFC    4   1 1621 1621 0001 [pc] -> mar     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   61    4    5   7   2    8    2    0    7 FFFC    4   2 1621 1621 0001 [[mar]] -> mdr  
   62    4    5   7   2    8    2    0    7 FFFC    4   2 FFFF 1621 0001 [mdr] -> t4     
   63    4    5   7   2    8    2    0    7 FFFF    4   2 FFFF 1621 0001 [pc] + 1 -> q   
   64    4    5   7   2    8    3    0    7 FFFF    4   2 FFFF 1621 0001 [q] -> pc       
   21    4    5   7   3    8    3    0    7 FFFF    4   2 FFFF 1621 0001 --              

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   74    4    5   7   3    8    3    0    7 FFFF    4   2 FFFF 1621 0001 [r_dst] -> mar/t
   75    4    5   7   3    8    3    0    5 FFFF    4   5 FFFF 1621 0001 [[mar]] -> mdr  
   76    4    5   7   3    8    3    0    5 FFFF    4   5    2 1621 0001 [mdr] -> t5     
   22    4    5   7   3    8    3    0    5 FFFF    2   5    2 1621 0001 --              
  140    4    5   7   3    8    3    0    5 FFFF    2   5    2 1621 0001 [t4] -> t1      

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  141    4    5   7   3 FFFF    3    0    5 FFFF    2   5    2 1621 0001 [t1] + [t5] -> q
  142    4    5   7   3 FFFF    1    0    5 FFFF    2   5    2 1621 1001 [q] -> t4       
   23    4    5   7   3 FFFF    1    0    5    1    2   5    2 1621 1000 --              
  124    4    5   7   3 FFFF    1    0    5    1    2   5    2 1621 1000 [t3] -> mar     
  125    4    5   7   3 FFFF    1    0    5    1    2   5    2 1621 1000 [t4] -> mdr     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  126    4    5   7   3 FFFF    1    0    5    1    2   5    1 1621 1000 [mdr] -> [mar]  
   24    4    5   7   3 FFFF    1    0    5    1    2   5    1 1621 1000 --              
   26    4    5   7   3 FFFF    1    0    5    1    2   5    1 1621 1000 --              
  800    4    5   7   3 FFFF    1    0    5    1    2   5    1 1621 1000 --              
  803    4    5   7   3 FFFF    1    0    5    1    2   5    1 1621 1000 --              

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  804    4    5   7   3 FFFF    1    0    5    1    2   5    1 1621 1000 [r_dst] + 1 -> q
  805    4    5   7   3 FFFF    6    0    5    1    2   5    1 1621 1000 [q] -> r_dst    
   starting instruction 3
    0    4    6   7   3 FFFF    6    0    5    1    2   5    1 1621 1000 [pc]-> mar      
    1    4    6   7   3 FFFF    6    0    5    1    2   3    1 1621 1000 [[mar]]-> mdr   
    2    4    6   7   3 FFFF    6    0    5    1    2   3    0 1621 1000 [mdr] -> ir     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    3    4    6   7   3 FFFF    6    0    5    1    2   3    0    0 1000 [pc]+1 -> q     
    4    4    6   7   3 FFFF    4    0    5    1    2   3    0    0 1000 [q] -> pc       
  300    4    6   7   4 FFFF    4    0    5    1    2   3    0    0 1000 --              
  301    4    6   7   4 FFFF    4    0    5    1    2   3    0    0 1000 --              
    5    4    6   7   4 FFFF    4    0    5    1    2   3    0    0 1000 --              

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    6    4    6   7   4 FFFF    4    0    5    1    2   3    0    0 1000 --              
   10    4    6   7   4 FFFF    4    0    5    1    2   3    0    0 1000 --              
  test U: Halt instruction executed 
  Hex/Decimal memory dump (least significant word on left)
  Only lines with at least one nonzero value printed
     0/   0. : (  432/  1074.)( 1621/  5665.)( FFFF/    -1.)(    0/     0.)
     4/   4. : (    1/     1.)(    1/     1.)(    3/     3.)( FFFC/    -4.)
