

================================================================
== Vitis HLS Report for 'positAdd'
================================================================
* Date:           Tue Apr  8 14:33:08 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        PositFFT
* Solution:       hls (Vivado IP Flow Target)
* Product family: azynquplus
* Target device:  xazu7ev-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.140 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1577|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      46|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|    1750|     736|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1750|    2359|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_7_2_1_1_1_U67   |sparsemux_7_2_1_1_1   |        0|   0|  0|   9|    0|
    |sparsemux_7_2_1_1_1_U68   |sparsemux_7_2_1_1_1   |        0|   0|  0|   9|    0|
    |sparsemux_7_3_30_1_1_U70  |sparsemux_7_3_30_1_1  |        0|   0|  0|  14|    0|
    |sparsemux_7_3_6_1_1_U69   |sparsemux_7_3_6_1_1   |        0|   0|  0|  14|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   0|  0|  46|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |SA_fu_1577_p2            |         +|   0|  0|   13|           6|           2|
    |add_ln101_10_fu_1096_p2  |         +|   0|  0|   12|           4|           1|
    |add_ln101_11_fu_1122_p2  |         +|   0|  0|   12|           4|           1|
    |add_ln101_12_fu_1143_p2  |         +|   0|  0|   12|           4|           1|
    |add_ln101_13_fu_1173_p2  |         +|   0|  0|   12|           5|           1|
    |add_ln101_14_fu_1199_p2  |         +|   0|  0|   12|           5|           1|
    |add_ln101_15_fu_1225_p2  |         +|   0|  0|   12|           5|           1|
    |add_ln101_16_fu_1251_p2  |         +|   0|  0|   12|           5|           1|
    |add_ln101_17_fu_1272_p2  |         +|   0|  0|   12|           5|           1|
    |add_ln101_18_fu_1298_p2  |         +|   0|  0|   12|           5|           1|
    |add_ln101_19_fu_1324_p2  |         +|   0|  0|   12|           5|           1|
    |add_ln101_1_fu_645_p2    |         +|   0|  0|   10|           3|           1|
    |add_ln101_20_fu_1350_p2  |         +|   0|  0|   12|           5|           1|
    |add_ln101_21_fu_1376_p2  |         +|   0|  0|   12|           5|           1|
    |add_ln101_22_fu_1397_p2  |         +|   0|  0|   12|           5|           1|
    |add_ln101_23_fu_1423_p2  |         +|   0|  0|   12|           5|           1|
    |add_ln101_24_fu_1449_p2  |         +|   0|  0|   12|           5|           1|
    |add_ln101_25_fu_1475_p2  |         +|   0|  0|   12|           5|           1|
    |add_ln101_26_fu_1501_p2  |         +|   0|  0|   12|           5|           1|
    |add_ln101_27_fu_1522_p2  |         +|   0|  0|   12|           5|           1|
    |add_ln101_28_fu_1551_p2  |         +|   0|  0|   12|           5|           1|
    |add_ln101_2_fu_681_p2    |         +|   0|  0|   10|           3|           1|
    |add_ln101_3_fu_717_p2    |         +|   0|  0|   10|           3|           1|
    |add_ln101_4_fu_753_p2    |         +|   0|  0|   10|           3|           1|
    |add_ln101_5_fu_793_p2    |         +|   0|  0|   12|           4|           1|
    |add_ln101_6_fu_997_p2    |         +|   0|  0|   12|           4|           1|
    |add_ln101_7_fu_1018_p2   |         +|   0|  0|   12|           4|           1|
    |add_ln101_8_fu_1044_p2   |         +|   0|  0|   12|           4|           1|
    |add_ln101_9_fu_1070_p2   |         +|   0|  0|   12|           4|           1|
    |add_ln101_fu_605_p2      |         +|   0|  0|    9|           2|           1|
    |mantissa_19_fu_424_p2    |         +|   0|  0|   38|          31|          31|
    |sf_x_fu_216_p2           |         +|   0|  0|   14|           7|           7|
    |sf_y_fu_230_p2           |         +|   0|  0|   14|           7|           7|
    |diff_fu_352_p2           |         -|   0|  0|   14|           7|           7|
    |mantissa_fu_418_p2       |         -|   0|  0|   38|          31|          31|
    |regime_fu_1634_p2        |         -|   0|  0|   13|           6|           6|
    |sub_ln558_fu_370_p2      |         -|   0|  0|   14|           1|           7|
    |sub_ln567_fu_1602_p2     |         -|   0|  0|   13|           1|           6|
    |and_ln541_1_fu_254_p2    |       and|   0|  0|    2|           1|           1|
    |and_ln541_fu_248_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln542_1_fu_290_p2    |       and|   0|  0|    2|           1|           1|
    |and_ln542_fu_272_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln601_1_fu_446_p2    |       and|   0|  0|    2|           1|           1|
    |and_ln601_2_fu_466_p2    |       and|   0|  0|    2|           1|           1|
    |and_ln601_fu_440_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln605_fu_490_p2      |       and|   0|  0|    2|           1|           1|
    |exponent_fu_504_p6       |       and|   0|  0|    2|           1|           1|
    |icmp_ln541_1_fu_236_p2   |      icmp|   0|  0|   13|           6|           6|
    |icmp_ln541_fu_202_p2     |      icmp|   0|  0|   13|           6|           6|
    |icmp_ln542_fu_278_p2     |      icmp|   0|  0|   37|          30|          30|
    |icmp_ln567_fu_1587_p2    |      icmp|   0|  0|   12|           5|           1|
    |icmp_ln601_fu_434_p2     |      icmp|   0|  0|   37|          30|          30|
    |lshr_ln558_fu_390_p2     |      lshr|   0|  0|  100|          32|          32|
    |lshr_ln567_fu_1612_p2    |      lshr|   0|  0|  100|          32|          32|
    |flag_10_fu_1065_p2       |        or|   0|  0|    2|           1|           1|
    |flag_11_fu_1091_p2       |        or|   0|  0|    2|           1|           1|
    |flag_12_fu_1117_p2       |        or|   0|  0|    2|           1|           1|
    |flag_13_fu_1139_p2       |        or|   0|  0|    2|           1|           1|
    |flag_14_fu_1168_p2       |        or|   0|  0|    2|           1|           1|
    |flag_15_fu_1194_p2       |        or|   0|  0|    2|           1|           1|
    |flag_16_fu_1220_p2       |        or|   0|  0|    2|           1|           1|
    |flag_17_fu_1246_p2       |        or|   0|  0|    2|           1|           1|
    |flag_18_fu_1268_p2       |        or|   0|  0|    2|           1|           1|
    |flag_19_fu_1293_p2       |        or|   0|  0|    2|           1|           1|
    |flag_1_fu_591_p2         |        or|   0|  0|    2|           1|           1|
    |flag_20_fu_1319_p2       |        or|   0|  0|    2|           1|           1|
    |flag_21_fu_1345_p2       |        or|   0|  0|    2|           1|           1|
    |flag_22_fu_1371_p2       |        or|   0|  0|    2|           1|           1|
    |flag_23_fu_1393_p2       |        or|   0|  0|    2|           1|           1|
    |flag_24_fu_1418_p2       |        or|   0|  0|    2|           1|           1|
    |flag_25_fu_1444_p2       |        or|   0|  0|    2|           1|           1|
    |flag_26_fu_1470_p2       |        or|   0|  0|    2|           1|           1|
    |flag_27_fu_1496_p2       |        or|   0|  0|    2|           1|           1|
    |flag_28_fu_1518_p2       |        or|   0|  0|    2|           1|           1|
    |flag_29_fu_1543_p2       |        or|   0|  0|    2|           1|           1|
    |flag_2_fu_631_p2         |        or|   0|  0|    2|           1|           1|
    |flag_3_fu_667_p2         |        or|   0|  0|    2|           1|           1|
    |flag_4_fu_703_p2         |        or|   0|  0|    2|           1|           1|
    |flag_5_fu_739_p2         |        or|   0|  0|    2|           1|           1|
    |flag_6_fu_779_p2         |        or|   0|  0|    2|           1|           1|
    |flag_7_fu_815_p2         |        or|   0|  0|    2|           1|           1|
    |flag_8_fu_1014_p2        |        or|   0|  0|    2|           1|           1|
    |flag_9_fu_1039_p2        |        or|   0|  0|    2|           1|           1|
    |isZero_fu_472_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln542_1_fu_302_p2     |        or|   0|  0|    2|           1|           1|
    |or_ln542_fu_296_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln605_fu_478_p2       |        or|   0|  0|    2|           1|           1|
    |count_10_fu_731_p3       |    select|   0|  0|    3|           1|           3|
    |count_11_fu_759_p3       |    select|   0|  0|    3|           1|           3|
    |count_12_fu_767_p3       |    select|   0|  0|    3|           1|           3|
    |count_13_fu_799_p3       |    select|   0|  0|    4|           1|           4|
    |count_14_fu_807_p3       |    select|   0|  0|    4|           1|           4|
    |count_15_fu_1002_p3      |    select|   0|  0|    4|           1|           4|
    |count_16_fu_1008_p3      |    select|   0|  0|    4|           1|           4|
    |count_17_fu_1024_p3      |    select|   0|  0|    4|           1|           4|
    |count_18_fu_1032_p3      |    select|   0|  0|    4|           1|           4|
    |count_19_fu_1050_p3      |    select|   0|  0|    4|           1|           4|
    |count_1_fu_575_p3        |    select|   0|  0|    3|           1|           2|
    |count_20_fu_1058_p3      |    select|   0|  0|    4|           1|           4|
    |count_21_fu_1076_p3      |    select|   0|  0|    4|           1|           4|
    |count_22_fu_1084_p3      |    select|   0|  0|    4|           1|           4|
    |count_23_fu_1102_p3      |    select|   0|  0|    4|           1|           4|
    |count_24_fu_1110_p3      |    select|   0|  0|    4|           1|           4|
    |count_25_fu_1127_p3      |    select|   0|  0|    4|           1|           4|
    |count_26_fu_1133_p3      |    select|   0|  0|    4|           1|           4|
    |count_27_fu_1149_p3      |    select|   0|  0|    4|           1|           4|
    |count_28_fu_1157_p3      |    select|   0|  0|    4|           1|           4|
    |count_29_fu_1179_p3      |    select|   0|  0|    5|           1|           5|
    |count_2_fu_583_p3        |    select|   0|  0|    2|           1|           2|
    |count_30_fu_1187_p3      |    select|   0|  0|    5|           1|           5|
    |count_31_fu_1205_p3      |    select|   0|  0|    5|           1|           5|
    |count_32_fu_1213_p3      |    select|   0|  0|    5|           1|           5|
    |count_33_fu_1231_p3      |    select|   0|  0|    5|           1|           5|
    |count_34_fu_1239_p3      |    select|   0|  0|    5|           1|           5|
    |count_35_fu_1256_p3      |    select|   0|  0|    5|           1|           5|
    |count_36_fu_1262_p3      |    select|   0|  0|    5|           1|           5|
    |count_37_fu_1278_p3      |    select|   0|  0|    5|           1|           5|
    |count_38_fu_1286_p3      |    select|   0|  0|    5|           1|           5|
    |count_39_fu_1304_p3      |    select|   0|  0|    5|           1|           5|
    |count_3_fu_611_p3        |    select|   0|  0|    2|           1|           2|
    |count_40_fu_1312_p3      |    select|   0|  0|    5|           1|           5|
    |count_41_fu_1330_p3      |    select|   0|  0|    5|           1|           5|
    |count_42_fu_1338_p3      |    select|   0|  0|    5|           1|           5|
    |count_43_fu_1356_p3      |    select|   0|  0|    5|           1|           5|
    |count_44_fu_1364_p3      |    select|   0|  0|    5|           1|           5|
    |count_45_fu_1381_p3      |    select|   0|  0|    5|           1|           5|
    |count_46_fu_1387_p3      |    select|   0|  0|    5|           1|           5|
    |count_47_fu_1403_p3      |    select|   0|  0|    5|           1|           5|
    |count_48_fu_1411_p3      |    select|   0|  0|    5|           1|           5|
    |count_49_fu_1429_p3      |    select|   0|  0|    5|           1|           5|
    |count_4_fu_619_p3        |    select|   0|  0|    2|           1|           2|
    |count_50_fu_1437_p3      |    select|   0|  0|    5|           1|           5|
    |count_51_fu_1455_p3      |    select|   0|  0|    5|           1|           5|
    |count_52_fu_1463_p3      |    select|   0|  0|    5|           1|           5|
    |count_53_fu_1481_p3      |    select|   0|  0|    5|           1|           5|
    |count_54_fu_1489_p3      |    select|   0|  0|    5|           1|           5|
    |count_55_fu_1506_p3      |    select|   0|  0|    5|           1|           5|
    |count_56_fu_1512_p3      |    select|   0|  0|    5|           1|           5|
    |count_57_fu_1528_p3      |    select|   0|  0|    5|           1|           5|
    |count_58_fu_1536_p3      |    select|   0|  0|    5|           1|           5|
    |count_59_fu_1557_p3      |    select|   0|  0|    5|           1|           5|
    |count_5_fu_651_p3        |    select|   0|  0|    3|           1|           3|
    |count_60_fu_1565_p3      |    select|   0|  0|    5|           1|           5|
    |count_6_fu_659_p3        |    select|   0|  0|    3|           1|           3|
    |count_7_fu_687_p3        |    select|   0|  0|    3|           1|           3|
    |count_8_fu_695_p3        |    select|   0|  0|    3|           1|           3|
    |count_9_fu_723_p3        |    select|   0|  0|    3|           1|           3|
    |empty_74_fu_320_p3       |    select|   0|  0|    7|           1|           7|
    |empty_75_fu_328_p3       |    select|   0|  0|    2|           1|           1|
    |empty_76_fu_336_p3       |    select|   0|  0|    7|           1|           7|
    |empty_fu_308_p3          |    select|   0|  0|   29|           1|          30|
    |mS_1_fu_404_p3           |    select|   0|  0|   30|           1|          31|
    |mS_fu_344_p3             |    select|   0|  0|   29|           1|          30|
    |mantissa_21_fu_1626_p3   |    select|   0|  0|   29|           1|          30|
    |mantissa_23_fu_544_p3    |    select|   0|  0|   30|           1|          31|
    |regime_13_fu_1659_p6     |    select|   0|  0|    6|           1|           6|
    |select_ln611_fu_1639_p3  |    select|   0|  0|   29|           1|          30|
    |sign_fu_524_p6           |    select|   0|  0|    2|           1|           1|
    |shl_ln558_fu_380_p2      |       shl|   0|  0|  100|          32|          32|
    |shl_ln567_fu_1596_p2     |       shl|   0|  0|  100|          32|          32|
    |ap_enable_pp0            |       xor|   0|  0|    2|           1|           2|
    |count_fu_557_p2          |       xor|   0|  0|    2|           1|           2|
    |xor_ln541_fu_242_p2      |       xor|   0|  0|    2|           1|           2|
    |xor_ln542_1_fu_266_p2    |       xor|   0|  0|    2|           1|           2|
    |xor_ln542_2_fu_284_p2    |       xor|   0|  0|    2|           1|           2|
    |xor_ln542_fu_260_p2      |       xor|   0|  0|    2|           1|           1|
    |xor_ln559_fu_412_p2      |       xor|   0|  0|    2|           1|           1|
    |xor_ln605_fu_484_p2      |       xor|   0|  0|    2|           1|           2|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0| 1577|         549|         850|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |and_ln605_reg_1773             |   1|   0|    1|          0|
    |ap_CS_fsm                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7        |   1|   0|    1|          0|
    |count_14_reg_1794              |   4|   0|    4|          0|
    |count_24_reg_1939              |   4|   0|    4|          0|
    |count_34_reg_1952              |   5|   0|    5|          0|
    |count_44_reg_1965              |   5|   0|    5|          0|
    |count_54_reg_1978              |   5|   0|    5|          0|
    |exponent_reg_1778              |   1|   0|    1|          0|
    |flag_12_reg_1946               |   1|   0|    1|          0|
    |flag_17_reg_1959               |   1|   0|    1|          0|
    |flag_22_reg_1972               |   1|   0|    1|          0|
    |flag_27_reg_1985               |   1|   0|    1|          0|
    |flag_7_reg_1801                |   1|   0|    1|          0|
    |isZero_reg_1767                |   1|   0|    1|          0|
    |mantissa_19_reg_1757           |  31|   0|   31|          0|
    |mantissa_23_reg_1788           |  31|   0|   31|          0|
    |mantissa_reg_1752              |  31|   0|   31|          0|
    |regime_13_reg_2001             |   6|   0|    6|          0|
    |sel_tmp_reg_1996               |   2|   0|    3|          1|
    |select_ln611_reg_1991          |  30|   0|   30|          0|
    |sign_reg_1783                  |   1|   0|    1|          0|
    |tmp_23_reg_1807                |   1|   0|    1|          0|
    |tmp_24_reg_1813                |   1|   0|    1|          0|
    |tmp_25_reg_1819                |   1|   0|    1|          0|
    |tmp_26_reg_1825                |   1|   0|    1|          0|
    |tmp_27_reg_1831                |   1|   0|    1|          0|
    |tmp_28_reg_1837                |   1|   0|    1|          0|
    |tmp_28_reg_1837_pp0_iter2_reg  |   1|   0|    1|          0|
    |tmp_29_reg_1843                |   1|   0|    1|          0|
    |tmp_29_reg_1843_pp0_iter2_reg  |   1|   0|    1|          0|
    |tmp_30_reg_1849                |   1|   0|    1|          0|
    |tmp_30_reg_1849_pp0_iter2_reg  |   1|   0|    1|          0|
    |tmp_31_reg_1855                |   1|   0|    1|          0|
    |tmp_31_reg_1855_pp0_iter2_reg  |   1|   0|    1|          0|
    |tmp_32_reg_1861                |   1|   0|    1|          0|
    |tmp_32_reg_1861_pp0_iter2_reg  |   1|   0|    1|          0|
    |tmp_33_reg_1867                |   1|   0|    1|          0|
    |tmp_34_reg_1873                |   1|   0|    1|          0|
    |tmp_35_reg_1879                |   1|   0|    1|          0|
    |tmp_36_reg_1885                |   1|   0|    1|          0|
    |tmp_37_reg_1891                |   1|   0|    1|          0|
    |tmp_38_reg_1897                |   1|   0|    1|          0|
    |tmp_39_reg_1903                |   1|   0|    1|          0|
    |tmp_40_reg_1909                |   1|   0|    1|          0|
    |tmp_41_reg_1915                |   1|   0|    1|          0|
    |tmp_42_reg_1921                |   1|   0|    1|          0|
    |tmp_43_reg_1927                |   1|   0|    1|          0|
    |tmp_44_reg_1933                |   1|   0|    1|          0|
    |trunc_ln568_reg_1762           |   6|   0|    6|          0|
    |x_mantissa3_read_reg_1737      |  30|   0|   30|          0|
    |x_regime1_read_reg_1742        |   6|   0|    6|          0|
    |xor_ln559_reg_1747             |   1|   0|    1|          0|
    |y_isZero_val_read_reg_1731     |   1|   0|    1|          0|
    |y_mantissa3_val_read_reg_1721  |  30|   0|   30|          0|
    |y_regime1_val_read_reg_1726    |   6|   0|    6|          0|
    |and_ln605_reg_1773             |  64|  32|    1|          0|
    |exponent_reg_1778              |  64|  32|    1|          0|
    |isZero_reg_1767                |  64|  32|    1|          0|
    |mantissa_23_reg_1788           |  64|  32|   31|          0|
    |sign_reg_1783                  |  64|  32|    1|          0|
    |tmp_33_reg_1867                |  64|  32|    1|          0|
    |tmp_34_reg_1873                |  64|  32|    1|          0|
    |tmp_35_reg_1879                |  64|  32|    1|          0|
    |tmp_36_reg_1885                |  64|  32|    1|          0|
    |tmp_37_reg_1891                |  64|  32|    1|          0|
    |tmp_38_reg_1897                |  64|  32|    1|          0|
    |tmp_39_reg_1903                |  64|  32|    1|          0|
    |tmp_40_reg_1909                |  64|  32|    1|          0|
    |tmp_41_reg_1915                |  64|  32|    1|          0|
    |tmp_42_reg_1921                |  64|  32|    1|          0|
    |tmp_43_reg_1927                |  64|  32|    1|          0|
    |tmp_44_reg_1933                |  64|  32|    1|          0|
    |trunc_ln568_reg_1762           |  64|  32|    6|          0|
    |x_mantissa3_read_reg_1737      |  64|  32|   30|          0|
    |x_regime1_read_reg_1742        |  64|  32|    6|          0|
    |y_isZero_val_read_reg_1731     |  64|  32|    1|          0|
    |y_mantissa3_val_read_reg_1721  |  64|  32|   30|          0|
    |y_regime1_val_read_reg_1726    |  64|  32|    6|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |1750| 736|  405|          1|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------+-----+-----+------------+-----------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|         positAdd|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|         positAdd|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|         positAdd|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|         positAdd|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|         positAdd|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|         positAdd|  return value|
|ap_ce            |   in|    1|  ap_ctrl_hs|         positAdd|  return value|
|ap_return_0      |  out|    1|  ap_ctrl_hs|         positAdd|  return value|
|ap_return_1      |  out|    1|  ap_ctrl_hs|         positAdd|  return value|
|ap_return_2      |  out|    6|  ap_ctrl_hs|         positAdd|  return value|
|ap_return_3      |  out|    1|  ap_ctrl_hs|         positAdd|  return value|
|ap_return_4      |  out|   30|  ap_ctrl_hs|         positAdd|  return value|
|x_sign           |   in|    1|     ap_none|           x_sign|        scalar|
|x_isZero         |   in|    1|     ap_none|         x_isZero|        scalar|
|x_regime1        |   in|    6|     ap_none|        x_regime1|        scalar|
|x_exponent2      |   in|    1|     ap_none|      x_exponent2|        scalar|
|x_mantissa3      |   in|   30|     ap_none|      x_mantissa3|        scalar|
|y_sign_val       |   in|    1|     ap_none|       y_sign_val|        scalar|
|y_isZero_val     |   in|    1|     ap_none|     y_isZero_val|        scalar|
|y_regime1_val    |   in|    6|     ap_none|    y_regime1_val|        scalar|
|y_exponent2_val  |   in|    1|     ap_none|  y_exponent2_val|        scalar|
|y_mantissa3_val  |   in|   30|     ap_none|  y_mantissa3_val|        scalar|
+-----------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.84>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%y_mantissa3_val_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %y_mantissa3_val" [posit_lib.cpp:523]   --->   Operation 9 'read' 'y_mantissa3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%y_exponent2_val_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %y_exponent2_val" [posit_lib.cpp:523]   --->   Operation 10 'read' 'y_exponent2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%y_regime1_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %y_regime1_val" [posit_lib.cpp:523]   --->   Operation 11 'read' 'y_regime1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%y_isZero_val_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %y_isZero_val" [posit_lib.cpp:523]   --->   Operation 12 'read' 'y_isZero_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%y_sign_val_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %y_sign_val" [posit_lib.cpp:523]   --->   Operation 13 'read' 'y_sign_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_mantissa3_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %x_mantissa3" [posit_lib.cpp:523]   --->   Operation 14 'read' 'x_mantissa3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_exponent2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %x_exponent2" [posit_lib.cpp:523]   --->   Operation 15 'read' 'x_exponent2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_regime1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %x_regime1" [posit_lib.cpp:523]   --->   Operation 16 'read' 'x_regime1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_isZero_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %x_isZero" [posit_lib.cpp:523]   --->   Operation 17 'read' 'x_isZero_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_sign_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %x_sign" [posit_lib.cpp:523]   --->   Operation 18 'read' 'x_sign_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.88ns)   --->   "%icmp_ln541 = icmp_sgt  i6 %x_regime1_read, i6 %y_regime1_val_read" [posit_lib.cpp:541]   --->   Operation 19 'icmp' 'icmp_ln541' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln546 = sext i6 %x_regime1_read" [posit_lib.cpp:546]   --->   Operation 20 'sext' 'sext_ln546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln546 = zext i1 %x_exponent2_read" [posit_lib.cpp:546]   --->   Operation 21 'zext' 'zext_ln546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.88ns)   --->   "%sf_x = add i7 %sext_ln546, i7 %zext_ln546" [posit_lib.cpp:546]   --->   Operation 22 'add' 'sf_x' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln547 = sext i6 %y_regime1_val_read" [posit_lib.cpp:547]   --->   Operation 23 'sext' 'sext_ln547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln547 = zext i1 %y_exponent2_val_read" [posit_lib.cpp:547]   --->   Operation 24 'zext' 'zext_ln547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.88ns)   --->   "%sf_y = add i7 %sext_ln547, i7 %zext_ln547" [posit_lib.cpp:547]   --->   Operation 25 'add' 'sf_y' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.88ns)   --->   "%icmp_ln541_1 = icmp_eq  i6 %x_regime1_read, i6 %y_regime1_val_read" [posit_lib.cpp:541]   --->   Operation 26 'icmp' 'icmp_ln541_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node or_ln542_1)   --->   "%xor_ln541 = xor i1 %y_exponent2_val_read, i1 1" [posit_lib.cpp:541]   --->   Operation 27 'xor' 'xor_ln541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln542_1)   --->   "%and_ln541 = and i1 %icmp_ln541_1, i1 %x_exponent2_read" [posit_lib.cpp:541]   --->   Operation 28 'and' 'and_ln541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node or_ln542_1)   --->   "%and_ln541_1 = and i1 %and_ln541, i1 %xor_ln541" [posit_lib.cpp:541]   --->   Operation 29 'and' 'and_ln541_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node and_ln542)   --->   "%xor_ln542 = xor i1 %x_exponent2_read, i1 %y_exponent2_val_read" [posit_lib.cpp:542]   --->   Operation 30 'xor' 'xor_ln542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node and_ln542)   --->   "%xor_ln542_1 = xor i1 %xor_ln542, i1 1" [posit_lib.cpp:542]   --->   Operation 31 'xor' 'xor_ln542_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln542 = and i1 %icmp_ln541_1, i1 %xor_ln542_1" [posit_lib.cpp:542]   --->   Operation 32 'and' 'and_ln542' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.17ns)   --->   "%icmp_ln542 = icmp_ult  i30 %x_mantissa3_read, i30 %y_mantissa3_val_read" [posit_lib.cpp:542]   --->   Operation 33 'icmp' 'icmp_ln542' <Predicate = true> <Delay = 1.17> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln542_1)   --->   "%xor_ln542_2 = xor i1 %icmp_ln542, i1 1" [posit_lib.cpp:542]   --->   Operation 34 'xor' 'xor_ln542_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln542_1)   --->   "%and_ln542_1 = and i1 %and_ln542, i1 %xor_ln542_2" [posit_lib.cpp:542]   --->   Operation 35 'and' 'and_ln542_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln542_1)   --->   "%or_ln542 = or i1 %and_ln541_1, i1 %and_ln542_1" [posit_lib.cpp:542]   --->   Operation 36 'or' 'or_ln542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln542_1 = or i1 %or_ln542, i1 %icmp_ln541" [posit_lib.cpp:542]   --->   Operation 37 'or' 'or_ln542_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.46ns)   --->   "%empty = select i1 %or_ln542_1, i30 %x_mantissa3_read, i30 %y_mantissa3_val_read" [posit_lib.cpp:542]   --->   Operation 38 'select' 'empty' <Predicate = true> <Delay = 0.46> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_cast = zext i30 %empty" [posit_lib.cpp:542]   --->   Operation 39 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%empty_74 = select i1 %or_ln542_1, i7 %sf_x, i7 %sf_y" [posit_lib.cpp:542]   --->   Operation 40 'select' 'empty_74' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.26ns)   --->   "%empty_75 = select i1 %or_ln542_1, i1 %x_sign_read, i1 %y_sign_val_read" [posit_lib.cpp:542]   --->   Operation 41 'select' 'empty_75' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node diff)   --->   "%empty_76 = select i1 %or_ln542_1, i7 %sf_y, i7 %sf_x" [posit_lib.cpp:542]   --->   Operation 42 'select' 'empty_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.46ns)   --->   "%mS = select i1 %or_ln542_1, i30 %y_mantissa3_val_read, i30 %x_mantissa3_read" [posit_lib.cpp:542]   --->   Operation 43 'select' 'mS' <Predicate = true> <Delay = 0.46> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.89ns) (out node of the LUT)   --->   "%diff = sub i7 %empty_74, i7 %empty_76" [posit_lib.cpp:557]   --->   Operation 44 'sub' 'diff' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %diff, i32 6" [posit_lib.cpp:558]   --->   Operation 45 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln558 = zext i30 %mS" [posit_lib.cpp:558]   --->   Operation 46 'zext' 'zext_ln558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.89ns)   --->   "%sub_ln558 = sub i7 0, i7 %diff" [posit_lib.cpp:558]   --->   Operation 47 'sub' 'sub_ln558' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln558_1 = zext i7 %sub_ln558" [posit_lib.cpp:558]   --->   Operation 48 'zext' 'zext_ln558_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.39ns)   --->   "%shl_ln558 = shl i32 %zext_ln558, i32 %zext_ln558_1" [posit_lib.cpp:558]   --->   Operation 49 'shl' 'shl_ln558' <Predicate = true> <Delay = 1.39> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln558_2 = zext i7 %diff" [posit_lib.cpp:558]   --->   Operation 50 'zext' 'zext_ln558_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.39ns)   --->   "%lshr_ln558 = lshr i32 %zext_ln558, i32 %zext_ln558_2" [posit_lib.cpp:558]   --->   Operation 51 'lshr' 'lshr_ln558' <Predicate = true> <Delay = 1.39> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln558 = trunc i32 %shl_ln558" [posit_lib.cpp:558]   --->   Operation 52 'trunc' 'trunc_ln558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln558_1 = trunc i32 %lshr_ln558" [posit_lib.cpp:558]   --->   Operation 53 'trunc' 'trunc_ln558_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.49ns)   --->   "%mS_1 = select i1 %tmp, i31 %trunc_ln558, i31 %trunc_ln558_1" [posit_lib.cpp:558]   --->   Operation 54 'select' 'mS_1' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.33ns)   --->   "%xor_ln559 = xor i1 %x_sign_read, i1 %y_sign_val_read" [posit_lib.cpp:559]   --->   Operation 55 'xor' 'xor_ln559' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.19ns)   --->   "%mantissa = sub i31 %p_cast, i31 %mS_1" [posit_lib.cpp:560]   --->   Operation 56 'sub' 'mantissa' <Predicate = true> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.19ns)   --->   "%mantissa_19 = add i31 %mS_1, i31 %p_cast" [posit_lib.cpp:563]   --->   Operation 57 'add' 'mantissa_19' <Predicate = true> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln568 = trunc i7 %empty_74" [posit_lib.cpp:568]   --->   Operation 58 'trunc' 'trunc_ln568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.17ns)   --->   "%icmp_ln601 = icmp_eq  i30 %x_mantissa3_read, i30 %y_mantissa3_val_read" [posit_lib.cpp:601]   --->   Operation 59 'icmp' 'icmp_ln601' <Predicate = true> <Delay = 1.17> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln601_1)   --->   "%and_ln601 = and i1 %icmp_ln601, i1 %xor_ln559" [posit_lib.cpp:601]   --->   Operation 60 'and' 'and_ln601' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln601_1 = and i1 %and_ln601, i1 %and_ln542" [posit_lib.cpp:601]   --->   Operation 61 'and' 'and_ln601_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node exponent)   --->   "%and_ln611 = and i1 %y_isZero_val_read, i1 %x_exponent2_read" [posit_lib.cpp:611]   --->   Operation 62 'and' 'and_ln611' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.26ns)   --->   "%select_ln611_2 = select i1 %y_isZero_val_read, i1 %x_sign_read, i1 %empty_75" [posit_lib.cpp:611]   --->   Operation 63 'select' 'select_ln611_2' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node isZero)   --->   "%and_ln601_2 = and i1 %y_isZero_val_read, i1 %x_isZero_read" [posit_lib.cpp:601]   --->   Operation 64 'and' 'and_ln601_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.33ns) (out node of the LUT)   --->   "%isZero = or i1 %and_ln601_2, i1 %and_ln601_1" [posit_lib.cpp:601]   --->   Operation 65 'or' 'isZero' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln605)   --->   "%or_ln605 = or i1 %and_ln601_1, i1 %y_isZero_val_read" [posit_lib.cpp:605]   --->   Operation 66 'or' 'or_ln605' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln605)   --->   "%xor_ln605 = xor i1 %or_ln605, i1 1" [posit_lib.cpp:605]   --->   Operation 67 'xor' 'xor_ln605' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln605 = and i1 %x_isZero_read, i1 %xor_ln605" [posit_lib.cpp:605]   --->   Operation 68 'and' 'and_ln605' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sel_tmp1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %isZero, i1 %and_ln605" [posit_lib.cpp:601]   --->   Operation 69 'bitconcatenate' 'sel_tmp1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.48ns) (out node of the LUT)   --->   "%exponent = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 0, i2 1, i1 %y_exponent2_val_read, i2 0, i1 %and_ln611, i1 0, i2 %sel_tmp1" [posit_lib.cpp:523]   --->   Operation 70 'sparsemux' 'exponent' <Predicate = true> <Delay = 0.48> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.48ns)   --->   "%sign = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 %empty_75, i2 1, i1 %y_sign_val_read, i2 0, i1 %select_ln611_2, i1 0, i2 %sel_tmp1" [posit_lib.cpp:542]   --->   Operation 71 'sparsemux' 'sign' <Predicate = true> <Delay = 0.48> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.14>
ST_2 : Operation 72 [1/1] (0.49ns)   --->   "%mantissa_23 = select i1 %xor_ln559, i31 %mantissa, i31 %mantissa_19" [posit_lib.cpp:559]   --->   Operation 72 'select' 'mantissa_23' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%flag = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 30" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 73 'bitselect' 'flag' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.33ns)   --->   "%count = xor i1 %flag, i1 1" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 74 'xor' 'count' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i1 %count" [posit_lib.cpp:97->posit_lib.cpp:566]   --->   Operation 75 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 29" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 76 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node count_2)   --->   "%count_1 = select i1 %flag, i2 %zext_ln97, i2 2" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 77 'select' 'count_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.26ns) (out node of the LUT)   --->   "%count_2 = select i1 %tmp_16, i2 %zext_ln97, i2 %count_1" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 78 'select' 'count_2' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.33ns)   --->   "%flag_1 = or i1 %flag, i1 %tmp_16" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 79 'or' 'flag_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 28" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 80 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.62ns)   --->   "%add_ln101 = add i2 %count_2, i2 1" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 81 'add' 'add_ln101' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node count_4)   --->   "%count_3 = select i1 %flag_1, i2 %count_2, i2 %add_ln101" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 82 'select' 'count_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.26ns) (out node of the LUT)   --->   "%count_4 = select i1 %tmp_17, i2 %count_2, i2 %count_3" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 83 'select' 'count_4' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i2 %count_4" [posit_lib.cpp:98->posit_lib.cpp:566]   --->   Operation 84 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.33ns)   --->   "%flag_2 = or i1 %tmp_17, i1 %flag_1" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 85 'or' 'flag_2' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 27" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 86 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.62ns)   --->   "%add_ln101_1 = add i3 %zext_ln98, i3 1" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 87 'add' 'add_ln101_1' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node count_6)   --->   "%count_5 = select i1 %flag_2, i3 %zext_ln98, i3 %add_ln101_1" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 88 'select' 'count_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.27ns) (out node of the LUT)   --->   "%count_6 = select i1 %tmp_18, i3 %zext_ln98, i3 %count_5" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 89 'select' 'count_6' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.33ns)   --->   "%flag_3 = or i1 %tmp_18, i1 %flag_2" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 90 'or' 'flag_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 26" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 91 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.74ns)   --->   "%add_ln101_2 = add i3 %count_6, i3 1" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 92 'add' 'add_ln101_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node count_8)   --->   "%count_7 = select i1 %flag_3, i3 %count_6, i3 %add_ln101_2" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 93 'select' 'count_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.27ns) (out node of the LUT)   --->   "%count_8 = select i1 %tmp_19, i3 %count_6, i3 %count_7" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 94 'select' 'count_8' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.33ns)   --->   "%flag_4 = or i1 %tmp_19, i1 %flag_3" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 95 'or' 'flag_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 25" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 96 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.74ns)   --->   "%add_ln101_3 = add i3 %count_8, i3 1" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 97 'add' 'add_ln101_3' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node count_10)   --->   "%count_9 = select i1 %flag_4, i3 %count_8, i3 %add_ln101_3" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 98 'select' 'count_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.27ns) (out node of the LUT)   --->   "%count_10 = select i1 %tmp_20, i3 %count_8, i3 %count_9" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 99 'select' 'count_10' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.33ns)   --->   "%flag_5 = or i1 %tmp_20, i1 %flag_4" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 100 'or' 'flag_5' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 24" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 101 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.74ns)   --->   "%add_ln101_4 = add i3 %count_10, i3 1" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 102 'add' 'add_ln101_4' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node count_12)   --->   "%count_11 = select i1 %flag_5, i3 %count_10, i3 %add_ln101_4" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 103 'select' 'count_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.27ns) (out node of the LUT)   --->   "%count_12 = select i1 %tmp_21, i3 %count_10, i3 %count_11" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 104 'select' 'count_12' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln98_1 = zext i3 %count_12" [posit_lib.cpp:98->posit_lib.cpp:566]   --->   Operation 105 'zext' 'zext_ln98_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.33ns)   --->   "%flag_6 = or i1 %tmp_21, i1 %flag_5" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 106 'or' 'flag_6' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 23" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 107 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.74ns)   --->   "%add_ln101_5 = add i4 %zext_ln98_1, i4 1" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 108 'add' 'add_ln101_5' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node count_14)   --->   "%count_13 = select i1 %flag_6, i4 %zext_ln98_1, i4 %add_ln101_5" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 109 'select' 'count_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.45ns) (out node of the LUT)   --->   "%count_14 = select i1 %tmp_22, i4 %zext_ln98_1, i4 %count_13" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 110 'select' 'count_14' <Predicate = true> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.33ns)   --->   "%flag_7 = or i1 %tmp_22, i1 %flag_6" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 111 'or' 'flag_7' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 22" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 112 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 21" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 113 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 20" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 114 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 19" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 115 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 18" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 116 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 17" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 117 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 16" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 118 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 15" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 119 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 14" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 120 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 13" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 121 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 12" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 122 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 11" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 123 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 10" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 124 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 9" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 125 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 8" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 126 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 7" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 127 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 6" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 128 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 5" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 129 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 4" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 130 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 3" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 131 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 2" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 132 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mantissa_23, i32 1" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 133 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.59>
ST_3 : Operation 134 [1/1] (0.86ns)   --->   "%add_ln101_6 = add i4 %count_14, i4 1" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 134 'add' 'add_ln101_6' <Predicate = (!flag_7 & !tmp_23)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node count_16)   --->   "%count_15 = select i1 %flag_7, i4 %count_14, i4 %add_ln101_6" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 135 'select' 'count_15' <Predicate = (!tmp_23)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.45ns) (out node of the LUT)   --->   "%count_16 = select i1 %tmp_23, i4 %count_14, i4 %count_15" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 136 'select' 'count_16' <Predicate = true> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.33ns)   --->   "%flag_8 = or i1 %tmp_23, i1 %flag_7" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 137 'or' 'flag_8' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.86ns)   --->   "%add_ln101_7 = add i4 %count_16, i4 1" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 138 'add' 'add_ln101_7' <Predicate = (!tmp_24)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node count_18)   --->   "%count_17 = select i1 %flag_8, i4 %count_16, i4 %add_ln101_7" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 139 'select' 'count_17' <Predicate = (!tmp_24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.45ns) (out node of the LUT)   --->   "%count_18 = select i1 %tmp_24, i4 %count_16, i4 %count_17" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 140 'select' 'count_18' <Predicate = true> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.33ns)   --->   "%flag_9 = or i1 %tmp_24, i1 %flag_8" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 141 'or' 'flag_9' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.86ns)   --->   "%add_ln101_8 = add i4 %count_18, i4 1" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 142 'add' 'add_ln101_8' <Predicate = (!tmp_25)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node count_20)   --->   "%count_19 = select i1 %flag_9, i4 %count_18, i4 %add_ln101_8" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 143 'select' 'count_19' <Predicate = (!tmp_25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.45ns) (out node of the LUT)   --->   "%count_20 = select i1 %tmp_25, i4 %count_18, i4 %count_19" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 144 'select' 'count_20' <Predicate = true> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.33ns)   --->   "%flag_10 = or i1 %tmp_25, i1 %flag_9" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 145 'or' 'flag_10' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.86ns)   --->   "%add_ln101_9 = add i4 %count_20, i4 1" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 146 'add' 'add_ln101_9' <Predicate = (!tmp_26)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node count_22)   --->   "%count_21 = select i1 %flag_10, i4 %count_20, i4 %add_ln101_9" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 147 'select' 'count_21' <Predicate = (!tmp_26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.45ns) (out node of the LUT)   --->   "%count_22 = select i1 %tmp_26, i4 %count_20, i4 %count_21" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 148 'select' 'count_22' <Predicate = true> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.33ns)   --->   "%flag_11 = or i1 %tmp_26, i1 %flag_10" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 149 'or' 'flag_11' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.86ns)   --->   "%add_ln101_10 = add i4 %count_22, i4 1" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 150 'add' 'add_ln101_10' <Predicate = (!tmp_27)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node count_24)   --->   "%count_23 = select i1 %flag_11, i4 %count_22, i4 %add_ln101_10" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 151 'select' 'count_23' <Predicate = (!tmp_27)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.45ns) (out node of the LUT)   --->   "%count_24 = select i1 %tmp_27, i4 %count_22, i4 %count_23" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 152 'select' 'count_24' <Predicate = true> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.33ns)   --->   "%flag_12 = or i1 %tmp_27, i1 %flag_11" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 153 'or' 'flag_12' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.69>
ST_4 : Operation 154 [1/1] (0.86ns)   --->   "%add_ln101_11 = add i4 %count_24, i4 1" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 154 'add' 'add_ln101_11' <Predicate = (!flag_12 & !tmp_28)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node count_26)   --->   "%count_25 = select i1 %flag_12, i4 %count_24, i4 %add_ln101_11" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 155 'select' 'count_25' <Predicate = (!tmp_28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.45ns) (out node of the LUT)   --->   "%count_26 = select i1 %tmp_28, i4 %count_24, i4 %count_25" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 156 'select' 'count_26' <Predicate = true> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.33ns)   --->   "%flag_13 = or i1 %tmp_28, i1 %flag_12" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 157 'or' 'flag_13' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.86ns)   --->   "%add_ln101_12 = add i4 %count_26, i4 1" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 158 'add' 'add_ln101_12' <Predicate = (!tmp_29)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node count_28)   --->   "%count_27 = select i1 %flag_13, i4 %count_26, i4 %add_ln101_12" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 159 'select' 'count_27' <Predicate = (!tmp_29)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.45ns) (out node of the LUT)   --->   "%count_28 = select i1 %tmp_29, i4 %count_26, i4 %count_27" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 160 'select' 'count_28' <Predicate = true> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln98_2 = zext i4 %count_28" [posit_lib.cpp:98->posit_lib.cpp:566]   --->   Operation 161 'zext' 'zext_ln98_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.33ns)   --->   "%flag_14 = or i1 %tmp_29, i1 %flag_13" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 162 'or' 'flag_14' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (0.86ns)   --->   "%add_ln101_13 = add i5 %zext_ln98_2, i5 1" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 163 'add' 'add_ln101_13' <Predicate = (!tmp_30)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node count_30)   --->   "%count_29 = select i1 %flag_14, i5 %zext_ln98_2, i5 %add_ln101_13" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 164 'select' 'count_29' <Predicate = (!tmp_30)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.48ns) (out node of the LUT)   --->   "%count_30 = select i1 %tmp_30, i5 %zext_ln98_2, i5 %count_29" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 165 'select' 'count_30' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (0.33ns)   --->   "%flag_15 = or i1 %tmp_30, i1 %flag_14" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 166 'or' 'flag_15' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (0.87ns)   --->   "%add_ln101_14 = add i5 %count_30, i5 1" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 167 'add' 'add_ln101_14' <Predicate = (!tmp_31)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node count_32)   --->   "%count_31 = select i1 %flag_15, i5 %count_30, i5 %add_ln101_14" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 168 'select' 'count_31' <Predicate = (!tmp_31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (0.48ns) (out node of the LUT)   --->   "%count_32 = select i1 %tmp_31, i5 %count_30, i5 %count_31" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 169 'select' 'count_32' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (0.33ns)   --->   "%flag_16 = or i1 %tmp_31, i1 %flag_15" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 170 'or' 'flag_16' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 171 [1/1] (0.87ns)   --->   "%add_ln101_15 = add i5 %count_32, i5 1" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 171 'add' 'add_ln101_15' <Predicate = (!tmp_32)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node count_34)   --->   "%count_33 = select i1 %flag_16, i5 %count_32, i5 %add_ln101_15" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 172 'select' 'count_33' <Predicate = (!tmp_32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 173 [1/1] (0.48ns) (out node of the LUT)   --->   "%count_34 = select i1 %tmp_32, i5 %count_32, i5 %count_33" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 173 'select' 'count_34' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 174 [1/1] (0.33ns)   --->   "%flag_17 = or i1 %tmp_32, i1 %flag_16" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 174 'or' 'flag_17' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.78>
ST_5 : Operation 175 [1/1] (0.87ns)   --->   "%add_ln101_16 = add i5 %count_34, i5 1" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 175 'add' 'add_ln101_16' <Predicate = (!flag_17 & !tmp_33)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node count_36)   --->   "%count_35 = select i1 %flag_17, i5 %count_34, i5 %add_ln101_16" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 176 'select' 'count_35' <Predicate = (!tmp_33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (0.48ns) (out node of the LUT)   --->   "%count_36 = select i1 %tmp_33, i5 %count_34, i5 %count_35" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 177 'select' 'count_36' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.33ns)   --->   "%flag_18 = or i1 %tmp_33, i1 %flag_17" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 178 'or' 'flag_18' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.87ns)   --->   "%add_ln101_17 = add i5 %count_36, i5 1" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 179 'add' 'add_ln101_17' <Predicate = (!tmp_34)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node count_38)   --->   "%count_37 = select i1 %flag_18, i5 %count_36, i5 %add_ln101_17" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 180 'select' 'count_37' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (0.48ns) (out node of the LUT)   --->   "%count_38 = select i1 %tmp_34, i5 %count_36, i5 %count_37" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 181 'select' 'count_38' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.33ns)   --->   "%flag_19 = or i1 %tmp_34, i1 %flag_18" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 182 'or' 'flag_19' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.87ns)   --->   "%add_ln101_18 = add i5 %count_38, i5 1" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 183 'add' 'add_ln101_18' <Predicate = (!tmp_35)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node count_40)   --->   "%count_39 = select i1 %flag_19, i5 %count_38, i5 %add_ln101_18" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 184 'select' 'count_39' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.48ns) (out node of the LUT)   --->   "%count_40 = select i1 %tmp_35, i5 %count_38, i5 %count_39" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 185 'select' 'count_40' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.33ns)   --->   "%flag_20 = or i1 %tmp_35, i1 %flag_19" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 186 'or' 'flag_20' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (0.87ns)   --->   "%add_ln101_19 = add i5 %count_40, i5 1" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 187 'add' 'add_ln101_19' <Predicate = (!tmp_36)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node count_42)   --->   "%count_41 = select i1 %flag_20, i5 %count_40, i5 %add_ln101_19" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 188 'select' 'count_41' <Predicate = (!tmp_36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (0.48ns) (out node of the LUT)   --->   "%count_42 = select i1 %tmp_36, i5 %count_40, i5 %count_41" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 189 'select' 'count_42' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 190 [1/1] (0.33ns)   --->   "%flag_21 = or i1 %tmp_36, i1 %flag_20" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 190 'or' 'flag_21' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [1/1] (0.87ns)   --->   "%add_ln101_20 = add i5 %count_42, i5 1" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 191 'add' 'add_ln101_20' <Predicate = (!tmp_37)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node count_44)   --->   "%count_43 = select i1 %flag_21, i5 %count_42, i5 %add_ln101_20" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 192 'select' 'count_43' <Predicate = (!tmp_37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 193 [1/1] (0.48ns) (out node of the LUT)   --->   "%count_44 = select i1 %tmp_37, i5 %count_42, i5 %count_43" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 193 'select' 'count_44' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 194 [1/1] (0.33ns)   --->   "%flag_22 = or i1 %tmp_37, i1 %flag_21" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 194 'or' 'flag_22' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.78>
ST_6 : Operation 195 [1/1] (0.87ns)   --->   "%add_ln101_21 = add i5 %count_44, i5 1" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 195 'add' 'add_ln101_21' <Predicate = (!flag_22 & !tmp_38)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node count_46)   --->   "%count_45 = select i1 %flag_22, i5 %count_44, i5 %add_ln101_21" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 196 'select' 'count_45' <Predicate = (!tmp_38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 197 [1/1] (0.48ns) (out node of the LUT)   --->   "%count_46 = select i1 %tmp_38, i5 %count_44, i5 %count_45" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 197 'select' 'count_46' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 198 [1/1] (0.33ns)   --->   "%flag_23 = or i1 %tmp_38, i1 %flag_22" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 198 'or' 'flag_23' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 199 [1/1] (0.87ns)   --->   "%add_ln101_22 = add i5 %count_46, i5 1" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 199 'add' 'add_ln101_22' <Predicate = (!tmp_39)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node count_48)   --->   "%count_47 = select i1 %flag_23, i5 %count_46, i5 %add_ln101_22" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 200 'select' 'count_47' <Predicate = (!tmp_39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 201 [1/1] (0.48ns) (out node of the LUT)   --->   "%count_48 = select i1 %tmp_39, i5 %count_46, i5 %count_47" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 201 'select' 'count_48' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 202 [1/1] (0.33ns)   --->   "%flag_24 = or i1 %tmp_39, i1 %flag_23" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 202 'or' 'flag_24' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 203 [1/1] (0.87ns)   --->   "%add_ln101_23 = add i5 %count_48, i5 1" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 203 'add' 'add_ln101_23' <Predicate = (!tmp_40)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node count_50)   --->   "%count_49 = select i1 %flag_24, i5 %count_48, i5 %add_ln101_23" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 204 'select' 'count_49' <Predicate = (!tmp_40)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 205 [1/1] (0.48ns) (out node of the LUT)   --->   "%count_50 = select i1 %tmp_40, i5 %count_48, i5 %count_49" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 205 'select' 'count_50' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 206 [1/1] (0.33ns)   --->   "%flag_25 = or i1 %tmp_40, i1 %flag_24" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 206 'or' 'flag_25' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 207 [1/1] (0.87ns)   --->   "%add_ln101_24 = add i5 %count_50, i5 1" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 207 'add' 'add_ln101_24' <Predicate = (!tmp_41)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node count_52)   --->   "%count_51 = select i1 %flag_25, i5 %count_50, i5 %add_ln101_24" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 208 'select' 'count_51' <Predicate = (!tmp_41)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (0.48ns) (out node of the LUT)   --->   "%count_52 = select i1 %tmp_41, i5 %count_50, i5 %count_51" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 209 'select' 'count_52' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (0.33ns)   --->   "%flag_26 = or i1 %tmp_41, i1 %flag_25" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 210 'or' 'flag_26' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 211 [1/1] (0.87ns)   --->   "%add_ln101_25 = add i5 %count_52, i5 1" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 211 'add' 'add_ln101_25' <Predicate = (!tmp_42)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node count_54)   --->   "%count_53 = select i1 %flag_26, i5 %count_52, i5 %add_ln101_25" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 212 'select' 'count_53' <Predicate = (!tmp_42)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 213 [1/1] (0.48ns) (out node of the LUT)   --->   "%count_54 = select i1 %tmp_42, i5 %count_52, i5 %count_53" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 213 'select' 'count_54' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 214 [1/1] (0.33ns)   --->   "%flag_27 = or i1 %tmp_42, i1 %flag_26" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 214 'or' 'flag_27' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.84>
ST_7 : Operation 215 [1/1] (0.87ns)   --->   "%add_ln101_26 = add i5 %count_54, i5 1" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 215 'add' 'add_ln101_26' <Predicate = (!flag_27 & !tmp_43)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node count_56)   --->   "%count_55 = select i1 %flag_27, i5 %count_54, i5 %add_ln101_26" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 216 'select' 'count_55' <Predicate = (!tmp_43)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 217 [1/1] (0.48ns) (out node of the LUT)   --->   "%count_56 = select i1 %tmp_43, i5 %count_54, i5 %count_55" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 217 'select' 'count_56' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 218 [1/1] (0.33ns)   --->   "%flag_28 = or i1 %tmp_43, i1 %flag_27" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 218 'or' 'flag_28' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 219 [1/1] (0.87ns)   --->   "%add_ln101_27 = add i5 %count_56, i5 1" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 219 'add' 'add_ln101_27' <Predicate = (!tmp_44)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node count_58)   --->   "%count_57 = select i1 %flag_28, i5 %count_56, i5 %add_ln101_27" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 220 'select' 'count_57' <Predicate = (!tmp_44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 221 [1/1] (0.48ns) (out node of the LUT)   --->   "%count_58 = select i1 %tmp_44, i5 %count_56, i5 %count_57" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 221 'select' 'count_58' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node count_60)   --->   "%flag_29 = or i1 %tmp_44, i1 %flag_28" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 222 'or' 'flag_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node count_60)   --->   "%trunc_ln100 = trunc i31 %mantissa_23" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 223 'trunc' 'trunc_ln100' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (0.87ns)   --->   "%add_ln101_28 = add i5 %count_58, i5 1" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 224 'add' 'add_ln101_28' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node count_60)   --->   "%count_59 = select i1 %flag_29, i5 %count_58, i5 %add_ln101_28" [posit_lib.cpp:101->posit_lib.cpp:566]   --->   Operation 225 'select' 'count_59' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 226 [1/1] (0.48ns) (out node of the LUT)   --->   "%count_60 = select i1 %trunc_ln100, i5 %count_58, i5 %count_59" [posit_lib.cpp:100->posit_lib.cpp:566]   --->   Operation 226 'select' 'count_60' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln98_3 = zext i5 %count_60" [posit_lib.cpp:98->posit_lib.cpp:566]   --->   Operation 227 'zext' 'zext_ln98_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 228 [1/1] (0.87ns)   --->   "%SA = add i6 %zext_ln98_3, i6 63" [posit_lib.cpp:568]   --->   Operation 228 'add' 'SA' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln529 = sext i6 %SA" [posit_lib.cpp:529]   --->   Operation 229 'sext' 'sext_ln529' <Predicate = (!y_isZero_val_read)> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (0.87ns)   --->   "%icmp_ln567 = icmp_ne  i5 %count_60, i5 0" [posit_lib.cpp:567]   --->   Operation 230 'icmp' 'icmp_ln567' <Predicate = (!y_isZero_val_read)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln567 = zext i31 %mantissa_23" [posit_lib.cpp:567]   --->   Operation 231 'zext' 'zext_ln567' <Predicate = (!y_isZero_val_read)> <Delay = 0.00>
ST_7 : Operation 232 [1/1] (1.42ns)   --->   "%shl_ln567 = shl i32 %zext_ln567, i32 %sext_ln529" [posit_lib.cpp:567]   --->   Operation 232 'shl' 'shl_ln567' <Predicate = (!y_isZero_val_read)> <Delay = 1.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 233 [1/1] (0.87ns)   --->   "%sub_ln567 = sub i6 1, i6 %zext_ln98_3" [posit_lib.cpp:567]   --->   Operation 233 'sub' 'sub_ln567' <Predicate = (!y_isZero_val_read)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln567 = sext i6 %sub_ln567" [posit_lib.cpp:567]   --->   Operation 234 'sext' 'sext_ln567' <Predicate = (!y_isZero_val_read)> <Delay = 0.00>
ST_7 : Operation 235 [1/1] (1.42ns)   --->   "%lshr_ln567 = lshr i32 %zext_ln567, i32 %sext_ln567" [posit_lib.cpp:567]   --->   Operation 235 'lshr' 'lshr_ln567' <Predicate = (!y_isZero_val_read)> <Delay = 1.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node select_ln611)   --->   "%trunc_ln594 = trunc i32 %shl_ln567" [posit_lib.cpp:594]   --->   Operation 236 'trunc' 'trunc_ln594' <Predicate = (!y_isZero_val_read)> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node select_ln611)   --->   "%trunc_ln594_1 = trunc i32 %lshr_ln567" [posit_lib.cpp:594]   --->   Operation 237 'trunc' 'trunc_ln594_1' <Predicate = (!y_isZero_val_read)> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node select_ln611)   --->   "%mantissa_21 = select i1 %icmp_ln567, i30 %trunc_ln594, i30 %trunc_ln594_1" [posit_lib.cpp:594]   --->   Operation 238 'select' 'mantissa_21' <Predicate = (!y_isZero_val_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 239 [1/1] (0.88ns)   --->   "%regime = sub i6 %trunc_ln568, i6 %SA" [posit_lib.cpp:586]   --->   Operation 239 'sub' 'regime' <Predicate = (!y_isZero_val_read)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 240 [1/1] (0.46ns) (out node of the LUT)   --->   "%select_ln611 = select i1 %y_isZero_val_read, i30 %x_mantissa3_read, i30 %mantissa_21" [posit_lib.cpp:611]   --->   Operation 240 'select' 'select_ln611' <Predicate = true> <Delay = 0.46> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node regime_13)   --->   "%select_ln611_1 = select i1 %y_isZero_val_read, i6 %x_regime1_read, i6 %regime" [posit_lib.cpp:611]   --->   Operation 241 'select' 'select_ln611_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 242 [1/1] (0.00ns)   --->   "%sel_tmp = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %isZero, i1 %and_ln605, i1 0" [posit_lib.cpp:601]   --->   Operation 242 'bitconcatenate' 'sel_tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 243 [1/1] (0.54ns) (out node of the LUT)   --->   "%regime_13 = sparsemux i6 @_ssdm_op_SparseMux.ap_auto.3i6.i6.i3, i3 4, i6 0, i3 2, i6 %y_regime1_val_read, i3 0, i6 %select_ln611_1, i6 0, i3 %sel_tmp" [posit_lib.cpp:523]   --->   Operation 243 'sparsemux' 'regime_13' <Predicate = true> <Delay = 0.54> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.54>
ST_8 : Operation 244 [1/1] (0.54ns) (out node of the LUT)   --->   "%mantissa_24 = sparsemux i30 @_ssdm_op_SparseMux.ap_auto.3i30.i30.i3, i3 4, i30 0, i3 2, i30 %y_mantissa3_val_read, i3 0, i30 %select_ln611, i30 0, i3 %sel_tmp" [posit_lib.cpp:619]   --->   Operation 244 'sparsemux' 'mantissa_24' <Predicate = true> <Delay = 0.54> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 245 [1/1] (0.00ns)   --->   "%newret = insertvalue i39 <undef>, i1 %sign" [posit_lib.cpp:542]   --->   Operation 245 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 246 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i39 %newret, i1 %isZero" [posit_lib.cpp:542]   --->   Operation 246 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 247 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i39 %newret2, i6 %regime_13" [posit_lib.cpp:542]   --->   Operation 247 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i39 %newret4, i1 %exponent" [posit_lib.cpp:542]   --->   Operation 248 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i39 %newret6, i30 %mantissa_24" [posit_lib.cpp:542]   --->   Operation 249 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 250 [1/1] (0.00ns)   --->   "%ret_ln542 = ret i39 %newret8" [posit_lib.cpp:542]   --->   Operation 250 'ret' 'ret_ln542' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_sign]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_isZero]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_regime1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_exponent2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_mantissa3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_sign_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_isZero_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_regime1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_exponent2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_mantissa3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_mantissa3_val_read (read          ) [ 011111111]
y_exponent2_val_read (read          ) [ 000000000]
y_regime1_val_read   (read          ) [ 011111110]
y_isZero_val_read    (read          ) [ 011111110]
y_sign_val_read      (read          ) [ 000000000]
x_mantissa3_read     (read          ) [ 011111110]
x_exponent2_read     (read          ) [ 000000000]
x_regime1_read       (read          ) [ 011111110]
x_isZero_read        (read          ) [ 000000000]
x_sign_read          (read          ) [ 000000000]
icmp_ln541           (icmp          ) [ 000000000]
sext_ln546           (sext          ) [ 000000000]
zext_ln546           (zext          ) [ 000000000]
sf_x                 (add           ) [ 000000000]
sext_ln547           (sext          ) [ 000000000]
zext_ln547           (zext          ) [ 000000000]
sf_y                 (add           ) [ 000000000]
icmp_ln541_1         (icmp          ) [ 000000000]
xor_ln541            (xor           ) [ 000000000]
and_ln541            (and           ) [ 000000000]
and_ln541_1          (and           ) [ 000000000]
xor_ln542            (xor           ) [ 000000000]
xor_ln542_1          (xor           ) [ 000000000]
and_ln542            (and           ) [ 000000000]
icmp_ln542           (icmp          ) [ 000000000]
xor_ln542_2          (xor           ) [ 000000000]
and_ln542_1          (and           ) [ 000000000]
or_ln542             (or            ) [ 000000000]
or_ln542_1           (or            ) [ 000000000]
empty                (select        ) [ 000000000]
p_cast               (zext          ) [ 000000000]
empty_74             (select        ) [ 000000000]
empty_75             (select        ) [ 000000000]
empty_76             (select        ) [ 000000000]
mS                   (select        ) [ 000000000]
diff                 (sub           ) [ 000000000]
tmp                  (bitselect     ) [ 000000000]
zext_ln558           (zext          ) [ 000000000]
sub_ln558            (sub           ) [ 000000000]
zext_ln558_1         (zext          ) [ 000000000]
shl_ln558            (shl           ) [ 000000000]
zext_ln558_2         (zext          ) [ 000000000]
lshr_ln558           (lshr          ) [ 000000000]
trunc_ln558          (trunc         ) [ 000000000]
trunc_ln558_1        (trunc         ) [ 000000000]
mS_1                 (select        ) [ 000000000]
xor_ln559            (xor           ) [ 011000000]
mantissa             (sub           ) [ 011000000]
mantissa_19          (add           ) [ 011000000]
trunc_ln568          (trunc         ) [ 011111110]
icmp_ln601           (icmp          ) [ 000000000]
and_ln601            (and           ) [ 000000000]
and_ln601_1          (and           ) [ 000000000]
and_ln611            (and           ) [ 000000000]
select_ln611_2       (select        ) [ 000000000]
and_ln601_2          (and           ) [ 000000000]
isZero               (or            ) [ 011111111]
or_ln605             (or            ) [ 000000000]
xor_ln605            (xor           ) [ 000000000]
and_ln605            (and           ) [ 011111110]
sel_tmp1             (bitconcatenate) [ 000000000]
exponent             (sparsemux     ) [ 011111111]
sign                 (sparsemux     ) [ 011111111]
mantissa_23          (select        ) [ 010111110]
flag                 (bitselect     ) [ 000000000]
count                (xor           ) [ 000000000]
zext_ln97            (zext          ) [ 000000000]
tmp_16               (bitselect     ) [ 000000000]
count_1              (select        ) [ 000000000]
count_2              (select        ) [ 000000000]
flag_1               (or            ) [ 000000000]
tmp_17               (bitselect     ) [ 000000000]
add_ln101            (add           ) [ 000000000]
count_3              (select        ) [ 000000000]
count_4              (select        ) [ 000000000]
zext_ln98            (zext          ) [ 000000000]
flag_2               (or            ) [ 000000000]
tmp_18               (bitselect     ) [ 000000000]
add_ln101_1          (add           ) [ 000000000]
count_5              (select        ) [ 000000000]
count_6              (select        ) [ 000000000]
flag_3               (or            ) [ 000000000]
tmp_19               (bitselect     ) [ 000000000]
add_ln101_2          (add           ) [ 000000000]
count_7              (select        ) [ 000000000]
count_8              (select        ) [ 000000000]
flag_4               (or            ) [ 000000000]
tmp_20               (bitselect     ) [ 000000000]
add_ln101_3          (add           ) [ 000000000]
count_9              (select        ) [ 000000000]
count_10             (select        ) [ 000000000]
flag_5               (or            ) [ 000000000]
tmp_21               (bitselect     ) [ 000000000]
add_ln101_4          (add           ) [ 000000000]
count_11             (select        ) [ 000000000]
count_12             (select        ) [ 000000000]
zext_ln98_1          (zext          ) [ 000000000]
flag_6               (or            ) [ 000000000]
tmp_22               (bitselect     ) [ 000000000]
add_ln101_5          (add           ) [ 000000000]
count_13             (select        ) [ 000000000]
count_14             (select        ) [ 010100000]
flag_7               (or            ) [ 010100000]
tmp_23               (bitselect     ) [ 010100000]
tmp_24               (bitselect     ) [ 010100000]
tmp_25               (bitselect     ) [ 010100000]
tmp_26               (bitselect     ) [ 010100000]
tmp_27               (bitselect     ) [ 010100000]
tmp_28               (bitselect     ) [ 010110000]
tmp_29               (bitselect     ) [ 010110000]
tmp_30               (bitselect     ) [ 010110000]
tmp_31               (bitselect     ) [ 010110000]
tmp_32               (bitselect     ) [ 010110000]
tmp_33               (bitselect     ) [ 010111000]
tmp_34               (bitselect     ) [ 010111000]
tmp_35               (bitselect     ) [ 010111000]
tmp_36               (bitselect     ) [ 010111000]
tmp_37               (bitselect     ) [ 010111000]
tmp_38               (bitselect     ) [ 010111100]
tmp_39               (bitselect     ) [ 010111100]
tmp_40               (bitselect     ) [ 010111100]
tmp_41               (bitselect     ) [ 010111100]
tmp_42               (bitselect     ) [ 010111100]
tmp_43               (bitselect     ) [ 010111110]
tmp_44               (bitselect     ) [ 010111110]
add_ln101_6          (add           ) [ 000000000]
count_15             (select        ) [ 000000000]
count_16             (select        ) [ 000000000]
flag_8               (or            ) [ 000000000]
add_ln101_7          (add           ) [ 000000000]
count_17             (select        ) [ 000000000]
count_18             (select        ) [ 000000000]
flag_9               (or            ) [ 000000000]
add_ln101_8          (add           ) [ 000000000]
count_19             (select        ) [ 000000000]
count_20             (select        ) [ 000000000]
flag_10              (or            ) [ 000000000]
add_ln101_9          (add           ) [ 000000000]
count_21             (select        ) [ 000000000]
count_22             (select        ) [ 000000000]
flag_11              (or            ) [ 000000000]
add_ln101_10         (add           ) [ 000000000]
count_23             (select        ) [ 000000000]
count_24             (select        ) [ 010010000]
flag_12              (or            ) [ 010010000]
add_ln101_11         (add           ) [ 000000000]
count_25             (select        ) [ 000000000]
count_26             (select        ) [ 000000000]
flag_13              (or            ) [ 000000000]
add_ln101_12         (add           ) [ 000000000]
count_27             (select        ) [ 000000000]
count_28             (select        ) [ 000000000]
zext_ln98_2          (zext          ) [ 000000000]
flag_14              (or            ) [ 000000000]
add_ln101_13         (add           ) [ 000000000]
count_29             (select        ) [ 000000000]
count_30             (select        ) [ 000000000]
flag_15              (or            ) [ 000000000]
add_ln101_14         (add           ) [ 000000000]
count_31             (select        ) [ 000000000]
count_32             (select        ) [ 000000000]
flag_16              (or            ) [ 000000000]
add_ln101_15         (add           ) [ 000000000]
count_33             (select        ) [ 000000000]
count_34             (select        ) [ 010001000]
flag_17              (or            ) [ 010001000]
add_ln101_16         (add           ) [ 000000000]
count_35             (select        ) [ 000000000]
count_36             (select        ) [ 000000000]
flag_18              (or            ) [ 000000000]
add_ln101_17         (add           ) [ 000000000]
count_37             (select        ) [ 000000000]
count_38             (select        ) [ 000000000]
flag_19              (or            ) [ 000000000]
add_ln101_18         (add           ) [ 000000000]
count_39             (select        ) [ 000000000]
count_40             (select        ) [ 000000000]
flag_20              (or            ) [ 000000000]
add_ln101_19         (add           ) [ 000000000]
count_41             (select        ) [ 000000000]
count_42             (select        ) [ 000000000]
flag_21              (or            ) [ 000000000]
add_ln101_20         (add           ) [ 000000000]
count_43             (select        ) [ 000000000]
count_44             (select        ) [ 010000100]
flag_22              (or            ) [ 010000100]
add_ln101_21         (add           ) [ 000000000]
count_45             (select        ) [ 000000000]
count_46             (select        ) [ 000000000]
flag_23              (or            ) [ 000000000]
add_ln101_22         (add           ) [ 000000000]
count_47             (select        ) [ 000000000]
count_48             (select        ) [ 000000000]
flag_24              (or            ) [ 000000000]
add_ln101_23         (add           ) [ 000000000]
count_49             (select        ) [ 000000000]
count_50             (select        ) [ 000000000]
flag_25              (or            ) [ 000000000]
add_ln101_24         (add           ) [ 000000000]
count_51             (select        ) [ 000000000]
count_52             (select        ) [ 000000000]
flag_26              (or            ) [ 000000000]
add_ln101_25         (add           ) [ 000000000]
count_53             (select        ) [ 000000000]
count_54             (select        ) [ 010000010]
flag_27              (or            ) [ 010000010]
add_ln101_26         (add           ) [ 000000000]
count_55             (select        ) [ 000000000]
count_56             (select        ) [ 000000000]
flag_28              (or            ) [ 000000000]
add_ln101_27         (add           ) [ 000000000]
count_57             (select        ) [ 000000000]
count_58             (select        ) [ 000000000]
flag_29              (or            ) [ 000000000]
trunc_ln100          (trunc         ) [ 000000000]
add_ln101_28         (add           ) [ 000000000]
count_59             (select        ) [ 000000000]
count_60             (select        ) [ 000000000]
zext_ln98_3          (zext          ) [ 000000000]
SA                   (add           ) [ 000000000]
sext_ln529           (sext          ) [ 000000000]
icmp_ln567           (icmp          ) [ 000000000]
zext_ln567           (zext          ) [ 000000000]
shl_ln567            (shl           ) [ 000000000]
sub_ln567            (sub           ) [ 000000000]
sext_ln567           (sext          ) [ 000000000]
lshr_ln567           (lshr          ) [ 000000000]
trunc_ln594          (trunc         ) [ 000000000]
trunc_ln594_1        (trunc         ) [ 000000000]
mantissa_21          (select        ) [ 000000000]
regime               (sub           ) [ 000000000]
select_ln611         (select        ) [ 010000001]
select_ln611_1       (select        ) [ 000000000]
sel_tmp              (bitconcatenate) [ 010000001]
regime_13            (sparsemux     ) [ 010000001]
mantissa_24          (sparsemux     ) [ 000000000]
newret               (insertvalue   ) [ 000000000]
newret2              (insertvalue   ) [ 000000000]
newret4              (insertvalue   ) [ 000000000]
newret6              (insertvalue   ) [ 000000000]
newret8              (insertvalue   ) [ 000000000]
ret_ln542            (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_sign">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_sign"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_isZero">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_isZero"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_regime1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_regime1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_exponent2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_exponent2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_mantissa3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_mantissa3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_sign_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_sign_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="y_isZero_val">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_isZero_val"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="y_regime1_val">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_regime1_val"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="y_exponent2_val">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_exponent2_val"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="y_mantissa3_val">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_mantissa3_val"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.3i1.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.3i6.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.3i30.i30.i3"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="y_mantissa3_val_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="30" slack="0"/>
<pin id="144" dir="0" index="1" bw="30" slack="0"/>
<pin id="145" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_mantissa3_val_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="y_exponent2_val_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_exponent2_val_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="y_regime1_val_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="6" slack="0"/>
<pin id="156" dir="0" index="1" bw="6" slack="0"/>
<pin id="157" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_regime1_val_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="y_isZero_val_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_isZero_val_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="y_sign_val_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_sign_val_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="x_mantissa3_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="30" slack="0"/>
<pin id="174" dir="0" index="1" bw="30" slack="0"/>
<pin id="175" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_mantissa3_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="x_exponent2_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_exponent2_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="x_regime1_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="6" slack="0"/>
<pin id="186" dir="0" index="1" bw="6" slack="0"/>
<pin id="187" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_regime1_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="x_isZero_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_isZero_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="x_sign_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_sign_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln541_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="0"/>
<pin id="204" dir="0" index="1" bw="6" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln541/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sext_ln546_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="0"/>
<pin id="210" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln546/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln546_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln546/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="sf_x_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="6" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_x/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="sext_ln547_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="6" slack="0"/>
<pin id="224" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln547/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln547_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln547/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="sf_y_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="6" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_y/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln541_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="6" slack="0"/>
<pin id="238" dir="0" index="1" bw="6" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln541_1/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="xor_ln541_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln541/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="and_ln541_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln541/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="and_ln541_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln541_1/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="xor_ln542_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln542/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="xor_ln542_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln542_1/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="and_ln542_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln542/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln542_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="30" slack="0"/>
<pin id="280" dir="0" index="1" bw="30" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln542/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="xor_ln542_2_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln542_2/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="and_ln542_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln542_1/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="or_ln542_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln542/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="or_ln542_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln542_1/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="empty_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="30" slack="0"/>
<pin id="311" dir="0" index="2" bw="30" slack="0"/>
<pin id="312" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="p_cast_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="30" slack="0"/>
<pin id="318" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="empty_74_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="7" slack="0"/>
<pin id="323" dir="0" index="2" bw="7" slack="0"/>
<pin id="324" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_74/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="empty_75_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="1" slack="0"/>
<pin id="332" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_75/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="empty_76_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="7" slack="0"/>
<pin id="339" dir="0" index="2" bw="7" slack="0"/>
<pin id="340" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_76/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="mS_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="30" slack="0"/>
<pin id="347" dir="0" index="2" bw="30" slack="0"/>
<pin id="348" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mS/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="diff_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="7" slack="0"/>
<pin id="354" dir="0" index="1" bw="7" slack="0"/>
<pin id="355" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="diff/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="7" slack="0"/>
<pin id="361" dir="0" index="2" bw="4" slack="0"/>
<pin id="362" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln558_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="30" slack="0"/>
<pin id="368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln558/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="sub_ln558_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="7" slack="0"/>
<pin id="373" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln558/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln558_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="7" slack="0"/>
<pin id="378" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln558_1/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="shl_ln558_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="30" slack="0"/>
<pin id="382" dir="0" index="1" bw="7" slack="0"/>
<pin id="383" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln558/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln558_2_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="7" slack="0"/>
<pin id="388" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln558_2/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="lshr_ln558_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="30" slack="0"/>
<pin id="392" dir="0" index="1" bw="7" slack="0"/>
<pin id="393" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln558/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="trunc_ln558_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln558/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="trunc_ln558_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln558_1/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="mS_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="31" slack="0"/>
<pin id="407" dir="0" index="2" bw="31" slack="0"/>
<pin id="408" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mS_1/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="xor_ln559_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln559/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="mantissa_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="30" slack="0"/>
<pin id="420" dir="0" index="1" bw="31" slack="0"/>
<pin id="421" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="mantissa/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="mantissa_19_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="31" slack="0"/>
<pin id="426" dir="0" index="1" bw="30" slack="0"/>
<pin id="427" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mantissa_19/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="trunc_ln568_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="7" slack="0"/>
<pin id="432" dir="1" index="1" bw="6" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln568/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="icmp_ln601_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="30" slack="0"/>
<pin id="436" dir="0" index="1" bw="30" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln601/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="and_ln601_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln601/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="and_ln601_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln601_1/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="and_ln611_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln611/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="select_ln611_2_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="0" index="2" bw="1" slack="0"/>
<pin id="462" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln611_2/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="and_ln601_2_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln601_2/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="isZero_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="isZero/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="or_ln605_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln605/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="xor_ln605_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln605/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="and_ln605_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln605/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="sel_tmp1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="2" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="0" index="2" bw="1" slack="0"/>
<pin id="500" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sel_tmp1/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="exponent_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="2" slack="0"/>
<pin id="507" dir="0" index="2" bw="1" slack="0"/>
<pin id="508" dir="0" index="3" bw="2" slack="0"/>
<pin id="509" dir="0" index="4" bw="1" slack="0"/>
<pin id="510" dir="0" index="5" bw="2" slack="0"/>
<pin id="511" dir="0" index="6" bw="1" slack="0"/>
<pin id="512" dir="0" index="7" bw="1" slack="0"/>
<pin id="513" dir="0" index="8" bw="2" slack="0"/>
<pin id="514" dir="1" index="9" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="exponent/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="sign_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="2" slack="0"/>
<pin id="527" dir="0" index="2" bw="1" slack="0"/>
<pin id="528" dir="0" index="3" bw="2" slack="0"/>
<pin id="529" dir="0" index="4" bw="1" slack="0"/>
<pin id="530" dir="0" index="5" bw="2" slack="0"/>
<pin id="531" dir="0" index="6" bw="1" slack="0"/>
<pin id="532" dir="0" index="7" bw="1" slack="0"/>
<pin id="533" dir="0" index="8" bw="2" slack="0"/>
<pin id="534" dir="1" index="9" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sign/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="mantissa_23_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="1"/>
<pin id="546" dir="0" index="1" bw="31" slack="1"/>
<pin id="547" dir="0" index="2" bw="31" slack="1"/>
<pin id="548" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mantissa_23/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="flag_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="31" slack="0"/>
<pin id="552" dir="0" index="2" bw="6" slack="0"/>
<pin id="553" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="flag/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="count_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="count/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="zext_ln97_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_16_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="31" slack="0"/>
<pin id="570" dir="0" index="2" bw="6" slack="0"/>
<pin id="571" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="count_1_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="2" slack="0"/>
<pin id="578" dir="0" index="2" bw="2" slack="0"/>
<pin id="579" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_1/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="count_2_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="2" slack="0"/>
<pin id="586" dir="0" index="2" bw="2" slack="0"/>
<pin id="587" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_2/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="flag_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="flag_1/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_17_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="31" slack="0"/>
<pin id="600" dir="0" index="2" bw="6" slack="0"/>
<pin id="601" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="add_ln101_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="2" slack="0"/>
<pin id="607" dir="0" index="1" bw="1" slack="0"/>
<pin id="608" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="count_3_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="2" slack="0"/>
<pin id="614" dir="0" index="2" bw="2" slack="0"/>
<pin id="615" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_3/2 "/>
</bind>
</comp>

<comp id="619" class="1004" name="count_4_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="2" slack="0"/>
<pin id="622" dir="0" index="2" bw="2" slack="0"/>
<pin id="623" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_4/2 "/>
</bind>
</comp>

<comp id="627" class="1004" name="zext_ln98_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="2" slack="0"/>
<pin id="629" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/2 "/>
</bind>
</comp>

<comp id="631" class="1004" name="flag_2_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="flag_2/2 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_18_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="31" slack="0"/>
<pin id="640" dir="0" index="2" bw="6" slack="0"/>
<pin id="641" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="645" class="1004" name="add_ln101_1_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="2" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_1/2 "/>
</bind>
</comp>

<comp id="651" class="1004" name="count_5_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="3" slack="0"/>
<pin id="654" dir="0" index="2" bw="3" slack="0"/>
<pin id="655" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_5/2 "/>
</bind>
</comp>

<comp id="659" class="1004" name="count_6_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="3" slack="0"/>
<pin id="662" dir="0" index="2" bw="3" slack="0"/>
<pin id="663" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_6/2 "/>
</bind>
</comp>

<comp id="667" class="1004" name="flag_3_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="1" slack="0"/>
<pin id="670" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="flag_3/2 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_19_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="31" slack="0"/>
<pin id="676" dir="0" index="2" bw="6" slack="0"/>
<pin id="677" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="681" class="1004" name="add_ln101_2_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="3" slack="0"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_2/2 "/>
</bind>
</comp>

<comp id="687" class="1004" name="count_7_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="3" slack="0"/>
<pin id="690" dir="0" index="2" bw="3" slack="0"/>
<pin id="691" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_7/2 "/>
</bind>
</comp>

<comp id="695" class="1004" name="count_8_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="3" slack="0"/>
<pin id="698" dir="0" index="2" bw="3" slack="0"/>
<pin id="699" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_8/2 "/>
</bind>
</comp>

<comp id="703" class="1004" name="flag_4_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="0"/>
<pin id="705" dir="0" index="1" bw="1" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="flag_4/2 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_20_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="31" slack="0"/>
<pin id="712" dir="0" index="2" bw="6" slack="0"/>
<pin id="713" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="717" class="1004" name="add_ln101_3_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="3" slack="0"/>
<pin id="719" dir="0" index="1" bw="1" slack="0"/>
<pin id="720" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_3/2 "/>
</bind>
</comp>

<comp id="723" class="1004" name="count_9_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="0" index="1" bw="3" slack="0"/>
<pin id="726" dir="0" index="2" bw="3" slack="0"/>
<pin id="727" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_9/2 "/>
</bind>
</comp>

<comp id="731" class="1004" name="count_10_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="3" slack="0"/>
<pin id="734" dir="0" index="2" bw="3" slack="0"/>
<pin id="735" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_10/2 "/>
</bind>
</comp>

<comp id="739" class="1004" name="flag_5_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="1" slack="0"/>
<pin id="742" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="flag_5/2 "/>
</bind>
</comp>

<comp id="745" class="1004" name="tmp_21_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="31" slack="0"/>
<pin id="748" dir="0" index="2" bw="6" slack="0"/>
<pin id="749" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="753" class="1004" name="add_ln101_4_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="3" slack="0"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_4/2 "/>
</bind>
</comp>

<comp id="759" class="1004" name="count_11_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="3" slack="0"/>
<pin id="762" dir="0" index="2" bw="3" slack="0"/>
<pin id="763" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_11/2 "/>
</bind>
</comp>

<comp id="767" class="1004" name="count_12_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="0"/>
<pin id="769" dir="0" index="1" bw="3" slack="0"/>
<pin id="770" dir="0" index="2" bw="3" slack="0"/>
<pin id="771" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_12/2 "/>
</bind>
</comp>

<comp id="775" class="1004" name="zext_ln98_1_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="3" slack="0"/>
<pin id="777" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98_1/2 "/>
</bind>
</comp>

<comp id="779" class="1004" name="flag_6_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="0"/>
<pin id="781" dir="0" index="1" bw="1" slack="0"/>
<pin id="782" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="flag_6/2 "/>
</bind>
</comp>

<comp id="785" class="1004" name="tmp_22_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="31" slack="0"/>
<pin id="788" dir="0" index="2" bw="6" slack="0"/>
<pin id="789" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="793" class="1004" name="add_ln101_5_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="3" slack="0"/>
<pin id="795" dir="0" index="1" bw="1" slack="0"/>
<pin id="796" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_5/2 "/>
</bind>
</comp>

<comp id="799" class="1004" name="count_13_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="4" slack="0"/>
<pin id="802" dir="0" index="2" bw="4" slack="0"/>
<pin id="803" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_13/2 "/>
</bind>
</comp>

<comp id="807" class="1004" name="count_14_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="0"/>
<pin id="809" dir="0" index="1" bw="4" slack="0"/>
<pin id="810" dir="0" index="2" bw="4" slack="0"/>
<pin id="811" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_14/2 "/>
</bind>
</comp>

<comp id="815" class="1004" name="flag_7_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="0"/>
<pin id="817" dir="0" index="1" bw="1" slack="0"/>
<pin id="818" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="flag_7/2 "/>
</bind>
</comp>

<comp id="821" class="1004" name="tmp_23_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="0"/>
<pin id="823" dir="0" index="1" bw="31" slack="0"/>
<pin id="824" dir="0" index="2" bw="6" slack="0"/>
<pin id="825" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="829" class="1004" name="tmp_24_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="0"/>
<pin id="831" dir="0" index="1" bw="31" slack="0"/>
<pin id="832" dir="0" index="2" bw="6" slack="0"/>
<pin id="833" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp_25_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="0"/>
<pin id="839" dir="0" index="1" bw="31" slack="0"/>
<pin id="840" dir="0" index="2" bw="6" slack="0"/>
<pin id="841" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/2 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_26_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="0"/>
<pin id="847" dir="0" index="1" bw="31" slack="0"/>
<pin id="848" dir="0" index="2" bw="6" slack="0"/>
<pin id="849" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/2 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp_27_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="0"/>
<pin id="855" dir="0" index="1" bw="31" slack="0"/>
<pin id="856" dir="0" index="2" bw="6" slack="0"/>
<pin id="857" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/2 "/>
</bind>
</comp>

<comp id="861" class="1004" name="tmp_28_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="0"/>
<pin id="863" dir="0" index="1" bw="31" slack="0"/>
<pin id="864" dir="0" index="2" bw="6" slack="0"/>
<pin id="865" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/2 "/>
</bind>
</comp>

<comp id="869" class="1004" name="tmp_29_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="0"/>
<pin id="871" dir="0" index="1" bw="31" slack="0"/>
<pin id="872" dir="0" index="2" bw="6" slack="0"/>
<pin id="873" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/2 "/>
</bind>
</comp>

<comp id="877" class="1004" name="tmp_30_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="0"/>
<pin id="879" dir="0" index="1" bw="31" slack="0"/>
<pin id="880" dir="0" index="2" bw="5" slack="0"/>
<pin id="881" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/2 "/>
</bind>
</comp>

<comp id="885" class="1004" name="tmp_31_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="0"/>
<pin id="887" dir="0" index="1" bw="31" slack="0"/>
<pin id="888" dir="0" index="2" bw="5" slack="0"/>
<pin id="889" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_31/2 "/>
</bind>
</comp>

<comp id="893" class="1004" name="tmp_32_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="0"/>
<pin id="895" dir="0" index="1" bw="31" slack="0"/>
<pin id="896" dir="0" index="2" bw="5" slack="0"/>
<pin id="897" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/2 "/>
</bind>
</comp>

<comp id="901" class="1004" name="tmp_33_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="0"/>
<pin id="903" dir="0" index="1" bw="31" slack="0"/>
<pin id="904" dir="0" index="2" bw="5" slack="0"/>
<pin id="905" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_33/2 "/>
</bind>
</comp>

<comp id="909" class="1004" name="tmp_34_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="0"/>
<pin id="911" dir="0" index="1" bw="31" slack="0"/>
<pin id="912" dir="0" index="2" bw="5" slack="0"/>
<pin id="913" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_34/2 "/>
</bind>
</comp>

<comp id="917" class="1004" name="tmp_35_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="0"/>
<pin id="919" dir="0" index="1" bw="31" slack="0"/>
<pin id="920" dir="0" index="2" bw="5" slack="0"/>
<pin id="921" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_35/2 "/>
</bind>
</comp>

<comp id="925" class="1004" name="tmp_36_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="0"/>
<pin id="927" dir="0" index="1" bw="31" slack="0"/>
<pin id="928" dir="0" index="2" bw="5" slack="0"/>
<pin id="929" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/2 "/>
</bind>
</comp>

<comp id="933" class="1004" name="tmp_37_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="0"/>
<pin id="935" dir="0" index="1" bw="31" slack="0"/>
<pin id="936" dir="0" index="2" bw="5" slack="0"/>
<pin id="937" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_37/2 "/>
</bind>
</comp>

<comp id="941" class="1004" name="tmp_38_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="0"/>
<pin id="943" dir="0" index="1" bw="31" slack="0"/>
<pin id="944" dir="0" index="2" bw="4" slack="0"/>
<pin id="945" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_38/2 "/>
</bind>
</comp>

<comp id="949" class="1004" name="tmp_39_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="0"/>
<pin id="951" dir="0" index="1" bw="31" slack="0"/>
<pin id="952" dir="0" index="2" bw="4" slack="0"/>
<pin id="953" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_39/2 "/>
</bind>
</comp>

<comp id="957" class="1004" name="tmp_40_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="0"/>
<pin id="959" dir="0" index="1" bw="31" slack="0"/>
<pin id="960" dir="0" index="2" bw="4" slack="0"/>
<pin id="961" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_40/2 "/>
</bind>
</comp>

<comp id="965" class="1004" name="tmp_41_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="0"/>
<pin id="967" dir="0" index="1" bw="31" slack="0"/>
<pin id="968" dir="0" index="2" bw="4" slack="0"/>
<pin id="969" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_41/2 "/>
</bind>
</comp>

<comp id="973" class="1004" name="tmp_42_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="0"/>
<pin id="975" dir="0" index="1" bw="31" slack="0"/>
<pin id="976" dir="0" index="2" bw="3" slack="0"/>
<pin id="977" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_42/2 "/>
</bind>
</comp>

<comp id="981" class="1004" name="tmp_43_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="0"/>
<pin id="983" dir="0" index="1" bw="31" slack="0"/>
<pin id="984" dir="0" index="2" bw="3" slack="0"/>
<pin id="985" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_43/2 "/>
</bind>
</comp>

<comp id="989" class="1004" name="tmp_44_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="0"/>
<pin id="991" dir="0" index="1" bw="31" slack="0"/>
<pin id="992" dir="0" index="2" bw="1" slack="0"/>
<pin id="993" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_44/2 "/>
</bind>
</comp>

<comp id="997" class="1004" name="add_ln101_6_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="4" slack="1"/>
<pin id="999" dir="0" index="1" bw="1" slack="0"/>
<pin id="1000" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_6/3 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="count_15_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="1"/>
<pin id="1004" dir="0" index="1" bw="4" slack="1"/>
<pin id="1005" dir="0" index="2" bw="4" slack="0"/>
<pin id="1006" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_15/3 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="count_16_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="1"/>
<pin id="1010" dir="0" index="1" bw="4" slack="1"/>
<pin id="1011" dir="0" index="2" bw="4" slack="0"/>
<pin id="1012" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_16/3 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="flag_8_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="1" slack="1"/>
<pin id="1016" dir="0" index="1" bw="1" slack="1"/>
<pin id="1017" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="flag_8/3 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="add_ln101_7_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="4" slack="0"/>
<pin id="1020" dir="0" index="1" bw="1" slack="0"/>
<pin id="1021" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_7/3 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="count_17_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="0"/>
<pin id="1026" dir="0" index="1" bw="4" slack="0"/>
<pin id="1027" dir="0" index="2" bw="4" slack="0"/>
<pin id="1028" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_17/3 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="count_18_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="1" slack="1"/>
<pin id="1034" dir="0" index="1" bw="4" slack="0"/>
<pin id="1035" dir="0" index="2" bw="4" slack="0"/>
<pin id="1036" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_18/3 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="flag_9_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="1"/>
<pin id="1041" dir="0" index="1" bw="1" slack="0"/>
<pin id="1042" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="flag_9/3 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="add_ln101_8_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="4" slack="0"/>
<pin id="1046" dir="0" index="1" bw="1" slack="0"/>
<pin id="1047" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_8/3 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="count_19_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="1" slack="0"/>
<pin id="1052" dir="0" index="1" bw="4" slack="0"/>
<pin id="1053" dir="0" index="2" bw="4" slack="0"/>
<pin id="1054" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_19/3 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="count_20_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="1" slack="1"/>
<pin id="1060" dir="0" index="1" bw="4" slack="0"/>
<pin id="1061" dir="0" index="2" bw="4" slack="0"/>
<pin id="1062" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_20/3 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="flag_10_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="1" slack="1"/>
<pin id="1067" dir="0" index="1" bw="1" slack="0"/>
<pin id="1068" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="flag_10/3 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="add_ln101_9_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="4" slack="0"/>
<pin id="1072" dir="0" index="1" bw="1" slack="0"/>
<pin id="1073" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_9/3 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="count_21_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="0"/>
<pin id="1078" dir="0" index="1" bw="4" slack="0"/>
<pin id="1079" dir="0" index="2" bw="4" slack="0"/>
<pin id="1080" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_21/3 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="count_22_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="1" slack="1"/>
<pin id="1086" dir="0" index="1" bw="4" slack="0"/>
<pin id="1087" dir="0" index="2" bw="4" slack="0"/>
<pin id="1088" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_22/3 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="flag_11_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="1" slack="1"/>
<pin id="1093" dir="0" index="1" bw="1" slack="0"/>
<pin id="1094" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="flag_11/3 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="add_ln101_10_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="4" slack="0"/>
<pin id="1098" dir="0" index="1" bw="1" slack="0"/>
<pin id="1099" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_10/3 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="count_23_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="1" slack="0"/>
<pin id="1104" dir="0" index="1" bw="4" slack="0"/>
<pin id="1105" dir="0" index="2" bw="4" slack="0"/>
<pin id="1106" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_23/3 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="count_24_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="1" slack="1"/>
<pin id="1112" dir="0" index="1" bw="4" slack="0"/>
<pin id="1113" dir="0" index="2" bw="4" slack="0"/>
<pin id="1114" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_24/3 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="flag_12_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="1" slack="1"/>
<pin id="1119" dir="0" index="1" bw="1" slack="0"/>
<pin id="1120" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="flag_12/3 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="add_ln101_11_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="4" slack="1"/>
<pin id="1124" dir="0" index="1" bw="1" slack="0"/>
<pin id="1125" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_11/4 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="count_25_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="1" slack="1"/>
<pin id="1129" dir="0" index="1" bw="4" slack="1"/>
<pin id="1130" dir="0" index="2" bw="4" slack="0"/>
<pin id="1131" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_25/4 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="count_26_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="1" slack="2"/>
<pin id="1135" dir="0" index="1" bw="4" slack="1"/>
<pin id="1136" dir="0" index="2" bw="4" slack="0"/>
<pin id="1137" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_26/4 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="flag_13_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="1" slack="2"/>
<pin id="1141" dir="0" index="1" bw="1" slack="1"/>
<pin id="1142" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="flag_13/4 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="add_ln101_12_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="4" slack="0"/>
<pin id="1145" dir="0" index="1" bw="1" slack="0"/>
<pin id="1146" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_12/4 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="count_27_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="0"/>
<pin id="1151" dir="0" index="1" bw="4" slack="0"/>
<pin id="1152" dir="0" index="2" bw="4" slack="0"/>
<pin id="1153" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_27/4 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="count_28_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="1" slack="2"/>
<pin id="1159" dir="0" index="1" bw="4" slack="0"/>
<pin id="1160" dir="0" index="2" bw="4" slack="0"/>
<pin id="1161" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_28/4 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="zext_ln98_2_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="4" slack="0"/>
<pin id="1166" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98_2/4 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="flag_14_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="1" slack="2"/>
<pin id="1170" dir="0" index="1" bw="1" slack="0"/>
<pin id="1171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="flag_14/4 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="add_ln101_13_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="4" slack="0"/>
<pin id="1175" dir="0" index="1" bw="1" slack="0"/>
<pin id="1176" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_13/4 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="count_29_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="1" slack="0"/>
<pin id="1181" dir="0" index="1" bw="5" slack="0"/>
<pin id="1182" dir="0" index="2" bw="5" slack="0"/>
<pin id="1183" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_29/4 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="count_30_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="1" slack="2"/>
<pin id="1189" dir="0" index="1" bw="5" slack="0"/>
<pin id="1190" dir="0" index="2" bw="5" slack="0"/>
<pin id="1191" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_30/4 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="flag_15_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="1" slack="2"/>
<pin id="1196" dir="0" index="1" bw="1" slack="0"/>
<pin id="1197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="flag_15/4 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="add_ln101_14_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="5" slack="0"/>
<pin id="1201" dir="0" index="1" bw="1" slack="0"/>
<pin id="1202" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_14/4 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="count_31_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="1" slack="0"/>
<pin id="1207" dir="0" index="1" bw="5" slack="0"/>
<pin id="1208" dir="0" index="2" bw="5" slack="0"/>
<pin id="1209" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_31/4 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="count_32_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="1" slack="2"/>
<pin id="1215" dir="0" index="1" bw="5" slack="0"/>
<pin id="1216" dir="0" index="2" bw="5" slack="0"/>
<pin id="1217" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_32/4 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="flag_16_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="1" slack="2"/>
<pin id="1222" dir="0" index="1" bw="1" slack="0"/>
<pin id="1223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="flag_16/4 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="add_ln101_15_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="5" slack="0"/>
<pin id="1227" dir="0" index="1" bw="1" slack="0"/>
<pin id="1228" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_15/4 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="count_33_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="1" slack="0"/>
<pin id="1233" dir="0" index="1" bw="5" slack="0"/>
<pin id="1234" dir="0" index="2" bw="5" slack="0"/>
<pin id="1235" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_33/4 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="count_34_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="1" slack="2"/>
<pin id="1241" dir="0" index="1" bw="5" slack="0"/>
<pin id="1242" dir="0" index="2" bw="5" slack="0"/>
<pin id="1243" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_34/4 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="flag_17_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="1" slack="2"/>
<pin id="1248" dir="0" index="1" bw="1" slack="0"/>
<pin id="1249" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="flag_17/4 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="add_ln101_16_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="5" slack="1"/>
<pin id="1253" dir="0" index="1" bw="1" slack="0"/>
<pin id="1254" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_16/5 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="count_35_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="1" slack="1"/>
<pin id="1258" dir="0" index="1" bw="5" slack="1"/>
<pin id="1259" dir="0" index="2" bw="5" slack="0"/>
<pin id="1260" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_35/5 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="count_36_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="1" slack="3"/>
<pin id="1264" dir="0" index="1" bw="5" slack="1"/>
<pin id="1265" dir="0" index="2" bw="5" slack="0"/>
<pin id="1266" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_36/5 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="flag_18_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="1" slack="3"/>
<pin id="1270" dir="0" index="1" bw="1" slack="1"/>
<pin id="1271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="flag_18/5 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="add_ln101_17_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="5" slack="0"/>
<pin id="1274" dir="0" index="1" bw="1" slack="0"/>
<pin id="1275" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_17/5 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="count_37_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="1" slack="0"/>
<pin id="1280" dir="0" index="1" bw="5" slack="0"/>
<pin id="1281" dir="0" index="2" bw="5" slack="0"/>
<pin id="1282" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_37/5 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="count_38_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="1" slack="3"/>
<pin id="1288" dir="0" index="1" bw="5" slack="0"/>
<pin id="1289" dir="0" index="2" bw="5" slack="0"/>
<pin id="1290" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_38/5 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="flag_19_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="1" slack="3"/>
<pin id="1295" dir="0" index="1" bw="1" slack="0"/>
<pin id="1296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="flag_19/5 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="add_ln101_18_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="5" slack="0"/>
<pin id="1300" dir="0" index="1" bw="1" slack="0"/>
<pin id="1301" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_18/5 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="count_39_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="1" slack="0"/>
<pin id="1306" dir="0" index="1" bw="5" slack="0"/>
<pin id="1307" dir="0" index="2" bw="5" slack="0"/>
<pin id="1308" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_39/5 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="count_40_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="1" slack="3"/>
<pin id="1314" dir="0" index="1" bw="5" slack="0"/>
<pin id="1315" dir="0" index="2" bw="5" slack="0"/>
<pin id="1316" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_40/5 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="flag_20_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="1" slack="3"/>
<pin id="1321" dir="0" index="1" bw="1" slack="0"/>
<pin id="1322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="flag_20/5 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="add_ln101_19_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="5" slack="0"/>
<pin id="1326" dir="0" index="1" bw="1" slack="0"/>
<pin id="1327" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_19/5 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="count_41_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="1" slack="0"/>
<pin id="1332" dir="0" index="1" bw="5" slack="0"/>
<pin id="1333" dir="0" index="2" bw="5" slack="0"/>
<pin id="1334" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_41/5 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="count_42_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="1" slack="3"/>
<pin id="1340" dir="0" index="1" bw="5" slack="0"/>
<pin id="1341" dir="0" index="2" bw="5" slack="0"/>
<pin id="1342" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_42/5 "/>
</bind>
</comp>

<comp id="1345" class="1004" name="flag_21_fu_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="1" slack="3"/>
<pin id="1347" dir="0" index="1" bw="1" slack="0"/>
<pin id="1348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="flag_21/5 "/>
</bind>
</comp>

<comp id="1350" class="1004" name="add_ln101_20_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="5" slack="0"/>
<pin id="1352" dir="0" index="1" bw="1" slack="0"/>
<pin id="1353" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_20/5 "/>
</bind>
</comp>

<comp id="1356" class="1004" name="count_43_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="1" slack="0"/>
<pin id="1358" dir="0" index="1" bw="5" slack="0"/>
<pin id="1359" dir="0" index="2" bw="5" slack="0"/>
<pin id="1360" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_43/5 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="count_44_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="1" slack="3"/>
<pin id="1366" dir="0" index="1" bw="5" slack="0"/>
<pin id="1367" dir="0" index="2" bw="5" slack="0"/>
<pin id="1368" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_44/5 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="flag_22_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="1" slack="3"/>
<pin id="1373" dir="0" index="1" bw="1" slack="0"/>
<pin id="1374" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="flag_22/5 "/>
</bind>
</comp>

<comp id="1376" class="1004" name="add_ln101_21_fu_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="5" slack="1"/>
<pin id="1378" dir="0" index="1" bw="1" slack="0"/>
<pin id="1379" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_21/6 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="count_45_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="1" slack="1"/>
<pin id="1383" dir="0" index="1" bw="5" slack="1"/>
<pin id="1384" dir="0" index="2" bw="5" slack="0"/>
<pin id="1385" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_45/6 "/>
</bind>
</comp>

<comp id="1387" class="1004" name="count_46_fu_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="1" slack="4"/>
<pin id="1389" dir="0" index="1" bw="5" slack="1"/>
<pin id="1390" dir="0" index="2" bw="5" slack="0"/>
<pin id="1391" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_46/6 "/>
</bind>
</comp>

<comp id="1393" class="1004" name="flag_23_fu_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="1" slack="4"/>
<pin id="1395" dir="0" index="1" bw="1" slack="1"/>
<pin id="1396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="flag_23/6 "/>
</bind>
</comp>

<comp id="1397" class="1004" name="add_ln101_22_fu_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="5" slack="0"/>
<pin id="1399" dir="0" index="1" bw="1" slack="0"/>
<pin id="1400" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_22/6 "/>
</bind>
</comp>

<comp id="1403" class="1004" name="count_47_fu_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="1" slack="0"/>
<pin id="1405" dir="0" index="1" bw="5" slack="0"/>
<pin id="1406" dir="0" index="2" bw="5" slack="0"/>
<pin id="1407" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_47/6 "/>
</bind>
</comp>

<comp id="1411" class="1004" name="count_48_fu_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="1" slack="4"/>
<pin id="1413" dir="0" index="1" bw="5" slack="0"/>
<pin id="1414" dir="0" index="2" bw="5" slack="0"/>
<pin id="1415" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_48/6 "/>
</bind>
</comp>

<comp id="1418" class="1004" name="flag_24_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="1" slack="4"/>
<pin id="1420" dir="0" index="1" bw="1" slack="0"/>
<pin id="1421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="flag_24/6 "/>
</bind>
</comp>

<comp id="1423" class="1004" name="add_ln101_23_fu_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="5" slack="0"/>
<pin id="1425" dir="0" index="1" bw="1" slack="0"/>
<pin id="1426" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_23/6 "/>
</bind>
</comp>

<comp id="1429" class="1004" name="count_49_fu_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="1" slack="0"/>
<pin id="1431" dir="0" index="1" bw="5" slack="0"/>
<pin id="1432" dir="0" index="2" bw="5" slack="0"/>
<pin id="1433" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_49/6 "/>
</bind>
</comp>

<comp id="1437" class="1004" name="count_50_fu_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="1" slack="4"/>
<pin id="1439" dir="0" index="1" bw="5" slack="0"/>
<pin id="1440" dir="0" index="2" bw="5" slack="0"/>
<pin id="1441" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_50/6 "/>
</bind>
</comp>

<comp id="1444" class="1004" name="flag_25_fu_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="1" slack="4"/>
<pin id="1446" dir="0" index="1" bw="1" slack="0"/>
<pin id="1447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="flag_25/6 "/>
</bind>
</comp>

<comp id="1449" class="1004" name="add_ln101_24_fu_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="5" slack="0"/>
<pin id="1451" dir="0" index="1" bw="1" slack="0"/>
<pin id="1452" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_24/6 "/>
</bind>
</comp>

<comp id="1455" class="1004" name="count_51_fu_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="1" slack="0"/>
<pin id="1457" dir="0" index="1" bw="5" slack="0"/>
<pin id="1458" dir="0" index="2" bw="5" slack="0"/>
<pin id="1459" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_51/6 "/>
</bind>
</comp>

<comp id="1463" class="1004" name="count_52_fu_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="1" slack="4"/>
<pin id="1465" dir="0" index="1" bw="5" slack="0"/>
<pin id="1466" dir="0" index="2" bw="5" slack="0"/>
<pin id="1467" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_52/6 "/>
</bind>
</comp>

<comp id="1470" class="1004" name="flag_26_fu_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="1" slack="4"/>
<pin id="1472" dir="0" index="1" bw="1" slack="0"/>
<pin id="1473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="flag_26/6 "/>
</bind>
</comp>

<comp id="1475" class="1004" name="add_ln101_25_fu_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="5" slack="0"/>
<pin id="1477" dir="0" index="1" bw="1" slack="0"/>
<pin id="1478" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_25/6 "/>
</bind>
</comp>

<comp id="1481" class="1004" name="count_53_fu_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="1" slack="0"/>
<pin id="1483" dir="0" index="1" bw="5" slack="0"/>
<pin id="1484" dir="0" index="2" bw="5" slack="0"/>
<pin id="1485" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_53/6 "/>
</bind>
</comp>

<comp id="1489" class="1004" name="count_54_fu_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="1" slack="4"/>
<pin id="1491" dir="0" index="1" bw="5" slack="0"/>
<pin id="1492" dir="0" index="2" bw="5" slack="0"/>
<pin id="1493" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_54/6 "/>
</bind>
</comp>

<comp id="1496" class="1004" name="flag_27_fu_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="1" slack="4"/>
<pin id="1498" dir="0" index="1" bw="1" slack="0"/>
<pin id="1499" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="flag_27/6 "/>
</bind>
</comp>

<comp id="1501" class="1004" name="add_ln101_26_fu_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="5" slack="1"/>
<pin id="1503" dir="0" index="1" bw="1" slack="0"/>
<pin id="1504" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_26/7 "/>
</bind>
</comp>

<comp id="1506" class="1004" name="count_55_fu_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="1" slack="1"/>
<pin id="1508" dir="0" index="1" bw="5" slack="1"/>
<pin id="1509" dir="0" index="2" bw="5" slack="0"/>
<pin id="1510" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_55/7 "/>
</bind>
</comp>

<comp id="1512" class="1004" name="count_56_fu_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="1" slack="5"/>
<pin id="1514" dir="0" index="1" bw="5" slack="1"/>
<pin id="1515" dir="0" index="2" bw="5" slack="0"/>
<pin id="1516" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_56/7 "/>
</bind>
</comp>

<comp id="1518" class="1004" name="flag_28_fu_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="1" slack="5"/>
<pin id="1520" dir="0" index="1" bw="1" slack="1"/>
<pin id="1521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="flag_28/7 "/>
</bind>
</comp>

<comp id="1522" class="1004" name="add_ln101_27_fu_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="5" slack="0"/>
<pin id="1524" dir="0" index="1" bw="1" slack="0"/>
<pin id="1525" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_27/7 "/>
</bind>
</comp>

<comp id="1528" class="1004" name="count_57_fu_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="1" slack="0"/>
<pin id="1530" dir="0" index="1" bw="5" slack="0"/>
<pin id="1531" dir="0" index="2" bw="5" slack="0"/>
<pin id="1532" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_57/7 "/>
</bind>
</comp>

<comp id="1536" class="1004" name="count_58_fu_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="1" slack="5"/>
<pin id="1538" dir="0" index="1" bw="5" slack="0"/>
<pin id="1539" dir="0" index="2" bw="5" slack="0"/>
<pin id="1540" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_58/7 "/>
</bind>
</comp>

<comp id="1543" class="1004" name="flag_29_fu_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="1" slack="5"/>
<pin id="1545" dir="0" index="1" bw="1" slack="0"/>
<pin id="1546" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="flag_29/7 "/>
</bind>
</comp>

<comp id="1548" class="1004" name="trunc_ln100_fu_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="31" slack="5"/>
<pin id="1550" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln100/7 "/>
</bind>
</comp>

<comp id="1551" class="1004" name="add_ln101_28_fu_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="5" slack="0"/>
<pin id="1553" dir="0" index="1" bw="1" slack="0"/>
<pin id="1554" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_28/7 "/>
</bind>
</comp>

<comp id="1557" class="1004" name="count_59_fu_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="1" slack="0"/>
<pin id="1559" dir="0" index="1" bw="5" slack="0"/>
<pin id="1560" dir="0" index="2" bw="5" slack="0"/>
<pin id="1561" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_59/7 "/>
</bind>
</comp>

<comp id="1565" class="1004" name="count_60_fu_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="1" slack="0"/>
<pin id="1567" dir="0" index="1" bw="5" slack="0"/>
<pin id="1568" dir="0" index="2" bw="5" slack="0"/>
<pin id="1569" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_60/7 "/>
</bind>
</comp>

<comp id="1573" class="1004" name="zext_ln98_3_fu_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="5" slack="0"/>
<pin id="1575" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98_3/7 "/>
</bind>
</comp>

<comp id="1577" class="1004" name="SA_fu_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="5" slack="0"/>
<pin id="1579" dir="0" index="1" bw="1" slack="0"/>
<pin id="1580" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="SA/7 "/>
</bind>
</comp>

<comp id="1583" class="1004" name="sext_ln529_fu_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="6" slack="0"/>
<pin id="1585" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln529/7 "/>
</bind>
</comp>

<comp id="1587" class="1004" name="icmp_ln567_fu_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="5" slack="0"/>
<pin id="1589" dir="0" index="1" bw="5" slack="0"/>
<pin id="1590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln567/7 "/>
</bind>
</comp>

<comp id="1593" class="1004" name="zext_ln567_fu_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="31" slack="5"/>
<pin id="1595" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln567/7 "/>
</bind>
</comp>

<comp id="1596" class="1004" name="shl_ln567_fu_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="31" slack="0"/>
<pin id="1598" dir="0" index="1" bw="6" slack="0"/>
<pin id="1599" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln567/7 "/>
</bind>
</comp>

<comp id="1602" class="1004" name="sub_ln567_fu_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="1" slack="0"/>
<pin id="1604" dir="0" index="1" bw="5" slack="0"/>
<pin id="1605" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln567/7 "/>
</bind>
</comp>

<comp id="1608" class="1004" name="sext_ln567_fu_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="6" slack="0"/>
<pin id="1610" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln567/7 "/>
</bind>
</comp>

<comp id="1612" class="1004" name="lshr_ln567_fu_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="31" slack="0"/>
<pin id="1614" dir="0" index="1" bw="6" slack="0"/>
<pin id="1615" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln567/7 "/>
</bind>
</comp>

<comp id="1618" class="1004" name="trunc_ln594_fu_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="32" slack="0"/>
<pin id="1620" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln594/7 "/>
</bind>
</comp>

<comp id="1622" class="1004" name="trunc_ln594_1_fu_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="32" slack="0"/>
<pin id="1624" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln594_1/7 "/>
</bind>
</comp>

<comp id="1626" class="1004" name="mantissa_21_fu_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="1" slack="0"/>
<pin id="1628" dir="0" index="1" bw="30" slack="0"/>
<pin id="1629" dir="0" index="2" bw="30" slack="0"/>
<pin id="1630" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mantissa_21/7 "/>
</bind>
</comp>

<comp id="1634" class="1004" name="regime_fu_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="6" slack="6"/>
<pin id="1636" dir="0" index="1" bw="6" slack="0"/>
<pin id="1637" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="regime/7 "/>
</bind>
</comp>

<comp id="1639" class="1004" name="select_ln611_fu_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="1" slack="6"/>
<pin id="1641" dir="0" index="1" bw="30" slack="6"/>
<pin id="1642" dir="0" index="2" bw="30" slack="0"/>
<pin id="1643" dir="1" index="3" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln611/7 "/>
</bind>
</comp>

<comp id="1645" class="1004" name="select_ln611_1_fu_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="1" slack="6"/>
<pin id="1647" dir="0" index="1" bw="6" slack="6"/>
<pin id="1648" dir="0" index="2" bw="6" slack="0"/>
<pin id="1649" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln611_1/7 "/>
</bind>
</comp>

<comp id="1651" class="1004" name="sel_tmp_fu_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="3" slack="0"/>
<pin id="1653" dir="0" index="1" bw="1" slack="6"/>
<pin id="1654" dir="0" index="2" bw="1" slack="6"/>
<pin id="1655" dir="0" index="3" bw="1" slack="0"/>
<pin id="1656" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sel_tmp/7 "/>
</bind>
</comp>

<comp id="1659" class="1004" name="regime_13_fu_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="6" slack="0"/>
<pin id="1661" dir="0" index="1" bw="3" slack="0"/>
<pin id="1662" dir="0" index="2" bw="6" slack="0"/>
<pin id="1663" dir="0" index="3" bw="3" slack="0"/>
<pin id="1664" dir="0" index="4" bw="6" slack="6"/>
<pin id="1665" dir="0" index="5" bw="3" slack="0"/>
<pin id="1666" dir="0" index="6" bw="6" slack="0"/>
<pin id="1667" dir="0" index="7" bw="6" slack="0"/>
<pin id="1668" dir="0" index="8" bw="3" slack="0"/>
<pin id="1669" dir="1" index="9" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="regime_13/7 "/>
</bind>
</comp>

<comp id="1678" class="1004" name="mantissa_24_fu_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="30" slack="0"/>
<pin id="1680" dir="0" index="1" bw="3" slack="0"/>
<pin id="1681" dir="0" index="2" bw="30" slack="0"/>
<pin id="1682" dir="0" index="3" bw="3" slack="0"/>
<pin id="1683" dir="0" index="4" bw="30" slack="7"/>
<pin id="1684" dir="0" index="5" bw="3" slack="0"/>
<pin id="1685" dir="0" index="6" bw="30" slack="1"/>
<pin id="1686" dir="0" index="7" bw="30" slack="0"/>
<pin id="1687" dir="0" index="8" bw="3" slack="1"/>
<pin id="1688" dir="1" index="9" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="mantissa_24/8 "/>
</bind>
</comp>

<comp id="1695" class="1004" name="newret_fu_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="39" slack="0"/>
<pin id="1697" dir="0" index="1" bw="1" slack="7"/>
<pin id="1698" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret/8 "/>
</bind>
</comp>

<comp id="1700" class="1004" name="newret2_fu_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="39" slack="0"/>
<pin id="1702" dir="0" index="1" bw="1" slack="7"/>
<pin id="1703" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2/8 "/>
</bind>
</comp>

<comp id="1705" class="1004" name="newret4_fu_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="39" slack="0"/>
<pin id="1707" dir="0" index="1" bw="6" slack="1"/>
<pin id="1708" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret4/8 "/>
</bind>
</comp>

<comp id="1710" class="1004" name="newret6_fu_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="39" slack="0"/>
<pin id="1712" dir="0" index="1" bw="1" slack="7"/>
<pin id="1713" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret6/8 "/>
</bind>
</comp>

<comp id="1715" class="1004" name="newret8_fu_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="39" slack="0"/>
<pin id="1717" dir="0" index="1" bw="30" slack="0"/>
<pin id="1718" dir="1" index="2" bw="39" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret8/8 "/>
</bind>
</comp>

<comp id="1721" class="1005" name="y_mantissa3_val_read_reg_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="30" slack="7"/>
<pin id="1723" dir="1" index="1" bw="30" slack="7"/>
</pin_list>
<bind>
<opset="y_mantissa3_val_read "/>
</bind>
</comp>

<comp id="1726" class="1005" name="y_regime1_val_read_reg_1726">
<pin_list>
<pin id="1727" dir="0" index="0" bw="6" slack="6"/>
<pin id="1728" dir="1" index="1" bw="6" slack="6"/>
</pin_list>
<bind>
<opset="y_regime1_val_read "/>
</bind>
</comp>

<comp id="1731" class="1005" name="y_isZero_val_read_reg_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="1" slack="6"/>
<pin id="1733" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="y_isZero_val_read "/>
</bind>
</comp>

<comp id="1737" class="1005" name="x_mantissa3_read_reg_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="30" slack="6"/>
<pin id="1739" dir="1" index="1" bw="30" slack="6"/>
</pin_list>
<bind>
<opset="x_mantissa3_read "/>
</bind>
</comp>

<comp id="1742" class="1005" name="x_regime1_read_reg_1742">
<pin_list>
<pin id="1743" dir="0" index="0" bw="6" slack="6"/>
<pin id="1744" dir="1" index="1" bw="6" slack="6"/>
</pin_list>
<bind>
<opset="x_regime1_read "/>
</bind>
</comp>

<comp id="1747" class="1005" name="xor_ln559_reg_1747">
<pin_list>
<pin id="1748" dir="0" index="0" bw="1" slack="1"/>
<pin id="1749" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln559 "/>
</bind>
</comp>

<comp id="1752" class="1005" name="mantissa_reg_1752">
<pin_list>
<pin id="1753" dir="0" index="0" bw="31" slack="1"/>
<pin id="1754" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="mantissa "/>
</bind>
</comp>

<comp id="1757" class="1005" name="mantissa_19_reg_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="31" slack="1"/>
<pin id="1759" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="mantissa_19 "/>
</bind>
</comp>

<comp id="1762" class="1005" name="trunc_ln568_reg_1762">
<pin_list>
<pin id="1763" dir="0" index="0" bw="6" slack="6"/>
<pin id="1764" dir="1" index="1" bw="6" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln568 "/>
</bind>
</comp>

<comp id="1767" class="1005" name="isZero_reg_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="1" slack="6"/>
<pin id="1769" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="isZero "/>
</bind>
</comp>

<comp id="1773" class="1005" name="and_ln605_reg_1773">
<pin_list>
<pin id="1774" dir="0" index="0" bw="1" slack="6"/>
<pin id="1775" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="and_ln605 "/>
</bind>
</comp>

<comp id="1778" class="1005" name="exponent_reg_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="1" slack="7"/>
<pin id="1780" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="exponent "/>
</bind>
</comp>

<comp id="1783" class="1005" name="sign_reg_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="1" slack="7"/>
<pin id="1785" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="sign "/>
</bind>
</comp>

<comp id="1788" class="1005" name="mantissa_23_reg_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="31" slack="5"/>
<pin id="1790" dir="1" index="1" bw="31" slack="5"/>
</pin_list>
<bind>
<opset="mantissa_23 "/>
</bind>
</comp>

<comp id="1794" class="1005" name="count_14_reg_1794">
<pin_list>
<pin id="1795" dir="0" index="0" bw="4" slack="1"/>
<pin id="1796" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="count_14 "/>
</bind>
</comp>

<comp id="1801" class="1005" name="flag_7_reg_1801">
<pin_list>
<pin id="1802" dir="0" index="0" bw="1" slack="1"/>
<pin id="1803" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="flag_7 "/>
</bind>
</comp>

<comp id="1807" class="1005" name="tmp_23_reg_1807">
<pin_list>
<pin id="1808" dir="0" index="0" bw="1" slack="1"/>
<pin id="1809" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="1813" class="1005" name="tmp_24_reg_1813">
<pin_list>
<pin id="1814" dir="0" index="0" bw="1" slack="1"/>
<pin id="1815" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1819" class="1005" name="tmp_25_reg_1819">
<pin_list>
<pin id="1820" dir="0" index="0" bw="1" slack="1"/>
<pin id="1821" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1825" class="1005" name="tmp_26_reg_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="1" slack="1"/>
<pin id="1827" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="1831" class="1005" name="tmp_27_reg_1831">
<pin_list>
<pin id="1832" dir="0" index="0" bw="1" slack="1"/>
<pin id="1833" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="1837" class="1005" name="tmp_28_reg_1837">
<pin_list>
<pin id="1838" dir="0" index="0" bw="1" slack="2"/>
<pin id="1839" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="1843" class="1005" name="tmp_29_reg_1843">
<pin_list>
<pin id="1844" dir="0" index="0" bw="1" slack="2"/>
<pin id="1845" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1849" class="1005" name="tmp_30_reg_1849">
<pin_list>
<pin id="1850" dir="0" index="0" bw="1" slack="2"/>
<pin id="1851" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="1855" class="1005" name="tmp_31_reg_1855">
<pin_list>
<pin id="1856" dir="0" index="0" bw="1" slack="2"/>
<pin id="1857" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="1861" class="1005" name="tmp_32_reg_1861">
<pin_list>
<pin id="1862" dir="0" index="0" bw="1" slack="2"/>
<pin id="1863" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="1867" class="1005" name="tmp_33_reg_1867">
<pin_list>
<pin id="1868" dir="0" index="0" bw="1" slack="3"/>
<pin id="1869" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="1873" class="1005" name="tmp_34_reg_1873">
<pin_list>
<pin id="1874" dir="0" index="0" bw="1" slack="3"/>
<pin id="1875" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="1879" class="1005" name="tmp_35_reg_1879">
<pin_list>
<pin id="1880" dir="0" index="0" bw="1" slack="3"/>
<pin id="1881" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="1885" class="1005" name="tmp_36_reg_1885">
<pin_list>
<pin id="1886" dir="0" index="0" bw="1" slack="3"/>
<pin id="1887" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="1891" class="1005" name="tmp_37_reg_1891">
<pin_list>
<pin id="1892" dir="0" index="0" bw="1" slack="3"/>
<pin id="1893" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="1897" class="1005" name="tmp_38_reg_1897">
<pin_list>
<pin id="1898" dir="0" index="0" bw="1" slack="4"/>
<pin id="1899" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="1903" class="1005" name="tmp_39_reg_1903">
<pin_list>
<pin id="1904" dir="0" index="0" bw="1" slack="4"/>
<pin id="1905" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="1909" class="1005" name="tmp_40_reg_1909">
<pin_list>
<pin id="1910" dir="0" index="0" bw="1" slack="4"/>
<pin id="1911" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="1915" class="1005" name="tmp_41_reg_1915">
<pin_list>
<pin id="1916" dir="0" index="0" bw="1" slack="4"/>
<pin id="1917" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="1921" class="1005" name="tmp_42_reg_1921">
<pin_list>
<pin id="1922" dir="0" index="0" bw="1" slack="4"/>
<pin id="1923" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="1927" class="1005" name="tmp_43_reg_1927">
<pin_list>
<pin id="1928" dir="0" index="0" bw="1" slack="5"/>
<pin id="1929" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="1933" class="1005" name="tmp_44_reg_1933">
<pin_list>
<pin id="1934" dir="0" index="0" bw="1" slack="5"/>
<pin id="1935" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="1939" class="1005" name="count_24_reg_1939">
<pin_list>
<pin id="1940" dir="0" index="0" bw="4" slack="1"/>
<pin id="1941" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="count_24 "/>
</bind>
</comp>

<comp id="1946" class="1005" name="flag_12_reg_1946">
<pin_list>
<pin id="1947" dir="0" index="0" bw="1" slack="1"/>
<pin id="1948" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="flag_12 "/>
</bind>
</comp>

<comp id="1952" class="1005" name="count_34_reg_1952">
<pin_list>
<pin id="1953" dir="0" index="0" bw="5" slack="1"/>
<pin id="1954" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="count_34 "/>
</bind>
</comp>

<comp id="1959" class="1005" name="flag_17_reg_1959">
<pin_list>
<pin id="1960" dir="0" index="0" bw="1" slack="1"/>
<pin id="1961" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="flag_17 "/>
</bind>
</comp>

<comp id="1965" class="1005" name="count_44_reg_1965">
<pin_list>
<pin id="1966" dir="0" index="0" bw="5" slack="1"/>
<pin id="1967" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="count_44 "/>
</bind>
</comp>

<comp id="1972" class="1005" name="flag_22_reg_1972">
<pin_list>
<pin id="1973" dir="0" index="0" bw="1" slack="1"/>
<pin id="1974" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="flag_22 "/>
</bind>
</comp>

<comp id="1978" class="1005" name="count_54_reg_1978">
<pin_list>
<pin id="1979" dir="0" index="0" bw="5" slack="1"/>
<pin id="1980" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="count_54 "/>
</bind>
</comp>

<comp id="1985" class="1005" name="flag_27_reg_1985">
<pin_list>
<pin id="1986" dir="0" index="0" bw="1" slack="1"/>
<pin id="1987" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="flag_27 "/>
</bind>
</comp>

<comp id="1991" class="1005" name="select_ln611_reg_1991">
<pin_list>
<pin id="1992" dir="0" index="0" bw="30" slack="1"/>
<pin id="1993" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="select_ln611 "/>
</bind>
</comp>

<comp id="1996" class="1005" name="sel_tmp_reg_1996">
<pin_list>
<pin id="1997" dir="0" index="0" bw="3" slack="1"/>
<pin id="1998" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp "/>
</bind>
</comp>

<comp id="2001" class="1005" name="regime_13_reg_2001">
<pin_list>
<pin id="2002" dir="0" index="0" bw="6" slack="1"/>
<pin id="2003" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="regime_13 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="146"><net_src comp="20" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="22" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="24" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="22" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="20" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="22" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="24" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="22" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="2" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="22" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="184" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="154" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="184" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="178" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="208" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="212" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="154" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="148" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="222" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="226" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="184" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="154" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="148" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="26" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="236" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="178" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="242" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="178" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="148" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="26" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="236" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="266" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="172" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="142" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="278" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="26" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="272" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="284" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="254" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="290" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="296" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="202" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="302" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="172" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="142" pin="2"/><net_sink comp="308" pin=2"/></net>

<net id="319"><net_src comp="308" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="302" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="216" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="230" pin="2"/><net_sink comp="320" pin=2"/></net>

<net id="333"><net_src comp="302" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="196" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="166" pin="2"/><net_sink comp="328" pin=2"/></net>

<net id="341"><net_src comp="302" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="230" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="216" pin="2"/><net_sink comp="336" pin=2"/></net>

<net id="349"><net_src comp="302" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="142" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="172" pin="2"/><net_sink comp="344" pin=2"/></net>

<net id="356"><net_src comp="320" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="336" pin="3"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="28" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="352" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="30" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="369"><net_src comp="344" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="32" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="352" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="370" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="366" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="376" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="352" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="366" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="386" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="380" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="390" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="409"><net_src comp="358" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="396" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="400" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="416"><net_src comp="196" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="166" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="316" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="404" pin="3"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="404" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="316" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="320" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="172" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="142" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="412" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="440" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="272" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="160" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="178" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="463"><net_src comp="160" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="196" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="328" pin="3"/><net_sink comp="458" pin=2"/></net>

<net id="470"><net_src comp="160" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="190" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="446" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="446" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="160" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="26" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="190" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="484" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="501"><net_src comp="34" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="472" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="490" pin="2"/><net_sink comp="496" pin=2"/></net>

<net id="515"><net_src comp="36" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="516"><net_src comp="38" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="517"><net_src comp="40" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="518"><net_src comp="42" pin="0"/><net_sink comp="504" pin=3"/></net>

<net id="519"><net_src comp="148" pin="2"/><net_sink comp="504" pin=4"/></net>

<net id="520"><net_src comp="44" pin="0"/><net_sink comp="504" pin=5"/></net>

<net id="521"><net_src comp="452" pin="2"/><net_sink comp="504" pin=6"/></net>

<net id="522"><net_src comp="46" pin="0"/><net_sink comp="504" pin=7"/></net>

<net id="523"><net_src comp="496" pin="3"/><net_sink comp="504" pin=8"/></net>

<net id="535"><net_src comp="36" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="536"><net_src comp="38" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="537"><net_src comp="328" pin="3"/><net_sink comp="524" pin=2"/></net>

<net id="538"><net_src comp="42" pin="0"/><net_sink comp="524" pin=3"/></net>

<net id="539"><net_src comp="166" pin="2"/><net_sink comp="524" pin=4"/></net>

<net id="540"><net_src comp="44" pin="0"/><net_sink comp="524" pin=5"/></net>

<net id="541"><net_src comp="458" pin="3"/><net_sink comp="524" pin=6"/></net>

<net id="542"><net_src comp="46" pin="0"/><net_sink comp="524" pin=7"/></net>

<net id="543"><net_src comp="496" pin="3"/><net_sink comp="524" pin=8"/></net>

<net id="554"><net_src comp="48" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="544" pin="3"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="50" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="561"><net_src comp="549" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="26" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="566"><net_src comp="557" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="572"><net_src comp="48" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="544" pin="3"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="52" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="580"><net_src comp="549" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="563" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="38" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="588"><net_src comp="567" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="563" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="575" pin="3"/><net_sink comp="583" pin=2"/></net>

<net id="595"><net_src comp="549" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="567" pin="3"/><net_sink comp="591" pin=1"/></net>

<net id="602"><net_src comp="48" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="544" pin="3"/><net_sink comp="597" pin=1"/></net>

<net id="604"><net_src comp="54" pin="0"/><net_sink comp="597" pin=2"/></net>

<net id="609"><net_src comp="583" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="42" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="616"><net_src comp="591" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="583" pin="3"/><net_sink comp="611" pin=1"/></net>

<net id="618"><net_src comp="605" pin="2"/><net_sink comp="611" pin=2"/></net>

<net id="624"><net_src comp="597" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="625"><net_src comp="583" pin="3"/><net_sink comp="619" pin=1"/></net>

<net id="626"><net_src comp="611" pin="3"/><net_sink comp="619" pin=2"/></net>

<net id="630"><net_src comp="619" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="597" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="591" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="642"><net_src comp="48" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="643"><net_src comp="544" pin="3"/><net_sink comp="637" pin=1"/></net>

<net id="644"><net_src comp="56" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="649"><net_src comp="627" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="58" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="656"><net_src comp="631" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="657"><net_src comp="627" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="658"><net_src comp="645" pin="2"/><net_sink comp="651" pin=2"/></net>

<net id="664"><net_src comp="637" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="627" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="666"><net_src comp="651" pin="3"/><net_sink comp="659" pin=2"/></net>

<net id="671"><net_src comp="637" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="631" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="678"><net_src comp="48" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="544" pin="3"/><net_sink comp="673" pin=1"/></net>

<net id="680"><net_src comp="60" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="685"><net_src comp="659" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="58" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="692"><net_src comp="667" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="693"><net_src comp="659" pin="3"/><net_sink comp="687" pin=1"/></net>

<net id="694"><net_src comp="681" pin="2"/><net_sink comp="687" pin=2"/></net>

<net id="700"><net_src comp="673" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="701"><net_src comp="659" pin="3"/><net_sink comp="695" pin=1"/></net>

<net id="702"><net_src comp="687" pin="3"/><net_sink comp="695" pin=2"/></net>

<net id="707"><net_src comp="673" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="667" pin="2"/><net_sink comp="703" pin=1"/></net>

<net id="714"><net_src comp="48" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="544" pin="3"/><net_sink comp="709" pin=1"/></net>

<net id="716"><net_src comp="62" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="721"><net_src comp="695" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="58" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="728"><net_src comp="703" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="729"><net_src comp="695" pin="3"/><net_sink comp="723" pin=1"/></net>

<net id="730"><net_src comp="717" pin="2"/><net_sink comp="723" pin=2"/></net>

<net id="736"><net_src comp="709" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="695" pin="3"/><net_sink comp="731" pin=1"/></net>

<net id="738"><net_src comp="723" pin="3"/><net_sink comp="731" pin=2"/></net>

<net id="743"><net_src comp="709" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="703" pin="2"/><net_sink comp="739" pin=1"/></net>

<net id="750"><net_src comp="48" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="751"><net_src comp="544" pin="3"/><net_sink comp="745" pin=1"/></net>

<net id="752"><net_src comp="64" pin="0"/><net_sink comp="745" pin=2"/></net>

<net id="757"><net_src comp="731" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="58" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="764"><net_src comp="739" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="765"><net_src comp="731" pin="3"/><net_sink comp="759" pin=1"/></net>

<net id="766"><net_src comp="753" pin="2"/><net_sink comp="759" pin=2"/></net>

<net id="772"><net_src comp="745" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="773"><net_src comp="731" pin="3"/><net_sink comp="767" pin=1"/></net>

<net id="774"><net_src comp="759" pin="3"/><net_sink comp="767" pin=2"/></net>

<net id="778"><net_src comp="767" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="783"><net_src comp="745" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="739" pin="2"/><net_sink comp="779" pin=1"/></net>

<net id="790"><net_src comp="48" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="791"><net_src comp="544" pin="3"/><net_sink comp="785" pin=1"/></net>

<net id="792"><net_src comp="66" pin="0"/><net_sink comp="785" pin=2"/></net>

<net id="797"><net_src comp="775" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="68" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="804"><net_src comp="779" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="805"><net_src comp="775" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="806"><net_src comp="793" pin="2"/><net_sink comp="799" pin=2"/></net>

<net id="812"><net_src comp="785" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="813"><net_src comp="775" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="814"><net_src comp="799" pin="3"/><net_sink comp="807" pin=2"/></net>

<net id="819"><net_src comp="785" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="779" pin="2"/><net_sink comp="815" pin=1"/></net>

<net id="826"><net_src comp="48" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="827"><net_src comp="544" pin="3"/><net_sink comp="821" pin=1"/></net>

<net id="828"><net_src comp="70" pin="0"/><net_sink comp="821" pin=2"/></net>

<net id="834"><net_src comp="48" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="835"><net_src comp="544" pin="3"/><net_sink comp="829" pin=1"/></net>

<net id="836"><net_src comp="72" pin="0"/><net_sink comp="829" pin=2"/></net>

<net id="842"><net_src comp="48" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="843"><net_src comp="544" pin="3"/><net_sink comp="837" pin=1"/></net>

<net id="844"><net_src comp="74" pin="0"/><net_sink comp="837" pin=2"/></net>

<net id="850"><net_src comp="48" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="851"><net_src comp="544" pin="3"/><net_sink comp="845" pin=1"/></net>

<net id="852"><net_src comp="76" pin="0"/><net_sink comp="845" pin=2"/></net>

<net id="858"><net_src comp="48" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="859"><net_src comp="544" pin="3"/><net_sink comp="853" pin=1"/></net>

<net id="860"><net_src comp="78" pin="0"/><net_sink comp="853" pin=2"/></net>

<net id="866"><net_src comp="48" pin="0"/><net_sink comp="861" pin=0"/></net>

<net id="867"><net_src comp="544" pin="3"/><net_sink comp="861" pin=1"/></net>

<net id="868"><net_src comp="80" pin="0"/><net_sink comp="861" pin=2"/></net>

<net id="874"><net_src comp="48" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="875"><net_src comp="544" pin="3"/><net_sink comp="869" pin=1"/></net>

<net id="876"><net_src comp="82" pin="0"/><net_sink comp="869" pin=2"/></net>

<net id="882"><net_src comp="48" pin="0"/><net_sink comp="877" pin=0"/></net>

<net id="883"><net_src comp="544" pin="3"/><net_sink comp="877" pin=1"/></net>

<net id="884"><net_src comp="84" pin="0"/><net_sink comp="877" pin=2"/></net>

<net id="890"><net_src comp="48" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="891"><net_src comp="544" pin="3"/><net_sink comp="885" pin=1"/></net>

<net id="892"><net_src comp="86" pin="0"/><net_sink comp="885" pin=2"/></net>

<net id="898"><net_src comp="48" pin="0"/><net_sink comp="893" pin=0"/></net>

<net id="899"><net_src comp="544" pin="3"/><net_sink comp="893" pin=1"/></net>

<net id="900"><net_src comp="88" pin="0"/><net_sink comp="893" pin=2"/></net>

<net id="906"><net_src comp="48" pin="0"/><net_sink comp="901" pin=0"/></net>

<net id="907"><net_src comp="544" pin="3"/><net_sink comp="901" pin=1"/></net>

<net id="908"><net_src comp="90" pin="0"/><net_sink comp="901" pin=2"/></net>

<net id="914"><net_src comp="48" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="915"><net_src comp="544" pin="3"/><net_sink comp="909" pin=1"/></net>

<net id="916"><net_src comp="92" pin="0"/><net_sink comp="909" pin=2"/></net>

<net id="922"><net_src comp="48" pin="0"/><net_sink comp="917" pin=0"/></net>

<net id="923"><net_src comp="544" pin="3"/><net_sink comp="917" pin=1"/></net>

<net id="924"><net_src comp="94" pin="0"/><net_sink comp="917" pin=2"/></net>

<net id="930"><net_src comp="48" pin="0"/><net_sink comp="925" pin=0"/></net>

<net id="931"><net_src comp="544" pin="3"/><net_sink comp="925" pin=1"/></net>

<net id="932"><net_src comp="96" pin="0"/><net_sink comp="925" pin=2"/></net>

<net id="938"><net_src comp="48" pin="0"/><net_sink comp="933" pin=0"/></net>

<net id="939"><net_src comp="544" pin="3"/><net_sink comp="933" pin=1"/></net>

<net id="940"><net_src comp="98" pin="0"/><net_sink comp="933" pin=2"/></net>

<net id="946"><net_src comp="48" pin="0"/><net_sink comp="941" pin=0"/></net>

<net id="947"><net_src comp="544" pin="3"/><net_sink comp="941" pin=1"/></net>

<net id="948"><net_src comp="100" pin="0"/><net_sink comp="941" pin=2"/></net>

<net id="954"><net_src comp="48" pin="0"/><net_sink comp="949" pin=0"/></net>

<net id="955"><net_src comp="544" pin="3"/><net_sink comp="949" pin=1"/></net>

<net id="956"><net_src comp="30" pin="0"/><net_sink comp="949" pin=2"/></net>

<net id="962"><net_src comp="48" pin="0"/><net_sink comp="957" pin=0"/></net>

<net id="963"><net_src comp="544" pin="3"/><net_sink comp="957" pin=1"/></net>

<net id="964"><net_src comp="102" pin="0"/><net_sink comp="957" pin=2"/></net>

<net id="970"><net_src comp="48" pin="0"/><net_sink comp="965" pin=0"/></net>

<net id="971"><net_src comp="544" pin="3"/><net_sink comp="965" pin=1"/></net>

<net id="972"><net_src comp="104" pin="0"/><net_sink comp="965" pin=2"/></net>

<net id="978"><net_src comp="48" pin="0"/><net_sink comp="973" pin=0"/></net>

<net id="979"><net_src comp="544" pin="3"/><net_sink comp="973" pin=1"/></net>

<net id="980"><net_src comp="106" pin="0"/><net_sink comp="973" pin=2"/></net>

<net id="986"><net_src comp="48" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="987"><net_src comp="544" pin="3"/><net_sink comp="981" pin=1"/></net>

<net id="988"><net_src comp="108" pin="0"/><net_sink comp="981" pin=2"/></net>

<net id="994"><net_src comp="48" pin="0"/><net_sink comp="989" pin=0"/></net>

<net id="995"><net_src comp="544" pin="3"/><net_sink comp="989" pin=1"/></net>

<net id="996"><net_src comp="110" pin="0"/><net_sink comp="989" pin=2"/></net>

<net id="1001"><net_src comp="68" pin="0"/><net_sink comp="997" pin=1"/></net>

<net id="1007"><net_src comp="997" pin="2"/><net_sink comp="1002" pin=2"/></net>

<net id="1013"><net_src comp="1002" pin="3"/><net_sink comp="1008" pin=2"/></net>

<net id="1022"><net_src comp="1008" pin="3"/><net_sink comp="1018" pin=0"/></net>

<net id="1023"><net_src comp="68" pin="0"/><net_sink comp="1018" pin=1"/></net>

<net id="1029"><net_src comp="1014" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1030"><net_src comp="1008" pin="3"/><net_sink comp="1024" pin=1"/></net>

<net id="1031"><net_src comp="1018" pin="2"/><net_sink comp="1024" pin=2"/></net>

<net id="1037"><net_src comp="1008" pin="3"/><net_sink comp="1032" pin=1"/></net>

<net id="1038"><net_src comp="1024" pin="3"/><net_sink comp="1032" pin=2"/></net>

<net id="1043"><net_src comp="1014" pin="2"/><net_sink comp="1039" pin=1"/></net>

<net id="1048"><net_src comp="1032" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1049"><net_src comp="68" pin="0"/><net_sink comp="1044" pin=1"/></net>

<net id="1055"><net_src comp="1039" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1056"><net_src comp="1032" pin="3"/><net_sink comp="1050" pin=1"/></net>

<net id="1057"><net_src comp="1044" pin="2"/><net_sink comp="1050" pin=2"/></net>

<net id="1063"><net_src comp="1032" pin="3"/><net_sink comp="1058" pin=1"/></net>

<net id="1064"><net_src comp="1050" pin="3"/><net_sink comp="1058" pin=2"/></net>

<net id="1069"><net_src comp="1039" pin="2"/><net_sink comp="1065" pin=1"/></net>

<net id="1074"><net_src comp="1058" pin="3"/><net_sink comp="1070" pin=0"/></net>

<net id="1075"><net_src comp="68" pin="0"/><net_sink comp="1070" pin=1"/></net>

<net id="1081"><net_src comp="1065" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1082"><net_src comp="1058" pin="3"/><net_sink comp="1076" pin=1"/></net>

<net id="1083"><net_src comp="1070" pin="2"/><net_sink comp="1076" pin=2"/></net>

<net id="1089"><net_src comp="1058" pin="3"/><net_sink comp="1084" pin=1"/></net>

<net id="1090"><net_src comp="1076" pin="3"/><net_sink comp="1084" pin=2"/></net>

<net id="1095"><net_src comp="1065" pin="2"/><net_sink comp="1091" pin=1"/></net>

<net id="1100"><net_src comp="1084" pin="3"/><net_sink comp="1096" pin=0"/></net>

<net id="1101"><net_src comp="68" pin="0"/><net_sink comp="1096" pin=1"/></net>

<net id="1107"><net_src comp="1091" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1108"><net_src comp="1084" pin="3"/><net_sink comp="1102" pin=1"/></net>

<net id="1109"><net_src comp="1096" pin="2"/><net_sink comp="1102" pin=2"/></net>

<net id="1115"><net_src comp="1084" pin="3"/><net_sink comp="1110" pin=1"/></net>

<net id="1116"><net_src comp="1102" pin="3"/><net_sink comp="1110" pin=2"/></net>

<net id="1121"><net_src comp="1091" pin="2"/><net_sink comp="1117" pin=1"/></net>

<net id="1126"><net_src comp="68" pin="0"/><net_sink comp="1122" pin=1"/></net>

<net id="1132"><net_src comp="1122" pin="2"/><net_sink comp="1127" pin=2"/></net>

<net id="1138"><net_src comp="1127" pin="3"/><net_sink comp="1133" pin=2"/></net>

<net id="1147"><net_src comp="1133" pin="3"/><net_sink comp="1143" pin=0"/></net>

<net id="1148"><net_src comp="68" pin="0"/><net_sink comp="1143" pin=1"/></net>

<net id="1154"><net_src comp="1139" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1155"><net_src comp="1133" pin="3"/><net_sink comp="1149" pin=1"/></net>

<net id="1156"><net_src comp="1143" pin="2"/><net_sink comp="1149" pin=2"/></net>

<net id="1162"><net_src comp="1133" pin="3"/><net_sink comp="1157" pin=1"/></net>

<net id="1163"><net_src comp="1149" pin="3"/><net_sink comp="1157" pin=2"/></net>

<net id="1167"><net_src comp="1157" pin="3"/><net_sink comp="1164" pin=0"/></net>

<net id="1172"><net_src comp="1139" pin="2"/><net_sink comp="1168" pin=1"/></net>

<net id="1177"><net_src comp="1164" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1178"><net_src comp="112" pin="0"/><net_sink comp="1173" pin=1"/></net>

<net id="1184"><net_src comp="1168" pin="2"/><net_sink comp="1179" pin=0"/></net>

<net id="1185"><net_src comp="1164" pin="1"/><net_sink comp="1179" pin=1"/></net>

<net id="1186"><net_src comp="1173" pin="2"/><net_sink comp="1179" pin=2"/></net>

<net id="1192"><net_src comp="1164" pin="1"/><net_sink comp="1187" pin=1"/></net>

<net id="1193"><net_src comp="1179" pin="3"/><net_sink comp="1187" pin=2"/></net>

<net id="1198"><net_src comp="1168" pin="2"/><net_sink comp="1194" pin=1"/></net>

<net id="1203"><net_src comp="1187" pin="3"/><net_sink comp="1199" pin=0"/></net>

<net id="1204"><net_src comp="112" pin="0"/><net_sink comp="1199" pin=1"/></net>

<net id="1210"><net_src comp="1194" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1211"><net_src comp="1187" pin="3"/><net_sink comp="1205" pin=1"/></net>

<net id="1212"><net_src comp="1199" pin="2"/><net_sink comp="1205" pin=2"/></net>

<net id="1218"><net_src comp="1187" pin="3"/><net_sink comp="1213" pin=1"/></net>

<net id="1219"><net_src comp="1205" pin="3"/><net_sink comp="1213" pin=2"/></net>

<net id="1224"><net_src comp="1194" pin="2"/><net_sink comp="1220" pin=1"/></net>

<net id="1229"><net_src comp="1213" pin="3"/><net_sink comp="1225" pin=0"/></net>

<net id="1230"><net_src comp="112" pin="0"/><net_sink comp="1225" pin=1"/></net>

<net id="1236"><net_src comp="1220" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1237"><net_src comp="1213" pin="3"/><net_sink comp="1231" pin=1"/></net>

<net id="1238"><net_src comp="1225" pin="2"/><net_sink comp="1231" pin=2"/></net>

<net id="1244"><net_src comp="1213" pin="3"/><net_sink comp="1239" pin=1"/></net>

<net id="1245"><net_src comp="1231" pin="3"/><net_sink comp="1239" pin=2"/></net>

<net id="1250"><net_src comp="1220" pin="2"/><net_sink comp="1246" pin=1"/></net>

<net id="1255"><net_src comp="112" pin="0"/><net_sink comp="1251" pin=1"/></net>

<net id="1261"><net_src comp="1251" pin="2"/><net_sink comp="1256" pin=2"/></net>

<net id="1267"><net_src comp="1256" pin="3"/><net_sink comp="1262" pin=2"/></net>

<net id="1276"><net_src comp="1262" pin="3"/><net_sink comp="1272" pin=0"/></net>

<net id="1277"><net_src comp="112" pin="0"/><net_sink comp="1272" pin=1"/></net>

<net id="1283"><net_src comp="1268" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1284"><net_src comp="1262" pin="3"/><net_sink comp="1278" pin=1"/></net>

<net id="1285"><net_src comp="1272" pin="2"/><net_sink comp="1278" pin=2"/></net>

<net id="1291"><net_src comp="1262" pin="3"/><net_sink comp="1286" pin=1"/></net>

<net id="1292"><net_src comp="1278" pin="3"/><net_sink comp="1286" pin=2"/></net>

<net id="1297"><net_src comp="1268" pin="2"/><net_sink comp="1293" pin=1"/></net>

<net id="1302"><net_src comp="1286" pin="3"/><net_sink comp="1298" pin=0"/></net>

<net id="1303"><net_src comp="112" pin="0"/><net_sink comp="1298" pin=1"/></net>

<net id="1309"><net_src comp="1293" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1310"><net_src comp="1286" pin="3"/><net_sink comp="1304" pin=1"/></net>

<net id="1311"><net_src comp="1298" pin="2"/><net_sink comp="1304" pin=2"/></net>

<net id="1317"><net_src comp="1286" pin="3"/><net_sink comp="1312" pin=1"/></net>

<net id="1318"><net_src comp="1304" pin="3"/><net_sink comp="1312" pin=2"/></net>

<net id="1323"><net_src comp="1293" pin="2"/><net_sink comp="1319" pin=1"/></net>

<net id="1328"><net_src comp="1312" pin="3"/><net_sink comp="1324" pin=0"/></net>

<net id="1329"><net_src comp="112" pin="0"/><net_sink comp="1324" pin=1"/></net>

<net id="1335"><net_src comp="1319" pin="2"/><net_sink comp="1330" pin=0"/></net>

<net id="1336"><net_src comp="1312" pin="3"/><net_sink comp="1330" pin=1"/></net>

<net id="1337"><net_src comp="1324" pin="2"/><net_sink comp="1330" pin=2"/></net>

<net id="1343"><net_src comp="1312" pin="3"/><net_sink comp="1338" pin=1"/></net>

<net id="1344"><net_src comp="1330" pin="3"/><net_sink comp="1338" pin=2"/></net>

<net id="1349"><net_src comp="1319" pin="2"/><net_sink comp="1345" pin=1"/></net>

<net id="1354"><net_src comp="1338" pin="3"/><net_sink comp="1350" pin=0"/></net>

<net id="1355"><net_src comp="112" pin="0"/><net_sink comp="1350" pin=1"/></net>

<net id="1361"><net_src comp="1345" pin="2"/><net_sink comp="1356" pin=0"/></net>

<net id="1362"><net_src comp="1338" pin="3"/><net_sink comp="1356" pin=1"/></net>

<net id="1363"><net_src comp="1350" pin="2"/><net_sink comp="1356" pin=2"/></net>

<net id="1369"><net_src comp="1338" pin="3"/><net_sink comp="1364" pin=1"/></net>

<net id="1370"><net_src comp="1356" pin="3"/><net_sink comp="1364" pin=2"/></net>

<net id="1375"><net_src comp="1345" pin="2"/><net_sink comp="1371" pin=1"/></net>

<net id="1380"><net_src comp="112" pin="0"/><net_sink comp="1376" pin=1"/></net>

<net id="1386"><net_src comp="1376" pin="2"/><net_sink comp="1381" pin=2"/></net>

<net id="1392"><net_src comp="1381" pin="3"/><net_sink comp="1387" pin=2"/></net>

<net id="1401"><net_src comp="1387" pin="3"/><net_sink comp="1397" pin=0"/></net>

<net id="1402"><net_src comp="112" pin="0"/><net_sink comp="1397" pin=1"/></net>

<net id="1408"><net_src comp="1393" pin="2"/><net_sink comp="1403" pin=0"/></net>

<net id="1409"><net_src comp="1387" pin="3"/><net_sink comp="1403" pin=1"/></net>

<net id="1410"><net_src comp="1397" pin="2"/><net_sink comp="1403" pin=2"/></net>

<net id="1416"><net_src comp="1387" pin="3"/><net_sink comp="1411" pin=1"/></net>

<net id="1417"><net_src comp="1403" pin="3"/><net_sink comp="1411" pin=2"/></net>

<net id="1422"><net_src comp="1393" pin="2"/><net_sink comp="1418" pin=1"/></net>

<net id="1427"><net_src comp="1411" pin="3"/><net_sink comp="1423" pin=0"/></net>

<net id="1428"><net_src comp="112" pin="0"/><net_sink comp="1423" pin=1"/></net>

<net id="1434"><net_src comp="1418" pin="2"/><net_sink comp="1429" pin=0"/></net>

<net id="1435"><net_src comp="1411" pin="3"/><net_sink comp="1429" pin=1"/></net>

<net id="1436"><net_src comp="1423" pin="2"/><net_sink comp="1429" pin=2"/></net>

<net id="1442"><net_src comp="1411" pin="3"/><net_sink comp="1437" pin=1"/></net>

<net id="1443"><net_src comp="1429" pin="3"/><net_sink comp="1437" pin=2"/></net>

<net id="1448"><net_src comp="1418" pin="2"/><net_sink comp="1444" pin=1"/></net>

<net id="1453"><net_src comp="1437" pin="3"/><net_sink comp="1449" pin=0"/></net>

<net id="1454"><net_src comp="112" pin="0"/><net_sink comp="1449" pin=1"/></net>

<net id="1460"><net_src comp="1444" pin="2"/><net_sink comp="1455" pin=0"/></net>

<net id="1461"><net_src comp="1437" pin="3"/><net_sink comp="1455" pin=1"/></net>

<net id="1462"><net_src comp="1449" pin="2"/><net_sink comp="1455" pin=2"/></net>

<net id="1468"><net_src comp="1437" pin="3"/><net_sink comp="1463" pin=1"/></net>

<net id="1469"><net_src comp="1455" pin="3"/><net_sink comp="1463" pin=2"/></net>

<net id="1474"><net_src comp="1444" pin="2"/><net_sink comp="1470" pin=1"/></net>

<net id="1479"><net_src comp="1463" pin="3"/><net_sink comp="1475" pin=0"/></net>

<net id="1480"><net_src comp="112" pin="0"/><net_sink comp="1475" pin=1"/></net>

<net id="1486"><net_src comp="1470" pin="2"/><net_sink comp="1481" pin=0"/></net>

<net id="1487"><net_src comp="1463" pin="3"/><net_sink comp="1481" pin=1"/></net>

<net id="1488"><net_src comp="1475" pin="2"/><net_sink comp="1481" pin=2"/></net>

<net id="1494"><net_src comp="1463" pin="3"/><net_sink comp="1489" pin=1"/></net>

<net id="1495"><net_src comp="1481" pin="3"/><net_sink comp="1489" pin=2"/></net>

<net id="1500"><net_src comp="1470" pin="2"/><net_sink comp="1496" pin=1"/></net>

<net id="1505"><net_src comp="112" pin="0"/><net_sink comp="1501" pin=1"/></net>

<net id="1511"><net_src comp="1501" pin="2"/><net_sink comp="1506" pin=2"/></net>

<net id="1517"><net_src comp="1506" pin="3"/><net_sink comp="1512" pin=2"/></net>

<net id="1526"><net_src comp="1512" pin="3"/><net_sink comp="1522" pin=0"/></net>

<net id="1527"><net_src comp="112" pin="0"/><net_sink comp="1522" pin=1"/></net>

<net id="1533"><net_src comp="1518" pin="2"/><net_sink comp="1528" pin=0"/></net>

<net id="1534"><net_src comp="1512" pin="3"/><net_sink comp="1528" pin=1"/></net>

<net id="1535"><net_src comp="1522" pin="2"/><net_sink comp="1528" pin=2"/></net>

<net id="1541"><net_src comp="1512" pin="3"/><net_sink comp="1536" pin=1"/></net>

<net id="1542"><net_src comp="1528" pin="3"/><net_sink comp="1536" pin=2"/></net>

<net id="1547"><net_src comp="1518" pin="2"/><net_sink comp="1543" pin=1"/></net>

<net id="1555"><net_src comp="1536" pin="3"/><net_sink comp="1551" pin=0"/></net>

<net id="1556"><net_src comp="112" pin="0"/><net_sink comp="1551" pin=1"/></net>

<net id="1562"><net_src comp="1543" pin="2"/><net_sink comp="1557" pin=0"/></net>

<net id="1563"><net_src comp="1536" pin="3"/><net_sink comp="1557" pin=1"/></net>

<net id="1564"><net_src comp="1551" pin="2"/><net_sink comp="1557" pin=2"/></net>

<net id="1570"><net_src comp="1548" pin="1"/><net_sink comp="1565" pin=0"/></net>

<net id="1571"><net_src comp="1536" pin="3"/><net_sink comp="1565" pin=1"/></net>

<net id="1572"><net_src comp="1557" pin="3"/><net_sink comp="1565" pin=2"/></net>

<net id="1576"><net_src comp="1565" pin="3"/><net_sink comp="1573" pin=0"/></net>

<net id="1581"><net_src comp="1573" pin="1"/><net_sink comp="1577" pin=0"/></net>

<net id="1582"><net_src comp="114" pin="0"/><net_sink comp="1577" pin=1"/></net>

<net id="1586"><net_src comp="1577" pin="2"/><net_sink comp="1583" pin=0"/></net>

<net id="1591"><net_src comp="1565" pin="3"/><net_sink comp="1587" pin=0"/></net>

<net id="1592"><net_src comp="116" pin="0"/><net_sink comp="1587" pin=1"/></net>

<net id="1600"><net_src comp="1593" pin="1"/><net_sink comp="1596" pin=0"/></net>

<net id="1601"><net_src comp="1583" pin="1"/><net_sink comp="1596" pin=1"/></net>

<net id="1606"><net_src comp="118" pin="0"/><net_sink comp="1602" pin=0"/></net>

<net id="1607"><net_src comp="1573" pin="1"/><net_sink comp="1602" pin=1"/></net>

<net id="1611"><net_src comp="1602" pin="2"/><net_sink comp="1608" pin=0"/></net>

<net id="1616"><net_src comp="1593" pin="1"/><net_sink comp="1612" pin=0"/></net>

<net id="1617"><net_src comp="1608" pin="1"/><net_sink comp="1612" pin=1"/></net>

<net id="1621"><net_src comp="1596" pin="2"/><net_sink comp="1618" pin=0"/></net>

<net id="1625"><net_src comp="1612" pin="2"/><net_sink comp="1622" pin=0"/></net>

<net id="1631"><net_src comp="1587" pin="2"/><net_sink comp="1626" pin=0"/></net>

<net id="1632"><net_src comp="1618" pin="1"/><net_sink comp="1626" pin=1"/></net>

<net id="1633"><net_src comp="1622" pin="1"/><net_sink comp="1626" pin=2"/></net>

<net id="1638"><net_src comp="1577" pin="2"/><net_sink comp="1634" pin=1"/></net>

<net id="1644"><net_src comp="1626" pin="3"/><net_sink comp="1639" pin=2"/></net>

<net id="1650"><net_src comp="1634" pin="2"/><net_sink comp="1645" pin=2"/></net>

<net id="1657"><net_src comp="120" pin="0"/><net_sink comp="1651" pin=0"/></net>

<net id="1658"><net_src comp="40" pin="0"/><net_sink comp="1651" pin=3"/></net>

<net id="1670"><net_src comp="122" pin="0"/><net_sink comp="1659" pin=0"/></net>

<net id="1671"><net_src comp="124" pin="0"/><net_sink comp="1659" pin=1"/></net>

<net id="1672"><net_src comp="126" pin="0"/><net_sink comp="1659" pin=2"/></net>

<net id="1673"><net_src comp="128" pin="0"/><net_sink comp="1659" pin=3"/></net>

<net id="1674"><net_src comp="130" pin="0"/><net_sink comp="1659" pin=5"/></net>

<net id="1675"><net_src comp="1645" pin="3"/><net_sink comp="1659" pin=6"/></net>

<net id="1676"><net_src comp="132" pin="0"/><net_sink comp="1659" pin=7"/></net>

<net id="1677"><net_src comp="1651" pin="4"/><net_sink comp="1659" pin=8"/></net>

<net id="1689"><net_src comp="134" pin="0"/><net_sink comp="1678" pin=0"/></net>

<net id="1690"><net_src comp="124" pin="0"/><net_sink comp="1678" pin=1"/></net>

<net id="1691"><net_src comp="136" pin="0"/><net_sink comp="1678" pin=2"/></net>

<net id="1692"><net_src comp="128" pin="0"/><net_sink comp="1678" pin=3"/></net>

<net id="1693"><net_src comp="130" pin="0"/><net_sink comp="1678" pin=5"/></net>

<net id="1694"><net_src comp="138" pin="0"/><net_sink comp="1678" pin=7"/></net>

<net id="1699"><net_src comp="140" pin="0"/><net_sink comp="1695" pin=0"/></net>

<net id="1704"><net_src comp="1695" pin="2"/><net_sink comp="1700" pin=0"/></net>

<net id="1709"><net_src comp="1700" pin="2"/><net_sink comp="1705" pin=0"/></net>

<net id="1714"><net_src comp="1705" pin="2"/><net_sink comp="1710" pin=0"/></net>

<net id="1719"><net_src comp="1710" pin="2"/><net_sink comp="1715" pin=0"/></net>

<net id="1720"><net_src comp="1678" pin="9"/><net_sink comp="1715" pin=1"/></net>

<net id="1724"><net_src comp="142" pin="2"/><net_sink comp="1721" pin=0"/></net>

<net id="1725"><net_src comp="1721" pin="1"/><net_sink comp="1678" pin=4"/></net>

<net id="1729"><net_src comp="154" pin="2"/><net_sink comp="1726" pin=0"/></net>

<net id="1730"><net_src comp="1726" pin="1"/><net_sink comp="1659" pin=4"/></net>

<net id="1734"><net_src comp="160" pin="2"/><net_sink comp="1731" pin=0"/></net>

<net id="1735"><net_src comp="1731" pin="1"/><net_sink comp="1639" pin=0"/></net>

<net id="1736"><net_src comp="1731" pin="1"/><net_sink comp="1645" pin=0"/></net>

<net id="1740"><net_src comp="172" pin="2"/><net_sink comp="1737" pin=0"/></net>

<net id="1741"><net_src comp="1737" pin="1"/><net_sink comp="1639" pin=1"/></net>

<net id="1745"><net_src comp="184" pin="2"/><net_sink comp="1742" pin=0"/></net>

<net id="1746"><net_src comp="1742" pin="1"/><net_sink comp="1645" pin=1"/></net>

<net id="1750"><net_src comp="412" pin="2"/><net_sink comp="1747" pin=0"/></net>

<net id="1751"><net_src comp="1747" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="1755"><net_src comp="418" pin="2"/><net_sink comp="1752" pin=0"/></net>

<net id="1756"><net_src comp="1752" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="1760"><net_src comp="424" pin="2"/><net_sink comp="1757" pin=0"/></net>

<net id="1761"><net_src comp="1757" pin="1"/><net_sink comp="544" pin=2"/></net>

<net id="1765"><net_src comp="430" pin="1"/><net_sink comp="1762" pin=0"/></net>

<net id="1766"><net_src comp="1762" pin="1"/><net_sink comp="1634" pin=0"/></net>

<net id="1770"><net_src comp="472" pin="2"/><net_sink comp="1767" pin=0"/></net>

<net id="1771"><net_src comp="1767" pin="1"/><net_sink comp="1651" pin=1"/></net>

<net id="1772"><net_src comp="1767" pin="1"/><net_sink comp="1700" pin=1"/></net>

<net id="1776"><net_src comp="490" pin="2"/><net_sink comp="1773" pin=0"/></net>

<net id="1777"><net_src comp="1773" pin="1"/><net_sink comp="1651" pin=2"/></net>

<net id="1781"><net_src comp="504" pin="9"/><net_sink comp="1778" pin=0"/></net>

<net id="1782"><net_src comp="1778" pin="1"/><net_sink comp="1710" pin=1"/></net>

<net id="1786"><net_src comp="524" pin="9"/><net_sink comp="1783" pin=0"/></net>

<net id="1787"><net_src comp="1783" pin="1"/><net_sink comp="1695" pin=1"/></net>

<net id="1791"><net_src comp="544" pin="3"/><net_sink comp="1788" pin=0"/></net>

<net id="1792"><net_src comp="1788" pin="1"/><net_sink comp="1548" pin=0"/></net>

<net id="1793"><net_src comp="1788" pin="1"/><net_sink comp="1593" pin=0"/></net>

<net id="1797"><net_src comp="807" pin="3"/><net_sink comp="1794" pin=0"/></net>

<net id="1798"><net_src comp="1794" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1799"><net_src comp="1794" pin="1"/><net_sink comp="1002" pin=1"/></net>

<net id="1800"><net_src comp="1794" pin="1"/><net_sink comp="1008" pin=1"/></net>

<net id="1804"><net_src comp="815" pin="2"/><net_sink comp="1801" pin=0"/></net>

<net id="1805"><net_src comp="1801" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1806"><net_src comp="1801" pin="1"/><net_sink comp="1014" pin=1"/></net>

<net id="1810"><net_src comp="821" pin="3"/><net_sink comp="1807" pin=0"/></net>

<net id="1811"><net_src comp="1807" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1812"><net_src comp="1807" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1816"><net_src comp="829" pin="3"/><net_sink comp="1813" pin=0"/></net>

<net id="1817"><net_src comp="1813" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1818"><net_src comp="1813" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1822"><net_src comp="837" pin="3"/><net_sink comp="1819" pin=0"/></net>

<net id="1823"><net_src comp="1819" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1824"><net_src comp="1819" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1828"><net_src comp="845" pin="3"/><net_sink comp="1825" pin=0"/></net>

<net id="1829"><net_src comp="1825" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1830"><net_src comp="1825" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1834"><net_src comp="853" pin="3"/><net_sink comp="1831" pin=0"/></net>

<net id="1835"><net_src comp="1831" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1836"><net_src comp="1831" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1840"><net_src comp="861" pin="3"/><net_sink comp="1837" pin=0"/></net>

<net id="1841"><net_src comp="1837" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1842"><net_src comp="1837" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1846"><net_src comp="869" pin="3"/><net_sink comp="1843" pin=0"/></net>

<net id="1847"><net_src comp="1843" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="1848"><net_src comp="1843" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1852"><net_src comp="877" pin="3"/><net_sink comp="1849" pin=0"/></net>

<net id="1853"><net_src comp="1849" pin="1"/><net_sink comp="1187" pin=0"/></net>

<net id="1854"><net_src comp="1849" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1858"><net_src comp="885" pin="3"/><net_sink comp="1855" pin=0"/></net>

<net id="1859"><net_src comp="1855" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="1860"><net_src comp="1855" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1864"><net_src comp="893" pin="3"/><net_sink comp="1861" pin=0"/></net>

<net id="1865"><net_src comp="1861" pin="1"/><net_sink comp="1239" pin=0"/></net>

<net id="1866"><net_src comp="1861" pin="1"/><net_sink comp="1246" pin=0"/></net>

<net id="1870"><net_src comp="901" pin="3"/><net_sink comp="1867" pin=0"/></net>

<net id="1871"><net_src comp="1867" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1872"><net_src comp="1867" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1876"><net_src comp="909" pin="3"/><net_sink comp="1873" pin=0"/></net>

<net id="1877"><net_src comp="1873" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="1878"><net_src comp="1873" pin="1"/><net_sink comp="1293" pin=0"/></net>

<net id="1882"><net_src comp="917" pin="3"/><net_sink comp="1879" pin=0"/></net>

<net id="1883"><net_src comp="1879" pin="1"/><net_sink comp="1312" pin=0"/></net>

<net id="1884"><net_src comp="1879" pin="1"/><net_sink comp="1319" pin=0"/></net>

<net id="1888"><net_src comp="925" pin="3"/><net_sink comp="1885" pin=0"/></net>

<net id="1889"><net_src comp="1885" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1890"><net_src comp="1885" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1894"><net_src comp="933" pin="3"/><net_sink comp="1891" pin=0"/></net>

<net id="1895"><net_src comp="1891" pin="1"/><net_sink comp="1364" pin=0"/></net>

<net id="1896"><net_src comp="1891" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="1900"><net_src comp="941" pin="3"/><net_sink comp="1897" pin=0"/></net>

<net id="1901"><net_src comp="1897" pin="1"/><net_sink comp="1387" pin=0"/></net>

<net id="1902"><net_src comp="1897" pin="1"/><net_sink comp="1393" pin=0"/></net>

<net id="1906"><net_src comp="949" pin="3"/><net_sink comp="1903" pin=0"/></net>

<net id="1907"><net_src comp="1903" pin="1"/><net_sink comp="1411" pin=0"/></net>

<net id="1908"><net_src comp="1903" pin="1"/><net_sink comp="1418" pin=0"/></net>

<net id="1912"><net_src comp="957" pin="3"/><net_sink comp="1909" pin=0"/></net>

<net id="1913"><net_src comp="1909" pin="1"/><net_sink comp="1437" pin=0"/></net>

<net id="1914"><net_src comp="1909" pin="1"/><net_sink comp="1444" pin=0"/></net>

<net id="1918"><net_src comp="965" pin="3"/><net_sink comp="1915" pin=0"/></net>

<net id="1919"><net_src comp="1915" pin="1"/><net_sink comp="1463" pin=0"/></net>

<net id="1920"><net_src comp="1915" pin="1"/><net_sink comp="1470" pin=0"/></net>

<net id="1924"><net_src comp="973" pin="3"/><net_sink comp="1921" pin=0"/></net>

<net id="1925"><net_src comp="1921" pin="1"/><net_sink comp="1489" pin=0"/></net>

<net id="1926"><net_src comp="1921" pin="1"/><net_sink comp="1496" pin=0"/></net>

<net id="1930"><net_src comp="981" pin="3"/><net_sink comp="1927" pin=0"/></net>

<net id="1931"><net_src comp="1927" pin="1"/><net_sink comp="1512" pin=0"/></net>

<net id="1932"><net_src comp="1927" pin="1"/><net_sink comp="1518" pin=0"/></net>

<net id="1936"><net_src comp="989" pin="3"/><net_sink comp="1933" pin=0"/></net>

<net id="1937"><net_src comp="1933" pin="1"/><net_sink comp="1536" pin=0"/></net>

<net id="1938"><net_src comp="1933" pin="1"/><net_sink comp="1543" pin=0"/></net>

<net id="1942"><net_src comp="1110" pin="3"/><net_sink comp="1939" pin=0"/></net>

<net id="1943"><net_src comp="1939" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1944"><net_src comp="1939" pin="1"/><net_sink comp="1127" pin=1"/></net>

<net id="1945"><net_src comp="1939" pin="1"/><net_sink comp="1133" pin=1"/></net>

<net id="1949"><net_src comp="1117" pin="2"/><net_sink comp="1946" pin=0"/></net>

<net id="1950"><net_src comp="1946" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1951"><net_src comp="1946" pin="1"/><net_sink comp="1139" pin=1"/></net>

<net id="1955"><net_src comp="1239" pin="3"/><net_sink comp="1952" pin=0"/></net>

<net id="1956"><net_src comp="1952" pin="1"/><net_sink comp="1251" pin=0"/></net>

<net id="1957"><net_src comp="1952" pin="1"/><net_sink comp="1256" pin=1"/></net>

<net id="1958"><net_src comp="1952" pin="1"/><net_sink comp="1262" pin=1"/></net>

<net id="1962"><net_src comp="1246" pin="2"/><net_sink comp="1959" pin=0"/></net>

<net id="1963"><net_src comp="1959" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1964"><net_src comp="1959" pin="1"/><net_sink comp="1268" pin=1"/></net>

<net id="1968"><net_src comp="1364" pin="3"/><net_sink comp="1965" pin=0"/></net>

<net id="1969"><net_src comp="1965" pin="1"/><net_sink comp="1376" pin=0"/></net>

<net id="1970"><net_src comp="1965" pin="1"/><net_sink comp="1381" pin=1"/></net>

<net id="1971"><net_src comp="1965" pin="1"/><net_sink comp="1387" pin=1"/></net>

<net id="1975"><net_src comp="1371" pin="2"/><net_sink comp="1972" pin=0"/></net>

<net id="1976"><net_src comp="1972" pin="1"/><net_sink comp="1381" pin=0"/></net>

<net id="1977"><net_src comp="1972" pin="1"/><net_sink comp="1393" pin=1"/></net>

<net id="1981"><net_src comp="1489" pin="3"/><net_sink comp="1978" pin=0"/></net>

<net id="1982"><net_src comp="1978" pin="1"/><net_sink comp="1501" pin=0"/></net>

<net id="1983"><net_src comp="1978" pin="1"/><net_sink comp="1506" pin=1"/></net>

<net id="1984"><net_src comp="1978" pin="1"/><net_sink comp="1512" pin=1"/></net>

<net id="1988"><net_src comp="1496" pin="2"/><net_sink comp="1985" pin=0"/></net>

<net id="1989"><net_src comp="1985" pin="1"/><net_sink comp="1506" pin=0"/></net>

<net id="1990"><net_src comp="1985" pin="1"/><net_sink comp="1518" pin=1"/></net>

<net id="1994"><net_src comp="1639" pin="3"/><net_sink comp="1991" pin=0"/></net>

<net id="1995"><net_src comp="1991" pin="1"/><net_sink comp="1678" pin=6"/></net>

<net id="1999"><net_src comp="1651" pin="4"/><net_sink comp="1996" pin=0"/></net>

<net id="2000"><net_src comp="1996" pin="1"/><net_sink comp="1678" pin=8"/></net>

<net id="2004"><net_src comp="1659" pin="9"/><net_sink comp="2001" pin=0"/></net>

<net id="2005"><net_src comp="2001" pin="1"/><net_sink comp="1705" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_sign | {}
	Port: x_isZero | {}
	Port: x_regime1 | {}
	Port: x_exponent2 | {}
	Port: x_mantissa3 | {}
	Port: y_sign_val | {}
	Port: y_isZero_val | {}
	Port: y_regime1_val | {}
	Port: y_exponent2_val | {}
	Port: y_mantissa3_val | {}
 - Input state : 
	Port: positAdd : x_sign | {1 }
	Port: positAdd : x_isZero | {1 }
	Port: positAdd : x_regime1 | {1 }
	Port: positAdd : x_exponent2 | {1 }
	Port: positAdd : x_mantissa3 | {1 }
	Port: positAdd : y_sign_val | {1 }
	Port: positAdd : y_isZero_val | {1 }
	Port: positAdd : y_regime1_val | {1 }
	Port: positAdd : y_exponent2_val | {1 }
	Port: positAdd : y_mantissa3_val | {1 }
  - Chain level:
	State 1
		sf_x : 1
		sf_y : 1
		and_ln541 : 1
		and_ln541_1 : 1
		xor_ln542_2 : 1
		p_cast : 1
		diff : 1
		tmp : 2
		zext_ln558 : 1
		sub_ln558 : 2
		zext_ln558_1 : 3
		shl_ln558 : 4
		zext_ln558_2 : 2
		lshr_ln558 : 3
		trunc_ln558 : 5
		trunc_ln558_1 : 4
		mS_1 : 6
		mantissa : 7
		mantissa_19 : 7
		trunc_ln568 : 1
		select_ln611_2 : 1
		exponent : 1
		sign : 1
	State 2
		flag : 1
		count : 2
		zext_ln97 : 2
		tmp_16 : 1
		count_1 : 3
		count_2 : 4
		flag_1 : 2
		tmp_17 : 1
		add_ln101 : 5
		count_3 : 6
		count_4 : 7
		zext_ln98 : 8
		flag_2 : 2
		tmp_18 : 1
		add_ln101_1 : 9
		count_5 : 10
		count_6 : 11
		flag_3 : 2
		tmp_19 : 1
		add_ln101_2 : 12
		count_7 : 13
		count_8 : 14
		flag_4 : 2
		tmp_20 : 1
		add_ln101_3 : 15
		count_9 : 16
		count_10 : 17
		flag_5 : 2
		tmp_21 : 1
		add_ln101_4 : 18
		count_11 : 19
		count_12 : 20
		zext_ln98_1 : 21
		flag_6 : 2
		tmp_22 : 1
		add_ln101_5 : 22
		count_13 : 23
		count_14 : 24
		flag_7 : 2
		tmp_23 : 1
		tmp_24 : 1
		tmp_25 : 1
		tmp_26 : 1
		tmp_27 : 1
		tmp_28 : 1
		tmp_29 : 1
		tmp_30 : 1
		tmp_31 : 1
		tmp_32 : 1
		tmp_33 : 1
		tmp_34 : 1
		tmp_35 : 1
		tmp_36 : 1
		tmp_37 : 1
		tmp_38 : 1
		tmp_39 : 1
		tmp_40 : 1
		tmp_41 : 1
		tmp_42 : 1
		tmp_43 : 1
		tmp_44 : 1
	State 3
		count_15 : 1
		count_16 : 2
		add_ln101_7 : 3
		count_17 : 4
		count_18 : 5
		add_ln101_8 : 6
		count_19 : 7
		count_20 : 8
		add_ln101_9 : 9
		count_21 : 10
		count_22 : 11
		add_ln101_10 : 12
		count_23 : 13
		count_24 : 14
	State 4
		count_25 : 1
		count_26 : 2
		add_ln101_12 : 3
		count_27 : 4
		count_28 : 5
		zext_ln98_2 : 6
		add_ln101_13 : 7
		count_29 : 8
		count_30 : 9
		add_ln101_14 : 10
		count_31 : 11
		count_32 : 12
		add_ln101_15 : 13
		count_33 : 14
		count_34 : 15
	State 5
		count_35 : 1
		count_36 : 2
		add_ln101_17 : 3
		count_37 : 4
		count_38 : 5
		add_ln101_18 : 6
		count_39 : 7
		count_40 : 8
		add_ln101_19 : 9
		count_41 : 10
		count_42 : 11
		add_ln101_20 : 12
		count_43 : 13
		count_44 : 14
	State 6
		count_45 : 1
		count_46 : 2
		add_ln101_22 : 3
		count_47 : 4
		count_48 : 5
		add_ln101_23 : 6
		count_49 : 7
		count_50 : 8
		add_ln101_24 : 9
		count_51 : 10
		count_52 : 11
		add_ln101_25 : 12
		count_53 : 13
		count_54 : 14
	State 7
		count_55 : 1
		count_56 : 2
		add_ln101_27 : 3
		count_57 : 4
		count_58 : 5
		add_ln101_28 : 6
		count_59 : 7
		count_60 : 8
		zext_ln98_3 : 9
		SA : 10
		sext_ln529 : 11
		icmp_ln567 : 9
		shl_ln567 : 12
		sub_ln567 : 10
		sext_ln567 : 11
		lshr_ln567 : 12
		trunc_ln594 : 13
		trunc_ln594_1 : 13
		mantissa_21 : 14
		regime : 11
		select_ln611 : 15
		select_ln611_1 : 12
		regime_13 : 13
	State 8
		newret2 : 1
		newret4 : 2
		newret6 : 3
		newret8 : 4
		ret_ln542 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |           empty_fu_308           |    0    |    29   |
|          |          empty_74_fu_320         |    0    |    7    |
|          |          empty_75_fu_328         |    0    |    2    |
|          |          empty_76_fu_336         |    0    |    7    |
|          |             mS_fu_344            |    0    |    29   |
|          |            mS_1_fu_404           |    0    |    30   |
|          |       select_ln611_2_fu_458      |    0    |    2    |
|          |        mantissa_23_fu_544        |    0    |    30   |
|          |          count_1_fu_575          |    0    |    2    |
|          |          count_2_fu_583          |    0    |    2    |
|          |          count_3_fu_611          |    0    |    2    |
|          |          count_4_fu_619          |    0    |    2    |
|          |          count_5_fu_651          |    0    |    3    |
|          |          count_6_fu_659          |    0    |    3    |
|          |          count_7_fu_687          |    0    |    3    |
|          |          count_8_fu_695          |    0    |    3    |
|          |          count_9_fu_723          |    0    |    3    |
|          |          count_10_fu_731         |    0    |    3    |
|          |          count_11_fu_759         |    0    |    3    |
|          |          count_12_fu_767         |    0    |    3    |
|          |          count_13_fu_799         |    0    |    4    |
|          |          count_14_fu_807         |    0    |    4    |
|          |         count_15_fu_1002         |    0    |    4    |
|          |         count_16_fu_1008         |    0    |    4    |
|          |         count_17_fu_1024         |    0    |    4    |
|          |         count_18_fu_1032         |    0    |    4    |
|          |         count_19_fu_1050         |    0    |    4    |
|          |         count_20_fu_1058         |    0    |    4    |
|          |         count_21_fu_1076         |    0    |    4    |
|          |         count_22_fu_1084         |    0    |    4    |
|          |         count_23_fu_1102         |    0    |    4    |
|          |         count_24_fu_1110         |    0    |    4    |
|          |         count_25_fu_1127         |    0    |    4    |
|          |         count_26_fu_1133         |    0    |    4    |
|          |         count_27_fu_1149         |    0    |    4    |
|  select  |         count_28_fu_1157         |    0    |    4    |
|          |         count_29_fu_1179         |    0    |    5    |
|          |         count_30_fu_1187         |    0    |    5    |
|          |         count_31_fu_1205         |    0    |    5    |
|          |         count_32_fu_1213         |    0    |    5    |
|          |         count_33_fu_1231         |    0    |    5    |
|          |         count_34_fu_1239         |    0    |    5    |
|          |         count_35_fu_1256         |    0    |    5    |
|          |         count_36_fu_1262         |    0    |    5    |
|          |         count_37_fu_1278         |    0    |    5    |
|          |         count_38_fu_1286         |    0    |    5    |
|          |         count_39_fu_1304         |    0    |    5    |
|          |         count_40_fu_1312         |    0    |    5    |
|          |         count_41_fu_1330         |    0    |    5    |
|          |         count_42_fu_1338         |    0    |    5    |
|          |         count_43_fu_1356         |    0    |    5    |
|          |         count_44_fu_1364         |    0    |    5    |
|          |         count_45_fu_1381         |    0    |    5    |
|          |         count_46_fu_1387         |    0    |    5    |
|          |         count_47_fu_1403         |    0    |    5    |
|          |         count_48_fu_1411         |    0    |    5    |
|          |         count_49_fu_1429         |    0    |    5    |
|          |         count_50_fu_1437         |    0    |    5    |
|          |         count_51_fu_1455         |    0    |    5    |
|          |         count_52_fu_1463         |    0    |    5    |
|          |         count_53_fu_1481         |    0    |    5    |
|          |         count_54_fu_1489         |    0    |    5    |
|          |         count_55_fu_1506         |    0    |    5    |
|          |         count_56_fu_1512         |    0    |    5    |
|          |         count_57_fu_1528         |    0    |    5    |
|          |         count_58_fu_1536         |    0    |    5    |
|          |         count_59_fu_1557         |    0    |    5    |
|          |         count_60_fu_1565         |    0    |    5    |
|          |        mantissa_21_fu_1626       |    0    |    29   |
|          |       select_ln611_fu_1639       |    0    |    29   |
|          |      select_ln611_1_fu_1645      |    0    |    6    |
|----------|----------------------------------|---------|---------|
|          |            sf_x_fu_216           |    0    |    13   |
|          |            sf_y_fu_230           |    0    |    13   |
|          |        mantissa_19_fu_424        |    0    |    38   |
|          |         add_ln101_fu_605         |    0    |    9    |
|          |        add_ln101_1_fu_645        |    0    |    9    |
|          |        add_ln101_2_fu_681        |    0    |    10   |
|          |        add_ln101_3_fu_717        |    0    |    10   |
|          |        add_ln101_4_fu_753        |    0    |    10   |
|          |        add_ln101_5_fu_793        |    0    |    10   |
|          |        add_ln101_6_fu_997        |    0    |    12   |
|          |        add_ln101_7_fu_1018       |    0    |    12   |
|          |        add_ln101_8_fu_1044       |    0    |    12   |
|          |        add_ln101_9_fu_1070       |    0    |    12   |
|          |       add_ln101_10_fu_1096       |    0    |    12   |
|          |       add_ln101_11_fu_1122       |    0    |    12   |
|          |       add_ln101_12_fu_1143       |    0    |    12   |
|    add   |       add_ln101_13_fu_1173       |    0    |    12   |
|          |       add_ln101_14_fu_1199       |    0    |    12   |
|          |       add_ln101_15_fu_1225       |    0    |    12   |
|          |       add_ln101_16_fu_1251       |    0    |    12   |
|          |       add_ln101_17_fu_1272       |    0    |    12   |
|          |       add_ln101_18_fu_1298       |    0    |    12   |
|          |       add_ln101_19_fu_1324       |    0    |    12   |
|          |       add_ln101_20_fu_1350       |    0    |    12   |
|          |       add_ln101_21_fu_1376       |    0    |    12   |
|          |       add_ln101_22_fu_1397       |    0    |    12   |
|          |       add_ln101_23_fu_1423       |    0    |    12   |
|          |       add_ln101_24_fu_1449       |    0    |    12   |
|          |       add_ln101_25_fu_1475       |    0    |    12   |
|          |       add_ln101_26_fu_1501       |    0    |    12   |
|          |       add_ln101_27_fu_1522       |    0    |    12   |
|          |       add_ln101_28_fu_1551       |    0    |    12   |
|          |            SA_fu_1577            |    0    |    12   |
|----------|----------------------------------|---------|---------|
|    shl   |         shl_ln558_fu_380         |    0    |    92   |
|          |         shl_ln567_fu_1596        |    0    |    96   |
|----------|----------------------------------|---------|---------|
|   lshr   |         lshr_ln558_fu_390        |    0    |    92   |
|          |        lshr_ln567_fu_1612        |    0    |    96   |
|----------|----------------------------------|---------|---------|
|          |         icmp_ln541_fu_202        |    0    |    13   |
|          |        icmp_ln541_1_fu_236       |    0    |    13   |
|   icmp   |         icmp_ln542_fu_278        |    0    |    37   |
|          |         icmp_ln601_fu_434        |    0    |    37   |
|          |        icmp_ln567_fu_1587        |    0    |    12   |
|----------|----------------------------------|---------|---------|
|          |            diff_fu_352           |    0    |    14   |
|          |         sub_ln558_fu_370         |    0    |    14   |
|    sub   |          mantissa_fu_418         |    0    |    38   |
|          |         sub_ln567_fu_1602        |    0    |    12   |
|          |          regime_fu_1634          |    0    |    13   |
|----------|----------------------------------|---------|---------|
|          |          or_ln542_fu_296         |    0    |    2    |
|          |         or_ln542_1_fu_302        |    0    |    2    |
|          |           isZero_fu_472          |    0    |    2    |
|          |          or_ln605_fu_478         |    0    |    2    |
|          |           flag_1_fu_591          |    0    |    2    |
|          |           flag_2_fu_631          |    0    |    2    |
|          |           flag_3_fu_667          |    0    |    2    |
|          |           flag_4_fu_703          |    0    |    2    |
|          |           flag_5_fu_739          |    0    |    2    |
|          |           flag_6_fu_779          |    0    |    2    |
|          |           flag_7_fu_815          |    0    |    2    |
|          |          flag_8_fu_1014          |    0    |    2    |
|          |          flag_9_fu_1039          |    0    |    2    |
|          |          flag_10_fu_1065         |    0    |    2    |
|          |          flag_11_fu_1091         |    0    |    2    |
|          |          flag_12_fu_1117         |    0    |    2    |
|    or    |          flag_13_fu_1139         |    0    |    2    |
|          |          flag_14_fu_1168         |    0    |    2    |
|          |          flag_15_fu_1194         |    0    |    2    |
|          |          flag_16_fu_1220         |    0    |    2    |
|          |          flag_17_fu_1246         |    0    |    2    |
|          |          flag_18_fu_1268         |    0    |    2    |
|          |          flag_19_fu_1293         |    0    |    2    |
|          |          flag_20_fu_1319         |    0    |    2    |
|          |          flag_21_fu_1345         |    0    |    2    |
|          |          flag_22_fu_1371         |    0    |    2    |
|          |          flag_23_fu_1393         |    0    |    2    |
|          |          flag_24_fu_1418         |    0    |    2    |
|          |          flag_25_fu_1444         |    0    |    2    |
|          |          flag_26_fu_1470         |    0    |    2    |
|          |          flag_27_fu_1496         |    0    |    2    |
|          |          flag_28_fu_1518         |    0    |    2    |
|          |          flag_29_fu_1543         |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          |          exponent_fu_504         |    0    |    9    |
| sparsemux|            sign_fu_524           |    0    |    9    |
|          |         regime_13_fu_1659        |    0    |    14   |
|          |        mantissa_24_fu_1678       |    0    |    14   |
|----------|----------------------------------|---------|---------|
|          |         and_ln541_fu_248         |    0    |    2    |
|          |        and_ln541_1_fu_254        |    0    |    2    |
|          |         and_ln542_fu_272         |    0    |    2    |
|          |        and_ln542_1_fu_290        |    0    |    2    |
|    and   |         and_ln601_fu_440         |    0    |    2    |
|          |        and_ln601_1_fu_446        |    0    |    2    |
|          |         and_ln611_fu_452         |    0    |    2    |
|          |        and_ln601_2_fu_466        |    0    |    2    |
|          |         and_ln605_fu_490         |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          |         xor_ln541_fu_242         |    0    |    2    |
|          |         xor_ln542_fu_260         |    0    |    2    |
|          |        xor_ln542_1_fu_266        |    0    |    2    |
|    xor   |        xor_ln542_2_fu_284        |    0    |    2    |
|          |         xor_ln559_fu_412         |    0    |    2    |
|          |         xor_ln605_fu_484         |    0    |    2    |
|          |           count_fu_557           |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          | y_mantissa3_val_read_read_fu_142 |    0    |    0    |
|          | y_exponent2_val_read_read_fu_148 |    0    |    0    |
|          |  y_regime1_val_read_read_fu_154  |    0    |    0    |
|          |   y_isZero_val_read_read_fu_160  |    0    |    0    |
|   read   |    y_sign_val_read_read_fu_166   |    0    |    0    |
|          |   x_mantissa3_read_read_fu_172   |    0    |    0    |
|          |   x_exponent2_read_read_fu_178   |    0    |    0    |
|          |    x_regime1_read_read_fu_184    |    0    |    0    |
|          |     x_isZero_read_read_fu_190    |    0    |    0    |
|          |      x_sign_read_read_fu_196     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         sext_ln546_fu_208        |    0    |    0    |
|   sext   |         sext_ln547_fu_222        |    0    |    0    |
|          |        sext_ln529_fu_1583        |    0    |    0    |
|          |        sext_ln567_fu_1608        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         zext_ln546_fu_212        |    0    |    0    |
|          |         zext_ln547_fu_226        |    0    |    0    |
|          |           p_cast_fu_316          |    0    |    0    |
|          |         zext_ln558_fu_366        |    0    |    0    |
|          |        zext_ln558_1_fu_376       |    0    |    0    |
|   zext   |        zext_ln558_2_fu_386       |    0    |    0    |
|          |         zext_ln97_fu_563         |    0    |    0    |
|          |         zext_ln98_fu_627         |    0    |    0    |
|          |        zext_ln98_1_fu_775        |    0    |    0    |
|          |        zext_ln98_2_fu_1164       |    0    |    0    |
|          |        zext_ln98_3_fu_1573       |    0    |    0    |
|          |        zext_ln567_fu_1593        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |            tmp_fu_358            |    0    |    0    |
|          |            flag_fu_549           |    0    |    0    |
|          |           tmp_16_fu_567          |    0    |    0    |
|          |           tmp_17_fu_597          |    0    |    0    |
|          |           tmp_18_fu_637          |    0    |    0    |
|          |           tmp_19_fu_673          |    0    |    0    |
|          |           tmp_20_fu_709          |    0    |    0    |
|          |           tmp_21_fu_745          |    0    |    0    |
|          |           tmp_22_fu_785          |    0    |    0    |
|          |           tmp_23_fu_821          |    0    |    0    |
|          |           tmp_24_fu_829          |    0    |    0    |
|          |           tmp_25_fu_837          |    0    |    0    |
|          |           tmp_26_fu_845          |    0    |    0    |
|          |           tmp_27_fu_853          |    0    |    0    |
|          |           tmp_28_fu_861          |    0    |    0    |
| bitselect|           tmp_29_fu_869          |    0    |    0    |
|          |           tmp_30_fu_877          |    0    |    0    |
|          |           tmp_31_fu_885          |    0    |    0    |
|          |           tmp_32_fu_893          |    0    |    0    |
|          |           tmp_33_fu_901          |    0    |    0    |
|          |           tmp_34_fu_909          |    0    |    0    |
|          |           tmp_35_fu_917          |    0    |    0    |
|          |           tmp_36_fu_925          |    0    |    0    |
|          |           tmp_37_fu_933          |    0    |    0    |
|          |           tmp_38_fu_941          |    0    |    0    |
|          |           tmp_39_fu_949          |    0    |    0    |
|          |           tmp_40_fu_957          |    0    |    0    |
|          |           tmp_41_fu_965          |    0    |    0    |
|          |           tmp_42_fu_973          |    0    |    0    |
|          |           tmp_43_fu_981          |    0    |    0    |
|          |           tmp_44_fu_989          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |        trunc_ln558_fu_396        |    0    |    0    |
|          |       trunc_ln558_1_fu_400       |    0    |    0    |
|   trunc  |        trunc_ln568_fu_430        |    0    |    0    |
|          |        trunc_ln100_fu_1548       |    0    |    0    |
|          |        trunc_ln594_fu_1618       |    0    |    0    |
|          |       trunc_ln594_1_fu_1622      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|bitconcatenate|          sel_tmp1_fu_496         |    0    |    0    |
|          |          sel_tmp_fu_1651         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |          newret_fu_1695          |    0    |    0    |
|          |          newret2_fu_1700         |    0    |    0    |
|insertvalue|          newret4_fu_1705         |    0    |    0    |
|          |          newret6_fu_1710         |    0    |    0    |
|          |          newret8_fu_1715         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   1589  |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      and_ln605_reg_1773     |    1   |
|      count_14_reg_1794      |    4   |
|      count_24_reg_1939      |    4   |
|      count_34_reg_1952      |    5   |
|      count_44_reg_1965      |    5   |
|      count_54_reg_1978      |    5   |
|      exponent_reg_1778      |    1   |
|       flag_12_reg_1946      |    1   |
|       flag_17_reg_1959      |    1   |
|       flag_22_reg_1972      |    1   |
|       flag_27_reg_1985      |    1   |
|       flag_7_reg_1801       |    1   |
|       isZero_reg_1767       |    1   |
|     mantissa_19_reg_1757    |   31   |
|     mantissa_23_reg_1788    |   31   |
|      mantissa_reg_1752      |   31   |
|      regime_13_reg_2001     |    6   |
|       sel_tmp_reg_1996      |    3   |
|    select_ln611_reg_1991    |   30   |
|        sign_reg_1783        |    1   |
|       tmp_23_reg_1807       |    1   |
|       tmp_24_reg_1813       |    1   |
|       tmp_25_reg_1819       |    1   |
|       tmp_26_reg_1825       |    1   |
|       tmp_27_reg_1831       |    1   |
|       tmp_28_reg_1837       |    1   |
|       tmp_29_reg_1843       |    1   |
|       tmp_30_reg_1849       |    1   |
|       tmp_31_reg_1855       |    1   |
|       tmp_32_reg_1861       |    1   |
|       tmp_33_reg_1867       |    1   |
|       tmp_34_reg_1873       |    1   |
|       tmp_35_reg_1879       |    1   |
|       tmp_36_reg_1885       |    1   |
|       tmp_37_reg_1891       |    1   |
|       tmp_38_reg_1897       |    1   |
|       tmp_39_reg_1903       |    1   |
|       tmp_40_reg_1909       |    1   |
|       tmp_41_reg_1915       |    1   |
|       tmp_42_reg_1921       |    1   |
|       tmp_43_reg_1927       |    1   |
|       tmp_44_reg_1933       |    1   |
|     trunc_ln568_reg_1762    |    6   |
|  x_mantissa3_read_reg_1737  |   30   |
|   x_regime1_read_reg_1742   |    6   |
|      xor_ln559_reg_1747     |    1   |
|  y_isZero_val_read_reg_1731 |    1   |
|y_mantissa3_val_read_reg_1721|   30   |
| y_regime1_val_read_reg_1726 |    6   |
+-----------------------------+--------+
|            Total            |   266  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1589  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   266  |    -   |
+-----------+--------+--------+
|   Total   |   266  |  1589  |
+-----------+--------+--------+
