==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.1
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 100ns.
@I [HLS-10] Setting target device to 'xc7z020clg400-1'
@I [HLS-10] Analyzing design file 'Conv/Conv_core.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-401] Performing if-conversion on hyperblock to (Conv/Conv_core.cpp:41:16) in function 'Conv'... converting 3 basic blocks.
@W [XFORM-542] Cannot flatten a loop nest 'Kx' (Conv/Conv_core.cpp:52:7) in function 'Conv' : 
               the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
@I [XFORM-541] Flattening a loop nest 'Ky' (Conv/Conv_core.cpp:50:6) in function 'Conv'.
@W [XFORM-542] Cannot flatten a loop nest 'Wout' (Conv/Conv_core.cpp:46:5) in function 'Conv' : 
               the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
@I [XFORM-541] Flattening a loop nest 'Hout' (Conv/Conv_core.cpp:44:4) in function 'Conv'.
@I [XFORM-541] Flattening a loop nest 'CHout' (Conv/Conv_core.cpp:42:3) in function 'Conv'.
@I [HLS-111] Elapsed time: 18.89 seconds; current memory usage: 111 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'Conv' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Conv' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'CHin'.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 1, distance = 1)
   between bus request on port 'gmem' (Conv/Conv_core.cpp:67) and bus request on port 'gmem' (Conv/Conv_core.cpp:67).
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 11.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.157 seconds; current memory usage: 114 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Conv' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.125 seconds; current memory usage: 114 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Conv' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'Conv/gmem' to 'm_axi'.
@I [RTGEN-500] Setting interface mode on port 'Conv/CHin_V' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'Conv/Hin_V' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'Conv/Win_V' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'Conv/CHout_V' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'Conv/Kx_V' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'Conv/Ky_V' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'Conv/Sx_V' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'Conv/Sy_V' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'Conv/mode_V' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'Conv/relu_en_V' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'Conv/feature_in' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'Conv/W' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'Conv/bias' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'Conv/feature_out' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on function 'Conv' to 's_axilite & ap_ctrl_hs'.
@I [RTGEN-100] Bundling port 'return', 'CHin_V', 'Hin_V', 'Win_V', 'CHout_V', 'Kx_V', 'Ky_V', 'Sx_V', 'Sy_V', 'mode_V', 'relu_en_V', 'feature_in', 'W', 'bias' and 'feature_out' to AXI-Lite port AXILiteS.
@I [RTGEN-100] Generating core module 'Conv_fadd_32ns_32ns_32_1_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'Conv_fcmp_32ns_32ns_1_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'Conv_fmul_32ns_32ns_32_1_max_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'Conv_mac_mul_sub_16s_8ns_8ns_16_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'Conv_mac_muladd_16ns_16ns_16ns_32_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'Conv_mac_muladd_16s_16ns_48ns_48_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'Conv_mac_muladd_8ns_16ns_32ns_32_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'Conv_mul_mul_16ns_16ns_32_1': 3 instance(s).
@I [RTGEN-100] Generating core module 'Conv_mul_mul_16ns_16s_32_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'Conv_mul_mul_16s_8ns_16_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'Conv_mul_mul_8ns_16s_16_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'Conv_sdiv_19s_9ns_19_23_seq': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'Conv'.
@I [HLS-111] Elapsed time: 0.188 seconds; current memory usage: 115 MB.
@I [RTMG-282] Generating pipelined core: 'Conv_sdiv_19s_9ns_19_23_seq_div'
@I [HLS-10] Finished generating all RTL models.
@I [SYSC-301] Generating SystemC RTL for Conv.
@I [VHDL-304] Generating VHDL RTL for Conv.
@I [VLOG-307] Generating Verilog RTL for Conv.
@I [HLS-112] Total elapsed time: 21.124 seconds; peak memory usage: 115 MB.
