
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl.v' to AST representation.
Generating RTLIL representation for module `\mesi_isc_breq_fifos_cntl'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: mesi_isc_breq_fifos_cntl
Automatically selected mesi_isc_breq_fifos_cntl as design top module.

2.2. Analyzing design hierarchy..
Top module:  \mesi_isc_breq_fifos_cntl

2.3. Analyzing design hierarchy..
Top module:  \mesi_isc_breq_fifos_cntl
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl.v:333$95 in module mesi_isc_breq_fifos_cntl.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl.v:261$78 in module mesi_isc_breq_fifos_cntl.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl.v:224$49 in module mesi_isc_breq_fifos_cntl.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl.v:141$4 in module mesi_isc_breq_fifos_cntl.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 1 assignment to connection.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\mesi_isc_breq_fifos_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl.v:333$95'.
Found async reset \rst in `\mesi_isc_breq_fifos_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl.v:261$78'.
Found async reset \rst in `\mesi_isc_breq_fifos_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl.v:224$49'.
Found async reset \rst in `\mesi_isc_breq_fifos_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl.v:141$4'.

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\mesi_isc_breq_fifos_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl.v:333$95'.
     1/1: $0\breq_id_base[4:0]
Creating decoders for process `\mesi_isc_breq_fifos_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl.v:261$78'.
     1/4: $1\breq_type_array_o[7:0] [1:0]
     2/4: $1\breq_type_array_o[7:0] [3:2]
     3/4: $1\breq_type_array_o[7:0] [5:4]
     4/4: $1\breq_type_array_o[7:0] [7:6]
Creating decoders for process `\mesi_isc_breq_fifos_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl.v:224$49'.
     1/4: $0\mbus_ack_array[3:0] [0]
     2/4: $0\mbus_ack_array[3:0] [1]
     3/4: $0\mbus_ack_array[3:0] [2]
     4/4: $0\mbus_ack_array[3:0] [3]
Creating decoders for process `\mesi_isc_breq_fifos_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl.v:141$4'.
     1/1: $0\fifos_priority[3:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\mesi_isc_breq_fifos_cntl.\breq_id_base' using process `\mesi_isc_breq_fifos_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl.v:333$95'.
  created $adff cell `$procdff$102' with positive edge clock and positive level reset.
Creating register for signal `\mesi_isc_breq_fifos_cntl.\breq_type_array_o' using process `\mesi_isc_breq_fifos_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl.v:261$78'.
  created $adff cell `$procdff$103' with positive edge clock and positive level reset.
Creating register for signal `\mesi_isc_breq_fifos_cntl.\mbus_ack_array' using process `\mesi_isc_breq_fifos_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl.v:224$49'.
  created $adff cell `$procdff$104' with positive edge clock and positive level reset.
Creating register for signal `\mesi_isc_breq_fifos_cntl.\fifos_priority' using process `\mesi_isc_breq_fifos_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl.v:141$4'.
  created $adff cell `$procdff$105' with positive edge clock and positive level reset.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\mesi_isc_breq_fifos_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl.v:333$95'.
Removing empty process `mesi_isc_breq_fifos_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl.v:333$95'.
Removing empty process `mesi_isc_breq_fifos_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl.v:261$78'.
Removing empty process `mesi_isc_breq_fifos_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl.v:224$49'.
Found and cleaned up 1 empty switch in `\mesi_isc_breq_fifos_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl.v:141$4'.
Removing empty process `mesi_isc_breq_fifos_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl.v:141$4'.
Cleaned up 2 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module mesi_isc_breq_fifos_cntl.
<suppressed ~4 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mesi_isc_breq_fifos_cntl.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mesi_isc_breq_fifos_cntl'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mesi_isc_breq_fifos_cntl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mesi_isc_breq_fifos_cntl.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mesi_isc_breq_fifos_cntl'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$102 ($adff) from module mesi_isc_breq_fifos_cntl (D = $add$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl.v:338$97_Y [4:0], Q = \breq_id_base).
Adding EN signal on $procdff$105 ($adff) from module mesi_isc_breq_fifos_cntl (D = { \fifos_priority [2:0] \fifos_priority [3] }, Q = \fifos_priority).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mesi_isc_breq_fifos_cntl..
Removed 2 unused cells and 33 unused wires.
<suppressed ~3 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mesi_isc_breq_fifos_cntl.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mesi_isc_breq_fifos_cntl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mesi_isc_breq_fifos_cntl.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mesi_isc_breq_fifos_cntl'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mesi_isc_breq_fifos_cntl..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module mesi_isc_breq_fifos_cntl.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== mesi_isc_breq_fifos_cntl ===

   Number of wires:                100
   Number of wire bits:            700
   Number of public wires:          31
   Number of public wire bits:     328
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 86
     $add                           32
     $adff                          12
     $adffe                          9
     $and                          200
     $eq                            24
     $mux                           32
     $not                           13
     $or                           133
     $reduce_or                     24

End of script. Logfile hash: 911ccaea5a, CPU: user 0.05s system 0.00s, MEM: 12.65 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 24% 4x opt_expr (0 sec), 24% 2x read_verilog (0 sec), ...
