

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
ed42b1d21545f7118dfe6c866adcf953  /home/bing/cu_learn/im2col/src/bin/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=/home/bing/cu_learn/im2col/src/col2im.cu
self exe links to: /home/bing/cu_learn/im2col/src/bin/main
Running md5sum using "md5sum /home/bing/cu_learn/im2col/src/bin/main "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/bing/cu_learn/im2col/src/bin/main > _cuobjdump_complete_output_d0MptJ"
Parsing file _cuobjdump_complete_output_d0MptJ
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401580, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:79) @%p1 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:99) @%p2 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:104) bra.uni $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:112) @%p3 bra $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x140 (_1.ptx:117) bra.uni $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x178 (_1.ptx:127) @%p4 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x250 (_1.ptx:157) @!%p5 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e0 (_1.ptx:178) @%p6 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2f8 (_1.ptx:182) @%p7 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x330 (_1.ptx:192) @%p8 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x380 (_1.ptx:227) @%p1 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x410 (_1.ptx:247) @%p2 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x430 (_1.ptx:252) bra.uni $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x460 (_1.ptx:260) @%p3 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x480 (_1.ptx:265) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4b8 (_1.ptx:275) @%p4 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x590 (_1.ptx:305) @!%p5 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x620 (_1.ptx:326) @%p6 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x638 (_1.ptx:330) @%p7 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x670 (_1.ptx:340) @%p8 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_hryLc6"
Running: cat _ptx_hryLc6 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_xqLcWs
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_xqLcWs --output-file  /dev/null 2> _ptx_hryLc6info"
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_hryLc6 _ptx2_xqLcWs _ptx_hryLc6info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401590, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=/home/bing/cu_learn/im2col/src/cuda_conv.cu
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=/home/bing/cu_learn/im2col/src/fc.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12BiasBackwardIfEviiPKT_PS0_ : hostFun 0x0x404360, fat_cubin_handle = 3
GPGPU-Sim PTX: instruction assembly for function '_Z13fc_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z13fc_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x718 (_3.ptx:84) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x738 (_3.ptx:88) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x830 (_3.ptx:122) @%p3 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13fc_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdw_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8d8 (_3.ptx:163) @%p1 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f8 (_3.ptx:167) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9f0 (_3.ptx:201) @%p3 bra $Lt_1_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdx_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa98 (_3.ptx:242) @%p1 bra $Lt_2_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xab8 (_3.ptx:246) @%p2 bra $Lt_2_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xba8 (_3.ptx:279) @%p3 bra $Lt_2_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z11BiasForwardIfEvPT_S1_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11BiasForwardIfEvPT_S1_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc50 (_3.ptx:319) @%p1 bra $Lt_3_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc8 (_3.ptx:337) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11BiasForwardIfEvPT_S1_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12BiasBackwardIfEviiPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd10 (_3.ptx:362) @%p1 bra $Lt_4_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xde0 (_3.ptx:391) @%p2 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_3.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_CYXt0P"
Running: cat _ptx_CYXt0P | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_KzPU4c
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_KzPU4c --output-file  /dev/null 2> _ptx_CYXt0Pinfo"
GPGPU-Sim PTX: Kernel '_Z12BiasBackwardIfEviiPKT_PS0_' : regs=13, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z11BiasForwardIfEvPT_S1_iii' : regs=8, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z17convdx_gpu_kernelPfS_S_iii' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z17convdw_gpu_kernelPfS_S_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z13fc_gpu_kernelPfS_S_iii' : regs=14, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_CYXt0P _ptx2_KzPU4c _ptx_CYXt0Pinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11BiasForwardIfEvPT_S1_iii : hostFun 0x0x404350, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdx_gpu_kernelPfS_S_iii : hostFun 0x0x402b60, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdw_gpu_kernelPfS_S_iii : hostFun 0x0x402c50, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z13fc_gpu_kernelPfS_S_iii : hostFun 0x0x402d40, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=/home/bing/cu_learn/im2col/src/im2col.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_ : hostFun 0x0x404b30, fat_cubin_handle = 4
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe30 (_4.ptx:78) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xee0 (_4.ptx:103) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xfd8 (_4.ptx:139) @!%p3 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xff8 (_4.ptx:143) @%p4 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1008 (_4.ptx:145) @%p5 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1018 (_4.ptx:147) @%p6 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1050 (_4.ptx:155) bra.uni $L_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1080 (_4.ptx:164) @%p7 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_4.ptx:165) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x10b0 (_4.ptx:170) @%p8 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x10c8 (_4.ptx:174) @%p9 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1118 (_4.ptx:208) @%p1 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x11c8 (_4.ptx:233) @!%p2 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12c0 (_4.ptx:269) @!%p3 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12e0 (_4.ptx:273) @%p4 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x12f0 (_4.ptx:275) @%p5 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1300 (_4.ptx:277) @%p6 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1338 (_4.ptx:285) bra.uni $L_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1368 (_4.ptx:294) @%p7 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1370 (_4.ptx:295) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1398 (_4.ptx:300) @%p8 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x13b0 (_4.ptx:304) @%p9 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
Adding _cuobjdump_4.ptx with cubin handle 4
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_QpB9tA"
Running: cat _ptx_QpB9tA | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_gtA9TX
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_gtA9TX --output-file  /dev/null 2> _ptx_QpB9tAinfo"
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_QpB9tA _ptx2_gtA9TX _ptx_QpB9tAinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ : hostFun 0x0x404b40, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=/home/bing/cu_learn/im2col/src/pooling.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi : hostFun 0x0x405ae0, fat_cubin_handle = 5
GPGPU-Sim PTX: instruction assembly for function '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1400 (_5.ptx:83) @%p1 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14a8 (_5.ptx:106) @%p2 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x14c8 (_5.ptx:111) bra.uni $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x14f0 (_5.ptx:118) @%p3 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1518 (_5.ptx:124) bra.uni $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1550 (_5.ptx:134) @%p4 bra $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1610 (_5.ptx:160) @!%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1678 (_5.ptx:175) @%p6 bra $Lt_0_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (_5.ptx:181) add.s32 %r51, %r51, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x16b0 (_5.ptx:184) @%p7 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x16c8 (_5.ptx:188) @%p8 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1700 (_5.ptx:198) @%p9 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1750 (_5.ptx:234) @%p1 bra $Lt_1_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1828 (_5.ptx:264) @%p2 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x18f8 (_5.ptx:292) @!%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1950 (_5.ptx:305) @!%p4 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_5.ptx:311) add.s32 %r46, %r46, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1980 (_5.ptx:314) @%p5 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1998 (_5.ptx:318) @%p6 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x19e8 (_5.ptx:332) @%p7 bra $Lt_1_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
Adding _cuobjdump_5.ptx with cubin handle 5
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_wQzDHl"
Running: cat _ptx_wQzDHl | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_gshbvJ
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_gshbvJ --output-file  /dev/null 2> _ptx_wQzDHlinfo"
GPGPU-Sim PTX: Kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' : regs=22, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_wQzDHl _ptx2_gshbvJ _ptx_wQzDHlinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ : hostFun 0x0x405ad0, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 6, filename=/home/bing/cu_learn/im2col/src/sigmoid.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14SigmoidForwardIfEviPKT_PS0_ : hostFun 0x0x406480, fat_cubin_handle = 6
GPGPU-Sim PTX: instruction assembly for function '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a38 (_6.ptx:72) @%p1 bra $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a98 (_6.ptx:86) @!%p2 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1ab8 (_6.ptx:91) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1af8 (_6.ptx:101) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11ReLUForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b48 (_6.ptx:128) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1be0 (_6.ptx:150) @%p2 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14SigmoidForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c30 (_6.ptx:178) @%p1 bra $Lt_2_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1cc0 (_6.ptx:199) @!%p2 bra $Lt_2_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1df0 (_6.ptx:248) @%p3 bra $Lt_2_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e10 (_6.ptx:253) bra.uni $Lt_2_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e28 (_6.ptx:257) @%p4 bra $Lt_2_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1e40 (_6.ptx:261) bra.uni $Lt_2_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f08 (_6.ptx:291) bra.uni $Lt_2_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2038 (_6.ptx:338) @%p6 bra $Lt_2_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _6.ptx
Adding _cuobjdump_6.ptx with cubin handle 6
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_HB3JH7"
Running: cat _ptx_HB3JH7 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_inwlUv
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_inwlUv --output-file  /dev/null 2> _ptx_HB3JH7info"
GPGPU-Sim PTX: Kernel '_Z14SigmoidForwardIfEviPKT_PS0_' : regs=26, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z11ReLUForwardIfEviPKT_PS0_' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_HB3JH7 _ptx2_inwlUv _ptx_HB3JH7info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11ReLUForwardIfEviPKT_PS0_ : hostFun 0x0x406400, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReLUBackwardIfEviPKT_S2_PS0_ : hostFun 0x0x406370, fat_cubin_handle = 6

GPGPU-Sim PTX: cudaLaunch for 0x0x404b40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (3,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 3072 (ipc= 6.1) sim_rate=3072 (inst/sec) elapsed = 0:0:00:01 / Wed Jul 25 12:29:45 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(1,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(2,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(2,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(2,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(1,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 433536 (ipc=78.8) sim_rate=216768 (inst/sec) elapsed = 0:0:00:02 / Wed Jul 25 12:29:46 2018
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(1,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6608,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(0,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8783,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8846,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 2.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 8847
gpu_sim_insn = 692480
gpu_ipc =      78.2729
gpu_tot_sim_cycle = 8847
gpu_tot_sim_insn = 692480
gpu_tot_ipc =      78.2729
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 509
gpu_total_sim_rate=346240

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14704
	L1I_total_cache_misses = 296
	L1I_total_cache_miss_rate = 0.0201
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1304, Miss = 436, Miss_rate = 0.334, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1304, Miss = 436, Miss_rate = 0.334, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 652, Miss = 218, Miss_rate = 0.334, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3260
	L1D_total_cache_misses = 1090
	L1D_total_cache_miss_rate = 0.3344
	L1D_total_cache_pending_hits = 10
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.089
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 408
	L1C_total_cache_misses = 48
	L1C_total_cache_miss_rate = 0.1176
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 360
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 48
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14408
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 296
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 832000
gpgpu_n_tot_w_icount = 26000
gpgpu_n_stall_shd_mem = 1260
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 90
gpgpu_n_mem_write_global = 1000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 3
gpgpu_n_load_insn  = 32000
gpgpu_n_store_insn = 32000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 13056
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1260
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:626	W0_Idle:9667	W0_Scoreboard:12211	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:26000
traffic_breakdown_coretomem[CONST_ACC_R] = 24 {8:3,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 720 {8:90,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 136000 {136:1000,}
traffic_breakdown_coretomem[INST_ACC_R] = 168 {8:21,}
traffic_breakdown_memtocore[CONST_ACC_R] = 216 {72:3,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12240 {136:90,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8000 {8:1000,}
traffic_breakdown_memtocore[INST_ACC_R] = 2856 {136:21,}
maxmrqlatency = 83 
maxdqlatency = 0 
maxmflatency = 427 
averagemflatency = 264 
max_icnt2mem_latency = 33 
max_icnt2sh_latency = 8846 
mrq_lat_table:900 	557 	128 	304 	172 	34 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	480 	613 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	766 	347 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	32 	6 	23 	31 	1 	0 	0 	0 	228 	746 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      3450      4507      3015      2997      2943      3637      2651      2638         0         0         0         0 
dram[1]:       232         0         0         0      3638      4672      3081      3276      2960      3016      2669      2641         0         0         0         0 
dram[2]:       516         0         0         0      3816      2987      3063      3463      3087      3035      2676      2650         0         0         0         0 
dram[3]:      1622         0         0         0      4066      3009      3087      3654      3200      3028      2666      2647         0         0         0         0 
dram[4]:      1121         0         0         0      4219      2979      2938      3835      3321      3063      2635      2653         0         0         0         0 
dram[5]:         0         0         0         0      4360      3260      2979      3003      3441      3088      2634      2654         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan 20.000000 20.000000 64.000000 64.000000 64.000000 64.000000 28.000000 24.000000      -nan      -nan      -nan      -nan 
dram[1]:  1.000000      -nan      -nan      -nan 20.000000 20.000000 64.000000 64.000000 64.000000 64.000000 26.000000 24.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 64.000000 64.000000 64.000000 64.000000 26.000000 24.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 64.000000 64.000000 64.000000 64.000000 26.000000 24.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 64.000000 64.000000 64.000000 64.000000 24.000000 24.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 20.000000 24.000000 64.000000 64.000000 64.000000 64.000000 24.000000 24.000000      -nan      -nan      -nan      -nan 
average row locality = 2098/52 = 40.346153
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         0         0        10        10        32        32        32        32        18        16         0         0         0         0 
dram[1]:         1         0         0         0        10        10        32        32        32        32        16        16         0         0         0         0 
dram[2]:         2         0         0         0        10        12        32        32        32        32        16        16         0         0         0         0 
dram[3]:         2         0         0         0        10        12        32        32        32        32        16        16         0         0         0         0 
dram[4]:         2         0         0         0        10        12        32        32        32        32        16        16         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        16        16         0         0         0         0 
total reads: 1098
min_bank_accesses = 0!
chip skew: 184/181 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[1]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
total reads: 1000
min_bank_accesses = 0!
chip skew: 168/166 = 1.01
average mf latency per bank:
dram[0]:        792    none      none      none         130       129       130       128       129       129       184       195    none      none      none      none  
dram[1]:          0    none      none      none         130       128       129       130       128       130       172       197    none      none      none      none  
dram[2]:          0    none      none      none         129       128       128       129       129       130       165       182    none      none      none      none  
dram[3]:          0    none      none      none         128       128       130       130       129       130       174       194    none      none      none      none  
dram[4]:          0    none      none      none         129       129       129       129       130       134       202       182    none      none      none      none  
dram[5]:     none      none      none      none         127       130       128       128       130       131       178       189    none      none      none      none  
maximum mf latency per bank:
dram[0]:        266         0         0         0       274       271       311       282       277       278       378       392         0         0         0         0
dram[1]:          0         0         0         0       274       272       291       291       273       274       382       407         0         0         0         0
dram[2]:          0         0         0         0       268       274       286       291       291       290       326       364         0         0         0         0
dram[3]:          0         0         0         0       265       276       292       296       282       289       396       377         0         0         0         0
dram[4]:          0         0         0         0       276       278       276       276       294       332       427       324         0         0         0         0
dram[5]:          0         0         0         0       272       288       283       288       296       299       301       371         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11677 n_nop=10970 n_act=9 n_pre=0 n_req=349 n_rd=366 n_write=332 bw_util=0.1196
n_activity=4233 dram_eff=0.3298
bk0: 2a 11660i bk1: 0a 11676i bk2: 0a 11678i bk3: 0a 11680i bk4: 20a 11402i bk5: 20a 11416i bk6: 64a 10865i bk7: 64a 10825i bk8: 64a 10869i bk9: 64a 10911i bk10: 36a 11369i bk11: 32a 11304i bk12: 0a 11673i bk13: 0a 11674i bk14: 0a 11675i bk15: 0a 11675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.176586
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11677 n_nop=10974 n_act=9 n_pre=0 n_req=347 n_rd=362 n_write=332 bw_util=0.1189
n_activity=4363 dram_eff=0.3181
bk0: 2a 11662i bk1: 0a 11678i bk2: 0a 11679i bk3: 0a 11681i bk4: 20a 11438i bk5: 20a 11408i bk6: 64a 10925i bk7: 64a 10829i bk8: 64a 10879i bk9: 64a 10865i bk10: 32a 11383i bk11: 32a 11325i bk12: 0a 11670i bk13: 0a 11673i bk14: 0a 11674i bk15: 0a 11676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.16631
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11677 n_nop=10964 n_act=9 n_pre=0 n_req=352 n_rd=368 n_write=336 bw_util=0.1206
n_activity=4362 dram_eff=0.3228
bk0: 4a 11657i bk1: 0a 11677i bk2: 0a 11677i bk3: 0a 11678i bk4: 20a 11421i bk5: 24a 11398i bk6: 64a 10899i bk7: 64a 10862i bk8: 64a 10889i bk9: 64a 10891i bk10: 32a 11395i bk11: 32a 11363i bk12: 0a 11674i bk13: 0a 11674i bk14: 0a 11676i bk15: 0a 11676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.16965
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11677 n_nop=10964 n_act=9 n_pre=0 n_req=352 n_rd=368 n_write=336 bw_util=0.1206
n_activity=4382 dram_eff=0.3213
bk0: 4a 11656i bk1: 0a 11676i bk2: 0a 11677i bk3: 0a 11678i bk4: 20a 11468i bk5: 24a 11372i bk6: 64a 10868i bk7: 64a 10813i bk8: 64a 10882i bk9: 64a 10864i bk10: 32a 11390i bk11: 32a 11426i bk12: 0a 11674i bk13: 0a 11675i bk14: 0a 11675i bk15: 0a 11676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.193372
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11677 n_nop=10968 n_act=9 n_pre=0 n_req=350 n_rd=368 n_write=332 bw_util=0.1199
n_activity=4432 dram_eff=0.3159
bk0: 4a 11656i bk1: 0a 11677i bk2: 0a 11677i bk3: 0a 11679i bk4: 20a 11437i bk5: 24a 11367i bk6: 64a 10916i bk7: 64a 10892i bk8: 64a 10860i bk9: 64a 10786i bk10: 32a 11411i bk11: 32a 11362i bk12: 0a 11675i bk13: 0a 11675i bk14: 0a 11676i bk15: 0a 11676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.236362
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x80018f80, atomic=0 1 entries : 0x7fc9fcc9a450 :  mf: uid= 19372, sid02:w15, part=5, addr=0x80018f80, load , size=128, unknown  status = IN_PARTITION_DRAM (8844), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11677 n_nop=10973 n_act=8 n_pre=0 n_req=348 n_rd=364 n_write=332 bw_util=0.1192
n_activity=4319 dram_eff=0.3223
bk0: 0a 11677i bk1: 0a 11678i bk2: 0a 11679i bk3: 0a 11679i bk4: 20a 11478i bk5: 24a 11338i bk6: 64a 10875i bk7: 64a 10864i bk8: 64a 10871i bk9: 64a 10876i bk10: 32a 11376i bk11: 32a 11430i bk12: 0a 11674i bk13: 0a 11675i bk14: 0a 11676i bk15: 0a 11676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.177272

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95, Miss = 93, Miss_rate = 0.979, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 93, Miss = 91, Miss_rate = 0.978, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 96, Miss = 92, Miss_rate = 0.958, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 96, Miss = 92, Miss_rate = 0.958, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 96, Miss = 92, Miss_rate = 0.958, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1114
L2_total_cache_misses = 1098
L2_total_cache_miss_rate = 0.9856
L2_total_cache_pending_hits = 14
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 90
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.041

icnt_total_pkts_mem_to_simt=1564
icnt_total_pkts_simt_to_mem=5114
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.61
	minimum = 6
	maximum = 127
Network latency average = 9.80925
	minimum = 6
	maximum = 92
Slowest packet = 118
Flit latency average = 8.3799
	minimum = 6
	maximum = 88
Slowest flit = 417
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00932729
	minimum = 0 (at node 0)
	maximum = 0.0501865 (at node 1)
Accepted packet rate average = 0.00932729
	minimum = 0 (at node 0)
	maximum = 0.0501865 (at node 1)
Injected flit rate average = 0.0279567
	minimum = 0 (at node 0)
	maximum = 0.231039 (at node 1)
Accepted flit rate average= 0.0279567
	minimum = 0 (at node 0)
	maximum = 0.0698542 (at node 1)
Injected packet length average = 2.99731
Accepted packet length average = 2.99731
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.61 (1 samples)
	minimum = 6 (1 samples)
	maximum = 127 (1 samples)
Network latency average = 9.80925 (1 samples)
	minimum = 6 (1 samples)
	maximum = 92 (1 samples)
Flit latency average = 8.3799 (1 samples)
	minimum = 6 (1 samples)
	maximum = 88 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00932729 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0501865 (1 samples)
Accepted packet rate average = 0.00932729 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0501865 (1 samples)
Injected flit rate average = 0.0279567 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.231039 (1 samples)
Accepted flit rate average = 0.0279567 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0698542 (1 samples)
Injected packet size average = 2.99731 (1 samples)
Accepted packet size average = 2.99731 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 346240 (inst/sec)
gpgpu_simulation_rate = 4423 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402c50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdw_gpu_kernelPfS_S_iii' to stream 0, gridDim= (16,2,1) blockDim = (32,32,1) 
kernel '_Z17convdw_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,8847)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(9,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 9347  inst.: 812512 (ipc=240.1) sim_rate=270837 (inst/sec) elapsed = 0:0:00:03 / Wed Jul 25 12:29:47 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(11,0,0) tid=(31,25,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(1,0,0) tid=(5,23,0)
GPGPU-Sim uArch: cycles simulated: 9847  inst.: 995058 (ipc=302.6) sim_rate=248764 (inst/sec) elapsed = 0:0:00:04 / Wed Jul 25 12:29:48 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1096,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1097,8847)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1102,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1103,8847)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1108,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1109,8847)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1114,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1115,8847)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1120,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1121,8847)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1126,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1127,8847)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1132,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1133,8847)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1138,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1139,8847)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1144,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1145,8847)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1150,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1151,8847)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1156,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1157,8847)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1162,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1163,8847)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1168,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1169,8847)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(2,1,0) tid=(13,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(4,1,0) tid=(15,31,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(2,1,0) tid=(7,28,0)
GPGPU-Sim uArch: cycles simulated: 10347  inst.: 1303204 (ipc=407.1) sim_rate=260640 (inst/sec) elapsed = 0:0:00:05 / Wed Jul 25 12:29:49 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1506,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1507,8847)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1524,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1525,8847)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1531,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1532,8847)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1537,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1538,8847)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1538,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1553,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1568,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1569,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1572,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1573,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1576,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,0,0) tid=(27,3,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1922,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1941,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1945,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1952,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(1,1,0) tid=(11,10,0)
GPGPU-Sim uArch: cycles simulated: 12847  inst.: 1524930 (ipc=208.1) sim_rate=254155 (inst/sec) elapsed = 0:0:00:06 / Wed Jul 25 12:29:50 2018
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(0,1,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 15847  inst.: 1629938 (ipc=133.9) sim_rate=232848 (inst/sec) elapsed = 0:0:00:07 / Wed Jul 25 12:29:51 2018
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(1,1,0) tid=(13,14,0)
GPGPU-Sim uArch: cycles simulated: 18347  inst.: 1727854 (ipc=109.0) sim_rate=215981 (inst/sec) elapsed = 0:0:00:08 / Wed Jul 25 12:29:52 2018
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(1,0,0) tid=(17,12,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(1,1,0) tid=(17,4,0)
GPGPU-Sim uArch: cycles simulated: 22847  inst.: 1897008 (ipc=86.0) sim_rate=210778 (inst/sec) elapsed = 0:0:00:09 / Wed Jul 25 12:29:53 2018
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(1,0,0) tid=(13,12,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,0,0) tid=(23,5,0)
GPGPU-Sim uArch: cycles simulated: 27847  inst.: 2084014 (ipc=73.2) sim_rate=208401 (inst/sec) elapsed = 0:0:00:10 / Wed Jul 25 12:29:54 2018
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(0,1,0) tid=(29,10,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(0,0,0) tid=(25,11,0)
GPGPU-Sim uArch: cycles simulated: 32847  inst.: 2271158 (ipc=65.8) sim_rate=206468 (inst/sec) elapsed = 0:0:00:11 / Wed Jul 25 12:29:55 2018
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(0,1,0) tid=(25,12,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(0,0,0) tid=(7,26,0)
GPGPU-Sim uArch: cycles simulated: 36847  inst.: 2534162 (ipc=65.8) sim_rate=211180 (inst/sec) elapsed = 0:0:00:12 / Wed Jul 25 12:29:56 2018
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(0,1,0) tid=(15,30,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,0,0) tid=(5,17,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(0,0,0) tid=(3,28,0)
GPGPU-Sim uArch: cycles simulated: 41347  inst.: 2818296 (ipc=65.4) sim_rate=216792 (inst/sec) elapsed = 0:0:00:13 / Wed Jul 25 12:29:57 2018
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(1,0,0) tid=(3,22,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,1,0) tid=(3,19,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(0,1,0) tid=(1,15,0)
GPGPU-Sim uArch: cycles simulated: 45347  inst.: 3094566 (ipc=65.8) sim_rate=221040 (inst/sec) elapsed = 0:0:00:14 / Wed Jul 25 12:29:58 2018
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(1,1,0) tid=(17,29,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (38523,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(0,0,0) tid=(29,25,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (40490,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (41372,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (42135,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdw_gpu_kernelPfS_S_iii' finished on shader 4.
kernel_name = _Z17convdw_gpu_kernelPfS_S_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 42136
gpu_sim_insn = 2604928
gpu_ipc =      61.8219
gpu_tot_sim_cycle = 50983
gpu_tot_sim_insn = 3297408
gpu_tot_ipc =      64.6766
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 201
gpu_stall_icnt2sh    = 2231
gpu_total_sim_rate=235529

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 70884
	L1I_total_cache_misses = 1820
	L1I_total_cache_miss_rate = 0.0257
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1304, Miss = 436, Miss_rate = 0.334, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1304, Miss = 436, Miss_rate = 0.334, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 10698, Miss = 4581, Miss_rate = 0.428, Pending_hits = 1457, Reservation_fails = 25665
	L1D_cache_core[4]: Access = 10046, Miss = 4377, Miss_rate = 0.436, Pending_hits = 1557, Reservation_fails = 27245
	L1D_cache_core[5]: Access = 8240, Miss = 3442, Miss_rate = 0.418, Pending_hits = 1474, Reservation_fails = 23862
	L1D_cache_core[6]: Access = 8240, Miss = 3413, Miss_rate = 0.414, Pending_hits = 1589, Reservation_fails = 26113
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 39832
	L1D_total_cache_misses = 16685
	L1D_total_cache_miss_rate = 0.4189
	L1D_total_cache_pending_hits = 6085
	L1D_total_cache_reservation_fails = 102885
	L1D_cache_data_port_util = 0.083
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 2968
	L1C_total_cache_misses = 432
	L1C_total_cache_miss_rate = 0.1456
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1116
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6079
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1793
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 88152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2536
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 432
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1116
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 182
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14892
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14733
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 69064
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1820
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 
gpgpu_n_tot_thrd_icount = 3985920
gpgpu_n_tot_w_icount = 124560
gpgpu_n_stall_shd_mem = 117129
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1793
gpgpu_n_mem_write_global = 15080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 444800
gpgpu_n_store_insn = 236800
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 91392
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1116
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1116
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 116013
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:198704	W0_Idle:44921	W0_Scoreboard:42807	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:38528	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:86032
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14344 {8:1793,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1395520 {40:4096,72:4096,136:6888,}
traffic_breakdown_coretomem[INST_ACC_R] = 560 {8:70,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 243848 {136:1793,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120640 {8:15080,}
traffic_breakdown_memtocore[INST_ACC_R] = 9520 {136:70,}
maxmrqlatency = 83 
maxdqlatency = 0 
maxmflatency = 427 
averagemflatency = 188 
max_icnt2mem_latency = 102 
max_icnt2sh_latency = 50982 
mrq_lat_table:1172 	571 	130 	309 	183 	34 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15630 	1258 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2290 	2684 	8528 	3456 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	928 	688 	101 	89 	2 	0 	0 	0 	228 	746 	1516 	4716 	7874 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	83 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0        28        24         0         0         0         0 
dram[1]:         1         0         0         0         0         0         0         0         0         0        26        24         0         0         0         0 
dram[2]:         2         2         0         0         0         0         0         0         0         0        26        24         0         0         0         0 
dram[3]:         2         2         0         0         0         0         0         0         0         0        26        24         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0        24        24         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        24        24         0         0         0         0 
maximum service time to same row:
dram[0]:      2310      2401         0         0      3450      4507      3015      2997      2943      3637      2651      2638         0         0      1776      1813 
dram[1]:      2075     26337         0         0      3638      4672      3081      3276      2960      3016      3056      2641         0         0      1781      1807 
dram[2]:      1791     26103         0         0      3816      2987      3063      3463      3087      3035      3487      2650         0         0      1788      1804 
dram[3]:      1622     25322         0         0      4066      3009      3087      3654      3200      3028      2666      2647         0         0      1778      1809 
dram[4]:      1176     26372         0         0      4219      2979      2938      3835      3321      3063      2635      2653         0         0      1791      1775 
dram[5]:     20129     26365         0         0      4360      3260      2979      3003      3441      3088      2634      2654         0         0      1793      1772 
average row accesses per activate:
dram[0]:  3.000000  2.000000      -nan      -nan 20.000000 20.000000 64.000000 64.000000 64.000000 64.000000 22.000000 21.000000      -nan      -nan  6.000000  6.000000 
dram[1]:  1.500000  2.000000      -nan      -nan 20.000000 20.000000 64.000000 64.000000 64.000000 64.000000 21.000000 20.000000      -nan      -nan  6.000000  6.000000 
dram[2]:  2.000000  2.000000      -nan      -nan 20.000000 24.000000 64.000000 64.000000 64.000000 64.000000 21.000000 20.000000      -nan      -nan  6.000000  6.000000 
dram[3]:  2.000000  2.000000      -nan      -nan 20.000000 24.000000 64.000000 64.000000 64.000000 64.000000 22.000000 20.000000      -nan      -nan  6.000000  6.000000 
dram[4]:  2.000000  2.000000      -nan      -nan 20.000000 24.000000 64.000000 64.000000 64.000000 64.000000 21.000000 20.000000      -nan      -nan  6.000000  8.000000 
dram[5]:  2.000000  2.000000      -nan      -nan 20.000000 24.000000 64.000000 64.000000 64.000000 64.000000 21.000000 20.000000      -nan      -nan  6.000000  8.000000 
average row locality = 2402/90 = 26.688889
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0        10        10        32        32        32        32        34        34         0         0         6         6 
dram[1]:         3         2         0         0        10        10        32        32        32        32        32        32         0         0         6         6 
dram[2]:         4         4         0         0        10        12        32        32        32        32        32        32         0         0         6         6 
dram[3]:         4         4         0         0        10        12        32        32        32        32        34        32         0         0         6         6 
dram[4]:         4         2         0         0        10        12        32        32        32        32        34        32         0         0         6         8 
dram[5]:         2         2         0         0        10        12        32        32        32        32        34        32         0         0         6         8 
total reads: 1402
min_bank_accesses = 0!
chip skew: 236/229 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[1]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
total reads: 1000
min_bank_accesses = 0!
chip skew: 168/166 = 1.01
average mf latency per bank:
dram[0]:      17042     22682    none      none         130       129       130       128       129       129       778       778    none      none       26198     27912
dram[1]:      19434     29127    none      none         130       128       129       130       128       130       808       702    none      none       26838     27356
dram[2]:      12123     14053    none      none         129       128       128       129       129       130       831       717    none      none       27259     27495
dram[3]:      14549     11832    none      none         128       128       130       130       129       130       764       828    none      none       27784     27262
dram[4]:      14444     28716    none      none         129       129       129       129       130       134       736       822    none      none       26646     19506
dram[5]:      23694     21522    none      none         127       130       128       128       130       131       782       790    none      none       25723     19922
maximum mf latency per bank:
dram[0]:        306       280         0         0       274       271       311       282       277       278       378       392         0         0       391       395
dram[1]:        313       309         0         0       274       272       291       291       273       274       382       407         0         0       337       382
dram[2]:        300       354         0         0       268       274       286       291       291       290       351       364         0         0       368       342
dram[3]:        320       343         0         0       265       276       292       296       282       289       396       377         0         0       313       387
dram[4]:        333       380         0         0       276       278       276       276       294       332       427       324         0         0       342       382
dram[5]:        318       351         0         0       272       288       283       288       296       299       400       371         0         0       369       392

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67296 n_nop=66480 n_act=15 n_pre=3 n_req=399 n_rd=466 n_write=332 bw_util=0.02372
n_activity=4994 dram_eff=0.3196
bk0: 6a 67243i bk1: 4a 67270i bk2: 0a 67294i bk3: 0a 67297i bk4: 20a 67020i bk5: 20a 67035i bk6: 64a 66485i bk7: 64a 66445i bk8: 64a 66489i bk9: 64a 66532i bk10: 68a 66896i bk11: 68a 66824i bk12: 0a 67291i bk13: 0a 67293i bk14: 12a 67257i bk15: 12a 67255i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0317552
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67296 n_nop=66488 n_act=15 n_pre=3 n_req=395 n_rd=458 n_write=332 bw_util=0.02348
n_activity=5126 dram_eff=0.3082
bk0: 6a 67245i bk1: 4a 67274i bk2: 0a 67295i bk3: 0a 67298i bk4: 20a 67055i bk5: 20a 67026i bk6: 64a 66544i bk7: 64a 66448i bk8: 64a 66500i bk9: 64a 66486i bk10: 64a 66907i bk11: 64a 66854i bk12: 0a 67290i bk13: 0a 67293i bk14: 12a 67255i bk15: 12a 67254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0305665
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67296 n_nop=66472 n_act=16 n_pre=4 n_req=402 n_rd=468 n_write=336 bw_util=0.02389
n_activity=5167 dram_eff=0.3112
bk0: 8a 67244i bk1: 8a 67240i bk2: 0a 67290i bk3: 0a 67292i bk4: 20a 67037i bk5: 24a 67015i bk6: 64a 66518i bk7: 64a 66483i bk8: 64a 66510i bk9: 64a 66512i bk10: 64a 66922i bk11: 64a 66893i bk12: 0a 67293i bk13: 0a 67294i bk14: 12a 67256i bk15: 12a 67256i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0301355
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67296 n_nop=66468 n_act=16 n_pre=4 n_req=404 n_rd=472 n_write=336 bw_util=0.02401
n_activity=5220 dram_eff=0.3096
bk0: 8a 67240i bk1: 8a 67237i bk2: 0a 67292i bk3: 0a 67294i bk4: 20a 67086i bk5: 24a 66991i bk6: 64a 66487i bk7: 64a 66433i bk8: 64a 66502i bk9: 64a 66485i bk10: 68a 66910i bk11: 64a 66946i bk12: 0a 67293i bk13: 0a 67295i bk14: 12a 67258i bk15: 12a 67252i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0346232
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67296 n_nop=66474 n_act=15 n_pre=3 n_req=402 n_rd=472 n_write=332 bw_util=0.02389
n_activity=5209 dram_eff=0.3087
bk0: 8a 67235i bk1: 4a 67272i bk2: 0a 67291i bk3: 0a 67294i bk4: 20a 67052i bk5: 24a 66984i bk6: 64a 66534i bk7: 64a 66513i bk8: 64a 66481i bk9: 64a 66409i bk10: 68a 66932i bk11: 64a 66889i bk12: 0a 67294i bk13: 0a 67297i bk14: 12a 67257i bk15: 16a 67239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0416815
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67296 n_nop=66480 n_act=14 n_pre=2 n_req=400 n_rd=468 n_write=332 bw_util=0.02378
n_activity=5136 dram_eff=0.3115
bk0: 4a 67273i bk1: 4a 67272i bk2: 0a 67295i bk3: 0a 67295i bk4: 20a 67095i bk5: 24a 66956i bk6: 64a 66495i bk7: 64a 66484i bk8: 64a 66492i bk9: 64a 66497i bk10: 68a 66895i bk11: 64a 66960i bk12: 0a 67294i bk13: 0a 67295i bk14: 12a 67257i bk15: 16a 67246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0312797

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1409, Miss = 117, Miss_rate = 0.083, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 1386, Miss = 116, Miss_rate = 0.084, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[2]: Access = 1459, Miss = 115, Miss_rate = 0.079, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[3]: Access = 1425, Miss = 114, Miss_rate = 0.080, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[4]: Access = 1402, Miss = 116, Miss_rate = 0.083, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[5]: Access = 1463, Miss = 118, Miss_rate = 0.081, Pending_hits = 36, Reservation_fails = 207
L2_cache_bank[6]: Access = 1459, Miss = 118, Miss_rate = 0.081, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[7]: Access = 1411, Miss = 118, Miss_rate = 0.084, Pending_hits = 34, Reservation_fails = 53
L2_cache_bank[8]: Access = 1380, Miss = 118, Miss_rate = 0.086, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[9]: Access = 1458, Miss = 118, Miss_rate = 0.081, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[10]: Access = 1322, Miss = 116, Miss_rate = 0.088, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[11]: Access = 1384, Miss = 118, Miss_rate = 0.085, Pending_hits = 30, Reservation_fails = 0
L2_total_cache_accesses = 16958
L2_total_cache_misses = 1402
L2_total_cache_miss_rate = 0.0827
L2_total_cache_pending_hits = 389
L2_total_cache_reservation_fails = 260
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1038
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 390
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 37
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 260
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=24440
icnt_total_pkts_simt_to_mem=56798
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.0728
	minimum = 6
	maximum = 126
Network latency average = 11.104
	minimum = 6
	maximum = 94
Slowest packet = 2457
Flit latency average = 10.7449
	minimum = 6
	maximum = 94
Slowest flit = 44983
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0278534
	minimum = 7.1198e-05 (at node 1)
	maximum = 0.105231 (at node 4)
Accepted packet rate average = 0.0278534
	minimum = 7.1198e-05 (at node 1)
	maximum = 0.105231 (at node 4)
Injected flit rate average = 0.0655373
	minimum = 7.1198e-05 (at node 1)
	maximum = 0.360404 (at node 4)
Accepted flit rate average= 0.0655373
	minimum = 0.00035599 (at node 1)
	maximum = 0.149421 (at node 4)
Injected packet length average = 2.35294
Accepted packet length average = 2.35294
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.8414 (2 samples)
	minimum = 6 (2 samples)
	maximum = 126.5 (2 samples)
Network latency average = 10.4566 (2 samples)
	minimum = 6 (2 samples)
	maximum = 93 (2 samples)
Flit latency average = 9.56242 (2 samples)
	minimum = 6 (2 samples)
	maximum = 91 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0185903 (2 samples)
	minimum = 3.5599e-05 (2 samples)
	maximum = 0.0777086 (2 samples)
Accepted packet rate average = 0.0185903 (2 samples)
	minimum = 3.5599e-05 (2 samples)
	maximum = 0.0777086 (2 samples)
Injected flit rate average = 0.046747 (2 samples)
	minimum = 3.5599e-05 (2 samples)
	maximum = 0.295722 (2 samples)
Accepted flit rate average = 0.046747 (2 samples)
	minimum = 0.000177995 (2 samples)
	maximum = 0.109638 (2 samples)
Injected packet size average = 2.51459 (2 samples)
Accepted packet size average = 2.51459 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 235529 (inst/sec)
gpgpu_simulation_rate = 3641 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402b60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdx_gpu_kernelPfS_S_iii' to stream 0, gridDim= (2,16,1) blockDim = (32,32,1) 
kernel '_Z17convdx_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,50983)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,50983)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,50983)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,50983)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,50983)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,50983)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,50983)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,50983)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,50983)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,50983)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,50983)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,50983)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,50983)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,50983)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,50983)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(1,4,0) tid=(31,26,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(0,5,0) tid=(31,4,0)
GPGPU-Sim uArch: cycles simulated: 51483  inst.: 3443904 (ipc=293.0) sim_rate=229593 (inst/sec) elapsed = 0:0:00:15 / Wed Jul 25 12:29:59 2018
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(1,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(0,0,0) tid=(31,29,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1087,50983), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1088,50983)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1093,50983), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1094,50983)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1099,50983), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1100,50983)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1105,50983), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1106,50983)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1111,50983), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1112,50983)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1117,50983), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1118,50983)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1123,50983), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1124,50983)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1129,50983), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1130,50983)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1135,50983), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1136,50983)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1141,50983), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1142,50983)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1147,50983), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1148,50983)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(1,10,0) tid=(31,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(1,1,0) tid=(31,16,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1495,50983), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1496,50983)
GPGPU-Sim uArch: cycles simulated: 52483  inst.: 3923648 (ipc=417.5) sim_rate=245228 (inst/sec) elapsed = 0:0:00:16 / Wed Jul 25 12:30:00 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1508,50983), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1509,50983)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1509,50983), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1510,50983)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1515,50983), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1516,50983)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1528,50983), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1529,50983)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1532,50983), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1533,50983)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1544,50983), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1544,50983), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(1,13,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1551,50983), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1556,50983), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1571,50983), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(1,13,0) tid=(31,25,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1903,50983), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1924,50983), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1925,50983), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1936,50983), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1942,50983), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1947,50983), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 52983  inst.: 4067840 (ipc=385.2) sim_rate=239284 (inst/sec) elapsed = 0:0:00:17 / Wed Jul 25 12:30:01 2018
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(1,1,0) tid=(31,8,0)
GPGPU-Sim uArch: cycles simulated: 55983  inst.: 4168224 (ipc=174.2) sim_rate=231568 (inst/sec) elapsed = 0:0:00:18 / Wed Jul 25 12:30:02 2018
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(0,1,0) tid=(31,6,0)
GPGPU-Sim uArch: cycles simulated: 60483  inst.: 4318880 (ipc=107.5) sim_rate=227309 (inst/sec) elapsed = 0:0:00:19 / Wed Jul 25 12:30:03 2018
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(1,0,0) tid=(31,8,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(0,1,0) tid=(31,8,0)
GPGPU-Sim uArch: cycles simulated: 65483  inst.: 4486240 (ipc=82.0) sim_rate=224312 (inst/sec) elapsed = 0:0:00:20 / Wed Jul 25 12:30:04 2018
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(1,1,0) tid=(31,12,0)
GPGPU-Sim uArch: cycles simulated: 69983  inst.: 4635840 (ipc=70.4) sim_rate=220754 (inst/sec) elapsed = 0:0:00:21 / Wed Jul 25 12:30:05 2018
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(0,0,0) tid=(31,16,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(1,0,0) tid=(31,16,0)
GPGPU-Sim uArch: cycles simulated: 73983  inst.: 4768704 (ipc=64.0) sim_rate=216759 (inst/sec) elapsed = 0:0:00:22 / Wed Jul 25 12:30:06 2018
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(1,0,0) tid=(31,5,0)
GPGPU-Sim uArch: cycles simulated: 78483  inst.: 4919072 (ipc=59.0) sim_rate=213872 (inst/sec) elapsed = 0:0:00:23 / Wed Jul 25 12:30:07 2018
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(0,0,0) tid=(31,30,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(0,1,0) tid=(31,24,0)
GPGPU-Sim uArch: cycles simulated: 82983  inst.: 5068352 (ipc=55.3) sim_rate=211181 (inst/sec) elapsed = 0:0:00:24 / Wed Jul 25 12:30:08 2018
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(1,0,0) tid=(31,28,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(1,0,0) tid=(31,7,0)
GPGPU-Sim uArch: cycles simulated: 88483  inst.: 5250752 (ipc=52.1) sim_rate=210030 (inst/sec) elapsed = 0:0:00:25 / Wed Jul 25 12:30:09 2018
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(1,0,0) tid=(31,9,0)
GPGPU-Sim uArch: cycles simulated: 93983  inst.: 5434048 (ipc=49.7) sim_rate=209001 (inst/sec) elapsed = 0:0:00:26 / Wed Jul 25 12:30:10 2018
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(1,1,0) tid=(31,13,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(1,0,0) tid=(31,15,0)
GPGPU-Sim uArch: cycles simulated: 99983  inst.: 5634112 (ipc=47.7) sim_rate=208670 (inst/sec) elapsed = 0:0:00:27 / Wed Jul 25 12:30:11 2018
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(1,1,0) tid=(31,21,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(0,1,0) tid=(31,21,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(0,1,0) tid=(31,29,0)
GPGPU-Sim uArch: cycles simulated: 106483  inst.: 5849056 (ipc=46.0) sim_rate=208894 (inst/sec) elapsed = 0:0:00:28 / Wed Jul 25 12:30:12 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (57891,50983), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (57928,50983), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (58155,50983), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (58336,50983), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdx_gpu_kernelPfS_S_iii' finished on shader 9.
kernel_name = _Z17convdx_gpu_kernelPfS_S_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 58337
gpu_sim_insn = 2621440
gpu_ipc =      44.9361
gpu_tot_sim_cycle = 109320
gpu_tot_sim_insn = 5918848
gpu_tot_ipc =      54.1424
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 394
gpu_stall_icnt2sh    = 3977
gpu_total_sim_rate=211387

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 118049
	L1I_total_cache_misses = 3289
	L1I_total_cache_miss_rate = 0.0279
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1304, Miss = 436, Miss_rate = 0.334, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1304, Miss = 436, Miss_rate = 0.334, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 10698, Miss = 4581, Miss_rate = 0.428, Pending_hits = 1457, Reservation_fails = 25665
	L1D_cache_core[4]: Access = 10046, Miss = 4377, Miss_rate = 0.436, Pending_hits = 1557, Reservation_fails = 27245
	L1D_cache_core[5]: Access = 8240, Miss = 3442, Miss_rate = 0.418, Pending_hits = 1474, Reservation_fails = 23862
	L1D_cache_core[6]: Access = 8240, Miss = 3413, Miss_rate = 0.414, Pending_hits = 1589, Reservation_fails = 26113
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 55860, Miss = 3109, Miss_rate = 0.056, Pending_hits = 118, Reservation_fails = 463
	L1D_cache_core[10]: Access = 55860, Miss = 3106, Miss_rate = 0.056, Pending_hits = 95, Reservation_fails = 240
	L1D_cache_core[11]: Access = 55860, Miss = 3109, Miss_rate = 0.056, Pending_hits = 109, Reservation_fails = 418
	L1D_cache_core[12]: Access = 55860, Miss = 3113, Miss_rate = 0.056, Pending_hits = 108, Reservation_fails = 286
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 263272
	L1D_total_cache_misses = 29122
	L1D_total_cache_miss_rate = 0.1106
	L1D_total_cache_pending_hits = 6515
	L1D_total_cache_reservation_fails = 104292
	L1D_cache_data_port_util = 0.498
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 5528
	L1C_total_cache_misses = 432
	L1C_total_cache_miss_rate = 0.0781
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1116
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 227234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6509
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2449
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 89477
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5096
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 432
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1116
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 401
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 26673
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14815
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 114760
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3289
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 
gpgpu_n_tot_thrd_icount = 6619648
gpgpu_n_tot_w_icount = 206864
gpgpu_n_stall_shd_mem = 322648
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2449
gpgpu_n_mem_write_global = 27080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 858496
gpgpu_n_store_insn = 441600
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 173312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1116
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1116
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 321532
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:495460	W0_Idle:148915	W0_Scoreboard:63089	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:38528	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:168336
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 19592 {8:2449,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2515520 {40:7296,72:7296,136:12488,}
traffic_breakdown_coretomem[INST_ACC_R] = 952 {8:119,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 333064 {136:2449,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 216640 {8:27080,}
traffic_breakdown_memtocore[INST_ACC_R] = 16184 {136:119,}
maxmrqlatency = 83 
maxdqlatency = 0 
maxmflatency = 512 
averagemflatency = 172 
max_icnt2mem_latency = 102 
max_icnt2sh_latency = 109319 
mrq_lat_table:1415 	586 	130 	314 	208 	34 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	27955 	1588 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	9414 	7907 	8886 	3456 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1310 	816 	198 	138 	2 	0 	0 	0 	228 	746 	1516 	4716 	10361 	9513 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	197 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         2         0         0        20        20        64        64        64        64        28        24         0         0         6         6 
dram[1]:         2         2         0         0        20        20        64        64        64        64        26        24         0         0         6         6 
dram[2]:         2         2         0         0        20        24        64        64        64        64        26        24         0         0         6         6 
dram[3]:         2         2         0         0        20        24        64        64        64        64        26        24         0         0         6         6 
dram[4]:         2         2         0         0        20        24        64        64        64        64        24        24         0         0         6         8 
dram[5]:         2         2         0         0        20        24        64        64        64        64        24        24         0         0         6         8 
maximum service time to same row:
dram[0]:      2310      2401         0         0      3450      4507      3015      2997      2943      3637      2651      2638         0         0     11843      1813 
dram[1]:      2075     26337         0         0      3638      4672     17441      3276      2960      3016      3056      2641         0         0      1781      1807 
dram[2]:      1791     26103         0         0      3816      2987      3063      3463      3087      3035      3487      2650         0         0      1788      1804 
dram[3]:      1622     25322         0         0      4066      3009      3087      3654     21069      3028      2666      2647         0         0      1778     10148 
dram[4]:      1176     26372         0         0      4219      2979      2938      3835      3321      3063      2635      2653         0         0      1791      1775 
dram[5]:     20129     26365         0         0      4360     32269     21196      3003      3441      3088      2634      2654         0         0      1793      1772 
average row accesses per activate:
dram[0]:  4.500000  3.000000      -nan      -nan 12.500000 11.500000 35.000000 35.000000 34.000000 35.500000 22.000000 21.000000      -nan      -nan  4.000000  5.000000 
dram[1]:  3.000000  3.000000      -nan      -nan 13.000000 11.500000 34.000000 35.000000 35.000000 35.500000 21.000000 20.000000      -nan      -nan  5.000000  5.000000 
dram[2]:  3.333333  2.666667      -nan      -nan 11.500000 14.000000 34.500000 35.000000 35.000000 34.500000 21.000000 20.000000      -nan      -nan  5.000000  5.000000 
dram[3]:  2.666667  2.666667      -nan      -nan 10.500000 14.000000 36.500000 35.000000 35.000000 34.000000 22.000000 20.000000      -nan      -nan  5.000000  5.000000 
dram[4]:  2.666667  2.666667      -nan      -nan 12.500000 13.500000 34.500000 35.000000 35.000000 35.500000 21.000000 20.000000      -nan      -nan  5.000000  6.000000 
dram[5]:  3.000000  2.666667      -nan      -nan 12.500000 12.500000 34.500000 36.000000 35.000000 34.500000 21.000000 20.000000      -nan      -nan  5.000000  6.000000 
average row locality = 2690/152 = 17.697369
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0        15        13        38        38        36        39        34        34         0         0         8        10 
dram[1]:         9         6         0         0        16        13        36        38        38        39        32        32         0         0        10        10 
dram[2]:        10         8         0         0        13        16        37        38        38        37        32        32         0         0        10        10 
dram[3]:         8         8         0         0        11        16        41        38        38        36        34        32         0         0        10        10 
dram[4]:         8         8         0         0        15        15        37        38        38        39        34        32         0         0        10        12 
dram[5]:         6         8         0         0        15        13        37        40        38        37        34        32         0         0        10        12 
total reads: 1690
min_bank_accesses = 0!
chip skew: 286/279 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[1]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
total reads: 1000
min_bank_accesses = 0!
chip skew: 168/166 = 1.01
average mf latency per bank:
dram[0]:       6012      7911    none      none        2253      1118      1000       978       682      1080       849       849    none      none       19766     16912
dram[1]:       6791      9995    none      none        2464      1440       676       989       982      1071       909       770    none      none       16375     16578
dram[2]:       5154      7255    none      none        1467      1470       782       981       985       893       897       786    none      none       16549     16688
dram[3]:       7516      6155    none      none         496      1494      1479       981       975       570       844       909    none      none       16855     16538
dram[4]:       7484      7409    none      none        2235      1230       675       990       984      1187       816       888    none      none       16178     13147
dram[5]:       8266      5616    none      none        2282       434       880      1174       993       773       855       861    none      none       15656     13431
maximum mf latency per bank:
dram[0]:        306       288         0         0       445       319       369       288       305       309       378       392         0         0       391       395
dram[1]:        313       309         0         0       512       279       291       309       294       285       382       407         0         0       468       382
dram[2]:        350       354         0         0       315       384       327       352       291       295       351       364         0         0       368       346
dram[3]:        343       343         0         0       478       412       400       296       284       293       396       377         0         0       442       387
dram[4]:        333       380         0         0       395       292       323       282       296       332       427       324         0         0       361       382
dram[5]:        434       351         0         0       390       288       284       344       304       299       400       371         0         0       408       392

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144300 n_nop=143370 n_act=25 n_pre=13 n_req=446 n_rd=560 n_write=332 bw_util=0.01236
n_activity=5764 dram_eff=0.3095
bk0: 18a 144195i bk1: 12a 144231i bk2: 0a 144297i bk3: 0a 144300i bk4: 30a 143978i bk5: 26a 144000i bk6: 76a 143429i bk7: 76a 143398i bk8: 72a 143450i bk9: 78a 143478i bk10: 68a 143897i bk11: 68a 143827i bk12: 0a 144295i bk13: 0a 144299i bk14: 16a 144231i bk15: 20a 144219i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0153569
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144300 n_nop=143372 n_act=25 n_pre=13 n_req=445 n_rd=558 n_write=332 bw_util=0.01234
n_activity=5967 dram_eff=0.2983
bk0: 18a 144197i bk1: 12a 144235i bk2: 0a 144299i bk3: 0a 144303i bk4: 32a 144008i bk5: 26a 143993i bk6: 72a 143506i bk7: 76a 143385i bk8: 76a 143453i bk9: 78a 143432i bk10: 64a 143910i bk11: 64a 143858i bk12: 0a 144295i bk13: 0a 144298i bk14: 20a 144213i bk15: 20a 144215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0146431
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144300 n_nop=143362 n_act=26 n_pre=14 n_req=449 n_rd=562 n_write=336 bw_util=0.01245
n_activity=5909 dram_eff=0.3039
bk0: 20a 144197i bk1: 16a 144203i bk2: 0a 144294i bk3: 0a 144296i bk4: 26a 144002i bk5: 32a 143975i bk6: 74a 143477i bk7: 76a 143419i bk8: 76a 143461i bk9: 74a 143465i bk10: 64a 143923i bk11: 64a 143896i bk12: 0a 144298i bk13: 0a 144301i bk14: 20a 144218i bk15: 20a 144220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0147886
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144300 n_nop=143360 n_act=26 n_pre=14 n_req=450 n_rd=564 n_write=336 bw_util=0.01247
n_activity=5996 dram_eff=0.3002
bk0: 16a 144202i bk1: 16a 144198i bk2: 0a 144292i bk3: 0a 144298i bk4: 22a 144062i bk5: 32a 143951i bk6: 82a 143408i bk7: 76a 143384i bk8: 76a 143456i bk9: 72a 143446i bk10: 68a 143912i bk11: 64a 143949i bk12: 0a 144297i bk13: 0a 144302i bk14: 20a 144224i bk15: 20a 144216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0171171
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144300 n_nop=143356 n_act=26 n_pre=14 n_req=452 n_rd=572 n_write=332 bw_util=0.01253
n_activity=6033 dram_eff=0.2997
bk0: 16a 144198i bk1: 16a 144203i bk2: 0a 144293i bk3: 0a 144298i bk4: 30a 144010i bk5: 30a 143948i bk6: 74a 143487i bk7: 76a 143461i bk8: 76a 143431i bk9: 78a 143353i bk10: 68a 143935i bk11: 64a 143893i bk12: 0a 144299i bk13: 0a 144302i bk14: 20a 144219i bk15: 24a 144205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.020596
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144300 n_nop=143366 n_act=25 n_pre=13 n_req=448 n_rd=564 n_write=332 bw_util=0.01242
n_activity=5939 dram_eff=0.3017
bk0: 12a 144233i bk1: 16a 144201i bk2: 0a 144296i bk3: 0a 144299i bk4: 30a 144050i bk5: 26a 143934i bk6: 74a 143454i bk7: 80a 143409i bk8: 76a 143441i bk9: 74a 143453i bk10: 68a 143897i bk11: 64a 143962i bk12: 0a 144297i bk13: 0a 144299i bk14: 20a 144219i bk15: 24a 144208i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0160222

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2463, Miss = 140, Miss_rate = 0.057, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[1]: Access = 2440, Miss = 140, Miss_rate = 0.057, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[2]: Access = 2569, Miss = 141, Miss_rate = 0.055, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[3]: Access = 2529, Miss = 138, Miss_rate = 0.055, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[4]: Access = 2356, Miss = 140, Miss_rate = 0.059, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[5]: Access = 2516, Miss = 141, Miss_rate = 0.056, Pending_hits = 40, Reservation_fails = 207
L2_cache_bank[6]: Access = 2617, Miss = 142, Miss_rate = 0.054, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[7]: Access = 2312, Miss = 140, Miss_rate = 0.061, Pending_hits = 37, Reservation_fails = 53
L2_cache_bank[8]: Access = 2437, Miss = 142, Miss_rate = 0.058, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[9]: Access = 2644, Miss = 144, Miss_rate = 0.054, Pending_hits = 40, Reservation_fails = 206
L2_cache_bank[10]: Access = 2477, Miss = 140, Miss_rate = 0.057, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[11]: Access = 2303, Miss = 142, Miss_rate = 0.062, Pending_hits = 41, Reservation_fails = 107
L2_total_cache_accesses = 29663
L2_total_cache_misses = 1690
L2_total_cache_miss_rate = 0.0570
L2_total_cache_pending_hits = 455
L2_total_cache_reservation_fails = 573
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1356
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 419
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 674
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 34
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 573
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=39965
icnt_total_pkts_simt_to_mem=101503
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.81897
	minimum = 6
	maximum = 110
Network latency average = 8.44978
	minimum = 6
	maximum = 93
Slowest packet = 34138
Flit latency average = 7.59646
	minimum = 6
	maximum = 89
Slowest flit = 81656
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0161323
	minimum = 5.14253e-05 (at node 0)
	maximum = 0.0543737 (at node 12)
Accepted packet rate average = 0.0161323
	minimum = 5.14253e-05 (at node 0)
	maximum = 0.0543737 (at node 12)
Injected flit rate average = 0.0382389
	minimum = 5.14253e-05 (at node 0)
	maximum = 0.191508 (at node 12)
Accepted flit rate average= 0.0382389
	minimum = 0.000257127 (at node 0)
	maximum = 0.0687043 (at node 21)
Injected packet length average = 2.37033
Accepted packet length average = 2.37033
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.8339 (3 samples)
	minimum = 6 (3 samples)
	maximum = 121 (3 samples)
Network latency average = 9.78769 (3 samples)
	minimum = 6 (3 samples)
	maximum = 93 (3 samples)
Flit latency average = 8.9071 (3 samples)
	minimum = 6 (3 samples)
	maximum = 90.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.017771 (3 samples)
	minimum = 4.08745e-05 (3 samples)
	maximum = 0.0699303 (3 samples)
Accepted packet rate average = 0.017771 (3 samples)
	minimum = 4.08745e-05 (3 samples)
	maximum = 0.0699303 (3 samples)
Injected flit rate average = 0.043911 (3 samples)
	minimum = 4.08745e-05 (3 samples)
	maximum = 0.260984 (3 samples)
Accepted flit rate average = 0.043911 (3 samples)
	minimum = 0.000204372 (3 samples)
	maximum = 0.0959931 (3 samples)
Injected packet size average = 2.47094 (3 samples)
Accepted packet size average = 2.47094 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 28 sec (28 sec)
gpgpu_simulation_rate = 211387 (inst/sec)
gpgpu_simulation_rate = 3904 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404360 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (7,1,1) blockDim = (512,1,1) 
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,109320)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,109320)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,109320)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,109320)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,109320)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,109320)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,109320)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(6,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (656,109320), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (674,109320), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (680,109320), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (795,109320), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (819,109320), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (825,109320), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1556,109320), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 0.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 1557
gpu_sim_insn = 37040
gpu_ipc =      23.7893
gpu_tot_sim_cycle = 110877
gpu_tot_sim_insn = 5955888
gpu_tot_ipc =      53.7162
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 394
gpu_stall_icnt2sh    = 4017
gpu_total_sim_rate=212710

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 119033
	L1I_total_cache_misses = 3577
	L1I_total_cache_miss_rate = 0.0301
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 102, Miss = 51, Miss_rate = 0.500, Pending_hits = 1, Reservation_fails = 252
	L1D_cache_core[1]: Access = 1304, Miss = 436, Miss_rate = 0.334, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1304, Miss = 436, Miss_rate = 0.334, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 10698, Miss = 4581, Miss_rate = 0.428, Pending_hits = 1457, Reservation_fails = 25665
	L1D_cache_core[4]: Access = 10046, Miss = 4377, Miss_rate = 0.436, Pending_hits = 1557, Reservation_fails = 27245
	L1D_cache_core[5]: Access = 8240, Miss = 3442, Miss_rate = 0.418, Pending_hits = 1474, Reservation_fails = 23862
	L1D_cache_core[6]: Access = 8240, Miss = 3413, Miss_rate = 0.414, Pending_hits = 1589, Reservation_fails = 26113
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 55860, Miss = 3109, Miss_rate = 0.056, Pending_hits = 118, Reservation_fails = 463
	L1D_cache_core[10]: Access = 55860, Miss = 3106, Miss_rate = 0.056, Pending_hits = 95, Reservation_fails = 240
	L1D_cache_core[11]: Access = 55860, Miss = 3109, Miss_rate = 0.056, Pending_hits = 109, Reservation_fails = 418
	L1D_cache_core[12]: Access = 55860, Miss = 3113, Miss_rate = 0.056, Pending_hits = 108, Reservation_fails = 286
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 263374
	L1D_total_cache_misses = 29173
	L1D_total_cache_miss_rate = 0.1108
	L1D_total_cache_pending_hits = 6516
	L1D_total_cache_reservation_fails = 104544
	L1D_cache_data_port_util = 0.492
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 5646
	L1C_total_cache_misses = 432
	L1C_total_cache_miss_rate = 0.0765
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1116
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 227234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6510
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 89672
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5214
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 432
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1116
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 451
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 26673
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14872
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 115456
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3577
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
120, 120, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 
gpgpu_n_tot_thrd_icount = 6657152
gpgpu_n_tot_w_icount = 208036
gpgpu_n_stall_shd_mem = 322996
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2500
gpgpu_n_mem_write_global = 27130
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 858596
gpgpu_n_store_insn = 441650
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 177046
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1116
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1116
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 321880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:495468	W0_Idle:158445	W0_Scoreboard:64419	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:38554	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:169482
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20000 {8:2500,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2517520 {40:7346,72:7296,136:12488,}
traffic_breakdown_coretomem[INST_ACC_R] = 1096 {8:137,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340000 {136:2500,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 217040 {8:27130,}
traffic_breakdown_memtocore[INST_ACC_R] = 18632 {136:137,}
maxmrqlatency = 83 
maxdqlatency = 0 
maxmflatency = 512 
averagemflatency = 172 
max_icnt2mem_latency = 102 
max_icnt2sh_latency = 110876 
mrq_lat_table:1418 	586 	130 	314 	208 	34 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28046 	1598 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	9460 	7934 	8932 	3456 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1316 	822 	213 	159 	5 	0 	0 	0 	228 	746 	1516 	4716 	10361 	9563 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	200 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         2         0         0        20        20        64        64        64        64        28        24         0         0         6         6 
dram[1]:         6         2         0         0        20        20        64        64        64        64        26        24         0         0         6         6 
dram[2]:         2         2         0         0        20        24        64        64        64        64        26        24         0         0         6         6 
dram[3]:         2         2         0         0        20        24        64        64        64        64        26        24         0         0         6         6 
dram[4]:         2         2         0         0        20        24        64        64        64        64        24        24         0         0         6         8 
dram[5]:         2         2         0         0        20        24        64        64        64        64        24        24         0         0         6         8 
maximum service time to same row:
dram[0]:      2310      2401         0         0      3450      4507      3015      2997      2943      3637      2651      2638         0         0     11843      1813 
dram[1]:      2075     26337         0         0      3638      4672     17441      3276      2960      3016      3056      2641         0         0      1781      1807 
dram[2]:      1791     26103         0         0      3816      2987      3063      3463      3087      3035      3487      2650         0         0      1788      1804 
dram[3]:      1622     25322         0         0      4066      3009      3087      3654     21069      3028      2666      2647         0         0      1778     10148 
dram[4]:      1176     26372         0         0      4219      2979      2938      3835      3321      3063      2635      2653         0         0      1791      1775 
dram[5]:     20129     26365         0         0      4360     32269     21196      3003      3441      3088      2634      2654         0         0      1793      1772 
average row accesses per activate:
dram[0]:  3.333333  3.000000      -nan      -nan 12.500000 11.500000 35.000000 35.000000 34.000000 35.500000 22.000000 21.000000      -nan      -nan  4.000000  5.000000 
dram[1]:  2.500000  3.000000      -nan      -nan 13.000000 11.500000 34.000000 35.000000 35.000000 35.500000 21.000000 20.000000      -nan      -nan  5.000000  5.000000 
dram[2]:  3.333333  2.666667      -nan      -nan 11.500000 14.000000 34.500000 35.000000 35.000000 34.500000 21.500000 20.000000      -nan      -nan  5.000000  5.000000 
dram[3]:  2.666667  2.666667      -nan      -nan 10.500000 14.000000 36.500000 35.000000 35.000000 34.000000 22.000000 20.000000      -nan      -nan  5.000000  5.000000 
dram[4]:  2.666667  2.666667      -nan      -nan 12.500000 13.500000 34.500000 35.000000 35.000000 35.500000 21.000000 20.000000      -nan      -nan  5.000000  6.000000 
dram[5]:  3.000000  2.666667      -nan      -nan 12.500000 12.500000 34.500000 36.000000 35.000000 34.500000 21.000000 20.000000      -nan      -nan  5.000000  6.000000 
average row locality = 2693/154 = 17.487013
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        10         6         0         0        15        13        38        38        36        39        34        34         0         0         8        10 
dram[1]:        10         6         0         0        16        13        36        38        38        39        32        32         0         0        10        10 
dram[2]:        10         8         0         0        13        16        37        38        38        37        33        32         0         0        10        10 
dram[3]:         8         8         0         0        11        16        41        38        38        36        34        32         0         0        10        10 
dram[4]:         8         8         0         0        15        15        37        38        38        39        34        32         0         0        10        12 
dram[5]:         6         8         0         0        15        13        37        40        38        37        34        32         0         0        10        12 
total reads: 1693
min_bank_accesses = 0!
chip skew: 286/280 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[1]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
total reads: 1000
min_bank_accesses = 0!
chip skew: 168/166 = 1.01
average mf latency per bank:
dram[0]:       5410      7911    none      none        2253      1118      1000       978       682      1080       880       887    none      none       19766     16912
dram[1]:       6112      9995    none      none        2464      1440       676       989       982      1071       943       811    none      none       16375     16578
dram[2]:       5154      7255    none      none        1467      1470       782       981       985       893       922       829    none      none       16549     16688
dram[3]:       7516      6155    none      none         496      1494      1479       981       975       570       890       946    none      none       16855     16538
dram[4]:       7484      7409    none      none        2235      1230       675       990       984      1187       851       927    none      none       16178     13147
dram[5]:       8266      5616    none      none        2282       434       880      1174       993       773       891       895    none      none       15656     13431
maximum mf latency per bank:
dram[0]:        306       288         0         0       445       319       369       288       305       309       378       392         0         0       391       395
dram[1]:        313       309         0         0       512       279       291       309       294       285       382       407         0         0       468       382
dram[2]:        350       354         0         0       315       384       327       352       291       295       351       364         0         0       368       346
dram[3]:        343       343         0         0       478       412       400       296       284       293       396       377         0         0       442       387
dram[4]:        333       380         0         0       395       292       323       282       296       332       427       324         0         0       361       382
dram[5]:        434       351         0         0       390       288       284       344       304       299       400       371         0         0       408       392

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146354 n_nop=145420 n_act=26 n_pre=14 n_req=447 n_rd=562 n_write=332 bw_util=0.01222
n_activity=5816 dram_eff=0.3074
bk0: 20a 146221i bk1: 12a 146284i bk2: 0a 146350i bk3: 0a 146353i bk4: 30a 146031i bk5: 26a 146053i bk6: 76a 145483i bk7: 76a 145452i bk8: 72a 145504i bk9: 78a 145532i bk10: 68a 145951i bk11: 68a 145881i bk12: 0a 146350i bk13: 0a 146354i bk14: 16a 146286i bk15: 20a 146274i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0151414
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146354 n_nop=145422 n_act=26 n_pre=14 n_req=446 n_rd=560 n_write=332 bw_util=0.01219
n_activity=6019 dram_eff=0.2964
bk0: 20a 146223i bk1: 12a 146288i bk2: 0a 146352i bk3: 0a 146356i bk4: 32a 146061i bk5: 26a 146046i bk6: 72a 145559i bk7: 76a 145439i bk8: 76a 145507i bk9: 78a 145486i bk10: 64a 145964i bk11: 64a 145913i bk12: 0a 146350i bk13: 0a 146353i bk14: 20a 146268i bk15: 20a 146270i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0144376
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146354 n_nop=145414 n_act=26 n_pre=14 n_req=450 n_rd=564 n_write=336 bw_util=0.0123
n_activity=5924 dram_eff=0.3038
bk0: 20a 146251i bk1: 16a 146257i bk2: 0a 146348i bk3: 0a 146350i bk4: 26a 146056i bk5: 32a 146029i bk6: 74a 145531i bk7: 76a 145473i bk8: 76a 145515i bk9: 74a 145519i bk10: 66a 145973i bk11: 64a 145950i bk12: 0a 146352i bk13: 0a 146355i bk14: 20a 146272i bk15: 20a 146274i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0145811
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146354 n_nop=145414 n_act=26 n_pre=14 n_req=450 n_rd=564 n_write=336 bw_util=0.0123
n_activity=5996 dram_eff=0.3002
bk0: 16a 146256i bk1: 16a 146252i bk2: 0a 146346i bk3: 0a 146352i bk4: 22a 146116i bk5: 32a 146005i bk6: 82a 145462i bk7: 76a 145438i bk8: 76a 145510i bk9: 72a 145500i bk10: 68a 145966i bk11: 64a 146003i bk12: 0a 146351i bk13: 0a 146356i bk14: 20a 146278i bk15: 20a 146270i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0168769
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146354 n_nop=145410 n_act=26 n_pre=14 n_req=452 n_rd=572 n_write=332 bw_util=0.01235
n_activity=6033 dram_eff=0.2997
bk0: 16a 146252i bk1: 16a 146257i bk2: 0a 146347i bk3: 0a 146352i bk4: 30a 146064i bk5: 30a 146002i bk6: 74a 145541i bk7: 76a 145515i bk8: 76a 145485i bk9: 78a 145407i bk10: 68a 145989i bk11: 64a 145947i bk12: 0a 146353i bk13: 0a 146356i bk14: 20a 146273i bk15: 24a 146259i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0203069
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146354 n_nop=145420 n_act=25 n_pre=13 n_req=448 n_rd=564 n_write=332 bw_util=0.01224
n_activity=5939 dram_eff=0.3017
bk0: 12a 146287i bk1: 16a 146255i bk2: 0a 146350i bk3: 0a 146353i bk4: 30a 146104i bk5: 26a 145988i bk6: 74a 145508i bk7: 80a 145463i bk8: 76a 145495i bk9: 74a 145507i bk10: 68a 145951i bk11: 64a 146016i bk12: 0a 146351i bk13: 0a 146353i bk14: 20a 146273i bk15: 24a 146262i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0157973

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2478, Miss = 141, Miss_rate = 0.057, Pending_hits = 40, Reservation_fails = 125
L2_cache_bank[1]: Access = 2448, Miss = 140, Miss_rate = 0.057, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[2]: Access = 2588, Miss = 142, Miss_rate = 0.055, Pending_hits = 42, Reservation_fails = 109
L2_cache_bank[3]: Access = 2537, Miss = 138, Miss_rate = 0.054, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[4]: Access = 2366, Miss = 141, Miss_rate = 0.060, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[5]: Access = 2524, Miss = 141, Miss_rate = 0.056, Pending_hits = 40, Reservation_fails = 207
L2_cache_bank[6]: Access = 2628, Miss = 142, Miss_rate = 0.054, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[7]: Access = 2320, Miss = 140, Miss_rate = 0.060, Pending_hits = 37, Reservation_fails = 53
L2_cache_bank[8]: Access = 2445, Miss = 142, Miss_rate = 0.058, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[9]: Access = 2652, Miss = 144, Miss_rate = 0.054, Pending_hits = 40, Reservation_fails = 206
L2_cache_bank[10]: Access = 2485, Miss = 140, Miss_rate = 0.056, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[11]: Access = 2311, Miss = 142, Miss_rate = 0.061, Pending_hits = 41, Reservation_fails = 107
L2_total_cache_accesses = 29782
L2_total_cache_misses = 1693
L2_total_cache_miss_rate = 0.0568
L2_total_cache_pending_hits = 461
L2_total_cache_reservation_fails = 807
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1406
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 419
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 675
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 80
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 807
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=40360
icnt_total_pkts_simt_to_mem=101672
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.2983
	minimum = 6
	maximum = 162
Network latency average = 21.2689
	minimum = 6
	maximum = 147
Slowest packet = 59430
Flit latency average = 29.8298
	minimum = 6
	maximum = 143
Slowest flit = 141756
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00566141
	minimum = 0 (at node 7)
	maximum = 0.0667951 (at node 0)
Accepted packet rate average = 0.00566141
	minimum = 0 (at node 7)
	maximum = 0.0667951 (at node 0)
Injected flit rate average = 0.0134161
	minimum = 0 (at node 7)
	maximum = 0.0989082 (at node 0)
Accepted flit rate average= 0.0134161
	minimum = 0 (at node 7)
	maximum = 0.205523 (at node 0)
Injected packet length average = 2.36975
Accepted packet length average = 2.36975
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.95 (4 samples)
	minimum = 6 (4 samples)
	maximum = 131.25 (4 samples)
Network latency average = 12.658 (4 samples)
	minimum = 6 (4 samples)
	maximum = 106.5 (4 samples)
Flit latency average = 14.1378 (4 samples)
	minimum = 6 (4 samples)
	maximum = 103.5 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0147436 (4 samples)
	minimum = 3.06558e-05 (4 samples)
	maximum = 0.0691465 (4 samples)
Accepted packet rate average = 0.0147436 (4 samples)
	minimum = 3.06558e-05 (4 samples)
	maximum = 0.0691465 (4 samples)
Injected flit rate average = 0.0362873 (4 samples)
	minimum = 3.06558e-05 (4 samples)
	maximum = 0.220465 (4 samples)
Accepted flit rate average = 0.0362873 (4 samples)
	minimum = 0.000153279 (4 samples)
	maximum = 0.123376 (4 samples)
Injected packet size average = 2.46122 (4 samples)
Accepted packet size average = 2.46122 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 28 sec (28 sec)
gpgpu_simulation_rate = 212710 (inst/sec)
gpgpu_simulation_rate = 3959 (cycle/sec)
