

================================================================
== Vitis HLS Report for 'Configurable_PE'
================================================================
* Date:           Thu Mar 27 00:01:14 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.802 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.136 us|  0.136 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |                     |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |       Instance      |   Module  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |grp_MUL_MOD_3_fu_67  |MUL_MOD_3  |       15|       15|  0.120 us|  0.120 us|    1|    1|      yes|
        +---------------------+-----------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    227|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    9|    1467|   1149|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     32|    -|
|Register         |        -|    -|    1033|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    9|    2500|   1536|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|       2|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+------+------+-----+
    |       Instance      |     Module     | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------+----------------+---------+----+------+------+-----+
    |grp_MUL_MOD_3_fu_67  |MUL_MOD_3       |        0|   9|  1467|  1121|    0|
    |mux_3_2_31_1_0_U391  |mux_3_2_31_1_0  |        0|   0|     0|    14|    0|
    |mux_3_2_31_1_0_U392  |mux_3_2_31_1_0  |        0|   0|     0|    14|    0|
    +---------------------+----------------+---------+----+------+------+-----+
    |Total                |                |        0|   9|  1467|  1149|    0|
    +---------------------+----------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |res1_temp_7_fu_143_p2  |         +|   0|  0|  39|          32|          32|
    |res1_temp_fu_89_p2     |         +|   0|  0|  39|          32|          32|
    |res1_temp_3_fu_114_p2  |         -|   0|  0|  39|          32|          32|
    |res1_temp_6_fu_77_p2   |         -|   0|  0|  39|          32|          32|
    |icmp_ln76_fu_108_p2    |      icmp|   0|  0|  39|          32|          32|
    |res1_temp_4_fu_120_p3  |    select|   0|  0|  32|           1|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 227|         161|         192|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_phi_ln215_phi_fu_57_p8       |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter16_phi_ln215_reg_54  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter17_phi_ln215_reg_54  |  14|          3|   32|         96|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  32|          7|   96|        224|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |MOD_INDEX_int_reg                       |   2|   0|    2|          0|
    |MOD_INDEX_read_reg_152                  |   2|   0|    2|          0|
    |ap_phi_reg_pp0_iter10_phi_ln215_reg_54  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_phi_ln215_reg_54  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_phi_ln215_reg_54  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_phi_ln215_reg_54  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter14_phi_ln215_reg_54  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter15_phi_ln215_reg_54  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter16_phi_ln215_reg_54  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter17_phi_ln215_reg_54  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_phi_ln215_reg_54   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_phi_ln215_reg_54   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_phi_ln215_reg_54   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_phi_ln215_reg_54   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_phi_ln215_reg_54   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_phi_ln215_reg_54   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_phi_ln215_reg_54   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_phi_ln215_reg_54   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_phi_ln215_reg_54   |  32|   0|   32|          0|
    |input1_val_int_reg                      |  32|   0|   32|          0|
    |input1_val_read_reg_166                 |  32|   0|   32|          0|
    |input2_val_int_reg                      |  32|   0|   32|          0|
    |input2_val_read_reg_159                 |  32|   0|   32|          0|
    |op_int_reg                              |   2|   0|    2|          0|
    |op_read_reg_148                         |   2|   0|    2|          0|
    |res1_temp_4_reg_183                     |  32|   0|   32|          0|
    |res1_temp_5_reg_193                     |  32|   0|   32|          0|
    |res1_temp_6_reg_173                     |  32|   0|   32|          0|
    |tmp_reg_179                             |   1|   0|    1|          0|
    |MOD_INDEX_read_reg_152                  |  64|  32|    2|          0|
    |input1_val_read_reg_166                 |  64|  32|   32|          0|
    |input2_val_read_reg_159                 |  64|  32|   32|          0|
    |op_read_reg_148                         |  64|  32|    2|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |1033| 128|  845|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-----------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------+-----+-----+------------+-----------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  Configurable_PE|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  Configurable_PE|  return value|
|ap_return   |  out|   32|  ap_ctrl_hs|  Configurable_PE|  return value|
|input1_val  |   in|   32|     ap_none|       input1_val|        scalar|
|input2_val  |   in|   32|     ap_none|       input2_val|        scalar|
|MOD_INDEX   |   in|    2|     ap_none|        MOD_INDEX|        scalar|
|op          |   in|    2|     ap_none|               op|        scalar|
+------------+-----+-----+------------+-----------------+--------------+

