/dts-v1/;

/ {
	interrupt-parent = <0x01>;
	#size-cells = <0x02>;
	qcom,msm-id = <0x212 0x10000>;
	model = "Samsung Q4Q PROJECT (board-id,13)";
	#address-cells = <0x02>;
	qcom,board-id = <0x10008 0x0d>;
	compatible = "qcom,cape-mtp\0qcom,cape\0qcom,mtp";

	soc {
		interrupt-parent = <0x01>;
		ranges = <0x00 0x00 0x00 0xffffffff>;
		#size-cells = <0x01>;
		phandle = <0x269>;
		#address-cells = <0x01>;
		compatible = "simple-bus";

		qcom,hyp-core-ctl {
			phandle = <0x34e>;
			status = "ok";
			compatible = "qcom,hyp-core-ctl";
		};

		cti@10802000 {
			clock-names = "apb_pclk";
			reg = <0x10802000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3fa>;
			coresight-name = "coresight-cti-modem_tp_cti";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		qrtr-gunyah {
			peer-name = <0x02>;
			gunyah-label = <0x03>;
			shared-buffer = <0x53>;
			qcom,master;
			compatible = "qcom,qrtr-gunyah";
		};

		qcom,chd {
			qcom,threshold-arr = <0x17800058 0x17810058 0x17820058 0x17830058 0x17840058 0x17850058 0x17860058 0x17870058>;
			label = "core";
			qcom,config-arr = <0x17800060 0x17810060 0x17820060 0x17830060 0x17840060 0x17850060 0x17860060 0x17870060>;
			compatible = "qcom,core-hang-detect";
		};

		qcom,qupv3_0_geni_se@9c0000 {
			interconnect-names = "qup-core\0snoc-llcc\0qup-ddr";
			dma-coherent;
			iommus = <0x5c 0x5a3 0x00>;
			reg = <0x9c0000 0x2000>;
			interconnects = <0xc0 0x28 0xc0 0x23f 0xc1 0x0f 0x49 0x235 0x5b 0x09 0x46 0x200>;
			qcom,msm-bus,num-paths = <0x03>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			phandle = <0xc4>;
			status = "ok";
			qcom,iommu-dma = "fastmap";
			compatible = "qcom,qupv3-geni-se";
		};

		qcom,qsee_ipc_irq_bridge {
			compatible = "qcom,qsee-ipc-irq-bridge";

			qcom,qsee-ipc-irq-spss {
				interrupt-parent = <0x90>;
				label = "spss";
				interrupts = <0x10 0x01 0x01>;
				qcom,dev-name = "qsee_ipc_irq_spss";
			};
		};

		cti@10cc4000 {
			clock-names = "apb_pclk";
			reg = <0x10cc4000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3f6>;
			status = "disabled";
			coresight-name = "coresight-cti-tmess_cti_2";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		test_mode_FAB_ZF01_dtsi {
			samsung,micro_short_test_off_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 b0 0f f6 29 01 00 00 00 00 06 f6 ff 9c 9e ab 9c 29 01 00 00 00 00 07 bf 00 07 ff 00 00 10 29 01 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
			label = "test_mode_FAB_ZF01_dtsi";
			samsung,gray_spot_test_on_tx_cmds_revC = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 b0 10 f6 29 01 00 00 00 00 05 f6 00 9e ab 00 29 01 00 00 00 00 04 f2 b2 00 00 29 01 00 00 00 00 03 b0 2d c6 29 01 00 00 00 00 02 c6 19 29 01 00 00 00 00 09 c6 01 77 ff 0d c0 16 04 5f 29 01 00 00 63 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,gray_spot_test_on_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 b0 10 f6 29 01 00 00 00 00 05 f6 00 9e ab 00 29 01 00 00 00 00 04 f2 b0 00 00 29 01 00 00 00 00 03 b0 2d c6 29 01 00 00 00 00 02 c6 19 29 01 00 00 00 00 09 c6 01 77 ff 0d c0 16 04 5f 29 01 00 00 63 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,micro_short_test_on_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 b0 0f f6 29 01 00 00 00 00 06 f6 07 79 9e ab 79 29 01 00 00 00 00 07 bf 33 25 ff 00 00 10 29 01 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,support_gct;
			samsung,gct_exit_tx_cmds_revA = [29 00 00 00 00 00 02 be 00 29 00 00 00 00 00 03 b0 0e f4 29 00 00 00 00 00 02 f4 00 29 00 00 00 00 00 03 b0 1a c5 29 01 00 00 00 00 02 c5 04 29 00 00 00 00 00 03 9f 5a 5a 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 fc a5 a5];
			samsung,ccd_test_on_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 01 00 02 cc 01 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,ccd_test_off_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 cc 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,gray_spot_test_off_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 b0 10 f6 29 01 00 00 00 00 05 f6 9c 9e ab 9c 29 01 00 00 00 00 04 f2 b0 00 68 29 01 00 00 00 00 03 b0 2d c6 29 01 00 00 00 00 02 c6 00 29 01 00 00 00 00 09 c6 01 77 ff 0d c0 16 04 00 29 01 00 00 63 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,ccd_fail_val = <0x01>;
			samsung,gct_mid_tx_cmds_revA = [29 01 00 00 14 00 02 be 00 29 00 00 00 00 00 02 be 05];
			samsung,ccd_pass_val = <0x00>;
			samsung,gct_enter_tx_cmds_revA = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 78 00 01 01 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 03 b0 0a fe 29 00 00 00 00 00 02 fe 14 05 01 00 00 0a 00 01 11 05 01 00 00 00 00 01 29 29 00 00 00 00 00 02 9d 01 29 00 00 00 00 00 5a 9e 11 00 00 89 30 80 08 dc 03 40 00 2a 01 a0 01 a0 02 00 01 d1 00 20 03 88 00 05 00 0c 02 58 03 23 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 6b f4 00 29 00 00 00 00 00 03 b0 1a c5 29 01 00 00 00 00 02 c5 05 29 00 00 00 00 00 03 b0 0e f4 29 01 00 00 32 00 02 f4 00 29 01 00 00 00 00 02 2c 00 29 01 00 00 14 00 02 be 05 29 01 00 00 14 00 02 be 00 29 00 00 00 00 00 02 be 07];
			phandle = <0x508>;
			samsung,gct_checksum_rx_cmds_revA = [06 01 00 00 00 00 01 af 01 00];
			samsung,ccd_state_rx_cmds_revA = [06 01 00 00 00 00 01 cd 01 00];
		};

		cti@10884000 {
			clock-names = "apb_pclk";
			reg = <0x10884000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3fd>;
			coresight-name = "coresight-cti-sp_sc300";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		samsung,security_mz2@146aaa98 {
			reg = <0x146aaa98 0x04>;
			phandle = <0x71e>;
			compatible = "samsung,security_mz2";
		};

		tpdm@10844000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10844000 0x1000>;
			atid = <0x4e>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x385>;
			coresight-name = "coresight-tpdm-lpass";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x135>;
						phandle = <0x173>;
					};
				};
			};
		};

		qcom,cam-cdm-intf {
			num-hw-cdm = <0x01>;
			label = "cam-cdm-intf";
			cdm-client-names = "vfe\0jpegdma\0jpegenc";
			cell-index = <0x00>;
			status = "ok";
			compatible = "qcom,cam-cdm-intf";
		};

		qcom,cpu-vendor-hooks {
			phandle = <0x342>;
			compatible = "qcom,cpu-vendor-hooks";
		};

		qcom,ipa@3e00000 {
			qcom,throughput-threshold = <0x7d0 0xfa0 0x1f40>;
			interconnect-names = "ipa_to_llcc\0llcc_to_ebi1\0appss_to_ipa";
			qcom,bus-vector-names = "MIN\0SVS2\0SVS\0NOMINAL\0TURBO";
			qcom,scaling-exceptions;
			clock-names = "core_clk";
			reg-names = "ipa-base\0gsi-base";
			qcom,ulso-ip-id-min-windows-val = <0x00>;
			qcom,ipa-holb-monitor-poll-period = <0x05>;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,ipa-gpi-event-rp-ddr;
			qcom,ipa-holb-monitor-max-cnt-wlan = <0x0a>;
			qcom,ulso-ip-id-max-linux-val = <0xffff>;
			reg = <0x3e00000 0x84000 0x3e04000 0xfc000>;
			qcom,wan-use-skb-page;
			qcom,tx-wrapper-cache-max-size = <0x190>;
			qcom,ipa-holb-monitor-max-cnt-11ad = <0x0a>;
			qcom,platform-type = <0x01>;
			qcom,smmu-fast-map;
			qcom,ipa-wdi3-over-gsi;
			qcom,ee = <0x00>;
			qcom,ulso-supported;
			qcom,ulso-ip-id-max-windows-val = <0x7fff>;
			qcom,ulso-ip-id-min-linux-val = <0x00>;
			qcom,ipa-ulso-wa;
			qcom,ipa-uc-holb-monitor;
			clocks = <0x20 0x16>;
			interrupts = <0x00 0x28e 0x04 0x00 0x1b0 0x04>;
			qcom,arm-smmu;
			interrupt-names = "ipa-irq\0gsi-irq";
			qcom,use-ipa-tethering-bridge;
			qcom,testbus-collection-on-crash;
			interconnects = <0x5b 0x2c 0x49 0x235 0x46 0x03 0x46 0x200 0x49 0x02 0xa3 0x210>;
			qcom,svs2 = <0x900b0 0x00 0x900b0 0x1cfde0 0x00 0x12c00>;
			qcom,rmnet-ctl-enable;
			qcom,non-tn-collection-on-crash;
			qcom,ipa-holb-monitor-max-cnt-usb = <0x0a>;
			firmware-names = "ipa_fws";
			qcom,use-64-bit-dma-mask;
			qcom,interconnect,num-cases = <0x05>;
			qcom,nominal = <0x249f00 0x00 0x249f00 0x53ec60 0x00 0x61a80>;
			qcom,entire-ipa-block-size = <0x200000>;
			qcom,no-vote = <0x00 0x00 0x00 0x00 0x00 0x00>;
			pas-ids = <0x0f>;
			qcom,turbo = <0x36ee80 0x00 0x36ee80 0x53ec60 0x00 0x61a80>;
			qcom,ipa-hw-mode = <0x00>;
			qcom,lan-rx-napi;
			phandle = <0x347>;
			qcom,svs = <0x124f80 0x00 0x124f80 0x2ab980 0x00 0x249f0>;
			qcom,ipa-hw-ver = <0x16>;
			qcom,interconnect,num-paths = <0x03>;
			qcom,rmnet-ll-enable;
			qcom,register-collection-on-crash;
			qcom,max_num_smmu_cb = <0x04>;
			qcom,ipa-endp-delay-wa-v2;
			qcom,tx-napi;
			qcom,ipa-cfg-offset = <0x140000>;
			qcom,tx-poll;
			memory-regions = <0xb5>;
			compatible = "qcom,ipa";

			qcom,smp2p_map_ipa_1_in {
				interrupts-extended = <0xb7 0x00 0x00>;
				interrupt-names = "ipa-smp2p-in";
				compatible = "qcom,smp2p-map-ipa-1-in";
			};

			qcom,smp2p_map_ipa_1_out {
				qcom,smem-state-names = "ipa-smp2p-out";
				qcom,smem-states = <0xb6 0x00>;
				compatible = "qcom,smp2p-map-ipa-1-out";
			};

			ipa_smmu_uc {
				iommus = <0x5c 0x5c2 0x00>;
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
				phandle = <0x34a>;
				qcom,iommu-dma = "atomic";
				compatible = "qcom,ipa-smmu-uc-cb";
			};

			ipa_smmu_wlan {
				iommus = <0x5c 0x5c1 0x00>;
				phandle = <0x349>;
				qcom,iommu-dma = "atomic";
				compatible = "qcom,ipa-smmu-wlan-cb";
			};

			ipa_smmu_11ad {
				dma-coherent;
				qcom,iommu-group;
				iommus = <0x5c 0x5c3 0x00>;
				qcom,shared-cb;
				phandle = <0x34b>;
				compatible = "qcom,ipa-smmu-11ad-cb";
			};

			ipa_smmu_ap {
				dma-coherent;
				qcom,ipa-q6-smem-size = <0x9000>;
				iommus = <0x5c 0x5c0 0x00>;
				qcom,additional-mapping = <0x146a8000 0x146a8000 0x2000>;
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
				phandle = <0x348>;
				qcom,iommu-dma = "atomic";
				compatible = "qcom,ipa-smmu-ap-cb";
			};
		};

		funnel@10c0b000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x10c0b000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb908>;
			phandle = <0x3aa>;
			coresight-name = "coresight-funnel-multimedia";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x16f>;
						phandle = <0x16e>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x170>;
						phandle = <0x13b>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x171>;
						phandle = <0x13c>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x172>;
						phandle = <0x196>;
					};
				};
			};
		};

		cti@10d04000 {
			clock-names = "apb_pclk";
			reg = <0x10d04000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3d8>;
			coresight-name = "coresight-cti-ddr_dl_0_cti_2";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		mx_rdpm_pe@637000 {
			#thermal-sensor-cells = <0x00>;
			reg = <0x637000 0x1000>;
			interrupts = <0x00 0xed 0x04>;
			phandle = <0x86>;
			status = "disabled";
			compatible = "qcom,policy-engine";
		};

		wsa2_spkr_en1_pinctrl {
			pinctrl-1 = <0x2b6>;
			pinctrl-0 = <0x2b7>;
			pinctrl-names = "aud_active\0aud_sleep";
			phandle = <0x736>;
			status = "disabled";
			compatible = "qcom,msm-cdc-pinctrl";
		};

		i2c@884000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg = <0x884000 0x4000>;
			qcom,clk-freq-out = <0xf4240>;
			pinctrl-1 = <0x10d>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x7a 0x24 0x8a 0x24 0x8b>;
			interrupts = <0x00 0x247 0x04>;
			qcom,wrapper-core = <0x103>;
			pinctrl-0 = <0x10c>;
			dmas = <0x102 0x00 0x01 0x03 0x40 0x00 0x102 0x01 0x01 0x03 0x40 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x371>;
			status = "ok";
			#address-cells = <0x01>;
			compatible = "qcom,i2c-geni";

			qcom,cam-sensor0 {
				ois-src = <0x58c>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				csiphy-sd-index = <0x01>;
				gpio-reset = <0x01>;
				cam,valid = <0x01>;
				sensor-position-pitch = <0x00>;
				eeprom-src = <0x5b9>;
				reg = <0x20>;
				cam,isp = <0x00>;
				cam_v_custom1-supply = <0x5bd>;
				rgltr-min-voltage = <0xe1d48 0x1b7740 0x2191c0 0x00 0xe1d48>;
				pinctrl-1 = <0x5c1 0x5c2 0x5c3>;
				gpio-custom1 = <0x02>;
				clocks = <0x27 0x50>;
				cam,fw_dump = <0x01>;
				sensor-position-roll = <0x5a>;
				gpios = <0x3c 0x66 0x00 0x3c 0x6d 0x00 0x3c 0x53 0x00>;
				cam,dual_open = <0x00>;
				regulator-names = "cam_vdig\0cam_vio\0cam_vana\0cam_clk\0cam_v_custom1";
				cam,cal_memory = <0x02>;
				sensor-mode = <0x00>;
				cam,companion_chip = <0x00>;
				pinctrl-0 = <0x5be 0x5bf 0x5c0>;
				cam_clk-supply = <0x274>;
				rgltr-cntrl-support;
				cam_vana-supply = <0x599>;
				clock-rates = <0x124f800>;
				cam,ois = <0x01>;
				cell-index = <0x00>;
				gpio-req-tbl-num = <0x00 0x01 0x02>;
				actuator-src = <0x5ba>;
				cam,upgrade = <0x02>;
				rgltr-load-current = <0x30d40 0x30d40 0x1388 0x00 0x1388>;
				pinctrl-names = "cam_default\0cam_suspend";
				cam,fw_write = <0x03>;
				cam_vio-supply = <0x59a>;
				phandle = <0x722>;
				cam_vdig-supply = <0x5bc>;
				cam,core_voltage = <0x01>;
				rgltr-max-voltage = <0xe1d48 0x1b7740 0x2191c0 0x00 0xe1d48>;
				status = "ok";
				sensor-position-yaw = <0xb4>;
				gpio-no-mux = <0x00>;
				led-flash-src = <0x5bb>;
				cam,read_version = <0x01>;
				gpio-req-tbl-label = "CAMIF_MCLK2\0CAM_RESET0\0CAM_WIDE_LONG_EXPOSURE";
				gpio-req-tbl-flags = <0x01 0x00 0x00>;
				compatible = "qcom,cam-sensor";
			};
		};

		interconnect@3c40000 {
			qcom,bcm-voters = <0xa8>;
			qcom,bcm-voter-names = "hlos";
			reg = <0x3c40000 0x17200>;
			#interconnect-cells = <0x01>;
			phandle = <0x341>;
			compatible = "qcom,waipio-lpass_ag_noc";
		};

		qcom,gdsc@af09000 {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <0x1f4>;
			reg = <0xaf09000 0x04>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			regulator-name = "disp_cc_mdss_core_gdsc";
			clocks = <0x24 0x1b>;
			qcom,proxy-consumer-enable;
			proxy-supply = <0x2c>;
			parent-supply = <0x22>;
			phandle = <0x2c>;
			compatible = "qcom,gdsc";
		};

		funnel@10d05000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x10d05000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb908>;
			phandle = <0x3b0>;
			coresight-name = "coresight-funnel-ddr_dl0";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x17d>;
						phandle = <0x176>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x17f>;
						phandle = <0x138>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x180>;
						phandle = <0x17b>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x17c>;
						phandle = <0x178>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x17e>;
						phandle = <0x139>;
					};
				};
			};

			out-ports {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				port@0 {
					reg = <0x00>;

					endpoint {
						source = <0x182>;
						remote-endpoint = <0x181>;
						phandle = <0x1d7>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						source = <0x186>;
						remote-endpoint = <0x185>;
						phandle = <0x1d9>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x189>;
						phandle = <0x1e1>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						source = <0x184>;
						remote-endpoint = <0x183>;
						phandle = <0x1da>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						source = <0x188>;
						remote-endpoint = <0x187>;
						phandle = <0x1dc>;
					};
				};
			};
		};

		funnel@10b04000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x10b04000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb908>;
			phandle = <0x3c8>;
			coresight-name = "coresight-funnel-aoss";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x1fc>;
						phandle = <0x1f3>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x1fd>;
						phandle = <0x1f9>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x1fb>;
						phandle = <0x16a>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x1fa>;
						phandle = <0x166>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1fe>;
						phandle = <0x200>;
					};
				};
			};
		};

		tpdm@138a0000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x138a0000 0x1000>;
			atid = <0x42>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x399>;
			coresight-name = "coresight-tpdm-llm-silver";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x155>;
						phandle = <0x1c1>;
					};
				};
			};
		};

		qcom,csiphy1@ace6000 {
			src-clock-name = "csi1phytimer_clk_src";
			clock-names = "cphy_rx_clk_src\0csiphy1_clk\0csi1phytimer_clk_src\0csi1phytimer_clk";
			clock-cntl-level = "lowsvs\0nominal";
			reg-names = "csiphy";
			reg = <0xace6000 0x2000>;
			rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
			clocks = <0x27 0x17 0x27 0x28 0x27 0x1b 0x27 0x1a>;
			interrupts = <0x00 0x1de 0x01>;
			interrupt-names = "CSIPHY1";
			csi-vdd-0p9-supply = <0x233>;
			csi-vdd-1p2-supply = <0x2f9>;
			regulator-names = "gdscr\0csi-vdd-1p2\0csi-vdd-0p9";
			reg-cam-base = <0xe6000>;
			rgltr-cntrl-support;
			clock-rates = <0x17d78400 0x00 0x17d78400 0x00 0x1c9c3800 0x00 0x17d78400 0x00>;
			cell-index = <0x01>;
			rgltr-load-current = <0x00 0xe808 0x23e38>;
			phandle = <0x6cb>;
			shared-clks = <0x01 0x00 0x00 0x00>;
			gdscr-supply = <0x274>;
			rgltr-max-voltage = <0x00 0x130b00 0xdea80>;
			status = "ok";
			rgltr-enable-sync = <0x01>;
			compatible = "qcom,csiphy-v2.1.3\0qcom,csiphy";
		};

		cti@10845000 {
			clock-names = "apb_pclk";
			reg = <0x10845000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3de>;
			coresight-name = "coresight-cti-lpass_dl_cti";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		qcom,secure-buffer {
			qcom,vmid-cp-camera-preview-ro;
			compatible = "qcom,secure-buffer";
		};

		cti@10cd1000 {
			clock-names = "apb_pclk";
			reg = <0x10cd1000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3f9>;
			status = "disabled";
			coresight-name = "coresight-cti-tmess_cpu";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		tx_core_clk {
			qcom,codec-lpass-clk-id = <0x30c>;
			#clock-cells = <0x01>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			phandle = <0x728>;
			qcom,codec-ext-clk-src = <0x07>;
			compatible = "qcom,audio-ref-clk";
		};

		samsung,security_mz3@146aaa9c {
			reg = <0x146aaa9c 0x04>;
			phandle = <0x71f>;
			compatible = "samsung,security_mz3";
		};

		tpdm@10b0b000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10b0b000 0x1000>;
			atid = <0x47>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x383>;
			coresight-name = "coresight-tpdm-swao-prio-2";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x133>;
						phandle = <0x1f6>;
					};
				};
			};
		};

		qcom,msm-pcm-loopback {
			phandle = <0x457>;
			compatible = "qcom,msm-pcm-loopback";
		};

		qcom,dsi-display@2 {
			label = "Q4_S6E3XA2_AMF756BQ01";
			phandle = <0x51e>;
		};

		funnel@1080c000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x1080c000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb908>;
			phandle = <0x3bd>;
			coresight-name = "coresight-funnel-modem_q6";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x1bb>;
						phandle = <0x15e>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1ba>;
						phandle = <0x1b9>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1bc>;
						phandle = <0x1bf>;
					};
				};
			};
		};

		qcom,msm-adsp-notify {
			qcom,rproc-handle = <0x33a>;
			phandle = <0x497>;
			status = "ok";
			compatible = "qcom,adsp-notify";
		};

		spi@980000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0x980000 0x4000>;
			pinctrl-1 = <0x53e 0x53f 0x540 0x541>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x56 0x24 0x86 0x24 0x87>;
			interrupts = <0x00 0x259 0x04>;
			qcom,wrapper-core = <0xc4>;
			pinctrl-0 = <0x53a 0x53b 0x53c 0x53d>;
			dmas = <0xc7 0x00 0x00 0x01 0x40 0x00 0xc7 0x01 0x00 0x01 0x40 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x351>;
			status = "ok";
			#address-cells = <0x01>;
			compatible = "qcom,spi-geni";

			uwb_spi@0 {
				nxp,vdd-rf = "pm8350c_l8";
				spi-max-frequency = <0xf42400>;
				reg = <0x00>;
				nxp,vdd = "pm8350c_l11";
				nxp,sr100-ri = <0x3c 0x0a 0x00>;
				nxp,sr100-irq = <0x3c 0x13 0x00>;
				pinctrl-0 = <0x542 0x543 0x544 0x545>;
				pinctrl-names = "default";
				nxp,sr100-ant-connection-status = <0x4cf 0x09 0x00>;
				nxp,sr100-ce = <0x3c 0x90 0x00>;
				compatible = "nxp,sr100";
			};
		};

		tpdm@10b0a000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10b0a000 0x1000>;
			atid = <0x47>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x382>;
			coresight-name = "coresight-tpdm-swao-prio-1";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x132>;
						phandle = <0x1f5>;
					};
				};
			};
		};

		cti@13862000 {
			clock-names = "apb_pclk";
			reg = <0x13862000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3fb>;
			coresight-name = "coresight-cti-apss_atb_cti";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		qcom,gdsc@187004 {
			qcom,gds-timeout = <0x1f4>;
			reg = <0x187004 0x04>;
			qcom,retain-regs;
			regulator-name = "gcc_ufs_phy_gdsc";
			qcom,proxy-consumer-enable;
			proxy-supply = <0x2e>;
			parent-supply = <0x1e>;
			phandle = <0x2e>;
			compatible = "qcom,gdsc";
		};

		qcom,msm-dai-q6-spdif-pri-rx {
			qcom,msm-dai-q6-dev-id = <0x5000>;
			phandle = <0x4b0>;
			compatible = "qcom,msm-dai-q6-spdif";
		};

		dsi_panel_pwr_supply_avdd {
			#size-cells = <0x00>;
			phandle = <0x64d>;
			#address-cells = <0x01>;

			qcom,panel-supply-entry@0 {
				qcom,supply-post-on-sleep = <0x14>;
				reg = <0x00>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-name = "vddio";
				qcom,supply-enable-load = <0x30d40>;
				qcom,supply-max-voltage = <0x1e3660>;
				qcom,supply-min-voltage = <0x1b7740>;
			};

			qcom,panel-supply-entry@1 {
				reg = <0x01>;
				qcom,supply-disable-load = <0x64>;
				qcom,supply-name = "avdd";
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-min-voltage = <0x4630c0>;
			};
		};

		qcom,gh_vm_loader_sec@e0600000 {
			memory-region = <0xb9>;
			qcom,pas-id = <0x23>;
			qcom,firmware-name = "cpusys_vm";
			qcom,no-shutdown;
			qcom,vmid = <0x32>;
			compatible = "qcom,gh-vm-loader-sec";
		};

		clock-controller@0 {
			qcom,gpucc = <0x28>;
			clock-names = "xo_clk_src\0gcc\0videocc\0dispcc\0camcc\0gpucc";
			qcom,videocc = <0x25>;
			qcom,mccc = <0x2a>;
			clocks = <0x20 0x00 0x24 0x00 0x25 0x00 0x26 0x00 0x27 0x00 0x28 0x00>;
			qcom,apsscc = <0x29>;
			#clock-cells = <0x01>;
			phandle = <0x26b>;
			qcom,camcc = <0x27>;
			status = "okay";
			qcom,gcc = <0x24>;
			qcom,dispcc = <0x26>;
			compatible = "qcom,waipio-debugcc";
		};

		qcom,sfe0@ac9e000 {
			src-clock-name = "sfe_0_clk_src";
			clock-names = "sfe_0_fast_ahb\0sfe_0_clk_src\0sfe_0_clk\0cam_cc_cpas_sfe_0_clk";
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			reg-names = "sfe0\0rt_wrapper";
			cam_hw_pid = <0x0b 0x18>;
			reg = <0xac9e000 0x8000 0xac62000 0x64000>;
			clocks = <0x27 0x75 0x27 0x74 0x27 0x73 0x27 0x15>;
			interrupts = <0x00 0x1ce 0x01>;
			gdsc-supply = <0x274>;
			interrupt-names = "sfe0";
			sfe0-supply = <0x272>;
			regulator-names = "gdsc\0sfe0";
			reg-cam-base = <0x9e000 0x62000>;
			clock-rates = <0x00 0x19bfcc00 0x00 0x00 0x00 0x2367b880 0x00 0x00 0x00 0x283baec0 0x00 0x00 0x00 0x2b5523c0 0x00 0x00 0x00 0x2b5523c0 0x00 0x00>;
			cell-index = <0x00>;
			clock-control-debugfs = "true";
			phandle = <0x709>;
			status = "ok";
			compatible = "qcom,sfe680";
		};

		qcom,msm-tert-auxpcm {
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			phandle = <0x491>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-auxpcm-interface = "tertiary";
		};

		funnel@10ac2000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x10ac2000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb908>;
			phandle = <0x3ba>;
			coresight-name = "coresight-funnel-dl_north";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1b1>;
						phandle = <0x1b0>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x1b3>;
						phandle = <0x1ad>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x1b2>;
						phandle = <0x195>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1b4>;
						phandle = <0x1ec>;
					};
				};
			};
		};

		dma_dev@0x0 {
			memory-region = <0x221>;
			compatible = "qcom,iommu-dma";
		};

		spi@884000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0x884000 0x4000>;
			pinctrl-1 = <0x10f>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x7a 0x24 0x8a 0x24 0x8b>;
			interrupts = <0x00 0x247 0x04>;
			qcom,wrapper-core = <0x103>;
			pinctrl-0 = <0x10e>;
			dmas = <0x102 0x00 0x01 0x01 0x40 0x00 0x102 0x01 0x01 0x01 0x40 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x372>;
			status = "disabled";
			#address-cells = <0x01>;
			compatible = "qcom,spi-geni";
		};

		iommu_test_device {
			compatible = "qcom,iommu-debug-test";

			usecase6_kgsl_dma {
				dma-coherent;
				iommus = <0x222 0x407 0x400>;
				compatible = "qcom,iommu-debug-usecase";
			};

			usecase3_apps_dma {
				dma-coherent;
				iommus = <0x5c 0x7e1 0x00>;
				compatible = "qcom,iommu-debug-usecase";
			};

			usecase2_apps_atomic {
				iommus = <0x5c 0x7e0 0x00>;
				qcom,iommu-dma = "atomic";
				compatible = "qcom,iommu-debug-usecase";
			};

			usecase1_apps_fastmap {
				iommus = <0x5c 0x7e0 0x00>;
				qcom,iommu-dma = "fastmap";
				compatible = "qcom,iommu-debug-usecase";
			};

			usecase4_apps_secure {
				iommus = <0x5c 0x7e0 0x00>;
				qcom,iommu-vmid = <0x0a>;
				qcom,iommu-dma = "atomic";
				compatible = "qcom,iommu-debug-usecase";
			};

			usecase0_apps {
				iommus = <0x5c 0x7e0 0x00>;
				compatible = "qcom,iommu-debug-usecase";
			};

			usecase5_kgsl {
				iommus = <0x222 0x07 0x400>;
				compatible = "qcom,iommu-debug-usecase";
			};
		};

		bt_qca6490 {
			qcom,bt-vdd-rfa1-supply;
			qcom,bt-vdd-aon-supply = <0x5d0>;
			qcom,bt-vdd-rfa-0p8-config = <0xebd70 0x11da50 0x00 0x01>;
			qcom,bt-vdd-rfa2-supply = <0x5d1>;
			qcom,bt-vdd-dig-supply = <0x5d0>;
			qcom,bt-sw-ctrl-gpio;
			qcom,bt-vdd-dig-config = <0xf7314 0xf7314 0x00 0x01>;
			qcom,xo-clk-gpio = <0x3c 0xb7 0x00>;
			qcom,bt-vdd-rfacmn-supply = <0x3e>;
			qcom,bt-vdd-rfacmn-config = <0xebd70 0x11da50 0x00 0x01>;
			qcom,bt-vdd-rfa-0p8-supply = <0x3e>;
			qcom,bt-vdd-io-supply = <0x3d>;
			pinctrl-0 = <0x3b>;
			qcom,bt-vdd-asd-supply;
			pinctrl-names = "default";
			qcom,bt-reset-gpio = <0x3c 0x51 0x00>;
			qcom,bt-vdd-asd-config;
			qcom,bt-vdd-aon-config = <0xf7314 0xf7314 0x00 0x01>;
			phandle = <0x279>;
			status = "ok";
			qcom,bt-vdd-rfa1-config = <0x1cfde0 0x1f20c0 0x00 0x01>;
			qcom,bt-vdd-rfa2-config = <0x149970 0x149970 0x00 0x01>;
			qcom,wl-reset-gpio = <0x3c 0x50 0x00>;
			qcom,bt-vdd-io-config = <0x1b7740 0x1b7740 0x00 0x01>;
			compatible = "qcom,qca6490";
		};

		qcom,msm-dai-q6-spdif-pri-tx {
			qcom,msm-dai-q6-dev-id = <0x5001>;
			phandle = <0x4b1>;
			compatible = "qcom,msm-dai-q6-spdif";
		};

		tgu@10b0e000 {
			clock-names = "apb_pclk";
			reg-names = "tgu-base";
			reg = <0x10b0e000 0x1000>;
			clocks = <0x8d>;
			tgu-conditions = <0x04>;
			tgu-timer-counters = <0x08>;
			arm,primecell-periphid = <0xbb999>;
			phandle = <0x407>;
			tgu-steps = <0x03>;
			tgu-regs = <0x04>;
			coresight-name = "coresight-tgu-ipcb";
			compatible = "arm,primecell";
		};

		qcom,msm-pcm-low-latency {
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "regular";
			phandle = <0x44b>;
			qcom,msm-pcm-dsp-id = <0x01>;
			compatible = "qcom,msm-pcm-dsp";
		};

		tpda@10803000 {
			clock-names = "apb_pclk";
			qcom,dsb-elem-size = <0x00 0x20>;
			reg-names = "tpda-base";
			reg = <0x10803000 0x1000>;
			clocks = <0x8d>;
			qcom,cmb-elem-size = <0x00 0x40>;
			arm,primecell-periphid = <0xbb969>;
			phandle = <0x3bb>;
			qcom,tpda-atid = <0x43>;
			coresight-name = "coresight-tpda-modem";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1b5>;
						phandle = <0x15a>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1b6>;
						phandle = <0x15b>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1b7>;
						phandle = <0x1be>;
					};
				};
			};
		};

		qcom,msm-dai-tdm-quin-rx {
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-id = <0x9140>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9040>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			phandle = <0x4a8>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			compatible = "qcom,msm-dai-tdm";

			qcom,msm-dai-q6-tdm-quin-rx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9040>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x4a9>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		i2c@a94000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg = <0xa94000 0x4000>;
			qcom,clk-freq-out = <0x61a80>;
			pinctrl-1 = <0xf9>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x72 0x24 0x88 0x24 0x89>;
			interrupts = <0x00 0x166 0x04>;
			qcom,wrapper-core = <0xe5>;
			pinctrl-0 = <0xf8>;
			dmas = <0xe4 0x00 0x05 0x03 0x40 0x00 0xe4 0x01 0x05 0x03 0x40 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x369>;
			status = "okay";
			#address-cells = <0x01>;
			compatible = "qcom,i2c-geni";

			k250a@23 {
				reg = <0x23>;
				1p8_pvdd-supply = <0x300>;
				compatible = "sec_k250a";
			};
		};

		cti@10962000 {
			clock-names = "apb_pclk";
			reg = <0x10962000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3e0>;
			status = "disabled";
			coresight-name = "coresight-cti-gpu_cortex_m3";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		tpdm@10c39000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10c39000 0x1000>;
			atid = <0x4e>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x1a2>;
			coresight-name = "coresight-tpdm-rdpm-mx";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x13e>;
						phandle = <0x198>;
					};
				};
			};
		};

		tpdm@10c21000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10c21000 0x1000>;
			atid = <0x61>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x3a1>;
			status = "disabled";
			coresight-name = "coresight-tpdm-sdcc-2";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x15f>;
						phandle = <0x1ae>;
					};
				};
			};
		};

		usb-notifier {
			qcom,unsupport_host_en = <0x00>;
			qcom,disable_control_en = <0x01>;
			phandle = <0x6bf>;
			compatible = "samsung,usb-notifier";
		};

		cache-controller@19200000 {
			reg-names = "llcc_base\0llcc_broadcast_base";
			reg = <0x19200000 0x580000 0x19a00000 0x80000>;
			interrupts = <0x00 0x10a 0x04>;
			cap-based-alloc-and-pwr-collapse;
			compatible = "qcom,cape-llcc\0qcom,llcc-v21";

			llcc-perfmon {
				clock-names = "qdss_clk";
				clocks = <0x8d 0x00>;
				compatible = "qcom,llcc-perfmon";
			};
		};

		qcom,kgsl-iommu@3da0000 {
			reg = <0x3da0000 0x40000>;
			vddcx-supply = <0x220>;
			phandle = <0x418>;
			compatible = "qcom,kgsl-smmu-v2";

			gfx3d_secure {
				iommus = <0x222 0x02 0x400>;
				phandle = <0x41b>;
				qcom,iommu-dma = "disabled";
				compatible = "qcom,smmu-kgsl-cb";
			};

			gfx3d_user {
				iommus = <0x222 0x00 0x400>;
				phandle = <0x419>;
				qcom,iommu-dma = "disabled";
				compatible = "qcom,smmu-kgsl-cb";
			};

			gfx3d_lpac {
				iommus = <0x222 0x01 0x400>;
				phandle = <0x41a>;
				qcom,iommu-dma = "disabled";
				compatible = "qcom,smmu-kgsl-cb";
			};
		};

		dsi_panel_pwr_supply_extvdd {
			#size-cells = <0x00>;
			phandle = <0x64e>;
			#address-cells = <0x01>;

			qcom,panel-supply-entry@2 {
				reg = <0x02>;
				qcom,supply-disable-load = <0x00>;
				qcom,supply-name = "lab";
				qcom,supply-enable-load = <0x00>;
				qcom,supply-max-voltage = <0x4f5880>;
				qcom,supply-min-voltage = <0x4630c0>;
			};

			qcom,panel-supply-entry@4 {
				qcom,supply-post-on-sleep = <0x00>;
				reg = <0x04>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-name = "extvdd";
				qcom,supply-enable-load = <0xed1c>;
				qcom,supply-max-voltage = <0x13c680>;
				qcom,supply-min-voltage = <0x124f80>;
			};

			qcom,panel-supply-entry@3 {
				qcom,supply-post-on-sleep = <0x14>;
				reg = <0x03>;
				qcom,supply-disable-load = <0x00>;
				qcom,supply-name = "ibb";
				qcom,supply-enable-load = <0x00>;
				qcom,supply-max-voltage = <0x64b540>;
				qcom,supply-min-voltage = <0x4630c0>;
			};

			qcom,panel-supply-entry@0 {
				qcom,supply-post-on-sleep = <0x14>;
				reg = <0x00>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-name = "vddio";
				qcom,supply-enable-load = <0x30d40>;
				qcom,supply-max-voltage = <0x1e3660>;
				qcom,supply-min-voltage = <0x1b7740>;
			};

			qcom,panel-supply-entry@1 {
				qcom,supply-post-on-sleep = <0x00>;
				reg = <0x01>;
				qcom,supply-disable-load = <0x00>;
				qcom,supply-name = "vci";
				qcom,supply-enable-load = <0x2710>;
				qcom,supply-max-voltage = <0x3613c0>;
				qcom,supply-min-voltage = <0x2dc6c0>;
			};
		};

		qcom,msm-dai-tdm-pri-rx {
			qcom,msm-cpudai-tdm-clk-rate = <0x5dc000>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-clk-attribute = [00 01];
			qcom,msm-cpudai-tdm-group-id = <0x9100>;
			qcom,msm-cpudai-tdm-invert-sync = <0x00>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9000>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			phandle = <0x498>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x00>;
			compatible = "qcom,msm-dai-tdm";

			qcom,msm-dai-q6-tdm-pri-rx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9000>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x499>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		qcom,virtio_backend@0 {
			qcom,vm = <0x57>;
			qcom,label = <0x11>;
			compatible = "qcom,virtio_backend";
		};

		clock-controller@3d90000 {
			clock-names = "bi_tcxo\0gpll0_out_main\0gpll0_out_main_div";
			reg-names = "cc_base";
			reg = <0x3d90000 0xa000>;
			clocks = <0x20 0x00 0x24 0x2b 0x24 0x2c>;
			vdd_mx-supply = <0x1f>;
			clock-output-names = "gpucc_clocks";
			vdd_cx-supply = <0x1e>;
			#clock-cells = <0x01>;
			vdd_mxc-supply = <0x23>;
			phandle = <0x28>;
			#reset-cells = <0x01>;
			compatible = "qcom,cape-gpucc\0syscon";
		};

		tpdm@10c28000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10c28000 0x1000>;
			atid = <0x4e>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x38d>;
			coresight-name = "coresight-tpdm-dlct";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x148>;
						phandle = <0x1d4>;
					};
				};
			};
		};

		tpda@10cc7000 {
			clock-names = "apb_pclk";
			reg-names = "tpda-base";
			reg = <0x10cc7000 0x1000>;
			clocks = <0x8d>;
			qcom,cmb-elem-size = <0x00 0x20 0x01 0x20 0x02 0x20>;
			arm,primecell-periphid = <0xbb969>;
			phandle = <0x3b7>;
			qcom,tpda-atid = <0x55>;
			status = "disabled";
			coresight-name = "coresight-tpda-tmess";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1a9>;
						phandle = <0x161>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x1aa>;
						phandle = <0x163>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1a8>;
						phandle = <0x162>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1ab>;
						phandle = <0x1ac>;
					};
				};
			};
		};

		ss_touch {
			ss_touch,numbers = <0x01>;
			compatible = "samsung,ss_touch";
		};

		qcom,cam-icp {
			num-bps = <0x01>;
			ipe_bps_pc_en;
			icp_pc_en;
			num-lx7 = <0x01>;
			compat-hw-name = "qcom,lx7\0qcom,ipe0\0qcom,bps";
			num-ipe = <0x01>;
			icp_use_pil;
			status = "ok";
			compatible = "qcom,cam-icp";
		};

		samsung,kernel_log_buf {
			memory-region = <0x576>;
			sec,strategy = <0x03>;
			reg = <0x08 0x200000 0x00 0x200000>;
			sec,last_kmsg_compressor = "zstd";
			sec,use-partial_reserved_mem;
			#size-cells = <0x02>;
			sec,use-last_kmsg_compression;
			phandle = <0x6ad>;
			status = "okay";
			#address-cells = <0x02>;
			compatible = "samsung,kernel_log_buf";
		};

		ss_mafpc_FAC_AMB619BR01_dtsi {
			samsung,mafpc_check_tx_post_revA = <0x29010000 0x39f 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3fc 0x5a5a2901 0x00 0xabf0007 0xff000010 0x29 0x1000000 0x28700 0x29010000 0x27a 0x5290100 0x02 0xdd012901 0x00 0x3fca5a5 0x29010000 0x3f0 0xa5a52901 0x00 0x39f5a5a>;
			samsung,mafpc_setting_pre_revA = [29 01 00 00 01 00 02 75 40 29 01 00 00 00 00 02 87 00];
			samsung,mafpc_setting_pre2_revA = [29 01 00 00 01 00 04 b0 00 4e f2 29 01 00 00 00 00 05 f2 39 90 80 eb];
			samsung,mafpc_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 87 00 29 01 00 00 00 00 03 f0 a5 a5];
			label = "mafpc_FAC_AMB619BR01_dtsi";
			samsung,mafpc_check_tx_pre1_revA = <0x29010000 0x39f 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3fc 0x5a5a2901 0x00 0x4b00027 0xd8290100 0x02 0xd8172901 0x00 0xabf0107 0xff000010 0x29 0x1000000 0x498771 0x90c0400 0x666666 0xffffff33 0x33333333 0x33ffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffff29 0x1000000 0x2f701 0x29010000 0x27a 0x290100 0x220002 0xdd002901 0x00 0x3fca5a5 0x29010000 0x3f0 0xa5a52901 0x00 0x39f5a5a>;
			samsung,support_mafpc;
			samsung,mafpc_crc_pass_data = [7d 23];
			phandle = <0x507>;
			samsung,mafpc_brightness_scale_revA = [29 00 00 00 00 00 04 b0 00 09 87 29 00 00 00 00 00 04 87 ff ff ff];
			samsung,mafpc_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 49 87 71 09 0c 04 00 00 66 66 66 ff ff ff 33 33 33 33 33 33 ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff 29 01 00 00 00 00 02 f7 01 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,mafpc_check_rx_cmds_revA = [06 01 00 00 00 00 01 14 02 00 00];
			samsung,mafpc_setting_post_revA = [29 01 00 00 00 00 02 75 00];
		};

		mem_dump {
			memory-region = <0x21f>;
			sec,debug_level = <0x494d 0x4948>;
			phandle = <0x409>;
			compatible = "qcom,mem-dump";

			l1btb700 {
				qcom,dump-id = <0x1b7>;
				qcom,dump-size = <0x10100>;
			};

			l1dcmte200 {
				qcom,dump-id = <0x182>;
				qcom,dump-size = <0x1100>;
			};

			l1btb600 {
				qcom,dump-id = <0x1b6>;
				qcom,dump-size = <0x10100>;
			};

			etflpass_reg {
				qcom,dump-id = <0x104>;
				qcom,dump-size = <0x1000>;
			};

			l2_tlb100 {
				qcom,dump-id = <0x121>;
				qcom,dump-size = <0xf700>;
			};

			l1_dcache200 {
				qcom,dump-id = <0x82>;
				qcom,dump-size = <0x9100>;
			};

			l2_tlb200 {
				qcom,dump-id = <0x122>;
				qcom,dump-size = <0xf700>;
			};

			l1btb400 {
				qcom,dump-id = <0x1b4>;
				qcom,dump-size = <0x10100>;
			};

			l1_dtlb500 {
				qcom,dump-id = <0x45>;
				qcom,dump-size = <0x600>;
			};

			etr1_reg {
				qcom,dump-id = <0x105>;
				qcom,dump-size = <0x1000>;
			};

			l0mopca500 {
				qcom,dump-id = <0x1a5>;
				qcom,dump-size = <0x6100>;
			};

			l1dcdirty100 {
				qcom,dump-id = <0x171>;
				qcom,dump-size = <0x1100>;
			};

			pcu_reg {
				qcom,dump-id = <0x164>;
				qcom,dump-size = <0x400>;
			};

			cpuss_reg {
				qcom,dump-id = <0xef>;
				qcom,dump-size = <0x30000>;
			};

			l2dcmte0 {
				qcom,dump-id = <0x190>;
				qcom,dump-size = <0x4100>;
			};

			l2_cache600 {
				qcom,dump-id = <0xc6>;
				qcom,dump-size = <0xd0100>;
			};

			l1bim600 {
				qcom,dump-id = <0x1d6>;
				qcom,dump-size = <0x2100>;
			};

			l2_tlb700 {
				qcom,dump-id = <0x127>;
				qcom,dump-size = <0xc100>;
			};

			l1_icache600 {
				qcom,dump-id = <0x66>;
				qcom,dump-size = <0x11100>;
			};

			l1ghb700 {
				qcom,dump-id = <0x1c7>;
				qcom,dump-size = <0x8100>;
			};

			l1dcmte0 {
				qcom,dump-id = <0x180>;
				qcom,dump-size = <0x1100>;
			};

			l1_itlb400 {
				qcom,dump-id = <0x24>;
				qcom,dump-size = <0x600>;
			};

			l1_dtlb600 {
				qcom,dump-id = <0x46>;
				qcom,dump-size = <0x600>;
			};

			etfslpi_reg {
				qcom,dump-id = <0x103>;
				qcom,dump-size = <0x1000>;
			};

			l1_dcache600 {
				qcom,dump-id = <0x86>;
				qcom,dump-size = <0xd100>;
			};

			l2_cache0 {
				qcom,dump-id = <0xc0>;
				qcom,dump-size = <0x24100>;
			};

			c500_context {
				sec,eneable-any_debug_level;
				qcom,dump-id = <0x05>;
				qcom,dump-size = <0x800>;
			};

			c400_context {
				sec,eneable-any_debug_level;
				qcom,dump-id = <0x04>;
				qcom,dump-size = <0x800>;
			};

			rpmh {
				qcom,dump-id = <0xec>;
				qcom,dump-size = <0x2000000>;
			};

			l2victim600 {
				qcom,dump-id = <0x1e6>;
				qcom,dump-size = <0x2100>;
			};

			l1dcmte100 {
				qcom,dump-id = <0x181>;
				qcom,dump-size = <0x1100>;
			};

			l1dcmte300 {
				qcom,dump-id = <0x183>;
				qcom,dump-size = <0x1100>;
			};

			etfswao_reg {
				qcom,dump-id = <0x102>;
				qcom,dump-size = <0x1000>;
			};

			l2victim400 {
				qcom,dump-id = <0x1e4>;
				qcom,dump-size = <0x2100>;
			};

			c300_context {
				sec,eneable-any_debug_level;
				qcom,dump-id = <0x03>;
				qcom,dump-size = <0x800>;
			};

			l1_icache100 {
				qcom,dump-id = <0x61>;
				qcom,dump-size = <0x11100>;
			};

			l1ghb500 {
				qcom,dump-id = <0x1c5>;
				qcom,dump-size = <0x4100>;
			};

			etf_swao {
				qcom,dump-id = <0xf1>;
				qcom,dump-size = <0x10000>;
			};

			l1dcdirty300 {
				qcom,dump-id = <0x173>;
				qcom,dump-size = <0x1100>;
			};

			l1_dcache100 {
				qcom,dump-id = <0x81>;
				qcom,dump-size = <0x9100>;
			};

			l1_dcache500 {
				qcom,dump-id = <0x85>;
				qcom,dump-size = <0xd100>;
			};

			l2_cache100 {
				qcom,dump-id = <0xc1>;
				qcom,dump-size = <0x24100>;
			};

			l1dcdirty200 {
				qcom,dump-id = <0x172>;
				qcom,dump-size = <0x1100>;
			};

			l2_cache200 {
				qcom,dump-id = <0xc2>;
				qcom,dump-size = <0x24100>;
			};

			pmic {
				qcom,dump-id = <0xe4>;
				qcom,dump-size = <0x200000>;
			};

			l2_tlb0 {
				qcom,dump-id = <0x120>;
				qcom,dump-size = <0xf700>;
			};

			l1_dcache300 {
				qcom,dump-id = <0x83>;
				qcom,dump-size = <0x9100>;
			};

			l1_dcache400 {
				qcom,dump-id = <0x84>;
				qcom,dump-size = <0xd100>;
			};

			l1_icache400 {
				qcom,dump-id = <0x64>;
				qcom,dump-size = <0x11100>;
			};

			osm_reg {
				qcom,dump-id = <0x163>;
				qcom,dump-size = <0x400>;
			};

			l2victim700 {
				qcom,dump-id = <0x1e7>;
				qcom,dump-size = <0x4100>;
			};

			l1_itlb500 {
				qcom,dump-id = <0x25>;
				qcom,dump-size = <0x600>;
			};

			etr_reg {
				qcom,dump-id = <0x100>;
				qcom,dump-size = <0x1000>;
			};

			l1_icache200 {
				qcom,dump-id = <0x62>;
				qcom,dump-size = <0x11100>;
			};

			c100_context {
				sec,eneable-any_debug_level;
				qcom,dump-id = <0x01>;
				qcom,dump-size = <0x800>;
			};

			l2_tlb400 {
				qcom,dump-id = <0x124>;
				qcom,dump-size = <0xc100>;
			};

			l1btb500 {
				qcom,dump-id = <0x1b5>;
				qcom,dump-size = <0x10100>;
			};

			c700_context {
				sec,eneable-any_debug_level;
				qcom,dump-id = <0x07>;
				qcom,dump-size = <0x800>;
			};

			fcm {
				qcom,dump-id = <0xee>;
				qcom,dump-size = <0x8400>;
			};

			l2dcmte200 {
				qcom,dump-id = <0x192>;
				qcom,dump-size = <0x4100>;
			};

			l0mopca700 {
				qcom,dump-id = <0x1a7>;
				qcom,dump-size = <0xc100>;
			};

			rpm_sw {
				qcom,dump-id = <0xea>;
				qcom,dump-size = <0x28000>;
			};

			l1_itlb600 {
				qcom,dump-id = <0x26>;
				qcom,dump-size = <0x600>;
			};

			l1bim700 {
				qcom,dump-id = <0x1d7>;
				qcom,dump-size = <0x4100>;
			};

			l2_tlb300 {
				qcom,dump-id = <0x123>;
				qcom,dump-size = <0xf700>;
			};

			l1dcdirty0 {
				qcom,dump-id = <0x170>;
				qcom,dump-size = <0x1100>;
			};

			l2_cache300 {
				qcom,dump-id = <0xc3>;
				qcom,dump-size = <0x24100>;
			};

			l1_dcache700 {
				qcom,dump-id = <0x87>;
				qcom,dump-size = <0x1a100>;
			};

			c200_context {
				sec,eneable-any_debug_level;
				qcom,dump-id = <0x02>;
				qcom,dump-size = <0x800>;
			};

			l0mopca600 {
				qcom,dump-id = <0x1a6>;
				qcom,dump-size = <0x6100>;
			};

			l1_icache0 {
				qcom,dump-id = <0x60>;
				qcom,dump-size = <0x11100>;
			};

			c0_context {
				sec,eneable-any_debug_level;
				qcom,dump-id = <0x00>;
				qcom,dump-size = <0x800>;
			};

			l1_icache700 {
				qcom,dump-id = <0x67>;
				qcom,dump-size = <0x22100>;
			};

			l2_tlb500 {
				qcom,dump-id = <0x125>;
				qcom,dump-size = <0xc100>;
			};

			l0mopca400 {
				qcom,dump-id = <0x1a4>;
				qcom,dump-size = <0x6100>;
			};

			l1_dtlb700 {
				qcom,dump-id = <0x47>;
				qcom,dump-size = <0x600>;
			};

			misc_data {
				qcom,dump-id = <0xe8>;
				qcom,dump-size = <0x1000>;
			};

			l2victim500 {
				qcom,dump-id = <0x1e5>;
				qcom,dump-size = <0x2100>;
			};

			l1_dcache0 {
				qcom,dump-id = <0x80>;
				qcom,dump-size = <0x9100>;
			};

			l2_cache700 {
				qcom,dump-id = <0xc7>;
				qcom,dump-size = <0x1a0100>;
			};

			l1bim500 {
				qcom,dump-id = <0x1d5>;
				qcom,dump-size = <0x2100>;
			};

			l1bim400 {
				qcom,dump-id = <0x1d4>;
				qcom,dump-size = <0x2100>;
			};

			c600_context {
				sec,eneable-any_debug_level;
				qcom,dump-id = <0x06>;
				qcom,dump-size = <0x800>;
			};

			l1_itlb700 {
				qcom,dump-id = <0x27>;
				qcom,dump-size = <0x600>;
			};

			etf_slpi {
				qcom,dump-id = <0xf3>;
				qcom,dump-size = <0x4000>;
			};

			l2_cache400 {
				qcom,dump-id = <0xc4>;
				qcom,dump-size = <0xd0100>;
			};

			l2dcmte300 {
				qcom,dump-id = <0x193>;
				qcom,dump-size = <0x4100>;
			};

			l1ghb600 {
				qcom,dump-id = <0x1c6>;
				qcom,dump-size = <0x4100>;
			};

			l1ghb400 {
				qcom,dump-id = <0x1c4>;
				qcom,dump-size = <0x4100>;
			};

			fsm_data {
				qcom,dump-id = <0x165>;
				qcom,dump-size = <0x400>;
			};

			l1_dtlb400 {
				qcom,dump-id = <0x44>;
				qcom,dump-size = <0x600>;
			};

			l2dcmte100 {
				qcom,dump-id = <0x191>;
				qcom,dump-size = <0x4100>;
			};

			l2_cache500 {
				qcom,dump-id = <0xc5>;
				qcom,dump-size = <0xd0100>;
			};

			l2_tlb600 {
				qcom,dump-id = <0x126>;
				qcom,dump-size = <0xc100>;
			};

			l1_icache300 {
				qcom,dump-id = <0x63>;
				qcom,dump-size = <0x11100>;
			};

			etf_lpass {
				qcom,dump-id = <0xf4>;
				qcom,dump-size = <0x4000>;
			};

			l1_icache500 {
				qcom,dump-id = <0x65>;
				qcom,dump-size = <0x11100>;
			};
		};

		qcom,rt-cdm2@ac27000 {
			nrt-device;
			clock-names = "cam_cc_cpas_ahb_clk";
			clock-cntl-level = "turbo";
			reg-names = "rt-cdm2";
			cam_hw_pid = <0x1b>;
			reg = <0xac27000 0x400>;
			label = "rt-cdm";
			clocks = <0x27 0x0c>;
			interrupts = <0x00 0x282 0x01>;
			gdsc-supply = <0x274>;
			interrupt-names = "rt-cdm2";
			regulator-names = "gdsc";
			reg-cam-base = <0x27000>;
			cdm-client-names = "ife2\0dualife2";
			clock-rates = <0x00>;
			cell-index = <0x02>;
			single-context-cdm;
			config-fifo;
			fifo-depths = <0x40 0x00 0x00 0x00>;
			status = "ok";
			cam-hw-mid = <0x00>;
			compatible = "qcom,cam-rt-cdm2_1";
		};

		qcom,gdsc@17b004 {
			qcom,gds-timeout = <0x1f4>;
			reg = <0x17b004 0x04>;
			qcom,retain-regs;
			qcom,no-status-check-on-disable;
			regulator-name = "gcc_pcie_0_gdsc";
			qcom,collapse-vote = <0x2d 0x00>;
			parent-supply = <0x1e>;
			phandle = <0x23d>;
			compatible = "qcom,gdsc";
		};

		qcom,msm-pcm-loopback-low-latency {
			qcom,msm-pcm-loopback-low-latency;
			phandle = <0x458>;
			compatible = "qcom,msm-pcm-loopback";
		};

		timer@17420000 {
			reg = <0x17420000 0x1000>;
			ranges;
			clock-frequency = <0x124f800>;
			#size-cells = <0x01>;
			phandle = <0x32a>;
			#address-cells = <0x01>;
			compatible = "arm,armv7-timer-mem";

			frame@1742b000 {
				reg = <0x1742b000 0x1000>;
				interrupts = <0x00 0x0d 0x04>;
				frame-number = <0x05>;
				status = "disabled";
			};

			frame@17423000 {
				reg = <0x17423000 0x1000>;
				interrupts = <0x00 0x09 0x04>;
				frame-number = <0x01>;
				status = "disabled";
			};

			frame@17429000 {
				reg = <0x17429000 0x1000>;
				interrupts = <0x00 0x0c 0x04>;
				frame-number = <0x04>;
				status = "disabled";
			};

			frame@17425000 {
				reg = <0x17425000 0x1000>;
				interrupts = <0x00 0x0a 0x04>;
				frame-number = <0x02>;
				status = "disabled";
			};

			frame@17421000 {
				reg = <0x17421000 0x1000 0x17422000 0x1000>;
				interrupts = <0x00 0x08 0x04 0x00 0x06 0x04>;
				frame-number = <0x00>;
			};

			frame@17427000 {
				reg = <0x17427000 0x1000>;
				interrupts = <0x00 0x0b 0x04>;
				frame-number = <0x03>;
				status = "disabled";
			};

			frame@1742d000 {
				reg = <0x1742d000 0x1000>;
				interrupts = <0x00 0x0e 0x04>;
				frame-number = <0x06>;
				status = "disabled";
			};
		};

		cpu-pmu {
			interrupts = <0x01 0x07 0x04>;
			phandle = <0x344>;
			compatible = "arm,armv8-pmuv3";
		};

		spi@888000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0x888000 0x4000>;
			pinctrl-1 = <0x113>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x7c 0x24 0x8a 0x24 0x8b>;
			interrupts = <0x00 0x248 0x04>;
			qcom,wrapper-core = <0x103>;
			pinctrl-0 = <0x112>;
			dmas = <0x102 0x00 0x02 0x01 0x40 0x00 0x102 0x01 0x02 0x01 0x40 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x374>;
			status = "disabled";
			#address-cells = <0x01>;
			compatible = "qcom,spi-geni";
		};

		funnel@10846000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x10846000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb908>;
			phandle = <0x3ab>;
			coresight-name = "coresight-funnel-lpass";
			compatible = "arm,primecell";

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x173>;
						phandle = <0x135>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x174>;
						phandle = <0x1d8>;
					};
				};
			};
		};

		dsi_panel_pwr_supply {
			#size-cells = <0x00>;
			phandle = <0x64f>;
			#address-cells = <0x01>;

			qcom,panel-supply-entry@2 {
				reg = <0x02>;
				qcom,supply-disable-load = <0x00>;
				qcom,supply-name = "lab";
				qcom,supply-enable-load = <0x00>;
				qcom,supply-max-voltage = <0x4f5880>;
				qcom,supply-min-voltage = <0x4630c0>;
			};

			qcom,panel-supply-entry@3 {
				qcom,supply-post-on-sleep = <0x14>;
				reg = <0x03>;
				qcom,supply-disable-load = <0x00>;
				qcom,supply-name = "ibb";
				qcom,supply-enable-load = <0x00>;
				qcom,supply-max-voltage = <0x64b540>;
				qcom,supply-min-voltage = <0x4630c0>;
			};

			qcom,panel-supply-entry@0 {
				qcom,supply-post-on-sleep = <0x14>;
				reg = <0x00>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-name = "vddio";
				qcom,supply-enable-load = <0x30d40>;
				qcom,supply-max-voltage = <0x1e3660>;
				qcom,supply-min-voltage = <0x1e3660>;
			};

			qcom,panel-supply-entry@1 {
				qcom,supply-post-on-sleep = <0x00>;
				reg = <0x01>;
				qcom,supply-disable-load = <0x00>;
				qcom,supply-name = "vci";
				qcom,supply-enable-load = <0x2710>;
				qcom,supply-max-voltage = <0x3613c0>;
				qcom,supply-min-voltage = <0x2dc6c0>;
			};
		};

		qcom,dsi-display@4 {
			label = "ss_dsi_panel_S6E3XA2_AMF755ZE01_QXGA";
			phandle = <0x699>;
		};

		tpdm@10003000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10003000 0x1000>;
			atid = <0x41>;
			clocks = <0x8d>;
			qcom,hw-enable-check;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x393>;
			coresight-name = "coresight-tpdm-dcc";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x14e>;
						phandle = <0x1e5>;
					};
				};
			};
		};

		qcom,smp2p_interrupt_rdbg_2_out {
			qcom,smem-state-names = "rdbg-smp2p-out";
			qcom,smem-states = <0x248 0x00>;
			compatible = "qcom,smp2p-interrupt-rdbg-2-out";
		};

		funnel@10883000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x10883000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb908>;
			phandle = <0x3b3>;
			status = "disabled";
			coresight-name = "coresight-funnel-spss";
			compatible = "arm,primecell";

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x194>;
						phandle = <0x151>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x195>;
						phandle = <0x1b2>;
					};
				};
			};
		};

		qcom,dma-heaps {
			compatible = "qcom,dma-heaps";

			qcom,qseecom {
				memory-region = <0x58>;
				qcom,dma-heap-type = <0x02>;
				qcom,dma-heap-name = "qcom,qseecom";
			};

			qcom,secure_sp_modem {
				memory-region = <0x226>;
				qcom,dma-heap-type = <0x00>;
				qcom,dma-heap-name = "qcom,secure-sp-modem";
				qcom,token = <0x10800000>;
			};

			qcom,secure_sp_tz {
				memory-region = <0x227>;
				qcom,dma-heap-type = <0x00>;
				qcom,dma-heap-name = "qcom,secure-sp-tz";
				qcom,token = <0x1000000>;
			};

			qcom,display {
				memory-region = <0x228>;
				qcom,max-align = <0x09>;
				qcom,dma-heap-type = <0x02>;
				qcom,dma-heap-name = "qcom,display";
			};

			qcom,audio_ml {
				memory-region = <0x22a>;
				qcom,dma-heap-type = <0x02>;
				qcom,dma-heap-name = "qcom,audio-ml";
			};

			rbin_dma_heap {
				memory-region = <0x57a>;
				qcom,dma-heap-type = <0x03>;
				qcom,dma-heap-name = "rbin";
			};

			qcom,demura {
				memory-region = <0x229>;
				qcom,max-align = <0x09>;
				qcom,dma-heap-type = <0x02>;
				qcom,dma-heap-name = "qcom,demura";
			};

			qcom,adsp {
				memory-region = <0x224>;
				qcom,dma-heap-type = <0x02>;
				qcom,dma-heap-name = "qcom,adsp";
			};

			qcom,secure_cdsp {
				memory-region = <0x223>;
				qcom,dma-heap-type = <0x00>;
				qcom,dma-heap-name = "qcom,secure-cdsp";
				qcom,token = <0x20000000>;
			};

			qcom,qseecom_ta {
				memory-region = <0x59>;
				qcom,dma-heap-type = <0x02>;
				qcom,dma-heap-name = "qcom,qseecom-ta";
			};

			qcom,user_contig {
				memory-region = <0x5a>;
				qcom,dma-heap-type = <0x02>;
				qcom,dma-heap-name = "qcom,user-contig";
			};

			qcom,sp_hlos {
				memory-region = <0x225>;
				qcom,dma-heap-type = <0x02>;
				qcom,dma-heap-name = "qcom,sp-hlos";
			};
		};

		ipcc-self-ping-adsp {
			interrupts-extended = <0x90 0x03 0x03 0x04>;
			mboxes = <0x90 0x03 0x03>;
			phandle = <0x443>;
			compatible = "qcom,ipcc-self-ping";
		};

		ddrqos-freq-table {
			phandle = <0x4a>;
			qcom,freq-tbl = <0x00 0x01>;
		};

		qcom,scmi {
			shmem = <0x93>;
			mbox-names = "tx";
			mboxes = <0x92 0x00>;
			#size-cells = <0x00>;
			phandle = <0x336>;
			#address-cells = <0x01>;
			compatible = "arm,scmi";

			protocol@81 {
				reg = <0x81>;
				#clock-cells = <0x01>;
				phandle = <0x337>;
			};

			protocol@87 {
				reg = <0x87>;
				#clock-cells = <0x01>;
				phandle = <0x338>;
			};
		};

		tpdm@10d20000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10d20000 0x1000>;
			atid = <0x4e>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x182>;
			coresight-name = "coresight-tpdm-ddr-ch02";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x136>;
						phandle = <0x175>;
					};
				};
			};
		};

		qcom,cpufreq-hw-debug {
			qcom,freq-hw-domain = <0x06 0x00 0x06 0x01 0x06 0x02>;
			compatible = "qcom,cpufreq-hw-epss-debug";
		};

		qcom,csiphy3@acea000 {
			src-clock-name = "csi3phytimer_clk_src";
			clock-names = "cphy_rx_clk_src\0csiphy3_clk\0csi3phytimer_clk_src\0csi3phytimer_clk";
			clock-cntl-level = "lowsvs\0nominal";
			reg-names = "csiphy";
			reg = <0xacea000 0x2000>;
			rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
			clocks = <0x27 0x17 0x27 0x2a 0x27 0x1f 0x27 0x1e>;
			interrupts = <0x00 0x1c0 0x01>;
			interrupt-names = "CSIPHY3";
			csi-vdd-0p9-supply = <0x233>;
			csi-vdd-1p2-supply = <0x2f9>;
			regulator-names = "gdscr\0csi-vdd-1p2\0csi-vdd-0p9";
			reg-cam-base = <0xea000>;
			rgltr-cntrl-support;
			clock-rates = <0x17d78400 0x00 0x17d78400 0x00 0x1c9c3800 0x00 0x17d78400 0x00>;
			cell-index = <0x03>;
			rgltr-load-current = <0x00 0xe808 0x23e38>;
			phandle = <0x6cd>;
			shared-clks = <0x01 0x00 0x00 0x00>;
			gdscr-supply = <0x274>;
			rgltr-max-voltage = <0x00 0x130b00 0xdea80>;
			status = "ok";
			rgltr-enable-sync = <0x01>;
			compatible = "qcom,csiphy-v2.1.3\0qcom,csiphy";
		};

		i2c@984000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			samsung,reset-before-trans;
			reg = <0x984000 0x4000>;
			pinctrl-1 = <0xcb>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x58 0x24 0x86 0x24 0x87>;
			interrupts = <0x00 0x25a 0x04>;
			qcom,la-vm;
			samsung,stop-after-trans;
			qcom,wrapper-core = <0xc4>;
			pinctrl-0 = <0xca>;
			dmas = <0xc7 0x00 0x01 0x03 0x40 0x00 0xc7 0x01 0x01 0x03 0x40 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x352>;
			status = "ok";
			#address-cells = <0x01>;
			compatible = "qcom,i2c-geni";

			touchscreen@49 {
				sec,bringup = <0x03>;
				support_dex_mode;
				sec,ss_touch_num = <0x02>;
				trusted-touch-mode = "vm_mode";
				tsp_avdd_ldo-supply = <0x562>;
				reg = <0x49>;
				trusted-touch-io-bases = <0xf104000 0xf105000 0xf10b000 0x984000 0x910000>;
				support_mis_calibration_test;
				pinctrl-1 = <0x560>;
				support_open_short_test;
				support_input_monitor;
				sec,enable_sysinput_enabled;
				sec,max_coords = <0x1000 0x1000>;
				trusted-touch-spi-irq = <0x235>;
				trusted-touch-io-sizes = <0x1000 0x1000 0x1000 0x1000 0x4000>;
				sec,irq_gpio = <0x3c 0x0b 0x00>;
				trusted-touch-type = "secondary";
				pinctrl-0 = <0x55f>;
				sec,afe_base = <0x115>;
				pinctrl-names = "on_state\0off_state";
				sec,regulator_boot_on;
				support_ear_detect_mode;
				sec,firmware_name = "tsp_stm/fst2ba61y_q4.bin";
				phandle = <0x687>;
				sec,support_dual_foldable = <0x02>;
				sec,tclm_level = <0x02>;
				tsp_io_ldo-supply = <0x561>;
				status = "ok";
				enable_settings_aot;
				sec,project_name = "q4q\0F926";
				sec,area-size = <0x85 0x10a 0x155>;
				touch-environment = "pvm";
				sync-reportrate-120;
				compatible = "stm,stm_ts";
			};
		};

		dummy_sink {
			qcom,dummy-sink;
			phandle = <0x3c9>;
			coresight-name = "coresight-eud";
			compatible = "qcom,coresight-dummy";

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x1ff>;
						phandle = <0x204>;
					};
				};
			};
		};

		spf_core_platform {
			phandle = <0x4b5>;
			compatible = "qcom,spf-core-platform";

			rx_swr_clk_data_pinctrl {
				qcom,lpi-gpios;
				pinctrl-1 = <0x74b 0x74c 0x74d>;
				pinctrl-0 = <0x748 0x749 0x74a>;
				#gpio-cells = <0x00>;
				pinctrl-names = "aud_active\0aud_sleep";
				phandle = <0x7ed>;
				status = "disabled";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			tx_swr_clk_data_pinctrl {
				qcom,lpi-gpios;
				pinctrl-1 = <0x752 0x753 0x754 0x755>;
				pinctrl-0 = <0x74e 0x74f 0x750 0x751>;
				#gpio-cells = <0x00>;
				pinctrl-names = "aud_active\0aud_sleep";
				phandle = <0x7ee>;
				status = "disabled";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			wsa_swr_clk_data_pinctrl {
				qcom,lpi-gpios;
				pinctrl-1 = <0x742 0x743>;
				pinctrl-0 = <0x740 0x741>;
				#gpio-cells = <0x00>;
				pinctrl-names = "aud_active\0aud_sleep";
				phandle = <0x732>;
				status = "disabled";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			tert_mi2s_pinctrl {
				pinctrl-1;
				pinctrl-0;
				#gpio-cells = <0x00>;
				pinctrl-names = "aud_active\0aud_sleep";
				phandle = <0x7ec>;
				status = "disabled";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			lpass-cdc {
				clock-names = "lpass_core_hw_vote\0lpass_audio_hw_vote";
				qcom,lpass-cdc-version = <0x06>;
				clocks = <0x446 0x00 0x447 0x00>;
				qcom,num-macros = <0x03>;
				#size-cells = <0x01>;
				phandle = <0x4b9>;
				#address-cells = <0x01>;
				compatible = "qcom,lpass-cdc";

				wsa-macro@3240000 {
					qcom,wsa-swr-gpios = <0x732>;
					reg = <0x3240000 0x00>;
					qcom,wsa-bcl-pmic-params = [00 03 48];
					qcom,default-clk-id = <0x06>;
					qcom,thermal-max-state = <0x0b>;
					phandle = <0x7e3>;
					status = "disabled";
					#cooling-cells = <0x02>;
					compatible = "qcom,lpass-cdc-wsa-macro";

					wsa_swr_master {
						clock-names = "lpass_core_hw_vote\0lpass_audio_hw_vote";
						qcom,swr-num-ports = <0x08>;
						qcom,swr_master_id = <0x01>;
						qcom,swr-num-dev = <0x02>;
						clocks = <0x446 0x00 0x447 0x00>;
						interrupts = <0x00 0xaa 0x04>;
						interrupt-names = "swr_master_irq";
						qcom,mipi-sdw-block-packing-mode = <0x00>;
						swrm-io-base = <0x3250000 0x00>;
						qcom,swr-clock-stop-mode0 = <0x01>;
						#size-cells = <0x00>;
						qcom,swr-port-mapping = <0x01 0x01 0x01 0x02 0x02 0x0f 0x03 0x03 0x03 0x04 0x05 0x01 0x05 0x06 0x0f 0x06 0x07 0x03 0x07 0x04 0x03 0x08 0x08 0x03>;
						phandle = <0x7e4>;
						#address-cells = <0x02>;
						compatible = "qcom,swr-mstr";
						qcom,dynamic-port-map-supported = <0x00>;

						wsa883x@02170221 {
							qcom,cdc-static-supplies = "cdc-vdd-1p8";
							qcom,cdc-vdd-1p8-current = <0x4e20>;
							reg = <0x02 0x2170221>;
							qcom,cdc-vdd-1p8-voltage = <0x1b7740 0x1b7740>;
							cdc-vdd-1p8-supply = <0x3d>;
							phandle = <0x7e5>;
							qcom,lpass-cdc-handle = <0x4b9>;
							sound-name-prefix = "SpkrLeft";
							qcom,spkr-sd-n-node = <0x733>;
							compatible = "qcom,wsa883x";
						};

						wsa883x@02170222 {
							qcom,cdc-static-supplies = "cdc-vdd-1p8";
							qcom,cdc-vdd-1p8-current = <0x4e20>;
							reg = <0x02 0x2170222>;
							qcom,cdc-vdd-1p8-voltage = <0x1b7740 0x1b7740>;
							cdc-vdd-1p8-supply = <0x3d>;
							phandle = <0x7e6>;
							qcom,lpass-cdc-handle = <0x4b9>;
							sound-name-prefix = "SpkrRight";
							qcom,spkr-sd-n-node = <0x734>;
							compatible = "qcom,wsa883x";
						};
					};
				};

				rx-macro@3200000 {
					qcom,rx-swr-gpios;
					clock-names = "rx_mclk2_2x_clk";
					reg = <0x3200000 0x00>;
					qcom,rx_mclk_mode_muxsel = <0x33a40d8>;
					qcom,rx-bcl-pmic-params = [00 03 48];
					clocks = <0x731 0x00>;
					qcom,default-clk-id = <0x05>;
					phandle = <0x7e0>;
					qcom,is-used-swr-gpio = <0x00>;
					compatible = "qcom,lpass-cdc-rx-macro";

					rx_swr_master {
						clock-names = "lpass_core_hw_vote\0lpass_audio_hw_vote";
						qcom,swr-num-ports = <0x06>;
						qcom,swr_master_id = <0x02>;
						qcom,swr-num-dev = <0x02>;
						clocks = <0x446 0x00 0x447 0x00>;
						interrupts = <0x00 0x9b 0x04>;
						interrupt-names = "swr_master_irq";
						qcom,mipi-sdw-block-packing-mode = <0x01>;
						swrm-io-base = <0x3210000 0x00>;
						qcom,swr-clock-stop-mode0 = <0x01>;
						#size-cells = <0x00>;
						qcom,swr-port-mapping = <0x01 0x09 0x01 0x01 0x0a 0x02 0x02 0x0d 0x01 0x03 0x0b 0x01 0x03 0x0c 0x02 0x04 0x0e 0x01 0x05 0x0f 0x01 0x05 0x10 0x02 0x06 0x21 0x01>;
						phandle = <0x7e1>;
						status = "disabled";
						#address-cells = <0x02>;
						compatible = "qcom,swr-mstr";

						swr_haptics@f0170220 {
							swr-slave-supply = <0x60a>;
							reg = <0x01 0xf0170220>;
							phandle = <0x7e2>;
							qcom,rx_swr_ch_map = <0x00 0x01 0x01 0x00 0x21>;
							compatible = "qcom,pm8350b-swr-haptics";
						};

						wcd938x-rx-slave {
							reg = <0x0d 0x1170224>;
							phandle = <0x739>;
							compatible = "qcom,wcd938x-slave";
						};
					};
				};

				va-macro@33F0000 {
					clock-names = "lpass_audio_hw_vote";
					reg = <0x33f0000 0x00>;
					qcom,va-swr-gpios;
					clocks = <0x447 0x00>;
					qcom,va-clk-mux-select = <0x01>;
					qcom,va-dmic-sample-rate = <0x927c0>;
					qcom,default-clk-id = <0x00>;
					phandle = <0x7d9>;
					qcom,is-used-swr-gpio = <0x00>;
					qcom,va-island-mode-muxsel = <0x3420000>;
					compatible = "qcom,lpass-cdc-va-macro";

					va_swr_master {
						clock-names = "lpass_core_hw_vote\0lpass_audio_hw_vote";
						qcom,swr-mstr-irq-wakeup-capable = <0x01>;
						qcom,swr-num-ports = <0x03>;
						qcom,swr_master_id = <0x03>;
						qcom,swr-num-dev = <0x05>;
						clocks = <0x446 0x00 0x447 0x00>;
						interrupts = <0x00 0x1f0 0x04 0x00 0x208 0x04>;
						interrupt-names = "swr_master_irq\0swr_wake_irq";
						qcom,mipi-sdw-block-packing-mode = <0x01>;
						swrm-io-base = <0x33b0000 0x00>;
						qcom,swr-clock-stop-mode0 = <0x01>;
						qcom,is-always-on = <0x01>;
						#size-cells = <0x00>;
						qcom,swr-port-mapping = <0x01 0x22 0x01 0x01 0x23 0x02 0x01 0x24 0x04 0x01 0x25 0x08 0x02 0x26 0x01 0x02 0x27 0x02 0x02 0x28 0x04 0x02 0x29 0x08 0x03 0x2a 0x01 0x03 0x2b 0x02 0x03 0x2c 0x04 0x03 0x2d 0x08>;
						phandle = <0x7da>;
						status = "disabled";
						#address-cells = <0x02>;
						qcom,swr-wakeup-required = <0x01>;
						compatible = "qcom,swr-mstr";

						dmic_swr@58350222 {
							qcom,swr-dmic-supply = <0x01>;
							qcom,codec-name = "swr-dmic.03";
							reg = <0x08 0x58350222>;
							phandle = <0x7dc>;
							sound-name-prefix = "SWR_MIC2";
							status = "disabled";
							qcom,wcd-handle = <0x730>;
							compatible = "qcom,swr-dmic";
						};

						dmic_swr@58350220 {
							qcom,swr-dmic-supply = <0x03>;
							qcom,codec-name = "swr-dmic.01";
							reg = <0x08 0x58350220>;
							phandle = <0x7de>;
							sound-name-prefix = "SWR_MIC0";
							status = "disabled";
							qcom,wcd-handle = <0x730>;
							compatible = "qcom,swr-dmic";
						};

						dmic_swr@58350223 {
							qcom,swr-dmic-supply = <0x03>;
							qcom,codec-name = "swr-dmic.04";
							reg = <0x08 0x58350223>;
							phandle = <0x7db>;
							sound-name-prefix = "SWR_MIC3";
							status = "disabled";
							qcom,wcd-handle = <0x730>;
							compatible = "qcom,swr-dmic";
						};

						dmic_swr@58350221 {
							qcom,swr-dmic-supply = <0x01>;
							qcom,codec-name = "swr-dmic.02";
							reg = <0x08 0x58350221>;
							phandle = <0x7dd>;
							sound-name-prefix = "SWR_MIC1";
							status = "disabled";
							qcom,wcd-handle = <0x730>;
							compatible = "qcom,swr-dmic";
						};

						wcd938x-tx-slave {
							reg = <0x0d 0x1170223>;
							phandle = <0x73a>;
							compatible = "qcom,wcd938x-slave";
						};
					};
				};

				tx-macro@3220000 {
					reg = <0x3220000 0x00>;
					qcom,tx-dmic-sample-rate = <0x249f00>;
					qcom,default-clk-id = <0x00>;
					phandle = <0x7df>;
					qcom,is-used-swr-gpio = <0x00>;
					compatible = "qcom,lpass-cdc-tx-macro";
				};

				wsa2-macro@31E0000 {
					reg = <0x31e0000 0x00>;
					qcom,wsa2-bcl-pmic-params = [00 03 48];
					qcom,wsa2-swr-gpios = <0x735>;
					qcom,default-clk-id = <0x07>;
					qcom,thermal-max-state = <0x0b>;
					phandle = <0x7e7>;
					status = "disabled";
					#cooling-cells = <0x02>;
					compatible = "qcom,lpass-cdc-wsa2-macro";

					wsa2_swr_master {
						clock-names = "lpass_core_hw_vote\0lpass_audio_hw_vote";
						qcom,swr-num-ports = <0x08>;
						qcom,swr_master_id = <0x04>;
						qcom,swr-num-dev = <0x02>;
						clocks = <0x446 0x00 0x447 0x00>;
						interrupts = <0x00 0xab 0x04>;
						interrupt-names = "swr_master_irq";
						qcom,mipi-sdw-block-packing-mode = <0x00>;
						swrm-io-base = <0x31f0000 0x00>;
						qcom,swr-clock-stop-mode0 = <0x01>;
						#size-cells = <0x00>;
						qcom,swr-port-mapping = <0x01 0x01 0x01 0x02 0x02 0x0f 0x03 0x03 0x03 0x04 0x05 0x01 0x05 0x06 0x0f 0x06 0x07 0x03 0x07 0x04 0x03 0x08 0x08 0x03>;
						phandle = <0x7e8>;
						#address-cells = <0x02>;
						compatible = "qcom,swr-mstr";
						qcom,dynamic-port-map-supported = <0x00>;

						wsa883x@02170221 {
							qcom,cdc-static-supplies = "cdc-vdd-1p8";
							qcom,cdc-vdd-1p8-current = <0x4e20>;
							reg = <0x02 0x2170221>;
							qcom,cdc-vdd-1p8-voltage = <0x1b7740 0x1b7740>;
							cdc-vdd-1p8-supply = <0x3d>;
							phandle = <0x7e9>;
							qcom,lpass-cdc-handle = <0x4b9>;
							sound-name-prefix = "Spkr2Left";
							qcom,spkr-sd-n-node = <0x736>;
							compatible = "qcom,wsa883x_2";
						};

						wsa883x@02170222 {
							qcom,cdc-static-supplies = "cdc-vdd-1p8";
							qcom,cdc-vdd-1p8-current = <0x4e20>;
							reg = <0x02 0x2170222>;
							qcom,cdc-vdd-1p8-voltage = <0x1b7740 0x1b7740>;
							cdc-vdd-1p8-supply = <0x3d>;
							phandle = <0x7ea>;
							qcom,lpass-cdc-handle = <0x4b9>;
							sound-name-prefix = "Spkr2Right";
							qcom,spkr-sd-n-node = <0x737>;
							compatible = "qcom,wsa883x_2";
						};
					};
				};

				wcd938x-codec {
					qcom,cdc-static-supplies = "cdc-vdd-rxtx\0cdc-vddio\0cdc-vdd-buck\0cdc-vdd-mic-bias";
					qcom,cdc-vdd-rxtx-voltage = <0x1b7740 0x1b7740>;
					cdc-vdd-rxtx-supply = <0x3d>;
					qcom,cdc-micbias4-mv = <0x708>;
					qcom,cdc-vddio-current = <0x7530>;
					qcom,cdc-micbias1-mv = <0x708>;
					qcom,cdc-micbias2-mv = <0x708>;
					qcom,split-codec = <0x01>;
					qcom,cdc-vdd-rxtx-current = <0x7530>;
					cdc-vdd-mic-bias-supply = <0x30a>;
					qcom,wcd-rst-gpio-node = <0x738>;
					qcom,swr-tx-port-params = <0x00 0x01 0x00 0x02 0x01 0x00 0x01 0x00 0x00 0x01 0x01 0x00 0x01 0x00 0x01 0x00 0x00 0x01 0x02 0x00 0x01 0x00 0x02 0x00 0x01 0x00 0x01 0x00 0x01 0x00 0x01 0x00>;
					qcom,tx_swr_ch_map = <0x00 0x12 0x01 0x00 0x22 0x00 0x13 0x02 0x00 0x23 0x01 0x14 0x01 0x00 0x24 0x01 0x15 0x02 0x00 0x25 0x02 0x16 0x01 0x00 0x26 0x02 0x17 0x02 0x00 0x27 0x02 0x11 0x04 0x00 0x28 0x02 0x18 0x04 0x00 0x28 0x02 0x19 0x08 0x00 0x29 0x03 0x1a 0x01 0x00 0x2a 0x03 0x1b 0x02 0x00 0x2b 0x03 0x1c 0x04 0x00 0x2c 0x03 0x1d 0x08 0x00 0x2d>;
					qcom,cdc-micbias3-mv = <0x708>;
					qcom,cdc-vdd-buck-current = <0x9eb10>;
					qcom,cdc-vdd-mic-bias-current = <0x7530>;
					qcom,rx-slave = <0x739>;
					qcom,cdc-vdd-buck-voltage = <0x1b7740 0x1b7740>;
					qcom,cdc-vdd-mic-bias-voltage = "\02K\0\02K";
					cdc-vddio-supply = <0x3d>;
					phandle = <0x730>;
					qcom,tx-slave = <0x73a>;
					status = "disabled";
					qcom,cdc-vddio-voltage = <0x1b7740 0x1b7740>;
					cdc-vdd-buck-supply = <0x3d>;
					qcom,rx_swr_ch_map = <0x00 0x09 0x01 0x00 0x09 0x00 0x0a 0x02 0x00 0x0a 0x01 0x0d 0x01 0x00 0x0d 0x02 0x0b 0x01 0x00 0x0b 0x02 0x0c 0x02 0x00 0x0c 0x03 0x0e 0x01 0x00 0x0e 0x04 0x0f 0x01 0x00 0x0f 0x04 0x10 0x02 0x00 0x10>;
					compatible = "qcom,wcd938x-codec";
				};

				lpass-cdc-clk-rsc-mngr {
					clock-names = "tx_core_clk\0rx_core_clk\0wsa_core_clk\0va_core_clk\0wsa2_core_clk\0rx_tx_core_clk\0wsa_tx_core_clk\0wsa2_tx_core_clk";
					qcom,va_mclk_mode_muxsel = <0x3420000>;
					qcom,rx_mclk_mode_muxsel = <0x33a40d8>;
					clocks = <0x728 0x00 0x729 0x00 0x72a 0x00 0x72b 0x00 0x72c 0x00 0x72d 0x00 0x72e 0x00 0x72f 0x00>;
					qcom,wsa_mclk_mode_muxsel = <0x33a20e0>;
					qcom,fs-gen-sequence = <0x3000 0x01 0x01 0x3004 0x03 0x03 0x3004 0x03 0x01 0x3080 0x02 0x02>;
					compatible = "qcom,lpass-cdc-clk-rsc-mngr";
				};
			};

			cdc_dmic45_pinctrl {
				qcom,lpi-gpios;
				pinctrl-1 = <0x760 0x761>;
				pinctrl-0 = <0x75e 0x75f>;
				#gpio-cells = <0x00>;
				pinctrl-names = "aud_active\0aud_sleep";
				phandle = <0x73d>;
				compatible = "qcom,msm-cdc-pinctrl";
			};

			qcom,msm-audio-ion {
				dma-coherent;
				iommus = <0x5c 0x1801 0x00>;
				qcom,smmu-enabled;
				qcom,smmu-version = <0x02>;
				qcom,smmu-sid-mask = <0x00 0x0f>;
				qcom,iommu-dma-addr-pool = <0x10000000 0x10000000>;
				phandle = <0x4b6>;
				compatible = "qcom,msm-audio-ion";
			};

			cdc_dmic67_pinctrl {
				qcom,lpi-gpios;
				pinctrl-1 = <0x764 0x765>;
				pinctrl-0 = <0x762 0x763>;
				#gpio-cells = <0x00>;
				pinctrl-names = "aud_active\0aud_sleep";
				phandle = <0x7ef>;
				status = "disabled";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			cdc_dmic01_pinctrl {
				qcom,lpi-gpios;
				pinctrl-1 = <0x758 0x759>;
				pinctrl-0 = <0x756 0x757>;
				#gpio-cells = <0x00>;
				pinctrl-names = "aud_active\0aud_sleep";
				phandle = <0x73b>;
				compatible = "qcom,msm-cdc-pinctrl";
			};

			cdc_dmic23_pinctrl {
				qcom,lpi-gpios;
				pinctrl-1 = <0x75c 0x75d>;
				pinctrl-0 = <0x75a 0x75b>;
				#gpio-cells = <0x00>;
				pinctrl-names = "aud_active\0aud_sleep";
				phandle = <0x73c>;
				compatible = "qcom,msm-cdc-pinctrl";
			};

			quat_mi2s_pinctrl {
				qcom,lpi-gpios;
				pinctrl-1 = <0x76d 0x76e 0x76f>;
				qcom,tlmm-pins = <0xa6>;
				pinctrl-0 = <0x76a 0x76b 0x76c>;
				#gpio-cells = <0x00>;
				pinctrl-names = "aud_active\0aud_sleep";
				phandle = <0x73f>;
				compatible = "qcom,msm-cdc-pinctrl";
			};

			qcom,msm-audio-ion-cma {
				phandle = <0x4b7>;
				compatible = "qcom,msm-audio-ion-cma";
			};

			sound {
				clock-names = "lpass_audio_hw_vote";
				qcom,wcn-bt = <0x01>;
				qcom,quat-mi2s-gpios = <0x73f>;
				qcom,msm-mbhc-hphl-swh = <0x00>;
				qcom,msm_audio_ssr_devs = <0x4c4 0x4b8 0x4b9>;
				qcom,auxpcm-audio-intf = <0x01>;
				qcom,model = "waipio-mtp-snd-card";
				asoc-codec = <0x452 0x4b9>;
				qcom,upd_backends_used = "wcd";
				qcom,ext-disp-audio-rx = <0x01>;
				qcom,msm-mbhc-gnd-swh = <0x00>;
				qcom,afe-rxtx-lb = <0x00>;
				clocks = <0x447 0x00>;
				qcom,mi2s-tdm-is-hw-vote-needed = <0x01 0x00 0x01 0x00 0x00 0x00>;
				qcom,upd_lpass_reg_addr = <0x3200418 0x33b0300>;
				qcom,msm-mi2s-master = <0x01 0x01 0x01 0x01 0x01 0x01>;
				qcom,tdm-max-slots = <0x04>;
				qcom,tdm-audio-intf = <0x01>;
				qcom,cdc-dmic45-gpios = <0x73d>;
				fsa4480-i2c-handle;
				qcom,mi2s-audio-intf = <0x01>;
				qcom,cdc-dmic23-gpios = <0x73c>;
				qcom,tdm-clk-attribute = <0x01 0x01 0x01 0x01 0x01 0x01>;
				subpcb-det-upper-gpio = <0x3c 0x6b 0x00>;
				qcom,audio-routing = "TX DMIC0\0Digital Mic0\0TX DMIC1\0Digital Mic1\0TX DMIC2\0Digital Mic2\0TX DMIC3\0Digital Mic3\0TX DMIC4\0Digital Mic4\0TX DMIC5\0Digital Mic5\0VA DMIC0\0Digital Mic0\0VA DMIC1\0Digital Mic1\0VA DMIC2\0Digital Mic2\0VA DMIC3\0Digital Mic3\0VA DMIC4\0Digital Mic4\0VA DMIC5\0Digital Mic5";
				qcom,wsa-max-devs = <0x00>;
				qcom,pri-mi2s-gpios = <0x73e>;
				qcom,wcd-disabled = <0x01>;
				qcom,msm-mbhc-usbc-audio-supported = <0x00>;
				asoc-codec-names = "msm-stub-codec.1\0lpass-cdc";
				qcom,cdc-dmic01-gpios = <0x73b>;
				phandle = <0x7eb>;
				qcom,mi2s-clk-attribute = <0x01 0x01 0x01 0x01 0x01 0x01>;
				qcom,upd_ear_pa_reg_addr = <0x300a>;
				qcom,tert-mi2s-gpios;
				compatible = "qcom,waipio-asoc-snd";
			};

			pri_mi2s_pinctrl {
				pinctrl-1 = <0x28a 0x28c 0x28e 0x290>;
				pinctrl-0 = <0x766 0x767 0x768 0x769>;
				#gpio-cells = <0x00>;
				pinctrl-names = "aud_active\0aud_sleep";
				phandle = <0x73e>;
				compatible = "qcom,msm-cdc-pinctrl";
			};

			wsa2_swr_clk_data_pinctrl {
				qcom,lpi-gpios;
				pinctrl-1 = <0x746 0x747>;
				pinctrl-0 = <0x744 0x745>;
				#gpio-cells = <0x00>;
				pinctrl-names = "aud_active\0aud_sleep";
				phandle = <0x735>;
				status = "disabled";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			lpi_pinctrl@3440000 {
				clock-names = "lpass_core_hw_vote\0lpass_audio_hw_vote";
				reg = <0x3440000 0x00>;
				qcom,slew-reg = <0x34da000 0x00>;
				qcom,gpios-count = <0x17>;
				clocks = <0x446 0x00 0x447 0x00>;
				gpio-controller;
				#gpio-cells = <0x02>;
				qcom,lpi-offset-tbl = <0x00 0x1000 0x2000 0x3000 0x4000 0x5000 0x6000 0x7000 0x8000 0x9000 0xa000 0xb000 0xc000 0xd000 0xe000 0xf000 0x10000 0x11000 0x12000 0x13000 0x14000 0x15000 0x16000>;
				qcom,lpi-slew-offset-tbl = <0x00 0x02 0x04 0x08 0x0a 0x0c 0x00 0x00 0x00 0x00 0x10 0x12 0x00 0x00 0x06 0x14 0x16 0x00 0x00 0x00 0x00 0x00 0x00>;
				phandle = <0x4b8>;
				compatible = "qcom,lpi-pinctrl";

				tx_swr_data1_sleep {
					phandle = <0x754>;

					mux {
						function = "func1";
						pins = "gpio2";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio2";
					};
				};

				lpi_aux2_sd1 {

					lpi_aux2_sd1_active {
						phandle = <0x7d0>;

						mux {
							function = "func1";
							pins = "gpio16";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio16";
							output-high;
						};
					};

					lpi_aux2_sd1_sleep {
						phandle = <0x7cf>;

						mux {
							function = "func1";
							pins = "gpio16";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio16";
						};
					};
				};

				rx_swr_data1_active {
					phandle = <0x74a>;

					mux {
						function = "func1";
						pins = "gpio5";
					};

					config {
						bias-bus-hold;
						slew-rate = <0x01>;
						drive-strength = <0x02>;
						pins = "gpio5";
					};
				};

				tx_swr_data0_active {
					phandle = <0x74f>;

					mux {
						function = "func1";
						pins = "gpio1";
					};

					config {
						bias-bus-hold;
						slew-rate = <0x01>;
						drive-strength = <0x04>;
						pins = "gpio1";
					};
				};

				rx_swr_clk_active {
					phandle = <0x748>;

					mux {
						function = "func1";
						pins = "gpio3";
					};

					config {
						bias-disable;
						slew-rate = <0x01>;
						drive-strength = <0x02>;
						pins = "gpio3";
					};
				};

				lpi_aux2_ws {

					lpi_aux2_ws_active {
						phandle = <0x7cc>;

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio11";
							output-high;
						};
					};

					lpi_aux2_ws_sleep {
						phandle = <0x7cb>;

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio11";
						};
					};
				};

				lpi_aux1_sck {

					lpi_aux1_sck_sleep {
						phandle = <0x7c1>;

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio6";
						};
					};

					lpi_aux1_sck_active {
						phandle = <0x7c2>;

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio6";
							output-high;
						};
					};
				};

				quat_mi2s_sck {

					quat_mi2s_sck_sleep {
						phandle = <0x76d>;

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio0";
						};
					};

					quat_mi2s_sck_active {
						phandle = <0x76a>;

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio0";
							output-high;
						};
					};
				};

				lpi_aux1_ws {

					lpi_aux1_ws_sleep {
						phandle = <0x7c3>;

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio7";
						};
					};

					lpi_aux1_ws_active {
						phandle = <0x7c4>;

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio7";
							output-high;
						};
					};
				};

				tx_swr_clk_sleep {
					phandle = <0x752>;

					mux {
						bias-pull-down;
						function = "func1";
						input-enable;
						pins = "gpio0";
					};

					config {
						drive-strength = <0x02>;
						pins = "gpio0";
					};
				};

				lpi_aux2_sck {

					lpi_aux2_sck_sleep {
						phandle = <0x7c9>;

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio10";
						};
					};

					lpi_aux2_sck_active {
						phandle = <0x7ca>;

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio10";
							output-high;
						};
					};
				};

				lpi_i2s1_sd0 {

					lpi_i2s1_sd0_sleep {
						phandle = <0x77d>;

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio8";
						};
					};

					lpi_i2s1_sd0_active {
						phandle = <0x77e>;

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio8";
							output-high;
						};
					};
				};

				dmic23_clk_sleep {
					phandle = <0x75c>;

					mux {
						function = "func1";
						pins = "gpio8";
					};

					config {
						output-low;
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio8";
					};
				};

				quat_aux_sd0 {

					quat_aux_sd0_sleep {
						phandle = <0x7b9>;

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio2";
						};
					};

					quat_aux_sd0_active {
						phandle = <0x7ba>;

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio2";
							output-high;
						};
					};
				};

				lpi_aux3_sd0 {

					lpi_aux3_sd0_active {
						phandle = <0x7d6>;

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio21";
							output-high;
						};
					};

					lpi_aux3_sd0_sleep {
						phandle = <0x7d5>;

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio21";
						};
					};
				};

				dmic01_clk_active {
					phandle = <0x756>;

					mux {
						function = "func1";
						pins = "gpio6";
					};

					config {
						drive-strength = <0x02>;
						pins = "gpio6";
						output-high;
					};
				};

				rx_swr_data1_sleep {
					phandle = <0x74d>;

					mux {
						function = "func1";
						pins = "gpio5";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio5";
					};
				};

				lpi_aux3_sck {

					lpi_aux3_sck_active {
						phandle = <0x7d2>;

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio19";
							output-high;
						};
					};

					lpi_aux3_sck_sleep {
						phandle = <0x7d1>;

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio19";
						};
					};
				};

				wsa_swr_clk_pin {

					wsa_swr_clk_active {
						phandle = <0x740>;

						mux {
							function = "func2";
							pins = "gpio10";
						};

						config {
							bias-disable;
							slew-rate = <0x01>;
							drive-strength = <0x02>;
							pins = "gpio10";
						};
					};

					wsa_swr_clk_sleep {
						phandle = <0x742>;

						mux {
							function = "func2";
							pins = "gpio10";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio10";
						};
					};
				};

				lpi_i2s3_sd0 {

					lpi_i2s3_sd0_active {
						phandle = <0x78e>;

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio21";
							output-high;
						};
					};

					lpi_i2s3_sd0_sleep {
						phandle = <0x78d>;

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio21";
						};
					};
				};

				rx_swr_data_sleep {
					phandle = <0x74c>;

					mux {
						function = "func1";
						pins = "gpio4";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio4";
					};
				};

				lpi_aux1_sd0 {

					lpi_aux1_sd0_sleep {
						phandle = <0x7c5>;

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio8";
						};
					};

					lpi_aux1_sd0_active {
						phandle = <0x7c6>;

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio8";
							output-high;
						};
					};
				};

				rx_swr_data_active {
					phandle = <0x749>;

					mux {
						function = "func1";
						pins = "gpio4";
					};

					config {
						bias-bus-hold;
						slew-rate = <0x01>;
						drive-strength = <0x02>;
						pins = "gpio4";
					};
				};

				lpi_aux3_sd1 {

					lpi_aux3_sd1_sleep {
						phandle = <0x7d7>;

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio22";
						};
					};

					lpi_aux3_sd1_active {
						phandle = <0x7d8>;

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio22";
							output-high;
						};
					};
				};

				quat_mi2s_sd1 {

					quat_mi2s_sd1_active {
						phandle = <0x76c>;

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio3";
							output-high;
						};
					};

					quat_mi2s_sd1_sleep {
						phandle = <0x76f>;

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio3";
						};
					};
				};

				dmic67_clk_sleep {
					phandle = <0x764>;

					mux {
						function = "func1";
						pins = "gpio17";
					};

					config {
						output-low;
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio17";
					};
				};

				tx_swr_data1_active {
					phandle = <0x750>;

					mux {
						function = "func1";
						pins = "gpio2";
					};

					config {
						bias-bus-hold;
						slew-rate = <0x01>;
						drive-strength = <0x04>;
						pins = "gpio2";
					};
				};

				lpi_aux1_sd1 {

					lpi_aux1_sd1_sleep {
						phandle = <0x7c7>;

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio9";
						};
					};

					lpi_aux1_sd1_active {
						phandle = <0x7c8>;

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio9";
							output-high;
						};
					};
				};

				dmic67_data_sleep {
					phandle = <0x765>;

					mux {
						function = "func1";
						pins = "gpio18";
					};

					config {
						pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio18";
					};
				};

				dmic67_clk_active {
					phandle = <0x762>;

					mux {
						function = "func1";
						pins = "gpio17";
					};

					config {
						drive-strength = <0x08>;
						pins = "gpio17";
						output-high;
					};
				};

				quat_aux_sd3 {

					quat_aux_sd3_sleep {
						phandle = <0x7bf>;

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio5";
						};
					};

					quat_aux_sd3_active {
						phandle = <0x7c0>;

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio5";
							output-high;
						};
					};
				};

				lpi_tdm1_ws {

					lpi_tdm1_ws_active {
						phandle = <0x7a0>;

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio7";
							output-high;
						};
					};

					lpi_tdm1_ws_sleep {
						phandle = <0x79f>;

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio7";
						};
					};
				};

				quat_mi2s_ws {

					quat_mi2s_ws_active {
						phandle = <0x76b>;

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio1";
							output-high;
						};
					};

					quat_mi2s_ws_sleep {
						phandle = <0x76e>;

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio1";
						};
					};
				};

				lpi_aux3_ws {

					lpi_aux3_ws_sleep {
						phandle = <0x7d3>;

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio20";
						};
					};

					lpi_aux3_ws_active {
						phandle = <0x7d4>;

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio20";
							output-high;
						};
					};
				};

				lpi_i2s3_ws {

					lpi_i2s3_ws_active {
						phandle = <0x78c>;

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio20";
							output-high;
						};
					};

					lpi_i2s3_ws_sleep {
						phandle = <0x78b>;

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio20";
						};
					};
				};

				dmic45_clk_active {
					phandle = <0x75e>;

					mux {
						function = "func1";
						pins = "gpio12";
					};

					config {
						drive-strength = <0x02>;
						pins = "gpio12";
						output-high;
					};
				};

				dmic01_clk_sleep {
					phandle = <0x758>;

					mux {
						function = "func1";
						pins = "gpio6";
					};

					config {
						output-low;
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio6";
					};
				};

				lpi_i2s3_sd1 {

					lpi_i2s3_sd1_sleep {
						phandle = <0x78f>;

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio22";
						};
					};

					lpi_i2s3_sd1_active {
						phandle = <0x790>;

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio22";
							output-high;
						};
					};
				};

				dmic23_data_sleep {
					phandle = <0x75d>;

					mux {
						function = "func1";
						pins = "gpio9";
					};

					config {
						pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio9";
					};
				};

				lpi_tdm3_sd0 {

					lpi_tdm3_sd0_active {
						phandle = <0x7b2>;

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio21";
							output-high;
						};
					};

					lpi_tdm3_sd0_sleep {
						phandle = <0x7b1>;

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio21";
						};
					};
				};

				dmic23_clk_active {
					phandle = <0x75a>;

					mux {
						function = "func1";
						pins = "gpio8";
					};

					config {
						drive-strength = <0x02>;
						pins = "gpio8";
						output-high;
					};
				};

				quat_aux_sck {

					quat_aux_sck_sleep {
						phandle = <0x7b5>;

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio0";
						};
					};

					quat_aux_sck_active {
						phandle = <0x7b6>;

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio0";
							output-high;
						};
					};
				};

				quat_mi2s_sd3 {

					quat_mi2s_sd3_active {
						phandle = <0x778>;

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio5";
							output-high;
						};
					};

					quat_mi2s_sd3_sleep {
						phandle = <0x777>;

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio5";
						};
					};
				};

				dmic23_data_active {
					phandle = <0x75b>;

					mux {
						function = "func1";
						pins = "gpio9";
					};

					config {
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio9";
					};
				};

				tx_swr_data2_active {
					phandle = <0x751>;

					mux {
						function = "func1";
						pins = "gpio14";
					};

					config {
						bias-bus-hold;
						slew-rate = <0x01>;
						drive-strength = <0x04>;
						pins = "gpio14";
					};
				};

				quat_tdm_sd1 {

					quat_tdm_sd1_active {
						phandle = <0x798>;

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio3";
							output-high;
						};
					};

					quat_tdm_sd1_sleep {
						phandle = <0x797>;

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio3";
						};
					};
				};

				quat_tdm_sd3 {

					quat_tdm_sd3_active {
						phandle = <0x79c>;

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio5";
							output-high;
						};
					};

					quat_tdm_sd3_sleep {
						phandle = <0x79b>;

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio5";
						};
					};
				};

				lpi_i2s1_sck {

					lpi_i2s1_sck_sleep {
						phandle = <0x779>;

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio6";
						};
					};

					lpi_i2s1_sck_active {
						phandle = <0x77a>;

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio6";
							output-high;
						};
					};
				};

				lpi_i2s2_sck {

					lpi_i2s2_sck_sleep {
						phandle = <0x781>;

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio10";
						};
					};

					lpi_i2s2_sck_active {
						phandle = <0x782>;

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio10";
							output-high;
						};
					};
				};

				quat_aux_sd1 {

					quat_aux_sd1_sleep {
						phandle = <0x7bb>;

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio3";
						};
					};

					quat_aux_sd1_active {
						phandle = <0x7bc>;

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio3";
							output-high;
						};
					};
				};

				lpi_tdm1_sck {

					lpi_tdm1_sck_active {
						phandle = <0x79e>;

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio6";
							output-high;
						};
					};

					lpi_tdm1_sck_sleep {
						phandle = <0x79d>;

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio6";
						};
					};
				};

				lpi_i2s1_ws {

					lpi_i2s1_ws_sleep {
						phandle = <0x77b>;

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio7";
						};
					};

					lpi_i2s1_ws_active {
						phandle = <0x77c>;

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio7";
							output-high;
						};
					};
				};

				quat_aux_sd2 {

					quat_aux_sd2_active {
						phandle = <0x7be>;

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio4";
							output-high;
						};
					};

					quat_aux_sd2_sleep {
						phandle = <0x7bd>;

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio4";
						};
					};
				};

				quat_aux_ws {

					quat_aux_ws_sleep {
						phandle = <0x7b7>;

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio1";
						};
					};

					quat_aux_ws_active {
						phandle = <0x7b8>;

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio1";
							output-high;
						};
					};
				};

				tx_swr_clk_active {
					phandle = <0x74e>;

					mux {
						function = "func1";
						pins = "gpio0";
					};

					config {
						bias-disable;
						slew-rate = <0x01>;
						drive-strength = <0x04>;
						pins = "gpio0";
					};
				};

				dmic01_data_sleep {
					phandle = <0x759>;

					mux {
						function = "func1";
						pins = "gpio7";
					};

					config {
						pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio7";
					};
				};

				lpi_tdm2_ws {

					lpi_tdm2_ws_sleep {
						phandle = <0x7a7>;

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio11";
						};
					};

					lpi_tdm2_ws_active {
						phandle = <0x7a8>;

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio11";
							output-high;
						};
					};
				};

				wsa2_swr_clk_pin {

					wsa2_swr_clk_active {
						phandle = <0x744>;

						mux {
							function = "func2";
							pins = "gpio15";
						};

						config {
							bias-disable;
							slew-rate = <0x01>;
							drive-strength = <0x02>;
							pins = "gpio15";
						};
					};

					wsa2_swr_clk_sleep {
						phandle = <0x746>;

						mux {
							function = "func2";
							pins = "gpio15";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio15";
						};
					};
				};

				quat_tdm_ws {

					quat_tdm_ws_active {
						phandle = <0x794>;

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio1";
							output-high;
						};
					};

					quat_tdm_ws_sleep {
						phandle = <0x793>;

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio1";
						};
					};
				};

				lpi_i2s1_sd1 {

					lpi_i2s1_sd1_active {
						phandle = <0x780>;

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio9";
							output-high;
						};
					};

					lpi_i2s1_sd1_sleep {
						phandle = <0x77f>;

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio9";
						};
					};
				};

				tx_swr_data0_sleep {
					phandle = <0x753>;

					mux {
						function = "func1";
						pins = "gpio1";
					};

					config {
						bias-bus-hold;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio1";
					};
				};

				rx_swr_clk_sleep {
					phandle = <0x74b>;

					mux {
						function = "func1";
						pins = "gpio3";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio3";
					};
				};

				quat_tdm_sck {

					quat_tdm_sck_sleep {
						phandle = <0x791>;

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio0";
						};
					};

					quat_tdm_sck_active {
						phandle = <0x792>;

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio0";
							output-high;
						};
					};
				};

				lpi_tdm3_ws {

					lpi_tdm3_ws_sleep {
						phandle = <0x7af>;

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio20";
						};
					};

					lpi_tdm3_ws_active {
						phandle = <0x7b0>;

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio20";
							output-high;
						};
					};
				};

				lpi_tdm2_sd0 {

					lpi_tdm2_sd0_active {
						phandle = <0x7aa>;

						mux {
							function = "func1";
							pins = "gpio15";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio15";
							output-high;
						};
					};

					lpi_tdm2_sd0_sleep {
						phandle = <0x7a9>;

						mux {
							function = "func1";
							pins = "gpio15";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio15";
						};
					};
				};

				lpi_i2s2_sd0 {

					lpi_i2s2_sd0_active {
						phandle = <0x786>;

						mux {
							function = "func1";
							pins = "gpio15";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio15";
							output-high;
						};
					};

					lpi_i2s2_sd0_sleep {
						phandle = <0x785>;

						mux {
							function = "func1";
							pins = "gpio15";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio15";
						};
					};
				};

				lpi_tdm1_sd1 {

					lpi_tdm1_sd1_active {
						phandle = <0x7a4>;

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio9";
							output-high;
						};
					};

					lpi_tdm1_sd1_sleep {
						phandle = <0x7a3>;

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio9";
						};
					};
				};

				lpi_tdm3_sd1 {

					lpi_tdm3_sd1_active {
						phandle = <0x7b4>;

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio22";
							output-high;
						};
					};

					lpi_tdm3_sd1_sleep {
						phandle = <0x7b3>;

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio22";
						};
					};
				};

				lpi_tdm3_sck {

					lpi_tdm3_sck_sleep {
						phandle = <0x7ad>;

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio19";
						};
					};

					lpi_tdm3_sck_active {
						phandle = <0x7ae>;

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio19";
							output-high;
						};
					};
				};

				lpi_i2s3_sck {

					lpi_i2s3_sck_active {
						phandle = <0x78a>;

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio19";
							output-high;
						};
					};

					lpi_i2s3_sck_sleep {
						phandle = <0x789>;

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio19";
						};
					};
				};

				wsa_swr_data_pin {

					wsa_swr_data_active {
						phandle = <0x741>;

						mux {
							function = "func2";
							pins = "gpio11";
						};

						config {
							bias-bus-hold;
							slew-rate = <0x01>;
							drive-strength = <0x02>;
							pins = "gpio11";
						};
					};

					wsa_swr_data_sleep {
						phandle = <0x743>;

						mux {
							function = "func2";
							pins = "gpio11";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio11";
						};
					};
				};

				lpi_tdm1_sd0 {

					lpi_tdm1_sd0_sleep {
						phandle = <0x7a1>;

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio8";
						};
					};

					lpi_tdm1_sd0_active {
						phandle = <0x7a2>;

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio8";
							output-high;
						};
					};
				};

				dmic45_clk_sleep {
					phandle = <0x760>;

					mux {
						function = "func1";
						pins = "gpio12";
					};

					config {
						output-low;
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio12";
					};
				};

				tx_swr_data2_sleep {
					phandle = <0x755>;

					mux {
						function = "func1";
						pins = "gpio14";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio14";
					};
				};

				dmic01_data_active {
					phandle = <0x757>;

					mux {
						function = "func1";
						pins = "gpio7";
					};

					config {
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio7";
					};
				};

				lpi_aux2_sd0 {

					lpi_aux2_sd0_active {
						phandle = <0x7ce>;

						mux {
							function = "func1";
							pins = "gpio15";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio15";
							output-high;
						};
					};

					lpi_aux2_sd0_sleep {
						phandle = <0x7cd>;

						mux {
							function = "func1";
							pins = "gpio15";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio15";
						};
					};
				};

				quat_mi2s_sd2 {

					quat_mi2s_sd2_active {
						phandle = <0x776>;

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio4";
							output-high;
						};
					};

					quat_mi2s_sd2_sleep {
						phandle = <0x775>;

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio4";
						};
					};
				};

				quat_tdm_sd2 {

					quat_tdm_sd2_sleep {
						phandle = <0x799>;

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio4";
						};
					};

					quat_tdm_sd2_active {
						phandle = <0x79a>;

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio4";
							output-high;
						};
					};
				};

				dmic67_data_active {
					phandle = <0x763>;

					mux {
						function = "func1";
						pins = "gpio18";
					};

					config {
						drive-strength = <0x08>;
						input-enable;
						pins = "gpio18";
					};
				};

				lpi_tdm2_sck {

					lpi_tdm2_sck_sleep {
						phandle = <0x7a5>;

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio10";
						};
					};

					lpi_tdm2_sck_active {
						phandle = <0x7a6>;

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio10";
							output-high;
						};
					};
				};

				quat_mi2s_sd0 {

					quat_mi2s_sd0_active {
						phandle = <0x774>;

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio2";
							output-high;
						};
					};

					quat_mi2s_sd0_sleep {
						phandle = <0x773>;

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio2";
						};
					};
				};

				dmic45_data_sleep {
					phandle = <0x761>;

					mux {
						function = "func1";
						pins = "gpio13";
					};

					config {
						pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio13";
					};
				};

				wsa2_swr_data_pin {

					wsa2_swr_data_active {
						phandle = <0x745>;

						mux {
							function = "func2";
							pins = "gpio16";
						};

						config {
							bias-bus-hold;
							slew-rate = <0x01>;
							drive-strength = <0x02>;
							pins = "gpio16";
						};
					};

					wsa2_swr_data_sleep {
						phandle = <0x747>;

						mux {
							function = "func2";
							pins = "gpio16";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio16";
						};
					};
				};

				lpi_i2s2_sd1 {

					lpi_i2s2_sd1_sleep {
						phandle = <0x787>;

						mux {
							function = "func1";
							pins = "gpio16";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio16";
						};
					};

					lpi_i2s2_sd1_active {
						phandle = <0x788>;

						mux {
							function = "func1";
							pins = "gpio16";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio16";
							output-high;
						};
					};
				};

				lpi_i2s2_ws {

					lpi_i2s2_ws_active {
						phandle = <0x784>;

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio11";
							output-high;
						};
					};

					lpi_i2s2_ws_sleep {
						phandle = <0x783>;

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio11";
						};
					};
				};

				quat_tdm_sd0 {

					quat_tdm_sd0_sleep {
						phandle = <0x795>;

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio2";
						};
					};

					quat_tdm_sd0_active {
						phandle = <0x796>;

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio2";
							output-high;
						};
					};
				};

				dmic45_data_active {
					phandle = <0x75f>;

					mux {
						function = "func1";
						pins = "gpio13";
					};

					config {
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio13";
					};
				};

				lpi_tdm2_sd1 {

					lpi_tdm2_sd1_sleep {
						phandle = <0x7ab>;

						mux {
							function = "func1";
							pins = "gpio16";
						};

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio16";
						};
					};

					lpi_tdm2_sd1_active {
						phandle = <0x7ac>;

						mux {
							function = "func1";
							pins = "gpio16";
						};

						config {
							bias-disable;
							drive-strength = <0x08>;
							pins = "gpio16";
							output-high;
						};
					};
				};
			};
		};

		wsa2_spkr_en2_pinctrl {
			pinctrl-1 = <0x2b8>;
			pinctrl-0 = <0x2b9>;
			pinctrl-names = "aud_active\0aud_sleep";
			phandle = <0x737>;
			status = "disabled";
			compatible = "qcom,msm-cdc-pinctrl";
		};

		ddr-freq-table {
			phandle = <0x45>;
			qcom,freq-tbl = <0x858b8 0xbb800 0x17ba38 0x1a0fe0 0x1febe0 0x29bf80 0x30c460>;
		};

		va_mini_dump {
			memory-region = <0xaa>;
			status = "ok";
			compatible = "qcom,va-minidump";
		};

		cti@1382b000 {
			clock-names = "apb_pclk";
			reg = <0x1382b000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3f1>;
			status = "disabled";
			coresight-name = "coresight-cti-riscv_cti";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		vote_lpass_core_hw {
			#clock-cells = <0x01>;
			phandle = <0x446>;
			qcom,codec-ext-clk-src = <0x09>;
			compatible = "qcom,audio-ref-clk";
		};

		qcom,mdss_mdp@ae00000 {
			qcom,sde-vdc-size = <0x10>;
			#interrupt-cells = <0x01>;
			interconnect-names = "qcom,sde-data-bus0\0qcom,sde-data-bus1\0qcom,sde-ebi-bus\0qcom,sde-reg-bus";
			qcom,sde-dspp-spr-version = <0x10000>;
			qcom,sde-sspp-off = <0x5000 0x7000 0x9000 0xb000 0x25000 0x27000 0x29000 0x2b000>;
			qcom,sde-dspp-rc-size = <0x100>;
			qcom,sde-mixer-linewidth = <0xa00>;
			clock-names = "gcc_iface\0gcc_bus\0gcc_nrt_bus\0iface_clk\0branch_clk\0core_clk\0vsync_clk\0lut_clk\0rot_clk";
			qcom,sde-mixer-pair-mask = <0x02 0x01 0x04 0x03 0x06 0x05 0x08 0x07>;
			qcom,sde-qos-refresh-rates = <0x78 0xf0>;
			qcom,sde-vbif-dynamic-ot-wr-limit = <0x3b53800 0x02 0x76a7000 0x06 0x1da9c000 0x10>;
			qcom,sde-wb-off = <0x66000>;
			qcom,sde-ctl-display-pref = "primary\0none\0none\0none\0none\0none";
			qcom,sde-max-bw-low-kbps = <0x08 0xcf8500 0x07 0xcf8500>;
			qcom,sde-vdc-enc-size = <0x1c8>;
			qcom,sde-dest-scaler-top-off = <0x61000>;
			qcom,sde-has-dim-layer;
			qcom,sde-intf-tear-irq-off = <0x00 0x36800 0x37800 0x00>;
			reg-names = "mdp_phys\0vbif_phys\0regdma_phys";
			qcom,sde-qseed-scalar-version = <0x3001>;
			qcom,sde-dither-off = <0xe0 0xe0 0xe0 0xe0 0xe0 0xe0 0xe0 0xe0>;
			qcom,sde-reg-dma-trigger-off = <0x119c>;
			qcom,sde-wb-clk-ctrl = <0x2bc 0x10>;
			qcom,sde-macrotile-mode = <0x01>;
			qcom,sde-dspp-rc-mem-size = <0xaa0>;
			qcom,sde-smart-dma-rev = "smart_dma_v2p5";
			qcom,sde-has-dest-scaler;
			qcom,sde-cdm-size = <0x224>;
			qcom,sde-dsc-enc = <0x100 0x200 0x100 0x200>;
			qcom,sde-vdc-ctl-size = <0x10>;
			qcom,sde-min-core-ib-kbps = <0x2625a0>;
			qcom,sde-reg-dma-off = <0x00 0x400>;
			qcom,sde-vbif-off = <0x00>;
			qcom,sde-has-src-split;
			qcom,sde-dest-scaler-size = <0x800>;
			qcom,sde-len = <0x494>;
			qcom,sde-qseed-sw-lib-rev = "qseedv3lite";
			reg = <0xae00000 0x84000 0xaeb0000 0x2008 0xaeac000 0x800>;
			qcom,sde-ctl-off = <0x16000 0x17000 0x18000 0x19000 0x1a000 0x1b000>;
			qcom,sde-dspp-ltm-version = <0x10001>;
			qcom,sde-sspp-csc-off = <0x1a00>;
			qcom,sde-sspp-linewidth = <0x1400>;
			qcom,sde-qos-cpu-mask-performance = <0x0f>;
			qcom,sde-vbif-size = <0x1040>;
			qcom,sde-dsc-ctl-size = <0x10>;
			qcom,sde-pp-off = <0x6a000 0x6b000 0x6c000 0x6d000 0x6e000 0x6f000 0x66800 0x66c00>;
			qcom,sde-dsc-hw-rev = "dsc_1_2";
			qcom,sde-dspp-size = <0x1800>;
			qcom,sde-panic-per-pipe;
			qcom,sde-sspp-clk-ctrl = <0x2ac 0x00 0x2b4 0x00 0x2bc 0x00 0x2c4 0x00 0x2ac 0x08 0x2b4 0x08 0x2bc 0x08 0x2c4 0x08>;
			qcom,sde-sspp-excl-rect = <0x01 0x01 0x01 0x01 0x01 0x01 0x01 0x01>;
			qcom,sde-uidle-size = <0x70>;
			qcom,sde-dither-version = <0x20000>;
			interrupt-controller;
			qcom,sde-wb-id = <0x02>;
			qcom,sde-creq-lut = <0x112234 0x45566777 0x112236 0x67777777 0x112234 0x45566777 0x112236 0x67777777 0x00 0x00 0x00 0x00 0x77776666 0x66666540 0x77776666 0x66666540 0x77776541 0x00 0x77776541 0x00 0x123445 0x56677777 0x123667 0x77777777 0x123445 0x56677777 0x123667 0x77777777 0x2344455 0x56667777 0x2366677 0x77777777 0x2344455 0x56667777 0x2366677 0x77777777 0x00 0x00 0x00 0x00 0x77776666 0x66666540 0x77776666 0x66666540 0x77776541 0x00 0x77776541 0x00 0x2344455 0x56667777 0x2366677 0x77777777 0x123445 0x56677777 0x123667 0x77777777>;
			qcom,sde-vdc-off = <0x7c000>;
			qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98 0xb0 0xc8 0xe0 0xf8 0x110>;
			qcom,sde-reg-dma-clk-ctrl = <0x2bc 0x14>;
			qcom,sde-dsc-pair-mask = <0x02 0x01 0x04 0x03>;
			qcom,sde-sspp-qseed-off = <0xa00>;
			qcom,sde-lm-noise-off = <0x320>;
			qcom,sde-vbif-qos-lutdma-remap = <0x03 0x03 0x03 0x03 0x04 0x04 0x04 0x06>;
			qcom,sde-dspp-off = <0x55000 0x57000 0x59000 0x5b000>;
			qcom,sde-merge-3d-size = <0x10>;
			clocks = <0x24 0x1b 0x24 0x1c 0x24 0x1d 0x26 0x01 0x26 0x3c 0x26 0x3d 0x26 0x4b 0x26 0x3f 0x26 0x46>;
			qcom,sde-merge-3d-off = <0x4f000 0x50000 0x51000 0x66f00>;
			interrupts = <0x00 0x53 0x04>;
			qcom,sde-max-dest-scaler-input-linewidth = <0x800>;
			qcom,sde-ubwc-version = <0x400>;
			qcom,sde-pp-merge-3d-id = <0x00 0x00 0x01 0x01 0x02 0x02 0x03 0x03>;
			qcom,sde-csc-type = "csc-10bit";
			qcom,sde-dspp-demura-size = <0x200>;
			qcom,sde-has-cdp;
			qcom,sde-dest-scaler-off = <0x800 0x1000>;
			qcom,sde-sspp-smart-dma-priority = <0x05 0x06 0x07 0x08 0x01 0x02 0x03 0x04>;
			qcom,sde-intf-size = <0x2c4>;
			clock-max-rate = <0x00 0x00 0x00 0x00 0x1dcd6500 0x1dcd6500 0x124f800 0x1dcd6500 0x11e1a300>;
			mmcx-supply = <0x22>;
			interconnects = <0x340 0x17 0x49 0x235 0x340 0x17 0x49 0x235 0x46 0x03 0x46 0x200 0x49 0x02 0xa3 0x20d>;
			qcom,sde-min-llcc-ib-kbps = <0x00>;
			qcom,sde-has-idle-pc;
			qcom,sde-dsc-enc-size = <0x100>;
			qcom,sde-highest-bank-bit = <0x08 0x03 0x07 0x02>;
			qcom,sde-dspp-spr-size = <0x200>;
			qcom,sde-reg-bus,vectors-KBps = <0x00 0x00 0x00 0x12110 0x00 0x24220 0x00 0x40b28>;
			qcom,sde-sspp-type = "vig\0vig\0vig\0vig\0dma\0dma\0dma\0dma";
			qcom,sde-qos-cpu-irq-latency = <0x12c>;
			qcom,sde-max-trusted-vm-displays = <0x01>;
			qcom,sde-wb-linewidth-linear = <0x1400>;
			qcom,sde-vbif-default-ot-wr-limit = <0x10>;
			qcom,sde-wb-clk-status = <0x3bc 0x14>;
			qcom,sde-ib-bw-vote = <0x2625a0 0x00 0xc3500>;
			qcom,sde-cdp-setting = <0x01 0x01 0x01 0x00>;
			qcom,sde-min-dram-ib-kbps = "\0\f5";
			qcom,sde-vbif-qos-cwb-remap = <0x03 0x03 0x04 0x04 0x05 0x05 0x06 0x06>;
			qcom,sde-pp-size = <0xd4>;
			qcom,sde-mixer-dcwb-pref = "none\0none\0none\0none\0none\0none\0dcwb\0dcwb";
			qcom,sde-uidle-off = <0x80000>;
			clock-rate = <0x00 0x00 0x00 0x00 0x1dcd6500 0x1dcd6500 0x124f800 0x1dcd6500 0x124f800>;
			qcom,sde-smart-panel-align-mode = <0x0c>;
			qcom,sde-dspp-demura-off = <0x15600 0x14800>;
			qcom,sde-max-dest-scaler-output-linewidth = <0xa00>;
			qcom,sde-dspp-ltm-off = <0x15300 0x14300>;
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-cdm-off = <0x7a200>;
			qcom,sde-sspp-xin-id = <0x00 0x04 0x08 0x0c 0x01 0x05 0x09 0x0d>;
			qcom,sde-dram-channels = <0x02>;
			qcom,sde-pp-cwb = <0x00 0x00 0x00 0x00 0x00 0x00 0x01 0x01>;
			qcom,sde-num-nrt-paths = <0x00>;
			qcom,sde-reg-dma-xin-id = <0x07>;
			qcom,sde-qos-cpu-dma-latency = <0x12c>;
			qcom,sde-vbif-id = <0x00>;
			qcom,sde-intf-type = "dp\0dsi\0dsi\0dp";
			clock-mmrm = <0x00 0x00 0x00 0x00 0x00 0x3d 0x00 0x00 0x00>;
			qcom,sde-dspp-top-size = <0x80>;
			qcom,sde-pipe-order-version = <0x01>;
			qcom,sde-cwb-dither = <0x00 0x00 0x00 0x00 0x00 0x00 0x01 0x01>;
			qcom,sde-mixer-blendstages = <0x0b>;
			qcom,sde-secure-sid-mask = <0x2801 0x2c01>;
			qcom,sde-dsc-size = <0x10>;
			qcom,sde-vbif-memtype-1 = <0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-reg-dma-version = <0x20000>;
			qcom,sde-sspp-src-size = <0x328>;
			qcom,sde-intf-off = <0x35000 0x36000 0x37000 0x38000>;
			phandle = <0x50f>;
			qcom,sde-vdc-enc = <0x200>;
			qcom,sde-dspp-spr-off = <0x15400 0x14400>;
			qcom,sde-dither-size = <0x20>;
			qcom,sde-mixer-size = <0x400>;
			qcom,sde-dest-scaler-top-size = <0x1c>;
			qcom,sde-pp-slave = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			qcom,sde-ctl-size = <0x204>;
			qcom,sde-dsc-linewidth = <0xa00>;
			qcom,sde-vbif-qos-rt-remap = <0x03 0x03 0x04 0x04 0x05 0x05 0x06 0x06>;
			connectors = <0x4ff 0x500 0x501 0x502 0x503 0x504 0x505>;
			qcom,sde-dspp-rc-off = <0x15800 0x14c00>;
			qcom,sde-dsc-ctl = <0xf00 0xf80 0xf00 0xf80>;
			qcom,sde-danger-lut = <0x3ffff 0x3ffff 0x00 0x00 0x00 0x3fffff 0x3fffff 0x3ffffff 0x3ffffff 0x00 0x00 0x00 0x3ffffff 0x3fffff>;
			qcom,sde-mixer-off = <0x45000 0x46000 0x47000 0x48000 0x49000 0x4a000 0xf0f 0xf0f>;
			qcom,sde-reg-dma-id = <0x00 0x01>;
			qcom,sde-max-bw-high-kbps = <0x08 0x115b5c0 0x07 0x115b5c0>;
			qcom,sde-dspp-rc-version = <0x10000>;
			qcom,sde-lm-noise-version = <0x10000>;
			qcom,sde-off = <0x1000>;
			qcom,sde-vdc-ctl = <0xf00>;
			qcom,sde-safe-lut = <0xfe00 0xfe00 0xffff 0x01 0x3ff 0xf800 0xf800 0xe000 0xe000 0xffff 0x01 0x3ff 0xe000 0xf800>;
			qcom,sde-ubwc-swizzle = <0x06>;
			qcom,sde-max-per-pipe-bw-kbps = <0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20>;
			qcom,sde-wb-xin-id = <0x06>;
			qcom,sde-mixer-display-pref = "primary\0primary\0none\0none\0none\0none\0none\0none";
			qcom,sde-wb-size = <0x2c8>;
			qcom,sde-max-per-pipe-bw-high-kbps = <0x4f5880 0x4f5880 0x4f5880 0x4f5880 0x4f5880 0x4f5880 0x4f5880 0x4f5880>;
			qcom,sde-qos-cpu-mask = <0x03>;
			qcom,sde-dsc-native422-supp = <0x00 0x00 0x01 0x01>;
			qcom,sde-ubwc-bw-calc-version = <0x01>;
			qcom,sde-dsc-off = <0x81000 0x81000 0x82000 0x82000>;
			qcom,sde-vbif-memtype-0 = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-ubwc-static = <0x01>;
			#cooling-cells = <0x02>;
			qcom,sde-vdc-hw-rev = "vdc_1_2";
			qcom,sde-dspp-demura-version = <0x10000>;
			qcom,sde-wb-linewidth = <0x1000>;
			qcom,sde-vbif-qos-nrt-remap = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
			compatible = "qcom,sde-kms";
			qcom,sde-sspp-clk-status = <0x2b0 0x00 0x2b8 0x00 0x2c0 0x00 0x2c8 0x00 0x2b0 0x0c 0x2b8 0x0c 0x2c8 0x0c 0x2c8 0x0e>;

			qcom,sde-sspp-dma-blocks {

				dgm@0 {
					qcom,sde-dma-gc = <0xc00 0x50000>;
					qcom,sde-fp16-unmult = <0x200 0x10000>;
					qcom,sde-dma-igc = <0xa00 0x50000>;
					qcom,sde-dma-top-off = <0x800>;
					qcom,sde-fp16-gc = <0x200 0x10000>;
					qcom,sde-dma-inverse-pma;
					qcom,sde-dma-csc-off = <0x800>;
					qcom,sde-fp16-igc = <0x200 0x10000>;
					cell-index = <0x00>;
					qcom,sde-fp16-csc = <0x200 0x10000>;
				};

				dgm@1 {
					qcom,sde-dma-gc = <0xc00 0x50000>;
					qcom,sde-fp16-unmult = <0x200 0x10000>;
					qcom,sde-dma-igc = <0x1a00 0x50000>;
					qcom,sde-fp16-gc = <0x200 0x10000>;
					qcom,sde-dma-inverse-pma;
					qcom,sde-dma-csc-off = <0x1800>;
					qcom,sde-fp16-igc = <0x200 0x10000>;
					cell-index = <0x01>;
					qcom,sde-fp16-csc = <0x200 0x10000>;
				};
			};

			Q4_S6E3XA2_AMF756BQ01 {
				ss,mafpc = <0x50b>;
				samsung,flash_loading_check_revA = "W\t0xF0 0x5A 0x5A\nW 0xB0 0x00 0x22 0x94\nR 0x94 0x01\nW 0xF0 0xA5 0xA5";
				samsung,flash_gamma_rx_cmds_revA = [06 01 00 00 00 00 01 6e 36 00 00];
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-panel-peak-brightness = "\0=\t";
				samsung,rsc_4_frame_idle;
				samsung,lpm_2nit_tx_cmds_revA = [29 00 00 00 00 00 07 68 01 07 95 02 00 50];
				qcom,mdss-brightness-max-level = <0x1fe>;
				qcom,mdss-dsi-mdp-trigger = "none";
				samsung,lpm_10nit_tx_cmds_revA = [29 00 00 00 00 00 07 68 01 06 b3 02 00 50];
				samsung,pll_ssc_disabled;
				samsung,aod_candela_map_table_revA = <0x00 0x00 0x0b 0x00 0x01 0x01 0x0c 0x1c 0x00 0x0a 0x02 0x1d 0x31 0x00 0x1e 0x03 0x32 0xff 0x00 0x3c>;
				samsung,xtalk_on_tx_cmds_revA = "W\t0xF0 0x5A 0x5A\nW 0x51 0x00 0x09\nW 0xF4 0x06\nW 0xF7 0x0F\nW 0xF0 0xA5 0xA5";
				samsung,poc_image_size = <0x4000>;
				samsung,poc_write_loop_256byte_tx_cmds_revA = <0x29000000 0x816c 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
				samsung,lpm_on_tx_cmds_revB = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 bb 39 29 00 00 00 00 00 02 bd 01 29 00 00 00 00 00 03 b9 01 00 29 00 00 00 00 00 04 b0 03 da 67 29 00 00 00 00 00 02 67 00 29 00 00 00 00 00 04 b0 00 40 f4 29 00 00 00 00 00 02 f4 2c 29 00 00 00 00 00 04 b0 00 15 bd 29 00 00 00 00 00 02 bd 40 29 00 00 00 00 00 04 b0 00 04 bd 29 00 00 00 00 00 03 bd 00 00 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 07 68 01 01 40 02 00 50 29 00 00 00 00 00 03 51 07 ff 29 00 00 00 00 00 02 53 24 29 00 00 00 00 00 04 b0 00 b4 68 29 00 00 00 00 00 02 68 00 29 00 00 00 00 00 04 b0 00 cd 68 29 00 00 00 00 00 1f 68 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				ss,self_display = <0x50a>;
				samsung,ldi_debug6_rx_cmds_revA = [06 01 00 00 00 00 01 e9 02 00 00];
				qcom,mdss-dsi-rx-eot-ignore;
				samsung,poc_post_erase_sector_tx_cmds_revA = [29 00 00 00 00 00 02 c0 00];
				qcom,esd-check-enabled;
				samsung,copr_disable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 e1 00 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 bb 39 29 00 00 00 00 00 02 bd 01 29 00 00 00 00 00 03 b9 01 00 29 00 00 00 00 00 04 b0 03 da 67 29 00 00 00 00 00 02 67 00 29 00 00 00 00 00 04 b0 00 40 f4 29 00 00 00 00 00 02 f4 2c 29 00 00 00 00 00 04 b0 00 15 bd 29 00 00 00 00 00 02 bd 40 29 00 00 00 00 00 04 b0 00 04 bd 29 00 00 00 00 00 03 bd 00 00 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 07 68 01 01 40 02 00 50 29 00 00 00 00 00 02 53 24 29 00 00 00 00 00 04 b0 00 b4 68 29 00 00 00 00 00 02 68 00 29 00 00 00 00 00 04 b0 00 cd 68 29 00 00 00 00 00 1f 68 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,ldi_debug7_rx_cmds_revA = [06 01 00 00 00 00 01 03 01 00 00];
				samsung,manual_aor_tx_cmds_revA = [29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 05 68 00 00 00 01 29 00 00 00 00 00 04 b0 03 da 67 29 00 00 00 00 00 02 67 00 29 00 00 00 00 00 04 b0 00 0d 66 29 00 00 00 00 00 02 66 00];
				samsung,ssr_tx_cmds_revA = [00];
				qcom,dsi-ctrl-num = <0x00>;
				samsung,mcd_off_tx_cmds_revA = "W 0xF0 0x5A 0x5A\nW 0xF4 0x0E\nW 0xB0 0x01 0x42 0xCB\nW 0xCB 0x00\nW 0xB0 0x00 0x0C 0xF6\nW 0xF6 0x00\nW 0xB0 0x00 0x18 0xF6\nW 0xF6 0x99\nW 0xB0 0x00 0x1B 0xF6\nW 0xF6 0x90\nW 0xF7 0x0F\ndelay 100ms\nW 0xF0 0xA5 0xA5";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				samsung,gct_lv_tx_cmds_revA = "W\t\t0x9F 0xA5 0xA5\nW 0x01\nDELAY 120ms\nW 0xF0 0x5A 0x5A\nW 0xF1 0x5A 0x5A\nW 0xFC 0x5A 0x5A\nW 0xB0 0x00 0x2A 0xC1\nW 0xC1 0xC0\nW 0xB0 0x03 0x7E 0x68\nW 0x68 0x01 0x30\nW 0xB0 0x00 0x38 0x68\nW 0x68 0x01 0x40 0x01 0x00 0x50\nW 0x11\nDELAY 120ms\nW 0xB0 0x00 0x2A 0xC1\nW 0xC1 0x00\nW 0xF1 0xF1 0xA2\nW 0xB0 0x00 0x0D 0xFE\nW 0xFE 0x14\nW 0xB0 0x00 0x21 0xFE\nW 0xFE 0x7A\nW 0x51 0x07 0xFF\nW 0x53 0x20\nW 0x9D 0x01\nW 0x9E\n   0x11 0x00 0x00 0x89 0x30 0x80 0x07 0x14\n   0x08 0x80 0x00 0x97 0x04 0x40 0x04 0x40\n   0x02 0x00 0x03 0x21 0x00 0x20 0x13 0xC1\n   0x00 0x0F 0x00 0x0C 0x00 0xA4 0x00 0x55\n   0x18 0x00 0x10 0xD0 0x03 0x0C 0x20 0x00\n   0x06 0x0B 0x0B 0x33 0x0E 0x1C 0x2A 0x38\n   0x46 0x54 0x62 0x69 0x70 0x77 0x79 0x7B\n   0x7D 0x7E 0x01 0x02 0x01 0x00 0x09 0x40\n   0x09 0xBE 0x19 0xFC 0x19 0xFA 0x19 0xF8\n   0x1A 0x38 0x1A 0x78 0x1A 0xB6 0x2A 0xF6\n   0x2B 0x34 0x2B 0x74 0x3B 0x74 0x6B 0xF4\n   0x00\nW 0xB0 0x00 0x02 0xD7\nW 0xD7 0x04\nDELAY 50ms\nW 0xB0 0x00 0x26 0xF4\nW 0xF4 0x05\nW 0xFE 0x80\nW 0xFE 0x00\nDELAY 50ms\nW 0x2C 0x00\nW 0xBE 0x05\nDELAY 20ms\nW 0xBE 0x00\nDELAY 20ms\nW 0xBE 0x07\nDELAY 20ms\nW 0xBE 0x00\nDELAY 150ms\nR 0xAF 0x01\nDELAY 20ms\nW 0xBE 0x05\nDELAY 20ms\nW 0xBE 0x00\nDELAY 150ms\nR 0xAF 0x01\nW 0xB0 0x00 0x02 0xD7\nW 0xD7 0x00\nW 0xB0 0x00 0x26 0xF4\nW 0xF4 0x00\nW 0xFE 0x80\nW 0xFE 0x00\nW 0x9F 0x5A 0x5A\nW 0xF0 0xA5 0xA5\nW 0xF1 0xA5 0xA5\nW 0xFC 0xA5 0xA5";
				samsung,mipisel-gpio = <0x3c 0x16 0x00>;
				samsung,poc_write_addr_idx = <0x06 0x07 0x08>;
				qcom,display-type = "primary";
				samsung,acl_on_tx_cmds_revA = [29 00 00 00 00 00 04 b0 01 08 68 29 01 00 00 00 00 04 68 55 40 ff 29 00 00 00 00 00 04 b0 01 16 68 29 01 00 00 00 00 05 68 00 00 1f 00 29 01 00 00 00 00 02 55 02];
				samsung,poc_erase_delay_us = <0x61a80>;
				samsung,reg_read_pos_tx_cmds_revA = [29 00 00 00 00 00 04 b0 00 00 00];
				samsung,support_poc_driver;
				samsung,level0_key_enable_tx_cmds_revA = [29 01 00 00 00 00 03 9f a5 a5];
				samsung,disp-model = "AMF756BQ01";
				samsung,micro_short_test_off_tx_cmds_revA = "W\t0xF0 0x5A 0x5A\nW 0xB0 0x00 0x1B 0xF6\nW 0xF6 0x90\nW 0xBF 0x00 0x07\nW 0xF0 0xA5 0xA5";
				samsung,lpm-power-control-supply-max-voltage = <0x186a00>;
				samsung,lpm_1nit_tx_cmds_revB = [29 00 00 00 00 00 03 51 00 22];
				label = "Q4_S6E3XA2_AMF756BQ01";
				samsung,poc_pre_erase_sector_tx_cmds_revA = <0x29000000 0x2c0 0x2290000 0x10004 0x71030000 0x29000000 0xcc1 0x00 0x6000000 0x29 0x1000001 0x2c003 0x29000000 0xcc1 0x00 0x1000200 0x80000029 0x100000f 0x2c003>;
				samsung,poc_write_loop_cnt = <0x80>;
				samsung,elvss_rx_cmds_revA = [06 01 00 00 00 00 01 66 01 00 17];
				samsung,ldi_debug5_rx_cmds_revA = [06 01 00 00 00 00 01 0f 01 00 00];
				qcom,mdss-brightness-default-level = <0xff>;
				samsung,poc_erase_sector_addr_idx = <0x06 0x07 0x08>;
				samsung,gray_spot_test_on_tx_cmds_revA = "W\t0xF0 0x5A 0x5A\nW 0xB0 0x00 0x0C 0xF6\nW 0xF6 0x08\nW 0xB0 0x00 0x18 0xF6\nW 0xF6 0x00\nW 0xB0 0x00 0x1B 0xF6\nW 0xF6 0x00\nW 0xB0 0x00 0x17 0x66\nW 0x66 0x1F\nW 0xF7 0x0F\nDELAY 100ms\nW 0xF0 0xA5 0xA5";
				samsung,support_early_id_read;
				samsung,gct_ecc_rx_cmds_revA = "W 0xF0 0x5A 0x5A  \nW 0xB0 0x00 0x02 0xF8\nR 0xF8 0x03\nW 0xF0 0xA5 0xA5";
				samsung,hbm_candela_map_table_revA = <0x00 0x100 0x100 0x807 0x1f6 0x01 0x101 0x101 0x80e 0x1f8 0x02 0x102 0x102 0x815 0x1fa 0x03 0x103 0x103 0x81c 0x1fc 0x04 0x104 0x104 0x823 0x1fe 0x05 0x105 0x105 0x82a 0x200 0x06 0x106 0x106 0x831 0x202 0x07 0x107 0x107 0x838 0x204 0x08 0x108 0x108 0x83f 0x206 0x09 0x109 0x109 0x846 0x208 0x0a 0x10a 0x10a 0x84d 0x209 0x0b 0x10b 0x10b 0x854 0x20b 0x0c 0x10c 0x10c 0x85b 0x20d 0x0d 0x10d 0x10d 0x862 0x20f 0x0e 0x10e 0x10e 0x869 0x211 0x0f 0x10f 0x10f 0x870 0x213 0x10 0x110 0x110 0x877 0x215 0x11 0x111 0x111 0x87e 0x217 0x12 0x112 0x112 0x885 0x219 0x13 0x113 0x113 0x88d 0x21b 0x14 0x114 0x114 0x894 0x21d 0x15 0x115 0x115 0x89b 0x21f 0x16 0x116 0x116 0x8a2 0x221 0x17 0x117 0x117 0x8a9 0x223 0x18 0x118 0x118 0x8b0 0x225 0x19 0x119 0x119 0x8b7 0x227 0x1a 0x11a 0x11a 0x8be 0x229 0x1b 0x11b 0x11b 0x8c5 0x22b 0x1c 0x11c 0x11c 0x8cc 0x22d 0x1d 0x11d 0x11d 0x8d3 0x22f 0x1e 0x11e 0x11e 0x8da 0x231 0x1f 0x11f 0x11f 0x8e1 0x233 0x20 0x120 0x120 0x8e8 0x235 0x21 0x121 0x121 0x8ef 0x237 0x22 0x122 0x122 0x8f6 0x239 0x23 0x123 0x123 0x8fd 0x23b 0x24 0x124 0x124 0x904 0x23d 0x25 0x125 0x125 0x90b 0x23e 0x26 0x126 0x126 0x912 0x240 0x27 0x127 0x127 0x919 0x242 0x28 0x128 0x128 0x920 0x244 0x29 0x129 0x129 0x927 0x246 0x2a 0x12a 0x12a 0x92e 0x248 0x2b 0x12b 0x12b 0x935 0x24a 0x2c 0x12c 0x12c 0x93c 0x24c 0x2d 0x12d 0x12d 0x943 0x24e 0x2e 0x12e 0x12e 0x94a 0x250 0x2f 0x12f 0x12f 0x951 0x252 0x30 0x130 0x130 0x958 0x254 0x31 0x131 0x131 0x95f 0x256 0x32 0x132 0x132 0x966 0x258 0x33 0x133 0x133 0x96d 0x25a 0x34 0x134 0x134 0x974 0x25c 0x35 0x135 0x135 0x97b 0x25e 0x36 0x136 0x136 0x982 0x260 0x37 0x137 0x137 0x98a 0x262 0x38 0x138 0x138 0x991 0x264 0x39 0x139 0x139 0x998 0x266 0x3a 0x13a 0x13a 0x99f 0x268 0x3b 0x13b 0x13b 0x9a6 0x26a 0x3c 0x13c 0x13c 0x9ad 0x26c 0x3d 0x13d 0x13d 0x9b4 0x26e 0x3e 0x13e 0x13e 0x9bb 0x270 0x3f 0x13f 0x13f 0x9c2 0x272 0x40 0x140 0x140 0x9c9 0x274 0x41 0x141 0x141 0x9d0 0x275 0x42 0x142 0x142 0x9d7 0x277 0x43 0x143 0x143 0x9de 0x279 0x44 0x144 0x144 0x9e5 0x27b 0x45 0x145 0x145 0x9ec 0x27d 0x46 0x146 0x146 0x9f3 0x27f 0x47 0x147 0x147 0x9fa 0x281 0x48 0x148 0x148 0xa01 0x283 0x49 0x149 0x149 0xa08 0x285 0x4a 0x14a 0x14a 0xa0f 0x287 0x4b 0x14b 0x14b 0xa16 0x289 0x4c 0x14c 0x14c 0xa1d 0x28b 0x4d 0x14d 0x14d 0xa24 0x28d 0x4e 0x14e 0x14e 0xa2b 0x28f 0x4f 0x14f 0x14f 0xa32 0x291 0x50 0x150 0x150 0xa39 0x293 0x51 0x151 0x151 0xa40 0x295 0x52 0x152 0x152 0xa47 0x297 0x53 0x153 0x153 0xa4e 0x299 0x54 0x154 0x154 0xa55 0x29b 0x55 0x155 0x155 0xa5c 0x29d 0x56 0x156 0x156 0xa63 0x29e 0x57 0x157 0x157 0xa6a 0x2a0 0x58 0x158 0x158 0xa71 0x2a2 0x59 0x159 0x159 0xa78 0x2a4 0x5a 0x15a 0x15a 0xa7f 0x2a6 0x5b 0x15b 0x15b 0xa87 0x2a9 0x5c 0x15c 0x15c 0xa8e 0x2aa 0x5d 0x15d 0x15d 0xa95 0x2ac 0x5e 0x15e 0x15e 0xa9c 0x2ae 0x5f 0x15f 0x15f 0xaa3 0x2b0 0x60 0x160 0x160 0xaaa 0x2b2 0x61 0x161 0x161 0xab1 0x2b4 0x62 0x162 0x162 0xab8 0x2b6 0x63 0x163 0x163 0xabf 0x2b8 0x64 0x164 0x164 0xac6 0x2ba 0x65 0x165 0x165 0xacd 0x2bc 0x66 0x166 0x166 0xad4 0x2be 0x67 0x167 0x167 0xadb 0x2c0 0x68 0x168 0x168 0xae2 0x2c2 0x69 0x169 0x169 0xae9 0x2c4 0x6a 0x16a 0x16a 0xaf0 0x2c6 0x6b 0x16b 0x16b 0xaf7 0x2c8 0x6c 0x16c 0x16c 0xafe 0x2ca 0x6d 0x16d 0x16d 0xb05 0x2cc 0x6e 0x16e 0x16e 0xb0c 0x2ce 0x6f 0x16f 0x16f 0xb13 0x2d0 0x70 0x170 0x170 0xb1a 0x2d2 0x71 0x171 0x171 0xb21 0x2d3 0x72 0x172 0x172 0xb28 0x2d5 0x73 0x173 0x173 0xb2f 0x2d7 0x74 0x174 0x174 0xb36 0x2d9 0x75 0x175 0x175 0xb3d 0x2db 0x76 0x176 0x176 0xb44 0x2dd 0x77 0x177 0x177 0xb4b 0x2df 0x78 0x178 0x178 0xb52 0x2e1 0x79 0x179 0x179 0xb59 0x2e3 0x7a 0x17a 0x17a 0xb60 0x2e5 0x7b 0x17b 0x17b 0xb67 0x2e7 0x7c 0x17c 0x17c 0xb6e 0x2e9 0x7d 0x17d 0x17d 0xb75 0x2eb 0x7e 0x17e 0x17e 0xb7c 0x2ed 0x7f 0x17f 0x17f 0xb83 0x2ef 0x80 0x180 0x180 0xb8b 0x2f1 0x81 0x181 0x181 0xb92 0x2f3 0x82 0x182 0x182 0xb99 0x2f5 0x83 0x183 0x183 0xba0 0x2f7 0x84 0x184 0x184 0xba7 0x2f9 0x85 0x185 0x185 0xbae 0x2fb 0x86 0x186 0x186 0xbb5 0x2fd 0x87 0x187 0x187 0xbbc 0x2ff 0x88 0x188 0x188 0xbc3 0x301 0x89 0x189 0x189 0xbca 0x303 0x8a 0x18a 0x18a 0xbd1 0x305 0x8b 0x18b 0x18b 0xbd8 0x307 0x8c 0x18c 0x18c 0xbdf 0x309 0x8d 0x18d 0x18d 0xbe6 0x30a 0x8e 0x18e 0x18e 0xbed 0x30c 0x8f 0x18f 0x18f 0xbf4 0x30e 0x90 0x190 0x190 0xbfb 0x310 0x91 0x191 0x191 0xc02 0x312 0x92 0x192 0x192 0xc09 0x314 0x93 0x193 0x193 0xc10 0x316 0x94 0x194 0x194 0xc17 0x318 0x95 0x195 0x195 0xc1e 0x31a 0x96 0x196 0x196 0xc25 0x31c 0x97 0x197 0x197 0xc2c 0x31e 0x98 0x198 0x198 0xc33 0x320 0x99 0x199 0x199 0xc3a 0x322 0x9a 0x19a 0x19a 0xc41 0x324 0x9b 0x19b 0x19b 0xc48 0x326 0x9c 0x19c 0x19c 0xc4f 0x328 0x9d 0x19d 0x19d 0xc56 0x32a 0x9e 0x19e 0x19e 0xc5d 0x32c 0x9f 0x19f 0x19f 0xc64 0x32e 0xa0 0x1a0 0x1a0 0xc6b 0x330 0xa1 0x1a1 0x1a1 0xc72 0x332 0xa2 0x1a2 0x1a2 0xc79 0x333 0xa3 0x1a3 0x1a3 0xc80 0x335 0xa4 0x1a4 0x1a4 0xc88 0x338 0xa5 0x1a5 0x1a5 0xc8f 0x33a 0xa6 0x1a6 0x1a6 0xc96 0x33c 0xa7 0x1a7 0x1a7 0xc9d 0x33e 0xa8 0x1a8 0x1a8 0xca4 0x33f 0xa9 0x1a9 0x1a9 0xcab 0x341 0xaa 0x1aa 0x1aa 0xcb2 0x343 0xab 0x1ab 0x1ab 0xcb9 0x345 0xac 0x1ac 0x1ac 0xcc0 0x347 0xad 0x1ad 0x1ad 0xcc7 0x349 0xae 0x1ae 0x1ae 0xcce 0x34b 0xaf 0x1af 0x1af 0xcd5 0x34d 0xb0 0x1b0 0x1b0 0xcdc 0x34f 0xb1 0x1b1 0x1b1 0xce3 0x351 0xb2 0x1b2 0x1b2 0xcea 0x353 0xb3 0x1b3 0x1b3 0xcf1 0x355 0xb4 0x1b4 0x1b4 0xcf8 0x357 0xb5 0x1b5 0x1b5 0xcff 0x359 0xb6 0x1b6 0x1b6 0xd06 0x35b 0xb7 0x1b7 0x1b7 0xd0d 0x35d 0xb8 0x1b8 0x1b8 0xd14 0x35f 0xb9 0x1b9 0x1b9 0xd1b 0x361 0xba 0x1ba 0x1ba 0xd22 0x363 0xbb 0x1bb 0x1bb 0xd29 0x365 0xbc 0x1bc 0x1bc 0xd30 0x367 0xbd 0x1bd 0x1bd 0xd37 0x368 0xbe 0x1be 0x1be 0xd3e 0x36a 0xbf 0x1bf 0x1bf 0xd45 0x36c 0xc0 0x1c0 0x1c0 0xd4c 0x36e 0xc1 0x1c1 0x1c1 0xd53 0x370 0xc2 0x1c2 0x1c2 0xd5a 0x372 0xc3 0x1c3 0x1c3 0xd61 0x374 0xc4 0x1c4 0x1c4 0xd68 0x376 0xc5 0x1c5 0x1c5 0xd6f 0x378 0xc6 0x1c6 0x1c6 0xd76 0x37a 0xc7 0x1c7 0x1c7 0xd7d 0x37c 0xc8 0x1c8 0x1c8 0xd84 0x37e 0xc9 0x1c9 0x1c9 0xd8c 0x380 0xca 0x1ca 0x1ca 0xd93 0x382 0xcb 0x1cb 0x1cb 0xd9a 0x384 0xcc 0x1cc 0x1cc 0xda1 0x386 0xcd 0x1cd 0x1cd 0xda8 0x388 0xce 0x1ce 0x1ce 0xdaf 0x38a 0xcf 0x1cf 0x1cf 0xdb6 0x38c 0xd0 0x1d0 0x1d0 0xdbd 0x38e 0xd1 0x1d1 0x1d1 0xdc4 0x390 0xd2 0x1d2 0x1d2 0xdcb 0x392 0xd3 0x1d3 0x1d3 0xdd2 0x394 0xd4 0x1d4 0x1d4 0xdd9 0x396 0xd5 0x1d5 0x1d5 0xde0 0x398 0xd6 0x1d6 0x1d6 0xde7 0x39a 0xd7 0x1d7 0x1d7 0xdee 0x39c 0xd8 0x1d8 0x1d8 0xdf5 0x39e 0xd9 0x1d9 0x1d9 0xdfc 0x39f 0xda 0x1da 0x1da 0xe03 0x3a1 0xdb 0x1db 0x1db 0xe0a 0x3a3 0xdc 0x1dc 0x1dc 0xe11 0x3a5 0xdd 0x1dd 0x1dd 0xe18 0x3a7 0xde 0x1de 0x1de 0xe1f 0x3a9 0xdf 0x1df 0x1df 0xe26 0x3ab 0xe0 0x1e0 0x1e0 0xe2d 0x3ad 0xe1 0x1e1 0x1e1 0xe34 0x3af 0xe2 0x1e2 0x1e2 0xe3b 0x3b1 0xe3 0x1e3 0x1e3 0xe42 0x3b3 0xe4 0x1e4 0x1e4 0xe49 0x3b5 0xe5 0x1e5 0x1e5 0xe50 0x3b7 0xe6 0x1e6 0x1e6 0xe57 0x3b9 0xe7 0x1e7 0x1e7 0xe5e 0x3bb 0xe8 0x1e8 0x1e8 0xe65 0x3bd 0xe9 0x1e9 0x1e9 0xe6c 0x3bf 0xea 0x1ea 0x1ea 0xe73 0x3c1 0xeb 0x1eb 0x1eb 0xe7a 0x3c3 0xec 0x1ec 0x1ec 0xe81 0x3c5 0xed 0x1ed 0x1ed 0xe89 0x3c7 0xee 0x1ee 0x1ee 0xe90 0x3c9 0xef 0x1ef 0x1ef 0xe97 0x3cb 0xf0 0x1f0 0x1f0 0xe9e 0x3cd 0xf1 0x1f1 0x1f1 0xea5 0x3cf 0xf2 0x1f2 0x1f2 0xeac 0x3d1 0xf3 0x1f3 0x1f3 0xeb3 0x3d3 0xf4 0x1f4 0x1f4 0xeba 0x3d4 0xf5 0x1f5 0x1f5 0xec1 0x3d6 0xf6 0x1f6 0x1f6 0xec8 0x3d8 0xf7 0x1f7 0x1f7 0xecf 0x3da 0xf8 0x1f8 0x1f8 0xed6 0x3dc 0xf9 0x1f9 0x1f9 0xedd 0x3de 0xfa 0x1fa 0x1fa 0xee4 0x3e0 0xfb 0x1fb 0x1fb 0xeeb 0x3e2 0xfc 0x1fc 0x1fc 0xef2 0x3e4 0xfd 0x1fd 0x1fd 0xef9 0x3e6 0xfe 0x1fe 0x1fe 0xf00 0x3e8>;
				samsung,ffc_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 04 b0 00 1e c5 29 00 00 00 00 00 07 c5 11 10 50 05 4d 7c 29 00 00 00 00 00 03 fc a5 a5 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_2nit_tx_cmds_revB = [29 00 00 00 00 00 03 51 00 44];
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				samsung,gct_pass_val = <0x72 0x0a>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-panel-hdr-enabled;
				samsung,manufacture_id0_rx_cmds_revA = [06 01 00 00 00 00 01 da 01 00 00];
				qcom,mdss-dsi-panel-average-brightness = <0x124f80>;
				samsung,panel-vendor = "SDC";
				samsung,copr_enable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 4c e1 03 1f 00 00 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 00 23 02 41 00 43 02 61 00 00 00 00 08 7f 07 13 00 13 02 31 00 53 02 71 00 03 02 21 00 63 02 81 00 00 00 00 08 7f 07 13 29 01 00 00 00 00 03 f0 a5 a5];
				qcom,mdss-pan-physical-width-dimension = <0x93>;
				samsung,use_flash_done_recovery;
				qcom,mdss-dsi-lane-1-state;
				samsung,micro_short_test_on_tx_cmds_revA = "W\t0xF0 0x5A 0x5A\nW 0xB0 0x00 0x1B 0xF6\nW 0xF6 0x87\nW 0xBF 0x33 0x25\nW 0xF0 0xA5 0xA5";
				samsung,octa_id_rx_cmds_revA = [06 01 00 00 00 00 01 d8 14 00 0e];
				samsung,support_factory_panel_swap;
				samsung,poc_start_addr = <0xc0000>;
				qcom,mdss-dsi-bl-max-level = <0x1fe>;
				samsung,mtp_read_sysfs_rx_cmds_revA = [06 01 00 00 00 00 01 00 00 00 00];
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				samsung,support_gct;
				samsung,support_dynamic_mipi_clk;
				samsung,brightdot_off_tx_cmds_revA = "W\t0xF0 0x5A 0x5A\nW 0x51 0x07 0xFF\nW 0xB0 0x00 0x37 0x68\nW 0x68 0x01 0x01 0x40 0x01 0x00 0x50\nW 0xF7 0x0F\nW 0xF0 0xA5 0xA5";
				samsung,ub-con-det = <0x4d0 0x04 0x00>;
				samsung,support_ss_cmd;
				samsung,display_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 02 29 00 29 01 00 00 00 00 03 9f 5a 5a 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_60nit_tx_cmds_revB = [29 00 00 00 00 00 03 51 07 ff];
				qcom,platform-te-gpio = <0x3c 0x56 0x00>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x3d13 0x4042 0x84d0 0x3e80 0x33c2 0x86c4 0x1d4c 0xbb8>;
				samsung,pointing_gpara;
				samsung,on_pre_cmds_revA = [29 00 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 03 f1 5a 5a 29 00 00 00 00 00 04 b0 00 2a c1 29 00 00 00 00 00 02 c1 c0 29 00 00 00 00 00 04 b0 03 7e 68 29 00 00 00 00 00 03 68 01 40 29 00 00 00 00 00 04 b0 00 38 68 29 00 00 00 00 00 06 68 01 40 01 00 50 05 01 00 00 78 00 01 11 29 00 00 00 00 00 04 b0 00 2a c1 29 00 00 00 00 00 02 c1 00 29 00 00 00 00 00 03 f1 f1 a2 07 01 00 00 00 00 01 01 0a 01 00 00 00 00 59 11 00 00 89 30 80 07 14 08 80 00 97 04 40 04 40 02 00 03 21 00 20 13 c1 00 0f 00 0c 00 a4 00 55 18 00 10 d0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 6b f4 00 29 00 00 00 00 00 04 2c 00 00 00 29 00 00 00 00 00 02 35 00 29 00 00 00 00 00 04 b0 00 2d f4 29 00 00 00 00 00 02 f4 18 29 00 00 00 00 00 04 b0 00 01 ed 29 00 00 00 00 00 03 ed 40 20 29 00 00 00 00 00 04 b0 00 1e c5 29 00 00 00 00 00 07 c5 11 10 50 05 4d 7c 29 00 00 00 00 00 02 b9 00 29 00 00 00 00 00 04 b0 00 0e b9 29 00 00 00 00 00 03 b9 b1 21 29 00 00 00 00 00 04 b0 00 19 b9 29 00 00 00 00 00 05 b9 08 cc cc cc 29 00 00 00 00 00 15 b9 01 00 06 fe 07 09 00 00 00 00 32 00 01 00 b1 21 00 00 80 02 29 00 00 00 00 00 04 b0 00 0e 66 29 00 00 00 00 00 02 66 01 29 00 00 00 00 00 04 b0 00 d6 63 29 00 00 00 00 00 02 63 02 29 00 00 00 00 00 04 b0 00 ff 63 29 00 00 00 00 00 02 63 81 29 00 00 00 00 00 04 b0 00 0d 66 29 00 00 00 00 00 02 66 60 29 00 00 00 00 00 02 53 28 29 00 00 00 00 00 03 51 00 55 29 00 00 00 00 00 03 f1 a5 a5 29 00 00 00 00 00 03 fc a5 a5 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 9f 5a 5a];
				samsung,delayed-display-on = <0x01>;
				samsung,support_gamma_mode2;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				samsung,esd-irq-trigger1 = "falling";
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-pan-physical-height-dimension = <0x7a>;
				samsung,lpm_1nit_tx_cmds_revA = [29 00 00 00 00 00 07 68 01 07 bb 02 00 50];
				samsung,vrr_gm2_gamma_comp_tx_cmds_revA = [29 01 00 00 00 00 01 00 29 00 00 00 00 00 04 b0 03 db 67 29 00 00 00 00 00 26 67 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 00 00 00 00 00 12 68 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00];
				samsung,hbm_candela_map_table_revC = <0x00 0x100 0x100 0x808 0x1f6 0x01 0x101 0x101 0x810 0x1f8 0x02 0x102 0x102 0x817 0x1fa 0x03 0x103 0x103 0x81f 0x1fc 0x04 0x104 0x104 0x827 0x1fe 0x05 0x105 0x105 0x82f 0x200 0x06 0x106 0x106 0x836 0x202 0x07 0x107 0x107 0x83e 0x204 0x08 0x108 0x108 0x846 0x206 0x09 0x109 0x109 0x84e 0x208 0x0a 0x10a 0x10a 0x855 0x209 0x0b 0x10b 0x10b 0x85d 0x20b 0x0c 0x10c 0x10c 0x865 0x20d 0x0d 0x10d 0x10d 0x86d 0x20f 0x0e 0x10e 0x10e 0x874 0x211 0x0f 0x10f 0x10f 0x87c 0x213 0x10 0x110 0x110 0x884 0x215 0x11 0x111 0x111 0x88c 0x217 0x12 0x112 0x112 0x893 0x219 0x13 0x113 0x113 0x89c 0x21b 0x14 0x114 0x114 0x8a4 0x21d 0x15 0x115 0x115 0x8ac 0x21f 0x16 0x116 0x116 0x8b3 0x221 0x17 0x117 0x117 0x8bb 0x223 0x18 0x118 0x118 0x8c3 0x225 0x19 0x119 0x119 0x8cb 0x227 0x1a 0x11a 0x11a 0x8d2 0x229 0x1b 0x11b 0x11b 0x8da 0x22b 0x1c 0x11c 0x11c 0x8e2 0x22d 0x1d 0x11d 0x11d 0x8ea 0x22f 0x1e 0x11e 0x11e 0x8f1 0x231 0x1f 0x11f 0x11f 0x8f9 0x233 0x20 0x120 0x120 0x901 0x235 0x21 0x121 0x121 0x909 0x237 0x22 0x122 0x122 0x910 0x239 0x23 0x123 0x123 0x918 0x23b 0x24 0x124 0x124 0x920 0x23d 0x25 0x125 0x125 0x928 0x23e 0x26 0x126 0x126 0x92f 0x240 0x27 0x127 0x127 0x937 0x242 0x28 0x128 0x128 0x93f 0x244 0x29 0x129 0x129 0x947 0x246 0x2a 0x12a 0x12a 0x94e 0x248 0x2b 0x12b 0x12b 0x956 0x24a 0x2c 0x12c 0x12c 0x95e 0x24c 0x2d 0x12d 0x12d 0x966 0x24e 0x2e 0x12e 0x12e 0x96d 0x250 0x2f 0x12f 0x12f 0x975 0x252 0x30 0x130 0x130 0x97d 0x254 0x31 0x131 0x131 0x985 0x256 0x32 0x132 0x132 0x98c 0x258 0x33 0x133 0x133 0x994 0x25a 0x34 0x134 0x134 0x99c 0x25c 0x35 0x135 0x135 0x9a4 0x25e 0x36 0x136 0x136 0x9ab 0x260 0x37 0x137 0x137 0x9b4 0x262 0x38 0x138 0x138 0x9bc 0x264 0x39 0x139 0x139 0x9c4 0x266 0x3a 0x13a 0x13a 0x9cb 0x268 0x3b 0x13b 0x13b 0x9d3 0x26a 0x3c 0x13c 0x13c 0x9db 0x26c 0x3d 0x13d 0x13d 0x9e3 0x26e 0x3e 0x13e 0x13e 0x9ea 0x270 0x3f 0x13f 0x13f 0x9f2 0x272 0x40 0x140 0x140 0x9fa 0x274 0x41 0x141 0x141 0xa02 0x275 0x42 0x142 0x142 0xa09 0x277 0x43 0x143 0x143 0xa11 0x279 0x44 0x144 0x144 0xa19 0x27b 0x45 0x145 0x145 0xa21 0x27d 0x46 0x146 0x146 0xa28 0x27f 0x47 0x147 0x147 0xa30 0x281 0x48 0x148 0x148 0xa38 0x283 0x49 0x149 0x149 0xa40 0x285 0x4a 0x14a 0x14a 0xa47 0x287 0x4b 0x14b 0x14b 0xa4f 0x289 0x4c 0x14c 0x14c 0xa57 0x28b 0x4d 0x14d 0x14d 0xa5f 0x28d 0x4e 0x14e 0x14e 0xa66 0x28f 0x4f 0x14f 0x14f 0xa6e 0x291 0x50 0x150 0x150 0xa76 0x293 0x51 0x151 0x151 0xa7e 0x295 0x52 0x152 0x152 0xa86 0x297 0x53 0x153 0x153 0xa8d 0x299 0x54 0x154 0x154 0xa95 0x29b 0x55 0x155 0x155 0xa9d 0x29d 0x56 0x156 0x156 0xaa5 0x29e 0x57 0x157 0x157 0xaac 0x2a0 0x58 0x158 0x158 0xab4 0x2a2 0x59 0x159 0x159 0xabc 0x2a4 0x5a 0x15a 0x15a 0xac4 0x2a6 0x5b 0x15b 0x15b 0xacc 0x2a9 0x5c 0x15c 0x15c 0xad4 0x2aa 0x5d 0x15d 0x15d 0xadc 0x2ac 0x5e 0x15e 0x15e 0xae4 0x2ae 0x5f 0x15f 0x15f 0xaeb 0x2b0 0x60 0x160 0x160 0xaf3 0x2b2 0x61 0x161 0x161 0xafb 0x2b4 0x62 0x162 0x162 0xb03 0x2b6 0x63 0x163 0x163 0xb0a 0x2b8 0x64 0x164 0x164 0xb12 0x2ba 0x65 0x165 0x165 0xb1a 0x2bc 0x66 0x166 0x166 0xb22 0x2be 0x67 0x167 0x167 0xb29 0x2c0 0x68 0x168 0x168 0xb31 0x2c2 0x69 0x169 0x169 0xb39 0x2c4 0x6a 0x16a 0x16a 0xb41 0x2c6 0x6b 0x16b 0x16b 0xb48 0x2c8 0x6c 0x16c 0x16c 0xb50 0x2ca 0x6d 0x16d 0x16d 0xb58 0x2cc 0x6e 0x16e 0x16e 0xb60 0x2ce 0x6f 0x16f 0x16f 0xb67 0x2d0 0x70 0x170 0x170 0xb6f 0x2d2 0x71 0x171 0x171 0xb77 0x2d3 0x72 0x172 0x172 0xb7f 0x2d5 0x73 0x173 0x173 0xb86 0x2d7 0x74 0x174 0x174 0xb8e 0x2d9 0x75 0x175 0x175 0xb96 0x2db 0x76 0x176 0x176 0xb9e 0x2dd 0x77 0x177 0x177 0xba5 0x2df 0x78 0x178 0x178 0xbad 0x2e1 0x79 0x179 0x179 0xbb5 0x2e3 0x7a 0x17a 0x17a 0xbbd 0x2e5 0x7b 0x17b 0x17b 0xbc4 0x2e7 0x7c 0x17c 0x17c 0xbcc 0x2e9 0x7d 0x17d 0x17d 0xbd4 0x2eb 0x7e 0x17e 0x17e 0xbdc 0x2ed 0x7f 0x17f 0x17f 0xbe3 0x2ef 0x80 0x180 0x180 0xbec 0x2f1 0x81 0x181 0x181 0xbf4 0x2f3 0x82 0x182 0x182 0xbfc 0x2f5 0x83 0x183 0x183 0xc03 0x2f7 0x84 0x184 0x184 0xc0b 0x2f9 0x85 0x185 0x185 0xc13 0x2fb 0x86 0x186 0x186 0xc1b 0x2fd 0x87 0x187 0x187 0xc22 0x2ff 0x88 0x188 0x188 0xc2a 0x301 0x89 0x189 0x189 0xc32 0x303 0x8a 0x18a 0x18a 0xc3a 0x305 0x8b 0x18b 0x18b 0xc41 0x307 0x8c 0x18c 0x18c 0xc49 0x309 0x8d 0x18d 0x18d 0xc51 0x30a 0x8e 0x18e 0x18e 0xc59 0x30c 0x8f 0x18f 0x18f 0xc60 0x30e 0x90 0x190 0x190 0xc68 0x310 0x91 0x191 0x191 0xc70 0x312 0x92 0x192 0x192 0xc78 0x314 0x93 0x193 0x193 0xc7f 0x316 0x94 0x194 0x194 0xc87 0x318 0x95 0x195 0x195 0xc8f 0x31a 0x96 0x196 0x196 0xc97 0x31c 0x97 0x197 0x197 0xc9e 0x31e 0x98 0x198 0x198 0xca6 0x320 0x99 0x199 0x199 0xcae 0x322 0x9a 0x19a 0x19a 0xcb6 0x324 0x9b 0x19b 0x19b 0xcbd 0x326 0x9c 0x19c 0x19c 0xcc5 0x328 0x9d 0x19d 0x19d 0xccd 0x32a 0x9e 0x19e 0x19e 0xcd5 0x32c 0x9f 0x19f 0x19f 0xcdc 0x32e 0xa0 0x1a0 0x1a0 0xce4 0x330 0xa1 0x1a1 0x1a1 0xcec 0x332 0xa2 0x1a2 0x1a2 0xcf4 0x333 0xa3 0x1a3 0x1a3 0xcfb 0x335 0xa4 0x1a4 0x1a4 0xd04 0x338 0xa5 0x1a5 0x1a5 0xd0c 0x33a 0xa6 0x1a6 0x1a6 0xd14 0x33c 0xa7 0x1a7 0x1a7 0xd1b 0x33e 0xa8 0x1a8 0x1a8 0xd23 0x33f 0xa9 0x1a9 0x1a9 0xd2b 0x341 0xaa 0x1aa 0x1aa 0xd33 0x343 0xab 0x1ab 0x1ab 0xd3a 0x345 0xac 0x1ac 0x1ac 0xd42 0x347 0xad 0x1ad 0x1ad 0xd4a 0x349 0xae 0x1ae 0x1ae 0xd52 0x34b 0xaf 0x1af 0x1af 0xd5a 0x34d 0xb0 0x1b0 0x1b0 0xd61 0x34f 0xb1 0x1b1 0x1b1 0xd69 0x351 0xb2 0x1b2 0x1b2 0xd71 0x353 0xb3 0x1b3 0x1b3 0xd79 0x355 0xb4 0x1b4 0x1b4 0xd80 0x357 0xb5 0x1b5 0x1b5 0xd88 0x359 0xb6 0x1b6 0x1b6 0xd90 0x35b 0xb7 0x1b7 0x1b7 0xd98 0x35d 0xb8 0x1b8 0x1b8 0xd9f 0x35f 0xb9 0x1b9 0x1b9 0xda7 0x361 0xba 0x1ba 0x1ba 0xdaf 0x363 0xbb 0x1bb 0x1bb 0xdb7 0x365 0xbc 0x1bc 0x1bc 0xdbe 0x367 0xbd 0x1bd 0x1bd 0xdc6 0x368 0xbe 0x1be 0x1be 0xdce 0x36a 0xbf 0x1bf 0x1bf 0xdd6 0x36c 0xc0 0x1c0 0x1c0 0xddd 0x36e 0xc1 0x1c1 0x1c1 0xde5 0x370 0xc2 0x1c2 0x1c2 0xded 0x372 0xc3 0x1c3 0x1c3 0xdf5 0x374 0xc4 0x1c4 0x1c4 0xdfc 0x376 0xc5 0x1c5 0x1c5 0xe04 0x378 0xc6 0x1c6 0x1c6 0xe0c 0x37a 0xc7 0x1c7 0x1c7 0xe14 0x37c 0xc8 0x1c8 0x1c8 0xe1b 0x37e 0xc9 0x1c9 0x1c9 0xe24 0x380 0xca 0x1ca 0x1ca 0xe2c 0x382 0xcb 0x1cb 0x1cb 0xe34 0x384 0xcc 0x1cc 0x1cc 0xe3b 0x386 0xcd 0x1cd 0x1cd 0xe43 0x388 0xce 0x1ce 0x1ce 0xe4b 0x38a 0xcf 0x1cf 0x1cf 0xe53 0x38c 0xd0 0x1d0 0x1d0 0xe5a 0x38e 0xd1 0x1d1 0x1d1 0xe62 0x390 0xd2 0x1d2 0x1d2 0xe6a 0x392 0xd3 0x1d3 0x1d3 0xe72 0x394 0xd4 0x1d4 0x1d4 0xe79 0x396 0xd5 0x1d5 0x1d5 0xe81 0x398 0xd6 0x1d6 0x1d6 0xe89 0x39a 0xd7 0x1d7 0x1d7 0xe91 0x39c 0xd8 0x1d8 0x1d8 0xe98 0x39e 0xd9 0x1d9 0x1d9 0xea0 0x39f 0xda 0x1da 0x1da 0xea8 0x3a1 0xdb 0x1db 0x1db 0xeb0 0x3a3 0xdc 0x1dc 0x1dc 0xeb7 0x3a5 0xdd 0x1dd 0x1dd 0xebf 0x3a7 0xde 0x1de 0x1de 0xec7 0x3a9 0xdf 0x1df 0x1df 0xecf 0x3ab 0xe0 0x1e0 0x1e0 0xed6 0x3ad 0xe1 0x1e1 0x1e1 0xede 0x3af 0xe2 0x1e2 0x1e2 0xee6 0x3b1 0xe3 0x1e3 0x1e3 0xeee 0x3b3 0xe4 0x1e4 0x1e4 0xef5 0x3b5 0xe5 0x1e5 0x1e5 0xefd 0x3b7 0xe6 0x1e6 0x1e6 0xf05 0x3b9 0xe7 0x1e7 0x1e7 0xf0d 0x3bb 0xe8 0x1e8 0x1e8 0xf14 0x3bd 0xe9 0x1e9 0x1e9 0xf1c 0x3bf 0xea 0x1ea 0x1ea 0xf24 0x3c1 0xeb 0x1eb 0x1eb 0xf2c 0x3c3 0xec 0x1ec 0x1ec 0xf33 0x3c5 0xed 0x1ed 0x1ed 0xf3c 0x3c7 0xee 0x1ee 0x1ee 0xf44 0x3c9 0xef 0x1ef 0x1ef 0xf4c 0x3cb 0xf0 0x1f0 0x1f0 0xf53 0x3cd 0xf1 0x1f1 0x1f1 0xf5b 0x3cf 0xf2 0x1f2 0x1f2 0xf63 0x3d1 0xf3 0x1f3 0x1f3 0xf6b 0x3d3 0xf4 0x1f4 0x1f4 0xf72 0x3d4 0xf5 0x1f5 0x1f5 0xf7a 0x3d6 0xf6 0x1f6 0x1f6 0xf82 0x3d8 0xf7 0x1f7 0x1f7 0xf8a 0x3da 0xf8 0x1f8 0x1f8 0xf91 0x3dc 0xf9 0x1f9 0x1f9 0xf99 0x3de 0xfa 0x1fa 0x1fa 0xfa1 0x3e0 0xfb 0x1fb 0x1fb 0xfa9 0x3e2 0xfc 0x1fc 0x1fc 0xfb0 0x3e4 0xfd 0x1fd 0x1fd 0xfb8 0x3e6 0xfe 0x1fe 0x1fe 0xfc0 0x3e8>;
				qcom,mdss-dsi-bpp = <0x18>;
				samsung,ddi_use_flash;
				samsung,level2_key_enable_tx_cmds_revA = [29 01 00 00 00 00 03 fc 5a 5a];
				samsung,dyn_mipi_clk_ffc_cmds_revA = <0x29000000 0x7c5 0x11105005 0x4d7c2900 0x00 0x7c51110 0x50054d25 0x29000000 0x7c5 0x11105005 0x4d7c2900 0x00 0x7c51110 0x50054f78>;
				samsung,flash_gamma_tx_cmds_revA = <0x29000000 0xcc1 0x00 0x6b000000 0xc0003629 0x0a 0x2c003>;
				samsung,poc_post_read_tx_cmds_revA = [29 00 00 00 00 00 02 c0 00];
				samsung,poc_pre_read_tx_cmds_revA = <0x29000000 0x2c0 0x2290000 0x10004 0x71030000 0x29000000 0xcc1 0x00 0x6000000 0x29 0x1000001 0x2c003 0x29000000 0xcc1 0x00 0x1000200 0x80000029 0x100000a 0x2c003>;
				qcom,ulps-enabled;
				samsung,umc_ip_off_timing_revA = <0x29000000 0x3f0 0x5a5a2900 0x00 0x39fa5a5 0x29000000 0x4b0 0x4e6229 0x00 0x26202 0x29000000 0x39f 0x5a5a2901 0x00 0x3f0a5a5>;
				samsung,alpm_rx_cmds_revA = [06 01 00 00 00 00 01 bb 01 00 08];
				samsung,lpm_brightnes_tx_cmds_revB = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 04 bd 29 00 00 00 00 00 03 bd 00 00 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 07 68 01 01 40 02 00 50 29 00 00 00 00 00 03 51 07 ff 29 00 00 00 00 00 04 b0 00 cd 68 29 00 00 00 00 00 1f 68 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,ldi_debug4_rx_cmds_revA = [06 01 00 00 00 00 01 05 01 00 00];
				samsung,ccd_test_on_tx_cmds_revA = "W\t0xF0 0x5A 0x5A\nW 0xCC 0x01\nR 0xCD 0x01\nDELAY 1ms\nW 0xCC 0x00\nW 0xF0 0xA5 0xA5";
				samsung,lpm-power-control-supply-name = "panel_vddr";
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				samsung,lpm-power-control;
				samsung,esc-clk-128M;
				samsung,display_off_tx_cmds_revA = [05 01 00 00 00 00 02 28 00];
				samsung,support_lp_rx_err_recovery;
				samsung,poc_write_loop_data_add_tx_cmds_revA = <0x29000000 0xcc1 0x00 0x6000000 0x29 0x02 0x2c003 0x29000000 0xcc1 0x00 0x32000000 0xc0800029 0x00 0x2c003>;
				samsung,ccd_test_off_tx_cmds_revA = "W\t0xF0 0x5A 0x5A\nW 0xCC 0x00\nW 0xF0 0xA5 0xA5";
				samsung,gct_hv_tx_cmds_revA = "W\t\t0x9F 0xA5 0xA5\nW 0x01\nDELAY 120ms\nW 0xF0 0x5A 0x5A\nW 0xF1 0x5A 0x5A\nW 0xFC 0x5A 0x5A\nW 0xB0 0x00 0x2A 0xC1\nW 0xC1 0xC0\nW 0xB0 0x03 0x7E 0x68\nW 0x68 0x01 0x30\nW 0xB0 0x00 0x38 0x68\nW 0x68 0x01 0x40 0x01 0x00 0x50\nW 0x11\nDELAY 120ms\nW 0xB0 0x00 0x2A 0xC1\nW 0xC1 0x00\nW 0xF1 0xF1 0xA2\nW 0xB0 0x00 0x0D 0xFE\nW 0xFE 0x14\nW 0xB0 0x00 0x21 0xFE\nW 0xFE 0x7A\nW 0x51 0x07 0xFF\nW 0x53 0x20\nW 0x9D 0x01\nW 0x9E\n   0x11 0x00 0x00 0x89 0x30 0x80 0x07 0x14\n   0x08 0x80 0x00 0x97 0x04 0x40 0x04 0x40\n   0x02 0x00 0x03 0x21 0x00 0x20 0x13 0xC1\n   0x00 0x0F 0x00 0x0C 0x00 0xA4 0x00 0x55\n   0x18 0x00 0x10 0xD0 0x03 0x0C 0x20 0x00\n   0x06 0x0B 0x0B 0x33 0x0E 0x1C 0x2A 0x38\n   0x46 0x54 0x62 0x69 0x70 0x77 0x79 0x7B\n   0x7D 0x7E 0x01 0x02 0x01 0x00 0x09 0x40\n   0x09 0xBE 0x19 0xFC 0x19 0xFA 0x19 0xF8\n   0x1A 0x38 0x1A 0x78 0x1A 0xB6 0x2A 0xF6\n   0x2B 0x34 0x2B 0x74 0x3B 0x74 0x6B 0xF4\n   0x00\nW 0xB0 0x00 0x02 0xD7\nW 0xD7 0x08\nDELAY 50ms\nW 0xB0 0x00 0x26 0xF4\nW 0xF4 0x25\nW 0xFE 0x80\nW 0xFE 0x00\nDELAY 50ms\nW 0x2C 0x00\nW 0xBE 0x05\nDELAY 20ms\nW 0xBE 0x00\nDELAY 20ms\nW 0xBE 0x07\nDELAY 20ms\nW 0xBE 0x00\nDELAY 150ms\nR 0xAF 0x01\nDELAY 20ms\nW 0xBE 0x05\nDELAY 20ms\nW 0xBE 0x00\nDELAY 150ms\nR 0xAF 0x01\nW 0xB0 0x00 0x02 0xD7\nW 0xD7 0x00\nW 0xB0 0x00 0x26 0xF4\nW 0xF4 0x00\nW 0xFE 0x80\nW 0xFE 0x00\nW 0x9F 0x5A 0x5A\nW 0xF0 0xA5 0xA5\nW 0xF1 0xA5 0xA5\nW 0xFC 0xA5 0xA5";
				samsung,poc_read_tx_cmds_revA = <0x29000000 0xcc1 0x00 0x6b000000 0xc0008029 0x0a 0x2c003>;
				qcom,mdss-dsi-t-clk-post = <0x11>;
				samsung,level1_key_enable_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a];
				samsung,elvss_interpolation_temperature = <0xfffffff1>;
				qcom,mdss-dsi-panel-blackness-level = <0x05>;
				samsung,ldi_debug8_rx_cmds_revA = [06 01 00 00 00 00 01 a2 59 00 00];
				samsung,gray_spot_test_off_tx_cmds_revA = "W\t0xF0 0x5A 0x5A\nW 0xB0 0x00 0x0C 0xF6\nW 0xF6 0x00\nW 0xB0 0x00 0x18 0xF6\nW 0xF6 0x99\nW 0xB0 0x00 0x1B 0xF6\nW 0xF6 0x90\nW 0xB0 0x00 0x17 0x66\nW 0x66 0x00\nW 0xF7 0x0F\nDELAY 100ms\nW 0xF0 0xA5 0xA5";
				samsung,support_vrr_based_bl;
				samsung,poc_disable_tx_cmds_revA = <0x29000000 0x3f0 0xa5a52900 0x00 0x3f1a5a5>;
				samsung,ldi_debug1_rx_cmds_revA = [06 01 00 00 00 00 01 ed 01 00 00];
				samsung,lpm_brightnes_tx_cmds_revA = <0x29000000 0x3f0 0x5a5a2900 0x00 0x4b00004 0xbd290000 0x03 0xbd000029 0x00 0x4b000 0x37682900 0x00 0x7680101 0x40020050 0x29000000 0x4b0 0xcd6829 0x00 0x1f6801 0x40014001 0x40014001 0x40014001 0x40014001 0x40014001 0x40014001 0x40014001 0x40290000 0x02 0xf70f2901 0x00 0x3f0a5a5>;
				qcom,mdss-dsi-interleave-mode = <0x00>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				samsung,manufacture_id1_rx_cmds_revA = [06 01 00 00 00 00 01 db 01 00 00];
				samsung,ccd_fail_val = <0x01>;
				samsung,poc_read_rx_cmds_revA = [06 01 00 00 00 00 01 6e 80 00 00];
				samsung,flash_gamma_post_tx_cmds_revA = [29 00 00 00 00 00 02 c0 00];
				qcom,mdss-dsi-lane-2-state;
				samsung,ccd_pass_val = <0x00>;
				samsung,dsc_crc_pass_val = <0x2a 0x66>;
				samsung,gamma_mode2_normal_tx_cmds_revA = [29 00 00 00 00 00 04 b0 00 0d 66 29 00 00 00 00 00 02 66 60 29 00 00 00 00 00 02 53 28 29 00 00 00 00 00 03 51 07 ff 29 00 00 00 00 00 04 b0 01 56 63 29 00 00 00 00 00 29 63 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 00 00 00 00 00 04 b0 00 0e 66 29 00 00 00 00 00 02 66 18 29 00 00 00 00 00 04 b0 00 09 b1 29 00 00 00 00 00 02 b1 19];
				samsung,module_info_rx_cmds_revA = [06 01 00 00 00 00 01 d8 0b 00 03];
				samsung,two_byte_gpara;
				samsung,poc_pre_write_tx_cmds_revA = <0x29000000 0x2c0 0x2290000 0x20004 0x71030000 0x29000000 0xcc1 0x00 0x6000000 0x29 0x1000002 0x2c003 0x29000000 0xcc1 0x00 0x1000200 0x80000029 0x100001a 0x2c003>;
				samsung,lpm-power-control-supply-min-voltage = <0x186a00>;
				qcom,mdss-dsi-panel-status-check-mode = "irq_check";
				samsung,smart_dimming_mtp_rx_cmds_revA = [06 01 00 00 00 00 01 c9 de 00 00];
				samsung,poc_read_delay_us = <0x46>;
				samsung,panel_update_tx_cmds_revA = [29 01 00 00 00 00 02 f7 0f];
				samsung,level0_key_disable_tx_cmds_revA = [29 01 00 00 00 00 03 9f 5a 5a];
				samsung,poc_write_delay_us = <0x2710>;
				samsung,brightness_tx_cmds_revA = <0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100>;
				samsung,candela_map_table_revC = <0x00 0x00 0x00 0x04 0x01 0x01 0x01 0x01 0x06 0x01 0x02 0x02 0x02 0x08 0x02 0x03 0x03 0x03 0x0a 0x03 0x04 0x04 0x04 0x0d 0x03 0x05 0x05 0x05 0x10 0x04 0x06 0x06 0x06 0x14 0x05 0x07 0x07 0x07 0x17 0x06 0x08 0x08 0x08 0x1b 0x07 0x09 0x09 0x09 0x1e 0x07 0x0a 0x0a 0x0a 0x22 0x08 0x0b 0x0b 0x0b 0x26 0x09 0x0c 0x0c 0x0c 0x2a 0x0a 0x0d 0x0d 0x0d 0x2f 0x0b 0x0e 0x0e 0x0e 0x33 0x0c 0x0f 0x0f 0x0f 0x37 0x0e 0x10 0x10 0x10 0x3c 0x0f 0x11 0x11 0x11 0x40 0x10 0x12 0x12 0x12 0x45 0x11 0x13 0x13 0x13 0x4a 0x12 0x14 0x14 0x14 0x4f 0x13 0x15 0x15 0x15 0x54 0x14 0x16 0x16 0x16 0x59 0x16 0x17 0x17 0x17 0x5e 0x17 0x18 0x18 0x18 0x63 0x18 0x19 0x19 0x19 0x68 0x19 0x1a 0x1a 0x1a 0x6d 0x1b 0x1b 0x1b 0x1b 0x72 0x1c 0x1c 0x1c 0x1c 0x78 0x1d 0x1d 0x1d 0x1d 0x7d 0x1f 0x1e 0x1e 0x1e 0x82 0x20 0x1f 0x1f 0x1f 0x88 0x21 0x20 0x20 0x20 0x8e 0x23 0x21 0x21 0x21 0x93 0x24 0x22 0x22 0x22 0x99 0x25 0x23 0x23 0x23 0x9f 0x27 0x24 0x24 0x24 0xa4 0x28 0x25 0x25 0x25 0xaa 0x2a 0x26 0x26 0x26 0xb0 0x2b 0x27 0x27 0x27 0xb6 0x2c 0x28 0x28 0x28 0xbc 0x2e 0x29 0x29 0x29 0xc2 0x2f 0x2a 0x2a 0x2a 0xc8 0x31 0x2b 0x2b 0x2b 0xce 0x32 0x2c 0x2c 0x2c 0xd4 0x34 0x2d 0x2d 0x2d 0xda 0x35 0x2e 0x2e 0x2e 0xe0 0x37 0x2f 0x2f 0x2f 0xe7 0x38 0x30 0x30 0x30 0xed 0x3a 0x31 0x31 0x31 0xf3 0x3b 0x32 0x32 0x32 0xfa 0x3d 0x33 0x33 0x33 0x100 0x3f 0x34 0x34 0x34 0x107 0x40 0x35 0x35 0x35 0x10d 0x42 0x36 0x36 0x36 0x114 0x43 0x37 0x37 0x37 0x11a 0x45 0x38 0x38 0x38 0x121 0x47 0x39 0x39 0x39 0x127 0x48 0x3a 0x3a 0x3a 0x12e 0x4a 0x3b 0x3b 0x3b 0x135 0x4b 0x3c 0x3c 0x3c 0x13b 0x4d 0x3d 0x3d 0x3d 0x142 0x4f 0x3e 0x3e 0x3e 0x149 0x50 0x3f 0x3f 0x3f 0x150 0x52 0x40 0x40 0x40 0x157 0x54 0x41 0x41 0x41 0x15e 0x55 0x42 0x42 0x42 0x165 0x57 0x43 0x43 0x43 0x16b 0x59 0x44 0x44 0x44 0x172 0x5b 0x45 0x45 0x45 0x179 0x5c 0x46 0x46 0x46 0x181 0x5e 0x47 0x47 0x47 0x188 0x60 0x48 0x48 0x48 0x18f 0x61 0x49 0x49 0x49 0x196 0x63 0x4a 0x4a 0x4a 0x19d 0x65 0x4b 0x4b 0x4b 0x1a4 0x67 0x4c 0x4c 0x4c 0x1ab 0x68 0x4d 0x4d 0x4d 0x1b3 0x6a 0x4e 0x4e 0x4e 0x1ba 0x6c 0x4f 0x4f 0x4f 0x1c1 0x6e 0x50 0x50 0x50 0x1c9 0x70 0x51 0x51 0x51 0x1d0 0x71 0x52 0x52 0x52 0x1d7 0x73 0x53 0x53 0x53 0x1df 0x75 0x54 0x54 0x54 0x1e6 0x77 0x55 0x55 0x55 0x1ee 0x79 0x56 0x56 0x56 0x1f5 0x7a 0x57 0x57 0x57 0x1fd 0x7c 0x58 0x58 0x58 0x204 0x7e 0x59 0x59 0x59 0x20c 0x80 0x5a 0x5a 0x5a 0x214 0x82 0x5b 0x5b 0x5b 0x21b 0x84 0x5c 0x5c 0x5c 0x223 0x86 0x5d 0x5d 0x5d 0x22b 0x87 0x5e 0x5e 0x5e 0x232 0x89 0x5f 0x5f 0x5f 0x23a 0x8b 0x60 0x60 0x60 0x242 0x8d 0x61 0x61 0x61 0x24a 0x8f 0x62 0x62 0x62 0x251 0x91 0x63 0x63 0x63 0x259 0x93 0x64 0x64 0x64 0x261 0x95 0x65 0x65 0x65 0x269 0x97 0x66 0x66 0x66 0x271 0x99 0x67 0x67 0x67 0x279 0x9b 0x68 0x68 0x68 0x281 0x9d 0x69 0x69 0x69 0x289 0x9e 0x6a 0x6a 0x6a 0x291 0xa0 0x6b 0x6b 0x6b 0x299 0xa2 0x6c 0x6c 0x6c 0x2a1 0xa4 0x6d 0x6d 0x6d 0x2a9 0xa6 0x6e 0x6e 0x6e 0x2b1 0xa8 0x6f 0x6f 0x6f 0x2b9 0xaa 0x70 0x70 0x70 0x2c1 0xac 0x71 0x71 0x71 0x2c9 0xae 0x72 0x72 0x72 0x2d1 0xb0 0x73 0x73 0x73 0x2da 0xb2 0x74 0x74 0x74 0x2e2 0xb4 0x75 0x75 0x75 0x2ea 0xb6 0x76 0x76 0x76 0x2f2 0xb8 0x77 0x77 0x77 0x2fb 0xba 0x78 0x78 0x78 0x303 0xbc 0x79 0x79 0x79 0x30b 0xbe 0x7a 0x7a 0x7a 0x313 0xc0 0x7b 0x7b 0x7b 0x31c 0xc2 0x7c 0x7c 0x7c 0x324 0xc4 0x7d 0x7d 0x7d 0x32d 0xc7 0x7e 0x7e 0x7e 0x335 0xc9 0x7f 0x7f 0x7f 0x33d 0xcb 0x80 0x80 0x80 0x346 0xcd 0x81 0x81 0x81 0x34e 0xcf 0x82 0x82 0x82 0x357 0xd1 0x83 0x83 0x83 0x35f 0xd3 0x84 0x84 0x84 0x368 0xd5 0x85 0x85 0x85 0x371 0xd7 0x86 0x86 0x86 0x379 0xd9 0x87 0x87 0x87 0x382 0xdb 0x88 0x88 0x88 0x38a 0xdd 0x89 0x89 0x89 0x393 0xe0 0x8a 0x8a 0x8a 0x39c 0xe2 0x8b 0x8b 0x8b 0x3a4 0xe4 0x8c 0x8c 0x8c 0x3ad 0xe6 0x8d 0x8d 0x8d 0x3b6 0xe8 0x8e 0x8e 0x8e 0x3be 0xea 0x8f 0x8f 0x8f 0x3c7 0xec 0x90 0x90 0x90 0x3d0 0xee 0x91 0x91 0x91 0x3d9 0xf1 0x92 0x92 0x92 0x3e2 0xf3 0x93 0x93 0x93 0x3ea 0xf5 0x94 0x94 0x94 0x3f3 0xf7 0x95 0x95 0x95 0x3fc 0xf9 0x96 0x96 0x96 0x405 0xfb 0x97 0x97 0x97 0x40e 0xfe 0x98 0x98 0x98 0x417 0x100 0x99 0x99 0x99 0x420 0x102 0x9a 0x9a 0x9a 0x429 0x104 0x9b 0x9b 0x9b 0x432 0x106 0x9c 0x9c 0x9c 0x43b 0x108 0x9d 0x9d 0x9d 0x444 0x10b 0x9e 0x9e 0x9e 0x44d 0x10d 0x9f 0x9f 0x9f 0x456 0x10f 0xa0 0xa0 0xa0 0x45f 0x111 0xa1 0xa1 0xa1 0x468 0x113 0xa2 0xa2 0xa2 0x471 0x116 0xa3 0xa3 0xa3 0x47a 0x118 0xa4 0xa4 0xa4 0x483 0x11a 0xa5 0xa5 0xa5 0x48c 0x11c 0xa6 0xa6 0xa6 0x495 0x11f 0xa7 0xa7 0xa7 0x49e 0x121 0xa8 0xa8 0xa8 0x4a8 0x123 0xa9 0xa9 0xa9 0x4b1 0x125 0xaa 0xaa 0xaa 0x4ba 0x128 0xab 0xab 0xab 0x4c3 0x12a 0xac 0xac 0xac 0x4cc 0x12c 0xad 0xad 0xad 0x4d6 0x12e 0xae 0xae 0xae 0x4df 0x131 0xaf 0xaf 0xaf 0x4e8 0x133 0xb0 0xb0 0xb0 0x4f2 0x135 0xb1 0xb1 0xb1 0x4fb 0x137 0xb2 0xb2 0xb2 0x504 0x13a 0xb3 0xb3 0xb3 0x50e 0x13c 0xb4 0xb4 0xb4 0x517 0x13e 0xb5 0xb5 0xb5 0x520 0x141 0xb6 0xb6 0xb6 0x52a 0x143 0xb7 0xb7 0xb7 0x533 0x145 0xb8 0xb8 0xb8 0x53d 0x147 0xb9 0xb9 0xb9 0x546 0x14a 0xba 0xba 0xba 0x550 0x14c 0xbb 0xbb 0xbb 0x559 0x14e 0xbc 0xbc 0xbc 0x563 0x151 0xbd 0xbd 0xbd 0x56c 0x153 0xbe 0xbe 0xbe 0x576 0x155 0xbf 0xbf 0xbf 0x57f 0x158 0xc0 0xc0 0xc0 0x589 0x15a 0xc1 0xc1 0xc1 0x592 0x15c 0xc2 0xc2 0xc2 0x59c 0x15f 0xc3 0xc3 0xc3 0x5a5 0x161 0xc4 0xc4 0xc4 0x5af 0x163 0xc5 0xc5 0xc5 0x5b9 0x166 0xc6 0xc6 0xc6 0x5c2 0x168 0xc7 0xc7 0xc7 0x5cc 0x16a 0xc8 0xc8 0xc8 0x5d6 0x16d 0xc9 0xc9 0xc9 0x5df 0x16f 0xca 0xca 0xca 0x5e9 0x172 0xcb 0xcb 0xcb 0x5f3 0x174 0xcc 0xcc 0xcc 0x5fd 0x176 0xcd 0xcd 0xcd 0x606 0x179 0xce 0xce 0xce 0x610 0x17b 0xcf 0xcf 0xcf 0x61a 0x17e 0xd0 0xd0 0xd0 0x624 0x180 0xd1 0xd1 0xd1 0x62d 0x182 0xd2 0xd2 0xd2 0x637 0x185 0xd3 0xd3 0xd3 0x641 0x187 0xd4 0xd4 0xd4 0x64b 0x189 0xd5 0xd5 0xd5 0x655 0x18c 0xd6 0xd6 0xd6 0x65f 0x18e 0xd7 0xd7 0xd7 0x669 0x191 0xd8 0xd8 0xd8 0x672 0x193 0xd9 0xd9 0xd9 0x67c 0x196 0xda 0xda 0xda 0x686 0x198 0xdb 0xdb 0xdb 0x690 0x19a 0xdc 0xdc 0xdc 0x69a 0x19d 0xdd 0xdd 0xdd 0x6a4 0x19f 0xde 0xde 0xde 0x6ae 0x1a2 0xdf 0xdf 0xdf 0x6b8 0x1a4 0xe0 0xe0 0xe0 0x6c2 0x1a7 0xe1 0xe1 0xe1 0x6cc 0x1a9 0xe2 0xe2 0xe2 0x6d6 0x1ac 0xe3 0xe3 0xe3 0x6e0 0x1ae 0xe4 0xe4 0xe4 0x6ea 0x1b0 0xe5 0xe5 0xe5 0x6f4 0x1b3 0xe6 0xe6 0xe6 0x6ff 0x1b5 0xe7 0xe7 0xe7 0x709 0x1b8 0xe8 0xe8 0xe8 0x713 0x1ba 0xe9 0xe9 0xe9 0x71d 0x1bd 0xea 0xea 0xea 0x727 0x1bf 0xeb 0xeb 0xeb 0x731 0x1c2 0xec 0xec 0xec 0x73b 0x1c4 0xed 0xed 0xed 0x746 0x1c7 0xee 0xee 0xee 0x750 0x1c9 0xef 0xef 0xef 0x75a 0x1cc 0xf0 0xf0 0xf0 0x764 0x1ce 0xf1 0xf1 0xf1 0x76e 0x1d1 0xf2 0xf2 0xf2 0x779 0x1d3 0xf3 0xf3 0xf3 0x783 0x1d6 0xf4 0xf4 0xf4 0x78d 0x1d8 0xf5 0xf5 0xf5 0x797 0x1db 0xf6 0xf6 0xf6 0x7a2 0x1dd 0xf7 0xf7 0xf7 0x7ac 0x1e0 0xf8 0xf8 0xf8 0x7b6 0x1e2 0xf9 0xf9 0xf9 0x7c1 0x1e5 0xfa 0xfa 0xfa 0x7cb 0x1e7 0xfb 0xfb 0xfb 0x7d5 0x1ea 0xfc 0xfc 0xfc 0x7e0 0x1ec 0xfd 0xfd 0xfd 0x7ea 0x1ef 0xfe 0xfe 0xfe 0x7f5 0x1f1 0xff 0xff 0xff 0x7ff 0x1f4>;
				qcom,mdss-dsi-lane-3-state;
				samsung,support_gpara;
				samsung,ldi_debug_logbuf_rx_cmds_revA = [06 01 00 00 00 00 01 9c 0f 00 00];
				samsung,poc_write_data_size = <0x80>;
				samsung,poc_erase_sector_tx_cmds_revA = <0x29000000 0xcc1 0x00 0x6000000 0x29 0x01 0x2c003 0x29000000 0xcc1 0x00 0x20000000 0xc0000029 0x00 0x2c003>;
				samsung,dynamic_mipi_clk_sel_table = <0x01 0x01 0x00 0x00 0x03 0x01 0x02 0x00 0x00 0x01 0x01 0x03 0x00 0x00 0x01 0x01 0x04 0x00 0x00 0x01 0x02 0x0b 0x2942 0x29a8 0x03 0x02 0x0b 0x29a9 0x2a56 0x02 0x02 0x0c 0x25be 0x26d2 0x01 0x02 0x0d 0x48a 0x57c 0x01 0x02 0x0d 0x57d 0x5e9 0x03 0x02 0x0e 0x601 0x667 0x03 0x02 0x0e 0x668 0x6ca 0x02 0x02 0x0f 0x1105 0x116a 0x03 0x02 0x10 0x1123 0x113d 0x03 0x02 0x11 0x8bd 0xa03 0x01 0x02 0x12 0xb79 0xc10 0x03 0x02 0x1d 0x2c8 0x2fb 0x03 0x03 0x5b 0x00 0xe5 0x03 0x03 0x5b 0xe6 0x257 0x02 0x03 0x5c 0x258 0x4af 0x01 0x03 0x5d 0x4b0 0x6ad 0x01 0x03 0x5d 0x6ae 0x79d 0x03 0x03 0x5e 0x79e 0x883 0x03 0x03 0x5e 0x884 0x95f 0x02 0x03 0x5f 0x960 0x9f1 0x03 0x03 0x5f 0x9f2 0xa59 0x03 0x03 0x61 0xabe 0xd79 0x01 0x03 0x62 0xd7a 0xed7 0x03 0x03 0x66 0x1392 0x143b 0x03 0x03 0x67 0x143c 0x149f 0x03 0x03 0x68 0x14a0 0x1503 0x03 0x03 0x6b 0x1662 0x16d9 0x03 0x03 0x6c 0x16da 0x176f 0x03 0x03 0x6d 0x1770 0x1805 0x03 0x03 0x6e 0x1806 0x1891 0x03 0x03 0x6e 0x1892 0x1931 0x02 0x03 0x6f 0x1932 0x19a3 0x02 0x03 0x6f 0x19a4 0x19c7 0x01 0x03 0x73 0x1f68 0x21f1 0x01 0x03 0x74 0x21f2 0x22e7 0x03 0x03 0x74 0x22e8 0x234f 0x03 0x03 0x76 0x23fa 0x251b 0x03 0x03 0x76 0x251c 0x25bb 0x03 0x03 0x77 0x25bc 0x2629 0x03 0x03 0x78 0x262a 0x267e 0x02 0x03 0x78 0x267f 0x268d 0x01 0x03 0x7a 0x26c0 0x2769 0x03 0x03 0x7a 0x276a 0x2877 0x02 0x03 0x7c 0x8d68 0x8de0 0x01 0x03 0x7c 0x8de1 0x8dfd 0x03 0x03 0x80 0x9376 0x93cd 0x03 0x03 0x80 0x93ce 0x943d 0x02 0x03 0x80 0x943e 0x9569 0x01 0x03 0x81 0x956a 0x961b 0x03 0x03 0x81 0x961c 0x966d 0x02 0x03 0x81 0x966e 0x96f9 0x01 0x03 0x82 0x96fa 0x98e3 0x02 0x03 0x82 0x98e4 0x98e8 0x03 0x03 0x82 0x98e9 0x9942 0x02 0x03 0x82 0x9943 0x99ab 0x01 0x03 0x82 0x99ac 0x9ae1 0x03 0x03 0x83 0x9ae2 0x9c99 0x01 0x03 0x83 0x9c9a 0x9e1d 0x03 0x03 0x83 0x9e1e 0x9e8d 0x02 0x03 0x83 0x9e8e 0xa275 0x01 0x03 0x84 0xa276 0xa4d8 0x03 0x03 0x84 0xa4d9 0xa6cc 0x02 0x03 0x84 0xa6cd 0xaa45 0x03 0x03 0x8a 0xd7c8 0xdaca 0x03 0x03 0x8a 0xdacb 0xdcbe 0x02 0x03 0x8a 0xdcbf 0xdd6d 0x03 0x03 0x8a 0xdd6e 0xdda3 0x02 0x03 0x9c 0x10384 0x10469 0x03 0x03 0x9c 0x1046a 0x1065d 0x02 0x03 0x9c 0x1065e 0x10707 0x03 0x03 0xa1 0x10bea 0x10d47 0x01 0x04 0x33 0x00 0x00 0x01 0x04 0x34 0x00 0x00 0x03 0x04 0x35 0x00 0x00 0x01 0x04 0x36 0x00 0x00 0x03 0x04 0x37 0x00 0x00 0x01 0x04 0x38 0x00 0x00 0x03 0x05 0x3d 0x00 0x00 0x03 0x05 0x3e 0x00 0x00 0x01 0x05 0x47 0x00 0x00 0x03 0x07 0x104 0x2a6e8 0x2b23c 0x03 0x07 0x104 0x2b23d 0x2ba5c 0x03 0x07 0x107 0x2d2a8 0x2edec 0x03 0x07 0x10b 0x23988 0x246d0 0x03 0x07 0x113 0x269f8 0x274d4 0x03 0x07 0x113 0x274d5 0x28154 0x02 0x07 0x11b 0x25030 0x266d8 0x03 0x07 0x11b 0x266d9 0x27344 0x03 0x07 0x146 0x1e208 0x1fd4c 0x01>;
				samsung,lpm_30nit_tx_cmds_revA = [29 00 00 00 00 00 07 68 01 04 7e 02 00 50];
				samsung,lpm_60nit_tx_cmds_revA = [29 00 00 00 00 00 07 68 01 01 40 02 00 50];
				samsung,mcd_on_tx_cmds_revA = "W\t\t0xF0 0x5A 0x5A\nW 0xB0 0x01 0x42 0xCB\nW 0xCB 0x3E\nW 0xB0 0x00 0x0C 0xF6\nW 0xF6 0x08\nW 0xB0 0x00 0x18 0xF6\nW 0xF6 0x00\nW 0xB0 0x00 0x1B 0xF6\nW 0xF6 0x00\nW 0xF4 0x10\nW 0xF7 0x0F\nDELAY 0x78\nW 0xF0 0xA5 0xA5";
				samsung,level1_key_disable_tx_cmds_revA = [29 01 00 00 00 00 03 f0 a5 a5];
				qcom,dsi-phy-num = <0x00>;
				samsung,flash_gamma_pre_tx_cmds1_revA = <0x29000000 0x2c0 0x2290000 0x10004 0x71030000 0x29000000 0xcc1 0x00 0x6000000 0x29 0x1000001 0x2c003 0x29000000 0xcc1 0x00 0x1000200 0x80000029 0x100000a 0x2c003>;
				qcom,dynamic-mode-switch-type = "dynamic-resolution-switch-immediate";
				qcom,mdss-dsi-panel-name = "Q4_S6E3XA2_AMF756BQ01";
				samsung,udc_start_addr = <0xed000>;
				phandle = <0x63d>;
				samsung,support_lfd;
				samsung,manufacture_id2_rx_cmds_revA = [06 01 00 00 00 00 01 dc 01 00 00];
				samsung,poc_post_write_tx_cmds_revA = [29 00 00 00 00 00 02 c0 00];
				samsung,poc_enable_tx_cmds_revA = <0x29000000 0x3f0 0x5a5a2900 0x00 0x3f1f1a2>;
				qcom,dynamic-mode-switch-enabled;
				samsung,lpm_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 bb 21 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 02 68 00 29 00 00 00 00 00 04 b0 00 15 bd 29 00 00 00 00 00 02 bd 40 29 00 00 00 00 00 04 b0 00 0e 66 29 00 00 00 00 00 02 66 18 29 00 00 00 00 00 02 53 28 29 00 00 00 00 00 03 51 00 00 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,dynamic_mipi_clk_timing_table = <0x512e7880 0x518a0600 0x512e7880 0x4f27ac00>;
				samsung,esd-irq-gpio1 = <0x4cf 0x04 0x00>;
				samsung,ldi_debug3_rx_cmds_revA = [06 01 00 00 00 00 01 0e 01 00 00];
				samsung,lpm_10nit_tx_cmds_revB = [29 00 00 00 00 00 03 51 01 56];
				samsung,level2_key_disable_tx_cmds_revA = [29 01 00 00 00 00 03 fc a5 a5];
				samsung,ddi_id_rx_cmds_revA = [06 01 00 00 00 00 01 d6 05 00 00];
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-pixel-packing = "loose";
				qcom,mdss-dsi-underflow-color = <0xff>;
				samsung,brightdot_on_tx_cmds_revA = "W\t0xF0 0x5A 0x5A\nW 0x51 0x07 0xFF\nW 0xB0 0x00 0x37 0x68\nW 0x68 0x01 0x07 0xD0 0x01 0x00 0x50\nW 0xF7 0x0F\nW 0xF0 0xA5 0xA5";
				samsung,xtalk_off_tx_cmds_revA = "W\t0xF0 0x5A 0x5A\nW 0x51 0x07 0xFF\nW 0xF4 0x0E\nW 0xF7 0x0F\nW 0xF0 0xA5 0xA5";
				samsung,support_lpm;
				samsung,acl_off_tx_cmds_revA = [29 01 00 00 00 00 02 55 00];
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,platform-reset-gpio = <0x3c 0x22 0x00>;
				samsung,ldi_debug0_rx_cmds_revA = [06 01 00 00 00 00 01 0a 01 00 00];
				samsung,poc_read_addr_idx = <0x06 0x07 0x08>;
				samsung,dsc_crc_test_tx_cmds_revA = "\n      W 0xF0 0x5A 0x5A\n      W 0xFC 0x5A 0x5A\n      W 0xBE 0x05\n      Delay 25ms\n      W 0xBE 0x00\n      Delay 25ms\n      W 0xB0 0x00 0x35 0xD8\n      W 0xD8 0x12\n      Delay 25ms\n      R 0x14 0x02\n      W 0xBE 0x00\n      W 0xB0 0x00 0x35 0xD8\n      W 0xD8 0x00\n      W 0xFC 0xA5 0xA5\n      W 0xF0 0xA5 0xA5\n  ";
				samsung,candela_map_table_revA = <0x00 0x00 0x00 0x04 0x01 0x01 0x01 0x01 0x06 0x01 0x02 0x02 0x02 0x08 0x02 0x03 0x03 0x03 0x0a 0x03 0x04 0x04 0x04 0x0d 0x03 0x05 0x05 0x05 0x10 0x04 0x06 0x06 0x06 0x14 0x05 0x07 0x07 0x07 0x17 0x06 0x08 0x08 0x08 0x1b 0x07 0x09 0x09 0x09 0x1e 0x07 0x0a 0x0a 0x0a 0x22 0x08 0x0b 0x0b 0x0b 0x26 0x09 0x0c 0x0c 0x0c 0x2a 0x0a 0x0d 0x0d 0x0d 0x2f 0x0b 0x0e 0x0e 0x0e 0x33 0x0c 0x0f 0x0f 0x0f 0x37 0x0e 0x10 0x10 0x10 0x3c 0x0f 0x11 0x11 0x11 0x40 0x10 0x12 0x12 0x12 0x45 0x11 0x13 0x13 0x13 0x4a 0x12 0x14 0x14 0x14 0x4f 0x13 0x15 0x15 0x15 0x54 0x14 0x16 0x16 0x16 0x59 0x16 0x17 0x17 0x17 0x5e 0x17 0x18 0x18 0x18 0x63 0x18 0x19 0x19 0x19 0x68 0x19 0x1a 0x1a 0x1a 0x6d 0x1b 0x1b 0x1b 0x1b 0x72 0x1c 0x1c 0x1c 0x1c 0x78 0x1d 0x1d 0x1d 0x1d 0x7d 0x1f 0x1e 0x1e 0x1e 0x82 0x20 0x1f 0x1f 0x1f 0x88 0x21 0x20 0x20 0x20 0x8e 0x23 0x21 0x21 0x21 0x93 0x24 0x22 0x22 0x22 0x99 0x25 0x23 0x23 0x23 0x9f 0x27 0x24 0x24 0x24 0xa4 0x28 0x25 0x25 0x25 0xaa 0x2a 0x26 0x26 0x26 0xb0 0x2b 0x27 0x27 0x27 0xb6 0x2c 0x28 0x28 0x28 0xbc 0x2e 0x29 0x29 0x29 0xc2 0x2f 0x2a 0x2a 0x2a 0xc8 0x31 0x2b 0x2b 0x2b 0xce 0x32 0x2c 0x2c 0x2c 0xd4 0x34 0x2d 0x2d 0x2d 0xda 0x35 0x2e 0x2e 0x2e 0xe0 0x37 0x2f 0x2f 0x2f 0xe7 0x38 0x30 0x30 0x30 0xed 0x3a 0x31 0x31 0x31 0xf3 0x3b 0x32 0x32 0x32 0xfa 0x3d 0x33 0x33 0x33 0x100 0x3f 0x34 0x34 0x34 0x107 0x40 0x35 0x35 0x35 0x10d 0x42 0x36 0x36 0x36 0x114 0x43 0x37 0x37 0x37 0x11a 0x45 0x38 0x38 0x38 0x121 0x47 0x39 0x39 0x39 0x127 0x48 0x3a 0x3a 0x3a 0x12e 0x4a 0x3b 0x3b 0x3b 0x135 0x4b 0x3c 0x3c 0x3c 0x13b 0x4d 0x3d 0x3d 0x3d 0x142 0x4f 0x3e 0x3e 0x3e 0x149 0x50 0x3f 0x3f 0x3f 0x150 0x52 0x40 0x40 0x40 0x157 0x54 0x41 0x41 0x41 0x15e 0x55 0x42 0x42 0x42 0x165 0x57 0x43 0x43 0x43 0x16b 0x59 0x44 0x44 0x44 0x172 0x5b 0x45 0x45 0x45 0x179 0x5c 0x46 0x46 0x46 0x181 0x5e 0x47 0x47 0x47 0x188 0x60 0x48 0x48 0x48 0x18f 0x61 0x49 0x49 0x49 0x196 0x63 0x4a 0x4a 0x4a 0x19d 0x65 0x4b 0x4b 0x4b 0x1a4 0x67 0x4c 0x4c 0x4c 0x1ab 0x68 0x4d 0x4d 0x4d 0x1b3 0x6a 0x4e 0x4e 0x4e 0x1ba 0x6c 0x4f 0x4f 0x4f 0x1c1 0x6e 0x50 0x50 0x50 0x1c9 0x70 0x51 0x51 0x51 0x1d0 0x71 0x52 0x52 0x52 0x1d7 0x73 0x53 0x53 0x53 0x1df 0x75 0x54 0x54 0x54 0x1e6 0x77 0x55 0x55 0x55 0x1ee 0x79 0x56 0x56 0x56 0x1f5 0x7a 0x57 0x57 0x57 0x1fd 0x7c 0x58 0x58 0x58 0x204 0x7e 0x59 0x59 0x59 0x20c 0x80 0x5a 0x5a 0x5a 0x214 0x82 0x5b 0x5b 0x5b 0x21b 0x84 0x5c 0x5c 0x5c 0x223 0x86 0x5d 0x5d 0x5d 0x22b 0x87 0x5e 0x5e 0x5e 0x232 0x89 0x5f 0x5f 0x5f 0x23a 0x8b 0x60 0x60 0x60 0x242 0x8d 0x61 0x61 0x61 0x24a 0x8f 0x62 0x62 0x62 0x251 0x91 0x63 0x63 0x63 0x259 0x93 0x64 0x64 0x64 0x261 0x95 0x65 0x65 0x65 0x269 0x97 0x66 0x66 0x66 0x271 0x99 0x67 0x67 0x67 0x279 0x9b 0x68 0x68 0x68 0x281 0x9d 0x69 0x69 0x69 0x289 0x9e 0x6a 0x6a 0x6a 0x291 0xa0 0x6b 0x6b 0x6b 0x299 0xa2 0x6c 0x6c 0x6c 0x2a1 0xa4 0x6d 0x6d 0x6d 0x2a9 0xa6 0x6e 0x6e 0x6e 0x2b1 0xa8 0x6f 0x6f 0x6f 0x2b9 0xaa 0x70 0x70 0x70 0x2c1 0xac 0x71 0x71 0x71 0x2c9 0xae 0x72 0x72 0x72 0x2d1 0xb0 0x73 0x73 0x73 0x2da 0xb2 0x74 0x74 0x74 0x2e2 0xb4 0x75 0x75 0x75 0x2ea 0xb6 0x76 0x76 0x76 0x2f2 0xb8 0x77 0x77 0x77 0x2fb 0xba 0x78 0x78 0x78 0x303 0xbc 0x79 0x79 0x79 0x30b 0xbe 0x7a 0x7a 0x7a 0x313 0xc0 0x7b 0x7b 0x7b 0x31c 0xc2 0x7c 0x7c 0x7c 0x324 0xc4 0x7d 0x7d 0x7d 0x32d 0xc7 0x7e 0x7e 0x7e 0x335 0xc9 0x7f 0x7f 0x7f 0x33d 0xcb 0x80 0x80 0x80 0x346 0xcd 0x81 0x81 0x81 0x34e 0xcf 0x82 0x82 0x82 0x357 0xd1 0x83 0x83 0x83 0x35f 0xd3 0x84 0x84 0x84 0x368 0xd5 0x85 0x85 0x85 0x371 0xd7 0x86 0x86 0x86 0x379 0xd9 0x87 0x87 0x87 0x382 0xdb 0x88 0x88 0x88 0x38a 0xdd 0x89 0x89 0x89 0x393 0xe0 0x8a 0x8a 0x8a 0x39c 0xe2 0x8b 0x8b 0x8b 0x3a4 0xe4 0x8c 0x8c 0x8c 0x3ad 0xe6 0x8d 0x8d 0x8d 0x3b6 0xe8 0x8e 0x8e 0x8e 0x3be 0xea 0x8f 0x8f 0x8f 0x3c7 0xec 0x90 0x90 0x90 0x3d0 0xee 0x91 0x91 0x91 0x3d9 0xf1 0x92 0x92 0x92 0x3e2 0xf3 0x93 0x93 0x93 0x3ea 0xf5 0x94 0x94 0x94 0x3f3 0xf7 0x95 0x95 0x95 0x3fc 0xf9 0x96 0x96 0x96 0x405 0xfb 0x97 0x97 0x97 0x40e 0xfe 0x98 0x98 0x98 0x417 0x100 0x99 0x99 0x99 0x420 0x102 0x9a 0x9a 0x9a 0x429 0x104 0x9b 0x9b 0x9b 0x432 0x106 0x9c 0x9c 0x9c 0x43b 0x108 0x9d 0x9d 0x9d 0x444 0x10b 0x9e 0x9e 0x9e 0x44d 0x10d 0x9f 0x9f 0x9f 0x456 0x10f 0xa0 0xa0 0xa0 0x45f 0x111 0xa1 0xa1 0xa1 0x468 0x113 0xa2 0xa2 0xa2 0x471 0x116 0xa3 0xa3 0xa3 0x47a 0x118 0xa4 0xa4 0xa4 0x483 0x11a 0xa5 0xa5 0xa5 0x48c 0x11c 0xa6 0xa6 0xa6 0x495 0x11f 0xa7 0xa7 0xa7 0x49e 0x121 0xa8 0xa8 0xa8 0x4a8 0x123 0xa9 0xa9 0xa9 0x4b1 0x125 0xaa 0xaa 0xaa 0x4ba 0x128 0xab 0xab 0xab 0x4c3 0x12a 0xac 0xac 0xac 0x4cc 0x12c 0xad 0xad 0xad 0x4d6 0x12e 0xae 0xae 0xae 0x4df 0x131 0xaf 0xaf 0xaf 0x4e8 0x133 0xb0 0xb0 0xb0 0x4f2 0x135 0xb1 0xb1 0xb1 0x4fb 0x137 0xb2 0xb2 0xb2 0x504 0x13a 0xb3 0xb3 0xb3 0x50e 0x13c 0xb4 0xb4 0xb4 0x517 0x13e 0xb5 0xb5 0xb5 0x520 0x141 0xb6 0xb6 0xb6 0x52a 0x143 0xb7 0xb7 0xb7 0x533 0x145 0xb8 0xb8 0xb8 0x53d 0x147 0xb9 0xb9 0xb9 0x546 0x14a 0xba 0xba 0xba 0x550 0x14c 0xbb 0xbb 0xbb 0x559 0x14e 0xbc 0xbc 0xbc 0x563 0x151 0xbd 0xbd 0xbd 0x56c 0x153 0xbe 0xbe 0xbe 0x576 0x155 0xbf 0xbf 0xbf 0x57f 0x158 0xc0 0xc0 0xc0 0x589 0x15a 0xc1 0xc1 0xc1 0x592 0x15c 0xc2 0xc2 0xc2 0x59c 0x15f 0xc3 0xc3 0xc3 0x5a5 0x161 0xc4 0xc4 0xc4 0x5af 0x163 0xc5 0xc5 0xc5 0x5b9 0x166 0xc6 0xc6 0xc6 0x5c2 0x168 0xc7 0xc7 0xc7 0x5cc 0x16a 0xc8 0xc8 0xc8 0x5d6 0x16d 0xc9 0xc9 0xc9 0x5df 0x16f 0xca 0xca 0xca 0x5e9 0x172 0xcb 0xcb 0xcb 0x5f3 0x174 0xcc 0xcc 0xcc 0x5fd 0x176 0xcd 0xcd 0xcd 0x606 0x179 0xce 0xce 0xce 0x610 0x17b 0xcf 0xcf 0xcf 0x61a 0x17e 0xd0 0xd0 0xd0 0x624 0x180 0xd1 0xd1 0xd1 0x62d 0x182 0xd2 0xd2 0xd2 0x637 0x185 0xd3 0xd3 0xd3 0x641 0x187 0xd4 0xd4 0xd4 0x64b 0x189 0xd5 0xd5 0xd5 0x655 0x18c 0xd6 0xd6 0xd6 0x65f 0x18e 0xd7 0xd7 0xd7 0x669 0x191 0xd8 0xd8 0xd8 0x672 0x193 0xd9 0xd9 0xd9 0x67c 0x196 0xda 0xda 0xda 0x686 0x198 0xdb 0xdb 0xdb 0x690 0x19a 0xdc 0xdc 0xdc 0x69a 0x19d 0xdd 0xdd 0xdd 0x6a4 0x19f 0xde 0xde 0xde 0x6ae 0x1a2 0xdf 0xdf 0xdf 0x6b8 0x1a4 0xe0 0xe0 0xe0 0x6c2 0x1a7 0xe1 0xe1 0xe1 0x6cc 0x1a9 0xe2 0xe2 0xe2 0x6d6 0x1ac 0xe3 0xe3 0xe3 0x6e0 0x1ae 0xe4 0xe4 0xe4 0x6ea 0x1b0 0xe5 0xe5 0xe5 0x6f4 0x1b3 0xe6 0xe6 0xe6 0x6ff 0x1b5 0xe7 0xe7 0xe7 0x709 0x1b8 0xe8 0xe8 0xe8 0x713 0x1ba 0xe9 0xe9 0xe9 0x71d 0x1bd 0xea 0xea 0xea 0x727 0x1bf 0xeb 0xeb 0xeb 0x731 0x1c2 0xec 0xec 0xec 0x73b 0x1c4 0xed 0xed 0xed 0x746 0x1c7 0xee 0xee 0xee 0x750 0x1c9 0xef 0xef 0xef 0x75a 0x1cc 0xf0 0xf0 0xf0 0x764 0x1ce 0xf1 0xf1 0xf1 0x76e 0x1d1 0xf2 0xf2 0xf2 0x779 0x1d3 0xf3 0xf3 0xf3 0x783 0x1d6 0xf4 0xf4 0xf4 0x78d 0x1d8 0xf5 0xf5 0xf5 0x797 0x1db 0xf6 0xf6 0xf6 0x7a2 0x1dd 0xf7 0xf7 0xf7 0x7ac 0x1e0 0xf8 0xf8 0xf8 0x7b6 0x1e2 0xf9 0xf9 0xf9 0x7c1 0x1e5 0xfa 0xfa 0xfa 0x7cb 0x1e7 0xfb 0xfb 0xfb 0x7d5 0x1ea 0xfc 0xfc 0xfc 0x7e0 0x1ec 0xfd 0xfd 0xfd 0x7ea 0x1ef 0xfe 0xfe 0xfe 0x7f5 0x1f1 0xff 0xff 0xff 0x7ff 0x1f4>;
				qcom,mdss-dsi-t-clk-pre = <0x24>;
				samsung,udc_data_size = <0x20>;
				samsung,vrr_tx_cmds_revA = <0x29000000 0x4b0 0xae6829 0x00 0x76801 0x40014001 0x40290000 0x04 0xb0003af2 0x29000000 0x2f2 0x290000 0x04 0xb00006bd 0x29000000 0x6bd 0x00 0x290000 0x02 0xbd012900 0x00 0x4b00015 0xbd290000 0x02 0xbd402900 0x00 0x4b00006 0xf2290000 0x03 0xf2000029 0x00 0x4b000 0xdf22900 0x00 0x3f20000 0x29000000 0x360 0x8002900 0x00 0x3b90101>;
				samsung,mtp_write_sysfs_tx_cmds_revA = <0x29000000 0x3d00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
				samsung,lpm_30nit_tx_cmds_revB = [29 00 00 00 00 00 03 51 04 00];
				samsung,mipisel-on_val = <0x01>;
				qcom,mdss-dsi-te-pin-select = <0x01>;

				samsung,br_tables {

					vrr120@0 {
						samsung,flash_gamma_data_read_size = <0x09 0x0a 0x0b>;
						samsung,flash_table_hbm_gamma_offset = <0xe7762>;
						samsung,flash_gamma_data_read_addr = <0x06 0x07 0x08>;
						samsung,flash_table_normal_gamma_offset = <0xe76f6>;
					};
				};

				qcom,panel-supply-entries {
					#size-cells = <0x00>;
					#address-cells = <0x01>;

					qcom,panel-supply-entry@2 {
						qcom,supply-post-on-sleep = <0x0a>;
						reg = <0x02>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-name = "panel_vci";
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <0x2dc6c0>;
						qcom,supply-min-voltage = <0x2dc6c0>;
					};

					qcom,panel-supply-entry@4 {
						qcom,supply-post-on-sleep = <0x00>;
						reg = <0x03>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-post-off-sleep = <0x0a>;
						qcom,supply-name = "panel_aee_fd";
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-enable-load = <0x00>;
						qcom,supply-max-voltage = <0x00>;
						qcom,supply-min-voltage = <0x00>;
					};

					qcom,panel-supply-entry@3 {
						qcom,supply-post-on-sleep = <0x00>;
						reg = <0x03>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-name = "panel_vdd3_sub";
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <0x1b7740>;
						qcom,supply-min-voltage = <0x1b7740>;
					};

					qcom,panel-supply-entry@0 {
						qcom,supply-post-on-sleep = <0x00>;
						reg = <0x00>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-name = "panel_vdd3";
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <0x1b7740>;
						qcom,supply-min-voltage = <0x1b7740>;
					};

					qcom,panel-supply-entry@1 {
						qcom,supply-post-on-sleep = <0x00>;
						reg = <0x01>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-name = "panel_vddr";
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <0x1b7740>;
						qcom,supply-min-voltage = <0x1b7740>;
					};
				};

				qcom,mdss-dsi-display-timings {

					qxga30phs {
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 1d 1a 0c 0c 0b 02 04 00 24 11];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x4c>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x43>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <0x1e>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <0x440>;
						qcom,mdss-dsi-v-pulse-width = <0x44>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,mdss-dsi-panel-height = <0x714>;
						qcom,panel-roi-alignment = <0x440 0x97 0x440 0x97 0x440 0x97>;
						qcom,mdss-dsi-panel-width = <0x880>;
						qcom,lm-split = <0x440 0x440>;
						qcom,mdss-dsi-t-clk-post = <0x11>;
						samsung,mdss-dsi-phs-mode;
						qcom,mdss-dsi-v-back-porch = <0x3e>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x4c>;
						qcom,mdss-dsi-panel-clockrate = <0x512e7880>;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b9 01 03 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 40 01 40 01 40 29 00 00 00 00 00 04 b0 00 3a f2 29 00 00 00 00 00 02 f2 00 29 00 00 00 00 00 04 b0 00 06 bd 29 00 00 00 00 00 06 bd 00 01 14 00 01 29 00 00 00 00 00 02 bd 01 29 00 00 00 00 00 04 b0 00 15 bd 29 00 00 00 00 00 02 bd 40 29 00 00 00 00 00 03 60 08 00 29 00 00 00 00 00 03 b9 01 03 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 01 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 05 00 00 00 00 00 01 28 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 04 68 00 07 d0 05 00 00 00 00 00 01 10 29 01 00 00 78 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <0x97>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <0x24>;
						qcom,mdss-dsi-h-front-porch = <0x4c>;
					};

					qxga96hs {
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 1d 1a 0c 0c 0b 02 04 00 24 11];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x4c>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x3e>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <0x60>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <0x440>;
						qcom,mdss-dsi-v-pulse-width = <0x44>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,mdss-dsi-panel-height = <0x714>;
						qcom,panel-roi-alignment = <0x440 0x97 0x440 0x97 0x440 0x97>;
						qcom,mdss-dsi-panel-width = <0x880>;
						qcom,lm-split = <0x440 0x440>;
						qcom,mdss-dsi-t-clk-post = <0x11>;
						qcom,mdss-dsi-v-back-porch = <0x43>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x4c>;
						qcom,mdss-dsi-panel-clockrate = <0x512e7880>;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b9 01 00 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 90 01 90 01 90 29 00 00 00 00 00 04 b0 00 3a f2 29 00 00 00 00 00 02 f2 00 29 00 00 00 00 00 04 b0 00 06 bd 29 00 00 00 00 00 06 bd 00 00 10 00 01 29 00 00 00 00 00 02 bd 01 29 00 00 00 00 00 04 b0 00 15 bd 29 00 00 00 00 00 02 bd 40 29 00 00 00 00 00 03 60 08 00 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 01 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 05 00 00 00 00 00 01 28 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 04 68 00 07 d0 05 00 00 00 00 00 01 10 29 01 00 00 78 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <0x97>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <0x24>;
						qcom,mdss-dsi-h-front-porch = <0x4c>;
					};

					qxga60phs {
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 1d 1a 0c 0c 0b 02 04 00 24 11];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x4c>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x40>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <0x440>;
						qcom,mdss-dsi-timing-default;
						qcom,mdss-dsi-v-pulse-width = <0x44>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,mdss-dsi-panel-height = <0x714>;
						qcom,panel-roi-alignment = <0x440 0x97 0x440 0x97 0x440 0x97>;
						qcom,mdss-dsi-panel-width = <0x880>;
						qcom,lm-split = <0x440 0x440>;
						qcom,mdss-dsi-t-clk-post = <0x11>;
						samsung,mdss-dsi-phs-mode;
						qcom,mdss-dsi-v-back-porch = <0x41>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x4c>;
						qcom,mdss-dsi-panel-clockrate = <0x512e7880>;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b9 01 01 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 40 01 40 01 40 29 00 00 00 00 00 04 b0 00 3a f2 29 00 00 00 00 00 02 f2 00 29 00 00 00 00 00 04 b0 00 06 bd 29 00 00 00 00 00 06 bd 00 01 14 00 01 29 00 00 00 00 00 02 bd 01 29 00 00 00 00 00 04 b0 00 15 bd 29 00 00 00 00 00 02 bd 40 29 00 00 00 00 00 03 60 08 00 29 00 00 00 00 00 03 b9 01 01 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 01 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 05 00 00 00 00 00 01 28 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 04 68 00 07 d0 05 00 00 00 00 00 01 10 29 01 00 00 78 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <0x97>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <0x24>;
						qcom,mdss-dsi-h-front-porch = <0x4c>;
					};

					qxga10phs {
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 1d 1a 0c 0c 0b 02 04 00 24 11];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x4c>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x47>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <0x0a>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <0x440>;
						qcom,mdss-dsi-v-pulse-width = <0x44>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,mdss-dsi-panel-height = <0x714>;
						qcom,panel-roi-alignment = <0x440 0x97 0x440 0x97 0x440 0x97>;
						qcom,mdss-dsi-panel-width = <0x880>;
						qcom,lm-split = <0x440 0x440>;
						qcom,mdss-dsi-t-clk-post = <0x11>;
						samsung,mdss-dsi-phs-mode;
						qcom,mdss-dsi-v-back-porch = <0x3a>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x4c>;
						qcom,mdss-dsi-panel-clockrate = <0x512e7880>;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b9 01 0b 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 40 01 40 01 40 29 00 00 00 00 00 04 b0 00 3a f2 29 00 00 00 00 00 02 f2 00 29 00 00 00 00 00 04 b0 00 06 bd 29 00 00 00 00 00 06 bd 00 01 14 00 01 29 00 00 00 00 00 02 bd 01 29 00 00 00 00 00 04 b0 00 15 bd 29 00 00 00 00 00 02 bd 40 29 00 00 00 00 00 03 60 08 00 29 00 00 00 00 00 03 b9 01 0b 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 01 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 05 00 00 00 00 00 01 28 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 04 68 00 07 d0 05 00 00 00 00 00 01 10 29 01 00 00 78 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <0x97>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <0x24>;
						qcom,mdss-dsi-h-front-porch = <0x4c>;
					};

					qxga10hs {
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 1d 1a 0c 0c 0b 02 04 00 24 11];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x4c>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x46>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <0x0a>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <0x440>;
						qcom,mdss-dsi-v-pulse-width = <0x44>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,mdss-dsi-panel-height = <0x714>;
						qcom,panel-roi-alignment = <0x440 0x97 0x440 0x97 0x440 0x97>;
						qcom,mdss-dsi-panel-width = <0x880>;
						qcom,lm-split = <0x440 0x440>;
						qcom,mdss-dsi-t-clk-post = <0x11>;
						qcom,mdss-dsi-v-back-porch = <0x3b>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x4c>;
						qcom,mdss-dsi-panel-clockrate = <0x512e7880>;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b9 01 0b 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 40 01 40 01 40 29 00 00 00 00 00 04 b0 00 3a f2 29 00 00 00 00 00 02 f2 00 29 00 00 00 00 00 04 b0 00 06 bd 29 00 00 00 00 00 06 bd 00 0b 00 00 02 29 00 00 00 00 00 02 bd 01 29 00 00 00 00 00 04 b0 00 15 bd 29 00 00 00 00 00 02 bd 40 29 00 00 00 00 00 03 60 08 0b 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 01 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 05 00 00 00 00 00 01 28 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 04 68 00 07 d0 05 00 00 00 00 00 01 10 29 01 00 00 78 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <0x97>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <0x24>;
						qcom,mdss-dsi-h-front-porch = <0x4c>;
					};

					qxga30hs {
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 1d 1a 0c 0c 0b 02 04 00 24 11];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x4c>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x42>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <0x1e>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <0x440>;
						qcom,mdss-dsi-v-pulse-width = <0x44>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,mdss-dsi-panel-height = <0x714>;
						qcom,panel-roi-alignment = <0x440 0x97 0x440 0x97 0x440 0x97>;
						qcom,mdss-dsi-panel-width = <0x880>;
						qcom,lm-split = <0x440 0x440>;
						qcom,mdss-dsi-t-clk-post = <0x11>;
						qcom,mdss-dsi-v-back-porch = <0x3f>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x4c>;
						qcom,mdss-dsi-panel-clockrate = <0x512e7880>;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b9 01 03 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 40 01 40 01 40 29 00 00 00 00 00 04 b0 00 3a f2 29 00 00 00 00 00 02 f2 00 29 00 00 00 00 00 04 b0 00 06 bd 29 00 00 00 00 00 06 bd 00 03 00 00 02 29 00 00 00 00 00 02 bd 01 29 00 00 00 00 00 04 b0 00 15 bd 29 00 00 00 00 00 02 bd 40 29 00 00 00 00 00 03 60 08 03 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 01 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 05 00 00 00 00 00 01 28 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 04 68 00 07 d0 05 00 00 00 00 00 01 10 29 01 00 00 78 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <0x97>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <0x24>;
						qcom,mdss-dsi-h-front-porch = <0x4c>;
					};

					qxga24hs {
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 1d 1a 0c 0c 0b 02 04 00 24 11];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x4c>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x44>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <0x18>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <0x440>;
						qcom,mdss-dsi-v-pulse-width = <0x44>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,mdss-dsi-panel-height = <0x714>;
						qcom,panel-roi-alignment = <0x440 0x97 0x440 0x97 0x440 0x97>;
						qcom,mdss-dsi-panel-width = <0x880>;
						qcom,lm-split = <0x440 0x440>;
						qcom,mdss-dsi-t-clk-post = <0x11>;
						qcom,mdss-dsi-v-back-porch = <0x3d>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x4c>;
						qcom,mdss-dsi-panel-clockrate = <0x512e7880>;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b9 01 04 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 40 01 40 01 40 29 00 00 00 00 00 04 b0 00 3a f2 29 00 00 00 00 00 02 f2 00 29 00 00 00 00 00 04 b0 00 06 bd 29 00 00 00 00 00 06 bd 00 04 00 00 02 29 00 00 00 00 00 02 bd 01 29 00 00 00 00 00 04 b0 00 15 bd 29 00 00 00 00 00 02 bd 40 29 00 00 00 00 00 03 60 08 04 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 01 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 05 00 00 00 00 00 01 28 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 04 68 00 07 d0 05 00 00 00 00 00 01 10 29 01 00 00 78 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <0x97>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <0x24>;
						qcom,mdss-dsi-h-front-porch = <0x4c>;
					};

					qxga120hs {
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 1d 1a 0c 0c 0b 02 04 00 24 11];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x4c>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x3d>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <0x440>;
						qcom,mdss-dsi-v-pulse-width = <0x44>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,mdss-dsi-panel-height = <0x714>;
						qcom,panel-roi-alignment = <0x440 0x97 0x440 0x97 0x440 0x97>;
						qcom,mdss-dsi-panel-width = <0x880>;
						qcom,lm-split = <0x440 0x440>;
						qcom,mdss-dsi-t-clk-post = <0x11>;
						qcom,mdss-dsi-v-back-porch = <0x44>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x4c>;
						qcom,mdss-dsi-panel-clockrate = <0x512e7880>;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b9 01 00 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 40 01 40 01 40 29 00 00 00 00 00 04 b0 00 3a f2 29 00 00 00 00 00 02 f2 00 29 00 00 00 00 00 04 b0 00 06 bd 29 00 00 00 00 00 06 bd 00 00 00 00 01 29 00 00 00 00 00 02 bd 01 29 00 00 00 00 00 04 b0 00 15 bd 29 00 00 00 00 00 02 bd 40 29 00 00 00 00 00 03 60 08 00 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 01 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 05 00 00 00 00 00 01 28 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 04 68 00 07 d0 05 00 00 00 00 00 01 10 29 01 00 00 78 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <0x97>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <0x24>;
						qcom,mdss-dsi-h-front-porch = <0x4c>;
					};

					qxga48hs {
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 1d 1a 0c 0c 0b 02 04 00 24 11];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x4c>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x41>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <0x30>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <0x440>;
						qcom,mdss-dsi-v-pulse-width = <0x44>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,mdss-dsi-panel-height = <0x714>;
						qcom,panel-roi-alignment = <0x440 0x97 0x440 0x97 0x440 0x97>;
						qcom,mdss-dsi-panel-width = <0x880>;
						qcom,lm-split = <0x440 0x440>;
						qcom,mdss-dsi-t-clk-post = <0x11>;
						qcom,mdss-dsi-v-back-porch = <0x40>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x4c>;
						qcom,mdss-dsi-panel-clockrate = <0x512e7880>;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b9 01 01 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 90 01 90 01 90 29 00 00 00 00 00 04 b0 00 3a f2 29 00 00 00 00 00 02 f2 00 29 00 00 00 00 00 04 b0 00 06 bd 29 00 00 00 00 00 06 bd 00 01 00 00 02 29 00 00 00 00 00 02 bd 01 29 00 00 00 00 00 04 b0 00 15 bd 29 00 00 00 00 00 02 bd 40 29 00 00 00 00 00 03 60 08 01 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 01 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 05 00 00 00 00 00 01 28 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 04 68 00 07 d0 05 00 00 00 00 00 01 10 29 01 00 00 78 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <0x97>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <0x24>;
						qcom,mdss-dsi-h-front-porch = <0x4c>;
					};

					qxga24phs {
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 1d 1a 0c 0c 0b 02 04 00 24 11];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x4c>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x45>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <0x18>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <0x440>;
						qcom,mdss-dsi-v-pulse-width = <0x44>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,mdss-dsi-panel-height = <0x714>;
						qcom,panel-roi-alignment = <0x440 0x97 0x440 0x97 0x440 0x97>;
						qcom,mdss-dsi-panel-width = <0x880>;
						qcom,lm-split = <0x440 0x440>;
						qcom,mdss-dsi-t-clk-post = <0x11>;
						samsung,mdss-dsi-phs-mode;
						qcom,mdss-dsi-v-back-porch = <0x3c>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x4c>;
						qcom,mdss-dsi-panel-clockrate = <0x512e7880>;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b9 01 04 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 40 01 40 01 40 29 00 00 00 00 00 04 b0 00 3a f2 29 00 00 00 00 00 02 f2 00 29 00 00 00 00 00 04 b0 00 06 bd 29 00 00 00 00 00 06 bd 00 01 14 00 01 29 00 00 00 00 00 02 bd 01 29 00 00 00 00 00 04 b0 00 15 bd 29 00 00 00 00 00 02 bd 40 29 00 00 00 00 00 03 60 08 00 29 00 00 00 00 00 03 b9 01 04 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 01 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 05 00 00 00 00 00 01 28 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 04 68 00 07 d0 05 00 00 00 00 00 01 10 29 01 00 00 78 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <0x97>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <0x24>;
						qcom,mdss-dsi-h-front-porch = <0x4c>;
					};

					qxga60hs {
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 1d 1a 0c 0c 0b 02 04 00 24 11];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x4c>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x3f>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <0x440>;
						qcom,mdss-dsi-timing-default;
						qcom,mdss-dsi-v-pulse-width = <0x44>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,mdss-dsi-panel-height = <0x714>;
						qcom,panel-roi-alignment = <0x440 0x97 0x440 0x97 0x440 0x97>;
						qcom,mdss-dsi-panel-width = <0x880>;
						qcom,lm-split = <0x440 0x440>;
						qcom,mdss-dsi-t-clk-post = <0x11>;
						qcom,mdss-dsi-v-back-porch = <0x42>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x4c>;
						qcom,mdss-dsi-panel-clockrate = <0x512e7880>;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b9 01 01 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 40 01 40 01 40 29 00 00 00 00 00 04 b0 00 3a f2 29 00 00 00 00 00 02 f2 00 29 00 00 00 00 00 04 b0 00 06 bd 29 00 00 00 00 00 06 bd 00 01 10 00 01 29 00 00 00 00 00 02 bd 01 29 00 00 00 00 00 04 b0 00 15 bd 29 00 00 00 00 00 02 bd 40 29 00 00 00 00 00 03 60 08 01 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 01 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 05 00 00 00 00 00 01 28 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 04 68 00 07 d0 05 00 00 00 00 00 01 10 29 01 00 00 78 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <0x97>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <0x24>;
						qcom,mdss-dsi-h-front-porch = <0x4c>;
					};
				};
			};

			ss_dsi_panel_S6E3FAB_AMB623ZF01_HD {
				samsung,flash_gamma_rx_cmds_revA = [06 01 00 00 00 00 01 6e 01 00];
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-panel-peak-brightness = <0x44aa20>;
				samsung,rsc_4_frame_idle;
				samsung,vrr_tx_cmds_revC = [29 00 00 00 00 00 02 60 00 29 00 00 00 00 00 03 b0 42 cb 29 00 00 00 00 00 09 cb 32 66 32 66 32 66 32 66 29 00 00 00 00 00 03 b0 62 cb 29 00 00 00 00 00 09 cb 18 50 18 50 18 50 18 50 29 00 00 00 00 00 03 b0 00 9a 29 00 00 00 00 00 02 9a 00 29 00 00 00 00 00 05 b9 00 00 00 00 29 00 00 00 00 00 02 f2 b2 29 00 00 00 00 00 03 b0 01 f2 29 00 00 00 00 00 02 f2 00 29 00 00 00 00 00 03 b0 06 f2 29 00 00 00 00 00 03 f2 00 00 29 00 00 00 00 00 03 b0 0b f2 29 00 00 00 00 00 03 f2 00 00 29 00 00 00 00 00 02 f7 0f];
				samsung,lpm_2nit_tx_cmds_revA = [29 00 00 00 00 00 02 53 23];
				qcom,mdss-brightness-max-level = <0x1fe>;
				samsung,ldi_debug_pps1_rx_cmds_revA = [06 01 00 00 00 00 01 a2 2d 00];
				qcom,mdss-dsi-mdp-trigger = "none";
				samsung,lpm_10nit_tx_cmds_revA = [29 00 00 00 00 00 02 53 22];
				samsung,flash_spi_er = [08 00 04 00 00 00 00];
				samsung,pll_ssc_disabled;
				samsung,ccb_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 b7 00 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,aod_candela_map_table_revA = <0x00 0x00 0x0a 0x00 0x02 0x01 0x0b 0x1b 0x00 0x0a 0x02 0x1c 0x30 0x00 0x1e 0x03 0x31 0xff 0x00 0x3c>;
				samsung,enter_hbm_ce_lux = <0x9c40>;
				samsung,poc_image_size = <0x86912>;
				samsung,self_grid_on_revA = <0x29000000 0x3f0 0x5a5a2900 0x00 0xd7c0001 0x1f0000 0x437 0x95f2901 0x00 0x3f0a5a5>;
				samsung,vint_tx_cmds_revA = [29 00 00 00 00 00 03 b0 19 f4 29 00 00 00 00 00 02 f4 00];
				samsung,poc_write_loop_start_tx_cmds_revA = [29 00 00 00 00 00 0d c1 00 00 00 06 00 00 00 00 00 00 00 04 29 00 00 00 00 00 02 c0 03];
				samsung,poc_write_loop_256byte_tx_cmds_revA = [29 00 00 00 00 00 03 b0 0d c1 29 00 00 00 00 00 81 c1 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 00 00 00 00 00 03 b0 8d c1 29 00 00 00 00 00 81 c1 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 00 00 00 00 00 02 c0 03];
				samsung,poc_write_loop_end_tx_cmds_revA = [29 00 00 00 01 00 0e c1 00 00 ff 32 00 00 00 00 00 00 80 04 01];
				ss,self_display = <0x509>;
				samsung,ldi_debug6_rx_cmds_revA = [06 01 00 00 00 00 01 e9 02 00];
				samsung,flash_spi_wr_enable = <0x8000106>;
				qcom,mdss-dsi-rx-eot-ignore;
				samsung,poc_post_erase_sector_tx_cmds_revA = [29 00 00 00 00 00 02 c0 00];
				qcom,esd-check-enabled;
				samsung,copr_disable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 e1 00 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 f2 b0 00 29 00 00 00 00 00 02 bb 28 29 00 00 00 00 00 03 b0 d1 9a 29 00 00 00 00 00 04 9a 00 00 00 29 00 00 00 00 00 02 69 00 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 03 b0 22 fd 29 00 00 00 00 00 02 fd 0c 29 00 00 00 00 00 03 fc a5 a5 29 00 00 00 00 00 02 53 22 29 00 00 00 00 00 03 b0 09 f4 29 00 00 00 00 00 02 f4 8a 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,ldi_debug7_rx_cmds_revA = [06 01 00 00 00 00 01 03 01 00];
				samsung,mdnie_tx_cmds_revA = [39 01 00 00 00 00 00 00 00];
				samsung,lpm_ctrl_alpm_off_tx_cmds_revA = [29 00 00 00 00 00 02 bb 00];
				samsung,flash_spi_wr_status_reg2 = [08 00 02 31 00];
				samsung,ldi_debug_pps2_rx_cmds_revA = [06 01 00 00 00 00 01 a2 2c 2d];
				samsung,mcd_off_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 b0 19 f4 29 01 00 00 00 00 02 f4 0e 29 01 00 00 00 00 03 b0 32 cb 29 01 00 00 00 00 04 cb 0b 00 06 29 01 00 00 00 00 03 b0 59 cb 29 01 00 00 00 00 02 cb 00 29 01 00 00 00 00 03 b0 6f cb 29 01 00 00 00 00 04 cb 0b 00 06 29 01 00 00 00 00 03 b0 95 cb 29 01 00 00 00 00 02 cb 00 29 01 00 00 00 00 03 b0 10 f6 29 01 00 00 00 00 05 f6 9c 9e ab 9c 29 01 00 00 00 00 03 b0 04 cc 29 01 00 00 00 00 02 cc 00 29 01 00 00 64 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				samsung,hw_cursor_tx_cmds_revA = [29 00 00 00 00 00 0f e4 00 01 00 04 00 00 05 00 66 00 00 00 3c 1e];
				samsung,gm2_gamma_comp_revA = [29 01 00 00 00 00 00 00 00];
				samsung,poc_write_addr_idx = <0x08 0x09 0x0a>;
				qcom,display-type = "secondary";
				samsung,acl_on_tx_cmds_revA = [29 00 00 00 00 00 03 b0 90 9b 29 00 00 00 00 00 08 9b 00 00 00 24 63 00 00 29 00 00 00 00 00 03 b0 9f 9b 29 00 00 00 00 00 02 9b 00 29 00 00 00 00 00 02 55 01];
				samsung,poc_erase_delay_us = <0x61a80>;
				samsung,reg_read_pos_tx_cmds_revA = [29 00 00 00 00 00 03 b0 00 00];
				samsung,support_poc_driver;
				samsung,level0_key_enable_tx_cmds_revA = [29 00 00 00 00 00 03 9f a5 a5];
				samsung,disp-model = "AMB623ZF01";
				samsung,manual_dbv_tx_cmds_revA = [29 00 00 00 00 00 04 6a 07 ff 01];
				label = "ss_dsi_panel_S6E3FAB_AMB623ZF01_HD";
				samsung,support_ddi_spi;
				samsung,poc_pre_erase_sector_tx_cmds_revA = [29 00 00 00 00 00 02 c0 02 29 00 00 00 00 00 0d c1 00 00 00 06 00 00 00 00 00 00 00 04 29 01 00 00 01 00 02 c0 03 29 00 00 00 00 00 0d c1 00 00 00 01 00 02 00 00 00 00 10 04 29 01 00 00 0a 00 02 c0 03];
				samsung,lpm_on_aor_tx_cmds_revC = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 b9 00 29 00 00 00 00 00 03 b0 af 9a 29 00 00 00 00 00 03 9a 08 f0 29 00 00 00 00 00 07 c6 01 77 ff 0d c0 2f 29 00 00 00 00 00 02 60 00 29 00 00 00 00 00 02 f7 0f 29 01 00 00 11 00 03 f0 a5 a5];
				samsung,poc_write_loop_cnt = <0x100>;
				samsung,lpm_swire_delay = <0x28>;
				samsung,elvss_rx_cmds_revA = [06 01 00 00 00 00 01 c6 01 07];
				samsung,ldi_debug5_rx_cmds_revA = [06 01 00 00 00 00 01 0f 01 00];
				qcom,mdss-brightness-default-level = <0xff>;
				samsung,poc_erase_sector_addr_idx = <0x05 0x06 0x07>;
				samsung,hbm_candela_map_table_revA = <0x00 0x100 0x100 0x28 0x1f6 0x01 0x101 0x101 0x30 0x1f8 0x02 0x102 0x102 0x38 0x1fa 0x03 0x103 0x103 0x40 0x1fc 0x04 0x104 0x104 0x47 0x1fe 0x05 0x105 0x105 0x4f 0x200 0x06 0x106 0x106 0x57 0x202 0x07 0x107 0x107 0x5f 0x204 0x08 0x108 0x108 0x67 0x206 0x09 0x109 0x109 0x6f 0x208 0x0a 0x10a 0x10a 0x77 0x20a 0x0b 0x10b 0x10b 0x7f 0x20c 0x0c 0x10c 0x10c 0x87 0x20e 0x0d 0x10d 0x10d 0x8f 0x210 0x0e 0x10e 0x10e 0x97 0x212 0x0f 0x10f 0x10f 0x9e 0x213 0x10 0x110 0x110 0xa6 0x215 0x11 0x111 0x111 0xae 0x217 0x12 0x112 0x112 0xb6 0x219 0x13 0x113 0x113 0xbe 0x21b 0x14 0x114 0x114 0xc6 0x21d 0x15 0x115 0x115 0xce 0x21f 0x16 0x116 0x116 0xd6 0x221 0x17 0x117 0x117 0xde 0x223 0x18 0x118 0x118 0xe6 0x225 0x19 0x119 0x119 0xed 0x227 0x1a 0x11a 0x11a 0xf5 0x229 0x1b 0x11b 0x11b 0xfd 0x22b 0x1c 0x11c 0x11c 0x105 0x22d 0x1d 0x11d 0x11d 0x10d 0x22f 0x1e 0x11e 0x11e 0x115 0x231 0x1f 0x11f 0x11f 0x11d 0x233 0x20 0x120 0x120 0x125 0x235 0x21 0x121 0x121 0x12d 0x237 0x22 0x122 0x122 0x135 0x239 0x23 0x123 0x123 0x13c 0x23a 0x24 0x124 0x124 0x144 0x23c 0x25 0x125 0x125 0x14c 0x23e 0x26 0x126 0x126 0x154 0x240 0x27 0x127 0x127 0x15c 0x242 0x28 0x128 0x128 0x164 0x244 0x29 0x129 0x129 0x16c 0x246 0x2a 0x12a 0x12a 0x174 0x248 0x2b 0x12b 0x12b 0x17c 0x24a 0x2c 0x12c 0x12c 0x184 0x24c 0x2d 0x12d 0x12d 0x18b 0x24e 0x2e 0x12e 0x12e 0x193 0x250 0x2f 0x12f 0x12f 0x19b 0x252 0x30 0x130 0x130 0x1a3 0x254 0x31 0x131 0x131 0x1ab 0x256 0x32 0x132 0x132 0x1b3 0x258 0x33 0x133 0x133 0x1bb 0x25a 0x34 0x134 0x134 0x1c3 0x25c 0x35 0x135 0x135 0x1cb 0x25e 0x36 0x136 0x136 0x1d3 0x260 0x37 0x137 0x137 0x1da 0x262 0x38 0x138 0x138 0x1e2 0x264 0x39 0x139 0x139 0x1ea 0x266 0x3a 0x13a 0x13a 0x1f2 0x268 0x3b 0x13b 0x13b 0x1fa 0x26a 0x3c 0x13c 0x13c 0x202 0x26c 0x3d 0x13d 0x13d 0x20a 0x26e 0x3e 0x13e 0x13e 0x212 0x270 0x3f 0x13f 0x13f 0x21a 0x272 0x40 0x140 0x140 0x222 0x274 0x41 0x141 0x141 0x22a 0x276 0x42 0x142 0x142 0x231 0x277 0x43 0x143 0x143 0x239 0x279 0x44 0x144 0x144 0x241 0x27b 0x45 0x145 0x145 0x249 0x27d 0x46 0x146 0x146 0x251 0x27f 0x47 0x147 0x147 0x259 0x281 0x48 0x148 0x148 0x261 0x283 0x49 0x149 0x149 0x269 0x285 0x4a 0x14a 0x14a 0x271 0x287 0x4b 0x14b 0x14b 0x279 0x289 0x4c 0x14c 0x14c 0x280 0x28b 0x4d 0x14d 0x14d 0x288 0x28d 0x4e 0x14e 0x14e 0x290 0x28f 0x4f 0x14f 0x14f 0x298 0x291 0x50 0x150 0x150 0x2a0 0x293 0x51 0x151 0x151 0x2a8 0x295 0x52 0x152 0x152 0x2b0 0x297 0x53 0x153 0x153 0x2b8 0x299 0x54 0x154 0x154 0x2c0 0x29b 0x55 0x155 0x155 0x2c8 0x29d 0x56 0x156 0x156 0x2cf 0x29e 0x57 0x157 0x157 0x2d7 0x2a0 0x58 0x158 0x158 0x2df 0x2a2 0x59 0x159 0x159 0x2e7 0x2a4 0x5a 0x15a 0x15a 0x2ef 0x2a6 0x5b 0x15b 0x15b 0x2f7 0x2a8 0x5c 0x15c 0x15c 0x2ff 0x2aa 0x5d 0x15d 0x15d 0x307 0x2ac 0x5e 0x15e 0x15e 0x30f 0x2ae 0x5f 0x15f 0x15f 0x317 0x2b0 0x60 0x160 0x160 0x31e 0x2b2 0x61 0x161 0x161 0x326 0x2b4 0x62 0x162 0x162 0x32e 0x2b6 0x63 0x163 0x163 0x336 0x2b8 0x64 0x164 0x164 0x33e 0x2ba 0x65 0x165 0x165 0x346 0x2bc 0x66 0x166 0x166 0x34e 0x2be 0x67 0x167 0x167 0x356 0x2c0 0x68 0x168 0x168 0x35e 0x2c2 0x69 0x169 0x169 0x366 0x2c4 0x6a 0x16a 0x16a 0x36d 0x2c6 0x6b 0x16b 0x16b 0x375 0x2c8 0x6c 0x16c 0x16c 0x37d 0x2ca 0x6d 0x16d 0x16d 0x385 0x2cc 0x6e 0x16e 0x16e 0x38d 0x2ce 0x6f 0x16f 0x16f 0x395 0x2d0 0x70 0x170 0x170 0x39d 0x2d2 0x71 0x171 0x171 0x3a5 0x2d4 0x72 0x172 0x172 0x3ad 0x2d6 0x73 0x173 0x173 0x3b5 0x2d8 0x74 0x174 0x174 0x3bd 0x2da 0x75 0x175 0x175 0x3c4 0x2db 0x76 0x176 0x176 0x3cc 0x2dd 0x77 0x177 0x177 0x3d4 0x2df 0x78 0x178 0x178 0x3dc 0x2e1 0x79 0x179 0x179 0x3e4 0x2e3 0x7a 0x17a 0x17a 0x3ec 0x2e5 0x7b 0x17b 0x17b 0x3f4 0x2e7 0x7c 0x17c 0x17c 0x3fc 0x2e9 0x7d 0x17d 0x17d 0x404 0x2eb 0x7e 0x17e 0x17e 0x40c 0x2ed 0x7f 0x17f 0x17f 0x413 0x2ef 0x80 0x180 0x180 0x41b 0x2f1 0x81 0x181 0x181 0x423 0x2f3 0x82 0x182 0x182 0x42b 0x2f5 0x83 0x183 0x183 0x433 0x2f7 0x84 0x184 0x184 0x43b 0x2f9 0x85 0x185 0x185 0x443 0x2fb 0x86 0x186 0x186 0x44b 0x2fd 0x87 0x187 0x187 0x453 0x2ff 0x88 0x188 0x188 0x45b 0x301 0x89 0x189 0x189 0x462 0x302 0x8a 0x18a 0x18a 0x46a 0x304 0x8b 0x18b 0x18b 0x472 0x306 0x8c 0x18c 0x18c 0x47a 0x308 0x8d 0x18d 0x18d 0x482 0x30a 0x8e 0x18e 0x18e 0x48a 0x30c 0x8f 0x18f 0x18f 0x492 0x30e 0x90 0x190 0x190 0x49a 0x310 0x91 0x191 0x191 0x4a2 0x312 0x92 0x192 0x192 0x4aa 0x314 0x93 0x193 0x193 0x4b1 0x316 0x94 0x194 0x194 0x4b9 0x318 0x95 0x195 0x195 0x4c1 0x31a 0x96 0x196 0x196 0x4c9 0x31c 0x97 0x197 0x197 0x4d1 0x31e 0x98 0x198 0x198 0x4d9 0x320 0x99 0x199 0x199 0x4e1 0x322 0x9a 0x19a 0x19a 0x4e9 0x324 0x9b 0x19b 0x19b 0x4f1 0x326 0x9c 0x19c 0x19c 0x4f9 0x328 0x9d 0x19d 0x19d 0x500 0x32a 0x9e 0x19e 0x19e 0x508 0x32c 0x9f 0x19f 0x19f 0x510 0x32e 0xa0 0x1a0 0x1a0 0x518 0x330 0xa1 0x1a1 0x1a1 0x520 0x332 0xa2 0x1a2 0x1a2 0x528 0x334 0xa3 0x1a3 0x1a3 0x530 0x336 0xa4 0x1a4 0x1a4 0x538 0x338 0xa5 0x1a5 0x1a5 0x540 0x33a 0xa6 0x1a6 0x1a6 0x548 0x33c 0xa7 0x1a7 0x1a7 0x550 0x33e 0xa8 0x1a8 0x1a8 0x557 0x33f 0xa9 0x1a9 0x1a9 0x55f 0x341 0xaa 0x1aa 0x1aa 0x567 0x343 0xab 0x1ab 0x1ab 0x56f 0x345 0xac 0x1ac 0x1ac 0x577 0x347 0xad 0x1ad 0x1ad 0x57f 0x349 0xae 0x1ae 0x1ae 0x587 0x34b 0xaf 0x1af 0x1af 0x58f 0x34d 0xb0 0x1b0 0x1b0 0x597 0x34f 0xb1 0x1b1 0x1b1 0x59f 0x351 0xb2 0x1b2 0x1b2 0x5a6 0x353 0xb3 0x1b3 0x1b3 0x5ae 0x355 0xb4 0x1b4 0x1b4 0x5b6 0x357 0xb5 0x1b5 0x1b5 0x5be 0x359 0xb6 0x1b6 0x1b6 0x5c6 0x35b 0xb7 0x1b7 0x1b7 0x5ce 0x35d 0xb8 0x1b8 0x1b8 0x5d6 0x35f 0xb9 0x1b9 0x1b9 0x5de 0x361 0xba 0x1ba 0x1ba 0x5e6 0x363 0xbb 0x1bb 0x1bb 0x5ee 0x365 0xbc 0x1bc 0x1bc 0x5f5 0x366 0xbd 0x1bd 0x1bd 0x5fd 0x368 0xbe 0x1be 0x1be 0x605 0x36a 0xbf 0x1bf 0x1bf 0x60d 0x36c 0xc0 0x1c0 0x1c0 0x615 0x36e 0xc1 0x1c1 0x1c1 0x61d 0x370 0xc2 0x1c2 0x1c2 0x625 0x372 0xc3 0x1c3 0x1c3 0x62d 0x374 0xc4 0x1c4 0x1c4 0x635 0x376 0xc5 0x1c5 0x1c5 0x63d 0x378 0xc6 0x1c6 0x1c6 0x644 0x37a 0xc7 0x1c7 0x1c7 0x64c 0x37c 0xc8 0x1c8 0x1c8 0x654 0x37e 0xc9 0x1c9 0x1c9 0x65c 0x380 0xca 0x1ca 0x1ca 0x664 0x382 0xcb 0x1cb 0x1cb 0x66c 0x384 0xcc 0x1cc 0x1cc 0x674 0x386 0xcd 0x1cd 0x1cd 0x67c 0x388 0xce 0x1ce 0x1ce 0x684 0x38a 0xcf 0x1cf 0x1cf 0x68c 0x38c 0xd0 0x1d0 0x1d0 0x693 0x38e 0xd1 0x1d1 0x1d1 0x69b 0x390 0xd2 0x1d2 0x1d2 0x6a3 0x392 0xd3 0x1d3 0x1d3 0x6ab 0x394 0xd4 0x1d4 0x1d4 0x6b3 0x396 0xd5 0x1d5 0x1d5 0x6bb 0x398 0xd6 0x1d6 0x1d6 0x6c3 0x39a 0xd7 0x1d7 0x1d7 0x6cb 0x39c 0xd8 0x1d8 0x1d8 0x6d3 0x39e 0xd9 0x1d9 0x1d9 0x6db 0x3a0 0xda 0x1da 0x1da 0x6e3 0x3a2 0xdb 0x1db 0x1db 0x6ea 0x3a3 0xdc 0x1dc 0x1dc 0x6f2 0x3a5 0xdd 0x1dd 0x1dd 0x6fa 0x3a7 0xde 0x1de 0x1de 0x702 0x3a9 0xdf 0x1df 0x1df 0x70a 0x3ab 0xe0 0x1e0 0x1e0 0x712 0x3ad 0xe1 0x1e1 0x1e1 0x71a 0x3af 0xe2 0x1e2 0x1e2 0x722 0x3b1 0xe3 0x1e3 0x1e3 0x72a 0x3b3 0xe4 0x1e4 0x1e4 0x732 0x3b5 0xe5 0x1e5 0x1e5 0x739 0x3b7 0xe6 0x1e6 0x1e6 0x741 0x3b9 0xe7 0x1e7 0x1e7 0x749 0x3bb 0xe8 0x1e8 0x1e8 0x751 0x3bd 0xe9 0x1e9 0x1e9 0x759 0x3bf 0xea 0x1ea 0x1ea 0x761 0x3c1 0xeb 0x1eb 0x1eb 0x769 0x3c3 0xec 0x1ec 0x1ec 0x771 0x3c5 0xed 0x1ed 0x1ed 0x779 0x3c7 0xee 0x1ee 0x1ee 0x781 0x3c9 0xef 0x1ef 0x1ef 0x788 0x3ca 0xf0 0x1f0 0x1f0 0x790 0x3cc 0xf1 0x1f1 0x1f1 0x798 0x3ce 0xf2 0x1f2 0x1f2 0x7a0 0x3d0 0xf3 0x1f3 0x1f3 0x7a8 0x3d2 0xf4 0x1f4 0x1f4 0x7b0 0x3d4 0xf5 0x1f5 0x1f5 0x7b8 0x3d6 0xf6 0x1f6 0x1f6 0x7c0 0x3d8 0xf7 0x1f7 0x1f7 0x7c8 0x3da 0xf8 0x1f8 0x1f8 0x7d0 0x3dc 0xf9 0x1f9 0x1f9 0x7d7 0x3de 0xfa 0x1fa 0x1fa 0x7df 0x3e0 0xfb 0x1fb 0x1fb 0x7e7 0x3e2 0xfc 0x1fc 0x1fc 0x7ef 0x3e4 0xfd 0x1fd 0x1fd 0x7f7 0x3e6 0xfe 0x1fe 0x1fe 0x7ff 0x3e8>;
				samsung,ffc_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 08 c5 11 10 50 50 a0 50 a0 29 00 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,flash_spi_wr_status_reg1_end = [08 00 02 01 5e];
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				samsung,lpm_ctrl_hlpm_off_tx_cmds_revA = [29 00 00 00 00 00 02 bb 00];
				qcom,mdss-dsi-panel-mode-gpio-state = "invalid";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a>;
				samsung,ldi_debug2_rx_cmds_revA = [06 01 00 00 00 00 01 ee 01 00];
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-panel-hdr-enabled;
				samsung,manufacture_id0_rx_cmds_revA = [06 01 00 00 00 00 01 da 01 00];
				qcom,mdss-dsi-panel-average-brightness = <0x124f80>;
				samsung,panel-vendor = "SDC";
				samsung,copr_enable_tx_cmds_revA = <0x29000000 0x3f0 0x5a5a2900 0x00 0x35e10915 0x15000000 0x00 0x1f00af 0x6300cf 0x830000 0x33f 0x8db009f 0x5300df 0x93008f 0x4300ef 0xa30000 0x33f 0x8db2900 0x00 0x3f0a5a5>;
				qcom,mdss-pan-physical-width-dimension = <0x36>;
				qcom,mdss-dsi-lane-1-state;
				samsung,octa_id_rx_cmds_revA = [06 01 00 00 00 00 01 a1 14 0b];
				samsung,support_factory_panel_swap;
				samsung,packet_size_tx_cmds_revA = [37 01 00 00 00 00 02 07 00];
				qcom,mdss-dsi-bl-max-level = <0x1fe>;
				samsung,mtp_read_sysfs_rx_cmds_revA = [06 01 00 00 00 00 01 00 00 00];
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				samsung,lpm_ctrl_hlpm_10nit_tx_cmds_revA = [29 00 00 00 00 00 04 9a 07 7d 40];
				samsung,support_dynamic_mipi_clk;
				samsung,smart_dimming_mtp_tx_cmds_revA = [29 00 00 00 00 00 23 c8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00];
				samsung,ub-con-det = <0x4d0 0x03 0x00>;
				qcom,dsi-sec-ctrl-num = <0x01>;
				samsung,display_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 b0 06 c6 29 00 00 00 00 00 02 c6 18 05 01 00 00 15 00 01 29 29 01 00 00 00 00 03 9f 5a 5a 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_ctrl_hlpm_2nit_tx_cmds_revA = [29 00 00 00 00 00 04 9a 07 7d 40];
				samsung,lpm_ctrl_alpm_30nit_tx_cmds_revA = [29 00 00 00 00 00 04 9a 05 08 40];
				qcom,platform-te-gpio = <0x3c 0x57 0x00>;
				qcom,mdss-dsi-border-color = <0x00>;
				samsung,hmt_disable_tx_cmds_revA = <0x29000000 0x3f0 0x5a5a2900 0x00 0x3b0af9a 0x29000000 0x39a 0x1862900 0x00 0x3b0c99a 0x29000000 0x29a 0x41290000 0x39 0xcb00119d 0x9d000000 0xdbdb 0x9b8dded3 0xd1c3cec4 0xc1cfdb5b 0x5bdb9bcd 0x9ed3d1c3 0xcec4c1db 0xdbdbc080 0x00 0x80808080 0x8080000b 0x60000 0x290000 0x02 0xf70f2901 0x00 0x3f0a5a5>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x3d13 0x4042 0x84d0 0x3e80 0x33c2 0x86c4 0x1d4c 0xbb8>;
				samsung,pointing_gpara;
				samsung,lpm_ctrl_alpm_2nit_tx_cmds_revA = [29 00 00 00 00 00 04 9a 08 08 40];
				samsung,delayed-display-on = <0x01>;
				samsung,support_gamma_mode2;
				samsung,flash_spi_wr_status_reg1 = [08 00 02 01 00];
				samsung,center_gamma_60hs_rx_cmds_revA = [06 01 00 00 00 00 01 c8 22 6f];
				qcom,mdss-dsi-bl-min-level = <0x01>;
				samsung,esd-irq-trigger1 = "falling";
				samsung,dia_off_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 b0 3b 91 29 01 00 00 00 00 02 91 01 29 01 00 00 00 00 03 f0 a5 5a];
				samsung,lpm_ctrl_alpm_10nit_tx_cmds_revA = [29 00 00 00 00 00 04 9a 08 08 40];
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				samsung,acl_map_table_revA = <0x02 0x01 0x03 0x01 0x04 0x01 0x05 0x01 0x06 0x01 0x07 0x01 0x08 0x01 0x09 0x01 0x0a 0x01 0x0b 0x01 0x0c 0x01 0x0d 0x01 0x0e 0x01 0x0f 0x01 0x10 0x01 0x11 0x01 0x13 0x01 0x14 0x01 0x15 0x01 0x16 0x01 0x18 0x01 0x19 0x01 0x1b 0x01 0x1d 0x01 0x1e 0x01 0x20 0x01 0x22 0x01 0x25 0x01 0x27 0x01 0x29 0x01 0x2c 0x01 0x2f 0x01 0x32 0x01 0x35 0x01 0x38 0x01 0x3c 0x01 0x40 0x01 0x44 0x01 0x48 0x01 0x4d 0x01 0x52 0x01 0x57 0x01 0x5d 0x01 0x62 0x01 0x69 0x01 0x6f 0x01 0x77 0x01 0x7e 0x01 0x86 0x01 0x8f 0x01 0x98 0x01 0xa2 0x01 0xac 0x01 0xb7 0x01 0xc3 0x01 0xcf 0x01 0xdc 0x01 0xea 0x01 0xf9 0x01 0x109 0x01 0x11a 0x01 0x12c 0x01 0x13c 0x01 0x14d 0x01 0x15e 0x01 0x165 0x01 0x16d 0x01 0x174 0x01 0x17c 0x01 0x183 0x01 0x18b 0x01 0x193 0x01 0x19c 0x01 0x1a4 0x01>;
				qcom,mdss-pan-physical-height-dimension = <0x94>;
				qcom,mdss-dsi-bpp = <0x18>;
				samsung,level2_key_enable_tx_cmds_revA = [29 00 00 00 00 00 03 fc 5a 5a];
				samsung,flash_spi_wr_page_program = [08 01 04 02 00 00 00 01 02 03 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 04 05 06 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 1e 5f];
				samsung,dyn_mipi_clk_ffc_cmds_revA = <0x29000000 0x8c5 0x11105050 0xa050a029 0x00 0x8c511 0x105050f2 0x50f22900 0x00 0x8c51110 0x5050a050 0xa0290000 0x08 0xc5111050 0x4daf4daf>;
				samsung,flash_gamma_tx_cmds_revA = [39 01 00 00 00 00 0a c1 00 00 6b 00 00 00 c1 00 00 39 01 00 00 0a 00 02 c0 03];
				samsung,poc_post_read_tx_cmds_revA = [29 00 00 00 00 00 02 c0 00];
				samsung,poc_pre_read_tx_cmds_revA = [29 00 00 00 00 00 02 c0 02 29 00 00 00 00 00 0d c1 00 00 00 06 00 00 00 00 00 00 00 04 29 01 00 00 01 00 02 c0 03 29 00 00 00 00 00 0d c1 00 00 00 01 5e 02 00 00 00 00 10 04 29 01 00 00 1e 00 02 c0 03];
				qcom,ulps-enabled;
				samsung,dia_on_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 b0 3b 91 29 01 00 00 00 00 02 91 02 29 01 00 00 00 00 03 f0 a5 5a];
				samsung,ldi_debug4_rx_cmds_revA = [06 01 00 00 00 00 01 05 01 00];
				samsung,lpm_ctrl_hlpm_60nit_tx_cmds_revA = [29 00 00 00 00 00 04 9a 00 1b 00];
				samsung,hmt_candela_map_table_revA = <0x00 0x00 0x00 0x199 0x19 0x01 0x01 0x01 0x19f 0x1a 0x02 0x02 0x02 0x1a6 0x1a 0x03 0x03 0x03 0x1ac 0x1a 0x04 0x04 0x04 0x1b3 0x1b 0x05 0x05 0x05 0x1b9 0x1b 0x06 0x06 0x06 0x1c0 0x1c 0x07 0x07 0x07 0x1c6 0x1c 0x08 0x08 0x08 0x1cc 0x1d 0x09 0x09 0x09 0x1d3 0x1d 0x0a 0x0a 0x0a 0x1d9 0x1e 0x0b 0x0b 0x0b 0x1e0 0x1e 0x0c 0x0c 0x0c 0x1e6 0x1f 0x0d 0x0d 0x0d 0x1ed 0x1f 0x0e 0x0e 0x0e 0x1f3 0x20 0x0f 0x0f 0x0f 0x1f9 0x20 0x10 0x10 0x10 0x200 0x21 0x11 0x11 0x11 0x206 0x21 0x12 0x12 0x12 0x20d 0x22 0x13 0x13 0x13 0x213 0x22 0x14 0x14 0x14 0x219 0x22 0x15 0x15 0x15 0x220 0x23 0x16 0x16 0x16 0x226 0x23 0x17 0x17 0x17 0x22d 0x24 0x18 0x18 0x18 0x233 0x24 0x19 0x19 0x19 0x23a 0x25 0x1a 0x1a 0x1a 0x240 0x25 0x1b 0x1b 0x1b 0x246 0x26 0x1c 0x1c 0x1c 0x24d 0x26 0x1d 0x1d 0x1d 0x253 0x27 0x1e 0x1e 0x1e 0x25a 0x27 0x1f 0x1f 0x1f 0x260 0x28 0x20 0x20 0x20 0x267 0x28 0x21 0x21 0x21 0x26d 0x29 0x22 0x22 0x22 0x273 0x29 0x23 0x23 0x23 0x27a 0x2a 0x24 0x24 0x24 0x280 0x2a 0x25 0x25 0x25 0x287 0x2a 0x26 0x26 0x26 0x28d 0x2b 0x27 0x27 0x27 0x294 0x2b 0x28 0x28 0x28 0x29a 0x2c 0x29 0x29 0x29 0x2a0 0x2c 0x2a 0x2a 0x2a 0x2a7 0x2d 0x2b 0x2b 0x2b 0x2ad 0x2d 0x2c 0x2c 0x2c 0x2b4 0x2e 0x2d 0x2d 0x2d 0x2ba 0x2e 0x2e 0x2e 0x2e 0x2c0 0x2f 0x2f 0x2f 0x2f 0x2c7 0x2f 0x30 0x30 0x30 0x2cd 0x30 0x31 0x31 0x31 0x2d4 0x30 0x32 0x32 0x32 0x2da 0x31 0x33 0x33 0x33 0x2e1 0x31 0x34 0x34 0x34 0x2e7 0x32 0x35 0x35 0x35 0x2ed 0x32 0x36 0x36 0x36 0x2f4 0x32 0x37 0x37 0x37 0x2fa 0x33 0x38 0x38 0x38 0x301 0x33 0x39 0x39 0x39 0x307 0x34 0x3a 0x3a 0x3a 0x30e 0x34 0x3b 0x3b 0x3b 0x314 0x35 0x3c 0x3c 0x3c 0x31a 0x35 0x3d 0x3d 0x3d 0x321 0x36 0x3e 0x3e 0x3e 0x327 0x36 0x3f 0x3f 0x3f 0x32e 0x37 0x40 0x40 0x40 0x334 0x37 0x41 0x41 0x41 0x33b 0x38 0x42 0x42 0x42 0x341 0x38 0x43 0x43 0x43 0x347 0x39 0x44 0x44 0x44 0x34e 0x39 0x45 0x45 0x45 0x354 0x3a 0x46 0x46 0x46 0x35b 0x3a 0x47 0x47 0x47 0x361 0x3a 0x48 0x48 0x48 0x367 0x3b 0x49 0x49 0x49 0x36e 0x3b 0x4a 0x4a 0x4a 0x374 0x3c 0x4b 0x4b 0x4b 0x37b 0x3c 0x4c 0x4c 0x4c 0x381 0x3d 0x4d 0x4d 0x4d 0x388 0x3d 0x4e 0x4e 0x4e 0x38e 0x3e 0x4f 0x4f 0x4f 0x394 0x3e 0x50 0x50 0x50 0x39b 0x3f 0x51 0x51 0x51 0x3a1 0x3f 0x52 0x52 0x52 0x3a8 0x40 0x53 0x53 0x53 0x3ae 0x40 0x54 0x54 0x54 0x3b5 0x41 0x55 0x55 0x55 0x3bb 0x41 0x56 0x56 0x56 0x3c1 0x42 0x57 0x57 0x57 0x3c8 0x42 0x58 0x58 0x58 0x3ce 0x42 0x59 0x59 0x59 0x3d5 0x43 0x5a 0x5a 0x5a 0x3db 0x43 0x5b 0x5b 0x5b 0x3e2 0x44 0x5c 0x5c 0x5c 0x3e8 0x44 0x5d 0x5d 0x5d 0x3ee 0x45 0x5e 0x5e 0x5e 0x3f5 0x45 0x5f 0x5f 0x5f 0x3fb 0x46 0x60 0x60 0x60 0x402 0x46 0x61 0x61 0x61 0x408 0x47 0x62 0x62 0x62 0x40f 0x47 0x63 0x63 0x63 0x415 0x48 0x64 0x64 0x64 0x41b 0x48 0x65 0x65 0x65 0x422 0x49 0x66 0x66 0x66 0x428 0x49 0x67 0x67 0x67 0x42f 0x4a 0x68 0x68 0x68 0x435 0x4a 0x69 0x69 0x69 0x43b 0x4a 0x6a 0x6a 0x6a 0x442 0x4b 0x6b 0x6b 0x6b 0x448 0x4b 0x6c 0x6c 0x6c 0x44f 0x4c 0x6d 0x6d 0x6d 0x455 0x4c 0x6e 0x6e 0x6e 0x45c 0x4d 0x6f 0x6f 0x6f 0x462 0x4d 0x70 0x70 0x70 0x468 0x4e 0x71 0x71 0x71 0x46f 0x4e 0x72 0x72 0x72 0x475 0x4f 0x73 0x73 0x73 0x47c 0x4f 0x74 0x74 0x74 0x482 0x50 0x75 0x75 0x75 0x489 0x50 0x76 0x76 0x76 0x48f 0x51 0x77 0x77 0x77 0x495 0x51 0x78 0x78 0x78 0x49c 0x52 0x79 0x79 0x79 0x4a2 0x52 0x7a 0x7a 0x7a 0x4a9 0x52 0x7b 0x7b 0x7b 0x4af 0x53 0x7c 0x7c 0x7c 0x4b6 0x53 0x7d 0x7d 0x7d 0x4bc 0x54 0x7e 0x7e 0x7e 0x4c2 0x54 0x7f 0x7f 0x7f 0x4c9 0x55 0x80 0x80 0x80 0x4cf 0x55 0x81 0x81 0x81 0x4d6 0x56 0x82 0x82 0x82 0x4dc 0x56 0x83 0x83 0x83 0x4e2 0x57 0x84 0x84 0x84 0x4e9 0x57 0x85 0x85 0x85 0x4ef 0x58 0x86 0x86 0x86 0x4f6 0x58 0x87 0x87 0x87 0x4fc 0x59 0x88 0x88 0x88 0x503 0x59 0x89 0x89 0x89 0x509 0x5a 0x8a 0x8a 0x8a 0x50f 0x5a 0x8b 0x8b 0x8b 0x516 0x5a 0x8c 0x8c 0x8c 0x51c 0x5b 0x8d 0x8d 0x8d 0x523 0x5b 0x8e 0x8e 0x8e 0x529 0x5c 0x8f 0x8f 0x8f 0x530 0x5c 0x90 0x90 0x90 0x536 0x5d 0x91 0x91 0x91 0x53c 0x5d 0x92 0x92 0x92 0x543 0x5e 0x93 0x93 0x93 0x549 0x5e 0x94 0x94 0x94 0x550 0x5f 0x95 0x95 0x95 0x556 0x5f 0x96 0x96 0x96 0x55d 0x60 0x97 0x97 0x97 0x563 0x60 0x98 0x98 0x98 0x569 0x61 0x99 0x99 0x99 0x570 0x61 0x9a 0x9a 0x9a 0x576 0x62 0x9b 0x9b 0x9b 0x57d 0x62 0x9c 0x9c 0x9c 0x583 0x62 0x9d 0x9d 0x9d 0x589 0x63 0x9e 0x9e 0x9e 0x590 0x63 0x9f 0x9f 0x9f 0x596 0x64 0xa0 0xa0 0xa0 0x59d 0x64 0xa1 0xa1 0xa1 0x5a3 0x65 0xa2 0xa2 0xa2 0x5aa 0x65 0xa3 0xa3 0xa3 0x5b0 0x66 0xa4 0xa4 0xa4 0x5b6 0x66 0xa5 0xa5 0xa5 0x5bd 0x67 0xa6 0xa6 0xa6 0x5c3 0x67 0xa7 0xa7 0xa7 0x5ca 0x68 0xa8 0xa8 0xa8 0x5d0 0x68 0xa9 0xa9 0xa9 0x5d7 0x69 0xaa 0xaa 0xaa 0x5dd 0x69 0xab 0xab 0xab 0x5e3 0x6a 0xac 0xac 0xac 0x5ea 0x6a 0xad 0xad 0xad 0x5f0 0x6a 0xae 0xae 0xae 0x5f7 0x6b 0xaf 0xaf 0xaf 0x5fd 0x6b 0xb0 0xb0 0xb0 0x604 0x6c 0xb1 0xb1 0xb1 0x60a 0x6c 0xb2 0xb2 0xb2 0x610 0x6d 0xb3 0xb3 0xb3 0x617 0x6d 0xb4 0xb4 0xb4 0x61d 0x6e 0xb5 0xb5 0xb5 0x624 0x6e 0xb6 0xb6 0xb6 0x62a 0x6f 0xb7 0xb7 0xb7 0x631 0x6f 0xb8 0xb8 0xb8 0x637 0x70 0xb9 0xb9 0xb9 0x63d 0x70 0xba 0xba 0xba 0x644 0x71 0xbb 0xbb 0xbb 0x64a 0x71 0xbc 0xbc 0xbc 0x651 0x72 0xbd 0xbd 0xbd 0x657 0x72 0xbe 0xbe 0xbe 0x65d 0x72 0xbf 0xbf 0xbf 0x664 0x73 0xc0 0xc0 0xc0 0x66a 0x73 0xc1 0xc1 0xc1 0x671 0x74 0xc2 0xc2 0xc2 0x677 0x74 0xc3 0xc3 0xc3 0x67e 0x75 0xc4 0xc4 0xc4 0x684 0x75 0xc5 0xc5 0xc5 0x68a 0x76 0xc6 0xc6 0xc6 0x691 0x76 0xc7 0xc7 0xc7 0x697 0x77 0xc8 0xc8 0xc8 0x69e 0x77 0xc9 0xc9 0xc9 0x6a4 0x78 0xca 0xca 0xca 0x6ab 0x78 0xcb 0xcb 0xcb 0x6b1 0x79 0xcc 0xcc 0xcc 0x6b7 0x79 0xcd 0xcd 0xcd 0x6be 0x7a 0xce 0xce 0xce 0x6c4 0x7a 0xcf 0xcf 0xcf 0x6cb 0x7a 0xd0 0xd0 0xd0 0x6d1 0x7b 0xd1 0xd1 0xd1 0x6d8 0x7b 0xd2 0xd2 0xd2 0x6de 0x7c 0xd3 0xd3 0xd3 0x6e4 0x7c 0xd4 0xd4 0xd4 0x6eb 0x7d 0xd5 0xd5 0xd5 0x6f1 0x7d 0xd6 0xd6 0xd6 0x6f8 0x7e 0xd7 0xd7 0xd7 0x6fe 0x7e 0xd8 0xd8 0xd8 0x704 0x7f 0xd9 0xd9 0xd9 0x70b 0x7f 0xda 0xda 0xda 0x711 0x80 0xdb 0xdb 0xdb 0x718 0x80 0xdc 0xdc 0xdc 0x71e 0x81 0xdd 0xdd 0xdd 0x725 0x81 0xde 0xde 0xde 0x72b 0x82 0xdf 0xdf 0xdf 0x731 0x82 0xe0 0xe0 0xe0 0x738 0x82 0xe1 0xe1 0xe1 0x73e 0x83 0xe2 0xe2 0xe2 0x745 0x83 0xe3 0xe3 0xe3 0x74b 0x84 0xe4 0xe4 0xe4 0x752 0x84 0xe5 0xe5 0xe5 0x758 0x85 0xe6 0xe6 0xe6 0x75e 0x85 0xe7 0xe7 0xe7 0x765 0x86 0xe8 0xe8 0xe8 0x76b 0x86 0xe9 0xe9 0xe9 0x772 0x87 0xea 0xea 0xea 0x778 0x87 0xeb 0xeb 0xeb 0x77f 0x88 0xec 0xec 0xec 0x785 0x88 0xed 0xed 0xed 0x78b 0x89 0xee 0xee 0xee 0x792 0x89 0xef 0xef 0xef 0x798 0x8a 0xf0 0xf0 0xf0 0x79f 0x8a 0xf1 0xf1 0xf1 0x7a5 0x8a 0xf2 0xf2 0xf2 0x7ab 0x8b 0xf3 0xf3 0xf3 0x7b2 0x8b 0xf4 0xf4 0xf4 0x7b8 0x8c 0xf5 0xf5 0xf5 0x7bf 0x8c 0xf6 0xf6 0xf6 0x7c5 0x8d 0xf7 0xf7 0xf7 0x7cc 0x8d 0xf8 0xf8 0xf8 0x7d2 0x8e 0xf9 0xf9 0xf9 0x7d8 0x8e 0xfa 0xfa 0xfa 0x7df 0x8f 0xfb 0xfb 0xfb 0x7e5 0x8f 0xfc 0xfc 0xfc 0x7ec 0x90 0xfd 0xfd 0xfd 0x7f2 0x90 0xfe 0xfe 0xfe 0x7f9 0x91 0xff 0xff 0xff 0x7ff 0x91>;
				samsung,flash_spi_rd_manufacture_id = [08 00 01 9f 08 00 01];
				samsung,esc-clk-128M;
				samsung,display_off_tx_cmds_revA = <0x29000000 0x39f 0xa5a50501 0x00 0x1282900 0x00 0x39f5a5a>;
				samsung,support_lp_rx_err_recovery;
				samsung,poc_write_loop_data_add_tx_cmds_revA = [29 00 00 00 00 00 0e c1 00 00 ff 32 00 00 00 00 00 00 40 04 01];
				samsung,lpm_ctrl_hlpm_30nit_tx_cmds_revA = [29 00 00 00 00 00 04 9a 04 89 40];
				samsung,poc_read_tx_cmds_revA = <0x29000000 0xec1 0x6b 0x00 0x04 0x1290000 0x02 0xc0032900 0x00 0x3b00cfb>;
				samsung,hmt_elvss_tx_cmds_revA = [29 00 00 00 00 00 04 b5 00 00 16];
				qcom,mdss-dsi-t-clk-post = <0x19>;
				samsung,level1_key_enable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a];
				samsung,elvss_interpolation_temperature = <0xfffffff1>;
				qcom,mdss-dsi-panel-blackness-level = <0x05>;
				samsung,ldi_debug8_rx_cmds_revA = [06 01 00 00 00 00 01 a2 59 00];
				samsung,center_gamma_120hs_rx_cmds_revA = [06 01 00 00 00 00 01 c9 22 25];
				samsung,support_vrr_based_bl;
				samsung,poc_disable_tx_cmds_revA = <0x29000000 0x3f0 0xa5a52900 0x00 0x3f1a5a5>;
				samsung,ldi_debug1_rx_cmds_revA = [06 01 00 00 00 00 01 ed 01 00];
				samsung,lpm_brightnes_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 d1 9a 29 00 00 00 00 00 04 9a 08 08 40 29 00 00 00 00 00 02 53 23 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f0 a5 a5];
				qcom,mdss-dsi-interleave-mode = <0x00>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				samsung,manufacture_id1_rx_cmds_revA = [06 01 00 00 00 00 01 db 01 00];
				samsung,poc_read_rx_cmds_revA = [06 01 00 00 00 00 01 fb 01 00];
				samsung,flash_gamma_post_tx_cmds_revA = [39 01 00 00 00 00 02 c0 00 39 01 00 00 00 00 03 f0 a5 a5 39 01 00 00 00 00 03 f1 a5 a5];
				qcom,mdss-dsi-lane-2-state;
				samsung,gamma_mode2_normal_tx_cmds_revA = [29 00 00 00 00 00 02 53 28 29 00 00 00 00 00 03 b0 05 c6 29 00 00 00 00 00 02 c6 16 29 00 00 00 00 00 03 b0 0b 92 29 00 00 00 00 00 02 92 6f 29 00 00 00 00 00 03 b0 2d c6 29 00 00 00 00 00 02 c6 19 29 00 00 00 00 00 03 51 07 ff 29 00 00 00 00 00 02 f7 0f];
				samsung,module_info_rx_cmds_revA = [06 01 00 00 00 00 01 a1 0b 00];
				samsung,self_grid_off_revA = [29 00 00 00 22 00 03 f0 5a 5a 29 00 00 00 00 00 03 7c 00 00 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,poc_pre_write_tx_cmds_revA = [29 00 00 00 00 00 02 c0 02 29 00 00 00 00 00 0d c1 00 00 00 06 00 00 00 00 00 00 00 04 29 01 00 00 01 00 02 c0 03 29 00 00 00 00 00 0d c1 00 00 00 01 00 02 00 00 00 00 10 04 29 01 00 00 0a 00 02 c0 03];
				qcom,mdss-dsi-panel-status-check-mode = "irq_check";
				samsung,smart_dimming_mtp_rx_cmds_revA = [06 01 00 00 00 00 01 c8 22 00];
				samsung,poc_read_delay_us = <0x46>;
				samsung,level0_key_disable_tx_cmds_revA = [29 00 00 00 00 00 03 9f 5a 5a];
				samsung,poc_write_delay_us = <0x190>;
				qcom,mdss-dsi-sec-bl-pmic-control-type = "bl_ctrl_dcs";
				samsung,brightness_tx_cmds_revA = <0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100>;
				qcom,platform-sec-reset-gpio = <0x3c 0x19 0x00>;
				qcom,mdss-dsi-lane-3-state;
				samsung,support_gpara;
				samsung,ldi_debug_logbuf_rx_cmds_revA = [06 01 00 00 00 00 01 9c ff 00];
				samsung,flash_spi_rd_status_reg1 = [08 00 01 05 08 00 01];
				samsung,poc_write_data_size = <0x100>;
				samsung,poc_erase_sector_tx_cmds_revA = [29 00 00 00 00 00 0d c1 00 00 00 06 00 00 00 00 00 00 00 04 29 00 00 00 00 00 02 c0 03 29 00 00 00 00 00 0d c1 00 00 00 20 00 00 00 00 00 00 18 04 29 00 00 00 00 00 02 c0 03];
				qcom,dsi-sec-phy-num = <0x01>;
				samsung,dynamic_mipi_clk_sel_table = <0x01 0x01 0x00 0x00 0x01 0x01 0x02 0x00 0x00 0x03 0x01 0x03 0x00 0x00 0x03 0x01 0x04 0x00 0x00 0x01 0x02 0x0b 0x2942 0x2a56 0x01 0x02 0x0c 0x25be 0x26d2 0x01 0x02 0x0d 0x48a 0x4a2 0x02 0x02 0x0d 0x4a3 0x4c4 0x03 0x02 0x0d 0x4c5 0x5e9 0x01 0x02 0x0e 0x601 0x6ca 0x01 0x02 0x0f 0x1105 0x116a 0x01 0x02 0x11 0x8bd 0x98a 0x01 0x02 0x11 0x98b 0x9be 0x02 0x02 0x11 0x9bf 0x9cd 0x03 0x02 0x11 0x9ce 0xa03 0x01 0x02 0x12 0xb79 0xbd9 0x01 0x02 0x12 0xbda 0xbec 0x02 0x02 0x12 0xbed 0xc10 0x03 0x03 0x5b 0x00 0x257 0x01 0x03 0x5c 0x258 0x4af 0x01 0x03 0x5d 0x4b0 0x4b1 0x01 0x03 0x5d 0x4b2 0x4f8 0x02 0x03 0x5d 0x4f9 0x53d 0x03 0x03 0x5d 0x53e 0x79d 0x01 0x03 0x5e 0x79e 0x95f 0x01 0x03 0x5f 0x960 0xa59 0x01 0x03 0x61 0xabe 0xc70 0x01 0x03 0x61 0xc71 0xcd9 0x02 0x03 0x61 0xcda 0xcf6 0x03 0x03 0x61 0xcf7 0xd79 0x01 0x03 0x62 0xd7a 0xe53 0x01 0x03 0x62 0xe54 0xe78 0x02 0x03 0x62 0xe79 0xed7 0x03 0x03 0x66 0x1392 0x143b 0x01 0x03 0x67 0x143c 0x149f 0x01 0x03 0x68 0x14a0 0x14a9 0x02 0x03 0x68 0x14aa 0x1503 0x03 0x03 0x6b 0x1662 0x16d9 0x01 0x03 0x6c 0x16da 0x170f 0x03 0x03 0x6c 0x1710 0x176f 0x01 0x03 0x6d 0x1770 0x1805 0x01 0x03 0x6e 0x1806 0x1931 0x01 0x03 0x6f 0x1932 0x19c7 0x01 0x03 0x73 0x1f68 0x21f1 0x01 0x03 0x74 0x21f2 0x2231 0x03 0x03 0x74 0x2232 0x234f 0x01 0x03 0x76 0x23fa 0x2403 0x02 0x03 0x76 0x2404 0x2471 0x03 0x03 0x76 0x2472 0x25bb 0x01 0x03 0x77 0x25bc 0x2629 0x01 0x03 0x78 0x262a 0x268d 0x01 0x03 0x7a 0x26c0 0x2877 0x01 0x03 0x7c 0x8d68 0x8dfd 0x01 0x03 0x80 0x9376 0x93dc 0x02 0x03 0x80 0x93dd 0x9569 0x01 0x03 0x81 0x956a 0x9636 0x01 0x03 0x81 0x9637 0x9681 0x02 0x03 0x81 0x9682 0x96c2 0x03 0x03 0x81 0x96c3 0x96f9 0x01 0x03 0x82 0x96fa 0x99ff 0x01 0x03 0x82 0x9a00 0x9a74 0x02 0x03 0x82 0x9a75 0x9ae1 0x01 0x03 0x83 0x9ae2 0x9db3 0x01 0x03 0x83 0x9db4 0x9e2c 0x02 0x03 0x83 0x9e2d 0xa16c 0x01 0x03 0x83 0xa16d 0xa1d5 0x02 0x03 0x83 0xa1d6 0xa1f2 0x03 0x03 0x83 0xa1f3 0xa275 0x01 0x03 0x84 0xa276 0xa37f 0x01 0x03 0x84 0xa380 0xa406 0x02 0x03 0x84 0xa407 0xa40b 0x03 0x03 0x84 0xa40c 0xa738 0x01 0x03 0x84 0xa739 0xa7c3 0x02 0x03 0x84 0xa7c4 0xa7c4 0x03 0x03 0x84 0xa7c5 0xaa45 0x01 0x03 0x8a 0xd7c8 0xda68 0x01 0x03 0x8a 0xda69 0xdaf4 0x02 0x03 0x8a 0xdaf5 0xdda3 0x01 0x03 0x9c 0x10384 0x10682 0x01 0x03 0x9c 0x10683 0x106d8 0x02 0x03 0x9c 0x106d9 0x10707 0x03 0x03 0xa1 0x10bea 0x10d47 0x01 0x04 0x33 0x00 0x00 0x03 0x04 0x34 0x00 0x00 0x02 0x04 0x35 0x00 0x00 0x01 0x04 0x36 0x00 0x00 0x01 0x04 0x37 0x00 0x00 0x01 0x04 0x38 0x00 0x00 0x03 0x05 0x3d 0x00 0x00 0x01 0x05 0x3e 0x00 0x00 0x01 0x05 0x47 0x00 0x00 0x03 0x07 0x104 0x2a6e8 0x2a7ec 0x03 0x07 0x104 0x2a7ed 0x2ba5c 0x01 0x07 0x107 0x2d2a8 0x2dfb4 0x01 0x07 0x107 0x2dfb5 0x2e298 0x02 0x07 0x107 0x2e299 0x2edec 0x03 0x07 0x11b 0x25030 0x25d64 0x03 0x07 0x11b 0x25d65 0x27344 0x01 0x07 0x146 0x1e208 0x1fd4c 0x01>;
				samsung,lpm_30nit_tx_cmds_revA = [29 00 00 00 00 00 02 53 22];
				ss,test_mode = <0x508>;
				samsung,lpm_60nit_tx_cmds_revA = [29 00 00 00 00 00 02 53 22];
				samsung,mcd_on_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 b0 19 f4 29 01 00 00 00 00 02 f4 10 29 01 00 00 00 00 03 b0 32 cb 29 01 00 00 00 00 04 cb 0f 00 02 29 01 00 00 00 00 03 b0 59 cb 29 01 00 00 00 00 02 cb 6f 29 01 00 00 00 00 03 b0 6f cb 29 01 00 00 00 00 04 cb 0f 00 02 29 01 00 00 00 00 03 b0 95 cb 29 01 00 00 00 00 02 cb 6f 29 01 00 00 00 00 03 b0 10 f6 29 01 00 00 00 00 05 f6 00 9e ab 00 29 01 00 00 00 00 03 b0 04 cc 29 01 00 00 00 00 02 cc 12 29 01 00 00 64 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,level1_key_disable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_ctrl_alpm_60nit_tx_cmds_revA = [29 00 00 00 00 00 04 9a 00 18 00];
				samsung,spi_if_sel_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 28 d8 29 00 00 00 00 00 02 d8 00 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,flash_gamma_pre_tx_cmds1_revA = <0x39010000 0x3f0 0x5a5a3901 0x00 0x3f1f1a2 0x39010000 0x2c0 0x2390100 0x10004 0x71030000 0x39010000 0xac1 0x600 0x00 0x390100 0x10002 0xc0032900 0x00 0xac10000 0x1400000 0x40000039 0x100000a 0x2c003>;
				qcom,dynamic-mode-switch-type = "dynamic-resolution-switch-immediate";
				qcom,mdss-dsi-panel-name = "ss_dsi_panel_S6E3FAB_AMB623ZF01_HD";
				phandle = <0x63c>;
				samsung,manufacture_id2_rx_cmds_revA = [06 01 00 00 00 00 01 dc 01 00];
				samsung,poc_post_write_tx_cmds_revA = [29 00 00 00 00 00 02 c0 00 29 00 00 00 00 00 02 c0 02 29 00 00 00 00 00 0d c1 00 00 00 06 00 00 00 00 00 00 00 04 29 00 00 00 00 00 02 c0 03 29 00 00 00 00 00 0d c1 00 00 00 01 5e 02 00 00 00 00 10 04 29 00 00 00 00 00 02 c0 03 29 00 00 00 00 00 02 c0 00];
				samsung,poc_enable_tx_cmds_revA = <0x29000000 0x3f0 0x5a5a2900 0x00 0x3f1f1a2>;
				samsung,ccb_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b7 00 2a 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,gamma_mode2_hbm_tx_cmds_revA = <0x29010000 0x253 0xe0290100 0x03 0xb005c629 0x1000000 0x2c600 0x29010000 0x3b0 0x809a2901 0x00 0x29a8029 0x1000000 0x3b00b 0x92290100 0x02 0x926f2901 0x00 0x3b02dc6 0x29010000 0x2c6 0x19290100 0x03 0x5107ff29 0x00 0x2f70f>;
				qcom,dynamic-mode-switch-enabled;
				samsung,lpm_off_aor_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 f2 b0 29 00 00 00 00 00 02 60 00 29 00 00 00 00 00 08 c6 01 77 ff 0d c0 16 01 29 00 00 00 00 00 03 b0 af 9a 29 00 00 00 00 00 03 9a 01 6e 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 0b b1 29 00 00 00 00 00 02 b1 00 29 00 00 00 00 00 02 bb 20 29 00 00 00 00 00 03 b0 09 f4 29 00 00 00 00 00 02 f4 ca 29 00 00 00 00 00 03 51 00 00 29 01 00 00 00 00 02 53 20 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,dynamic_mipi_clk_timing_table = <0x2da83b80 0x2d7a74c0 0x2da83b80 0x2f62bcc0>;
				samsung,esd-irq-gpio1 = <0x3c 0xa7 0x00>;
				samsung,ldi_debug3_rx_cmds_revA = [06 01 00 00 00 00 01 0e 01 00];
				samsung,level2_key_disable_tx_cmds_revA = [29 00 00 00 00 00 03 fc a5 a5];
				samsung,ddi_id_rx_cmds_revA = [06 01 00 00 00 00 01 d6 05 00];
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-pixel-packing = "loose";
				qcom,mdss-dsi-underflow-color = <0xff>;
				samsung,gamma_mode2_hmt_tx_cmds_revA = [29 00 00 00 00 00 03 51 07 ff 29 00 00 00 00 00 02 f7 0f];
				samsung,support_lpm;
				samsung,acl_off_tx_cmds_revA = [29 00 00 00 00 00 02 55 00];
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				samsung,support_hmt;
				qcom,dsi-select-sec-clocks = "pll_byte_clk1\0pll_dsi_clk1";
				samsung,ldi_debug0_rx_cmds_revA = [06 01 00 00 00 00 01 0a 01 00];
				samsung,poc_read_addr_idx = <0x08 0x09 0x0a>;
				samsung,hmt_enable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 af 9a 29 00 00 00 00 00 03 9a 07 9a 29 00 00 00 00 00 03 b0 c9 9a 29 00 00 00 00 00 02 9a 01 29 00 00 00 00 00 39 cb 00 11 9d 9d 00 00 00 00 00 db db 9b 8d de d3 d1 c3 cf c4 c1 ce db 5b 5b db 9b cd 9e d3 d1 c3 cf c4 c1 db db db c0 80 00 00 00 00 80 80 80 80 80 80 00 03 00 0e 00 00 00 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 51 07 ff 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,spi_if_sel_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 28 d8 29 00 00 00 00 00 02 d8 c0 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,candela_map_table_revA = <0x00 0x00 0x00 0x08 0x02 0x01 0x01 0x01 0x0a 0x02 0x02 0x02 0x02 0x0c 0x03 0x03 0x03 0x03 0x0e 0x04 0x04 0x04 0x04 0x11 0x04 0x05 0x05 0x05 0x14 0x05 0x06 0x06 0x06 0x18 0x06 0x07 0x07 0x07 0x1b 0x07 0x08 0x08 0x08 0x1f 0x08 0x09 0x09 0x09 0x22 0x08 0x0a 0x0a 0x0a 0x26 0x09 0x0b 0x0b 0x0b 0x2a 0x0a 0x0c 0x0c 0x0c 0x2e 0x0b 0x0d 0x0d 0x0d 0x33 0x0c 0x0e 0x0e 0x0e 0x37 0x0d 0x0f 0x0f 0x0f 0x3b 0x0f 0x10 0x10 0x10 0x40 0x10 0x11 0x11 0x11 0x44 0x11 0x12 0x12 0x12 0x49 0x12 0x13 0x13 0x13 0x4e 0x13 0x14 0x14 0x14 0x53 0x14 0x15 0x15 0x15 0x57 0x15 0x16 0x16 0x16 0x5c 0x17 0x17 0x17 0x17 0x61 0x18 0x18 0x18 0x18 0x66 0x19 0x19 0x19 0x19 0x6c 0x1a 0x1a 0x1a 0x1a 0x71 0x1c 0x1b 0x1b 0x1b 0x76 0x1d 0x1c 0x1c 0x1c 0x7b 0x1e 0x1d 0x1d 0x1d 0x81 0x20 0x1e 0x1e 0x1e 0x86 0x21 0x1f 0x1f 0x1f 0x8c 0x22 0x20 0x20 0x20 0x91 0x24 0x21 0x21 0x21 0x97 0x25 0x22 0x22 0x22 0x9d 0x26 0x23 0x23 0x23 0xa2 0x28 0x24 0x24 0x24 0xa8 0x29 0x25 0x25 0x25 0xae 0x2a 0x26 0x26 0x26 0xb4 0x2c 0x27 0x27 0x27 0xba 0x2d 0x28 0x28 0x28 0xbf 0x2f 0x29 0x29 0x29 0xc5 0x30 0x2a 0x2a 0x2a 0xcb 0x32 0x2b 0x2b 0x2b 0xd2 0x33 0x2c 0x2c 0x2c 0xd8 0x35 0x2d 0x2d 0x2d 0xde 0x36 0x2e 0x2e 0x2e 0xe4 0x38 0x2f 0x2f 0x2f 0xea 0x39 0x30 0x30 0x30 0xf1 0x3b 0x31 0x31 0x31 0xf7 0x3c 0x32 0x32 0x32 0xfd 0x3e 0x33 0x33 0x33 0x104 0x3f 0x34 0x34 0x34 0x10a 0x41 0x35 0x35 0x35 0x111 0x43 0x36 0x36 0x36 0x117 0x44 0x37 0x37 0x37 0x11e 0x46 0x38 0x38 0x38 0x124 0x47 0x39 0x39 0x39 0x12b 0x49 0x3a 0x3a 0x3a 0x131 0x4b 0x3b 0x3b 0x3b 0x138 0x4c 0x3c 0x3c 0x3c 0x13f 0x4e 0x3d 0x3d 0x3d 0x146 0x50 0x3e 0x3e 0x3e 0x14c 0x51 0x3f 0x3f 0x3f 0x153 0x53 0x40 0x40 0x40 0x15a 0x55 0x41 0x41 0x41 0x161 0x56 0x42 0x42 0x42 0x168 0x58 0x43 0x43 0x43 0x16f 0x5a 0x44 0x44 0x44 0x176 0x5b 0x45 0x45 0x45 0x17d 0x5d 0x46 0x46 0x46 0x184 0x5f 0x47 0x47 0x47 0x18b 0x60 0x48 0x48 0x48 0x192 0x62 0x49 0x49 0x49 0x199 0x64 0x4a 0x4a 0x4a 0x1a0 0x66 0x4b 0x4b 0x4b 0x1a7 0x67 0x4c 0x4c 0x4c 0x1af 0x69 0x4d 0x4d 0x4d 0x1b6 0x6b 0x4e 0x4e 0x4e 0x1bd 0x6d 0x4f 0x4f 0x4f 0x1c4 0x6f 0x50 0x50 0x50 0x1cc 0x70 0x51 0x51 0x51 0x1d3 0x72 0x52 0x52 0x52 0x1db 0x74 0x53 0x53 0x53 0x1e2 0x76 0x54 0x54 0x54 0x1e9 0x78 0x55 0x55 0x55 0x1f1 0x79 0x56 0x56 0x56 0x1f8 0x7b 0x57 0x57 0x57 0x200 0x7d 0x58 0x58 0x58 0x207 0x7f 0x59 0x59 0x59 0x20f 0x81 0x5a 0x5a 0x5a 0x217 0x83 0x5b 0x5b 0x5b 0x21e 0x84 0x5c 0x5c 0x5c 0x226 0x86 0x5d 0x5d 0x5d 0x22d 0x88 0x5e 0x5e 0x5e 0x235 0x8a 0x5f 0x5f 0x5f 0x23d 0x8c 0x60 0x60 0x60 0x245 0x8e 0x61 0x61 0x61 0x24c 0x90 0x62 0x62 0x62 0x254 0x92 0x63 0x63 0x63 0x25c 0x94 0x64 0x64 0x64 0x264 0x95 0x65 0x65 0x65 0x26c 0x97 0x66 0x66 0x66 0x274 0x99 0x67 0x67 0x67 0x27b 0x9b 0x68 0x68 0x68 0x283 0x9d 0x69 0x69 0x69 0x28b 0x9f 0x6a 0x6a 0x6a 0x293 0xa1 0x6b 0x6b 0x6b 0x29b 0xa3 0x6c 0x6c 0x6c 0x2a3 0xa5 0x6d 0x6d 0x6d 0x2ab 0xa7 0x6e 0x6e 0x6e 0x2b3 0xa9 0x6f 0x6f 0x6f 0x2bc 0xab 0x70 0x70 0x70 0x2c4 0xad 0x71 0x71 0x71 0x2cc 0xaf 0x72 0x72 0x72 0x2d4 0xb1 0x73 0x73 0x73 0x2dc 0xb3 0x74 0x74 0x74 0x2e4 0xb5 0x75 0x75 0x75 0x2ed 0xb7 0x76 0x76 0x76 0x2f5 0xb9 0x77 0x77 0x77 0x2fd 0xbb 0x78 0x78 0x78 0x305 0xbd 0x79 0x79 0x79 0x30e 0xbf 0x7a 0x7a 0x7a 0x316 0xc1 0x7b 0x7b 0x7b 0x31e 0xc3 0x7c 0x7c 0x7c 0x327 0xc5 0x7d 0x7d 0x7d 0x32f 0xc7 0x7e 0x7e 0x7e 0x337 0xc9 0x7f 0x7f 0x7f 0x340 0xcb 0x80 0x80 0x80 0x348 0xcd 0x81 0x81 0x81 0x351 0xcf 0x82 0x82 0x82 0x359 0xd1 0x83 0x83 0x83 0x362 0xd3 0x84 0x84 0x84 0x36a 0xd6 0x85 0x85 0x85 0x373 0xd8 0x86 0x86 0x86 0x37b 0xda 0x87 0x87 0x87 0x384 0xdc 0x88 0x88 0x88 0x38d 0xde 0x89 0x89 0x89 0x395 0xe0 0x8a 0x8a 0x8a 0x39e 0xe2 0x8b 0x8b 0x8b 0x3a6 0xe4 0x8c 0x8c 0x8c 0x3af 0xe6 0x8d 0x8d 0x8d 0x3b8 0xe9 0x8e 0x8e 0x8e 0x3c1 0xeb 0x8f 0x8f 0x8f 0x3c9 0xed 0x90 0x90 0x90 0x3d2 0xef 0x91 0x91 0x91 0x3db 0xf1 0x92 0x92 0x92 0x3e4 0xf3 0x93 0x93 0x93 0x3ec 0xf5 0x94 0x94 0x94 0x3f5 0xf8 0x95 0x95 0x95 0x3fe 0xfa 0x96 0x96 0x96 0x407 0xfc 0x97 0x97 0x97 0x410 0xfe 0x98 0x98 0x98 0x419 0x100 0x99 0x99 0x99 0x422 0x102 0x9a 0x9a 0x9a 0x42b 0x105 0x9b 0x9b 0x9b 0x433 0x107 0x9c 0x9c 0x9c 0x43c 0x109 0x9d 0x9d 0x9d 0x445 0x10b 0x9e 0x9e 0x9e 0x44e 0x10d 0x9f 0x9f 0x9f 0x457 0x10f 0xa0 0xa0 0xa0 0x460 0x112 0xa1 0xa1 0xa1 0x469 0x114 0xa2 0xa2 0xa2 0x473 0x116 0xa3 0xa3 0xa3 0x47c 0x118 0xa4 0xa4 0xa4 0x485 0x11b 0xa5 0xa5 0xa5 0x48e 0x11d 0xa6 0xa6 0xa6 0x497 0x11f 0xa7 0xa7 0xa7 0x4a0 0x121 0xa8 0xa8 0xa8 0x4a9 0x123 0xa9 0xa9 0xa9 0x4b2 0x126 0xaa 0xaa 0xaa 0x4bc 0x128 0xab 0xab 0xab 0x4c5 0x12a 0xac 0xac 0xac 0x4ce 0x12c 0xad 0xad 0xad 0x4d7 0x12f 0xae 0xae 0xae 0x4e1 0x131 0xaf 0xaf 0xaf 0x4ea 0x133 0xb0 0xb0 0xb0 0x4f3 0x136 0xb1 0xb1 0xb1 0x4fc 0x138 0xb2 0xb2 0xb2 0x506 0x13a 0xb3 0xb3 0xb3 0x50f 0x13c 0xb4 0xb4 0xb4 0x518 0x13f 0xb5 0xb5 0xb5 0x522 0x141 0xb6 0xb6 0xb6 0x52b 0x143 0xb7 0xb7 0xb7 0x535 0x146 0xb8 0xb8 0xb8 0x53e 0x148 0xb9 0xb9 0xb9 0x548 0x14a 0xba 0xba 0xba 0x551 0x14c 0xbb 0xbb 0xbb 0x55a 0x14f 0xbc 0xbc 0xbc 0x564 0x151 0xbd 0xbd 0xbd 0x56d 0x153 0xbe 0xbe 0xbe 0x577 0x156 0xbf 0xbf 0xbf 0x580 0x158 0xc0 0xc0 0xc0 0x58a 0x15a 0xc1 0xc1 0xc1 0x594 0x15d 0xc2 0xc2 0xc2 0x59d 0x15f 0xc3 0xc3 0xc3 0x5a7 0x161 0xc4 0xc4 0xc4 0x5b0 0x164 0xc5 0xc5 0xc5 0x5ba 0x166 0xc6 0xc6 0xc6 0x5c4 0x168 0xc7 0xc7 0xc7 0x5cd 0x16b 0xc8 0xc8 0xc8 0x5d7 0x16d 0xc9 0xc9 0xc9 0x5e0 0x16f 0xca 0xca 0xca 0x5ea 0x172 0xcb 0xcb 0xcb 0x5f4 0x174 0xcc 0xcc 0xcc 0x5fe 0x177 0xcd 0xcd 0xcd 0x607 0x179 0xce 0xce 0xce 0x611 0x17b 0xcf 0xcf 0xcf 0x61b 0x17e 0xd0 0xd0 0xd0 0x625 0x180 0xd1 0xd1 0xd1 0x62e 0x183 0xd2 0xd2 0xd2 0x638 0x185 0xd3 0xd3 0xd3 0x642 0x187 0xd4 0xd4 0xd4 0x64c 0x18a 0xd5 0xd5 0xd5 0x656 0x18c 0xd6 0xd6 0xd6 0x660 0x18f 0xd7 0xd7 0xd7 0x669 0x191 0xd8 0xd8 0xd8 0x673 0x193 0xd9 0xd9 0xd9 0x67d 0x196 0xda 0xda 0xda 0x687 0x198 0xdb 0xdb 0xdb 0x691 0x19b 0xdc 0xdc 0xdc 0x69b 0x19d 0xdd 0xdd 0xdd 0x6a5 0x19f 0xde 0xde 0xde 0x6af 0x1a2 0xdf 0xdf 0xdf 0x6b9 0x1a4 0xe0 0xe0 0xe0 0x6c3 0x1a7 0xe1 0xe1 0xe1 0x6cd 0x1a9 0xe2 0xe2 0xe2 0x6d7 0x1ac 0xe3 0xe3 0xe3 0x6e1 0x1ae 0xe4 0xe4 0xe4 0x6eb 0x1b1 0xe5 0xe5 0xe5 0x6f5 0x1b3 0xe6 0xe6 0xe6 0x6ff 0x1b5 0xe7 0xe7 0xe7 0x709 0x1b8 0xe8 0xe8 0xe8 0x713 0x1ba 0xe9 0xe9 0xe9 0x71d 0x1bd 0xea 0xea 0xea 0x727 0x1bf 0xeb 0xeb 0xeb 0x732 0x1c2 0xec 0xec 0xec 0x73c 0x1c4 0xed 0xed 0xed 0x746 0x1c7 0xee 0xee 0xee 0x750 0x1c9 0xef 0xef 0xef 0x75a 0x1cc 0xf0 0xf0 0xf0 0x764 0x1ce 0xf1 0xf1 0xf1 0x76f 0x1d1 0xf2 0xf2 0xf2 0x779 0x1d3 0xf3 0xf3 0xf3 0x783 0x1d6 0xf4 0xf4 0xf4 0x78d 0x1d8 0xf5 0xf5 0xf5 0x798 0x1db 0xf6 0xf6 0xf6 0x7a2 0x1dd 0xf7 0xf7 0xf7 0x7ac 0x1e0 0xf8 0xf8 0xf8 0x7b7 0x1e2 0xf9 0xf9 0xf9 0x7c1 0x1e5 0xfa 0xfa 0xfa 0x7cb 0x1e7 0xfb 0xfb 0xfb 0x7d6 0x1ea 0xfc 0xfc 0xfc 0x7e0 0x1ec 0xfd 0xfd 0xfd 0x7ea 0x1ef 0xfe 0xfe 0xfe 0x7f5 0x1f1 0xff 0xff 0xff 0x7ff 0x1f4>;
				samsung,flash_spi_rd_data = [08 00 04 03 00 00 00 08 10 00];
				qcom,mdss-dsi-t-clk-pre = <0x18>;
				samsung,vrr_tx_cmds_revA = <0x29000000 0x260 0x290000 0x03 0xb042cb29 0x00 0x9cb00 0x00 0x29 0x00 0x3b062 0xcb290000 0x09 0xcb000000 0x00 0x290000 0x03 0xb0009a29 0x00 0x29a00 0x29000000 0x3b0 0x16f62900 0x00 0x2f60029 0x00 0x5b900 0x29 0x00 0x2f200 0x29000000 0x3b0 0x1f22900 0x00 0x2f20029 0x00 0x3b006 0xf2290000 0x03 0xf2000029 0x00 0x3b00b 0xf2290000 0x03 0xf2000029 0x00 0x2f70f>;
				samsung,flash_spi_wr_status_reg2_end = [08 00 02 31 02];
				samsung,mtp_write_sysfs_tx_cmds_revA = <0x29000000 0x3d00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
				samsung,lpm_on_aor_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 b9 00 29 00 00 00 00 00 03 b0 af 9a 29 00 00 00 00 00 03 9a 11 e0 29 00 00 00 00 00 07 c6 01 77 ff 0d c0 2f 29 00 00 00 00 00 02 f2 b2 29 00 00 00 00 00 02 60 00 29 00 00 00 00 00 02 f7 0f 29 01 00 00 11 00 03 f0 a5 a5];
				samsung,elvss_tx_cmds_revA = [29 00 00 00 00 00 04 b5 19 dc 16 29 00 00 00 00 00 03 b0 4a b5 29 00 00 00 00 00 02 b5 00];
				qcom,mdss-dsi-te-pin-select = <0x01>;

				samsung,br_tables {

					vrr120@0 {
						samsung,flash_gamma_data_read_size = <0x07 0x08 0x09>;
						samsung,flash_gamma_data_read_addr = <0x04 0x05 0x06>;
					};
				};

				samsung,gm2_flash_table {

					table4 {
						samsung,gm2_flash_read_end = <0x7840c>;
						samsung,gm2_flash_read_start = <0x7840c>;
					};

					table3 {
						samsung,gm2_flash_read_end = <0x782b1>;
						samsung,gm2_flash_read_start = <0x782b0>;
					};

					table1 {
						samsung,gm2_flash_read_end = <0x78157>;
						samsung,gm2_flash_read_start = <0x78000>;
					};

					table2 {
						samsung,gm2_flash_read_end = <0x782af>;
						samsung,gm2_flash_read_start = <0x78158>;
					};
				};

				qcom,panel-sec-supply-entries {
					#size-cells = <0x00>;
					#address-cells = <0x01>;

					qcom,panel-supply-entry@2 {
						qcom,supply-post-on-sleep = <0x0c>;
						reg = <0x02>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-name = "panel_vci_sub";
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <0x2dc6c0>;
						qcom,supply-min-voltage = <0x2dc6c0>;
					};

					qcom,panel-supply-entry@3 {
						qcom,supply-post-on-sleep = <0x00>;
						reg = <0x03>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-name = "panel_vdd3";
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <0x1b7740>;
						qcom,supply-min-voltage = <0x1b7740>;
					};

					qcom,panel-supply-entry@0 {
						qcom,supply-post-on-sleep = <0x00>;
						reg = <0x00>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-name = "panel_vdd3_sub";
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <0x1b7740>;
						qcom,supply-min-voltage = <0x1b7740>;
					};

					qcom,panel-supply-entry@1 {
						qcom,supply-post-on-sleep = <0x00>;
						reg = <0x01>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-post-off-sleep = <0x02>;
						qcom,supply-name = "panel_vddr_sub";
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <0x19f0a0>;
						qcom,supply-min-voltage = <0x19f0a0>;
					};
				};

				qcom,mdss-dsi-display-timings {

					hd120hs {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 22 21 07 07 07 02 04 00 18 16];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x92>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <0x1a0>;
						qcom,mdss-dsi-v-pulse-width = <0x3c>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,mdss-dsi-panel-height = <0x8dc>;
						qcom,panel-roi-alignment = <0x1a0 0x2a 0x1a0 0x2a 0x1a0 0x2a>;
						qcom,mdss-dsi-panel-width = <0x340>;
						qcom,lm-split = <0x1a0 0x1a0>;
						qcom,mdss-dsi-t-clk-post = <0x14>;
						qcom,mdss-dsi-v-back-porch = <0x3c>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 0x3f0 0x5a5a0701 0x00 0x1012900 0x00 0x52a0000 0x4372900 0x00 0x52b0000 0x9232900 0x00 0x3f0a5a5>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-on-command = <0x29000000 0x42c 0x05 0x1000005 0x11129 0x1000000 0x3f05a 0x5a290100 0x03 0xb01df629 0x1000000 0x2f600 0x29010000 0x780003f0 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3b0 0x1df62901 0x00 0x2f60329 0x1000000 0x3f0a5 0xa5290100 0x03 0xf05a5a29 0x1000000 0x23500 0x29010000 0x3f0 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3b0 0x23f42901 0x00 0x2f43129 0x1000000 0x4ed04 0x40202901 0x00 0x3f0a5a5 0x29010000 0x3f0 0x5a5a2901 0x00 0x3b03b91 0x29010000 0x291 0x2290100 0x03 0xf0a55a29 0x1000000 0x3f05a 0x5a290100 0x0a 0xb9000000 0x00 0x11032901 0x00 0x3f0a5a5 0x29010000 0x3fc 0x5a5a2900 0x00 0x8c51110 0x5050a050 0xa0290100 0x03 0xfca5a529 0x1000000 0x3f05a 0x5a290100 0x03 0xb004f229 0x1000000 0x2f240 0x29010000 0x3f0 0xa55a0701 0x00 0x1010a01 0x00 0x59110000 0x89308008 0xdc034000 0x2a01a001 0xa0020001 0xd1002003 0x88000500 0xc025803 0x23180010 0xf0030c20 0x60b0b 0x330e1c2a 0x38465462 0x69707779 0x7b7d7e01 0x2010009 0x4009be19 0xfc19fa19 0xf81a381a 0x781ab62a 0xf62b342b 0x743b746b 0xf4002901 0x00 0x42c0000 0x290100 0x03 0xf05a5a29 0x1000000 0x26020 0x29010000 0x253 0x28290100 0x03 0xb005c629 0x1000000 0x3c616 0x1290100 0x03 0xb00b9229 0x1000000 0x2926f 0x29010000 0x3b0 0x2dc62901 0x00 0x2c61929 0x1000000 0x35107 0xff290100 0x02 0xf70f2901 0x00 0x3f0a5a5>;
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <0x2a>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <0x15>;
						qcom,mdss-dsi-h-front-porch = <0x3f>;
					};

					hd60hs {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 22 21 07 07 07 02 04 00 18 16];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0xa78>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-mdp-transfer-time-us = <0x3d32>;
						qcom,mdss-dsc-slice-width = <0x1a0>;
						qcom,mdss-dsi-v-pulse-width = <0x3c>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,mdss-dsi-panel-height = <0x8dc>;
						qcom,panel-roi-alignment = <0x1a0 0x2a 0x1a0 0x2a 0x1a0 0x2a>;
						qcom,mdss-dsi-panel-width = <0x340>;
						qcom,lm-split = <0x1a0 0x1a0>;
						qcom,mdss-dsi-t-clk-post = <0x14>;
						qcom,mdss-dsi-v-back-porch = <0x3c>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 0x3f0 0x5a5a0701 0x00 0x1012900 0x00 0x52a0000 0x4372900 0x00 0x52b0000 0x9232900 0x00 0x3f0a5a5>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-on-command = <0x29000000 0x42c 0x05 0x1000005 0x11129 0x1000000 0x3f05a 0x5a290100 0x03 0xb01df629 0x1000000 0x2f600 0x29010000 0x780003f0 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3b0 0x1df62901 0x00 0x2f60329 0x1000000 0x3f0a5 0xa5290100 0x03 0xf05a5a29 0x1000000 0x23500 0x29010000 0x3f0 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3b0 0x23f42901 0x00 0x2f43129 0x1000000 0x4ed04 0x40202901 0x00 0x3f0a5a5 0x29010000 0x3f0 0x5a5a2901 0x00 0x3b03b91 0x29010000 0x291 0x2290100 0x03 0xf0a55a29 0x1000000 0x3f05a 0x5a290100 0x0a 0xb9000000 0x00 0x11032901 0x00 0x3f0a5a5 0x29010000 0x3fc 0x5a5a2900 0x00 0x8c51110 0x5050a050 0xa0290100 0x03 0xfca5a529 0x1000000 0x3f05a 0x5a290100 0x03 0xb004f229 0x1000000 0x2f240 0x29010000 0x3f0 0xa55a0701 0x00 0x1010a01 0x00 0x59110000 0x89308008 0xdc034000 0x2a01a001 0xa0020001 0xd1002003 0x88000500 0xc025803 0x23180010 0xf0030c20 0x60b0b 0x330e1c2a 0x38465462 0x69707779 0x7b7d7e01 0x2010009 0x4009be19 0xfc19fa19 0xf81a381a 0x781ab62a 0xf62b342b 0x743b746b 0xf4002901 0x00 0x42c0000 0x290100 0x03 0xf05a5a29 0x1000000 0x26000 0x29010000 0x253 0x28290100 0x03 0xb005c629 0x1000000 0x3c616 0x1290100 0x03 0xb00b9229 0x1000000 0x2926f 0x29010000 0x3b0 0x2dc62901 0x00 0x2c61929 0x1000000 0x35107 0xff290100 0x02 0xf70f2901 0x00 0x3f0a5a5>;
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <0x2a>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <0x15>;
						qcom,mdss-dsi-h-front-porch = <0x3f>;
					};

					hd60phs {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 22 21 07 07 07 02 04 00 18 16];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0xa79>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <0x1a0>;
						qcom,mdss-dsi-v-pulse-width = <0x3c>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,mdss-dsi-panel-height = <0x8dc>;
						qcom,panel-roi-alignment = <0x1a0 0x2a 0x1a0 0x2a 0x1a0 0x2a>;
						qcom,mdss-dsi-panel-width = <0x340>;
						qcom,lm-split = <0x1a0 0x1a0>;
						qcom,mdss-dsi-t-clk-post = <0x14>;
						samsung,mdss-dsi-phs-mode;
						qcom,mdss-dsi-v-back-porch = <0x3b>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 0x3f0 0x5a5a0701 0x00 0x1012900 0x00 0x52a0000 0x4372900 0x00 0x52b0000 0x9232900 0x00 0x3f0a5a5>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-on-command = <0x29000000 0x42c 0x05 0x1000005 0x11129 0x1000000 0x3f05a 0x5a290100 0x03 0xb01df629 0x1000000 0x2f600 0x29010000 0x780003f0 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3b0 0x1df62901 0x00 0x2f60329 0x1000000 0x3f0a5 0xa5290100 0x03 0xf05a5a29 0x1000000 0x23500 0x29010000 0x3f0 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3b0 0x23f42901 0x00 0x2f43129 0x1000000 0x4ed04 0x40202901 0x00 0x3f0a5a5 0x29010000 0x3f0 0x5a5a2901 0x00 0x3b03b91 0x29010000 0x291 0x2290100 0x03 0xf0a55a29 0x1000000 0x3f05a 0x5a290100 0x0a 0xb9000000 0x00 0x11032901 0x00 0x3f0a5a5 0x29010000 0x3fc 0x5a5a2900 0x00 0x8c51110 0x5050a050 0xa0290100 0x03 0xfca5a529 0x1000000 0x3f05a 0x5a290100 0x03 0xb004f229 0x1000000 0x2f240 0x29010000 0x3f0 0xa55a0701 0x00 0x1010a01 0x00 0x59110000 0x89308008 0xdc034000 0x2a01a001 0xa0020001 0xd1002003 0x88000500 0xc025803 0x23180010 0xf0030c20 0x60b0b 0x330e1c2a 0x38465462 0x69707779 0x7b7d7e01 0x2010009 0x4009be19 0xfc19fa19 0xf81a381a 0x781ab62a 0xf62b342b 0x743b746b 0xf4002901 0x00 0x42c0000 0x290100 0x03 0xf05a5a29 0x1000000 0x26020 0x29010000 0x253 0x28290100 0x03 0xb005c629 0x1000000 0x3c616 0x1290100 0x03 0xb00b9229 0x1000000 0x2926f 0x29010000 0x3b0 0x2dc62901 0x00 0x2c61929 0x1000000 0x35107 0xff290100 0x02 0xf70f2901 0x00 0x3f0a5a5>;
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <0x2a>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <0x15>;
						qcom,mdss-dsi-h-front-porch = <0x3f>;
					};

					hd96hs {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 22 21 07 07 07 02 04 00 18 16];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x30a>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <0x60>;
						qcom,mdss-mdp-transfer-time-us = <0x2590>;
						qcom,mdss-dsc-slice-width = <0x1a0>;
						qcom,mdss-dsi-v-pulse-width = <0x3c>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,mdss-dsi-panel-height = <0x8dc>;
						qcom,panel-roi-alignment = <0x1a0 0x2a 0x1a0 0x2a 0x1a0 0x2a>;
						qcom,mdss-dsi-panel-width = <0x340>;
						qcom,lm-split = <0x1a0 0x1a0>;
						qcom,mdss-dsi-t-clk-post = <0x14>;
						qcom,mdss-dsi-v-back-porch = <0x3c>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 0x3f0 0x5a5a0701 0x00 0x1012900 0x00 0x52a0000 0x4372900 0x00 0x52b0000 0x9232900 0x00 0x3f0a5a5>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-on-command = <0x29000000 0x42c 0x05 0x1000005 0x11129 0x1000000 0x3f05a 0x5a290100 0x03 0xb01df629 0x1000000 0x2f600 0x29010000 0x780003f0 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3b0 0x1df62901 0x00 0x2f60329 0x1000000 0x3f0a5 0xa5290100 0x03 0xf05a5a29 0x1000000 0x23500 0x29010000 0x3f0 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3b0 0x23f42901 0x00 0x2f43129 0x1000000 0x4ed04 0x40202901 0x00 0x3f0a5a5 0x29010000 0x3f0 0x5a5a2901 0x00 0x3b03b91 0x29010000 0x291 0x2290100 0x03 0xf0a55a29 0x1000000 0x3f05a 0x5a290100 0x0a 0xb9000000 0x00 0x11032901 0x00 0x3f0a5a5 0x29010000 0x3fc 0x5a5a2900 0x00 0x8c51110 0x5050a050 0xa0290100 0x03 0xfca5a529 0x1000000 0x3f05a 0x5a290100 0x03 0xb004f229 0x1000000 0x2f240 0x29010000 0x3f0 0xa55a0701 0x00 0x1010a01 0x00 0x59110000 0x89308008 0xdc034000 0x2a01a001 0xa0020001 0xd1002003 0x88000500 0xc025803 0x23180010 0xf0030c20 0x60b0b 0x330e1c2a 0x38465462 0x69707779 0x7b7d7e01 0x2010009 0x4009be19 0xfc19fa19 0xf81a381a 0x781ab62a 0xf62b342b 0x743b746b 0xf4002901 0x00 0x42c0000 0x290100 0x03 0xf05a5a29 0x1000000 0x26020 0x29010000 0x253 0x28290100 0x03 0xb005c629 0x1000000 0x3c616 0x1290100 0x03 0xb00b9229 0x1000000 0x2926f 0x29010000 0x3b0 0x2dc62901 0x00 0x2c61929 0x1000000 0x35107 0xff290100 0x02 0xf70f2901 0x00 0x3f0a5a5>;
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <0x2a>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <0x15>;
						qcom,mdss-dsi-h-front-porch = <0x3f>;
					};

					hd48hs {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 22 21 07 07 07 02 04 00 18 16];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0xf69>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <0x30>;
						qcom,mdss-mdp-transfer-time-us = <0x4e40>;
						qcom,mdss-dsc-slice-width = <0x1a0>;
						qcom,mdss-dsi-v-pulse-width = <0x3c>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,mdss-dsi-panel-height = <0x8dc>;
						qcom,panel-roi-alignment = <0x1a0 0x2a 0x1a0 0x2a 0x1a0 0x2a>;
						qcom,mdss-dsi-panel-width = <0x340>;
						qcom,lm-split = <0x1a0 0x1a0>;
						qcom,mdss-dsi-t-clk-post = <0x14>;
						qcom,mdss-dsi-v-back-porch = <0x3c>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 0x3f0 0x5a5a0701 0x00 0x1012900 0x00 0x52a0000 0x4372900 0x00 0x52b0000 0x9232900 0x00 0x3f0a5a5>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-on-command = <0x29000000 0x42c 0x05 0x1000005 0x11129 0x1000000 0x3f05a 0x5a290100 0x03 0xb01df629 0x1000000 0x2f600 0x29010000 0x780003f0 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3b0 0x1df62901 0x00 0x2f60329 0x1000000 0x3f0a5 0xa5290100 0x03 0xf05a5a29 0x1000000 0x23500 0x29010000 0x3f0 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3b0 0x23f42901 0x00 0x2f43129 0x1000000 0x4ed04 0x40202901 0x00 0x3f0a5a5 0x29010000 0x3f0 0x5a5a2901 0x00 0x3b03b91 0x29010000 0x291 0x2290100 0x03 0xf0a55a29 0x1000000 0x3f05a 0x5a290100 0x0a 0xb9000000 0x00 0x11032901 0x00 0x3f0a5a5 0x29010000 0x3fc 0x5a5a2900 0x00 0x8c51110 0x5050a050 0xa0290100 0x03 0xfca5a529 0x1000000 0x3f05a 0x5a290100 0x03 0xb004f229 0x1000000 0x2f240 0x29010000 0x3f0 0xa55a0701 0x00 0x1010a01 0x00 0x59110000 0x89308008 0xdc034000 0x2a01a001 0xa0020001 0xd1002003 0x88000500 0xc025803 0x23180010 0xf0030c20 0x60b0b 0x330e1c2a 0x38465462 0x69707779 0x7b7d7e01 0x2010009 0x4009be19 0xfc19fa19 0xf81a381a 0x781ab62a 0xf62b342b 0x743b746b 0xf4002901 0x00 0x42c0000 0x290100 0x03 0xf05a5a29 0x1000000 0x26000 0x29010000 0x253 0x28290100 0x03 0xb005c629 0x1000000 0x3c616 0x1290100 0x03 0xb00b9229 0x1000000 0x2926f 0x29010000 0x3b0 0x2dc62901 0x00 0x2c61929 0x1000000 0x35107 0xff290100 0x02 0xf70f2901 0x00 0x3f0a5a5>;
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <0x2a>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <0x15>;
						qcom,mdss-dsi-h-front-porch = <0x3f>;
					};

					hd48phs {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 22 21 07 07 07 02 04 00 18 16];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0xf6a>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <0x30>;
						qcom,mdss-mdp-transfer-time-us = <0x2590>;
						qcom,mdss-dsc-slice-width = <0x1a0>;
						qcom,mdss-dsi-v-pulse-width = <0x3c>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,mdss-dsi-panel-height = <0x8dc>;
						qcom,panel-roi-alignment = <0x1a0 0x2a 0x1a0 0x2a 0x1a0 0x2a>;
						qcom,mdss-dsi-panel-width = <0x340>;
						qcom,lm-split = <0x1a0 0x1a0>;
						qcom,mdss-dsi-t-clk-post = <0x14>;
						samsung,mdss-dsi-phs-mode;
						qcom,mdss-dsi-v-back-porch = <0x3b>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 0x3f0 0x5a5a0701 0x00 0x1012900 0x00 0x52a0000 0x4372900 0x00 0x52b0000 0x9232900 0x00 0x3f0a5a5>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-on-command = <0x29000000 0x42c 0x05 0x1000005 0x11129 0x1000000 0x3f05a 0x5a290100 0x03 0xb01df629 0x1000000 0x2f600 0x29010000 0x780003f0 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3b0 0x1df62901 0x00 0x2f60329 0x1000000 0x3f0a5 0xa5290100 0x03 0xf05a5a29 0x1000000 0x23500 0x29010000 0x3f0 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3b0 0x23f42901 0x00 0x2f43129 0x1000000 0x4ed04 0x40202901 0x00 0x3f0a5a5 0x29010000 0x3f0 0x5a5a2901 0x00 0x3b03b91 0x29010000 0x291 0x2290100 0x03 0xf0a55a29 0x1000000 0x3f05a 0x5a290100 0x0a 0xb9000000 0x00 0x11032901 0x00 0x3f0a5a5 0x29010000 0x3fc 0x5a5a2900 0x00 0x8c51110 0x5050a050 0xa0290100 0x03 0xfca5a529 0x1000000 0x3f05a 0x5a290100 0x03 0xb004f229 0x1000000 0x2f240 0x29010000 0x3f0 0xa55a0701 0x00 0x1010a01 0x00 0x59110000 0x89308008 0xdc034000 0x2a01a001 0xa0020001 0xd1002003 0x88000500 0xc025803 0x23180010 0xf0030c20 0x60b0b 0x330e1c2a 0x38465462 0x69707779 0x7b7d7e01 0x2010009 0x4009be19 0xfc19fa19 0xf81a381a 0x781ab62a 0xf62b342b 0x743b746b 0xf4002901 0x00 0x42c0000 0x290100 0x03 0xf05a5a29 0x1000000 0x26020 0x29010000 0x253 0x28290100 0x03 0xb005c629 0x1000000 0x3c616 0x1290100 0x03 0xb00b9229 0x1000000 0x2926f 0x29010000 0x3b0 0x2dc62901 0x00 0x2c61929 0x1000000 0x35107 0xff290100 0x02 0xf70f2901 0x00 0x3f0a5a5>;
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <0x2a>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <0x15>;
						qcom,mdss-dsi-h-front-porch = <0x3f>;
					};
				};
			};

			qcom,mdss_dsi_sim_video {
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x00 0x00 0x00 0x01 0x00>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-t-clk-post = <0x04>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-3-state;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-name = "Simulator video mode dsi panel";
				phandle = <0x633>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-t-clk-pre = <0x1b>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [01 09 01 01 0e 1b 01 01 02 02 04 00 08 06];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-timings = <0x00 0x00 0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x08>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x06>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-panel-height = <0x1e0>;
						qcom,mdss-dsi-panel-width = <0x280>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x06>;
						qcom,display-topology = <0x01 0x00 0x01 0x02 0x00 0x01>;
						qcom,mdss-dsi-h-back-porch = <0x08>;
						qcom,mdss-dsi-on-command = [32 01 00 00 00 00 02 00 00];
						qcom,mdss-dsi-off-command = [22 01 00 00 00 00 02 00 00];
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0x08>;
					};
				};
			};

			qcom,mdss_dsi_dual_sim_video {
				qcom,mdss-dsi-panel-broadcast-mode;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-qsync-min-refresh-rate = <0x2d>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x14 0x00 0xc8 0x01 0x14>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,qsync-enable;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-3-state;
				qcom,dsi-phy-num = <0x00 0x01>;
				qcom,mdss-dsi-panel-name = "Sim dual video mode dsi panel";
				phandle = <0x635>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-stream = <0x00>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 21 07 07 07 02 04 00 17 0c];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-v-pulse-width = <0x04>;
						qcom,mdss-dsi-panel-height = <0x5a0>;
						qcom,mdss-dsi-panel-width = <0x500>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						cell-index = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,display-topology = <0x02 0x00 0x02 0x01 0x00 0x02>;
						qcom,mdss-dsi-h-back-porch = <0x2c>;
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_144hz_cphy_cmd {
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,esd-check-enabled;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,spr-pack-type = "pentile";
				qcom,panel-cphy-mode;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,ulps-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-bllp-power-mode;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";
				phandle = <0x629>;
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-pin-select = <0x01>;

				qcom,mdss-dsi-display-timings {

					timing@1 {
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 10 13 03 19 02 02 04 00 00 00];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						cell-index = <0x01>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 0d 01 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 30 00 30 00 30 00 30 00 30 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 03 01 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0x60>;
					};

					timing@3 {
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 12 17 04 19 03 02 04 00 00 00];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						cell-index = <0x03>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 0d 01 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 30 00 30 00 30 00 30 00 30 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 03 01 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0x60>;
					};

					timing@2 {
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 14 1b 05 19 06 02 04 00 00 00];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						cell-index = <0x02>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 03 01 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 00 00 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 0d 01 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 30 00 30 00 30 00 30 00 30 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 03 01 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0x60>;
					};

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 15 1f 06 19 07 02 04 00 00 00];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x90>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						cell-index = <0x00>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-timing-switch-command = <0x39010000 0xdd0 0x4444b228 0x285a00 0x5a030d01 0x39010000 0x1ac2 0x9240c00 0x40000 0x93400 0x00 0x00 0x3000 0x6c390100 0x34 0xd8000000 0x00 0x3000 0x30003000 0x30003005 0x00 0x00 0xf000f 0x00 0x00 0x00 0xf002f 0xf0020>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-on-command = <0x39010000 0x2b0 0x4390100 0x03 0xe8000239 0x1000000 0x3e400 0x8390100 0x03 0xb4201c39 0x1000000 0xdb66c 0x623af 0x131a0504 0xfa052039 0x1000000 0x2b000 0x39010000 0x32c4 0x00 0x00 0x10000002 0x29 0x10000 0x00 0x00 0x220000 0x1100 0xc0000 0x3000 0x00 0x390100 0x0d 0xd04444b2 0x2800285a 0x5a030d 0x1390100 0x15 0xd3490000 0x11a1500 0x15070f77 0x777737b2 0x1100a03c 0x9a390100 0x34 0xd8000000 0x00 0x3000 0x30003000 0x30003005 0x00 0x00 0xf000f 0x00 0x00 0x00 0xf002f 0xf0020 0x39010000 0x2bdf 0x50425881 0x2d000000 0x6b 0x00 0x00 0x10fffd4 0xe000000 0x0f 0x5318000f 0x00 0x3901 0x00 0x3eb8b8b 0x39010000 0x2f7 0x1390100 0x02 0xb0803901 0x00 0xae434b4 0x30 0x40ce239 0x1000000 0x2e600 0x39010000 0x2b0 0x4390100 0x03 0xdf504039 0x1000000 0x6f350 0x00 0x39010000 0x2f2 0x11390100 0x06 0xf3010000 0x13901 0x00 0x3f40002 0x39010000 0x2f2 0x19390100 0x03 0xdf504239 0x1000000 0x23500 0x39010000 0x52a 0x437 0x39010000 0x52b 0x923 0x5010000 0x78000111 0x5010000 0x129>;
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0x60>;
					};
				};
			};

			qcom,mdss_dsi_visionox_r66451_fhd_plus_60hz_video {
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,esd-check-enabled;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-lane-1-state;
				qcom,spr-pack-type = "pentile";
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-3-state;
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-name = "r66451 amoled video mode dsi visionox panel with DSC";
				phandle = <0x626>;
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-panel-status-value = <0x1c>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 10 04 04 12 1e 04 04 03 02 04 00 0e 09];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 13 d8 00 00 00 00 00 00 00 00 00 5b 00 5b 00 5b 00 5b 00 5b 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 04 04 04 04 04 05 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0x5f>;
					};
				};
			};

			qcom,mdss_dsi_sim_cmd {
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-t-clk-post = <0x03>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-panel-mode-switch;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-name = "Simulator cmd mode dsi panel";
				phandle = <0x632>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-t-clk-pre = <0x27>;
				qcom,mdss-dsi-te-check-enable;
				qcom,poms-align-panel-vsync;
				qcom,mdss-dsi-te-pin-select = <0x01>;

				qcom,mdss-dsi-display-timings {

					timing@1 {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 06 06 16 20 07 07 07 02 04 00 16 0c];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x6e>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-video-mode;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						cell-index = <0x01>;
						qcom,mdss-dsi-v-back-porch = <0x5a>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x6e>;
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0xf0000100>;
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0x6e>;
					};

					timing@3 {
						qcom,mdss-dsi-panel-phy-timings = [00 29 0a 0b 1b 26 0a 0b 0a 02 04 00 21 10];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x564>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsc-slice-width = <0x168>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-panel-height = <0x500>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						cell-index = <0x03>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x348>;
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0xf0000100>;
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0x64>;
					};

					timing@4 {
						qcom,mdss-dsi-panel-phy-timings = [00 39 0f 0e 21 2a 0e 0f 0d 02 04 00 2d 13];
						qcom,src-chroma-format = <0x01>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x2e4>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsc-version = <0x12>;
						cell-index = <0x04>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x1cc>;
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0x78>;
					};

					timing@2 {
						qcom,mdss-dsi-panel-phy-timings = [00 25 0a 0a 1b 24 0a 0a 0a 02 04 00 1f 0f];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x2e4>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						cell-index = <0x02>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x1cc>;
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0xf0000100>;
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0x78>;
					};

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 06 06 16 20 07 07 07 02 04 00 16 0c];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,video-mode-switch-out-commands = <0x39010000 0x3b0 0xa5000701 0x00 0x2010039 0x1000000 0x6b200 0x5d048049>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x64>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,video-mode-switch-in-commands = [39 01 00 00 00 00 03 b0 a5 00 07 01 00 00 00 00 02 01 00 39 01 00 00 00 00 06 b2 00 5d 04 80 49 15 01 00 00 00 00 02 3d 10 15 01 00 00 00 00 02 36 00 15 01 00 00 00 00 02 55 0c];
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-video-mode;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,video-mode-switch-in-commands-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						cell-index = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,cmd-on-commands = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,cmd-mode-switch-out-commands-state = "dsi_lp_mode";
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,cmd-mode-switch-in-commands-state = "dsi_lp_mode";
						qcom,mdss-dsi-cmd-mode;
						qcom,video-mode-switch-out-commands-state = "dsi_lp_mode";
						qcom,vid-on-commands = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0xf0000100>;
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,cmd-mode-switch-in-commands = [39 01 00 00 00 00 03 b0 a5 00 07 01 00 00 00 00 02 01 00 39 01 00 00 00 00 06 b2 00 5d 04 80 49 15 01 00 00 00 00 02 3d 11 15 01 00 00 00 00 02 36 00 15 01 00 00 00 00 02 55 0b];
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,cmd-mode-switch-out-commands = <0x39010000 0x3b0 0xa5000701 0x00 0x2010039 0x1000000 0x6b200 0x5d010249>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0x78>;
					};

					timing@5 {
						qcom,mdss-dsi-panel-phy-timings = [00 69 1d 1d 35 2f 1b 1d 18 02 04 00 51 21];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,disable-rsc-solver;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x64>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0xb4>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						cell-index = <0x05>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x1cc>;
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500>;
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0x78>;
					};

					timing@7 {
						qcom,mdss-dsi-panel-phy-timings = [00 4a 13 14 28 24 12 14 11 02 04 00 39 18];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x2e4>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						cell-index = <0x07>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x1cc>;
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0x78>;
					};

					timing@6 {
						qcom,mdss-dsi-panel-phy-timings = [00 89 26 27 42 39 25 27 1f 02 04 00 69 2a];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,disable-rsc-solver;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x64>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0xf0>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						cell-index = <0x06>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x1cc>;
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0xf0000100>;
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0x78>;
					};
				};
			};

			Q4_S6E3FAC_AMB619BR01 {
				ss,mafpc = <0x507>;
				samsung,flash_loading_check_revA = "W \t0xF0 \t0x5A 0x5A \nW 0xB0 0x00 0x40 0x91\nR 0x91 0x01\nW 0xF0 0xA5 0xA5";
				samsung,flash_gamma_rx_cmds_revA = [06 01 00 00 00 00 01 6e 01 00 00];
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-panel-peak-brightness = <0x44aa20>;
				samsung,rsc_4_frame_idle;
				samsung,lpm_2nit_tx_cmds_revA = [29 00 00 00 00 00 03 98 08 f2];
				qcom,mdss-brightness-max-level = <0x264>;
				samsung,ldi_debug_pps1_rx_cmds_revA = [06 01 00 00 00 00 01 a2 2d 00];
				qcom,mdss-dsi-mdp-trigger = "none";
				samsung,lpm_10nit_tx_cmds_revA = [29 00 00 00 00 00 03 98 07 cd];
				samsung,flash_spi_er = [08 00 04 00 00 00 00];
				samsung,osc_tx_cmds_revC = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 c5 02 29 00 00 00 00 00 04 b0 00 8a cb 29 00 00 00 00 00 09 cb 31 62 00 00 00 10 31 62 29 00 00 00 00 00 04 b0 00 c2 cb 29 00 00 00 00 00 08 cb 3c 00 00 00 91 18 3c 29 00 00 00 00 00 04 b0 01 19 cb 29 00 00 00 00 00 08 cb 31 62 00 00 00 31 62 29 00 00 00 00 00 04 b0 01 4c cb 29 00 00 00 00 00 08 cb 3c 00 00 00 12 18 3c 29 00 00 00 00 00 04 b0 01 a1 cb 29 00 00 00 00 00 08 cb 31 62 00 00 00 31 62 29 00 00 00 00 00 04 b0 01 d4 cb 29 00 00 00 00 00 08 cb 3c 00 00 00 12 18 3c 29 00 00 00 00 00 04 b0 02 29 cb 29 00 00 00 00 00 08 cb 61 31 00 00 00 61 31 29 00 00 00 00 00 04 b0 02 5c cb 29 00 00 00 00 00 08 cb 5b 00 00 00 12 0c 5b 29 00 00 00 00 00 04 b0 02 b1 cb 29 00 00 00 00 00 08 cb 2e 31 00 00 00 2e 31 29 00 00 00 00 00 04 b0 02 e4 cb 29 00 00 00 00 00 08 cb 83 00 00 00 12 06 83 29 00 00 00 00 00 04 b0 03 04 cb 29 00 00 00 00 00 0e cb 0a 00 00 00 1d 00 00 00 0a 00 00 00 1d 29 00 00 00 00 00 04 b0 03 17 cb 29 00 00 00 00 00 0e cb 0a 00 00 00 1d 00 00 00 0a 00 00 00 1d 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_10nit_tx_cmds_revC = [29 00 00 00 00 00 03 51 01 55];
				samsung,ccb_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 b7 00 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,aod_candela_map_table_revA = <0x00 0x00 0x0b 0x00 0x01 0x01 0x0c 0x1c 0x00 0x0a 0x02 0x1d 0x31 0x00 0x1e 0x03 0x32 0xff 0x00 0x3c>;
				samsung,xtalk_on_tx_cmds_revA = "W \t0xF0 \t0x5A 0x5A \nW 0x51 0x00 0x08\nW 0xB0 0x00 0x0C 0xF4\nW 0xF4 0x14\nW 0xF7 0x0F\nW 0xF0 0xA5 0xA5";
				samsung,enter_hbm_ce_lux = <0xc350>;
				samsung,poc_image_size = <0x86912>;
				samsung,vint_tx_cmds_revA = [29 00 00 00 00 00 03 b0 19 f4 29 00 00 00 00 00 02 f4 0d];
				samsung,poc_write_loop_start_tx_cmds_revA = [29 00 00 00 00 00 0d c1 00 00 00 06 00 00 00 00 00 00 00 04 29 00 00 00 00 00 02 c0 03];
				samsung,spsram_done_cmds_revA = [29 00 00 00 00 00 03 b0 05 71 29 01 00 00 00 00 02 71 01];
				samsung,poc_write_loop_256byte_tx_cmds_revA = [29 00 00 00 00 00 03 b0 0d c1 29 00 00 00 00 00 81 c1 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 00 00 00 00 00 03 b0 8d c1 29 00 00 00 00 00 81 c1 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 00 00 00 00 00 02 c0 03];
				samsung,lpm_on_tx_cmds_revB = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 bb 38 29 00 00 00 00 00 04 b0 00 4e 98 29 00 00 00 00 00 07 98 01 01 79 02 00 70 29 00 00 00 00 00 02 53 24 29 00 00 00 00 00 04 b0 01 3b 98 29 00 00 00 00 00 03 98 00 b0 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,poc_write_loop_end_tx_cmds_revA = [29 00 00 00 01 00 0e c1 00 00 ff 32 00 00 00 00 00 00 80 04 01];
				ss,self_display = <0x506>;
				samsung,ldi_debug6_rx_cmds_revA = [06 01 00 00 00 00 01 e9 02 00];
				samsung,flash_spi_wr_enable = <0x8000106>;
				qcom,mdss-dsi-rx-eot-ignore;
				samsung,poc_post_erase_sector_tx_cmds_revA = [29 00 00 00 00 00 02 c0 00];
				qcom,esd-check-enabled;
				samsung,lpm_1nit_tx_cmds_revC = [29 00 00 00 00 00 03 51 00 22];
				samsung,lpm_brightnes_tx_cmds_revC = <0x29000000 0x3f0 0x5a5a2900 0x00 0x35107ff 0x29000000 0x4b0 0x4e9829 0x00 0x79801 0x201 0x79290000 0x02 0xf70f2900 0x00 0x3f0a5a5>;
				samsung,vrr_glut_offset_cmds_revA = [29 01 00 00 00 00 04 b0 00 a1 93 29 01 00 00 00 00 91 93 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00];
				samsung,copr_disable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 e1 00 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 bb 38 29 00 00 00 00 00 04 b0 00 4e 98 29 00 00 00 00 00 07 98 01 00 b0 02 00 70 29 00 00 00 00 00 02 53 24 29 00 00 00 00 00 04 b0 01 3b 98 29 00 00 00 00 00 03 98 00 b0 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,mdnie_tx_cmds_revA = [39 01 00 00 00 00 00 00 00];
				samsung,flash_spi_wr_status_reg2 = [08 00 02 31 00];
				samsung,manual_aor_tx_cmds_revA = [29 00 00 00 00 00 04 b0 00 4e 98 29 00 00 00 00 00 05 98 00 00 00 00];
				samsung,support_dynamic_mipi_clk_osc;
				samsung,lpm_30nit_tx_cmds_revC = [29 00 00 00 00 00 03 51 04 00];
				samsung,ldi_debug_pps2_rx_cmds_revA = [06 01 00 00 00 00 01 a2 2c 2d];
				samsung,ssr_tx_cmds_revA = "W \t0xF0 \t0x5A 0x5A \nW 0xFC 0x5A 0x5A\nW 0xB0 0x00 0x09 0xF6\nR 0xF6 0x01\nW 0xB0 0x00 0x23 0xFB\nR 0xFB 0x01\nW 0xFC 0xA5 0xA5\nW 0xF0 0xA5 0xA5";
				samsung,mcd_off_tx_cmds_revA = "\n   W 0xF0 0x5A 0x5A\n   W 0xB0 0x00 0x0C 0xF4\n   W 0xF4 0x1C\n   W 0xB0 0x00 0x0F 0xF6\n   W 0xF6 0x00\n   W 0xB0 0x00 0x39 0xCB\n   W 0xCB 0xFF\n   W 0xB0 0x00 0x55 0xCB\n   W 0xCB 0x07\n   W 0xB0 0x00 0x57 0xCB\n   W 0xCB 0x06\n   W 0xB0 0x00 0xD2 0xCB\n   W 0xCB 0x00\n   W 0xB0 0x00 0xE4 0xCB\n   W 0xCB 0x07\n   W 0xB0 0x00 0xE6 0xCB\n   W 0xCB 0x06\n   W 0xB0 0x01 0x5C 0xCB\n   W 0xCB 0x00\n   W 0xB0 0x01 0x6C 0xCB\n   W 0xCB 0x07\n   W 0xB0 0x01 0x6E 0xCB\n   W 0xCB 0x06\n   W 0xB0 0x01 0xE4 0xCB\n   W 0xCB 0x00\n   W 0xB0 0x02 0x6C 0xCB\n   W 0xCB 0x00\n   W 0xB0 0x02 0xF4 0xCB\n   W 0xCB 0x00\n   W 0xF7 0x0F\n   Delay 100ms\n   W 0xF0 0xA5 0xA5\n  ";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				samsung,hw_cursor_tx_cmds_revA = [29 00 00 00 00 00 0f e4 00 01 00 04 00 00 05 00 66 00 00 00 3c 1e];
				samsung,gct_lv_tx_cmds_revA = "W \t0x9F \t 0xA5 0xA5  \nW 0x01\nDelay 120ms\nW 0xF0 0x5A 0x5A\nW 0xFC 0x5A 0x5A\nW 0x11\nDelay 10ms\nW 0xB0 0x00 0x0C 0xFE\nW 0xFE 0x14\nW 0xB0 0x00 0x1C 0xFE\nW 0xFE 0x7A\nW 0x51 0x07 0xFF\nW 0x53 0x20\nW 0x29\nW 0x9D 0x01\nW 0x9E 0x11 0x00 0x00 0x89 0x30 0x80 0x09 0x0C\n   0x03 0x88 0x00 0xC1 0x01 0xC4 0x01 0xC4\n   0x02 0x00 0x01 0xE3 0x00 0x20 0x11 0x23\n   0x00 0x06 0x00 0x0C 0x00 0x80 0x00 0x9F\n   0x18 0x00 0x10 0xD0 0x03 0x0C 0x20 0x00\n   0x06 0x0B 0x0B 0x33 0x0E 0x1C 0x2A 0x38\n   0x46 0x54 0x62 0x69 0x70 0x77 0x79 0x7B\n   0x7D 0x7E 0x01 0x02 0x01 0x00 0x09 0x40\n   0x09 0xBE 0x19 0xFC 0x19 0xFA 0x19 0xF8\n   0x1A 0x38 0x1A 0x78 0x1A 0xB6 0x2A 0xF6\n   0x2B 0x34 0x2B 0x74 0x3B 0x74 0x6B 0xF4\n   0x00\nW 0xB0 0x00 0x02 0xD7\nW 0xD7 0x04\nDelay 50ms\nW 0x2C 0x00\nW 0xBE 0x05\nDelay 20ms\nW 0xBE 0x00\nDelay 20ms\nW 0xBE 0x07\nDelay 170ms\nW 0xBE 0x00\nR 0xAF 0x01\nDelay 20ms\nW 0xBE 0x05\nDelay 170ms\nW 0xBE 0x00\nR 0xAF 0x01\nW 0xB0 0x00 0x02 0xD7\nW 0xD7 0x00\nW 0x9F 0x5A 0x5A\nW 0xF0 0xA5 0xA5\nW 0xFC 0xA5 0xA5 ";
				samsung,gm2_gamma_comp_revA = [29 01 00 00 00 00 00 00 00];
				samsung,poc_write_addr_idx = <0x08 0x09 0x0a>;
				qcom,display-type = "secondary";
				samsung,acl_on_tx_cmds_revA = <0x29000000 0x4b0 0x1479829 0x00 0x49855 0x80012900 0x00 0x4b00156 0x98290000 0x03 0x98001f29 0x00 0x25501>;
				samsung,poc_erase_delay_us = <0x61a80>;
				samsung,lpm_2nit_tx_cmds_revC = [29 00 00 00 00 00 03 51 00 65];
				samsung,reg_read_pos_tx_cmds_revA = [29 00 00 00 00 00 04 b0 00 00 00];
				samsung,support_poc_driver;
				samsung,level0_key_enable_tx_cmds_revA = [29 00 00 00 00 00 03 9f a5 a5];
				samsung,disp-model = "AMB619BR01";
				samsung,micro_short_test_off_tx_cmds_revA = "W \t0xF0 \t0x5A 0x5A  \nW 0xB0 0x00 0x8A 0xCB\nW 0xCB 0x31 0x62 0x00 0x00 0x00 0x10 0x31 0x62\nW 0xBF 0x00 0x07 0xFF 0x00 0x00 0x10\nW 0xF7 0x0F\nW 0xF0 0xA5 0xA5";
				samsung,lpm_1nit_tx_cmds_revB = [29 00 00 00 00 00 03 98 09 1a];
				samsung,manual_dbv_tx_cmds_revA = [29 00 00 00 00 00 04 6a 07 ff 01];
				label = "Q4_S6E3FAC_AMB619BR01";
				samsung,support_ddi_spi;
				samsung,poc_pre_erase_sector_tx_cmds_revA = [29 00 00 00 00 00 02 c0 02 29 00 00 00 00 00 0d c1 00 00 00 06 00 00 00 00 00 00 00 04 29 01 00 00 01 00 02 c0 03 29 00 00 00 00 00 0d c1 00 00 00 01 00 02 00 00 00 00 10 04 29 01 00 00 0a 00 02 c0 03];
				qcom,mdss-dsi-panel-vsync-delay;
				samsung,poc_write_loop_cnt = <0x100>;
				samsung,elvss_rx_cmds_revA = [06 01 00 00 00 00 01 94 01 18];
				samsung,ldi_debug5_rx_cmds_revA = [06 01 00 00 00 00 01 0f 01 00];
				samsung,dynamic_hlpm_enable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 08 85 81 00 0f 0f 00 00 1f 29 00 00 00 00 00 03 f0 a5 a5];
				qcom,mdss-brightness-default-level = <0xff>;
				samsung,poc_erase_sector_addr_idx = <0x05 0x06 0x07>;
				samsung,gray_spot_test_on_tx_cmds_revA = "W \t0xF0 \t 0x5A 0x5A  \nW 0xB0 0x00 0x18 0x94\nW 0x94 0x1F\nDelay 100ms\nW 0xB0 0x00 0x0F 0xF6\nW 0xF6 0x02\nW 0xB0 0x00 0x01 0xB1\nW 0xB1 0x19\nW 0xF7 0x0F\nDelay 100ms\nW 0xF0 0xA5 0xA5";
				samsung,support_early_id_read;
				samsung,gct_ecc_rx_cmds_revA = "W \t0xF0 \t0x5A 0x5A \nW 0xFC 0x5A 0x5A\nW 0xB0 0x00 0x02 0xF8\nR 0xF8 0x03\nW 0xFC 0xA5 0xA5\nW 0xF0 0xA5 0xA5";
				samsung,hbm_candela_map_table_revA = <0x00 0x100 0x100 0x808 0x1f6 0x01 0x101 0x101 0x810 0x1f8 0x02 0x102 0x102 0x818 0x1fa 0x03 0x103 0x103 0x820 0x1fc 0x04 0x104 0x104 0x828 0x1fe 0x05 0x105 0x105 0x830 0x200 0x06 0x106 0x106 0x838 0x202 0x07 0x107 0x107 0x840 0x204 0x08 0x108 0x108 0x848 0x206 0x09 0x109 0x109 0x850 0x208 0x0a 0x10a 0x10a 0x858 0x209 0x0b 0x10b 0x10b 0x860 0x20b 0x0c 0x10c 0x10c 0x868 0x20d 0x0d 0x10d 0x10d 0x870 0x20f 0x0e 0x10e 0x10e 0x878 0x211 0x0f 0x10f 0x10f 0x880 0x213 0x10 0x110 0x110 0x888 0x215 0x11 0x111 0x111 0x890 0x217 0x12 0x112 0x112 0x898 0x219 0x13 0x113 0x113 0x8a1 0x21b 0x14 0x114 0x114 0x8a9 0x21d 0x15 0x115 0x115 0x8b1 0x21f 0x16 0x116 0x116 0x8b9 0x221 0x17 0x117 0x117 0x8c1 0x223 0x18 0x118 0x118 0x8c9 0x225 0x19 0x119 0x119 0x8d1 0x227 0x1a 0x11a 0x11a 0x8d9 0x229 0x1b 0x11b 0x11b 0x8e1 0x22b 0x1c 0x11c 0x11c 0x8e9 0x22d 0x1d 0x11d 0x11d 0x8f1 0x22f 0x1e 0x11e 0x11e 0x8f9 0x231 0x1f 0x11f 0x11f 0x901 0x233 0x20 0x120 0x120 0x909 0x235 0x21 0x121 0x121 0x911 0x237 0x22 0x122 0x122 0x919 0x239 0x23 0x123 0x123 0x921 0x23b 0x24 0x124 0x124 0x929 0x23d 0x25 0x125 0x125 0x931 0x23e 0x26 0x126 0x126 0x939 0x240 0x27 0x127 0x127 0x941 0x242 0x28 0x128 0x128 0x949 0x244 0x29 0x129 0x129 0x951 0x246 0x2a 0x12a 0x12a 0x959 0x248 0x2b 0x12b 0x12b 0x961 0x24a 0x2c 0x12c 0x12c 0x969 0x24c 0x2d 0x12d 0x12d 0x971 0x24e 0x2e 0x12e 0x12e 0x979 0x250 0x2f 0x12f 0x12f 0x981 0x252 0x30 0x130 0x130 0x989 0x254 0x31 0x131 0x131 0x991 0x256 0x32 0x132 0x132 0x999 0x258 0x33 0x133 0x133 0x9a1 0x25a 0x34 0x134 0x134 0x9a9 0x25c 0x35 0x135 0x135 0x9b1 0x25e 0x36 0x136 0x136 0x9b9 0x260 0x37 0x137 0x137 0x9c2 0x262 0x38 0x138 0x138 0x9ca 0x264 0x39 0x139 0x139 0x9d2 0x266 0x3a 0x13a 0x13a 0x9da 0x268 0x3b 0x13b 0x13b 0x9e2 0x26a 0x3c 0x13c 0x13c 0x9ea 0x26c 0x3d 0x13d 0x13d 0x9f2 0x26e 0x3e 0x13e 0x13e 0x9fa 0x270 0x3f 0x13f 0x13f 0xa02 0x272 0x40 0x140 0x140 0xa0a 0x274 0x41 0x141 0x141 0xa12 0x275 0x42 0x142 0x142 0xa1a 0x277 0x43 0x143 0x143 0xa22 0x279 0x44 0x144 0x144 0xa2a 0x27b 0x45 0x145 0x145 0xa32 0x27d 0x46 0x146 0x146 0xa3a 0x27f 0x47 0x147 0x147 0xa42 0x281 0x48 0x148 0x148 0xa4a 0x283 0x49 0x149 0x149 0xa52 0x285 0x4a 0x14a 0x14a 0xa5a 0x287 0x4b 0x14b 0x14b 0xa62 0x289 0x4c 0x14c 0x14c 0xa6a 0x28b 0x4d 0x14d 0x14d 0xa72 0x28d 0x4e 0x14e 0x14e 0xa7a 0x28f 0x4f 0x14f 0x14f 0xa82 0x291 0x50 0x150 0x150 0xa8a 0x293 0x51 0x151 0x151 0xa92 0x295 0x52 0x152 0x152 0xa9a 0x297 0x53 0x153 0x153 0xaa2 0x299 0x54 0x154 0x154 0xaaa 0x29b 0x55 0x155 0x155 0xab2 0x29d 0x56 0x156 0x156 0xaba 0x29e 0x57 0x157 0x157 0xac2 0x2a0 0x58 0x158 0x158 0xaca 0x2a2 0x59 0x159 0x159 0xad2 0x2a4 0x5a 0x15a 0x15a 0xada 0x2a6 0x5b 0x15b 0x15b 0xae3 0x2a9 0x5c 0x15c 0x15c 0xaeb 0x2aa 0x5d 0x15d 0x15d 0xaf3 0x2ac 0x5e 0x15e 0x15e 0xafb 0x2ae 0x5f 0x15f 0x15f 0xb03 0x2b0 0x60 0x160 0x160 0xb0b 0x2b2 0x61 0x161 0x161 0xb13 0x2b4 0x62 0x162 0x162 0xb1b 0x2b6 0x63 0x163 0x163 0xb23 0x2b8 0x64 0x164 0x164 0xb2b 0x2ba 0x65 0x165 0x165 0xb33 0x2bc 0x66 0x166 0x166 0xb3b 0x2be 0x67 0x167 0x167 0xb43 0x2c0 0x68 0x168 0x168 0xb4b 0x2c2 0x69 0x169 0x169 0xb53 0x2c4 0x6a 0x16a 0x16a 0xb5b 0x2c6 0x6b 0x16b 0x16b 0xb63 0x2c8 0x6c 0x16c 0x16c 0xb6b 0x2ca 0x6d 0x16d 0x16d 0xb73 0x2cc 0x6e 0x16e 0x16e 0xb7b 0x2ce 0x6f 0x16f 0x16f 0xb83 0x2d0 0x70 0x170 0x170 0xb8b 0x2d2 0x71 0x171 0x171 0xb93 0x2d3 0x72 0x172 0x172 0xb9b 0x2d5 0x73 0x173 0x173 0xba3 0x2d7 0x74 0x174 0x174 0xbab 0x2d9 0x75 0x175 0x175 0xbb3 0x2db 0x76 0x176 0x176 0xbbb 0x2dd 0x77 0x177 0x177 0xbc3 0x2df 0x78 0x178 0x178 0xbcb 0x2e1 0x79 0x179 0x179 0xbd3 0x2e3 0x7a 0x17a 0x17a 0xbdb 0x2e5 0x7b 0x17b 0x17b 0xbe3 0x2e7 0x7c 0x17c 0x17c 0xbeb 0x2e9 0x7d 0x17d 0x17d 0xbf3 0x2eb 0x7e 0x17e 0x17e 0xbfb 0x2ed 0x7f 0x17f 0x17f 0xc03 0x2ef 0x80 0x180 0x180 0xc0c 0x2f1 0x81 0x181 0x181 0xc14 0x2f3 0x82 0x182 0x182 0xc1c 0x2f5 0x83 0x183 0x183 0xc24 0x2f7 0x84 0x184 0x184 0xc2c 0x2f9 0x85 0x185 0x185 0xc34 0x2fb 0x86 0x186 0x186 0xc3c 0x2fd 0x87 0x187 0x187 0xc44 0x2ff 0x88 0x188 0x188 0xc4c 0x301 0x89 0x189 0x189 0xc54 0x303 0x8a 0x18a 0x18a 0xc5c 0x305 0x8b 0x18b 0x18b 0xc64 0x307 0x8c 0x18c 0x18c 0xc6c 0x309 0x8d 0x18d 0x18d 0xc74 0x30a 0x8e 0x18e 0x18e 0xc7c 0x30c 0x8f 0x18f 0x18f 0xc84 0x30e 0x90 0x190 0x190 0xc8c 0x310 0x91 0x191 0x191 0xc94 0x312 0x92 0x192 0x192 0xc9c 0x314 0x93 0x193 0x193 0xca4 0x316 0x94 0x194 0x194 0xcac 0x318 0x95 0x195 0x195 0xcb4 0x31a 0x96 0x196 0x196 0xcbc 0x31c 0x97 0x197 0x197 0xcc4 0x31e 0x98 0x198 0x198 0xccc 0x320 0x99 0x199 0x199 0xcd4 0x322 0x9a 0x19a 0x19a 0xcdc 0x324 0x9b 0x19b 0x19b 0xce4 0x326 0x9c 0x19c 0x19c 0xcec 0x328 0x9d 0x19d 0x19d 0xcf4 0x32a 0x9e 0x19e 0x19e 0xcfc 0x32c 0x9f 0x19f 0x19f 0xd04 0x32e 0xa0 0x1a0 0x1a0 0xd0c 0x330 0xa1 0x1a1 0x1a1 0xd14 0x332 0xa2 0x1a2 0x1a2 0xd1c 0x333 0xa3 0x1a3 0x1a3 0xd24 0x335 0xa4 0x1a4 0x1a4 0xd2d 0x338 0xa5 0x1a5 0x1a5 0xd35 0x33a 0xa6 0x1a6 0x1a6 0xd3d 0x33c 0xa7 0x1a7 0x1a7 0xd45 0x33e 0xa8 0x1a8 0x1a8 0xd4d 0x33f 0xa9 0x1a9 0x1a9 0xd55 0x341 0xaa 0x1aa 0x1aa 0xd5d 0x343 0xab 0x1ab 0x1ab 0xd65 0x345 0xac 0x1ac 0x1ac 0xd6d 0x347 0xad 0x1ad 0x1ad 0xd75 0x349 0xae 0x1ae 0x1ae 0xd7d 0x34b 0xaf 0x1af 0x1af 0xd85 0x34d 0xb0 0x1b0 0x1b0 0xd8d 0x34f 0xb1 0x1b1 0x1b1 0xd95 0x351 0xb2 0x1b2 0x1b2 0xd9d 0x353 0xb3 0x1b3 0x1b3 0xda5 0x355 0xb4 0x1b4 0x1b4 0xdad 0x357 0xb5 0x1b5 0x1b5 0xdb5 0x359 0xb6 0x1b6 0x1b6 0xdbd 0x35b 0xb7 0x1b7 0x1b7 0xdc5 0x35d 0xb8 0x1b8 0x1b8 0xdcd 0x35f 0xb9 0x1b9 0x1b9 0xdd5 0x361 0xba 0x1ba 0x1ba 0xddd 0x363 0xbb 0x1bb 0x1bb 0xde5 0x365 0xbc 0x1bc 0x1bc 0xded 0x367 0xbd 0x1bd 0x1bd 0xdf5 0x368 0xbe 0x1be 0x1be 0xdfd 0x36a 0xbf 0x1bf 0x1bf 0xe05 0x36c 0xc0 0x1c0 0x1c0 0xe0d 0x36e 0xc1 0x1c1 0x1c1 0xe15 0x370 0xc2 0x1c2 0x1c2 0xe1d 0x372 0xc3 0x1c3 0x1c3 0xe25 0x374 0xc4 0x1c4 0x1c4 0xe2d 0x376 0xc5 0x1c5 0x1c5 0xe35 0x378 0xc6 0x1c6 0x1c6 0xe3d 0x37a 0xc7 0x1c7 0x1c7 0xe45 0x37c 0xc8 0x1c8 0x1c8 0xe4d 0x37e 0xc9 0x1c9 0x1c9 0xe56 0x380 0xca 0x1ca 0x1ca 0xe5e 0x382 0xcb 0x1cb 0x1cb 0xe66 0x384 0xcc 0x1cc 0x1cc 0xe6e 0x386 0xcd 0x1cd 0x1cd 0xe76 0x388 0xce 0x1ce 0x1ce 0xe7e 0x38a 0xcf 0x1cf 0x1cf 0xe86 0x38c 0xd0 0x1d0 0x1d0 0xe8e 0x38e 0xd1 0x1d1 0x1d1 0xe96 0x390 0xd2 0x1d2 0x1d2 0xe9e 0x392 0xd3 0x1d3 0x1d3 0xea6 0x394 0xd4 0x1d4 0x1d4 0xeae 0x396 0xd5 0x1d5 0x1d5 0xeb6 0x398 0xd6 0x1d6 0x1d6 0xebe 0x39a 0xd7 0x1d7 0x1d7 0xec6 0x39c 0xd8 0x1d8 0x1d8 0xece 0x39e 0xd9 0x1d9 0x1d9 0xed6 0x39f 0xda 0x1da 0x1da 0xede 0x3a1 0xdb 0x1db 0x1db 0xee6 0x3a3 0xdc 0x1dc 0x1dc 0xeee 0x3a5 0xdd 0x1dd 0x1dd 0xef6 0x3a7 0xde 0x1de 0x1de 0xefe 0x3a9 0xdf 0x1df 0x1df 0xf06 0x3ab 0xe0 0x1e0 0x1e0 0xf0e 0x3ad 0xe1 0x1e1 0x1e1 0xf16 0x3af 0xe2 0x1e2 0x1e2 0xf1e 0x3b1 0xe3 0x1e3 0x1e3 0xf26 0x3b3 0xe4 0x1e4 0x1e4 0xf2e 0x3b5 0xe5 0x1e5 0x1e5 0xf36 0x3b7 0xe6 0x1e6 0x1e6 0xf3e 0x3b9 0xe7 0x1e7 0x1e7 0xf46 0x3bb 0xe8 0x1e8 0x1e8 0xf4e 0x3bd 0xe9 0x1e9 0x1e9 0xf56 0x3bf 0xea 0x1ea 0x1ea 0xf5e 0x3c1 0xeb 0x1eb 0x1eb 0xf66 0x3c3 0xec 0x1ec 0x1ec 0xf6e 0x3c5 0xed 0x1ed 0x1ed 0xf77 0x3c7 0xee 0x1ee 0x1ee 0xf7f 0x3c9 0xef 0x1ef 0x1ef 0xf87 0x3cb 0xf0 0x1f0 0x1f0 0xf8f 0x3cd 0xf1 0x1f1 0x1f1 0xf97 0x3cf 0xf2 0x1f2 0x1f2 0xf9f 0x3d1 0xf3 0x1f3 0x1f3 0xfa7 0x3d3 0xf4 0x1f4 0x1f4 0xfaf 0x3d4 0xf5 0x1f5 0x1f5 0xfb7 0x3d6 0xf6 0x1f6 0x1f6 0xfbf 0x3d8 0xf7 0x1f7 0x1f7 0xfc7 0x3da 0xf8 0x1f8 0x1f8 0xfcf 0x3dc 0xf9 0x1f9 0x1f9 0xfd7 0x3de 0xfa 0x1fa 0x1fa 0xfdf 0x3e0 0xfb 0x1fb 0x1fb 0xfe7 0x3e2 0xfc 0x1fc 0x1fc 0xfef 0x3e4 0xfd 0x1fd 0x1fd 0xff7 0x3e6 0xfe 0x1fe 0x1fe 0xfff 0x3e8>;
				samsung,ffc_tx_cmds_revA = [29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 04 b0 00 36 c5 29 00 00 00 00 00 02 c5 11 29 00 00 00 00 00 04 b0 00 3e c5 29 00 00 00 00 00 05 c5 50 a0 4e f5 29 00 00 00 00 00 04 b0 00 56 c5 29 00 00 00 00 00 05 c5 50 a0 4e f5 29 00 00 00 00 00 03 fc a5 a5];
				samsung,lpm_2nit_tx_cmds_revB = [29 00 00 00 00 00 03 98 08 f1];
				samsung,flash_spi_wr_status_reg1_end = [08 00 02 01 5e];
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				samsung,gct_pass_val = <0x94 0x94>;
				qcom,mdss-dsi-panel-mode-gpio-state = "invalid";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a>;
				samsung,ldi_debug2_rx_cmds_revA = [06 01 00 00 00 00 01 ee 01 00];
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-panel-hdr-enabled;
				samsung,manufacture_id0_rx_cmds_revA = [06 01 00 00 00 00 01 da 01 00];
				qcom,mdss-dsi-panel-average-brightness = <0x124f80>;
				samsung,panel-vendor = "SDC";
				samsung,copr_enable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 4c e1 03 1f 00 00 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 00 cb 00 6f 00 eb 00 8f 00 00 00 00 03 87 09 0b 00 bb 00 5f 00 fb 00 9f 00 ab 00 4f 01 0b 00 af 00 00 00 00 03 87 09 0b 29 00 00 00 00 00 03 f0 a5 a5];
				qcom,mdss-pan-physical-width-dimension = <0x39>;
				qcom,mdss-dsi-lane-1-state;
				samsung,micro_short_test_on_tx_cmds_revA = "W \t0xF0 \t0x5A 0x5A  \nW 0xB0 0x00 0x8A 0xCB\nW 0xCB 0x45 0x4F 0x00 0x00 0x00 0x10 0x45 0x4F\nW 0xBF 0x33 0x25 0xFF 0x00 0x00 0x10\nW 0xF7 0x0F\nW 0xF0 0xA5 0xA5";
				samsung,octa_id_rx_cmds_revA = [06 01 00 00 00 00 01 a1 14 0b];
				samsung,support_factory_panel_swap;
				samsung,packet_size_tx_cmds_revA = [37 01 00 00 00 00 02 07 00];
				qcom,mdss-dsi-bl-max-level = <0x264>;
				samsung,mtp_read_sysfs_rx_cmds_revA = [06 01 00 00 00 00 01 00 00 00];
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				samsung,support_gct;
				samsung,support_dynamic_mipi_clk;
				samsung,smart_dimming_mtp_tx_cmds_revA = [29 00 00 00 00 00 23 c8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00];
				samsung,ub-con-det = <0x4d0 0x03 0x00>;
				samsung,support_ss_cmd;
				qcom,dsi-sec-ctrl-num = <0x01>;
				samsung,display_on_tx_cmds_revA = <0x29010000 0x39f 0xa5a50501 0x00 0x1292901 0x00 0x39f5a5a>;
				samsung,lpm_60nit_tx_cmds_revB = [29 00 00 00 00 00 03 98 01 79];
				qcom,platform-te-gpio = <0x3c 0x57 0x00>;
				samsung,lpm_off_tx_cmds_revC = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 0a b1 29 00 00 00 00 00 02 b1 00 29 00 00 00 00 00 02 bb 30 29 00 00 00 00 00 04 b0 00 0d 94 29 00 00 00 00 00 02 94 40 29 00 00 00 00 00 02 53 28 29 00 00 00 00 00 04 b0 00 4e 98 29 00 00 00 00 00 02 98 00 29 00 00 40 00 00 03 51 00 00 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x3d13 0x4042 0x84d0 0x3e80 0x33c2 0x86c4 0x1d4c 0xbb8>;
				samsung,pointing_gpara;
				samsung,on_pre_cmds_revA = <0x29010000 0x39f 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3f1 0x5a5a2901 0x00 0x3fc5a5a 0x5010000 0xa000111 0x29010000 0x4b0 0xacf629 0x1000000 0x2f625 0x29010000 0x4b0 0x9f629 0x1000000 0x2f622 0x29010000 0x4b0 0xff629 0x1000000 0x2f601 0x29010000 0x6e0002f4 0x44290100 0x02 0x35002901 0x00 0x4b0000e 0x94290100 0x02 0x94182901 0x00 0x4b00019 0xa3290100 0x02 0xa3012901 0x00 0x4b00033 0xf2290100 0x02 0xf2f02901 0x00 0x4b00002 0xf8290100 0x02 0xf8002901 0x00 0x2e51529 0x1000000 0x4b000 0x3df42901 0x00 0x2f41029 0x1000000 0x5ed00 0x40420129 0x1000000 0x4b001 0x95922901 0x00 0x2920207 0x1000000 0x1010a 0x1000000 0x591100 0x893080 0x90c0388 0xc101c4 0x1c40200 0x1e30020 0x11230006 0xc0080 0x9f1800 0x10d0030c 0x2000060b 0xb330e1c 0x2a384654 0x62697077 0x797b7d7e 0x1020100 0x94009be 0x19fc19fa 0x19f81a38 0x1a781ab6 0x2af62b34 0x2b743b74 0x6bf40029 0x00 0x42c00 0x2901 0x00 0x3bd2181 0x29010000 0x4b0 0x2fbd29 0x1000000 0x3bd00 0x2290100 0x02 0xf70f2901 0x00 0x35107ff 0x29000000 0x4b0 0x1bd29 0x00 0x2bd81 0x29000000 0x4b0 0x4bd29 0x00 0x2bd03 0x29010000 0x3fc 0xa5a52901 0x00 0x3f1a5a5 0x29010000 0x3f0 0xa5a52901 0x00 0x39f5a5a>;
				samsung,delayed-display-on = <0x01>;
				samsung,support_gamma_mode2;
				samsung,flash_spi_wr_status_reg1 = [08 00 02 01 00];
				samsung,center_gamma_60hs_rx_cmds_revA = [06 01 00 00 00 00 01 c8 22 6f];
				qcom,mdss-dsi-bl-min-level = <0x01>;
				samsung,esd-irq-trigger1 = "falling";
				samsung,dia_off_tx_cmds_revA = <0x29010000 0x3f0 0x5a5a2901 0x00 0x4b00195 0x92290100 0x02 0x92002901 0x00 0x3f0a55a>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-pan-physical-height-dimension = <0x92>;
				samsung,lpm_1nit_tx_cmds_revA = [29 00 00 00 00 00 03 98 09 17];
				samsung,vrr_gm2_gamma_comp_tx_cmds_revA = [29 01 00 00 00 00 04 71 86 00 00 29 01 00 00 00 00 45 6c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 01 00 00 00 00 07 71 86 00 00 00 00 01];
				samsung,vrr_gm2_gamma_comp3_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 04 71 86 08 61 29 01 00 00 00 00 c5 6c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 01 00 00 00 00 04 b0 00 05 71 29 01 00 00 00 00 02 71 01 29 01 00 00 00 00 03 f0 a5 a5];
				qcom,mdss-dsi-bpp = <0x18>;
				samsung,ddi_use_flash;
				samsung,level2_key_enable_tx_cmds_revA = [29 00 00 00 00 00 03 fc 5a 5a];
				samsung,flash_spi_wr_page_program = [08 01 04 02 00 00 00 01 02 03 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 04 05 06 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 1e 5f];
				samsung,dyn_mipi_clk_ffc_cmds_revA = <0x29000000 0x5c5 0x50a04ef5 0x29000000 0x5c5 0x50f24f44 0x29000000 0x5c5 0x50a04ef5 0x29000000 0x5c5 0x4daf4c13>;
				samsung,flash_gamma_tx_cmds_revA = <0x39010000 0xec1 0x6b 0x00 0x04 0x1390100 0x02 0xc0033901 0x00 0x3b00cfb>;
				samsung,poc_post_read_tx_cmds_revA = [29 00 00 00 00 00 02 c0 00];
				samsung,poc_pre_read_tx_cmds_revA = [29 00 00 00 00 00 02 c0 02 29 00 00 00 00 00 0d c1 00 00 00 06 00 00 00 00 00 00 00 04 29 01 00 00 01 00 02 c0 03 29 00 00 00 00 00 0d c1 00 00 00 01 5e 02 00 00 00 00 10 04 29 01 00 00 1e 00 02 c0 03];
				qcom,ulps-enabled;
				samsung,dia_on_tx_cmds_revA = <0x29010000 0x3f0 0x5a5a2901 0x00 0x4b00195 0x92290100 0x02 0x92022901 0x00 0x3f0a55a>;
				samsung,ldi_debug4_rx_cmds_revA = [06 01 00 00 00 00 01 05 01 00];
				samsung,ccd_test_on_tx_cmds_revA = "W \t0xF0 \t0x5A 0x5A \nW 0xFC 0x5A 0x5A\nW 0xCC 0x03\nDelay 2ms\nR 0xCD 0x01\nW 0xFC 0xA5 0xA5\nW 0xF0 0xA5 0xA5";
				samsung,mdss-dsi-off-reset-delay-us = <0x7d0>;
				samsung,flash_spi_rd_manufacture_id = [08 00 01 9f 08 00 01];
				qcom,qsync-enable;
				samsung,esc-clk-128M;
				samsung,display_off_tx_cmds_revA = <0x29000000 0x39f 0xa5a50501 0x00 0x1282900 0x00 0x39f5a5a>;
				samsung,support_lp_rx_err_recovery;
				samsung,poc_write_loop_data_add_tx_cmds_revA = [29 00 00 00 00 00 0e c1 00 00 ff 32 00 00 00 00 00 00 40 04 01];
				samsung,ccd_test_off_tx_cmds_revA = "W \t0xF0 \t0x5A 0x5A \nW 0xFC 0x5A 0x5A\nW 0xCC 0x02\nW 0xFC 0xA5 0xA5\nW 0xF0 0xA5 0xA5";
				samsung,vrr_gm2_gamma_comp2_tx_cmds_revA = [29 01 00 00 00 00 04 71 86 00 00 29 01 00 00 00 00 85 6c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 01 00 00 00 00 07 71 86 00 00 00 00 01];
				samsung,gct_hv_tx_cmds_revA = "W \t0x9F \t 0xA5 0xA5  \nW 0x01\nDelay 120ms\nW 0xF0 0x5A 0x5A\nW 0xFC 0x5A 0x5A\nW 0x11\nDelay 10ms\nW 0xB0 0x00 0x0C 0xFE\nW 0xFE 0x14\nW 0xB0 0x00 0x1C 0xFE\nW 0xFE 0x7A\nW 0x51 0x07 0xFF\nW 0x53 0x20\nW 0x29\nW 0x9D 0x01\nW 0x9E 0x11 0x00 0x00 0x89 0x30 0x80 0x09 0x0C\n   0x03 0x88 0x00 0xC1 0x01 0xC4 0x01 0xC4\n   0x02 0x00 0x01 0xE3 0x00 0x20 0x11 0x23\n   0x00 0x06 0x00 0x0C 0x00 0x80 0x00 0x9F\n   0x18 0x00 0x10 0xD0 0x03 0x0C 0x20 0x00\n   0x06 0x0B 0x0B 0x33 0x0E 0x1C 0x2A 0x38\n   0x46 0x54 0x62 0x69 0x70 0x77 0x79 0x7B\n   0x7D 0x7E 0x01 0x02 0x01 0x00 0x09 0x40\n   0x09 0xBE 0x19 0xFC 0x19 0xFA 0x19 0xF8\n   0x1A 0x38 0x1A 0x78 0x1A 0xB6 0x2A 0xF6\n   0x2B 0x34 0x2B 0x74 0x3B 0x74 0x6B 0xF4\n   0x00\nW 0xB0 0x00 0x02 0xD7\nW 0xD7 0x08\nDelay 50ms\nW 0x2C 0x00\nW 0xBE 0x05\nDelay 20ms\nW 0xBE 0x00\nDelay 20ms\nW 0xBE 0x07\nDelay 170ms\nW 0xBE 0x00\nR 0xAF 0x01\nDelay 20ms\nW 0xBE 0x05\nDelay 170ms\nW 0xBE 0x00\nR 0xAF 0x01\nW 0xB0 0x00 0x02 0xD7\nW 0xD7 0x00\nW 0x9F 0x5A 0x5A\nW 0xF0 0xA5 0xA5\nW 0xFC 0xA5 0xA5 ";
				samsung,poc_read_tx_cmds_revA = <0x29000000 0xec1 0x6b 0x00 0x04 0x1290000 0x02 0xc0032900 0x00 0x3b00cfb>;
				qcom,mdss-dsi-t-clk-post = <0x18>;
				samsung,level1_key_enable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a];
				samsung,elvss_interpolation_temperature = <0xfffffff1>;
				qcom,mdss-dsi-panel-blackness-level = <0x05>;
				samsung,gray_spot_test_off_tx_cmds_revA = "W \t0xF0 \t0x5A 0x5A  \nW 0xB0 0x00 0x0F 0xF6\nW 0xF6 0x00\nW 0xB0 0x00 0x18 0x94\nW 0x94 0x00\nW 0xF7 0x0F\nDelay 100ms\nW 0xF0 0xA5 0xA5";
				samsung,center_gamma_120hs_rx_cmds_revA = [06 01 00 00 00 00 01 c9 22 25];
				samsung,support_vrr_based_bl;
				samsung,poc_disable_tx_cmds_revA = <0x29000000 0x3f0 0xa5a52900 0x00 0x3f1a5a5>;
				samsung,ldi_debug1_rx_cmds_revA = [06 01 00 00 00 00 01 ed 01 00];
				samsung,lpm_brightnes_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 4e 98 29 00 00 00 00 00 07 98 01 00 b0 02 00 70 29 00 00 00 00 00 04 b0 01 3b 98 29 00 00 00 00 00 03 98 00 b0 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f0 a5 a5];
				qcom,mdss-dsi-interleave-mode = <0x00>;
				samsung,dyn_mipi_clk_osc_cmds_revC = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 c5 02 29 00 00 00 00 00 04 b0 00 8a cb 29 00 00 00 00 00 09 cb 31 62 00 00 00 10 31 62 29 00 00 00 00 00 04 b0 00 c2 cb 29 00 00 00 00 00 08 cb 3c 00 00 00 91 18 3c 29 00 00 00 00 00 04 b0 01 19 cb 29 00 00 00 00 00 08 cb 31 62 00 00 00 31 62 29 00 00 00 00 00 04 b0 01 4c cb 29 00 00 00 00 00 08 cb 3c 00 00 00 12 18 3c 29 00 00 00 00 00 04 b0 01 a1 cb 29 00 00 00 00 00 08 cb 31 62 00 00 00 31 62 29 00 00 00 00 00 04 b0 01 d4 cb 29 00 00 00 00 00 08 cb 3c 00 00 00 12 18 3c 29 00 00 00 00 00 04 b0 02 29 cb 29 00 00 00 00 00 08 cb 61 31 00 00 00 61 31 29 00 00 00 00 00 04 b0 02 5c cb 29 00 00 00 00 00 08 cb 5b 00 00 00 12 0c 5b 29 00 00 00 00 00 04 b0 02 b1 cb 29 00 00 00 00 00 08 cb 2e 31 00 00 00 2e 31 29 00 00 00 00 00 04 b0 02 e4 cb 29 00 00 00 00 00 08 cb 83 00 00 00 12 06 83 29 00 00 00 00 00 04 b0 03 04 cb 29 00 00 00 00 00 0e cb 0a 00 00 00 1d 00 00 00 0a 00 00 00 1d 29 00 00 00 00 00 04 b0 03 17 cb 29 00 00 00 00 00 0e cb 0a 00 00 00 1d 00 00 00 0a 00 00 00 1d 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 c5 03 29 00 00 00 00 00 04 b0 00 8a cb 29 00 00 00 00 00 09 cb 30 60 00 00 00 10 30 60 29 00 00 00 00 00 04 b0 00 c2 cb 29 00 00 00 00 00 08 cb 3b 00 00 00 91 18 3b 29 00 00 00 00 00 04 b0 01 19 cb 29 00 00 00 00 00 08 cb 30 60 00 00 00 30 60 29 00 00 00 00 00 04 b0 01 4c cb 29 00 00 00 00 00 08 cb 3b 00 00 00 12 18 3b 29 00 00 00 00 00 04 b0 01 a1 cb 29 00 00 00 00 00 08 cb 30 60 00 00 00 30 60 29 00 00 00 00 00 04 b0 01 d4 cb 29 00 00 00 00 00 08 cb 3b 00 00 00 12 18 3b 29 00 00 00 00 00 04 b0 02 29 cb 29 00 00 00 00 00 08 cb 5f 30 00 00 00 5f 30 29 00 00 00 00 00 04 b0 02 5c cb 29 00 00 00 00 00 08 cb 59 00 00 00 12 0c 59 29 00 00 00 00 00 04 b0 02 b1 cb 29 00 00 00 00 00 08 cb 2d 30 00 00 00 2d 30 29 00 00 00 00 00 04 b0 02 e4 cb 29 00 00 00 00 00 08 cb 80 00 00 00 12 06 80 29 00 00 00 00 00 04 b0 03 04 cb 29 00 00 00 00 00 0e cb 09 00 00 00 1c 00 00 00 09 00 00 00 1c 29 00 00 00 00 00 04 b0 03 17 cb 29 00 00 00 00 00 0e cb 09 00 00 00 1c 00 00 00 09 00 00 00 1c 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				samsung,manufacture_id1_rx_cmds_revA = [06 01 00 00 00 00 01 db 01 00];
				samsung,ccd_fail_val = <0x01>;
				samsung,poc_read_rx_cmds_revA = [06 01 00 00 00 00 01 fb 01 00];
				samsung,flash_gamma_post_tx_cmds_revA = [39 01 00 00 00 00 02 c0 00 39 01 00 00 00 00 03 9f 5a 5a 39 01 00 00 00 00 03 f0 a5 a5 39 01 00 00 00 00 03 f1 a5 a5];
				qcom,mdss-dsi-lane-2-state;
				samsung,ccd_pass_val = <0x00>;
				samsung,gamma_mode2_normal_tx_cmds_revA = [29 00 00 00 00 00 04 b0 00 0d 94 29 00 00 00 00 00 03 94 70 00 29 00 00 00 00 00 02 53 28 29 00 00 00 00 00 04 b0 00 01 b1 29 00 00 00 00 00 02 b1 14 29 00 00 00 00 00 03 51 07 ff 29 01 00 00 00 00 04 b0 02 79 92 29 01 00 00 00 00 24 92 65 ff 01 00 80 01 ff 10 b3 ff 10 ff 6a 80 0b 05 05 05 15 15 15 1c 1c 1c 21 21 21 23 23 23 9b 2f e0 18 64 29 00 00 00 00 00 02 f7 0f];
				samsung,module_info_rx_cmds_revA = [06 01 00 00 00 00 01 a1 0b 00];
				samsung,dyn_mipi_clk_osc_cmds_revA = <0x29000000 0x3f0 0x5a5a2900 0x00 0x2c50229 0x00 0x4b000 0x8acb2900 0x00 0x9cb3162 0x10 0x31622900 0x00 0x4b000c2 0xcb290000 0x08 0xcb3c0000 0x91183c 0x29000000 0x4b0 0x119cb29 0x00 0x8cb31 0x62000000 0x31622900 0x00 0x4b0014c 0xcb290000 0x08 0xcb3c0000 0x12183c 0x29000000 0x4b0 0x1a1cb29 0x00 0x8cb31 0x62000000 0x31622900 0x00 0x4b001d4 0xcb290000 0x08 0xcb3c0000 0x12183c 0x29000000 0x4b0 0x229cb29 0x00 0x8cb19 0x79000000 0x19792900 0x00 0x4b0025c 0xcb290000 0x08 0xcb5b0000 0x120c5b 0x29000000 0x4b0 0x28fcb29 0x00 0xdcb07 0x20000 0x00 0x729 0x00 0x4b002 0xb1cb2900 0x00 0x8cb2e31 0x2e 0x31290000 0x04 0xb002e4cb 0x29000000 0x8cb 0x83000000 0x12068329 0x00 0x4b003 0x4cb2900 0x00 0xecb0a00 0x1d00 0xa00 0x1d29 0x00 0x4b003 0x17cb2900 0x00 0xecb0a00 0x1d00 0xa00 0x1d29 0x00 0x2f70f 0x29010000 0x3f0 0xa5a52900 0x00 0x3f05a5a 0x29000000 0x2c5 0x3290000 0x04 0xb0008acb 0x29000000 0x9cb 0x30600000 0x103060 0x29000000 0x4b0 0xc2cb29 0x00 0x8cb3b 0x91 0x183b2900 0x00 0x4b00119 0xcb290000 0x08 0xcb306000 0x3060 0x29000000 0x4b0 0x14ccb29 0x00 0x8cb3b 0x12 0x183b2900 0x00 0x4b001a1 0xcb290000 0x08 0xcb306000 0x3060 0x29000000 0x4b0 0x1d4cb29 0x00 0x8cb3b 0x12 0x183b2900 0x00 0x4b00229 0xcb290000 0x08 0xcb187600 0x1876 0x29000000 0x4b0 0x25ccb29 0x00 0x8cb59 0x12 0xc592900 0x00 0x4b0028f 0xcb290000 0x0d 0xcb0b0002 0x00 0x00 0xb290000 0x04 0xb002b1cb 0x29000000 0x8cb 0x2d300000 0x2d3029 0x00 0x4b002 0xe4cb2900 0x00 0x8cb8000 0x1206 0x80290000 0x04 0xb00304cb 0x29000000 0xecb 0x9000000 0x1c000000 0x9000000 0x1c290000 0x04 0xb00317cb 0x29000000 0xecb 0x9000000 0x1c000000 0x9000000 0x1c290000 0x02 0xf70f2901 0x00 0x3f0a5a5>;
				samsung,two_byte_gpara;
				samsung,poc_pre_write_tx_cmds_revA = [29 00 00 00 00 00 02 c0 02 29 00 00 00 00 00 0d c1 00 00 00 06 00 00 00 00 00 00 00 04 29 01 00 00 01 00 02 c0 03 29 00 00 00 00 00 0d c1 00 00 00 01 00 02 00 00 00 00 10 04 29 01 00 00 0a 00 02 c0 03];
				qcom,mdss-dsi-panel-status-check-mode = "irq_check";
				samsung,smart_dimming_mtp_rx_cmds_revA = [06 01 00 00 00 00 01 c8 22 00];
				samsung,poc_read_delay_us = <0x46>;
				samsung,level0_key_disable_tx_cmds_revA = [29 00 00 00 00 00 03 9f 5a 5a];
				samsung,poc_write_delay_us = <0x190>;
				qcom,mdss-dsi-sec-bl-pmic-control-type = "bl_ctrl_dcs";
				samsung,brightness_tx_cmds_revA = <0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100>;
				samsung,dynamic_hlpm_disable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 85 00 29 00 00 00 00 00 03 f0 a5 a5];
				qcom,platform-sec-reset-gpio = <0x3c 0x19 0x00>;
				qcom,mdss-dsi-lane-3-state;
				samsung,support_gpara;
				samsung,ldi_debug_logbuf_rx_cmds_revA = [06 01 00 00 00 00 01 9c ff 00];
				samsung,lpm_on_tx_cmds_revC = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 bb 38 29 00 00 00 00 00 04 b0 00 4e 98 29 00 00 00 00 00 07 98 01 01 79 02 01 79 29 00 00 00 00 00 03 51 07 ff 29 00 00 00 00 00 02 53 24 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,flash_spi_rd_status_reg1 = [08 00 01 05 08 00 01];
				samsung,poc_write_data_size = <0x100>;
				samsung,poc_erase_sector_tx_cmds_revA = [29 00 00 00 00 00 0d c1 00 00 00 06 00 00 00 00 00 00 00 04 29 00 00 00 00 00 02 c0 03 29 00 00 00 00 00 0d c1 00 00 00 20 00 00 00 00 00 00 18 04 29 00 00 00 00 00 02 c0 03];
				qcom,dsi-sec-phy-num = <0x01>;
				samsung,dynamic_mipi_clk_sel_table = <0x01 0x01 0x00 0x00 0x01 0x00 0x01 0x02 0x00 0x00 0x03 0x00 0x01 0x03 0x00 0x00 0x03 0x00 0x01 0x04 0x00 0x00 0x01 0x00 0x02 0x0b 0x2942 0x2960 0x01 0x00 0x02 0x0b 0x2961 0x29d9 0x02 0x00 0x02 0x0b 0x29da 0x2a56 0x03 0x00 0x02 0x0c 0x25be 0x2609 0x03 0x00 0x02 0x0c 0x260a 0x26d2 0x01 0x00 0x02 0x0d 0x48a 0x5e1 0x03 0x00 0x02 0x0d 0x5e2 0x5e9 0x02 0x00 0x02 0x0e 0x601 0x61f 0x01 0x00 0x02 0x0e 0x620 0x698 0x02 0x00 0x02 0x0e 0x699 0x6ca 0x03 0x00 0x02 0x0f 0x1105 0x116a 0x01 0x00 0x02 0x10 0x1123 0x113d 0x01 0x00 0x02 0x11 0x8bd 0x9cd 0x03 0x00 0x02 0x11 0x9ce 0xa03 0x01 0x00 0x02 0x12 0xb79 0xbc0 0x01 0x00 0x02 0x12 0xbc1 0xbd3 0x02 0x00 0x02 0x12 0xbd4 0xc10 0x03 0x00 0x02 0x1d 0x2c8 0x2fb 0x01 0x00 0x03 0x5b 0x00 0x02 0x03 0x00 0x03 0x5b 0x03 0x54 0x01 0x00 0x03 0x5b 0x55 0x147 0x02 0x00 0x03 0x5b 0x148 0x257 0x03 0x00 0x03 0x5c 0x258 0x306 0x03 0x00 0x03 0x5c 0x307 0x4af 0x01 0x00 0x03 0x5d 0x4b0 0x777 0x03 0x00 0x03 0x5d 0x778 0x79d 0x02 0x00 0x03 0x5e 0x79e 0x7a0 0x03 0x00 0x03 0x5e 0x7a1 0x7f2 0x01 0x00 0x03 0x5e 0x7f3 0x8e5 0x02 0x00 0x03 0x5e 0x8e6 0x95f 0x03 0x00 0x03 0x5f 0x960 0x96d 0x03 0x01 0x03 0x5f 0x96e 0x9f1 0x01 0x01 0x03 0x5f 0x9f2 0xa59 0x01 0x00 0x03 0x61 0xabe 0xcf6 0x03 0x00 0x03 0x61 0xcf7 0xd79 0x01 0x00 0x03 0x62 0xd7a 0xe21 0x01 0x00 0x03 0x62 0xe22 0xe46 0x02 0x00 0x03 0x62 0xe47 0xed7 0x03 0x00 0x03 0x66 0x1392 0x143b 0x03 0x00 0x03 0x67 0x143c 0x149f 0x03 0x00 0x03 0x68 0x14a0 0x1503 0x03 0x00 0x03 0x6b 0x1662 0x16d9 0x03 0x00 0x03 0x6c 0x16da 0x1741 0x03 0x00 0x03 0x6c 0x1742 0x176f 0x01 0x00 0x03 0x6d 0x1770 0x1805 0x01 0x00 0x03 0x6e 0x1806 0x1931 0x01 0x00 0x03 0x6f 0x1932 0x1975 0x02 0x00 0x03 0x6f 0x1976 0x19c7 0x03 0x00 0x03 0x73 0x1f68 0x2016 0x03 0x00 0x03 0x73 0x2017 0x21c8 0x01 0x00 0x03 0x73 0x21c9 0x21f1 0x02 0x00 0x03 0x74 0x21f2 0x2263 0x03 0x01 0x03 0x74 0x2264 0x22e7 0x01 0x01 0x03 0x74 0x22e8 0x234f 0x01 0x00 0x03 0x76 0x23fa 0x24cb 0x03 0x01 0x03 0x76 0x24cc 0x251b 0x01 0x01 0x03 0x76 0x24ea 0x25bb 0x01 0x00 0x03 0x77 0x25bc 0x2629 0x03 0x00 0x03 0x78 0x262a 0x268d 0x01 0x00 0x03 0x7a 0x26c0 0x27ca 0x03 0x00 0x03 0x7a 0x27cb 0x2877 0x02 0x00 0x03 0x7c 0x8d68 0x8d98 0x03 0x00 0x03 0x7c 0x8d99 0x8dfd 0x01 0x00 0x03 0x80 0x9376 0x9387 0x03 0x00 0x03 0x80 0x9388 0x93dc 0x02 0x00 0x03 0x80 0x93dd 0x9477 0x01 0x00 0x03 0x80 0x9478 0x9569 0x03 0x00 0x03 0x81 0x956a 0x9633 0x02 0x00 0x03 0x81 0x9634 0x96f9 0x03 0x00 0x03 0x82 0x96fa 0x986b 0x03 0x00 0x03 0x82 0x986c 0x99cd 0x01 0x00 0x03 0x82 0x99ce 0x9a74 0x02 0x00 0x03 0x82 0x9a75 0x9ae1 0x01 0x00 0x03 0x83 0x9ae2 0x9b18 0x01 0x00 0x03 0x83 0x9b19 0x9c53 0x02 0x00 0x03 0x83 0x9c54 0x9dd7 0x03 0x00 0x03 0x83 0x9dd8 0x9e2c 0x02 0x00 0x03 0x83 0x9e2d 0x9ec7 0x01 0x00 0x03 0x83 0x9ec8 0xa1f2 0x03 0x00 0x03 0x83 0xa1f3 0xa275 0x01 0x00 0x03 0x84 0xa276 0xa50b 0x03 0x00 0x03 0x84 0xa50c 0xa5fb 0x01 0x00 0x03 0x84 0xa5fc 0xa695 0x03 0x00 0x03 0x84 0xa696 0xa706 0x01 0x00 0x03 0x84 0xa707 0xa791 0x02 0x00 0x03 0x84 0xa792 0xa7f6 0x03 0x00 0x03 0x84 0xa7f7 0xaa45 0x01 0x00 0x03 0x8a 0xd7c8 0xda36 0x01 0x00 0x03 0x8a 0xda37 0xdac5 0x02 0x00 0x03 0x8a 0xdac6 0xdb26 0x03 0x00 0x03 0x8a 0xdb27 0xdbb5 0x01 0x00 0x03 0x8a 0xdbb6 0xdda3 0x02 0x00 0x03 0x9c 0x10384 0x10386 0x03 0x00 0x03 0x9c 0x10387 0x103d8 0x01 0x00 0x03 0x9c 0x103d9 0x104cb 0x02 0x00 0x03 0x9c 0x104cc 0x10606 0x03 0x00 0x03 0x9c 0x10607 0x106ce 0x02 0x00 0x03 0x9c 0x106cf 0x10707 0x03 0x00 0x03 0xa1 0x10bea 0x10d47 0x03 0x00 0x04 0x33 0x00 0x00 0x03 0x00 0x04 0x34 0x00 0x00 0x02 0x00 0x04 0x35 0x00 0x00 0x01 0x00 0x04 0x36 0x00 0x00 0x01 0x00 0x04 0x37 0x00 0x00 0x01 0x00 0x04 0x38 0x00 0x00 0x03 0x00 0x05 0x3d 0x00 0x00 0x01 0x00 0x05 0x3e 0x00 0x00 0x01 0x00 0x05 0x47 0x00 0x00 0x03 0x00 0x07 0x104 0x2a6e8 0x2ac9c 0x03 0x01 0x07 0x104 0x2ac9d 0x2b23c 0x01 0x01 0x07 0x104 0x2b23d 0x2ba5c 0x01 0x00 0x07 0x107 0x2d2a8 0x2d58c 0x01 0x00 0x07 0x107 0x2d58d 0x2d870 0x02 0x00 0x07 0x107 0x2d871 0x2edec 0x03 0x00 0x07 0x10b 0x23988 0x246d0 0x03 0x00 0x07 0x113 0x269f8 0x28154 0x01 0x00 0x07 0x11b 0x25030 0x26084 0x03 0x01 0x07 0x11b 0x26085 0x266d8 0x01 0x01 0x07 0x11b 0x266d9 0x27344 0x01 0x00 0x07 0x146 0x1e208 0x1e550 0x02 0x00 0x07 0x146 0x1e551 0x1fd4c 0x03 0x00 0x07 0x14d 0x975e0 0x97964 0x02 0x00 0x07 0x14d 0x97965 0x9ab64 0x03 0x00 0x07 0x14d 0x9ab65 0x9cc0c 0x01 0x00 0x07 0x14d 0x9cc0d 0x9def4 0x02 0x00 0x07 0x14d 0x9def5 0x9f815 0x03 0x00>;
				samsung,lpm_30nit_tx_cmds_revA = [29 00 00 00 00 00 03 98 04 fc];
				samsung,mcd_off_tx_cmds_revC = "\n   W 0xF0 0x5A 0x5A\n   W 0xB0 0x00 0x0C 0xF4\n   W 0xF4 0x1C\n   W 0xB0 0x00 0x0F 0xF6\n   W 0xF6 0x00\n   W 0xB0 0x00 0x10 0xCB\n   W 0xCB 0x4F\n   W 0xB0 0x00 0x39 0xCB\n   W 0xCB 0xFF\n   W 0xB0 0x00 0x55 0xCB\n   W 0xCB 0x0B\n   W 0xB0 0x00 0x57 0xCB\n   W 0xCB 0x06\n   W 0xB0 0x00 0x68 0xCB\n   W 0xCB 0x0B\n   W 0xB0 0x00 0x73 0xCB\n   W 0xCB 0x0B\n   W 0xB0 0x00 0xD2 0xCB\n   W 0xCB 0x00\n   W 0xB0 0x00 0xE4 0xCB\n   W 0xCB 0x0B\n   W 0xB0 0x00 0xE6 0xCB\n   W 0xCB 0x06\n   W 0xB0 0x00 0xF7 0xCB\n   W 0xCB 0x0B\n   W 0xB0 0x01 0x02 0xCB\n   W 0xCB 0x0B\n   W 0xB0 0x01 0x5C 0xCB\n   W 0xCB 0x00\n   W 0xB0 0x01 0x6C 0xCB\n   W 0xCB 0x0B\n   W 0xB0 0x01 0x6E 0xCB\n   W 0xCB 0x06\n   W 0xB0 0x01 0x7F 0xCB\n   W 0xCB 0x0B\n   W 0xB0 0x01 0x8A 0xCB\n   W 0xCB 0x0B\n   W 0xB0 0x01 0xE4 0xCB\n   W 0xCB 0x00\n   W 0xB0 0x03 0x02 0xCB\n   W 0xCB 0xA9\n   W 0xB0 0x03 0x15 0xCB\n   W 0xCB 0xA9\n   W 0xF7 0x0F\n   Delay 100ms\n   W 0xF0 0xA5 0xA5\n  ";
				samsung,lpm_60nit_tx_cmds_revA = [29 00 00 00 00 00 03 98 00 b0];
				samsung,mcd_on_tx_cmds_revA = "\n   W 0xF0 0x5A 0x5A\n   W 0xB0 0x00 0x0C 0xF4\n   W 0xF4 0x1F\n   W 0xB0 0x00 0x0F 0xF6\n   W 0xF6 0x02\n   W 0xB0 0x00 0x39 0xCB\n   W 0xCB 0xFD\n   W 0xB0 0x00 0x55 0xCB\n   W 0xCB 0x0B\n   W 0xB0 0x00 0x57 0xCB\n   W 0xCB 0x02\n   W 0xB0 0x00 0xD2 0xCB\n   W 0xCB 0x83\n   W 0xB0 0x00 0xE4 0xCB\n   W 0xCB 0x0B\n   W 0xB0 0x00 0xE6 0xCB\n   W 0xCB 0x02\n   W 0xB0 0x01 0x5C 0xCB\n   W 0xCB 0x83\n   W 0xB0 0x01 0x6C 0xCB\n   W 0xCB 0x0B\n   W 0xB0 0x01 0x6E 0xCB\n   W 0xCB 0x02\n   W 0xB0 0x01 0xE4 0xCB\n   W 0xCB 0x83\n   W 0xB0 0x02 0x6C 0xCB\n   W 0xCB 0x83\n   W 0xB0 0x02 0xF4 0xCB\n   W 0xCB 0x83\n   W 0xF7 0x0F\n   Delay 100ms\n   W 0xF0 0xA5 0xA5\n  ";
				samsung,level1_key_disable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 a5 a5];
				samsung,spi_if_sel_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 28 d8 29 00 00 00 00 00 02 d8 00 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,flash_gamma_pre_tx_cmds1_revA = [39 01 00 00 00 00 03 9f a5 a5 39 01 00 00 00 00 03 f0 5a 5a 39 01 00 00 00 00 03 f1 f1 a2 39 01 00 00 00 00 02 c0 02 39 01 00 00 00 00 0d c1 00 00 00 06 00 00 00 00 00 00 00 04 39 01 00 00 01 00 02 c0 03 29 00 00 00 00 00 0d c1 00 00 00 01 5e 02 00 00 00 00 10 04 39 01 00 00 1e 00 02 c0 03];
				qcom,dynamic-mode-switch-type = "dynamic-resolution-switch-immediate";
				qcom,mdss-dsi-panel-name = "Q4_S6E3FAC_AMB619BR01";
				phandle = <0x63b>;
				samsung,manufacture_id2_rx_cmds_revA = [06 01 00 00 00 00 01 dc 01 00];
				samsung,osc_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 c5 02 29 00 00 00 00 00 04 b0 00 8a cb 29 00 00 00 00 00 09 cb 31 62 00 00 00 10 31 62 29 00 00 00 00 00 04 b0 00 c2 cb 29 00 00 00 00 00 08 cb 3c 00 00 00 91 18 3c 29 00 00 00 00 00 04 b0 01 19 cb 29 00 00 00 00 00 08 cb 31 62 00 00 00 31 62 29 00 00 00 00 00 04 b0 01 4c cb 29 00 00 00 00 00 08 cb 3c 00 00 00 12 18 3c 29 00 00 00 00 00 04 b0 01 a1 cb 29 00 00 00 00 00 08 cb 31 62 00 00 00 31 62 29 00 00 00 00 00 04 b0 01 d4 cb 29 00 00 00 00 00 08 cb 3c 00 00 00 12 18 3c 29 00 00 00 00 00 04 b0 02 29 cb 29 00 00 00 00 00 08 cb 19 79 00 00 00 19 79 29 00 00 00 00 00 04 b0 02 5c cb 29 00 00 00 00 00 08 cb 5b 00 00 00 12 0c 5b 29 00 00 00 00 00 04 b0 02 8f cb 29 00 00 00 00 00 0d cb 07 00 02 00 00 00 00 00 00 00 00 07 29 00 00 00 00 00 04 b0 02 b1 cb 29 00 00 00 00 00 08 cb 2e 31 00 00 00 2e 31 29 00 00 00 00 00 04 b0 02 e4 cb 29 00 00 00 00 00 08 cb 83 00 00 00 12 06 83 29 00 00 00 00 00 04 b0 03 04 cb 29 00 00 00 00 00 0e cb 0a 00 00 00 1d 00 00 00 0a 00 00 00 1d 29 00 00 00 00 00 04 b0 03 17 cb 29 00 00 00 00 00 0e cb 0a 00 00 00 1d 00 00 00 0a 00 00 00 1d 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,poc_post_write_tx_cmds_revA = [29 00 00 00 00 00 02 c0 00 29 00 00 00 00 00 02 c0 02 29 00 00 00 00 00 0d c1 00 00 00 06 00 00 00 00 00 00 00 04 29 00 00 00 00 00 02 c0 03 29 00 00 00 00 00 0d c1 00 00 00 01 5e 02 00 00 00 00 10 04 29 00 00 00 00 00 02 c0 03 29 00 00 00 00 00 02 c0 00];
				samsung,poc_enable_tx_cmds_revA = <0x29000000 0x3f0 0x5a5a2900 0x00 0x3f1f1a2>;
				samsung,mcd_on_tx_cmds_revC = "\n   W 0xF0 0x5A 0x5A\n   W 0xB0 0x00 0x0C 0xF4\n   W 0xF4 0x1E\n   W 0xB0 0x00 0x0F 0xF6\n   W 0xF6 0x02\n   W 0xB0 0x00 0x10 0xCB\n   W 0xCB 0x0F\n   W 0xB0 0x00 0x39 0xCB\n   W 0xCB 0xFD\n   W 0xB0 0x00 0x55 0xCB\n   W 0xCB 0x0F\n   W 0xB0 0x00 0x57 0xCB\n   W 0xCB 0x02\n   W 0xB0 0x00 0x68 0xCB\n   W 0xCB 0x07\n   W 0xB0 0x00 0x73 0xCB\n   W 0xCB 0x07\n   W 0xB0 0x00 0xD2 0xCB\n   W 0xCB 0x6F\n   W 0xB0 0x00 0xE4 0xCB\n   W 0xCB 0x0F\n   W 0xB0 0x00 0xE6 0xCB\n   W 0xCB 0x02\n   W 0xB0 0x00 0xF7 0xCB\n   W 0xCB 0x07\n   W 0xB0 0x01 0x02 0xCB\n   W 0xCB 0x07\n   W 0xB0 0x01 0x5C 0xCB\n   W 0xCB 0x6F\n   W 0xB0 0x01 0x6C 0xCB\n   W 0xCB 0x0F\n   W 0xB0 0x01 0x6E 0xCB\n   W 0xCB 0x02\n   W 0xB0 0x01 0x7F 0xCB\n   W 0xCB 0x07\n   W 0xB0 0x01 0x8A 0xCB\n   W 0xCB 0x07\n   W 0xB0 0x01 0xE4 0xCB\n   W 0xCB 0x6F\n   W 0xB0 0x03 0x02 0xCB\n   W 0xCB 0xA0\n   W 0xB0 0x03 0x15 0xCB\n   W 0xCB 0xA0\n   W 0xF7 0x0F\n   Delay 100ms\n   W 0xF0 0xA5 0xA5\n  ";
				samsung,ccb_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b7 00 2a 29 00 00 00 00 00 03 f0 a5 a5];
				qcom,dynamic-mode-switch-enabled;
				samsung,lpm_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 0a b1 29 00 00 00 00 00 02 b1 00 29 00 00 00 00 00 02 bb 30 29 00 00 00 00 00 04 b0 00 0d 94 29 00 00 00 00 00 02 94 40 29 00 00 00 00 00 02 53 28 29 00 00 00 00 00 04 b0 00 4e 98 29 00 00 00 00 00 02 98 00 29 00 00 40 00 00 03 51 00 00 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,dynamic_mipi_clk_timing_table = <0x2da83b80 0x2d7a74c0 0x2da83b80 0x2f62bcc0>;
				samsung,esd-irq-gpio1 = <0x3c 0xa7 0x00>;
				samsung,ldi_debug3_rx_cmds_revA = [06 01 00 00 00 00 01 0e 01 00];
				samsung,lpm_10nit_tx_cmds_revB = [29 00 00 00 00 00 03 98 07 f1];
				samsung,level2_key_disable_tx_cmds_revA = [29 00 00 00 00 00 03 fc a5 a5];
				samsung,spsram_data_write_cmds_revA = [29 01 00 00 00 00 04 71 86 00 00 29 01 00 00 00 00 45 6c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00];
				samsung,ddi_id_rx_cmds_revA = [06 01 00 00 00 00 01 d6 05 00];
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-pixel-packing = "loose";
				qcom,mdss-dsi-underflow-color = <0xff>;
				samsung,esd-irq-trigger2 = "falling";
				samsung,xtalk_off_tx_cmds_revA = "W \t0xF0 \t0x5A 0x5A \nW 0xB0 0x00 0x0C 0xF4\nW 0xF4 0x1C\nW 0xF7 0x0F\nW 0xF0 0xA5 0xA5";
				samsung,support_lpm;
				samsung,acl_off_tx_cmds_revA = [29 00 00 00 00 00 02 55 00];
				samsung,lpm_60nit_tx_cmds_revC = [29 00 00 00 00 00 03 51 07 ff];
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,dsi-select-sec-clocks = "pll_byte_clk1\0pll_dsi_clk1";
				samsung,ldi_debug0_rx_cmds_revA = [06 01 00 00 00 00 01 0a 01 00];
				samsung,poc_read_addr_idx = <0x08 0x09 0x0a>;
				samsung,spi_if_sel_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 28 d8 29 00 00 00 00 00 02 d8 c0 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,candela_map_table_revA = <0x00 0x00 0x00 0x04 0x01 0x01 0x01 0x01 0x06 0x01 0x02 0x02 0x02 0x08 0x02 0x03 0x03 0x03 0x0a 0x03 0x04 0x04 0x04 0x0d 0x03 0x05 0x05 0x05 0x10 0x04 0x06 0x06 0x06 0x14 0x05 0x07 0x07 0x07 0x17 0x06 0x08 0x08 0x08 0x1b 0x07 0x09 0x09 0x09 0x1e 0x07 0x0a 0x0a 0x0a 0x22 0x08 0x0b 0x0b 0x0b 0x26 0x09 0x0c 0x0c 0x0c 0x2a 0x0a 0x0d 0x0d 0x0d 0x2f 0x0b 0x0e 0x0e 0x0e 0x33 0x0c 0x0f 0x0f 0x0f 0x37 0x0e 0x10 0x10 0x10 0x3c 0x0f 0x11 0x11 0x11 0x41 0x10 0x12 0x12 0x12 0x45 0x11 0x13 0x13 0x13 0x4a 0x12 0x14 0x14 0x14 0x4f 0x13 0x15 0x15 0x15 0x54 0x14 0x16 0x16 0x16 0x59 0x16 0x17 0x17 0x17 0x5e 0x17 0x18 0x18 0x18 0x63 0x18 0x19 0x19 0x19 0x68 0x19 0x1a 0x1a 0x1a 0x6d 0x1b 0x1b 0x1b 0x1b 0x72 0x1c 0x1c 0x1c 0x1c 0x78 0x1d 0x1d 0x1d 0x1d 0x7d 0x1f 0x1e 0x1e 0x1e 0x83 0x20 0x1f 0x1f 0x1f 0x88 0x21 0x20 0x20 0x20 0x8e 0x23 0x21 0x21 0x21 0x93 0x24 0x22 0x22 0x22 0x99 0x25 0x23 0x23 0x23 0x9f 0x27 0x24 0x24 0x24 0xa5 0x28 0x25 0x25 0x25 0xaa 0x2a 0x26 0x26 0x26 0xb0 0x2b 0x27 0x27 0x27 0xb6 0x2c 0x28 0x28 0x28 0xbc 0x2e 0x29 0x29 0x29 0xc2 0x2f 0x2a 0x2a 0x2a 0xc8 0x31 0x2b 0x2b 0x2b 0xce 0x32 0x2c 0x2c 0x2c 0xd4 0x34 0x2d 0x2d 0x2d 0xdb 0x35 0x2e 0x2e 0x2e 0xe1 0x37 0x2f 0x2f 0x2f 0xe7 0x38 0x30 0x30 0x30 0xed 0x3a 0x31 0x31 0x31 0xf4 0x3b 0x32 0x32 0x32 0xfa 0x3d 0x33 0x33 0x33 0x100 0x3f 0x34 0x34 0x34 0x107 0x40 0x35 0x35 0x35 0x10d 0x42 0x36 0x36 0x36 0x114 0x43 0x37 0x37 0x37 0x11b 0x45 0x38 0x38 0x38 0x121 0x47 0x39 0x39 0x39 0x128 0x48 0x3a 0x3a 0x3a 0x12e 0x4a 0x3b 0x3b 0x3b 0x135 0x4b 0x3c 0x3c 0x3c 0x13c 0x4d 0x3d 0x3d 0x3d 0x143 0x4f 0x3e 0x3e 0x3e 0x149 0x50 0x3f 0x3f 0x3f 0x150 0x52 0x40 0x40 0x40 0x157 0x54 0x41 0x41 0x41 0x15e 0x55 0x42 0x42 0x42 0x166 0x57 0x43 0x43 0x43 0x16d 0x59 0x44 0x44 0x44 0x174 0x5b 0x45 0x45 0x45 0x17b 0x5c 0x46 0x46 0x46 0x183 0x5e 0x47 0x47 0x47 0x18a 0x60 0x48 0x48 0x48 0x191 0x61 0x49 0x49 0x49 0x199 0x63 0x4a 0x4a 0x4a 0x1a0 0x65 0x4b 0x4b 0x4b 0x1a8 0x67 0x4c 0x4c 0x4c 0x1af 0x68 0x4d 0x4d 0x4d 0x1b7 0x6a 0x4e 0x4e 0x4e 0x1be 0x6c 0x4f 0x4f 0x4f 0x1c6 0x6e 0x50 0x50 0x50 0x1cd 0x70 0x51 0x51 0x51 0x1d5 0x71 0x52 0x52 0x52 0x1dd 0x73 0x53 0x53 0x53 0x1e4 0x75 0x54 0x54 0x54 0x1ec 0x77 0x55 0x55 0x55 0x1f4 0x79 0x56 0x56 0x56 0x1fb 0x7a 0x57 0x57 0x57 0x203 0x7c 0x58 0x58 0x58 0x20b 0x7e 0x59 0x59 0x59 0x213 0x80 0x5a 0x5a 0x5a 0x21b 0x82 0x5b 0x5b 0x5b 0x223 0x84 0x5c 0x5c 0x5c 0x22b 0x86 0x5d 0x5d 0x5d 0x233 0x87 0x5e 0x5e 0x5e 0x23b 0x89 0x5f 0x5f 0x5f 0x243 0x8b 0x60 0x60 0x60 0x24b 0x8d 0x61 0x61 0x61 0x253 0x8f 0x62 0x62 0x62 0x25b 0x91 0x63 0x63 0x63 0x263 0x93 0x64 0x64 0x64 0x26b 0x95 0x65 0x65 0x65 0x273 0x97 0x66 0x66 0x66 0x27b 0x99 0x67 0x67 0x67 0x283 0x9b 0x68 0x68 0x68 0x28c 0x9d 0x69 0x69 0x69 0x294 0x9e 0x6a 0x6a 0x6a 0x29c 0xa0 0x6b 0x6b 0x6b 0x2a5 0xa2 0x6c 0x6c 0x6c 0x2ad 0xa4 0x6d 0x6d 0x6d 0x2b5 0xa6 0x6e 0x6e 0x6e 0x2be 0xa8 0x6f 0x6f 0x6f 0x2c6 0xaa 0x70 0x70 0x70 0x2ce 0xac 0x71 0x71 0x71 0x2d7 0xae 0x72 0x72 0x72 0x2df 0xb0 0x73 0x73 0x73 0x2e8 0xb2 0x74 0x74 0x74 0x2f0 0xb4 0x75 0x75 0x75 0x2f9 0xb6 0x76 0x76 0x76 0x301 0xb8 0x77 0x77 0x77 0x309 0xba 0x78 0x78 0x78 0x311 0xbc 0x79 0x79 0x79 0x31a 0xbe 0x7a 0x7a 0x7a 0x322 0xc0 0x7b 0x7b 0x7b 0x32a 0xc2 0x7c 0x7c 0x7c 0x332 0xc4 0x7d 0x7d 0x7d 0x33b 0xc7 0x7e 0x7e 0x7e 0x343 0xc9 0x7f 0x7f 0x7f 0x34b 0xcb 0x80 0x80 0x80 0x354 0xcd 0x81 0x81 0x81 0x35c 0xcf 0x82 0x82 0x82 0x365 0xd1 0x83 0x83 0x83 0x36d 0xd3 0x84 0x84 0x84 0x375 0xd5 0x85 0x85 0x85 0x37e 0xd7 0x86 0x86 0x86 0x386 0xd9 0x87 0x87 0x87 0x38f 0xdb 0x88 0x88 0x88 0x397 0xdd 0x89 0x89 0x89 0x3a0 0xe0 0x8a 0x8a 0x8a 0x3a8 0xe2 0x8b 0x8b 0x8b 0x3b1 0xe4 0x8c 0x8c 0x8c 0x3ba 0xe6 0x8d 0x8d 0x8d 0x3c2 0xe8 0x8e 0x8e 0x8e 0x3cb 0xea 0x8f 0x8f 0x8f 0x3d4 0xec 0x90 0x90 0x90 0x3dc 0xee 0x91 0x91 0x91 0x3e5 0xf1 0x92 0x92 0x92 0x3ee 0xf3 0x93 0x93 0x93 0x3f6 0xf5 0x94 0x94 0x94 0x3ff 0xf7 0x95 0x95 0x95 0x408 0xf9 0x96 0x96 0x96 0x411 0xfb 0x97 0x97 0x97 0x419 0xfe 0x98 0x98 0x98 0x422 0x100 0x99 0x99 0x99 0x42b 0x102 0x9a 0x9a 0x9a 0x434 0x104 0x9b 0x9b 0x9b 0x43d 0x106 0x9c 0x9c 0x9c 0x446 0x108 0x9d 0x9d 0x9d 0x44e 0x10b 0x9e 0x9e 0x9e 0x457 0x10d 0x9f 0x9f 0x9f 0x460 0x10f 0xa0 0xa0 0xa0 0x469 0x111 0xa1 0xa1 0xa1 0x472 0x113 0xa2 0xa2 0xa2 0x47b 0x116 0xa3 0xa3 0xa3 0x484 0x118 0xa4 0xa4 0xa4 0x48d 0x11a 0xa5 0xa5 0xa5 0x496 0x11c 0xa6 0xa6 0xa6 0x49f 0x11f 0xa7 0xa7 0xa7 0x4a8 0x121 0xa8 0xa8 0xa8 0x4b1 0x123 0xa9 0xa9 0xa9 0x4ba 0x125 0xaa 0xaa 0xaa 0x4c4 0x128 0xab 0xab 0xab 0x4cd 0x12a 0xac 0xac 0xac 0x4d6 0x12c 0xad 0xad 0xad 0x4df 0x12e 0xae 0xae 0xae 0x4e8 0x131 0xaf 0xaf 0xaf 0x4f1 0x133 0xb0 0xb0 0xb0 0x4fb 0x135 0xb1 0xb1 0xb1 0x504 0x137 0xb2 0xb2 0xb2 0x50d 0x13a 0xb3 0xb3 0xb3 0x516 0x13c 0xb4 0xb4 0xb4 0x520 0x13e 0xb5 0xb5 0xb5 0x529 0x141 0xb6 0xb6 0xb6 0x532 0x143 0xb7 0xb7 0xb7 0x53b 0x145 0xb8 0xb8 0xb8 0x545 0x147 0xb9 0xb9 0xb9 0x54e 0x14a 0xba 0xba 0xba 0x557 0x14c 0xbb 0xbb 0xbb 0x561 0x14e 0xbc 0xbc 0xbc 0x56a 0x151 0xbd 0xbd 0xbd 0x574 0x153 0xbe 0xbe 0xbe 0x57d 0x155 0xbf 0xbf 0xbf 0x586 0x158 0xc0 0xc0 0xc0 0x590 0x15a 0xc1 0xc1 0xc1 0x599 0x15c 0xc2 0xc2 0xc2 0x5a3 0x15f 0xc3 0xc3 0xc3 0x5ac 0x161 0xc4 0xc4 0xc4 0x5b6 0x163 0xc5 0xc5 0xc5 0x5bf 0x166 0xc6 0xc6 0xc6 0x5c9 0x168 0xc7 0xc7 0xc7 0x5d2 0x16a 0xc8 0xc8 0xc8 0x5dc 0x16d 0xc9 0xc9 0xc9 0x5e6 0x16f 0xca 0xca 0xca 0x5ef 0x172 0xcb 0xcb 0xcb 0x5f9 0x174 0xcc 0xcc 0xcc 0x602 0x176 0xcd 0xcd 0xcd 0x60c 0x179 0xce 0xce 0xce 0x616 0x17b 0xcf 0xcf 0xcf 0x61f 0x17e 0xd0 0xd0 0xd0 0x629 0x180 0xd1 0xd1 0xd1 0x633 0x182 0xd2 0xd2 0xd2 0x63c 0x185 0xd3 0xd3 0xd3 0x646 0x187 0xd4 0xd4 0xd4 0x650 0x189 0xd5 0xd5 0xd5 0x65a 0x18c 0xd6 0xd6 0xd6 0x663 0x18e 0xd7 0xd7 0xd7 0x66d 0x191 0xd8 0xd8 0xd8 0x677 0x193 0xd9 0xd9 0xd9 0x681 0x196 0xda 0xda 0xda 0x68b 0x198 0xdb 0xdb 0xdb 0x694 0x19a 0xdc 0xdc 0xdc 0x69e 0x19d 0xdd 0xdd 0xdd 0x6a8 0x19f 0xde 0xde 0xde 0x6b2 0x1a2 0xdf 0xdf 0xdf 0x6bc 0x1a4 0xe0 0xe0 0xe0 0x6c6 0x1a7 0xe1 0xe1 0xe1 0x6d0 0x1a9 0xe2 0xe2 0xe2 0x6da 0x1ac 0xe3 0xe3 0xe3 0x6e4 0x1ae 0xe4 0xe4 0xe4 0x6ee 0x1b0 0xe5 0xe5 0xe5 0x6f7 0x1b3 0xe6 0xe6 0xe6 0x701 0x1b5 0xe7 0xe7 0xe7 0x70b 0x1b8 0xe8 0xe8 0xe8 0x715 0x1ba 0xe9 0xe9 0xe9 0x71f 0x1bd 0xea 0xea 0xea 0x72a 0x1bf 0xeb 0xeb 0xeb 0x734 0x1c2 0xec 0xec 0xec 0x73e 0x1c4 0xed 0xed 0xed 0x748 0x1c7 0xee 0xee 0xee 0x752 0x1c9 0xef 0xef 0xef 0x75c 0x1cc 0xf0 0xf0 0xf0 0x766 0x1ce 0xf1 0xf1 0xf1 0x770 0x1d1 0xf2 0xf2 0xf2 0x77a 0x1d3 0xf3 0xf3 0xf3 0x784 0x1d6 0xf4 0xf4 0xf4 0x78e 0x1d8 0xf5 0xf5 0xf5 0x799 0x1db 0xf6 0xf6 0xf6 0x7a3 0x1dd 0xf7 0xf7 0xf7 0x7ad 0x1e0 0xf8 0xf8 0xf8 0x7b7 0x1e2 0xf9 0xf9 0xf9 0x7c1 0x1e5 0xfa 0xfa 0xfa 0x7cc 0x1e7 0xfb 0xfb 0xfb 0x7d6 0x1ea 0xfc 0xfc 0xfc 0x7e0 0x1ec 0xfd 0xfd 0xfd 0x7ea 0x1ef 0xfe 0xfe 0xfe 0x7f5 0x1f1 0xff 0xff 0xff 0x7ff 0x1f4>;
				samsung,flash_spi_rd_data = [08 00 04 03 00 00 00 08 10 00];
				qcom,mdss-dsi-t-clk-pre = <0x19>;
				samsung,spsram_data_read_cmds_revA = [29 01 00 00 00 00 07 71 86 00 00 00 00 02];
				samsung,vrr_tx_cmds_revA = [29 00 00 00 00 00 02 f2 00 29 00 00 00 00 00 02 60 00 29 00 00 00 00 00 15 b9 61 00 01 00 00 00 00 00 00 00 00 00 04 7c 00 00 00 00 00 0c 29 00 00 00 00 00 04 b0 00 08 f2 29 00 00 00 00 00 03 f2 00 00 29 00 00 00 00 00 04 b0 00 8b 98 29 00 00 00 00 00 21 98 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 04 b0 00 85 93 29 00 00 00 00 00 02 93 02];
				samsung,flash_spi_wr_status_reg2_end = [08 00 02 31 02];
				samsung,mtp_write_sysfs_tx_cmds_revA = <0x29000000 0x3d00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
				samsung,lpm_30nit_tx_cmds_revB = [29 00 00 00 00 00 03 98 05 5a];
				samsung,lpm_on_aor_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 4e 98 29 00 00 00 00 00 07 98 01 09 38 02 01 79 29 00 00 00 00 00 15 b9 61 00 03 00 00 01 00 00 00 00 00 00 02 32 00 00 00 00 00 10 29 00 00 00 00 00 02 f7 0f 29 01 00 00 11 00 03 f0 a5 a5];
				samsung,elvss_tx_cmds_revA = [29 00 00 00 00 00 04 b5 19 dc 16 29 00 00 00 00 00 03 b0 4a b5 29 00 00 00 00 00 02 b5 00];
				qcom,mdss-dsi-te-pin-select = <0x01>;

				samsung,gm2_flash_table {

					table4 {
						samsung,gm2_flash_read_end = <0x7840c>;
						samsung,gm2_flash_read_start = <0x7840c>;
					};

					table3 {
						samsung,gm2_flash_read_end = <0x782b1>;
						samsung,gm2_flash_read_start = <0x782b0>;
					};

					table1 {
						samsung,gm2_flash_read_end = <0x78157>;
						samsung,gm2_flash_read_start = <0x78000>;
					};

					table2 {
						samsung,gm2_flash_read_end = <0x782af>;
						samsung,gm2_flash_read_start = <0x78158>;
					};
				};

				qcom,panel-sec-supply-entries {
					#size-cells = <0x00>;
					#address-cells = <0x01>;

					qcom,panel-supply-entry@2 {
						qcom,supply-post-on-sleep = <0x0c>;
						reg = <0x02>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-name = "panel_vci_sub";
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <0x2dc6c0>;
						qcom,supply-min-voltage = <0x2dc6c0>;
					};

					qcom,panel-supply-entry@3 {
						qcom,supply-post-on-sleep = <0x00>;
						reg = <0x03>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-name = "panel_vdd3";
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <0x1b7740>;
						qcom,supply-min-voltage = <0x1b7740>;
					};

					qcom,panel-supply-entry@0 {
						qcom,supply-post-on-sleep = <0x00>;
						reg = <0x00>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-name = "panel_vdd3_sub";
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <0x1b7740>;
						qcom,supply-min-voltage = <0x1b7740>;
					};

					qcom,panel-supply-entry@1 {
						qcom,supply-post-on-sleep = <0x00>;
						reg = <0x01>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-post-off-sleep = <0x02>;
						qcom,supply-name = "panel_vddr_sub";
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <0x1b7740>;
						qcom,supply-min-voltage = <0x1b7740>;
					};
				};

				qcom,mdss-dsi-display-timings {

					hd24hs {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 15 07 07 07 02 04 00 17 0b];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x5c>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x304d>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <0x18>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <0x1c4>;
						qcom,mdss-dsi-v-pulse-width = <0x54>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,mdss-dsi-panel-height = <0x90c>;
						qcom,panel-roi-alignment = <0x1c4 0xc1 0x1c4 0xc1 0x1c4 0xc1>;
						qcom,mdss-dsi-panel-width = <0x388>;
						qcom,lm-split = <0x1c4 0x1c4>;
						qcom,mdss-dsi-t-clk-post = <0x25>;
						qcom,mdss-dsi-v-back-porch = <0x55>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 0x3f0 0x5a5a0701 0x00 0x1012900 0x00 0x52a0000 0x3872900 0x00 0x52b0000 0x90b2900 0x00 0x3f0a5a5>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x5c>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-on-command = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 f1 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 02 f2 00 29 01 00 00 00 00 04 b0 00 08 f2 29 01 00 00 00 00 03 f2 02 6c 29 01 00 00 00 00 02 60 08 29 01 00 00 00 00 04 b0 00 ab 98 29 01 00 00 00 00 21 98 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0a 5f 0a 5f 01 d8 01 d8 01 d8 29 00 00 00 00 00 15 b9 61 00 07 00 00 00 00 00 00 00 00 00 04 94 00 00 00 00 00 10 29 01 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f1 a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <0xc1>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <0x1b>;
						qcom,mdss-dsi-h-front-porch = <0x5c>;
					};

					hd30phs {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 15 07 07 07 02 04 00 17 0b];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x5c>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x24af>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <0x1e>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <0x1c4>;
						qcom,mdss-dsi-v-pulse-width = <0x54>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,mdss-dsi-panel-height = <0x90c>;
						qcom,panel-roi-alignment = <0x1c4 0xc1 0x1c4 0xc1 0x1c4 0xc1>;
						qcom,mdss-dsi-panel-width = <0x388>;
						qcom,lm-split = <0x1c4 0x1c4>;
						qcom,mdss-dsi-t-clk-post = <0x25>;
						samsung,mdss-dsi-phs-mode;
						qcom,mdss-dsi-v-back-porch = <0x54>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 0x3f0 0x5a5a0701 0x00 0x1012900 0x00 0x52a0000 0x3872900 0x00 0x52b0000 0x90b2900 0x00 0x3f0a5a5>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x5c>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-on-command = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 f1 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 02 f2 01 29 01 00 00 00 00 04 b0 00 08 f2 29 01 00 00 00 00 03 f2 00 1c 29 01 00 00 00 00 02 60 00 29 01 00 00 00 00 04 b0 00 8b 98 29 01 00 00 00 00 21 98 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 08 4c 08 4c 01 79 01 79 01 79 29 00 00 00 00 00 15 b9 61 00 07 00 00 00 00 00 00 00 00 00 04 94 00 00 00 00 00 10 29 01 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f1 a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <0xc1>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <0x1b>;
						qcom,mdss-dsi-h-front-porch = <0x5c>;
					};

					hd120hs {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 15 07 07 07 02 04 00 17 0b];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x5c>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x1d3>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <0x1c4>;
						qcom,mdss-dsi-v-pulse-width = <0x54>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,mdss-dsi-panel-height = <0x90c>;
						qcom,panel-roi-alignment = <0x1c4 0xc1 0x1c4 0xc1 0x1c4 0xc1>;
						qcom,mdss-dsi-panel-width = <0x388>;
						qcom,lm-split = <0x1c4 0x1c4>;
						qcom,mdss-dsi-t-clk-post = <0x25>;
						qcom,mdss-dsi-v-back-porch = <0x54>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 0x3f0 0x5a5a0701 0x00 0x1012900 0x00 0x52a0000 0x3872900 0x00 0x52b0000 0x90b2900 0x00 0x3f0a5a5>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x5c>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-on-command = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 f1 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 02 b9 00 29 01 00 00 00 00 04 b0 00 04 b9 29 01 00 00 00 00 05 b9 09 12 00 0f 29 01 00 00 00 00 02 f2 01 29 01 00 00 00 00 04 b0 00 08 f2 29 01 00 00 00 00 03 f2 00 1c 29 01 00 00 00 00 02 60 00 29 01 00 00 00 00 04 b0 00 8b 98 29 01 00 00 00 00 21 98 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 08 4c 08 4c 01 79 01 79 01 79 29 01 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f1 a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <0xc1>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <0x1b>;
						qcom,mdss-dsi-h-front-porch = <0x5c>;
					};

					hd60hs {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 15 07 07 07 02 04 00 17 0b];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x5c>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0xd71>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <0x1c4>;
						qcom,mdss-dsi-v-pulse-width = <0x54>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,qsync-mode-min-refresh-rate = <0x37>;
						qcom,mdss-dsi-panel-height = <0x90c>;
						qcom,panel-roi-alignment = <0x1c4 0xc1 0x1c4 0xc1 0x1c4 0xc1>;
						qcom,mdss-dsi-panel-width = <0x388>;
						qcom,lm-split = <0x1c4 0x1c4>;
						qcom,mdss-dsi-t-clk-post = <0x25>;
						qcom,mdss-dsi-v-back-porch = <0x55>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 0x3f0 0x5a5a0701 0x00 0x1012900 0x00 0x52a0000 0x3872900 0x00 0x52b0000 0x90b2900 0x00 0x3f0a5a5>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x5c>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-on-command = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 f1 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 02 f2 00 29 01 00 00 00 00 04 b0 00 08 f2 29 01 00 00 00 00 03 f2 00 1c 29 01 00 00 00 00 02 60 08 29 01 00 00 00 00 04 b0 00 ab 98 29 01 00 00 00 00 21 98 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 08 4c 08 4c 01 79 01 79 01 79 29 01 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f1 a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <0xc1>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <0x1b>;
						qcom,mdss-dsi-h-front-porch = <0x5c>;
					};

					hd60phs {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 15 07 07 07 02 04 00 17 0b];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x5c>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0xd72>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <0x1c4>;
						qcom,mdss-dsi-v-pulse-width = <0x54>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,mdss-dsi-panel-height = <0x90c>;
						qcom,panel-roi-alignment = <0x1c4 0xc1 0x1c4 0xc1 0x1c4 0xc1>;
						qcom,mdss-dsi-panel-width = <0x388>;
						qcom,lm-split = <0x1c4 0x1c4>;
						qcom,mdss-dsi-t-clk-post = <0x25>;
						samsung,mdss-dsi-phs-mode;
						qcom,mdss-dsi-v-back-porch = <0x54>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 0x3f0 0x5a5a0701 0x00 0x1012900 0x00 0x52a0000 0x3872900 0x00 0x52b0000 0x90b2900 0x00 0x3f0a5a5>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x5c>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-on-command = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 f1 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 02 f2 01 29 01 00 00 00 00 04 b0 00 08 f2 29 01 00 00 00 00 03 f2 00 1c 29 01 00 00 00 00 02 60 00 29 01 00 00 00 00 04 b0 00 8b 98 29 01 00 00 00 00 21 98 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 08 4c 08 4c 01 79 01 79 01 79 29 00 00 00 00 00 15 b9 61 00 03 00 00 00 00 00 00 00 00 00 04 94 00 00 00 00 00 10 29 01 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f1 a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <0xc1>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <0x1b>;
						qcom,mdss-dsi-h-front-porch = <0x5c>;
					};

					hd24phs {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 15 07 07 07 02 04 00 17 0b];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x5c>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x304e>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <0x18>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <0x1c4>;
						qcom,mdss-dsi-v-pulse-width = <0x54>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,mdss-dsi-panel-height = <0x90c>;
						qcom,panel-roi-alignment = <0x1c4 0xc1 0x1c4 0xc1 0x1c4 0xc1>;
						qcom,mdss-dsi-panel-width = <0x388>;
						qcom,lm-split = <0x1c4 0x1c4>;
						qcom,mdss-dsi-t-clk-post = <0x25>;
						samsung,mdss-dsi-phs-mode;
						qcom,mdss-dsi-v-back-porch = <0x54>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 0x3f0 0x5a5a0701 0x00 0x1012900 0x00 0x52a0000 0x3872900 0x00 0x52b0000 0x90b2900 0x00 0x3f0a5a5>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x5c>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-on-command = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 f1 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 02 f2 01 29 01 00 00 00 00 04 b0 00 08 f2 29 01 00 00 00 00 03 f2 00 1c 29 01 00 00 00 00 02 60 00 29 01 00 00 00 00 04 b0 00 8b 98 29 01 00 00 00 00 21 98 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 08 4c 08 4c 01 79 01 79 01 79 29 00 00 00 00 00 15 b9 61 00 09 00 00 00 00 00 00 00 00 00 04 94 00 00 00 00 00 10 29 01 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f1 a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <0xc1>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <0x1b>;
						qcom,mdss-dsi-h-front-porch = <0x5c>;
					};

					hd96hs {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 15 07 07 07 02 04 00 17 0b];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x5c>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x4bc>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <0x60>;
						qcom,mdss-mdp-transfer-time-us = <0x2590>;
						qcom,mdss-dsc-slice-width = <0x1c4>;
						qcom,mdss-dsi-v-pulse-width = <0x54>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,mdss-dsi-panel-height = <0x90c>;
						qcom,panel-roi-alignment = <0x1c4 0xc1 0x1c4 0xc1 0x1c4 0xc1>;
						qcom,mdss-dsi-panel-width = <0x388>;
						qcom,lm-split = <0x1c4 0x1c4>;
						qcom,mdss-dsi-t-clk-post = <0x25>;
						qcom,mdss-dsi-v-back-porch = <0x54>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 0x3f0 0x5a5a0701 0x00 0x1012900 0x00 0x52a0000 0x3872900 0x00 0x52b0000 0x90b2900 0x00 0x3f0a5a5>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x5c>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-on-command = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 f1 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 02 b9 00 29 01 00 00 00 00 04 b0 00 04 b9 29 01 00 00 00 00 05 b9 09 12 00 0f 29 01 00 00 00 00 02 f2 01 29 01 00 00 00 00 04 b0 00 08 f2 29 01 00 00 00 00 03 f2 02 6c 29 01 00 00 00 00 02 60 00 29 01 00 00 00 00 04 b0 00 8b 98 29 01 00 00 00 00 21 98 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0a 5f 0a 5f 01 d8 01 d8 01 d8 29 01 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f1 a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <0xc1>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <0x1b>;
						qcom,mdss-dsi-h-front-porch = <0x5c>;
					};

					hd10hs {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 15 07 07 07 02 04 00 17 0b];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x5c>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x81a2>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <0x0a>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <0x1c4>;
						qcom,mdss-dsi-v-pulse-width = <0x54>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,mdss-dsi-panel-height = <0x90c>;
						qcom,panel-roi-alignment = <0x1c4 0xc1 0x1c4 0xc1 0x1c4 0xc1>;
						qcom,mdss-dsi-panel-width = <0x388>;
						qcom,lm-split = <0x1c4 0x1c4>;
						qcom,mdss-dsi-t-clk-post = <0x25>;
						qcom,mdss-dsi-v-back-porch = <0x55>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 0x3f0 0x5a5a0701 0x00 0x1012900 0x00 0x52a0000 0x3872900 0x00 0x52b0000 0x90b2900 0x00 0x3f0a5a5>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x5c>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-on-command = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 f1 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 02 f2 00 29 01 00 00 00 00 04 b0 00 08 f2 29 01 00 00 00 00 03 f2 02 6c 29 01 00 00 00 00 02 60 08 29 01 00 00 00 00 04 b0 00 8b 98 29 01 00 00 00 00 21 98 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0a 5f 0a 5f 01 d8 01 d8 01 d8 29 00 00 00 00 00 15 b9 61 00 13 00 00 00 00 00 00 00 00 00 04 94 00 00 00 00 00 10 29 01 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f1 a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <0xc1>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <0x1b>;
						qcom,mdss-dsi-h-front-porch = <0x5c>;
					};

					hd30hs {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 15 07 07 07 02 04 00 17 0b];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x5c>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x24ae>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <0x1e>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <0x1c4>;
						qcom,mdss-dsi-v-pulse-width = <0x54>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,mdss-dsi-panel-height = <0x90c>;
						qcom,panel-roi-alignment = <0x1c4 0xc1 0x1c4 0xc1 0x1c4 0xc1>;
						qcom,mdss-dsi-panel-width = <0x388>;
						qcom,lm-split = <0x1c4 0x1c4>;
						qcom,mdss-dsi-t-clk-post = <0x25>;
						qcom,mdss-dsi-v-back-porch = <0x55>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 0x3f0 0x5a5a0701 0x00 0x1012900 0x00 0x52a0000 0x3872900 0x00 0x52b0000 0x90b2900 0x00 0x3f0a5a5>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x5c>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-on-command = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 f1 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 02 f2 00 29 01 00 00 00 00 04 b0 00 08 f2 29 01 00 00 00 00 03 f2 00 1c 29 01 00 00 00 00 02 60 08 29 01 00 00 00 00 04 b0 00 ab 98 29 01 00 00 00 00 21 98 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 08 4c 08 4c 01 79 01 79 01 79 29 00 00 00 00 00 15 b9 61 00 07 00 00 00 00 00 00 00 00 00 04 94 00 00 00 00 00 10 29 01 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f1 a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <0xc1>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <0x1b>;
						qcom,mdss-dsi-h-front-porch = <0x5c>;
					};

					hd48hs {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 15 07 07 07 02 04 00 17 0b];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x5c>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x1340>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <0x30>;
						qcom,mdss-mdp-transfer-time-us = <0x2590>;
						qcom,mdss-dsc-slice-width = <0x1c4>;
						qcom,mdss-dsi-v-pulse-width = <0x54>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,mdss-dsi-panel-height = <0x90c>;
						qcom,panel-roi-alignment = <0x1c4 0xc1 0x1c4 0xc1 0x1c4 0xc1>;
						qcom,mdss-dsi-panel-width = <0x388>;
						qcom,lm-split = <0x1c4 0x1c4>;
						qcom,mdss-dsi-t-clk-post = <0x25>;
						qcom,mdss-dsi-v-back-porch = <0x54>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 0x3f0 0x5a5a0701 0x00 0x1012900 0x00 0x52a0000 0x3872900 0x00 0x52b0000 0x90b2900 0x00 0x3f0a5a5>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x5c>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-on-command = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 f1 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 02 f2 00 29 01 00 00 00 00 04 b0 00 08 f2 29 01 00 00 00 00 03 f2 02 6c 29 01 00 00 00 00 02 60 08 29 01 00 00 00 00 04 b0 00 ab 98 29 01 00 00 00 00 21 98 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0a 5f 0a 5f 01 d8 01 d8 01 d8 29 01 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f1 a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <0xc1>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <0x1b>;
						qcom,mdss-dsi-h-front-porch = <0x5c>;
					};

					hd48phs {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 15 07 07 07 02 04 00 17 0b];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x5c>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x1341>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <0x30>;
						qcom,mdss-mdp-transfer-time-us = <0x2590>;
						qcom,mdss-dsc-slice-width = <0x1c4>;
						qcom,mdss-dsi-v-pulse-width = <0x54>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,mdss-dsi-panel-height = <0x90c>;
						qcom,panel-roi-alignment = <0x1c4 0xc1 0x1c4 0xc1 0x1c4 0xc1>;
						qcom,mdss-dsi-panel-width = <0x388>;
						qcom,lm-split = <0x1c4 0x1c4>;
						qcom,mdss-dsi-t-clk-post = <0x25>;
						samsung,mdss-dsi-phs-mode;
						qcom,mdss-dsi-v-back-porch = <0x53>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 0x3f0 0x5a5a0701 0x00 0x1012900 0x00 0x52a0000 0x3872900 0x00 0x52b0000 0x90b2900 0x00 0x3f0a5a5>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x5c>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-on-command = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 f1 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 02 f2 01 29 01 00 00 00 00 04 b0 00 08 f2 29 01 00 00 00 00 03 f2 02 6c 29 01 00 00 00 00 02 60 00 29 01 00 00 00 00 04 b0 00 8b 98 29 01 00 00 00 00 21 98 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0a 5f 0a 5f 01 d8 01 d8 01 d8 29 00 00 00 00 00 15 b9 61 00 03 00 00 00 00 00 00 00 00 00 04 94 00 00 00 00 00 10 29 01 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f1 a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <0xc1>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <0x1b>;
						qcom,mdss-dsi-h-front-porch = <0x5c>;
					};

					hd10phs {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 15 07 07 07 02 04 00 17 0b];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x5c>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x01>;
						qcom,mdss-dsi-v-front-porch = <0x81a3>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <0x0a>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <0x1c4>;
						qcom,mdss-dsi-v-pulse-width = <0x54>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,mdss-dsi-panel-height = <0x90c>;
						qcom,panel-roi-alignment = <0x1c4 0xc1 0x1c4 0xc1 0x1c4 0xc1>;
						qcom,mdss-dsi-panel-width = <0x388>;
						qcom,lm-split = <0x1c4 0x1c4>;
						qcom,mdss-dsi-t-clk-post = <0x25>;
						samsung,mdss-dsi-phs-mode;
						qcom,mdss-dsi-v-back-porch = <0x54>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 0x3f0 0x5a5a0701 0x00 0x1012900 0x00 0x52a0000 0x3872900 0x00 0x52b0000 0x90b2900 0x00 0x3f0a5a5>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x5c>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-on-command = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 f1 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 02 f2 01 29 01 00 00 00 00 04 b0 00 08 f2 29 01 00 00 00 00 03 f2 00 1c 29 01 00 00 00 00 02 60 00 29 01 00 00 00 00 04 b0 00 8b 98 29 01 00 00 00 00 21 98 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 08 4c 08 4c 01 79 01 79 01 79 29 00 00 00 00 00 15 b9 61 00 17 00 00 00 00 00 00 00 00 00 04 94 00 00 00 00 00 10 29 01 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f1 a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <0xc1>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <0x1b>;
						qcom,mdss-dsi-h-front-porch = <0x5c>;
					};
				};
			};

			qcom,mdss_dsi_visionox_r66451_fhd_plus_cmd {
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,esd-check-enabled;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,spr-pack-type = "pentile";
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,ulps-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-3-state;
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";
				phandle = <0x62b>;
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,dsi-select-sec-clocks = "pll_byte_clk1\0pll_dsi_clk1";
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-pin-select = <0x01>;

				qcom,mdss-dsi-display-timings {

					timing@1 {
						qcom,mdss-dsi-panel-phy-timings = [00 16 06 05 14 1f 06 06 06 02 04 00 14 0b];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						cell-index = <0x01>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0x5f>;
					};

					timing@2 {
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						cell-index = <0x02>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 00 00 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0x5f>;
					};

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 10 04 04 12 1e 04 04 03 02 04 00 0e 09];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						cell-index = <0x00>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0x5f>;
					};
				};
			};

			ss_dsi_panel_PBA_BOOTING_FHD {
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-brightness-max-level = <0x639c>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,display-type = "primary";
				label = "ss_dsi_panel_PBA_BOOTING_FHD";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-panel-mode-gpio-state = "invalid";
				qcom,mdss-dsi-reset-sequence = <0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-pan-physical-width-dimension = <0x3c>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-bl-max-level = <0x639c>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-bl-min-level = <0x00>;
				qcom,mdss-pan-physical-height-dimension = <0x6a>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-interleave-mode = <0x00>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-3-state;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-name = "ss_dsi_panel_PBA_BOOTING_FHD";
				phandle = <0x63a>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-pixel-packing = "loose";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,platform-reset-gpio = <0x3c 0x22 0x00>;
				samsung,candela_map_table_revA = <0x00 0x00 0x02 0x05 0x01 0x02 0x02 0x06 0x02 0x03 0x03 0x07 0x03 0x04 0x04 0x08 0x04 0x05 0x05 0x09 0x05 0x06 0x06 0x0a 0x06 0x07 0x07 0x0b 0x07 0x08 0x08 0x0c 0x08 0x09 0x09 0x0d 0x09 0x0a 0x0a 0x0e 0x0a 0x0b 0x0b 0x0f 0x0b 0x0c 0x0c 0x10 0x0c 0x0d 0x0d 0x11 0x0d 0x0e 0x0e 0x13 0x0e 0x0f 0x0f 0x14 0x0f 0x10 0x10 0x15 0x10 0x11 0x11 0x16 0x11 0x12 0x12 0x18 0x12 0x13 0x13 0x19 0x13 0x14 0x14 0x1b 0x14 0x15 0x15 0x1d 0x15 0x16 0x16 0x1e 0x16 0x17 0x18 0x20 0x17 0x19 0x1a 0x22 0x18 0x1b 0x1c 0x25 0x19 0x1d 0x1d 0x27 0x1a 0x1e 0x20 0x29 0x1b 0x21 0x22 0x2c 0x1c 0x23 0x24 0x2f 0x1d 0x25 0x26 0x32 0x1e 0x27 0x28 0x35 0x1f 0x29 0x2b 0x38 0x20 0x2c 0x2e 0x3c 0x21 0x2f 0x31 0x40 0x22 0x32 0x34 0x44 0x23 0x35 0x38 0x48 0x24 0x39 0x3b 0x4d 0x25 0x3c 0x3f 0x52 0x26 0x40 0x43 0x57 0x27 0x44 0x47 0x5d 0x28 0x48 0x4c 0x62 0x29 0x4d 0x50 0x69 0x2a 0x51 0x56 0x6f 0x2b 0x57 0x5b 0x77 0x2c 0x5c 0x61 0x7e 0x2d 0x62 0x68 0x86 0x2e 0x69 0x6e 0x8f 0x2f 0x6f 0x76 0x98 0x30 0x77 0x7d 0xa2 0x31 0x7e 0x85 0xac 0x32 0x86 0x8e 0xb7 0x33 0x8f 0x96 0xc3 0x34 0x97 0xa0 0xcf 0x35 0xa1 0xaa 0xdc 0x36 0xab 0xb5 0xea 0x37 0xb6 0xc1 0xf9 0x38 0xc2 0xcd 0x109 0x39 0xce 0xda 0x11a 0x3a 0xdb 0xe6 0x12c 0x3b 0xe7 0xf2 0x13c 0x3c 0xf3 0xfe 0x14d 0x3d 0xff 0xff 0x168>;

				qcom,panel-supply-entries {
					#size-cells = <0x00>;
					#address-cells = <0x01>;

					qcom,panel-supply-entry@2 {
						qcom,supply-post-on-sleep = <0x0a>;
						reg = <0x02>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-name = "panel_vci";
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <0x2dc6c0>;
						qcom,supply-min-voltage = <0x2dc6c0>;
					};

					qcom,panel-supply-entry@3 {
						qcom,supply-post-on-sleep = <0x00>;
						reg = <0x03>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-name = "panel_vdd3_sub";
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <0x1b7740>;
						qcom,supply-min-voltage = <0x1b7740>;
					};

					qcom,panel-supply-entry@0 {
						qcom,supply-post-on-sleep = <0x00>;
						reg = <0x00>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-name = "panel_vdd3";
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <0x1b7740>;
						qcom,supply-min-voltage = <0x1b7740>;
					};

					qcom,panel-supply-entry@1 {
						qcom,supply-post-on-sleep = <0x00>;
						reg = <0x01>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-name = "panel_vddr";
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <0x1b7740>;
						qcom,supply-min-voltage = <0x1b7740>;
					};
				};

				qcom,mdss-dsi-display-timings {

					fhd@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 1b 08 07 0d 0b 08 08 05 02 04 00 17 0c];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x09>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-v-pulse-width = <0x04>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-back-porch = <0x03>;
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-panel-clockrate = <0x35866480>;
						qcom,mdss-dsi-on-command = [39 01 00 00 78 00 02 11 00];
						qcom,mdss-dsi-off-command = <0x5010000 0x24000128 0x5010000 0x78000110>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-front-porch = <0xa4>;
					};
				};
			};

			qcom,mdss_dsi_visionox_r66451_fhd_plus_video {
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,esd-check-enabled;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-qsync-min-refresh-rate = <0x3c>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,mdss-dsi-lane-1-state;
				qcom,spr-pack-type = "pentile";
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,qsync-enable;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-3-state;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-name = "r66451 amoled video mode dsi visionox panel with DSC";
				phandle = <0x62a>;
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,dsi-supported-dfps-list = <0x78 0x5a 0x3c>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-pulse-width = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						cell-index = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0x5f>;
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_120hz_cphy_cmd {
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,esd-check-enabled;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,panel-cphy-mode;
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,ulps-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-lane-2-state;
				qcom,dsi-dyn-clk-enable;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-bllp-power-mode;
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";
				phandle = <0x62e>;
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-pin-select = <0x01>;

				qcom,mdss-dsi-display-timings {

					timing@1 {
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 12 17 04 19 03 02 04 00 00 00];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,dsi-dyn-clk-list = <0x11845c64 0x116b72a0 0x1177e782>;
						cell-index = <0x01>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0x60>;
					};

					timing@2 {
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 14 1b 05 19 06 02 04 00 00 00];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,dsi-dyn-clk-list = <0xb85881a 0xb793dee 0xb7f6304>;
						cell-index = <0x02>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0x60>;
					};

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 10 13 03 19 02 02 04 00 00 00];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,dsi-dyn-clk-list = <0x17878fc0 0x176e76a0 0x177b0330>;
						cell-index = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 00 00 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0x60>;
					};
				};
			};

			qcom,mdss_dsi_dual_sim_cmd {
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-hor-line-idle = <0x00 0x28 0x100 0x28 0x78 0x80 0x78 0xf0 0x40>;
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-qsync-min-refresh-rate = <0x2d>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,qsync-enable;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-3-state;
				qcom,dsi-phy-num = <0x00 0x01>;
				qcom,mdss-dsi-panel-name = "Sim dual cmd mode dsi panel";
				qcom,cmd-sync-wait-broadcast;
				phandle = <0x634>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-pin-select = <0x01>;

				qcom,mdss-dsi-display-timings {

					timing@1 {
						qcom,mdss-dsi-panel-phy-timings = [00 25 0a 0a 1b 24 0a 0a 0a 02 04 00 1f 0f];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-panel-framerate = <0x28>;
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-panel-height = <0xf00>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						cell-index = <0x01>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,display-topology = <0x02 0x00 0x02>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-on-command = <0x5010000 0xf0000100>;
						qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
					};

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 1c 07 07 17 15 07 07 08 02 04 00 18 0c];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x0c>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-panel-width = <0x21c>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						cell-index = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x0c>;
						qcom,display-topology = <0x02 0x00 0x02>;
						qcom,mdss-dsi-h-back-porch = <0x04>;
						qcom,mdss-dsi-on-command = <0x5010000 0xf0000100>;
						qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0x1c>;
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_cphy_vid {
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,esd-check-enabled;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-lane-1-state;
				qcom,panel-cphy-mode;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-bllp-power-mode;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-name = "r66451 amoled video mode dsi visionox panel with DSC";
				phandle = <0x627>;
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-panel-status-value = <0x1c>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 12 17 04 19 03 02 04 00 00 00];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						cell-index = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-on-command = <0x39010000 0x2b0 0x390100 0x02 0xb3013901 0x00 0x2b08039 0x1000000 0x2e600 0x39010000 0x2b0 0x390100 0x06 0xb66c0006 0x23a63901 0x00 0x2b42039 0x1000000 0x19cf64 0xb000000 0x08 0xb7701 0x1010101 0x1040404 0x4040539 0x1000000 0x2b004 0x39010000 0x2f7 0x1390100 0x03 0xdf504039 0x1000000 0x6f350 0x00 0x39010000 0x2f2 0x11390100 0x06 0xf3010000 0x13901 0x00 0x3f40002 0x39010000 0x2f2 0x19390100 0x03 0xdf504239 0x1000000 0x23500 0x39010000 0x52a 0x437 0x39010000 0x52b 0x923 0x5010000 0x78000111 0x5010000 0x129>;
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0x60>;
					};
				};
			};

			qcom,platform-supply-entries {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				qcom,platform-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-disable-load = <0x00>;
					qcom,supply-name = "mmcx";
					qcom,supply-enable-load = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-min-voltage = <0x00>;
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_90hz_cphy_nodsc_cmd {
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,panel-cphy-mode;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel without DSC";
				phandle = <0x62f>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-pin-select = <0x01>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 1a 27 09 19 09 02 04 00 00 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						cell-index = <0x00>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-on-command = <0x39010000 0x2b0 0x390100 0x06 0xb66c0006 0x23963901 0x00 0x2b42039 0x1000000 0xcc209 0x240c0000 0xc000000 0x93c3901 0x00 0x1ad700b9 0x3c004004 0xa00a00 0x40000000 0x19 0x3c004004 0xa00a39 0x1000000 0x2b080 0x39010000 0x14de 0x40001800 0x18001800 0x18100018 0x180018 0x2000039 0x1000000 0x2b004 0x39010000 0x3e8 0x23901 0x00 0x3e40008 0x39010000 0x2b0 0x390100 0x11 0xc4000000 0x00 0x00 0x2000000 0x32390100 0x19 0xcf640b00 0x00 0x8000b 0x77010101 0x1010102 0x2020202 0x3390100 0x15 0xd3450000 0x1131500 0x15070f77 0x777737b2 0x1100a03c 0x9c390100 0x1a 0xd700b934 0x400400 0xa00a0040 0x00 0x1934 0x400400 0xa00a3901 0x00 0x34d80000 0x00 0x3a 0x3a003a 0x3a003a 0x5000000 0x00 0xa00 0xa000000 0x00 0x00 0xa00 0x32000a00 0x22390100 0x2b 0xdf504258 0x812d0000 0x00 0x6b000000 0x00 0x10fff 0xd40e0000 0x00 0xf53f100 0x00 0x39 0x1000000 0x2f701 0x39010000 0x2b0 0x80390100 0x0a 0xe434b400 0x3904 0x9343901 0x00 0x2e60039 0x1000000 0x2b004 0x39010000 0x3eb 0x3901 0x00 0x2f70039 0x1000000 0x3df50 0x40390100 0x06 0xf3500000 0x3901 0x00 0x2f21139 0x1000000 0x6f301 0x01 0x39010000 0x3f4 0x23901 0x00 0x2f21939 0x1000000 0x3df50 0x42390100 0x02 0x35003901 0x00 0x52a0000 0x4373901 0x00 0x52b0000 0x9230501 0x7800 0x1110501 0x1400 0x1293901 0x00 0x2b00039 0x1000000 0x1ac209 0x240c0000 0xc031400 0x93c0000 0x00 0x00 0x30006c>;
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0x60>;
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_cphy_144hz_vid {
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,esd-check-enabled;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-qsync-min-refresh-rate = <0x3c>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,mdss-dsi-lane-1-state;
				qcom,spr-pack-type = "pentile";
				qcom,panel-cphy-mode;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,qsync-enable;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-bllp-power-mode;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-name = "r66451 amoled video mode dsi visionox panel with DSC";
				phandle = <0x62d>;
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,dsi-supported-dfps-list = <0x90 0x78 0x5a 0x3c>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 15 1f 06 19 07 02 04 00 00 00];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x90>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						cell-index = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 86 cf 64 0b 00 22 00 cd 03 33 04 00 0b 77 01 01 01 02 02 03 03 04 04 04 04 05 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 19 19 19 19 19 19 19 19 19 19 19 19 00 00 00 43 00 43 01 98 01 98 06 61 06 61 0f f6 0f f6 0f f6 0f f6 0f f6 19 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 0d 01 39 01 00 00 00 00 09 d1 05 00 21 02 24 19 24 2d 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 f0 0f 00 40 00 00 00 00 00 00 19 34 00 40 04 00 f0 0f 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 30 00 30 00 30 00 30 00 30 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0x60>;
					};
				};
			};

			qcom,mdss_dsi_sim_fhd_plus_120hz_video_cphy {
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-lane-1-state;
				qcom,spr-pack-type = "pentile";
				qcom,panel-cphy-mode;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-name = "simulator r66451 amoled video mode dsi visionox panel with DSC";
				phandle = <0x638>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-stream = <0x00>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 20 1b 05 19 06 02 04 00 00 00];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 86 cf 64 0b 00 22 00 cd 03 33 04 00 0b 77 01 01 01 02 02 03 03 04 04 04 04 05 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 19 19 19 19 19 19 19 19 19 19 19 19 00 00 00 43 00 43 01 98 01 98 06 61 06 61 0f f6 0f f6 0f f6 0f f6 0f f6 19 39 01 00 00 00 00 09 d1 05 00 21 02 24 19 24 2d 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 f0 0f 00 40 00 00 00 00 00 00 19 34 00 40 04 00 f0 0f 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0x60>;
					};
				};
			};

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-gamut = <0x1000 0x40003>;
				qcom,sde-dspp-pcc = <0x1700 0x40000>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
				qcom,sde-dspp-gc = <0x17c0 0x10008>;
				qcom,sde-dspp-dither = <0x82c 0x10007>;
				qcom,sde-dspp-sixzone = <0x900 0x10007>;
				qcom,sde-dspp-igc = <0x1260 0x40000>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
			};

			qcom,mdss_dsi_sim_dsc_375_cmd {
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,ulps-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-3-state;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-name = "Simulator cmd mode DSC 3.75:1 dsi panel";
				phandle = <0x637>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-pin-select = <0x01>;

				qcom,mdss-dsi-display-timings {

					timing@1 {
						qcom,mdss-dsi-panel-phy-timings = [00 0c 02 02 10 1c 03 03 02 02 04 00 0b 08];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x00>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x00>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x00>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						cell-index = <0x01>;
						qcom,mdss-dsi-v-back-porch = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01 0x02 0x01 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x00>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0xf0000100>;
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0x00>;
					};

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 15 05 05 14 1f 05 05 06 02 04 00 13 0a];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						cell-index = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 11 c1 09 20 00 10 02 00 02 68 01 bb 00 0a 06 67 04 c5 39 01 00 00 00 00 03 c2 10 f0 15 01 00 00 00 00 02 c0 03 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-front-porch = <0x64>;
					};
				};
			};

			qcom,mdss_dsi_sim_dsc_10b_cmd {
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-bpp = <0x1e>;
				qcom,ulps-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-3-state;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-name = "Simulator cmd mode DSC3:1 10bit dsi panel";
				phandle = <0x636>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-pin-select = <0x01>;

				qcom,mdss-dsi-display-timings {

					timing@1 {
						qcom,mdss-dsi-panel-phy-timings = [00 0d 03 03 10 1d 03 03 02 02 04 00 0c 08];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x00>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x00>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x00>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						cell-index = <0x01>;
						qcom,mdss-dsi-v-back-porch = <0x00>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01 0x02 0x01 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x0a>;
						qcom,mdss-dsi-h-back-porch = <0x00>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129 0x5010000 0xf0000100>;
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0x00>;
					};

					timing@3 {
						qcom,mdss-dsi-panel-phy-timings = [00 1f 08 07 18 16 08 08 08 02 04 00 1a 0d];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,disable-rsc-solver;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0xb4>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						cell-index = <0x03>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x0a>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 11 c1 09 20 00 10 02 00 02 68 01 bb 00 0a 06 67 04 c5 39 01 00 00 00 00 03 c2 10 f0 15 01 00 00 00 00 02 c0 03 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01];
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-front-porch = <0x64>;
					};

					timing@4 {
						qcom,mdss-dsi-panel-phy-timings = [00 28 0a 0b 1b 1a 0a 0b 0a 02 04 00 21 0f];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,disable-rsc-solver;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0xf0>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						cell-index = <0x04>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x0a>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 11 c1 09 20 00 10 02 00 02 68 01 bb 00 0a 06 67 04 c5 39 01 00 00 00 00 03 c2 10 f0 15 01 00 00 00 00 02 c0 03 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01];
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-front-porch = <0x64>;
					};

					timing@2 {
						qcom,mdss-dsi-panel-phy-timings = [00 1d 08 07 17 22 08 08 08 02 04 00 19 0d];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						cell-index = <0x02>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x0a>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 11 c1 09 20 00 10 02 00 02 68 01 bb 00 0a 06 67 04 c5 39 01 00 00 00 00 03 c2 10 f0 15 01 00 00 00 00 02 c0 03 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-front-porch = <0x64>;
					};

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 15 05 05 14 1f 05 05 06 02 04 00 13 0a];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						cell-index = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x0a>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 11 c1 09 20 00 10 02 00 02 68 01 bb 00 0a 06 67 04 c5 39 01 00 00 00 00 03 c2 10 f0 15 01 00 00 00 00 02 c0 03 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-front-porch = <0x64>;
					};

					timing@5 {
						qcom,mdss-dsi-panel-phy-timings = [00 16 05 05 14 13 06 06 06 02 04 00 13 0b];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x00>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x00>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x00>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						cell-index = <0x05>;
						qcom,mdss-dsi-v-back-porch = <0x00>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x0a>;
						qcom,mdss-dsi-h-back-porch = <0x00>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129>;
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0x00>;
					};
				};
			};

			ss_dsi_panel_PBA_BOOTING_FHD_DSI1 {
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-brightness-max-level = <0x639c>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,display-type = "secondary";
				label = "ss_dsi_panel_PBA_BOOTING_FHD_DSI1";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-panel-mode-gpio-state = "invalid";
				qcom,mdss-dsi-reset-sequence = <0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-pan-physical-width-dimension = <0x3c>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-bl-max-level = <0x639c>;
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-bl-min-level = <0x00>;
				qcom,mdss-pan-physical-height-dimension = <0x6a>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-interleave-mode = <0x00>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-sec-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-lane-3-state;
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,mdss-dsi-panel-name = "ss_dsi_panel_PBA_BOOTING_FHD_DSI1";
				phandle = <0x639>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-pixel-packing = "loose";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,dsi-select-sec-clocks = "pll_byte_clk1\0pll_dsi_clk1";
				qcom,platform-reset-gpio = <0x3c 0x22 0x00>;
				samsung,candela_map_table_revA = <0x00 0x00 0x02 0x05 0x01 0x02 0x02 0x06 0x02 0x03 0x03 0x07 0x03 0x04 0x04 0x08 0x04 0x05 0x05 0x09 0x05 0x06 0x06 0x0a 0x06 0x07 0x07 0x0b 0x07 0x08 0x08 0x0c 0x08 0x09 0x09 0x0d 0x09 0x0a 0x0a 0x0e 0x0a 0x0b 0x0b 0x0f 0x0b 0x0c 0x0c 0x10 0x0c 0x0d 0x0d 0x11 0x0d 0x0e 0x0e 0x13 0x0e 0x0f 0x0f 0x14 0x0f 0x10 0x10 0x15 0x10 0x11 0x11 0x16 0x11 0x12 0x12 0x18 0x12 0x13 0x13 0x19 0x13 0x14 0x14 0x1b 0x14 0x15 0x15 0x1d 0x15 0x16 0x16 0x1e 0x16 0x17 0x18 0x20 0x17 0x19 0x1a 0x22 0x18 0x1b 0x1c 0x25 0x19 0x1d 0x1d 0x27 0x1a 0x1e 0x20 0x29 0x1b 0x21 0x22 0x2c 0x1c 0x23 0x24 0x2f 0x1d 0x25 0x26 0x32 0x1e 0x27 0x28 0x35 0x1f 0x29 0x2b 0x38 0x20 0x2c 0x2e 0x3c 0x21 0x2f 0x31 0x40 0x22 0x32 0x34 0x44 0x23 0x35 0x38 0x48 0x24 0x39 0x3b 0x4d 0x25 0x3c 0x3f 0x52 0x26 0x40 0x43 0x57 0x27 0x44 0x47 0x5d 0x28 0x48 0x4c 0x62 0x29 0x4d 0x50 0x69 0x2a 0x51 0x56 0x6f 0x2b 0x57 0x5b 0x77 0x2c 0x5c 0x61 0x7e 0x2d 0x62 0x68 0x86 0x2e 0x69 0x6e 0x8f 0x2f 0x6f 0x76 0x98 0x30 0x77 0x7d 0xa2 0x31 0x7e 0x85 0xac 0x32 0x86 0x8e 0xb7 0x33 0x8f 0x96 0xc3 0x34 0x97 0xa0 0xcf 0x35 0xa1 0xaa 0xdc 0x36 0xab 0xb5 0xea 0x37 0xb6 0xc1 0xf9 0x38 0xc2 0xcd 0x109 0x39 0xce 0xda 0x11a 0x3a 0xdb 0xe6 0x12c 0x3b 0xe7 0xf2 0x13c 0x3c 0xf3 0xfe 0x14d 0x3d 0xff 0xff 0x168>;

				qcom,panel-sec-supply-entries {
					#size-cells = <0x00>;
					#address-cells = <0x01>;

					qcom,panel-supply-entry@2 {
						qcom,supply-post-on-sleep = <0x0c>;
						reg = <0x02>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-name = "panel_vci_sub";
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <0x2dc6c0>;
						qcom,supply-min-voltage = <0x2dc6c0>;
					};

					qcom,panel-supply-entry@3 {
						qcom,supply-post-on-sleep = <0x00>;
						reg = <0x03>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-name = "panel_vdd3";
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <0x1b7740>;
						qcom,supply-min-voltage = <0x1b7740>;
					};

					qcom,panel-supply-entry@0 {
						qcom,supply-post-on-sleep = <0x00>;
						reg = <0x00>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-name = "panel_vdd3_sub";
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <0x1b7740>;
						qcom,supply-min-voltage = <0x1b7740>;
					};

					qcom,panel-supply-entry@1 {
						qcom,supply-post-on-sleep = <0x00>;
						reg = <0x01>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-post-off-sleep = <0x02>;
						qcom,supply-name = "panel_vddr_sub";
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <0x19f0a0>;
						qcom,supply-min-voltage = <0x19f0a0>;
					};
				};

				qcom,mdss-dsi-display-timings {

					fhd60 {
						qcom,mdss-dsi-panel-phy-timings = [00 1b 08 07 0d 0b 08 08 05 02 04 00 17 0c];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x09>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-v-pulse-width = <0x04>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-back-porch = <0x03>;
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-panel-clockrate = <0x35866480>;
						qcom,mdss-dsi-on-command = [39 01 00 00 78 00 02 11 00];
						qcom,mdss-dsi-off-command = <0x5010000 0x24000128 0x5010000 0x78000110>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-front-porch = <0xa4>;
					};
				};
			};

			ss_dsi_panel_S6E3XA2_AMF755ZE01_QXGA {
				ss,mafpc = <0x50e>;
				samsung,flash_loading_check_revA = [06 01 00 00 00 00 01 94 01 00 22];
				samsung,flash_gamma_rx_cmds_revA = [06 01 00 00 00 00 01 6e 36 00 00];
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-panel-peak-brightness = "\0=\t";
				samsung,rsc_4_frame_idle;
				samsung,lpm_2nit_tx_cmds_revA = [29 00 00 00 00 00 07 68 01 06 e0 01 00 50];
				qcom,mdss-brightness-max-level = <0x1fe>;
				qcom,mdss-dsi-mdp-trigger = "none";
				samsung,lpm_10nit_tx_cmds_revA = [29 00 00 00 00 00 07 68 01 06 18 01 00 50];
				samsung,pll_ssc_disabled;
				samsung,aod_candela_map_table_revA = <0x00 0x00 0x0a 0x00 0x02 0x01 0x0b 0x1b 0x00 0x0a 0x02 0x1c 0x30 0x00 0x1e 0x03 0x31 0xff 0x00 0x3c>;
				samsung,poc_image_size = <0x4000>;
				samsung,vint_tx_cmds_revA = [29 01 00 00 00 00 02 f4 00];
				samsung,poc_write_loop_256byte_tx_cmds_revA = <0x29000000 0x816c 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
				ss,self_display = <0x50d>;
				samsung,ldi_debug6_rx_cmds_revA = [06 01 00 00 00 00 01 e9 02 00 00];
				qcom,mdss-dsi-rx-eot-ignore;
				samsung,poc_post_erase_sector_tx_cmds_revA = [29 00 00 00 00 00 02 c0 00];
				qcom,esd-check-enabled;
				samsung,copr_disable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 e1 00 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 bb 39 29 00 00 00 00 00 02 bd 01 29 00 00 00 00 00 03 b9 01 00 29 00 00 00 00 00 04 b0 03 da 67 29 00 00 00 00 00 02 67 00 29 00 00 00 00 00 04 b0 00 15 bd 29 00 00 00 00 00 02 bd 40 29 00 00 00 00 00 04 b0 00 04 bd 29 00 00 00 00 00 03 bd 00 00 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 07 68 01 01 30 01 00 50 29 00 00 00 00 00 02 53 24 29 00 00 00 00 00 04 b0 00 b4 68 29 00 00 00 00 00 02 68 00 29 00 00 00 00 00 04 b0 00 cd 68 29 00 00 00 00 00 1f 68 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,ldi_debug7_rx_cmds_revA = [06 01 00 00 00 00 01 03 01 00 00];
				qcom,dsi-ctrl-num = <0x00>;
				samsung,mcd_off_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 04 b0 01 42 cb 29 01 00 00 00 00 02 cb 00 29 01 00 00 00 00 04 b0 00 0c f6 29 01 00 00 00 00 02 f6 00 29 01 00 00 00 00 04 b0 00 18 f6 29 01 00 00 00 00 02 f6 a5 29 01 00 00 00 00 04 b0 00 1b f6 29 01 00 00 00 00 02 f6 89 29 01 00 00 64 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				samsung,mipisel-gpio = <0x3c 0x16 0x00>;
				samsung,poc_write_addr_idx = <0x06 0x07 0x08>;
				qcom,display-type = "primary";
				samsung,acl_on_tx_cmds_revA = [29 00 00 00 00 00 04 b0 01 08 68 29 01 00 00 00 00 04 68 55 40 ff 29 00 00 00 00 00 04 b0 01 16 68 29 01 00 00 00 00 05 68 00 00 1f 00 29 01 00 00 00 00 02 55 02];
				samsung,poc_erase_delay_us = <0x61a80>;
				samsung,reg_read_pos_tx_cmds_revA = [29 00 00 00 00 00 04 b0 00 00 00];
				samsung,support_poc_driver;
				samsung,level0_key_enable_tx_cmds_revA = [29 01 00 00 00 00 03 9f a5 a5];
				samsung,disp-model = "AMF759ZE01";
				samsung,lpm-power-control-supply-max-voltage = <0x186a00>;
				label = "ss_dsi_panel_S6E3XA2_AMF755ZE01_QXGA";
				samsung,poc_pre_erase_sector_tx_cmds_revA = <0x29000000 0x2c0 0x2290000 0x10004 0x71030000 0x29000000 0xcc1 0x00 0x6000000 0x29 0x1000001 0x2c003 0x29000000 0xcc1 0x00 0x1000200 0x80000029 0x100000f 0x2c003>;
				samsung,poc_write_loop_cnt = <0x80>;
				samsung,hbm_candela_map_table_revB = <0x00 0x100 0x100 0x808 0x1f6 0x01 0x101 0x101 0x810 0x1f8 0x02 0x102 0x102 0x818 0x1fa 0x03 0x103 0x103 0x820 0x1fc 0x04 0x104 0x104 0x827 0x1fe 0x05 0x105 0x105 0x82f 0x200 0x06 0x106 0x106 0x837 0x202 0x07 0x107 0x107 0x83f 0x204 0x08 0x108 0x108 0x847 0x206 0x09 0x109 0x109 0x84f 0x208 0x0a 0x10a 0x10a 0x857 0x20a 0x0b 0x10b 0x10b 0x85f 0x20c 0x0c 0x10c 0x10c 0x867 0x20e 0x0d 0x10d 0x10d 0x86f 0x210 0x0e 0x10e 0x10e 0x877 0x212 0x0f 0x10f 0x10f 0x87e 0x213 0x10 0x110 0x110 0x886 0x215 0x11 0x111 0x111 0x88f 0x217 0x12 0x112 0x112 0x897 0x219 0x13 0x113 0x113 0x89f 0x21b 0x14 0x114 0x114 0x8a7 0x21d 0x15 0x115 0x115 0x8af 0x21f 0x16 0x116 0x116 0x8b7 0x221 0x17 0x117 0x117 0x8bf 0x223 0x18 0x118 0x118 0x8c7 0x225 0x19 0x119 0x119 0x8ce 0x227 0x1a 0x11a 0x11a 0x8d6 0x229 0x1b 0x11b 0x11b 0x8de 0x22b 0x1c 0x11c 0x11c 0x8e6 0x22d 0x1d 0x11d 0x11d 0x8ee 0x22f 0x1e 0x11e 0x11e 0x8f6 0x231 0x1f 0x11f 0x11f 0x8fe 0x233 0x20 0x120 0x120 0x906 0x235 0x21 0x121 0x121 0x90e 0x237 0x22 0x122 0x122 0x916 0x239 0x23 0x123 0x123 0x91d 0x23a 0x24 0x124 0x124 0x925 0x23c 0x25 0x125 0x125 0x92d 0x23e 0x26 0x126 0x126 0x935 0x240 0x27 0x127 0x127 0x93d 0x242 0x28 0x128 0x128 0x945 0x244 0x29 0x129 0x129 0x94d 0x246 0x2a 0x12a 0x12a 0x955 0x248 0x2b 0x12b 0x12b 0x95d 0x24a 0x2c 0x12c 0x12c 0x965 0x24c 0x2d 0x12d 0x12d 0x96c 0x24e 0x2e 0x12e 0x12e 0x974 0x250 0x2f 0x12f 0x12f 0x97c 0x252 0x30 0x130 0x130 0x984 0x254 0x31 0x131 0x131 0x98c 0x256 0x32 0x132 0x132 0x994 0x258 0x33 0x133 0x133 0x99d 0x25a 0x34 0x134 0x134 0x9a5 0x25c 0x35 0x135 0x135 0x9ad 0x25e 0x36 0x136 0x136 0x9b5 0x260 0x37 0x137 0x137 0x9bc 0x262 0x38 0x138 0x138 0x9c4 0x264 0x39 0x139 0x139 0x9cc 0x266 0x3a 0x13a 0x13a 0x9d4 0x268 0x3b 0x13b 0x13b 0x9dc 0x26a 0x3c 0x13c 0x13c 0x9e4 0x26c 0x3d 0x13d 0x13d 0x9ec 0x26e 0x3e 0x13e 0x13e 0x9f4 0x270 0x3f 0x13f 0x13f 0x9fc 0x272 0x40 0x140 0x140 0xa04 0x274 0x41 0x141 0x141 0xa0c 0x276 0x42 0x142 0x142 0xa13 0x277 0x43 0x143 0x143 0xa1b 0x279 0x44 0x144 0x144 0xa23 0x27b 0x45 0x145 0x145 0xa2b 0x27d 0x46 0x146 0x146 0xa33 0x27f 0x47 0x147 0x147 0xa3b 0x281 0x48 0x148 0x148 0xa43 0x283 0x49 0x149 0x149 0xa4b 0x285 0x4a 0x14a 0x14a 0xa53 0x287 0x4b 0x14b 0x14b 0xa5b 0x289 0x4c 0x14c 0x14c 0xa62 0x28b 0x4d 0x14d 0x14d 0xa6a 0x28d 0x4e 0x14e 0x14e 0xa72 0x28f 0x4f 0x14f 0x14f 0xa7a 0x291 0x50 0x150 0x150 0xa82 0x293 0x51 0x151 0x151 0xa8a 0x295 0x52 0x152 0x152 0xa92 0x297 0x53 0x153 0x153 0xa9a 0x299 0x54 0x154 0x154 0xaa3 0x29b 0x55 0x155 0x155 0xaab 0x29d 0x56 0x156 0x156 0xab2 0x29e 0x57 0x157 0x157 0xaba 0x2a0 0x58 0x158 0x158 0xac2 0x2a2 0x59 0x159 0x159 0xaca 0x2a4 0x5a 0x15a 0x15a 0xad2 0x2a6 0x5b 0x15b 0x15b 0xada 0x2a8 0x5c 0x15c 0x15c 0xae2 0x2aa 0x5d 0x15d 0x15d 0xaea 0x2ac 0x5e 0x15e 0x15e 0xaf2 0x2ae 0x5f 0x15f 0x15f 0xafa 0x2b0 0x60 0x160 0x160 0xb01 0x2b2 0x61 0x161 0x161 0xb09 0x2b4 0x62 0x162 0x162 0xb11 0x2b6 0x63 0x163 0x163 0xb19 0x2b8 0x64 0x164 0x164 0xb21 0x2ba 0x65 0x165 0x165 0xb29 0x2bc 0x66 0x166 0x166 0xb31 0x2be 0x67 0x167 0x167 0xb39 0x2c0 0x68 0x168 0x168 0xb41 0x2c2 0x69 0x169 0x169 0xb49 0x2c4 0x6a 0x16a 0x16a 0xb50 0x2c6 0x6b 0x16b 0x16b 0xb58 0x2c8 0x6c 0x16c 0x16c 0xb60 0x2ca 0x6d 0x16d 0x16d 0xb68 0x2cc 0x6e 0x16e 0x16e 0xb70 0x2ce 0x6f 0x16f 0x16f 0xb78 0x2d0 0x70 0x170 0x170 0xb80 0x2d2 0x71 0x171 0x171 0xb88 0x2d4 0x72 0x172 0x172 0xb90 0x2d6 0x73 0x173 0x173 0xb98 0x2d8 0x74 0x174 0x174 0xba0 0x2da 0x75 0x175 0x175 0xba7 0x2db 0x76 0x176 0x176 0xbaf 0x2dd 0x77 0x177 0x177 0xbb8 0x2df 0x78 0x178 0x178 0xbc0 0x2e1 0x79 0x179 0x179 0xbc8 0x2e3 0x7a 0x17a 0x17a 0xbd0 0x2e5 0x7b 0x17b 0x17b 0xbd8 0x2e7 0x7c 0x17c 0x17c 0xbe0 0x2e9 0x7d 0x17d 0x17d 0xbe8 0x2eb 0x7e 0x17e 0x17e 0xbf0 0x2ed 0x7f 0x17f 0x17f 0xbf7 0x2ef 0x80 0x180 0x180 0xbff 0x2f1 0x81 0x181 0x181 0xc07 0x2f3 0x82 0x182 0x182 0xc0f 0x2f5 0x83 0x183 0x183 0xc17 0x2f7 0x84 0x184 0x184 0xc1f 0x2f9 0x85 0x185 0x185 0xc27 0x2fb 0x86 0x186 0x186 0xc2f 0x2fd 0x87 0x187 0x187 0xc37 0x2ff 0x88 0x188 0x188 0xc3f 0x301 0x89 0x189 0x189 0xc46 0x302 0x8a 0x18a 0x18a 0xc4e 0x304 0x8b 0x18b 0x18b 0xc56 0x306 0x8c 0x18c 0x18c 0xc5e 0x308 0x8d 0x18d 0x18d 0xc66 0x30a 0x8e 0x18e 0x18e 0xc6e 0x30c 0x8f 0x18f 0x18f 0xc76 0x30e 0x90 0x190 0x190 0xc7e 0x310 0x91 0x191 0x191 0xc86 0x312 0x92 0x192 0x192 0xc8e 0x314 0x93 0x193 0x193 0xc95 0x316 0x94 0x194 0x194 0xc9d 0x318 0x95 0x195 0x195 0xca5 0x31a 0x96 0x196 0x196 0xcad 0x31c 0x97 0x197 0x197 0xcb5 0x31e 0x98 0x198 0x198 0xcbd 0x320 0x99 0x199 0x199 0xcc6 0x322 0x9a 0x19a 0x19a 0xcce 0x324 0x9b 0x19b 0x19b 0xcd6 0x326 0x9c 0x19c 0x19c 0xcde 0x328 0x9d 0x19d 0x19d 0xce5 0x32a 0x9e 0x19e 0x19e 0xced 0x32c 0x9f 0x19f 0x19f 0xcf5 0x32e 0xa0 0x1a0 0x1a0 0xcfd 0x330 0xa1 0x1a1 0x1a1 0xd05 0x332 0xa2 0x1a2 0x1a2 0xd0d 0x334 0xa3 0x1a3 0x1a3 0xd15 0x336 0xa4 0x1a4 0x1a4 0xd1d 0x338 0xa5 0x1a5 0x1a5 0xd25 0x33a 0xa6 0x1a6 0x1a6 0xd2d 0x33c 0xa7 0x1a7 0x1a7 0xd35 0x33e 0xa8 0x1a8 0x1a8 0xd3c 0x33f 0xa9 0x1a9 0x1a9 0xd44 0x341 0xaa 0x1aa 0x1aa 0xd4c 0x343 0xab 0x1ab 0x1ab 0xd54 0x345 0xac 0x1ac 0x1ac 0xd5c 0x347 0xad 0x1ad 0x1ad 0xd64 0x349 0xae 0x1ae 0x1ae 0xd6c 0x34b 0xaf 0x1af 0x1af 0xd74 0x34d 0xb0 0x1b0 0x1b0 0xd7c 0x34f 0xb1 0x1b1 0x1b1 0xd84 0x351 0xb2 0x1b2 0x1b2 0xd8b 0x353 0xb3 0x1b3 0x1b3 0xd93 0x355 0xb4 0x1b4 0x1b4 0xd9b 0x357 0xb5 0x1b5 0x1b5 0xda3 0x359 0xb6 0x1b6 0x1b6 0xdab 0x35b 0xb7 0x1b7 0x1b7 0xdb3 0x35d 0xb8 0x1b8 0x1b8 0xdbb 0x35f 0xb9 0x1b9 0x1b9 0xdc3 0x361 0xba 0x1ba 0x1ba 0xdcc 0x363 0xbb 0x1bb 0x1bb 0xdd4 0x365 0xbc 0x1bc 0x1bc 0xddb 0x366 0xbd 0x1bd 0x1bd 0xde3 0x368 0xbe 0x1be 0x1be 0xdeb 0x36a 0xbf 0x1bf 0x1bf 0xdf3 0x36c 0xc0 0x1c0 0x1c0 0xdfb 0x36e 0xc1 0x1c1 0x1c1 0xe03 0x370 0xc2 0x1c2 0x1c2 0xe0b 0x372 0xc3 0x1c3 0x1c3 0xe13 0x374 0xc4 0x1c4 0x1c4 0xe1b 0x376 0xc5 0x1c5 0x1c5 0xe23 0x378 0xc6 0x1c6 0x1c6 0xe2a 0x37a 0xc7 0x1c7 0x1c7 0xe32 0x37c 0xc8 0x1c8 0x1c8 0xe3a 0x37e 0xc9 0x1c9 0x1c9 0xe42 0x380 0xca 0x1ca 0x1ca 0xe4a 0x382 0xcb 0x1cb 0x1fe 0xe52 0x384>;
				samsung,elvss_rx_cmds_revA = [06 01 00 00 00 00 01 66 01 00 17];
				samsung,ldi_debug5_rx_cmds_revA = [06 01 00 00 00 00 01 0f 01 00 00];
				qcom,mdss-brightness-default-level = <0xff>;
				samsung,poc_erase_sector_addr_idx = <0x06 0x07 0x08>;
				samsung,hbm_candela_map_table_revA = <0x00 0x100 0x100 0x0a 0x1f6 0x01 0x101 0x101 0x14 0x1f8 0x02 0x102 0x102 0x1e 0x1fa 0x03 0x103 0x103 0x28 0x1fc 0x04 0x104 0x104 0x32 0x1fe 0x05 0x105 0x105 0x3c 0x200 0x06 0x106 0x106 0x46 0x202 0x07 0x107 0x107 0x50 0x204 0x08 0x108 0x108 0x5a 0x206 0x09 0x109 0x109 0x64 0x208 0x0a 0x10a 0x10a 0x6e 0x209 0x0b 0x10b 0x10b 0x78 0x20b 0x0c 0x10c 0x10c 0x82 0x20d 0x0d 0x10d 0x10d 0x8c 0x20f 0x0e 0x10e 0x10e 0x96 0x211 0x0f 0x10f 0x10f 0xa1 0x213 0x10 0x110 0x110 0xab 0x215 0x11 0x111 0x111 0xb5 0x217 0x12 0x112 0x112 0xbf 0x219 0x13 0x113 0x113 0xc9 0x21b 0x14 0x114 0x114 0xd3 0x21d 0x15 0x115 0x115 0xdd 0x21f 0x16 0x116 0x116 0xe7 0x221 0x17 0x117 0x117 0xf1 0x223 0x18 0x118 0x118 0xfb 0x225 0x19 0x119 0x119 0x105 0x227 0x1a 0x11a 0x11a 0x10f 0x229 0x1b 0x11b 0x11b 0x119 0x22b 0x1c 0x11c 0x11c 0x123 0x22d 0x1d 0x11d 0x11d 0x12d 0x22f 0x1e 0x11e 0x11e 0x137 0x231 0x1f 0x11f 0x11f 0x141 0x233 0x20 0x120 0x120 0x14b 0x235 0x21 0x121 0x121 0x155 0x237 0x22 0x122 0x122 0x15f 0x239 0x23 0x123 0x123 0x169 0x23b 0x24 0x124 0x124 0x173 0x23c 0x25 0x125 0x125 0x17d 0x23e 0x26 0x126 0x126 0x187 0x240 0x27 0x127 0x127 0x191 0x242 0x28 0x128 0x128 0x19b 0x244 0x29 0x129 0x129 0x1a5 0x246 0x2a 0x12a 0x12a 0x1af 0x248 0x2b 0x12b 0x12b 0x1b9 0x24a 0x2c 0x12c 0x12c 0x1c3 0x24c 0x2d 0x12d 0x12d 0x1ce 0x24e 0x2e 0x12e 0x12e 0x1d8 0x250 0x2f 0x12f 0x12f 0x1e2 0x252 0x30 0x130 0x130 0x1ec 0x254 0x31 0x131 0x131 0x1f6 0x256 0x32 0x132 0x132 0x200 0x258 0x33 0x133 0x133 0x20a 0x25a 0x34 0x134 0x134 0x214 0x25c 0x35 0x135 0x135 0x21e 0x25e 0x36 0x136 0x136 0x228 0x260 0x37 0x137 0x137 0x232 0x262 0x38 0x138 0x138 0x23c 0x264 0x39 0x139 0x139 0x246 0x266 0x3a 0x13a 0x13a 0x250 0x268 0x3b 0x13b 0x13b 0x25a 0x26a 0x3c 0x13c 0x13c 0x264 0x26c 0x3d 0x13d 0x13d 0x26e 0x26e 0x3e 0x13e 0x13e 0x278 0x26f 0x3f 0x13f 0x13f 0x282 0x271 0x40 0x140 0x140 0x28c 0x273 0x41 0x141 0x141 0x296 0x275 0x42 0x142 0x142 0x2a0 0x277 0x43 0x143 0x143 0x2aa 0x279 0x44 0x144 0x144 0x2b4 0x27b 0x45 0x145 0x145 0x2be 0x27d 0x46 0x146 0x146 0x2c8 0x27f 0x47 0x147 0x147 0x2d2 0x281 0x48 0x148 0x148 0x2dc 0x283 0x49 0x149 0x149 0x2e6 0x285 0x4a 0x14a 0x14a 0x2f1 0x287 0x4b 0x14b 0x14b 0x2fb 0x289 0x4c 0x14c 0x14c 0x305 0x28b 0x4d 0x14d 0x14d 0x30f 0x28d 0x4e 0x14e 0x14e 0x319 0x28f 0x4f 0x14f 0x14f 0x323 0x291 0x50 0x150 0x150 0x32d 0x293 0x51 0x151 0x151 0x337 0x295 0x52 0x152 0x152 0x341 0x297 0x53 0x153 0x153 0x34b 0x299 0x54 0x154 0x154 0x355 0x29b 0x55 0x155 0x155 0x35f 0x29d 0x56 0x156 0x156 0x369 0x29f 0x57 0x157 0x157 0x373 0x2a1 0x58 0x158 0x158 0x37d 0x2a2 0x59 0x159 0x159 0x387 0x2a4 0x5a 0x15a 0x15a 0x391 0x2a6 0x5b 0x15b 0x15b 0x39b 0x2a8 0x5c 0x15c 0x15c 0x3a5 0x2aa 0x5d 0x15d 0x15d 0x3af 0x2ac 0x5e 0x15e 0x15e 0x3b9 0x2ae 0x5f 0x15f 0x15f 0x3c3 0x2b0 0x60 0x160 0x160 0x3cd 0x2b2 0x61 0x161 0x161 0x3d7 0x2b4 0x62 0x162 0x162 0x3e1 0x2b6 0x63 0x163 0x163 0x3eb 0x2b8 0x64 0x164 0x164 0x3f5 0x2ba 0x65 0x165 0x165 0x3ff 0x2bc 0x66 0x166 0x166 0x409 0x2be 0x67 0x167 0x167 0x414 0x2c0 0x68 0x168 0x168 0x41e 0x2c2 0x69 0x169 0x169 0x428 0x2c4 0x6a 0x16a 0x16a 0x432 0x2c6 0x6b 0x16b 0x16b 0x43c 0x2c8 0x6c 0x16c 0x16c 0x446 0x2ca 0x6d 0x16d 0x16d 0x450 0x2cc 0x6e 0x16e 0x16e 0x45a 0x2ce 0x6f 0x16f 0x16f 0x464 0x2d0 0x70 0x170 0x170 0x46e 0x2d2 0x71 0x171 0x171 0x478 0x2d4 0x72 0x172 0x172 0x482 0x2d6 0x73 0x173 0x173 0x48c 0x2d7 0x74 0x174 0x174 0x496 0x2d9 0x75 0x175 0x175 0x4a0 0x2db 0x76 0x176 0x176 0x4aa 0x2dd 0x77 0x177 0x177 0x4b4 0x2df 0x78 0x178 0x178 0x4be 0x2e1 0x79 0x179 0x179 0x4c8 0x2e3 0x7a 0x17a 0x17a 0x4d2 0x2e5 0x7b 0x17b 0x17b 0x4dc 0x2e7 0x7c 0x17c 0x17c 0x4e6 0x2e9 0x7d 0x17d 0x17d 0x4f0 0x2eb 0x7e 0x17e 0x17e 0x4fa 0x2ed 0x7f 0x17f 0x17f 0x504 0x2ef 0x80 0x180 0x180 0x50e 0x2f1 0x81 0x181 0x181 0x518 0x2f3 0x82 0x182 0x182 0x522 0x2f5 0x83 0x183 0x183 0x52c 0x2f7 0x84 0x184 0x184 0x537 0x2f9 0x85 0x185 0x185 0x541 0x2fb 0x86 0x186 0x186 0x54b 0x2fd 0x87 0x187 0x187 0x555 0x2ff 0x88 0x188 0x188 0x55f 0x301 0x89 0x189 0x189 0x569 0x303 0x8a 0x18a 0x18a 0x573 0x305 0x8b 0x18b 0x18b 0x57d 0x307 0x8c 0x18c 0x18c 0x587 0x309 0x8d 0x18d 0x18d 0x591 0x30a 0x8e 0x18e 0x18e 0x59b 0x30c 0x8f 0x18f 0x18f 0x5a5 0x30e 0x90 0x190 0x190 0x5af 0x310 0x91 0x191 0x191 0x5b9 0x312 0x92 0x192 0x192 0x5c3 0x314 0x93 0x193 0x193 0x5cd 0x316 0x94 0x194 0x194 0x5d7 0x318 0x95 0x195 0x195 0x5e1 0x31a 0x96 0x196 0x196 0x5eb 0x31c 0x97 0x197 0x197 0x5f5 0x31e 0x98 0x198 0x198 0x5ff 0x320 0x99 0x199 0x199 0x609 0x322 0x9a 0x19a 0x19a 0x613 0x324 0x9b 0x19b 0x19b 0x61d 0x326 0x9c 0x19c 0x19c 0x627 0x328 0x9d 0x19d 0x19d 0x631 0x32a 0x9e 0x19e 0x19e 0x63b 0x32c 0x9f 0x19f 0x19f 0x645 0x32e 0xa0 0x1a0 0x1a0 0x64f 0x330 0xa1 0x1a1 0x1a1 0x65a 0x332 0xa2 0x1a2 0x1a2 0x664 0x334 0xa3 0x1a3 0x1a3 0x66e 0x336 0xa4 0x1a4 0x1a4 0x678 0x338 0xa5 0x1a5 0x1a5 0x682 0x33a 0xa6 0x1a6 0x1a6 0x68c 0x33c 0xa7 0x1a7 0x1a7 0x696 0x33d 0xa8 0x1a8 0x1a8 0x6a0 0x33f 0xa9 0x1a9 0x1a9 0x6aa 0x341 0xaa 0x1aa 0x1aa 0x6b4 0x343 0xab 0x1ab 0x1ab 0x6be 0x345 0xac 0x1ac 0x1ac 0x6c8 0x347 0xad 0x1ad 0x1ad 0x6d2 0x349 0xae 0x1ae 0x1ae 0x6dc 0x34b 0xaf 0x1af 0x1af 0x6e6 0x34d 0xb0 0x1b0 0x1b0 0x6f0 0x34f 0xb1 0x1b1 0x1b1 0x6fa 0x351 0xb2 0x1b2 0x1b2 0x704 0x353 0xb3 0x1b3 0x1b3 0x70e 0x355 0xb4 0x1b4 0x1b4 0x718 0x357 0xb5 0x1b5 0x1b5 0x722 0x359 0xb6 0x1b6 0x1b6 0x72c 0x35b 0xb7 0x1b7 0x1b7 0x736 0x35d 0xb8 0x1b8 0x1b8 0x740 0x35f 0xb9 0x1b9 0x1b9 0x74a 0x361 0xba 0x1ba 0x1ba 0x754 0x363 0xbb 0x1bb 0x1bb 0x75e 0x365 0xbc 0x1bc 0x1bc 0x768 0x366 0xbd 0x1bd 0x1bd 0x772 0x368 0xbe 0x1be 0x1be 0x77d 0x36b 0xbf 0x1bf 0x1bf 0x787 0x36d 0xc0 0x1c0 0x1c0 0x791 0x36f 0xc1 0x1c1 0x1c1 0x79b 0x370 0xc2 0x1c2 0x1c2 0x7a5 0x372 0xc3 0x1c3 0x1c3 0x7af 0x374 0xc4 0x1c4 0x1c4 0x7b9 0x376 0xc5 0x1c5 0x1c5 0x7c3 0x378 0xc6 0x1c6 0x1c6 0x7cd 0x37a 0xc7 0x1c7 0x1c7 0x7d7 0x37c 0xc8 0x1c8 0x1c8 0x7e1 0x37e 0xc9 0x1c9 0x1c9 0x7eb 0x380 0xca 0x1ca 0x1ca 0x7f5 0x382 0xcb 0x1cb 0x1fe 0x7ff 0x384>;
				samsung,ffc_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 04 b0 00 1e c5 29 00 00 00 00 00 09 c5 11 10 50 05 4d 7c 4b ef 29 00 00 00 00 00 03 fc a5 a5 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_2nit_tx_cmds_revB = [29 00 00 00 00 00 07 68 01 07 95 01 00 50];
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-panel-hdr-enabled;
				samsung,manufacture_id0_rx_cmds_revA = [06 01 00 00 00 00 01 da 01 00 00];
				qcom,mdss-dsi-panel-average-brightness = <0x124f80>;
				samsung,panel-vendor = "SDC";
				samsung,copr_enable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 4c e1 03 1f 00 00 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 00 23 02 2f 00 43 02 4f 00 00 00 00 08 9f 06 e7 00 13 02 1f 00 53 02 5f 00 03 02 0f 00 63 02 6f 00 00 00 00 08 9f 06 e7 29 01 00 00 00 00 03 f0 a5 a5];
				qcom,mdss-pan-physical-width-dimension = <0x95>;
				qcom,mdss-dsi-lane-1-state;
				samsung,octa_id_rx_cmds_revA = [06 01 00 00 00 00 01 d8 14 00 0e];
				samsung,support_factory_panel_swap;
				samsung,poc_start_addr = <0xc0000>;
				qcom,mdss-dsi-bl-max-level = <0x1fe>;
				samsung,mtp_read_sysfs_rx_cmds_revA = [06 01 00 00 00 00 01 00 00 00 00];
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				samsung,support_gct;
				samsung,support_dynamic_mipi_clk;
				samsung,ub-con-det = <0x4d0 0x04 0x00>;
				samsung,support_ss_cmd;
				samsung,display_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 02 29 00 29 01 00 00 00 00 03 9f 5a 5a 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_60nit_tx_cmds_revB = [29 00 00 00 00 00 07 68 01 01 30 01 00 50];
				qcom,platform-te-gpio = <0x3c 0x56 0x00>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x3d13 0x4042 0x84d0 0x3e80 0x33c2 0x86c4 0x1d4c 0xbb8>;
				samsung,pointing_gpara;
				samsung,delayed-display-on = <0x01>;
				samsung,support_gamma_mode2;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				samsung,esd-irq-trigger1 = "falling";
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-pan-physical-height-dimension = <0x77>;
				samsung,vrr_gm2_gamma_comp_tx_cmds_revA = [29 01 00 00 00 00 01 00 29 00 00 00 00 00 04 b0 03 db 67 29 00 00 00 00 00 26 67 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 00 00 00 00 00 12 68 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00];
				samsung,hbm_candela_map_table_revC = <0x00 0x100 0x100 0x808 0x1f6 0x01 0x101 0x101 0x810 0x1f8 0x02 0x102 0x102 0x817 0x1fa 0x03 0x103 0x103 0x81f 0x1fc 0x04 0x104 0x104 0x826 0x1fe 0x05 0x105 0x105 0x82e 0x200 0x06 0x106 0x106 0x835 0x202 0x07 0x107 0x107 0x83d 0x204 0x08 0x108 0x108 0x845 0x206 0x09 0x109 0x109 0x84d 0x208 0x0a 0x10a 0x10a 0x855 0x20a 0x0b 0x10b 0x10b 0x85c 0x20c 0x0c 0x10c 0x10c 0x864 0x20e 0x0d 0x10d 0x10d 0x86c 0x210 0x0e 0x10e 0x10e 0x874 0x212 0x0f 0x10f 0x10f 0x87b 0x213 0x10 0x110 0x110 0x882 0x215 0x11 0x111 0x111 0x88a 0x217 0x12 0x112 0x112 0x892 0x219 0x13 0x113 0x113 0x89a 0x21b 0x14 0x114 0x114 0x8a1 0x21d 0x15 0x115 0x115 0x8a9 0x21f 0x16 0x116 0x116 0x8b1 0x221 0x17 0x117 0x117 0x8b9 0x223 0x18 0x118 0x118 0x8c1 0x225 0x19 0x119 0x119 0x8c7 0x227 0x1a 0x11a 0x11a 0x8cf 0x229 0x1b 0x11b 0x11b 0x8d7 0x22b 0x1c 0x11c 0x11c 0x8df 0x22d 0x1d 0x11d 0x11d 0x8e7 0x22f 0x1e 0x11e 0x11e 0x8ee 0x231 0x1f 0x11f 0x11f 0x8f6 0x233 0x20 0x120 0x120 0x8fe 0x235 0x21 0x121 0x121 0x906 0x237 0x22 0x122 0x122 0x90d 0x239 0x23 0x123 0x123 0x914 0x23a 0x24 0x124 0x124 0x91c 0x23c 0x25 0x125 0x125 0x924 0x23e 0x26 0x126 0x126 0x92c 0x240 0x27 0x127 0x127 0x933 0x242 0x28 0x128 0x128 0x93b 0x244 0x29 0x129 0x129 0x943 0x246 0x2a 0x12a 0x12a 0x94b 0x248 0x2b 0x12b 0x12b 0x953 0x24a 0x2c 0x12c 0x12c 0x95a 0x24c 0x2d 0x12d 0x12d 0x961 0x24e 0x2e 0x12e 0x12e 0x969 0x250 0x2f 0x12f 0x12f 0x971 0x252 0x30 0x130 0x130 0x978 0x254 0x31 0x131 0x131 0x980 0x256 0x32 0x132 0x132 0x988 0x258 0x33 0x133 0x133 0x990 0x25a 0x34 0x134 0x134 0x998 0x25c 0x35 0x135 0x135 0x99f 0x25e 0x36 0x136 0x136 0x9a7 0x260 0x37 0x137 0x137 0x9ae 0x262 0x38 0x138 0x138 0x9b6 0x264 0x39 0x139 0x139 0x9bd 0x266 0x3a 0x13a 0x13a 0x9c5 0x268 0x3b 0x13b 0x13b 0x9cd 0x26a 0x3c 0x13c 0x13c 0x9d5 0x26c 0x3d 0x13d 0x13d 0x9dd 0x26e 0x3e 0x13e 0x13e 0x9e4 0x270 0x3f 0x13f 0x13f 0x9ec 0x272 0x40 0x140 0x140 0x9f4 0x274 0x41 0x141 0x141 0x9fc 0x276 0x42 0x142 0x142 0xa03 0x277 0x43 0x143 0x143 0xa0a 0x279 0x44 0x144 0x144 0xa12 0x27b 0x45 0x145 0x145 0xa1a 0x27d 0x46 0x146 0x146 0xa22 0x27f 0x47 0x147 0x147 0xa29 0x281 0x48 0x148 0x148 0xa31 0x283 0x49 0x149 0x149 0xa39 0x285 0x4a 0x14a 0x14a 0xa41 0x287 0x4b 0x14b 0x14b 0xa49 0x289 0x4c 0x14c 0x14c 0xa4f 0x28b 0x4d 0x14d 0x14d 0xa57 0x28d 0x4e 0x14e 0x14e 0xa5f 0x28f 0x4f 0x14f 0x14f 0xa67 0x291 0x50 0x150 0x150 0xa6f 0x293 0x51 0x151 0x151 0xa76 0x295 0x52 0x152 0x152 0xa7e 0x297 0x53 0x153 0x153 0xa86 0x299 0x54 0x154 0x154 0xa8e 0x29b 0x55 0x155 0x155 0xa95 0x29d 0x56 0x156 0x156 0xa9c 0x29e 0x57 0x157 0x157 0xaa4 0x2a0 0x58 0x158 0x158 0xaac 0x2a2 0x59 0x159 0x159 0xab4 0x2a4 0x5a 0x15a 0x15a 0xabb 0x2a6 0x5b 0x15b 0x15b 0xac3 0x2a8 0x5c 0x15c 0x15c 0xacb 0x2aa 0x5d 0x15d 0x15d 0xad3 0x2ac 0x5e 0x15e 0x15e 0xadb 0x2ae 0x5f 0x15f 0x15f 0xae2 0x2b0 0x60 0x160 0x160 0xae9 0x2b2 0x61 0x161 0x161 0xaf1 0x2b4 0x62 0x162 0x162 0xaf9 0x2b6 0x63 0x163 0x163 0xb00 0x2b8 0x64 0x164 0x164 0xb08 0x2ba 0x65 0x165 0x165 0xb10 0x2bc 0x66 0x166 0x166 0xb18 0x2be 0x67 0x167 0x167 0xb20 0x2c0 0x68 0x168 0x168 0xb27 0x2c2 0x69 0x169 0x169 0xb2f 0x2c4 0x6a 0x16a 0x16a 0xb36 0x2c6 0x6b 0x16b 0x16b 0xb3e 0x2c8 0x6c 0x16c 0x16c 0xb45 0x2ca 0x6d 0x16d 0x16d 0xb4d 0x2cc 0x6e 0x16e 0x16e 0xb55 0x2ce 0x6f 0x16f 0x16f 0xb5d 0x2d0 0x70 0x170 0x170 0xb65 0x2d2 0x71 0x171 0x171 0xb6c 0x2d4 0x72 0x172 0x172 0xb74 0x2d6 0x73 0x173 0x173 0xb7c 0x2d8 0x74 0x174 0x174 0xb84 0x2da 0x75 0x175 0x175 0xb8b 0x2db 0x76 0x176 0x176 0xb92 0x2dd 0x77 0x177 0x177 0xb9a 0x2df 0x78 0x178 0x178 0xba2 0x2e1 0x79 0x179 0x179 0xbaa 0x2e3 0x7a 0x17a 0x17a 0xbb1 0x2e5 0x7b 0x17b 0x17b 0xbb9 0x2e7 0x7c 0x17c 0x17c 0xbc1 0x2e9 0x7d 0x17d 0x17d 0xbc9 0x2eb 0x7e 0x17e 0x17e 0xbd1 0x2ed 0x7f 0x17f 0x17f 0xbd7 0x2ef 0x80 0x180 0x180 0xbdf 0x2f1 0x81 0x181 0x181 0xbe7 0x2f3 0x82 0x182 0x182 0xbef 0x2f5 0x83 0x183 0x183 0xbf7 0x2f7 0x84 0x184 0x184 0xbfe 0x2f9 0x85 0x185 0x185 0xc06 0x2fb 0x86 0x186 0x186 0xc0e 0x2fd 0x87 0x187 0x187 0xc16 0x2ff 0x88 0x188 0x188 0xc1d 0x301 0x89 0x189 0x189 0xc24 0x302 0x8a 0x18a 0x18a 0xc2c 0x304 0x8b 0x18b 0x18b 0xc34 0x306 0x8c 0x18c 0x18c 0xc3c 0x308 0x8d 0x18d 0x18d 0xc43 0x30a 0x8e 0x18e 0x18e 0xc4b 0x30c 0x8f 0x18f 0x18f 0xc53 0x30e 0x90 0x190 0x190 0xc5b 0x310 0x91 0x191 0x191 0xc63 0x312 0x92 0x192 0x192 0xc6a 0x314 0x93 0x193 0x193 0xc71 0x316 0x94 0x194 0x194 0xc79 0x318 0x95 0x195 0x195 0xc81 0x31a 0x96 0x196 0x196 0xc88 0x31c 0x97 0x197 0x197 0xc90 0x31e 0x98 0x198 0x198 0xc98 0x320 0x99 0x199 0x199 0xca0 0x322 0x9a 0x19a 0x19a 0xca8 0x324 0x9b 0x19b 0x19b 0xcaf 0x326 0x9c 0x19c 0x19c 0xcb7 0x328 0x9d 0x19d 0x19d 0xcbe 0x32a 0x9e 0x19e 0x19e 0xcc6 0x32c 0x9f 0x19f 0x19f 0xccd 0x32e 0xa0 0x1a0 0x1a0 0xcd5 0x330 0xa1 0x1a1 0x1a1 0xcdd 0x332 0xa2 0x1a2 0x1a2 0xce5 0x334 0xa3 0x1a3 0x1a3 0xced 0x336 0xa4 0x1a4 0x1a4 0xcf4 0x338 0xa5 0x1a5 0x1a5 0xcfc 0x33a 0xa6 0x1a6 0x1a6 0xd04 0x33c 0xa7 0x1a7 0x1a7 0xd0c 0x33e 0xa8 0x1a8 0x1a8 0xd13 0x33f 0xa9 0x1a9 0x1a9 0xd1a 0x341 0xaa 0x1aa 0x1aa 0xd22 0x343 0xab 0x1ab 0x1ab 0xd2a 0x345 0xac 0x1ac 0x1ac 0xd32 0x347 0xad 0x1ad 0x1ad 0xd39 0x349 0xae 0x1ae 0x1ae 0xd41 0x34b 0xaf 0x1af 0x1af 0xd49 0x34d 0xb0 0x1b0 0x1b0 0xd51 0x34f 0xb1 0x1b1 0x1b1 0xd59 0x351 0xb2 0x1b2 0x1b2 0xd5f 0x353 0xb3 0x1b3 0x1b3 0xd67 0x355 0xb4 0x1b4 0x1b4 0xd6f 0x357 0xb5 0x1b5 0x1b5 0xd77 0x359 0xb6 0x1b6 0x1b6 0xd7f 0x35b 0xb7 0x1b7 0x1b7 0xd86 0x35d 0xb8 0x1b8 0x1b8 0xd8e 0x35f 0xb9 0x1b9 0x1b9 0xd96 0x361 0xba 0x1ba 0x1ba 0xd9e 0x363 0xbb 0x1bb 0x1bb 0xda5 0x365 0xbc 0x1bc 0x1bc 0xdac 0x366 0xbd 0x1bd 0x1bd 0xdb4 0x368 0xbe 0x1be 0x1be 0xdbc 0x36a 0xbf 0x1bf 0x1bf 0xdc4 0x36c 0xc0 0x1c0 0x1c0 0xdcb 0x36e 0xc1 0x1c1 0x1c1 0xdd3 0x370 0xc2 0x1c2 0x1c2 0xddb 0x372 0xc3 0x1c3 0x1c3 0xde3 0x374 0xc4 0x1c4 0x1c4 0xdeb 0x376 0xc5 0x1c5 0x1c5 0xdf2 0x378 0xc6 0x1c6 0x1c6 0xdf9 0x37a 0xc7 0x1c7 0x1c7 0xe01 0x37c 0xc8 0x1c8 0x1c8 0xe09 0x37e 0xc9 0x1c9 0x1c9 0xe10 0x380 0xca 0x1ca 0x1ca 0xe18 0x382 0xcb 0x1cb 0x1fe 0xe20 0x384>;
				qcom,mdss-dsi-bpp = <0x18>;
				samsung,ddi_use_flash;
				samsung,level2_key_enable_tx_cmds_revA = [29 01 00 00 00 00 03 fc 5a 5a];
				samsung,dyn_mipi_clk_ffc_cmds_revA = <0x29000000 0x9c5 0x11105005 0x4d7c4bef 0x29000000 0x9c5 0x11105005 0x4d254b9a 0x29000000 0x9c5 0x11105005 0x4d7c4bef 0x29000000 0x9c5 0x11105005 0x4f784de1>;
				samsung,flash_gamma_tx_cmds_revA = <0x29000000 0xcc1 0x00 0x6b000000 0xc0003629 0x0a 0x2c003>;
				samsung,poc_post_read_tx_cmds_revA = [29 00 00 00 00 00 02 c0 00];
				samsung,poc_pre_read_tx_cmds_revA = <0x29000000 0x2c0 0x2290000 0x10004 0x71030000 0x29000000 0xcc1 0x00 0x6000000 0x29 0x1000001 0x2c003 0x29000000 0xcc1 0x00 0x1000200 0x80000029 0x100000a 0x2c003>;
				qcom,ulps-enabled;
				samsung,alpm_rx_cmds_revA = [06 01 00 00 00 00 01 bb 01 00 08];
				samsung,ldi_debug4_rx_cmds_revA = [06 01 00 00 00 00 01 05 01 00 00];
				samsung,lpm-power-control-supply-name = "panel_vddr";
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				samsung,lpm-power-control;
				samsung,esc-clk-128M;
				samsung,display_off_tx_cmds_revA = [05 01 00 00 00 00 02 28 00];
				samsung,support_lp_rx_err_recovery;
				samsung,poc_write_loop_data_add_tx_cmds_revA = <0x29000000 0xcc1 0x00 0x6000000 0x29 0x02 0x2c003 0x29000000 0xcc1 0x00 0x32000000 0xc0800029 0x00 0x2c003>;
				samsung,poc_read_tx_cmds_revA = <0x29000000 0xcc1 0x00 0x6b000000 0xc0008029 0x0a 0x2c003>;
				qcom,mdss-dsi-t-clk-post = <0x1b>;
				samsung,level1_key_enable_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a];
				samsung,elvss_interpolation_temperature = <0xfffffff1>;
				qcom,mdss-dsi-panel-blackness-level = <0x05>;
				samsung,ldi_debug8_rx_cmds_revA = [06 01 00 00 00 00 01 a2 59 00 00];
				samsung,support_vrr_based_bl;
				samsung,poc_disable_tx_cmds_revA = <0x29000000 0x3f0 0xa5a52900 0x00 0x3f1a5a5>;
				samsung,ldi_debug1_rx_cmds_revA = [06 01 00 00 00 00 01 ed 01 00 00];
				samsung,lpm_brightnes_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 07 68 01 01 30 01 00 50 29 00 00 00 00 00 04 b0 00 cd 68 29 00 00 00 00 00 1f 68 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				qcom,mdss-dsi-interleave-mode = <0x00>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				samsung,manufacture_id1_rx_cmds_revA = [06 01 00 00 00 00 01 db 01 00 00];
				samsung,poc_read_rx_cmds_revA = [06 01 00 00 00 00 01 6e 80 00 00];
				samsung,flash_gamma_post_tx_cmds_revA = [29 00 00 00 00 00 02 c0 00];
				qcom,mdss-dsi-lane-2-state;
				samsung,gamma_mode2_normal_tx_cmds_revA = [29 00 00 00 00 00 04 b0 00 0d 66 29 00 00 00 00 00 02 66 60 29 00 00 00 00 00 02 53 28 29 00 00 00 00 00 04 b0 00 09 b1 29 00 00 00 00 00 02 b1 19 29 00 00 00 00 00 04 b0 00 0e 66 29 00 00 00 00 00 02 66 18 29 00 00 00 00 00 03 51 07 ff];
				samsung,module_info_rx_cmds_revA = [06 01 00 00 00 00 01 d8 0b 00 03];
				samsung,two_byte_gpara;
				samsung,poc_pre_write_tx_cmds_revA = <0x29000000 0x2c0 0x2290000 0x20004 0x71030000 0x29000000 0xcc1 0x00 0x6000000 0x29 0x1000002 0x2c003 0x29000000 0xcc1 0x00 0x1000200 0x80000029 0x100001a 0x2c003>;
				samsung,lpm-power-control-supply-min-voltage = <0x186a00>;
				qcom,mdss-dsi-panel-status-check-mode = "irq_check";
				samsung,smart_dimming_mtp_rx_cmds_revA = [06 01 00 00 00 00 01 c9 de 00 00];
				samsung,poc_read_delay_us = <0x46>;
				samsung,level0_key_disable_tx_cmds_revA = [29 01 00 00 00 00 03 9f 5a 5a];
				samsung,poc_write_delay_us = <0x2710>;
				samsung,brightness_tx_cmds_revA = <0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100>;
				qcom,mdss-dsi-lane-3-state;
				samsung,support_gpara;
				samsung,ldi_debug_logbuf_rx_cmds_revA = [06 01 00 00 00 00 01 9c 0f 00 00];
				samsung,poc_write_data_size = <0x80>;
				samsung,poc_erase_sector_tx_cmds_revA = <0x29000000 0xcc1 0x00 0x6000000 0x29 0x01 0x2c003 0x29000000 0xcc1 0x00 0x20000000 0xc0000029 0x00 0x2c003>;
				samsung,dynamic_mipi_clk_sel_table = <0x01 0x01 0x00 0x00 0x02 0x01 0x02 0x00 0x00 0x01 0x01 0x03 0x00 0x00 0x02 0x01 0x04 0x00 0x00 0x01 0x02 0x0b 0x2942 0x2a56 0x01 0x02 0x0c 0x25be 0x26d2 0x01 0x02 0x0d 0x48a 0x57c 0x01 0x02 0x0d 0x57d 0x5e9 0x03 0x02 0x0e 0x601 0x6ca 0x01 0x02 0x0f 0x1105 0x111d 0x03 0x02 0x0f 0x111e 0x112f 0x02 0x02 0x0f 0x1130 0x116a 0x01 0x02 0x11 0x8bd 0xa03 0x01 0x02 0x12 0xb79 0xc10 0x01 0x03 0x5b 0x00 0x257 0x01 0x03 0x5c 0x258 0x4af 0x01 0x03 0x5d 0x4b0 0x6ad 0x01 0x03 0x5d 0x6ae 0x79d 0x03 0x03 0x5e 0x79e 0x95f 0x01 0x03 0x5f 0x960 0x9a8 0x03 0x03 0x5f 0x9a9 0x9cd 0x02 0x03 0x5f 0x9ce 0xa59 0x01 0x03 0x61 0xabe 0xd79 0x01 0x03 0x62 0xd7a 0xed7 0x01 0x03 0x66 0x1392 0x143b 0x01 0x03 0x67 0x143c 0x149f 0x01 0x03 0x68 0x14a0 0x1503 0x01 0x03 0x6b 0x1662 0x16d9 0x01 0x03 0x6c 0x16da 0x176f 0x03 0x03 0x6d 0x1770 0x177c 0x03 0x03 0x6d 0x177d 0x17a1 0x02 0x03 0x6d 0x17a2 0x1805 0x01 0x03 0x6e 0x1806 0x1931 0x01 0x03 0x6f 0x1932 0x19c7 0x01 0x03 0x73 0x1f68 0x21f1 0x01 0x03 0x74 0x21f2 0x229e 0x03 0x03 0x74 0x229f 0x22c3 0x02 0x03 0x74 0x22c4 0x234f 0x01 0x03 0x76 0x23fa 0x25bb 0x01 0x03 0x77 0x25bc 0x2629 0x01 0x03 0x78 0x262a 0x268d 0x01 0x03 0x7a 0x26c0 0x2877 0x01 0x03 0x7c 0x8d68 0x8dfd 0x01 0x03 0x80 0x9376 0x93cd 0x03 0x03 0x80 0x93ce 0x943d 0x02 0x03 0x80 0x943e 0x9569 0x01 0x03 0x81 0x956a 0x961b 0x03 0x03 0x81 0x961c 0x966d 0x02 0x03 0x81 0x966e 0x96f9 0x01 0x03 0x82 0x96fa 0x99ab 0x01 0x03 0x82 0x99ac 0x9ae1 0x03 0x03 0x83 0x9ae2 0x9c99 0x01 0x03 0x83 0x9c9a 0x9e1d 0x03 0x03 0x83 0x9e1e 0x9e8d 0x02 0x03 0x83 0x9e8e 0xa275 0x01 0x03 0x84 0xa276 0xa3a2 0x03 0x03 0x84 0xa3a3 0xa438 0x02 0x03 0x84 0xa439 0xa8f2 0x01 0x03 0x84 0xa8f3 0xaa45 0x03 0x03 0x8a 0xd7c8 0xd868 0x01 0x03 0x8a 0xd869 0xd9be 0x03 0x03 0x8a 0xd9bf 0xda5c 0x02 0x03 0x8a 0xda5d 0xdda3 0x01 0x03 0x9c 0x10384 0x106f3 0x01 0x03 0x9c 0x106f4 0x10707 0x03 0x03 0xa1 0x10bea 0x10d47 0x01 0x04 0x33 0x00 0x00 0x01 0x04 0x34 0x00 0x00 0x03 0x04 0x35 0x00 0x00 0x01 0x04 0x36 0x00 0x00 0x03 0x04 0x37 0x00 0x00 0x02 0x04 0x38 0x00 0x00 0x03 0x05 0x3d 0x00 0x00 0x03 0x05 0x3e 0x00 0x00 0x01 0x05 0x47 0x00 0x00 0x03 0x07 0x104 0x2a6e8 0x2ac88 0x03 0x07 0x104 0x2ac89 0x2af6c 0x02 0x07 0x104 0x2af6d 0x2ba5c 0x01 0x07 0x107 0x2d2a8 0x2edec 0x01 0x07 0x11b 0x25030 0x27344 0x01 0x07 0x146 0x1e208 0x1fd4c 0x01>;
				samsung,lpm_30nit_tx_cmds_revA = [29 00 00 00 00 00 07 68 01 04 20 01 00 50];
				ss,test_mode = <0x50c>;
				samsung,lpm_60nit_tx_cmds_revA = [29 00 00 00 00 00 07 68 01 01 22 01 00 50];
				samsung,mcd_on_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 04 b0 01 42 cb 29 01 00 00 00 00 02 cb 3e 29 01 00 00 00 00 04 b0 00 0c f6 29 01 00 00 00 00 02 f6 08 29 01 00 00 00 00 04 b0 00 18 f6 29 01 00 00 00 00 02 f6 00 29 01 00 00 00 00 04 b0 00 1b f6 29 01 00 00 00 00 02 f6 00 29 01 00 00 64 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,level1_key_disable_tx_cmds_revA = [29 01 00 00 00 00 03 f0 a5 a5];
				qcom,dsi-phy-num = <0x00>;
				samsung,flash_gamma_pre_tx_cmds1_revA = <0x29000000 0x2c0 0x2290000 0x10004 0x71030000 0x29000000 0xcc1 0x00 0x6000000 0x29 0x1000001 0x2c003 0x29000000 0xcc1 0x00 0x1000200 0x80000029 0x100000a 0x2c003>;
				qcom,dynamic-mode-switch-type = "dynamic-resolution-switch-immediate";
				qcom,mdss-dsi-panel-name = "ss_dsi_panel_S6E3XA2_AMF755ZE01_QXGA";
				samsung,udc_start_addr = <0xbd000>;
				phandle = <0x63e>;
				samsung,support_lfd;
				samsung,manufacture_id2_rx_cmds_revA = [06 01 00 00 00 00 01 dc 01 00 00];
				samsung,poc_post_write_tx_cmds_revA = [29 00 00 00 00 00 02 c0 00];
				samsung,poc_enable_tx_cmds_revA = <0x29000000 0x3f0 0x5a5a2900 0x00 0x3f1f1a2>;
				samsung,gamma_mode2_hbm_tx_cmds_revA = [29 00 00 00 00 00 04 b0 00 0d 66 29 00 00 00 00 00 02 66 60 29 00 00 00 00 00 02 53 e8 29 00 00 00 00 00 03 51 0e 52];
				samsung,gamma_mode2_normal_tx_cmds_revB = [29 00 00 00 00 00 04 b0 00 0d 66 29 00 00 00 00 00 02 66 60 29 00 00 00 00 00 02 53 28 29 00 00 00 00 00 04 b0 00 09 b1 29 00 00 00 00 00 02 b1 19 29 00 00 00 00 00 04 b0 00 0e 66 29 00 00 00 00 00 02 66 18 29 00 00 00 00 00 03 51 07 ff];
				qcom,dynamic-mode-switch-enabled;
				samsung,lpm_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 bb 21 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 02 68 00 29 00 00 00 00 00 04 b0 00 15 bd 29 00 00 00 00 00 02 bd 40 29 00 00 00 00 00 04 b0 00 0e 66 29 00 00 00 00 00 02 66 18 29 00 00 00 00 00 02 53 28 29 00 00 00 00 00 03 51 00 00 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,dynamic_mipi_clk_timing_table = <0x512e7880 0x518a0600 0x512e7880 0x4f27ac00>;
				samsung,esd-irq-gpio1 = <0x4cf 0x04 0x00>;
				samsung,ldi_debug3_rx_cmds_revA = [06 01 00 00 00 00 01 0e 01 00 00];
				samsung,lpm_10nit_tx_cmds_revB = [29 00 00 00 00 00 07 68 01 06 b3 01 00 50];
				samsung,level2_key_disable_tx_cmds_revA = [29 01 00 00 00 00 03 fc a5 a5];
				samsung,ddi_id_rx_cmds_revA = [06 01 00 00 00 00 01 d6 05 00 00];
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-pixel-packing = "loose";
				qcom,mdss-dsi-underflow-color = <0xff>;
				samsung,irc_tx_cmds_revA = [29 00 00 00 00 00 04 b0 01 56 63 29 00 00 00 00 00 29 63 27 00 00 00 00 86 4b ff 10 cc ff 10 ff 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 37 95 2a 48 04 80 00 00 22];
				samsung,support_lpm;
				samsung,acl_off_tx_cmds_revA = [29 01 00 00 00 00 02 55 00];
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,platform-reset-gpio = <0x3c 0x22 0x00>;
				samsung,ldi_debug0_rx_cmds_revA = [06 01 00 00 00 00 01 0a 01 00 00];
				samsung,poc_read_addr_idx = <0x06 0x07 0x08>;
				samsung,candela_map_table_revA = <0x00 0x00 0x00 0x09 0x02 0x01 0x01 0x01 0x0b 0x02 0x02 0x02 0x02 0x0d 0x03 0x03 0x03 0x03 0x0f 0x04 0x04 0x04 0x04 0x12 0x04 0x05 0x05 0x05 0x15 0x05 0x06 0x06 0x06 0x19 0x06 0x07 0x07 0x07 0x1c 0x07 0x08 0x08 0x08 0x20 0x08 0x09 0x09 0x09 0x23 0x08 0x0a 0x0a 0x0a 0x27 0x09 0x0b 0x0b 0x0b 0x2b 0x0a 0x0c 0x0c 0x0c 0x2f 0x0b 0x0d 0x0d 0x0d 0x34 0x0c 0x0e 0x0e 0x0e 0x38 0x0d 0x0f 0x0f 0x0f 0x3c 0x0f 0x10 0x10 0x10 0x41 0x10 0x11 0x11 0x11 0x45 0x11 0x12 0x12 0x12 0x4a 0x12 0x13 0x13 0x13 0x4f 0x13 0x14 0x14 0x14 0x53 0x14 0x15 0x15 0x15 0x58 0x15 0x16 0x16 0x16 0x5d 0x17 0x17 0x17 0x17 0x62 0x18 0x18 0x18 0x18 0x67 0x19 0x19 0x19 0x19 0x6d 0x1a 0x1a 0x1a 0x1a 0x72 0x1c 0x1b 0x1b 0x1b 0x77 0x1d 0x1c 0x1c 0x1c 0x7c 0x1e 0x1d 0x1d 0x1d 0x82 0x20 0x1e 0x1e 0x1e 0x87 0x21 0x1f 0x1f 0x1f 0x8d 0x22 0x20 0x20 0x20 0x92 0x24 0x21 0x21 0x21 0x98 0x25 0x22 0x22 0x22 0x9d 0x26 0x23 0x23 0x23 0xa3 0x28 0x24 0x24 0x24 0xa9 0x29 0x25 0x25 0x25 0xaf 0x2a 0x26 0x26 0x26 0xb5 0x2c 0x27 0x27 0x27 0xba 0x2d 0x28 0x28 0x28 0xc0 0x2f 0x29 0x29 0x29 0xc6 0x30 0x2a 0x2a 0x2a 0xcc 0x32 0x2b 0x2b 0x2b 0xd2 0x33 0x2c 0x2c 0x2c 0xd9 0x35 0x2d 0x2d 0x2d 0xdf 0x36 0x2e 0x2e 0x2e 0xe5 0x38 0x2f 0x2f 0x2f 0xeb 0x39 0x30 0x30 0x30 0xf1 0x3b 0x31 0x31 0x31 0xf8 0x3c 0x32 0x32 0x32 0xfe 0x3e 0x33 0x33 0x33 0x105 0x3f 0x34 0x34 0x34 0x10b 0x41 0x35 0x35 0x35 0x111 0x43 0x36 0x36 0x36 0x118 0x44 0x37 0x37 0x37 0x11e 0x46 0x38 0x38 0x38 0x125 0x47 0x39 0x39 0x39 0x12c 0x49 0x3a 0x3a 0x3a 0x132 0x4b 0x3b 0x3b 0x3b 0x139 0x4c 0x3c 0x3c 0x3c 0x140 0x4e 0x3d 0x3d 0x3d 0x146 0x50 0x3e 0x3e 0x3e 0x14d 0x51 0x3f 0x3f 0x3f 0x154 0x53 0x40 0x40 0x40 0x15b 0x55 0x41 0x41 0x41 0x162 0x56 0x42 0x42 0x42 0x169 0x58 0x43 0x43 0x43 0x170 0x5a 0x44 0x44 0x44 0x177 0x5b 0x45 0x45 0x45 0x17e 0x5d 0x46 0x46 0x46 0x185 0x5f 0x47 0x47 0x47 0x18c 0x60 0x48 0x48 0x48 0x193 0x62 0x49 0x49 0x49 0x19a 0x64 0x4a 0x4a 0x4a 0x1a1 0x66 0x4b 0x4b 0x4b 0x1a8 0x67 0x4c 0x4c 0x4c 0x1af 0x69 0x4d 0x4d 0x4d 0x1b7 0x6b 0x4e 0x4e 0x4e 0x1be 0x6d 0x4f 0x4f 0x4f 0x1c5 0x6f 0x50 0x50 0x50 0x1cd 0x70 0x51 0x51 0x51 0x1d4 0x72 0x52 0x52 0x52 0x1db 0x74 0x53 0x53 0x53 0x1e3 0x76 0x54 0x54 0x54 0x1ea 0x78 0x55 0x55 0x55 0x1f2 0x79 0x56 0x56 0x56 0x1f9 0x7b 0x57 0x57 0x57 0x201 0x7d 0x58 0x58 0x58 0x208 0x7f 0x59 0x59 0x59 0x210 0x81 0x5a 0x5a 0x5a 0x217 0x83 0x5b 0x5b 0x5b 0x21f 0x84 0x5c 0x5c 0x5c 0x227 0x86 0x5d 0x5d 0x5d 0x22e 0x88 0x5e 0x5e 0x5e 0x236 0x8a 0x5f 0x5f 0x5f 0x23e 0x8c 0x60 0x60 0x60 0x245 0x8e 0x61 0x61 0x61 0x24d 0x90 0x62 0x62 0x62 0x255 0x92 0x63 0x63 0x63 0x25d 0x94 0x64 0x64 0x64 0x265 0x95 0x65 0x65 0x65 0x26c 0x97 0x66 0x66 0x66 0x274 0x99 0x67 0x67 0x67 0x27c 0x9b 0x68 0x68 0x68 0x284 0x9d 0x69 0x69 0x69 0x28c 0x9f 0x6a 0x6a 0x6a 0x294 0xa1 0x6b 0x6b 0x6b 0x29c 0xa3 0x6c 0x6c 0x6c 0x2a4 0xa5 0x6d 0x6d 0x6d 0x2ac 0xa7 0x6e 0x6e 0x6e 0x2b4 0xa9 0x6f 0x6f 0x6f 0x2bc 0xab 0x70 0x70 0x70 0x2c4 0xad 0x71 0x71 0x71 0x2cc 0xaf 0x72 0x72 0x72 0x2d5 0xb1 0x73 0x73 0x73 0x2dd 0xb3 0x74 0x74 0x74 0x2e5 0xb5 0x75 0x75 0x75 0x2ed 0xb7 0x76 0x76 0x76 0x2f5 0xb9 0x77 0x77 0x77 0x2fe 0xbb 0x78 0x78 0x78 0x306 0xbd 0x79 0x79 0x79 0x30e 0xbf 0x7a 0x7a 0x7a 0x317 0xc1 0x7b 0x7b 0x7b 0x31f 0xc3 0x7c 0x7c 0x7c 0x327 0xc5 0x7d 0x7d 0x7d 0x330 0xc7 0x7e 0x7e 0x7e 0x338 0xc9 0x7f 0x7f 0x7f 0x340 0xcb 0x80 0x80 0x80 0x349 0xcd 0x81 0x81 0x81 0x351 0xcf 0x82 0x82 0x82 0x35a 0xd1 0x83 0x83 0x83 0x362 0xd3 0x84 0x84 0x84 0x36b 0xd6 0x85 0x85 0x85 0x373 0xd8 0x86 0x86 0x86 0x37c 0xda 0x87 0x87 0x87 0x385 0xdc 0x88 0x88 0x88 0x38d 0xde 0x89 0x89 0x89 0x396 0xe0 0x8a 0x8a 0x8a 0x39e 0xe2 0x8b 0x8b 0x8b 0x3a7 0xe4 0x8c 0x8c 0x8c 0x3b0 0xe6 0x8d 0x8d 0x8d 0x3b8 0xe9 0x8e 0x8e 0x8e 0x3c1 0xeb 0x8f 0x8f 0x8f 0x3ca 0xed 0x90 0x90 0x90 0x3d3 0xef 0x91 0x91 0x91 0x3db 0xf1 0x92 0x92 0x92 0x3e4 0xf3 0x93 0x93 0x93 0x3ed 0xf5 0x94 0x94 0x94 0x3f6 0xf8 0x95 0x95 0x95 0x3ff 0xfa 0x96 0x96 0x96 0x407 0xfc 0x97 0x97 0x97 0x410 0xfe 0x98 0x98 0x98 0x419 0x100 0x99 0x99 0x99 0x422 0x102 0x9a 0x9a 0x9a 0x42b 0x105 0x9b 0x9b 0x9b 0x434 0x107 0x9c 0x9c 0x9c 0x43d 0x109 0x9d 0x9d 0x9d 0x446 0x10b 0x9e 0x9e 0x9e 0x44f 0x10d 0x9f 0x9f 0x9f 0x458 0x10f 0xa0 0xa0 0xa0 0x461 0x112 0xa1 0xa1 0xa1 0x46a 0x114 0xa2 0xa2 0xa2 0x473 0x116 0xa3 0xa3 0xa3 0x47c 0x118 0xa4 0xa4 0xa4 0x485 0x11b 0xa5 0xa5 0xa5 0x48e 0x11d 0xa6 0xa6 0xa6 0x497 0x11f 0xa7 0xa7 0xa7 0x4a1 0x121 0xa8 0xa8 0xa8 0x4aa 0x123 0xa9 0xa9 0xa9 0x4b3 0x126 0xaa 0xaa 0xaa 0x4bc 0x128 0xab 0xab 0xab 0x4c5 0x12a 0xac 0xac 0xac 0x4ce 0x12c 0xad 0xad 0xad 0x4d8 0x12f 0xae 0xae 0xae 0x4e1 0x131 0xaf 0xaf 0xaf 0x4ea 0x133 0xb0 0xb0 0xb0 0x4f4 0x136 0xb1 0xb1 0xb1 0x4fd 0x138 0xb2 0xb2 0xb2 0x506 0x13a 0xb3 0xb3 0xb3 0x510 0x13c 0xb4 0xb4 0xb4 0x519 0x13f 0xb5 0xb5 0xb5 0x522 0x141 0xb6 0xb6 0xb6 0x52c 0x143 0xb7 0xb7 0xb7 0x535 0x146 0xb8 0xb8 0xb8 0x53e 0x148 0xb9 0xb9 0xb9 0x548 0x14a 0xba 0xba 0xba 0x551 0x14c 0xbb 0xbb 0xbb 0x55b 0x14f 0xbc 0xbc 0xbc 0x564 0x151 0xbd 0xbd 0xbd 0x56e 0x153 0xbe 0xbe 0xbe 0x577 0x156 0xbf 0xbf 0xbf 0x581 0x158 0xc0 0xc0 0xc0 0x58a 0x15a 0xc1 0xc1 0xc1 0x594 0x15d 0xc2 0xc2 0xc2 0x59d 0x15f 0xc3 0xc3 0xc3 0x5a7 0x161 0xc4 0xc4 0xc4 0x5b1 0x164 0xc5 0xc5 0xc5 0x5ba 0x166 0xc6 0xc6 0xc6 0x5c4 0x168 0xc7 0xc7 0xc7 0x5cd 0x16b 0xc8 0xc8 0xc8 0x5d7 0x16d 0xc9 0xc9 0xc9 0x5e1 0x16f 0xca 0xca 0xca 0x5ea 0x172 0xcb 0xcb 0xcb 0x5f4 0x174 0xcc 0xcc 0xcc 0x5fe 0x177 0xcd 0xcd 0xcd 0x608 0x179 0xce 0xce 0xce 0x611 0x17b 0xcf 0xcf 0xcf 0x61b 0x17e 0xd0 0xd0 0xd0 0x625 0x180 0xd1 0xd1 0xd1 0x62f 0x183 0xd2 0xd2 0xd2 0x638 0x185 0xd3 0xd3 0xd3 0x642 0x187 0xd4 0xd4 0xd4 0x64c 0x18a 0xd5 0xd5 0xd5 0x656 0x18c 0xd6 0xd6 0xd6 0x660 0x18f 0xd7 0xd7 0xd7 0x66a 0x191 0xd8 0xd8 0xd8 0x673 0x193 0xd9 0xd9 0xd9 0x67d 0x196 0xda 0xda 0xda 0x687 0x198 0xdb 0xdb 0xdb 0x691 0x19b 0xdc 0xdc 0xdc 0x69b 0x19d 0xdd 0xdd 0xdd 0x6a5 0x19f 0xde 0xde 0xde 0x6af 0x1a2 0xdf 0xdf 0xdf 0x6b9 0x1a4 0xe0 0xe0 0xe0 0x6c3 0x1a7 0xe1 0xe1 0xe1 0x6cd 0x1a9 0xe2 0xe2 0xe2 0x6d7 0x1ac 0xe3 0xe3 0xe3 0x6e1 0x1ae 0xe4 0xe4 0xe4 0x6eb 0x1b1 0xe5 0xe5 0xe5 0x6f5 0x1b3 0xe6 0xe6 0xe6 0x6ff 0x1b5 0xe7 0xe7 0xe7 0x709 0x1b8 0xe8 0xe8 0xe8 0x713 0x1ba 0xe9 0xe9 0xe9 0x71d 0x1bd 0xea 0xea 0xea 0x728 0x1bf 0xeb 0xeb 0xeb 0x732 0x1c2 0xec 0xec 0xec 0x73c 0x1c4 0xed 0xed 0xed 0x746 0x1c7 0xee 0xee 0xee 0x750 0x1c9 0xef 0xef 0xef 0x75a 0x1cc 0xf0 0xf0 0xf0 0x765 0x1ce 0xf1 0xf1 0xf1 0x76f 0x1d1 0xf2 0xf2 0xf2 0x779 0x1d3 0xf3 0xf3 0xf3 0x783 0x1d6 0xf4 0xf4 0xf4 0x78d 0x1d8 0xf5 0xf5 0xf5 0x798 0x1db 0xf6 0xf6 0xf6 0x7a2 0x1dd 0xf7 0xf7 0xf7 0x7ac 0x1e0 0xf8 0xf8 0xf8 0x7b7 0x1e2 0xf9 0xf9 0xf9 0x7c1 0x1e5 0xfa 0xfa 0xfa 0x7cb 0x1e7 0xfb 0xfb 0xfb 0x7d6 0x1ea 0xfc 0xfc 0xfc 0x7e0 0x1ec 0xfd 0xfd 0xfd 0x7ea 0x1ef 0xfe 0xfe 0xfe 0x7f5 0x1f1 0xff 0xff 0xff 0x7ff 0x1f4>;
				qcom,mdss-dsi-t-clk-pre = <0x24>;
				samsung,udc_data_size = <0x20>;
				samsung,vrr_tx_cmds_revA = <0x29000000 0x4b0 0xae6829 0x00 0x76801 0x30013001 0x30290000 0x04 0xb0003af2 0x29000000 0x2f2 0x290000 0x04 0xb00006bd 0x29000000 0x6bd 0xb1400 0x1290000 0x02 0xbd012900 0x00 0x4b00015 0xbd290000 0x02 0xbd402900 0x00 0x4b00006 0xf2290000 0x03 0xf2000029 0x00 0x4b000 0xdf22900 0x00 0x3f20000 0x29000000 0x360 0x8002900 0x00 0x4b00037 0x68290000 0x05 0x68000000 0x11290000 0x03 0xb9010129 0x00 0x4b003 0xda672900 0x00 0x2670029 0x1000000 0x2f70f>;
				samsung,mtp_write_sysfs_tx_cmds_revA = <0x29000000 0x3d00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
				samsung,lpm_30nit_tx_cmds_revB = [29 00 00 00 00 00 07 68 01 04 7e 01 00 50];
				samsung,mipisel-on_val = <0x01>;
				qcom,mdss-dsi-te-pin-select = <0x01>;

				samsung,br_tables {

					vrr120@0 {
						samsung,flash_gamma_data_read_size = <0x09 0x0a 0x0b>;
						samsung,flash_table_hbm_gamma_offset = <0xb7762>;
						samsung,flash_gamma_data_read_addr = <0x06 0x07 0x08>;
						samsung,flash_table_normal_gamma_offset = <0xb76f6>;
					};
				};

				qcom,panel-supply-entries {
					#size-cells = <0x00>;
					#address-cells = <0x01>;

					qcom,panel-supply-entry@2 {
						qcom,supply-post-on-sleep = <0x0a>;
						reg = <0x02>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-name = "panel_vci";
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <0x2dc6c0>;
						qcom,supply-min-voltage = <0x2dc6c0>;
					};

					qcom,panel-supply-entry@3 {
						qcom,supply-post-on-sleep = <0x00>;
						reg = <0x03>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-name = "panel_vdd3_sub";
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <0x1b7740>;
						qcom,supply-min-voltage = <0x1b7740>;
					};

					qcom,panel-supply-entry@0 {
						qcom,supply-post-on-sleep = <0x00>;
						reg = <0x00>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-name = "panel_vdd3";
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <0x1b7740>;
						qcom,supply-min-voltage = <0x1b7740>;
					};

					qcom,panel-supply-entry@1 {
						qcom,supply-post-on-sleep = <0x00>;
						reg = <0x01>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-name = "panel_vddr";
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <0x1b7740>;
						qcom,supply-min-voltage = <0x1b7740>;
					};
				};

				qcom,mdss-dsi-display-timings {

					qxga96hs {
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 29 26 0c 0c 0b 02 04 00 25 1b];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x4c>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x3e>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <0x60>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <0x450>;
						qcom,mdss-dsi-v-pulse-width = <0x44>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,mdss-dsi-panel-height = <0x6e8>;
						qcom,panel-roi-alignment = <0x450 0x22 0x450 0x22 0x450 0x22>;
						qcom,mdss-dsi-panel-width = <0x8a0>;
						qcom,lm-split = <0x450 0x450>;
						qcom,mdss-dsi-t-clk-post = <0x1b>;
						qcom,mdss-dsi-v-back-porch = <0x43>;
						qcom,mdss-dsi-timing-switch-command = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 7c 01 7c 01 7c 29 00 00 00 00 00 04 b0 00 06 bd 29 00 00 00 00 00 03 bd 00 00 29 00 00 00 00 00 04 b0 00 06 f2 29 00 00 00 00 00 03 f2 01 cc 29 00 00 00 00 00 03 60 08 00 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x4c>;
						qcom,mdss-dsi-panel-clockrate = <0x512e7880>;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 03 f1 5a 5a 29 00 00 00 00 00 02 d0 08 29 00 00 00 00 00 04 b0 00 0d c1 29 00 00 00 00 00 02 c1 db 29 00 00 00 00 00 04 b0 00 2a c1 29 00 00 00 00 00 02 c1 c0 29 00 00 00 00 00 04 b0 03 7e 68 29 00 00 00 00 00 03 68 01 30 29 00 00 00 00 00 04 b0 00 38 68 29 00 00 00 00 00 06 68 01 30 01 00 50 05 01 00 00 78 00 01 11 29 00 00 00 00 00 04 b0 00 2a c1 29 00 00 00 00 00 02 c1 00 29 00 00 00 00 00 03 f1 f1 a2 07 01 00 00 00 00 01 01 0a 01 00 00 00 00 59 11 00 00 89 30 80 06 e8 08 a0 00 22 04 50 04 50 02 00 03 28 00 20 04 6c 00 0f 00 0c 02 e9 01 77 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 63 f4 00 29 00 00 00 00 00 04 b0 01 2e 65 29 00 00 00 00 00 0e 65 01 02 10 00 65 00 74 00 06 00 15 00 00 29 00 00 00 00 00 04 b0 01 4b 65 29 00 00 00 00 00 07 65 02 0b 40 40 40 40 29 00 00 00 00 00 04 b0 01 55 65 29 00 00 00 00 00 09 65 00 1d 00 52 01 98 01 cf 29 00 00 00 00 00 0a 93 82 00 00 00 16 00 64 00 75 29 00 00 00 00 00 02 35 00 29 00 00 00 00 00 07 b9 01 00 06 fe 07 09 29 00 00 00 00 00 04 b0 00 2d f4 29 00 00 00 00 00 02 f4 18 29 00 00 00 00 00 04 b0 00 01 ed 29 00 00 00 00 00 03 ed 40 20 29 00 00 00 00 00 04 b0 00 1e c5 29 00 00 00 00 00 09 c5 11 10 50 05 4d 7c 4b ef 29 00 00 00 00 00 02 b9 00 29 00 00 00 00 00 04 b0 00 0e b9 29 00 00 00 00 00 03 b9 b1 21 29 00 00 00 00 00 04 b0 00 19 b9 29 00 00 00 00 00 05 b9 08 cc cc cc 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 30 01 30 01 30 29 00 00 00 00 00 03 60 08 00 29 00 00 00 00 00 04 b0 00 0e 66 29 00 00 00 00 00 02 66 01 29 00 00 00 00 00 03 b0 d6 63 29 00 00 00 00 00 02 63 02 29 00 00 00 00 00 04 b0 00 0d 66 29 00 00 00 00 00 02 66 60 29 00 00 00 00 00 02 53 28 29 00 00 00 00 00 04 b0 00 12 66 29 00 00 00 00 00 02 66 16 29 00 00 00 00 00 03 51 00 55 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f1 a5 a5 29 00 00 00 00 00 03 fc a5 a5 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = <0x29010000 0x39f 0xa5a52900 0x00 0x3f05a5a 0x5000000 0x128 0x5000000 0x110 0x29010000 0x780003f0 0xa5a52901 0x00 0x39f5a5a>;
						qcom,mdss-dsc-slice-height = <0x22>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <0x24>;
						qcom,mdss-dsi-h-front-porch = <0x4c>;
					};

					qxga120hs {
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 29 26 0c 0c 0b 02 04 00 25 1b];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x4c>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x3d>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <0x450>;
						qcom,mdss-dsi-v-pulse-width = <0x44>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,mdss-dsi-panel-height = <0x6e8>;
						qcom,panel-roi-alignment = <0x450 0x22 0x450 0x22 0x450 0x22>;
						qcom,mdss-dsi-panel-width = <0x8a0>;
						qcom,lm-split = <0x450 0x450>;
						qcom,mdss-dsi-t-clk-post = <0x1b>;
						qcom,mdss-dsi-v-back-porch = <0x44>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 0x3f0 0x5a5a2900 0x00 0x3600800 0x29000000 0x4b0 0x6f229 0x00 0x3f200 0x8290000 0x02 0xf70f2901 0x00 0x3f0a5a5>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x4c>;
						qcom,mdss-dsi-panel-clockrate = <0x512e7880>;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 03 f1 5a 5a 29 00 00 00 00 00 02 d0 08 29 00 00 00 00 00 04 b0 00 0d c1 29 00 00 00 00 00 02 c1 db 29 00 00 00 00 00 04 b0 00 2a c1 29 00 00 00 00 00 02 c1 c0 29 00 00 00 00 00 04 b0 03 7e 68 29 00 00 00 00 00 03 68 01 30 29 00 00 00 00 00 04 b0 00 38 68 29 00 00 00 00 00 06 68 01 30 01 00 50 05 01 00 00 78 00 01 11 29 00 00 00 00 00 04 b0 00 2a c1 29 00 00 00 00 00 02 c1 00 29 00 00 00 00 00 03 f1 f1 a2 07 01 00 00 00 00 01 01 0a 01 00 00 00 00 59 11 00 00 89 30 80 06 e8 08 a0 00 22 04 50 04 50 02 00 03 28 00 20 04 6c 00 0f 00 0c 02 e9 01 77 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 63 f4 00 29 00 00 00 00 00 04 b0 01 2e 65 29 00 00 00 00 00 0e 65 01 02 10 00 65 00 74 00 06 00 15 00 00 29 00 00 00 00 00 04 b0 01 4b 65 29 00 00 00 00 00 07 65 02 0b 40 40 40 40 29 00 00 00 00 00 04 b0 01 55 65 29 00 00 00 00 00 09 65 00 1d 00 52 01 98 01 cf 29 00 00 00 00 00 0a 93 82 00 00 00 16 00 64 00 75 29 00 00 00 00 00 02 35 00 29 00 00 00 00 00 07 b9 01 00 06 fe 07 09 29 00 00 00 00 00 04 b0 00 2d f4 29 00 00 00 00 00 02 f4 18 29 00 00 00 00 00 04 b0 00 01 ed 29 00 00 00 00 00 03 ed 40 20 29 00 00 00 00 00 04 b0 00 1e c5 29 00 00 00 00 00 09 c5 11 10 50 05 4d 7c 4b ef 29 00 00 00 00 00 02 b9 00 29 00 00 00 00 00 04 b0 00 0e b9 29 00 00 00 00 00 03 b9 b1 21 29 00 00 00 00 00 04 b0 00 19 b9 29 00 00 00 00 00 05 b9 08 cc cc cc 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 30 01 30 01 30 29 00 00 00 00 00 03 60 08 00 29 00 00 00 00 00 04 b0 00 0e 66 29 00 00 00 00 00 02 66 01 29 00 00 00 00 00 03 b0 d6 63 29 00 00 00 00 00 02 63 02 29 00 00 00 00 00 04 b0 00 0d 66 29 00 00 00 00 00 02 66 60 29 00 00 00 00 00 02 53 28 29 00 00 00 00 00 04 b0 00 12 66 29 00 00 00 00 00 02 66 16 29 00 00 00 00 00 03 51 00 55 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f1 a5 a5 29 00 00 00 00 00 03 fc a5 a5 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = <0x29010000 0x39f 0xa5a52900 0x00 0x3f05a5a 0x5000000 0x128 0x5000000 0x110 0x29010000 0x780003f0 0xa5a52901 0x00 0x39f5a5a>;
						qcom,mdss-dsc-slice-height = <0x22>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <0x24>;
						qcom,mdss-dsi-h-front-porch = <0x4c>;
					};

					qxga48hs {
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 29 26 0c 0c 0b 02 04 00 25 1b];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x4c>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x40>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <0x30>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <0x450>;
						qcom,mdss-dsi-v-pulse-width = <0x44>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,mdss-dsi-panel-height = <0x6e8>;
						qcom,panel-roi-alignment = <0x450 0x22 0x450 0x22 0x450 0x22>;
						qcom,mdss-dsi-panel-width = <0x8a0>;
						qcom,lm-split = <0x450 0x450>;
						qcom,mdss-dsi-t-clk-post = <0x1b>;
						qcom,mdss-dsi-v-back-porch = <0x41>;
						qcom,mdss-dsi-timing-switch-command = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 7c 01 7c 01 7c 29 00 00 00 00 00 04 b0 00 06 bd 29 00 00 00 00 00 03 bd 00 01 29 00 00 00 00 00 04 b0 00 06 f2 29 00 00 00 00 00 03 f2 01 cc 29 00 00 00 00 00 03 60 08 00 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x4c>;
						qcom,mdss-dsi-panel-clockrate = <0x512e7880>;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 03 f1 5a 5a 29 00 00 00 00 00 02 d0 08 29 00 00 00 00 00 04 b0 00 0d c1 29 00 00 00 00 00 02 c1 db 29 00 00 00 00 00 04 b0 00 2a c1 29 00 00 00 00 00 02 c1 c0 29 00 00 00 00 00 04 b0 03 7e 68 29 00 00 00 00 00 03 68 01 30 29 00 00 00 00 00 04 b0 00 38 68 29 00 00 00 00 00 06 68 01 30 01 00 50 05 01 00 00 78 00 01 11 29 00 00 00 00 00 04 b0 00 2a c1 29 00 00 00 00 00 02 c1 00 29 00 00 00 00 00 03 f1 f1 a2 07 01 00 00 00 00 01 01 0a 01 00 00 00 00 59 11 00 00 89 30 80 06 e8 08 a0 00 22 04 50 04 50 02 00 03 28 00 20 04 6c 00 0f 00 0c 02 e9 01 77 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 63 f4 00 29 00 00 00 00 00 04 b0 01 2e 65 29 00 00 00 00 00 0e 65 01 02 10 00 65 00 74 00 06 00 15 00 00 29 00 00 00 00 00 04 b0 01 4b 65 29 00 00 00 00 00 07 65 02 0b 40 40 40 40 29 00 00 00 00 00 04 b0 01 55 65 29 00 00 00 00 00 09 65 00 1d 00 52 01 98 01 cf 29 00 00 00 00 00 0a 93 82 00 00 00 16 00 64 00 75 29 00 00 00 00 00 02 35 00 29 00 00 00 00 00 07 b9 01 01 06 fe 07 09 29 00 00 00 00 00 04 b0 00 2d f4 29 00 00 00 00 00 02 f4 18 29 00 00 00 00 00 04 b0 00 01 ed 29 00 00 00 00 00 03 ed 40 20 29 00 00 00 00 00 04 b0 00 1e c5 29 00 00 00 00 00 09 c5 11 10 50 05 4d 7c 4b ef 29 00 00 00 00 00 02 b9 00 29 00 00 00 00 00 04 b0 00 0e b9 29 00 00 00 00 00 03 b9 b1 21 29 00 00 00 00 00 04 b0 00 19 b9 29 00 00 00 00 00 05 b9 08 cc cc cc 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 30 01 30 01 30 29 00 00 00 00 00 03 60 08 00 29 00 00 00 00 00 04 b0 00 0e 66 29 00 00 00 00 00 02 66 01 29 00 00 00 00 00 03 b0 d6 63 29 00 00 00 00 00 02 63 02 29 00 00 00 00 00 04 b0 00 0d 66 29 00 00 00 00 00 02 66 60 29 00 00 00 00 00 02 53 28 29 00 00 00 00 00 04 b0 00 12 66 29 00 00 00 00 00 02 66 16 29 00 00 00 00 00 03 51 00 55 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f1 a5 a5 29 00 00 00 00 00 03 fc a5 a5 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = <0x29010000 0x39f 0xa5a52900 0x00 0x3f05a5a 0x5000000 0x128 0x5000000 0x110 0x29010000 0x780003f0 0xa5a52901 0x00 0x39f5a5a>;
						qcom,mdss-dsc-slice-height = <0x22>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <0x24>;
						qcom,mdss-dsi-h-front-porch = <0x4c>;
					};

					qxga60hs {
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 29 26 0c 0c 0b 02 04 00 25 1b];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x4c>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x3f>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <0x450>;
						qcom,mdss-dsi-timing-default;
						qcom,mdss-dsi-v-pulse-width = <0x44>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <0x02>;
						qcom,mdss-dsi-panel-height = <0x6e8>;
						qcom,panel-roi-alignment = <0x450 0x22 0x450 0x22 0x450 0x22>;
						qcom,mdss-dsi-panel-width = <0x8a0>;
						qcom,lm-split = <0x450 0x450>;
						qcom,mdss-dsi-t-clk-post = <0x1b>;
						qcom,mdss-dsi-v-back-porch = <0x42>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 0x3f0 0x5a5a2900 0x00 0x3600800 0x29000000 0x4b0 0x6f229 0x00 0x3f200 0x8290000 0x02 0xf70f2901 0x00 0x3f0a5a5>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x4c>;
						qcom,mdss-dsi-panel-clockrate = <0x512e7880>;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 03 f1 5a 5a 29 00 00 00 00 00 02 d0 08 29 00 00 00 00 00 04 b0 00 0d c1 29 00 00 00 00 00 02 c1 db 29 00 00 00 00 00 04 b0 00 2a c1 29 00 00 00 00 00 02 c1 c0 29 00 00 00 00 00 04 b0 03 7e 68 29 00 00 00 00 00 03 68 01 30 29 00 00 00 00 00 04 b0 00 38 68 29 00 00 00 00 00 06 68 01 30 01 00 50 05 01 00 00 78 00 01 11 29 00 00 00 00 00 04 b0 00 2a c1 29 00 00 00 00 00 02 c1 00 29 00 00 00 00 00 03 f1 f1 a2 07 01 00 00 00 00 01 01 0a 01 00 00 00 00 59 11 00 00 89 30 80 06 e8 08 a0 00 22 04 50 04 50 02 00 03 28 00 20 04 6c 00 0f 00 0c 02 e9 01 77 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 63 f4 00 29 00 00 00 00 00 04 b0 01 2e 65 29 00 00 00 00 00 0e 65 01 02 10 00 65 00 74 00 06 00 15 00 00 29 00 00 00 00 00 04 b0 01 4b 65 29 00 00 00 00 00 07 65 02 0b 40 40 40 40 29 00 00 00 00 00 04 b0 01 55 65 29 00 00 00 00 00 09 65 00 1d 00 52 01 98 01 cf 29 00 00 00 00 00 0a 93 82 00 00 00 16 00 64 00 75 29 00 00 00 00 00 02 35 00 29 00 00 00 00 00 07 b9 01 01 06 fe 07 09 29 00 00 00 00 00 04 b0 00 2d f4 29 00 00 00 00 00 02 f4 18 29 00 00 00 00 00 04 b0 00 01 ed 29 00 00 00 00 00 03 ed 40 20 29 00 00 00 00 00 04 b0 00 1e c5 29 00 00 00 00 00 09 c5 11 10 50 05 4d 7c 4b ef 29 00 00 00 00 00 02 b9 00 29 00 00 00 00 00 04 b0 00 0e b9 29 00 00 00 00 00 03 b9 b1 21 29 00 00 00 00 00 04 b0 00 19 b9 29 00 00 00 00 00 05 b9 08 cc cc cc 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 30 01 30 01 30 29 00 00 00 00 00 03 60 08 00 29 00 00 00 00 00 04 b0 00 0e 66 29 00 00 00 00 00 02 66 01 29 00 00 00 00 00 03 b0 d6 63 29 00 00 00 00 00 02 63 02 29 00 00 00 00 00 04 b0 00 0d 66 29 00 00 00 00 00 02 66 60 29 00 00 00 00 00 02 53 28 29 00 00 00 00 00 04 b0 00 12 66 29 00 00 00 00 00 02 66 16 29 00 00 00 00 00 03 51 00 55 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f1 a5 a5 29 00 00 00 00 00 03 fc a5 a5 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = <0x29010000 0x39f 0xa5a52900 0x00 0x3f05a5a 0x5000000 0x128 0x5000000 0x110 0x29010000 0x780003f0 0xa5a52901 0x00 0x39f5a5a>;
						qcom,mdss-dsc-slice-height = <0x22>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <0x24>;
						qcom,mdss-dsi-h-front-porch = <0x4c>;
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_90hz_cphy_nodsc_video {
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-qsync-min-refresh-rate = <0x0a>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,panel-cphy-mode;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,qsync-enable;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-name = "r66451 amoled video mode dsi visionox panel without DSC";
				phandle = <0x630>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-stream = <0x00>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 1a 27 09 19 09 02 04 00 00 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						cell-index = <0x00>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 06 b6 6c 00 06 23 92 39 01 00 00 00 00 02 b4 20 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 eb 00 00 39 01 00 00 00 00 02 f7 00 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0x60>;
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_144hz_cmd {
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,esd-check-enabled;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,dsi-sec-ctrl-num = <0x01>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,ulps-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-3-state;
				qcom,dsi-sec-phy-num = <0x01>;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";
				phandle = <0x62c>;
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-pin-select = <0x01>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 22 09 09 19 23 09 09 09 02 04 00 1d 0e];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x90>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						cell-index = <0x00>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 86 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 00 00 00 00 00 00 00 00 00 00 00 00 02 c9 02 c9 02 c9 03 ff 03 ff 03 ff 00 00 00 00 00 00 00 00 00 00 00 00 02 c9 02 c9 02 c9 03 ff 03 ff 03 ff 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 19 19 19 19 19 19 19 19 19 19 19 19 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0f f6 0f f6 0f f6 0f f6 0f f6 19 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 0d 17 01 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 1a d7 00 b9 40 00 40 04 00 f0 0f 00 40 00 00 00 00 00 00 19 40 00 40 04 00 f0 0f 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 30 00 30 00 30 00 30 00 30 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0x5f>;
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_cphy_120hz_vid {
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,esd-check-enabled;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-qsync-min-refresh-rate = <0x3c>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,mdss-dsi-lane-1-state;
				qcom,spr-pack-type = "pentile";
				qcom,panel-cphy-mode;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,qsync-enable;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-bllp-power-mode;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-name = "r66451 amoled video mode dsi visionox panel with DSC";
				phandle = <0x631>;
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,dsi-supported-dfps-list = <0x78 0x5a 0x3c>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 20 1b 05 19 06 02 04 00 00 00];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 86 cf 64 0b 00 22 00 cd 03 33 04 00 0b 77 01 01 01 02 02 03 03 04 04 04 04 05 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 19 19 19 19 19 19 19 19 19 19 19 19 00 00 00 43 00 43 01 98 01 98 06 61 06 61 0f f6 0f f6 0f f6 0f f6 0f f6 19 39 01 00 00 00 00 09 d1 05 00 21 02 24 19 24 2d 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 f0 0f 00 40 00 00 00 00 00 00 19 34 00 40 04 00 f0 0f 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0x60>;
					};
				};
			};

			qcom,mdss_dsi_sharp_qhd_plus_dsc_cmd {
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,esd-check-enabled;
				qcom,dsi-ctrl-num = <0x00 0x01>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-3-state;
				qcom,dsi-phy-num = <0x00 0x01>;
				qcom,mdss-dsi-panel-name = "Sharp qhd cmd mode dsi panel";
				phandle = <0x625>;
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-pin-select = <0x01>;

				qcom,mdss-dsi-display-timings {

					timing@1 {
						qcom,mdss-dsi-panel-phy-timings = [00 10 03 03 11 1e 04 04 03 02 04 00 03 09];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x27>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsc-slice-width = <0x168>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-panel-height = <0xc30>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						cell-index = <0x01>;
						qcom,mdss-dsi-v-back-porch = <0x0c>;
						qcom,mdss-dsi-timing-switch-command = <0x39010000 0x2de 0x390100 0x34 0xc6001288 0x8000b 0x1202530 0x1490149 0x00 0x00 0x00 0x00 0x00 0x300 0x4501 0x454b024b 0x5050505>;
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x14>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 04 df 97 51 e8 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 05 d9 00 00 00 04 39 01 00 00 00 00 03 bc 3f 66 39 01 00 00 00 00 04 dd 66 19 b7 39 01 00 00 00 00 07 b7 00 e7 00 00 e7 00 39 01 00 00 00 00 07 bb 00 33 69 55 11 33 39 01 00 00 00 00 09 cf 66 66 52 52 30 0a 00 00 39 01 00 00 00 00 03 c1 58 10 39 01 00 00 00 00 08 c3 12 05 00 00 45 01 45 39 01 00 00 00 00 0a c4 03 06 18 54 00 08 00 0b 10 39 01 00 00 00 00 34 c6 00 12 88 00 08 00 0b 01 20 25 30 01 49 01 49 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 03 00 00 00 45 01 45 4b 02 4b 05 05 05 05 39 01 00 00 00 00 0e ce 00 41 25 01 40 03 49 00 99 01 49 01 49 39 01 00 00 00 00 36 d0 00 02 00 08 04 0a 06 1f 1f 1f 1f 1f 1f 1f 1f 10 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f af af af af af af ff ff ff ff ff ff ff ff aa ff ff ff ff ff ff ff ff ff ff ff 39 01 00 00 00 00 36 d1 00 03 01 09 05 0b 07 1f 1f 1f 1f 1f 1f 1f 1f 10 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f af af af af af af ff ff ff ff ff ff ff ff aa ff ff ff ff ff ff ff ff ff ff ff 39 01 00 00 00 00 3a d4 03 00 00 32 5a 07 32 5a 0c 40 00 04 00 00 00 01 00 02 41 25 60 00 00 20 00 01 02 01 40 00 73 00 05 01 20 25 30 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 08 02 02 04 39 01 00 00 00 00 31 d5 00 00 00 00 00 00 00 00 00 00 00 01 49 01 49 00 00 07 40 40 07 99 00 99 00 00 00 00 03 00 00 00 00 00 00 1f 00 1f 03 49 03 c0 00 00 02 06 08 08 39 01 00 00 00 00 02 de 02 39 01 00 00 00 00 09 c9 71 7d 94 18 71 7d 94 18 39 01 00 00 00 00 09 bb 00 5c 4e 40 40 40 40 40 39 01 00 00 00 00 02 c7 08 39 01 00 00 00 00 0d cc 15 85 54 a6 15 85 54 a6 82 d0 04 3c 39 01 00 00 00 00 0b c2 00 00 40 f0 01 f0 14 9d 0a 29 39 01 00 00 00 00 02 de 03 39 01 00 00 00 00 03 b0 04 f0 39 01 00 00 00 00 02 b2 10 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 5a b4 00 11 00 00 8a 30 80 0c 30 02 d0 00 08 01 68 01 68 02 00 01 b4 00 20 00 97 00 05 00 0c 0d b7 13 12 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 6b f4 39 01 00 00 00 00 02 b5 68 39 01 00 00 00 00 0c b7 00 08 00 12 08 70 0f 00 16 11 bf 39 01 00 00 00 00 02 de 04 39 01 00 00 00 00 12 b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 b6 00 39 01 00 00 00 00 03 bf 02 ff 39 01 00 00 00 00 1a eb 00 02 00 02 00 03 00 00 00 00 00 00 ab 00 02 0b 00 18 00 00 00 00 00 00 00 39 01 00 00 00 00 0c b2 7c ea ca 07 11 12 07 00 05 02 02 39 01 00 00 00 00 2c ed 00 00 00 00 00 00 00 00 00 00 00 00 05 00 00 10 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 de 06 39 01 00 00 00 00 16 b2 01 40 00 e7 9e 79 9e 79 e7 79 e7 9e 9e 79 e7 e7 9e 79 9e 79 e7 39 01 00 00 00 00 02 bd 20 39 01 00 00 00 00 02 de 07 39 01 00 00 00 00 14 b0 53 aa 01 1d 1e 01 1e 3d 05 18 13 0f 1d 2c 0f 2d 3d 05 17 39 01 00 00 00 00 05 b2 00 00 00 00 39 01 00 00 00 00 0e b3 00 01 23 45 67 89 ab 10 32 54 76 98 ba 39 01 00 00 00 00 0e b4 00 9a b6 78 34 50 12 a9 6b 87 43 05 21 39 01 00 00 00 00 0e b5 00 e0 12 34 56 78 9a 0e 21 43 65 87 a9 39 01 00 00 00 00 0e b6 00 29 ab 67 83 45 01 92 ba 76 38 54 10 39 01 00 00 00 00 0e b7 00 01 23 45 67 89 ab 10 32 54 76 98 ba 39 01 00 00 00 00 0e b8 00 9a b6 78 34 50 12 a9 6b 87 43 05 21 39 01 00 00 00 00 0e b9 0f e0 12 34 56 78 9a 0e 21 43 65 87 a9 39 01 00 00 00 00 0e ba 00 2c d5 01 83 4b 67 c2 e4 10 38 5a 76 39 01 00 00 00 00 04 bb 1e cc 66 39 01 00 00 00 00 11 bc 0c ed ce af 88 69 4a 2b 04 e5 c6 a7 80 61 42 23 39 01 00 00 00 00 11 bd 0c ad ce ef 08 29 4a 6b 84 a5 c6 e7 00 21 42 63 39 01 00 00 00 00 05 be 3f ff ff ff 39 01 00 00 00 00 05 bf 3e ff ff ff 39 01 00 00 00 00 05 c0 2b ff ff ff 39 01 00 00 00 00 05 c1 1a 7f fb ff 39 01 00 00 00 00 05 c2 1a ff ff ff 39 01 00 00 00 00 05 c3 15 ff ff ff 39 01 00 00 00 00 05 c4 15 ff ff ff 39 01 00 00 00 00 05 c5 00 ff ff ff 39 01 00 00 00 00 03 c6 00 00 39 01 00 00 00 00 03 c7 00 00 39 01 00 00 00 00 05 c8 22 00 00 00 39 01 00 00 00 00 0c c9 10 f1 f0 ff ff ff ff ff ff ee 02 39 01 00 00 00 00 02 de 08 39 01 00 00 00 00 1a b2 52 07 11 01 13 41 02 01 11 11 0e 15 15 15 0e 0e 0e 0e 0e 0e 0e 0e 0e 15 15 39 01 00 00 00 00 02 b6 18 39 01 00 00 00 00 02 de 0a 39 01 00 00 00 00 04 d5 3f 78 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 36 00 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 03 be 2c e0 39 01 00 00 00 00 03 c0 27 78 39 01 00 00 00 00 08 cc 00 b3 0c 24 02 33 0c 39 01 00 00 00 00 05 b0 01 23 06 09 39 01 00 00 78 00 01 11 39 01 00 00 78 00 01 29];
						qcom,mdss-dsi-off-command = [39 01 00 00 00 00 02 de 00 05 01 00 00 05 00 01 28 05 01 00 00 78 00 01 10];
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0x48>;
					};

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 21 07 07 07 02 04 00 17 0c];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x27>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-mdp-transfer-time-us = <0x1efd>;
						qcom,mdss-dsc-slice-width = <0x168>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-panel-height = <0xc30>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						cell-index = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x0c>;
						qcom,mdss-dsi-timing-switch-command = <0x39010000 0x2de 0x390100 0x34 0xc6001244 0x8000b 0x1202530 0x1490149 0x00 0x00 0x00 0x00 0x00 0x300 0x4501 0x454b024b 0x5050505>;
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x14>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 04 df 97 51 e8 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 05 d9 00 00 00 04 39 01 00 00 00 00 03 bc 3f 66 39 01 00 00 00 00 04 dd 66 19 b7 39 01 00 00 00 00 07 b7 00 e7 00 00 e7 00 39 01 00 00 00 00 07 bb 00 33 69 55 11 33 39 01 00 00 00 00 09 cf 66 66 52 52 30 0a 00 00 39 01 00 00 00 00 03 c1 58 10 39 01 00 00 00 00 08 c3 12 05 00 00 45 01 45 39 01 00 00 00 00 0a c4 03 06 18 54 00 08 00 0b 10 39 01 00 00 00 00 34 c6 00 12 44 00 08 00 0b 01 20 25 30 01 49 01 49 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 03 00 00 00 45 01 45 4b 02 4b 05 05 05 05 39 01 00 00 00 00 0e ce 00 41 25 01 40 03 49 00 99 01 49 01 49 39 01 00 00 00 00 36 d0 00 02 00 08 04 0a 06 1f 1f 1f 1f 1f 1f 1f 1f 10 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f af af af af af af ff ff ff ff ff ff ff ff aa ff ff ff ff ff ff ff ff ff ff ff 39 01 00 00 00 00 36 d1 00 03 01 09 05 0b 07 1f 1f 1f 1f 1f 1f 1f 1f 10 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f af af af af af af ff ff ff ff ff ff ff ff aa ff ff ff ff ff ff ff ff ff ff ff 39 01 00 00 00 00 3a d4 03 00 00 32 5a 07 32 5a 0c 40 00 04 00 00 00 01 00 02 41 25 60 00 00 20 00 01 02 01 40 00 73 00 05 01 20 25 30 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 08 02 02 04 39 01 00 00 00 00 31 d5 00 00 00 00 00 00 00 00 00 00 00 01 49 01 49 00 00 07 40 40 07 99 00 99 00 00 00 00 03 00 00 00 00 00 00 1f 00 1f 03 49 03 c0 00 00 02 06 08 08 39 01 00 00 00 00 02 de 02 39 01 00 00 00 00 09 c9 71 7d 94 18 71 7d 94 18 39 01 00 00 00 00 09 bb 00 5c 4e 40 40 40 40 40 39 01 00 00 00 00 02 c7 08 39 01 00 00 00 00 0d cc 15 85 54 a6 15 85 54 a6 82 d0 04 3c 39 01 00 00 00 00 0b c2 00 00 40 f0 01 f0 14 9d 0a 29 39 01 00 00 00 00 02 de 03 39 01 00 00 00 00 03 b0 04 f0 39 01 00 00 00 00 02 b2 10 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 5a b4 00 11 00 00 8a 30 80 0c 30 02 d0 00 08 01 68 01 68 02 00 01 b4 00 20 00 97 00 05 00 0c 0d b7 13 12 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 6b f4 39 01 00 00 00 00 02 b5 68 39 01 00 00 00 00 0c b7 00 08 00 12 08 70 0f 00 16 11 bf 39 01 00 00 00 00 02 de 04 39 01 00 00 00 00 12 b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 b6 00 39 01 00 00 00 00 03 bf 02 ff 39 01 00 00 00 00 1a eb 00 02 00 02 00 03 00 00 00 00 00 00 ab 00 02 0b 00 18 00 00 00 00 00 00 00 39 01 00 00 00 00 0c b2 7c ea ca 07 11 12 07 00 05 02 02 39 01 00 00 00 00 2c ed 00 00 00 00 00 00 00 00 00 00 00 00 05 00 00 10 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 de 06 39 01 00 00 00 00 16 b2 01 40 00 e7 9e 79 9e 79 e7 79 e7 9e 9e 79 e7 e7 9e 79 9e 79 e7 39 01 00 00 00 00 02 bd 20 39 01 00 00 00 00 02 de 07 39 01 00 00 00 00 14 b0 53 aa 01 1d 1e 01 1e 3d 05 18 13 0f 1d 2c 0f 2d 3d 05 17 39 01 00 00 00 00 05 b2 00 00 00 00 39 01 00 00 00 00 0e b3 00 01 23 45 67 89 ab 10 32 54 76 98 ba 39 01 00 00 00 00 0e b4 00 9a b6 78 34 50 12 a9 6b 87 43 05 21 39 01 00 00 00 00 0e b5 00 e0 12 34 56 78 9a 0e 21 43 65 87 a9 39 01 00 00 00 00 0e b6 00 29 ab 67 83 45 01 92 ba 76 38 54 10 39 01 00 00 00 00 0e b7 00 01 23 45 67 89 ab 10 32 54 76 98 ba 39 01 00 00 00 00 0e b8 00 9a b6 78 34 50 12 a9 6b 87 43 05 21 39 01 00 00 00 00 0e b9 0f e0 12 34 56 78 9a 0e 21 43 65 87 a9 39 01 00 00 00 00 0e ba 00 2c d5 01 83 4b 67 c2 e4 10 38 5a 76 39 01 00 00 00 00 04 bb 1e cc 66 39 01 00 00 00 00 11 bc 0c ed ce af 88 69 4a 2b 04 e5 c6 a7 80 61 42 23 39 01 00 00 00 00 11 bd 0c ad ce ef 08 29 4a 6b 84 a5 c6 e7 00 21 42 63 39 01 00 00 00 00 05 be 3f ff ff ff 39 01 00 00 00 00 05 bf 3e ff ff ff 39 01 00 00 00 00 05 c0 2b ff ff ff 39 01 00 00 00 00 05 c1 1a 7f fb ff 39 01 00 00 00 00 05 c2 1a ff ff ff 39 01 00 00 00 00 05 c3 15 ff ff ff 39 01 00 00 00 00 05 c4 15 ff ff ff 39 01 00 00 00 00 05 c5 00 ff ff ff 39 01 00 00 00 00 03 c6 00 00 39 01 00 00 00 00 03 c7 00 00 39 01 00 00 00 00 05 c8 22 00 00 00 39 01 00 00 00 00 0c c9 10 f1 f0 ff ff ff ff ff ff ee 02 39 01 00 00 00 00 02 de 08 39 01 00 00 00 00 1a b2 52 07 11 01 13 41 02 01 11 11 0e 15 15 15 0e 0e 0e 0e 0e 0e 0e 0e 0e 15 15 39 01 00 00 00 00 02 b6 18 39 01 00 00 00 00 02 de 0a 39 01 00 00 00 00 04 d5 3f 78 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 36 00 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 03 be 2c e0 39 01 00 00 00 00 03 c0 27 78 39 01 00 00 00 00 08 cc 00 b3 0c 24 02 33 0c 39 01 00 00 00 00 05 b0 01 23 06 09 39 01 00 00 78 00 01 11 39 01 00 00 78 00 01 29];
						qcom,mdss-dsi-off-command = [39 01 00 00 00 00 02 de 00 05 01 00 00 05 00 01 28 05 01 00 00 78 00 01 10];
						qcom,mdss-dsc-slice-height = <0x08>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0x48>;
					};
				};
			};

			qcom,sde-sspp-vig-blocks {

				vcm@0 {
					qcom,sde-fp16-unmult = <0x200 0x10000>;
					qcom,sde-vig-igc = <0x1d00 0x60000>;
					qcom,sde-vig-csc-off = <0x1a00>;
					qcom,sde-fp16-gc = <0x200 0x10000>;
					qcom,sde-vig-gamut = <0x1d00 0x60001>;
					qcom,sde-vig-qseed-size = <0xe0>;
					qcom,sde-fp16-igc = <0x200 0x10000>;
					cell-index = <0x00>;
					qcom,sde-vig-inverse-pma;
					qcom,sde-vig-qseed-off = <0xa00>;
					qcom,sde-vig-top-off = <0xa00>;
					qcom,sde-fp16-csc = <0x200 0x10000>;
				};

				vcm@1 {
					qcom,sde-fp16-unmult = <0x280 0x10000>;
					qcom,sde-fp16-gc = <0x280 0x10000>;
					qcom,sde-fp16-igc = <0x280 0x10000>;
					cell-index = <0x01>;
					qcom,sde-fp16-csc = <0x280 0x10000>;
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_cphy_cmd {
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,esd-check-enabled;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,panel-cphy-mode;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,ulps-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0\0pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-bllp-power-mode;
				qcom,dsi-phy-num = <0x00>;
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";
				phandle = <0x628>;
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-pin-select = <0x01>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 10 13 03 19 02 02 04 00 00 00];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0x20>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x19>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-mdp-transfer-time-us = <0x3bc4>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						cell-index = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 03 eb 00 00 39 01 00 00 00 00 02 f7 00 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 13 d8 00 00 00 00 00 00 00 00 00 5b 00 5b 00 5b 00 5b 00 5b 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 06 b6 6c 00 06 23 af 39 01 00 00 00 00 02 b4 20 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 04 04 04 04 04 05 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsc-slice-height = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0x60>;
					};
				};
			};
		};

		interconnect@16c0000 {
			qcom,bcm-voters = <0xa8>;
			qcom,bcm-voter-names = "hlos";
			reg = <0x16c0000 0xe280>;
			#interconnect-cells = <0x01>;
			phandle = <0xbf>;
			compatible = "qcom,waipio-pcie_anoc";
		};

		i2c@990000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg = <0x990000 0x4000>;
			qcom,clk-freq-out = <0x61a80>;
			pinctrl-1 = <0xd7>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x5e 0x24 0x86 0x24 0x87>;
			interrupts = <0x00 0x25d 0x04>;
			qcom,wrapper-core = <0xc4>;
			pinctrl-0 = <0xd6>;
			dmas = <0xc7 0x00 0x04 0x03 0x40 0x02 0xc7 0x01 0x04 0x03 0x40 0x02>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x358>;
			status = "ok";
			#address-cells = <0x01>;
			compatible = "qcom,i2c-geni";

			focaltech@38 {
				status = "disabled";
			};

			cs35l41@41 {
				cirrus,asp-sdout-hiz = <0x03>;
				cirrus,bd-max-temp = <0x64>;
				interrupt-parent = <0x4d0>;
				reg = <0x41>;
				cirrus,use-fsync-errata;
				cirrus,mfd-suffix = [00];
				cirrus,dsp-noise-gate-enable;
				reset-gpios = <0x4d0 0x12 0x00>;
				cirrus,bd-suffix = "_0";
				interrupts = <0x0a 0x00>;
				cirrus,dsp-part-name = "cs35l40-top";
				#sound-dai-cells = <0x01>;
				cirrus,hw-noise-gate-threshold = <0x06>;
				VA-supply = <0x772>;
				VP-supply = <0x772>;
				cirrus,dsp-noise-gate-delay = <0x04>;
				cirrus,dsp-noise-gate-threshold = <0x06>;
				phandle = <0x771>;
				cirrus,hw-noise-gate-delay = <0x04>;
				cirrus,hw-noise-gate-select = <0x3f>;
				cirrus,boost-peak-milliamp = <0x1004>;
				compatible = "cirrus,cs35l41";

				cirrus,gpio-config2 {
					cirrus,gpio-src-select = <0x02>;
					cirrus,gpio-output-enable;
				};

				cirrus,fixed-hw-params {
					cirrus,fixed-width = <0x20>;
				};

				cirrus,pwr-params {
					cirrus,pwr-target-temp = <0xf3c>;
					cirrus,pwr-exit-temp = <0xed8>;
				};
			};

			cs35l41@40 {
				cirrus,asp-sdout-hiz = <0x03>;
				cirrus,bd-max-temp = <0x6e>;
				interrupt-parent = <0x4d0>;
				reg = <0x40>;
				cirrus,use-fsync-errata;
				cirrus,mfd-suffix = "_r";
				cirrus,right-channel-amp;
				cirrus,dsp-noise-gate-enable;
				reset-gpios = <0x4d0 0x13 0x00>;
				cirrus,bd-suffix = "_1";
				interrupts = <0x0a 0x00>;
				cirrus,dsp-part-name = "cs35l40-bot";
				#sound-dai-cells = <0x01>;
				cirrus,hw-noise-gate-threshold = <0x06>;
				VA-supply = <0x772>;
				VP-supply = <0x772>;
				cirrus,dsp-noise-gate-delay = <0x04>;
				cirrus,dsp-noise-gate-threshold = <0x06>;
				phandle = <0x770>;
				cirrus,hw-noise-gate-delay = <0x04>;
				cirrus,hw-noise-gate-select = <0x3f>;
				cirrus,boost-peak-milliamp = <0x1004>;
				compatible = "cirrus,cs35l41";

				cirrus,gpio-config2 {
					cirrus,gpio-src-select = <0x02>;
					cirrus,gpio-output-enable;
				};

				cirrus,fixed-hw-params {
					cirrus,fixed-width = <0x20>;
				};

				cirrus,pwr-params {
					cirrus,pwr-target-temp = <0xe74>;
					cirrus,pwr-exit-temp = <0xe10>;
				};
			};

			aw882xx_smartpa@34 {
				sound-channel = <0x00>;
				reg = <0x34>;
				aw-rx-port-id = <0x9000>;
				aw-cali-mode = "none";
				aw-tx-port-id = <0x9001>;
				status = "okay";
				compatible = "awinic,aw882xx_smartpa";
			};
		};

		soc-sleep-stats@c3f0000 {
			reg = <0xc3f0000 0x400>;
			ss-name = "modem\0adsp\0adsp_island\0cdsp\0slpi\0slpi_island\0apss";
			mboxes = <0x91 0x00>;
			ddr-freq-update;
			compatible = "qcom,rpmh-sleep-stats";
		};

		remoteproc-cdsp@32300000 {
			interconnect-names = "rproc_ddr\0crypto_ddr";
			clock-names = "xo";
			mx-uV-uA = <0x180 0x186a0>;
			reg-names = "cx\0mx";
			memory-region = <0x99>;
			cx-uV-uA = <0x180 0x186a0>;
			cx-supply = <0x1e>;
			interrupts-extended = <0x01 0x00 0x242 0x01 0x9b 0x00 0x00 0x9b 0x02 0x00 0x9b 0x01 0x00 0x9b 0x03 0x00>;
			reg = <0x32300000 0x10000>;
			clocks = <0x20 0x00>;
			interrupt-names = "wdog\0fatal\0handover\0ready\0stop-ack";
			interconnects = <0x9a 0x2e 0x46 0x200 0x5b 0x2b 0x46 0x200>;
			qcom,qmp = <0x8d>;
			mx-supply = <0x23>;
			qcom,smem-state-names = "stop";
			qcom,smem-states = <0x9c 0x00>;
			phandle = <0xba>;
			status = "ok";
			compatible = "qcom,cape-cdsp-pas";

			glink-edge {
				qcom,glink-label = "cdsp";
				interrupt-parent = <0x90>;
				transport = "smem";
				label = "cdsp";
				interrupts = <0x06 0x00 0x01>;
				mbox-names = "cdsp_smem";
				mboxes = <0x90 0x06 0x00>;
				qcom,remote-pid = <0x05>;

				qcom,msm_fastrpc_rpmsg {
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
					compatible = "qcom,msm-fastrpc-rpmsg";
				};

				qcom,msm_cdsprm_rpmsg {
					qcom,glink-channels = "cdsprmglink-apps-dsp";
					qcom,intents = <0x20 0x0c>;
					compatible = "qcom,msm-cdsprm-rpmsg";

					qcom,msm_cdsp_rm {
						qcom,qos-latency-us = <0x46>;
						qcom,qos-cores = <0x00 0x01 0x02 0x03>;
						phandle = <0x33c>;
						qcom,qos-maxhold-ms = <0x14>;
						compatible = "qcom,msm-cdsp-rm";
					};
				};

				qcom,cdsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};
			};
		};

		qcom,wb-display@0 {
			label = "wb_display";
			cell-index = <0x00>;
			phandle = <0x503>;
			compatible = "qcom,wb-display";
		};

		llcc-pmu@19095000 {
			reg-names = "lagg-base";
			reg = <0x19095000 0x300>;
			phandle = <0x320>;
			compatible = "qcom,llcc-pmu-ver2";
		};

		qcom,smp2p_interrupt_rdbg_5_in {
			interrupts-extended = <0x24b 0x00 0x00>;
			interrupt-names = "rdbg-smp2p-in";
			compatible = "qcom,smp2p-interrupt-rdbg-5-in";
		};

		funnel@10042000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x10042000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb908>;
			phandle = <0x3c5>;
			coresight-name = "coresight-funnel-in1";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1eb>;
						phandle = <0x1a7>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x1ef>;
						phandle = <0x1e3>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x1ed>;
						phandle = <0x1c9>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x1ee>;
						phandle = <0x1c0>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1ec>;
						phandle = <0x1b4>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1f0>;
						phandle = <0x1f1>;
					};
				};
			};
		};

		tpdm@10800000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10800000 0x1000>;
			atid = <0x43>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x39e>;
			coresight-name = "coresight-tpdm-modem-0";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x15a>;
						phandle = <0x1b5>;
					};
				};
			};
		};

		samsung,boot_stat {
			phandle = <0x6b1>;
			status = "okay";
			compatible = "samsung,boot_stat";
		};

		timer {
			interrupts = <0x01 0x0d 0xff08 0x01 0x0e 0xff08 0x01 0x0b 0xff08 0x01 0x0c 0xff08>;
			clock-frequency = <0x124f800>;
			always-on;
			phandle = <0x2f5>;
			compatible = "arm,armv8-timer";
		};

		qcom,bwmon-llcc@190b6400 {
			reg-names = "base\0global_base";
			qcom,count-unit = <0x10000>;
			reg = <0x190b6400 0x300 0x190b6300 0x200>;
			qcom,target-dev = <0x4d>;
			interrupts = <0x00 0x245 0x04>;
			qcom,mport = <0x00>;
			phandle = <0x328>;
			qcom,hw-timer-hz = <0x124f800>;
			compatible = "qcom,bwmon4";
		};

		qcom,smp2p_interrupt_rdbg_2_in {
			interrupts-extended = <0x249 0x00 0x00>;
			interrupt-names = "rdbg-smp2p-in";
			compatible = "qcom,smp2p-interrupt-rdbg-2-in";
		};

		qcom,msm-ssc-sensors {
			qcom,rproc-handle = <0x5b5>;
			qcom,firmware-name = "slpi";
			phandle = <0x720>;
			status = "ok";
			compatible = "qcom,msm-ssc-sensors";
		};

		qcom,gdsc@aaf8074 {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <0x1f4>;
			reg = <0xaaf8074 0x04>;
			qcom,retain-regs;
			regulator-name = "video_cc_mvs1c_gdsc";
			clocks = <0x24 0xb5>;
			parent-supply = <0x2b>;
			phandle = <0x37>;
			compatible = "qcom,gdsc";
		};

		samsung,crashkey-user {
			sec,panic_msg = "User Crash Key";
			sec,desired_pattern = <0x72 0x01 0x74 0x01 0x74 0x00 0x74 0x01 0x74 0x00 0x74 0x01 0x74 0x00 0x74 0x01 0x74 0x00 0x74 0x01 0x74 0x00 0x74 0x01 0x74 0x00 0x74 0x01 0x74 0x00 0x74 0x01 0x74 0x00 0x74 0x01 0x74 0x00 0x73 0x01 0x73 0x00 0x73 0x01 0x73 0x00 0x73 0x01 0x73 0x00 0x73 0x01 0x73 0x00 0x73 0x01 0x73 0x00 0x74 0x01 0x74 0x00 0x74 0x01 0x74 0x00 0x74 0x01 0x74 0x00>;
			sec,name = "crashkey-user";
			sec,debug_level = <0x4f4c>;
			phandle = <0x6af>;
			sec,interval = <0x13>;
			status = "okay";
			compatible = "samsung,crashkey";
		};

		spi@a94000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0xa94000 0x4000>;
			pinctrl-1 = <0xfb>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x72 0x24 0x88 0x24 0x89>;
			interrupts = <0x00 0x166 0x04>;
			qcom,wrapper-core = <0xe5>;
			pinctrl-0 = <0xfa>;
			dmas = <0xe4 0x00 0x05 0x01 0x40 0x00 0xe4 0x01 0x05 0x01 0x40 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x36a>;
			status = "disabled";
			#address-cells = <0x01>;
			compatible = "qcom,spi-geni";
		};

		qcom,msm-dai-tdm-tert-rx {
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			phandle = <0x4a0>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			compatible = "qcom,msm-dai-tdm";

			qcom,msm-dai-q6-tdm-tert-rx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x4a1>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		tpda@10b08000 {
			clock-names = "apb_pclk";
			qcom,dsb-elem-size = <0x04 0x20>;
			reg-names = "tpda-base";
			reg = <0x10b08000 0x1000>;
			clocks = <0x8d>;
			qcom,cmb-elem-size = <0x00 0x40 0x01 0x40 0x02 0x40 0x03 0x40>;
			arm,primecell-periphid = <0xbb969>;
			phandle = <0x3c7>;
			qcom,tpda-atid = <0x47>;
			coresight-name = "coresight-tpda-aoss";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1f4>;
						phandle = <0x131>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x1f6>;
						phandle = <0x133>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x1f8>;
						phandle = <0x14a>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1f5>;
						phandle = <0x132>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x1f7>;
						phandle = <0x134>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1f9>;
						phandle = <0x1fd>;
					};
				};
			};
		};

		qcom,smp2p-dsps {
			qcom,local-pid = <0x00>;
			interrupt-parent = <0x90>;
			interrupts = <0x04 0x02 0x01>;
			qcom,smem = <0x1e1 0x1ae>;
			mboxes = <0x90 0x04 0x02>;
			qcom,remote-pid = <0x03>;
			compatible = "qcom,smp2p";

			sleepstate-out {
				#qcom,smem-state-cells = <0x01>;
				qcom,entry-name = "sleepstate";
				phandle = <0xae>;
			};

			slave-kernel {
				#interrupt-cells = <0x02>;
				interrupt-controller;
				qcom,entry-name = "slave-kernel";
				phandle = <0xb2>;
			};

			qcom,sleepstate-in {
				#interrupt-cells = <0x02>;
				interrupt-controller;
				qcom,entry-name = "sleepstate_see";
				phandle = <0xaf>;
			};

			master-kernel {
				#qcom,smem-state-cells = <0x01>;
				qcom,entry-name = "master-kernel";
				phandle = <0xb3>;
			};
		};

		qcom,gdsc@aaf80c0 {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <0x1f4>;
			reg = <0xaaf80c0 0x04>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			regulator-name = "video_cc_mvs1_gdsc";
			clocks = <0x24 0xb5>;
			parent-supply = <0x37>;
			phandle = <0x24c>;
			compatible = "qcom,gdsc";
		};

		qcom,lx7 {
			nrt-device;
			src-clock-name = "icp_clk_src";
			clock-names = "icp_ahb_clk\0icp_clk_src\0icp_clk\0camcc_debug_clk";
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			reg-names = "lx7_csr\0lx7_cirq\0lx7_wd0";
			memory-region = <0x25d>;
			cam_hw_pid = <0x09>;
			ubwc-ipe-write-cfg = <0x161ef 0x1620f>;
			reg = <0xac01000 0x400 0xac01800 0x400 0xac04000 0x1000>;
			clocks = <0x27 0x2f 0x27 0x31 0x27 0x30 0x27 0x70>;
			interrupts = <0x00 0x1cf 0x01>;
			qos-val = <0xa0a>;
			gdsc-supply = <0x274>;
			interrupt-names = "lx7";
			regulator-names = "gdsc";
			reg-cam-base = <0x1000 0x1800 0x4000>;
			clock-rates = <0x00 0x17d78400 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x23c34600 0x00 0x00>;
			cell-index = <0x00>;
			clock-control-debugfs = "true";
			phandle = <0x718>;
			ubwc-bps-fetch-cfg = <0x707b 0x7083>;
			fw_name = "CAMERA_ICP";
			status = "ok";
			ubwc-bps-write-cfg = <0x161ef 0x1620f>;
			ubwc-ipe-fetch-cfg = <0x707b 0x7083>;
			compatible = "qcom,cam-lx7";
		};

		qcom,dsi-display@5 {
			label = "ss_dsi_panel_S6E3FAB_AMB623ZF01_HD";
			phandle = <0x69a>;
		};

		samsung,qcom-soc_id {
			sec,use-qfprom_jtag;
			sec,jtag_id-addr = <0x221c8744>;
			phandle = <0x6bc>;
			status = "okay";
			sec,qfprom_jtag-addr = <0x221c21b8>;
			sec,use-jtag_id;
			compatible = "samsung,qcom-soc_id";
		};

		qcom,dp_display@ae90000 {
			qcom,mst-enable;
			qcom,usbplug-cc-gpio = <0x3c 0x5b 0x00>;
			qcom,aux-cfg0-settings = " ";
			clock-names = "core_aux_clk\0rpmh_cxo_clk\0core_usb_ref_clk_src\0core_usb_pipe_clk\0link_clk\0link_clk_src\0link_iface_clk\0pixel_clk_rcg\0pixel_parent\0pixel1_clk_rcg\0strm0_pixel_clk\0strm1_pixel_clk";
			secdp,vm-pre-emphasis-1 = <0xd15ff>;
			secdp,pre-emp-hbr2-hbr3-0 = <0xe17ff>;
			reg-names = "dp_ahb\0dp_aux\0dp_link\0dp_p0\0dp_phy\0dp_ln_tx0\0dp_ln_tx1\0dp_mmss_cc\0dp_pll\0usb3_dp_com\0hdcp_physical\0dp_p1\0gdsc";
			qcom,aux-cfg7-settings = [3c 03];
			qcom,aux-cfg5-settings = [34 26];
			secdp,redrv = [00];
			secdp,vm-voltage-swing-3 = <0xffffffff>;
			secdp,swing-hbr2-hbr3-1 = <0x121a1fff>;
			qcom,aux-cfg6-settings = [38 0a];
			secdp,vm-pre-emphasis-0 = <0xd15ff>;
			interrupt-parent = <0x50f>;
			reg = <0xae90000 0xfc 0xae90200 0xc0 0xae90400 0x770 0xae91000 0x98 0x88eaa00 0x200 0x88ea200 0x200 0x88ea600 0x200 0xaf08000 0x1f4 0x88ea000 0x200 0x88e8000 0x20 0xaee1000 0x34 0xae91400 0x98 0xaf09000 0x14>;
			qcom,aux-cfg3-settings = ",";
			qcom,aux-cfg8-settings = [40 b7];
			qcom,aux-cfg4-settings = [30 0a];
			secdp,vm-voltage-swing-0 = <0x70f14ff>;
			vdda_usb-0p9-supply = <0x233>;
			secdp,pre-emp-hbr-rbr-1 = <0xd16ff>;
			secdp,pre-emp-hbr-rbr-2 = <0xeffff>;
			pinctrl-1 = <0x514 0x515>;
			qcom,aux-en-gpio = <0x3c 0x7d 0x00>;
			vdda-1p2-supply = <0x234>;
			secdp,pre-emp-hbr2-hbr3-3 = <0xffffffff>;
			vdda-0p9-supply = <0x235>;
			clocks = <0x26 0x0b 0x20 0x00 0x24 0xaf 0x24 0xb3 0x26 0x0e 0x26 0x0f 0x26 0x11 0x26 0x13 0x505 0x01 0x26 0x15 0x26 0x12 0x26 0x14>;
			interrupts = <0x0c 0x00>;
			qcom,max-pclk-frequency-khz = <0xa4cb8>;
			secdp,swing-hbr-rbr-3 = <0xffffffff>;
			qcom,phy-version = <0x420>;
			secdp,swing-hbr-rbr-0 = <0x91119ff>;
			secdp,mrr-fps-nolimit;
			aux-pullup-supply = <0x2f7>;
			qcom,dp-aux-switch = <0x35b>;
			secdp,vm-voltage-swing-2 = <0x181fffff>;
			secdp,swing-hbr2-hbr3-3 = <0xffffffff>;
			vdd_mx-supply = <0x1f>;
			secdp,vm-pre-emphasis-2 = <0xcffff>;
			qcom,aux-cfg9-settings = [44 03];
			secdp,pre-emp-hbr2-hbr3-2 = <0xeffff>;
			pinctrl-0 = <0x512 0x513>;
			qcom,aux-cfg1-settings = [24 13];
			secdp,pre-emp-hbr-rbr-0 = <0xe17ff>;
			secdp,pre-emp-hbr2-hbr3-1 = <0xd16ff>;
			qcom,dsc-feature-enable;
			cell-index = <0x00>;
			usb-controller = <0x43a>;
			qcom,widebus-enable;
			secdp,vm-pre-emphasis-3 = <0xffffffff>;
			usb-phy = <0x232>;
			qcom,ext-disp = <0x511>;
			pinctrl-names = "mdss_dp_active\0mdss_dp_sleep";
			secdp,prefer-res;
			#clock-cells = <0x01>;
			qcom,pll-revision = "4nm-v1";
			qcom,aux-cfg2-settings = [28 a4];
			qcom,aux-sel-gpio = <0x3c 0x6c 0x00>;
			secdp,pre-emp-hbr-rbr-3 = <0xffffffff>;
			phandle = <0x505>;
			secdp,swing-hbr-rbr-2 = <0x1c1fffff>;
			qcom,altmode-dev = <0x335 0x00>;
			secdp,dex-dft-res = "3440x1440";
			qcom,fec-feature-enable;
			secdp,vm-voltage-swing-1 = <0x111d1fff>;
			secdp,swing-hbr2-hbr3-0 = <0x91119ff>;
			secdp,swing-hbr2-hbr3-2 = <0x1c1fffff>;
			secdp,swing-hbr-rbr-1 = <0x121a1fff>;
			compatible = "qcom,dp-display";

			qcom,phy-supply-entries {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				qcom,phy-supply-entry@1 {
					reg = <0x01>;
					qcom,supply-disable-load = <0x00>;
					qcom,supply-name = "vdda_usb-0p9";
					qcom,supply-enable-load = <0x4edb8>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-min-voltage = <0xd6d80>;
				};

				qcom,phy-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-disable-load = <0x00>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-enable-load = <0x1c138>;
					qcom,supply-max-voltage = <0xdea80>;
					qcom,supply-min-voltage = <0xdea80>;
				};
			};

			qcom,pll-supply-entries {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				qcom,pll-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-disable-load = <0x00>;
					qcom,supply-name = "vdd_mx";
					qcom,supply-enable-load = <0x00>;
					qcom,supply-max-voltage = <0xffff>;
					qcom,supply-min-voltage = <0x180>;
				};
			};

			qcom,ctrl-supply-entries {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-disable-load = <0x00>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-enable-load = <0x7594>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-min-voltage = <0x124f80>;
				};
			};
		};

		qcom,dsi-display@1 {
			label = "ss_dsi_panel_PBA_BOOTING_FHD_DSI1";
			phandle = <0x69c>;
		};

		tpdm@10c29000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10c29000 0x1000>;
			atid = <0x4e>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x38e>;
			coresight-name = "coresight-tpdm-ipcc";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x149>;
						phandle = <0x1d6>;
					};
				};
			};
		};

		funnel@10041000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x10041000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb908>;
			phandle = <0x3c4>;
			coresight-name = "coresight-funnel-in0";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x1e8>;
						phandle = <0x14d>;
					};
				};

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1e7>;
						phandle = <0x14b>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x1e9>;
						phandle = <0x1e6>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1ea>;
						phandle = <0x1f2>;
					};
				};
			};
		};

		clock-controller@af00000 {
			clock-names = "bi_tcxo\0sleep_clk\0iface";
			reg = <0xaf00000 0x20000>;
			vdd_mm-supply = <0x22>;
			clocks = <0x20 0x00 0x21 0x24 0xb5>;
			#clock-cells = <0x01>;
			phandle = <0x26>;
			reg-name = "cc_base";
			#reset-cells = <0x01>;
			vdd_mxa-supply = <0x1f>;
			compatible = "qcom,cape-dispcc\0syscon";
		};

		sdhci@8804000 {
			interconnect-names = "sdhc-ddr\0cpu-sdhc";
			clock-names = "iface\0core";
			dma-coherent;
			qcom,vdd-io-voltage-level = <0x1b7740 0x2d2a80>;
			reg-names = "hc_mem";
			iommus = <0x5c 0x4a0 0x00>;
			reg = <0x8804000 0x1000>;
			pinctrl-1 = <0x2af>;
			clocks = <0x24 0x8c 0x24 0x8d>;
			interrupts = <0x00 0xcf 0x04 0x00 0xdf 0x04>;
			interrupt-names = "hc_irq\0pwr_irq";
			vdd-supply = <0x306>;
			interconnects = <0x5b 0x37 0x46 0x200 0x49 0x02 0xa3 0x223>;
			bus-width = <0x04>;
			qcom,vdd-io-current-level = <0x00 0x1e848>;
			no-sdio;
			no-mmc;
			pinctrl-0 = <0x2ae>;
			pinctrl-names = "default\0sleep";
			qcom,dll-hsr-list = <0x7442c 0x00 0x08 0x90106c0 0x80040868>;
			cd-gpios = <0x3c 0x5c 0x01>;
			qcom,uses_level_shifter;
			vdd-io-supply = <0x303>;
			qcom,vdd-current-level = <0x00 0xc3500>;
			operating-points-v2 = <0xa4>;
			phandle = <0x33f>;
			status = "disabled";
			qcom,iommu-dma = "fastmap";
			qcom,vdd-voltage-level = <0x2d2a80 0x2d2a80>;
			compatible = "qcom,sdhci-msm-v5";

			qos1 {
				vote = <0x2c>;
				mask = <0x0f>;
			};

			qos0 {
				vote = <0x2c>;
				mask = <0xf0>;
			};
		};

		qcom,msm-dai-q6-spdif-sec-tx {
			qcom,msm-dai-q6-dev-id = <0x5003>;
			phandle = <0x4b3>;
			compatible = "qcom,msm-dai-q6-spdif";
		};

		qcom,csid2@acbb000 {
			src-clock-name = "csid_clk_src";
			clock-names = "csid_clk_src\0csid_clk\0csiphy_rx_clk";
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			reg-names = "csid\0csid_top\0rt_wrapper";
			reg = <0xacbb000 0xd00 0xacb6000 0x1000 0xac62000 0x64000>;
			clocks = <0x27 0x25 0x27 0x24 0x27 0x26>;
			interrupts = <0x00 0x280 0x01>;
			gdsc-supply = <0x274>;
			interrupt-names = "csid";
			regulator-names = "gdsc";
			reg-cam-base = <0xbb000 0xb6000 0x62000>;
			clock-rates = <0x17d78400 0x00 0x00 0x1c9c3800 0x00 0x00 0x1c9c3800 0x00 0x00 0x1c9c3800 0x00 0x00 0x1c9c3800 0x00 0x00>;
			cell-index = <0x02>;
			clock-control-debugfs = "true";
			phandle = <0x70f>;
			shared-clks = <0x01 0x00 0x00>;
			status = "ok";
			compatible = "qcom,csid680_110";
		};

		cti@10cc5000 {
			clock-names = "apb_pclk";
			reg = <0x10cc5000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3f7>;
			status = "disabled";
			coresight-name = "coresight-cti-tmess_cti_3";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		funnel@10902000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x10902000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb908>;
			phandle = <0x3a8>;
			status = "disabled";
			coresight-name = "coresight-funnel-gfx_dl";
			compatible = "arm,primecell";

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x16b>;
						phandle = <0x141>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x16c>;
						phandle = <0x1cf>;
					};
				};
			};
		};

		tpdm@10d30000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10d30000 0x1000>;
			atid = <0x4e>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x184>;
			coresight-name = "coresight-tpdm-ddr-ch13";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x137>;
						phandle = <0x177>;
					};
				};
			};
		};

		interconnect@1680000 {
			qcom,bcm-voters = <0xa8>;
			qcom,bcm-voter-names = "hlos";
			reg = <0x1680000 0x1e200>;
			#interconnect-cells = <0x01>;
			phandle = <0xc1>;
			compatible = "qcom,waipio-system_noc";
		};

		tpdm@138c0000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x138c0000 0x1000>;
			atid = <0x42>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x39b>;
			coresight-name = "coresight-tpdm-apss-llm";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x157>;
						phandle = <0x1c4>;
					};
				};
			};
		};

		i2c@994000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg = <0x994000 0x4000>;
			pinctrl-1 = <0xdb>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x60 0x24 0x86 0x24 0x87>;
			interrupts = <0x00 0x25e 0x04>;
			qcom,wrapper-core = <0xc4>;
			pinctrl-0 = <0xda>;
			dmas = <0xc7 0x00 0x05 0x03 0x40 0x00 0xc7 0x01 0x05 0x03 0x40 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x35a>;
			qcom,shared;
			status = "ok";
			#address-cells = <0x01>;
			compatible = "qcom,i2c-geni";

			eusb2_repeater@4f {
				vdd3-supply = <0x2f7>;
				vdd18-supply = <0x3d>;
				reg = <0x3e>;
				pinctrl-0 = <0x4fb>;
				pinctrl-names = "default";
				phandle = <0x4fc>;
				qcom,param-host-override-seq = <0x7d 0x70 0x3e 0x71 0x76 0x73 0x70 0x79>;
				qcom,param-override-seq = <0x7d 0x70 0x3e 0x71 0x76 0x73 0x70 0x79>;
				reset-gpio = <0x4cf 0x07 0x00>;
				compatible = "ti,eusb2-repeater";
			};

			fsa4480@42 {
				reg = <0x42>;
				phandle = <0x35b>;
				status = "disabled";
				compatible = "qcom,fsa4480-i2c";
			};

			nq@64 {
				rtc6226,vio-supply-voltage = <0x1b7740 0x1b7740>;
				reg = <0x64>;
				rtc6226,vdd-supply-voltage = <0x2ab980 0x2ab980>;
				vdd-supply = <0x41>;
				rtc6226,vdd-load = <0x3a98>;
				vio-supply = <0x3d>;
				fmint-gpio = <0x3c 0x2c 0x00>;
				status = "disabled";
				compatible = "rtc6226";
			};
		};

		qcom,csiphy2@ace8000 {
			src-clock-name = "csi2phytimer_clk_src";
			clock-names = "cphy_rx_clk_src\0csiphy2_clk\0csi2phytimer_clk_src\0csi2phytimer_clk";
			clock-cntl-level = "lowsvs\0nominal";
			reg-names = "csiphy";
			reg = <0xace8000 0x2000>;
			rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
			clocks = <0x27 0x17 0x27 0x29 0x27 0x1d 0x27 0x1c>;
			interrupts = <0x00 0x1df 0x01>;
			interrupt-names = "CSIPHY2";
			csi-vdd-0p9-supply = <0x233>;
			csi-vdd-1p2-supply = <0x2f9>;
			regulator-names = "gdscr\0csi-vdd-1p2\0csi-vdd-0p9";
			reg-cam-base = <0xe8000>;
			rgltr-cntrl-support;
			clock-rates = <0x17d78400 0x00 0x17d78400 0x00 0x1c9c3800 0x00 0x17d78400 0x00>;
			cell-index = <0x02>;
			rgltr-load-current = <0x00 0xe808 0x23e38>;
			phandle = <0x6cc>;
			shared-clks = <0x01 0x00 0x00 0x00>;
			gdscr-supply = <0x274>;
			rgltr-max-voltage = <0x00 0x130b00 0xdea80>;
			status = "ok";
			rgltr-enable-sync = <0x01>;
			compatible = "qcom,csiphy-v2.1.3\0qcom,csiphy";
		};

		qcom,bwmon-ddr@19091000 {
			reg-names = "base";
			qcom,count-unit = <0x10000>;
			reg = <0x19091000 0x1000>;
			qcom,target-dev = <0x4b>;
			interrupts = <0x00 0x51 0x04>;
			phandle = <0x329>;
			qcom,hw-timer-hz = <0x124f800>;
			compatible = "qcom,bwmon5";
		};

		qcom,cpu-hotplug {
			compatible = "qcom,cpu-hotplug";

			cpu5-hotplug {
				qcom,cpu = <0x1a>;
				phandle = <0x423>;
				#cooling-cells = <0x02>;
			};

			cpu1-hotplug {
				qcom,cpu = <0x16>;
				phandle = <0x420>;
				#cooling-cells = <0x02>;
			};

			cpu7-hotplug {
				qcom,cpu = <0x1c>;
				phandle = <0x425>;
				#cooling-cells = <0x02>;
			};

			cpu3-hotplug {
				qcom,cpu = <0x18>;
				phandle = <0x422>;
				#cooling-cells = <0x02>;
			};

			cpu6-hotplug {
				qcom,cpu = <0x1b>;
				phandle = <0x424>;
				#cooling-cells = <0x02>;
			};

			cpu2-hotplug {
				qcom,cpu = <0x17>;
				phandle = <0x421>;
				#cooling-cells = <0x02>;
			};

			cpu0-hotplug {
				qcom,cpu = <0x15>;
				phandle = <0x41f>;
				#cooling-cells = <0x02>;
			};
		};

		qcom,gdsc@adf0078 {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <0x1f4>;
			reg = <0xadf0078 0x04>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			regulator-name = "cam_cc_ipe_0_gdsc";
			clocks = <0x24 0x0f>;
			parent-supply = <0x2b>;
			phandle = <0x270>;
			compatible = "qcom,gdsc";
		};

		qcom,gpi-dma@800000 {
			qcom,ev-factor = <0x02>;
			dma-coherent;
			reg-names = "gpi-top";
			iommus = <0x5c 0x496 0x00>;
			reg = <0x800000 0x60000>;
			interrupts = <0x00 0x24c 0x04 0x00 0x24d 0x04 0x00 0x24e 0x04 0x00 0x24f 0x04 0x00 0x250 0x04 0x00 0x251 0x04 0x00 0x252 0x04 0x00 0x253 0x04 0x00 0x254 0x04 0x00 0x255 0x04 0x00 0x256 0x04 0x00 0x257 0x04>;
			#dma-cells = <0x05>;
			qcom,max-num-gpii = <0x0c>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			phandle = <0x102>;
			status = "ok";
			qcom,gpii-mask = <0x3f>;
			compatible = "qcom,gpi-dma";
		};

		cti@112060000 {
			clock-names = "apb_pclk";
			reg = <0x12060000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x404>;
			coresight-name = "coresight-cti-cpu5";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		tpdm@1082c000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x1082c000 0x1000>;
			atid = <0x4e>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x389>;
			coresight-name = "coresight-tpdm-gcc";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x144>;
						phandle = <0x1de>;
					};
				};
			};
		};

		tpdm@10d01000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10d01000 0x1000>;
			atid = <0x4e>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x188>;
			status = "disabled";
			coresight-name = "coresight-tpdm-shrm";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x139>;
						phandle = <0x17e>;
					};
				};
			};
		};

		replicator@1004e000 {
			clock-names = "apb_pclk";
			reg-names = "replicator-base";
			reg = <0x1004e000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb909>;
			phandle = <0x3cd>;
			coresight-name = "coresight-replicator_etr";
			compatible = "arm,primecell";

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x207>;
						phandle = <0x206>;
					};
				};
			};

			out-ports {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x208>;
						phandle = <0x20b>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x209>;
						phandle = <0x20c>;
					};
				};
			};
		};

		samsung,qcom-rdx_bootdev {
			memory-region = <0x579>;
			phandle = <0x6bd>;
			status = "okay";
			compatible = "samsung,qcom-rdx_bootdev";
		};

		cti@10d0d000 {
			clock-names = "apb_pclk";
			reg = <0x10d0d000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3da>;
			coresight-name = "coresight-cti-ddr_dl_1_cti_1";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		vote_lpass_audio_hw {
			#clock-cells = <0x01>;
			phandle = <0x447>;
			qcom,codec-ext-clk-src = <0x0b>;
			compatible = "qcom,audio-ref-clk";
		};

		qcom,gmu@3d69000 {
			clock-names = "gmu_clk\0cxo_clk\0axi_clk\0memnoc_clk\0ahb_clk\0hub_clk\0apb_pclk";
			reg-names = "gmu\0gmu_pdc\0gmu_ao_blk_dec0";
			iommus = <0x222 0x05 0x400>;
			reg = <0x3d68000 0x37000 0xb290000 0x10000 0x3d40000 0x10000>;
			vddcx-supply = <0x220>;
			clocks = <0x28 0x04 0x28 0x07 0x24 0x19 0x24 0x2d 0x28 0x00 0x28 0x16 0x8d>;
			interrupts = <0x00 0x130 0x04 0x00 0x131 0x04>;
			interrupt-names = "hfi\0gmu";
			vdd-supply = <0x22c>;
			regulator-names = "vddcx\0vdd";
			mbox-names = "aop";
			mboxes = <0x91 0x00>;
			phandle = <0x41c>;
			qcom,iommu-dma = "disabled";
			compatible = "qcom,gen7-gmu";
		};

		qcom,msm-dai-tdm-tert-tx {
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			phandle = <0x4a2>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			compatible = "qcom,msm-dai-tdm";

			qcom,msm-dai-q6-tdm-tert-tx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x4a3>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		subsystem-sleep-stats@c3f0000 {
			reg = <0xc3f0000 0x400>;
			ddr-freq-update;
			compatible = "qcom,subsystem-sleep-stats";
		};

		qcom,msm-quat-auxpcm {
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			phandle = <0x492>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-auxpcm-interface = "quaternary";
		};

		cti@10831000 {
			clock-names = "apb_pclk";
			reg = <0x10831000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3e1>;
			coresight-name = "coresight-cti-iris_dl_cti";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		funnel@10c3a000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x10c3a000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb908>;
			phandle = <0x3b4>;
			coresight-name = "coresight-funnel-dl_west";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x196>;
						phandle = <0x172>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x198>;
						phandle = <0x13e>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x197>;
						phandle = <0x13d>;
					};
				};
			};

			out-ports {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				port@0 {
					reg = <0x00>;

					endpoint {
						source = <0x19a>;
						remote-endpoint = <0x199>;
						phandle = <0x1db>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						source = <0x19e>;
						remote-endpoint = <0x19d>;
						phandle = <0x1cc>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						source = <0x1a2>;
						remote-endpoint = <0x1a1>;
						phandle = <0x1ce>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						source = <0x19c>;
						remote-endpoint = <0x19b>;
						phandle = <0x1ca>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						source = <0x1a0>;
						remote-endpoint = <0x19f>;
						phandle = <0x1cb>;
					};
				};
			};
		};

		interrupt-controller@b220000 {
			#interrupt-cells = <0x02>;
			reg-names = "pdc-interrupt-base\0apss-shared-spi-cfg";
			interrupt-parent = <0x01>;
			reg = <0xb220000 0x30000 0x174000f0 0x64>;
			qcom,pdc-ranges = <0x00 0x1e0 0x5e 0x5e 0x261 0x1f 0x7d 0x3f 0x01 0x7e 0x2cc 0x0c>;
			interrupt-controller;
			phandle = <0x42>;
			compatible = "qcom,pdc\0qcom,cape-pdc";
		};

		qcom,msm-dai-cdc-dma {
			phandle = <0x461>;
			compatible = "qcom,msm-dai-cdc-dma";

			qcom,msm-dai-rx-cdc-dma-3-rx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb036>;
				phandle = <0x46d>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-va-cdc-dma-2-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb025>;
				phandle = <0x469>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-wsa-cdc-dma-1-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb003>;
				phandle = <0x465>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-rx-cdc-dma-6-rx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb03c>;
				phandle = <0x470>;
				qcom,msm-cdc-dma-data-align = <0x01>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-va-cdc-dma-0-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb021>;
				qcom,msm-dai-is-island-supported = <0x01>;
				phandle = <0x467>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-rx-cdc-dma-5-rx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb03a>;
				phandle = <0x46f>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-tx-cdc-dma-5-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb03b>;
				phandle = <0x477>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-tx-cdc-dma-0-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb031>;
				phandle = <0x472>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-rx-cdc-dma-7-rx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb03e>;
				phandle = <0x471>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-tx-cdc-dma-2-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb035>;
				phandle = <0x474>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-tx-cdc-dma-4-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb039>;
				phandle = <0x476>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-wsa-cdc-dma-2-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb005>;
				phandle = <0x466>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-rx-cdc-dma-2-rx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb034>;
				phandle = <0x46c>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-rx-cdc-dma-4-rx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb038>;
				phandle = <0x46e>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-tx-cdc-dma-1-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb033>;
				phandle = <0x473>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-wsa-cdc-dma-1-rx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb002>;
				phandle = <0x464>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-wsa-cdc-dma-0-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb001>;
				phandle = <0x463>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-rx-cdc-dma-0-rx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb030>;
				phandle = <0x46a>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-tx-cdc-dma-3-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb037>;
				phandle = <0x475>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-wsa-cdc-dma-0-rx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb000>;
				phandle = <0x462>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-va-cdc-dma-1-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb023>;
				phandle = <0x468>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			qcom,msm-dai-rx-cdc-dma-1-rx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb032>;
				phandle = <0x46b>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};
		};

		sec_ap_param {
			dour = <0x01>;
			si = <0x23>;
			so = <0x37c>;
			doub = <0x01>;
			gi = <0x31>;
			go = <0x3b4>;
		};

		qcom,rmtfs_sharedmem@0 {
			reg-names = "rmtfs";
			reg = <0x00 0x280000>;
			qcom,client-id = <0x01>;
			compatible = "qcom,sharedmem-uio";
		};

		qcom,tpg13@acf6000 {
			src-clock-name = "cphy_rx_clk_src";
			clock-names = "cphy_rx_clk_src\0csid_csiphy_rx_clk";
			clock-cntl-level = "lowsvs\0nominal";
			reg-names = "tpg0\0cam_cpas_top";
			reg = <0xacf6000 0x400 0xac13000 0x1000>;
			clocks = <0x27 0x17 0x27 0x26>;
			interrupts = <0x00 0x19d 0x01>;
			gdsc-supply = <0x274>;
			interrupt-names = "tpg0";
			regulator-names = "gdsc";
			reg-cam-base = <0xf6000 0x13000>;
			clock-rates = <0x17d78400 0x00 0x1c9c3800 0x00>;
			cell-index = <0x0d>;
			phandle = <0x715>;
			shared-clks = <0x01 0x00>;
			status = "ok";
			phy-id = <0x00>;
			compatible = "qcom,cam-tpg103";
		};

		qcom,qupv3_1_geni_se@ac0000 {
			interconnect-names = "qup-core\0snoc-llcc\0qup-ddr";
			dma-coherent;
			iommus = <0x5c 0x43 0x00>;
			reg = <0xac0000 0x2000>;
			interconnects = <0xc0 0x29 0xc0 0x240 0xc1 0x0e 0x49 0x235 0xa7 0x0a 0x46 0x200>;
			qcom,msm-bus,num-paths = <0x03>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			phandle = <0xe5>;
			status = "ok";
			qcom,iommu-dma = "fastmap";
			compatible = "qcom,qupv3-geni-se";
		};

		ss_mafpc_XA2_dtsi {
			samsung,mafpc_check_tx_post_revA = <0x29010000 0x39f 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3fc 0x5a5a2901 0x00 0xabf0007 0xff000010 0x29 0x1000000 0x28700 0x29010000 0x27a 0x5290100 0x02 0xdd012901 0x00 0x3fca5a5 0x29010000 0x3f0 0xa5a52901 0x00 0x39f5a5a>;
			samsung,mafpc_setting_pre_revA = [29 01 00 00 01 00 02 75 40 29 01 00 00 00 00 02 87 00];
			samsung,mafpc_setting_pre2_revA = [29 00 00 00 00 00 04 b0 00 64 fe 29 01 00 00 00 00 05 fe 8a 90 ee 44];
			samsung,mafpc_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 87 00 29 01 00 00 00 00 03 f0 a5 a5];
			label = "mafpc_XA2_dtsi";
			samsung,mafpc_check_tx_pre1_revA = <0x29010000 0x39f 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3fc 0x5a5a2901 0x00 0x4b00035 0xd8290100 0x02 0xd8152901 0x00 0xabf0107 0xff000010 0x29 0x1000000 0x498771 0x9200400 0x666666 0xffffff33 0x33333333 0x33ffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffff29 0x1000000 0x2f701 0x29010000 0x27a 0x290100 0x220002 0xdd002901 0x00 0x3fca5a5 0x29010000 0x3f0 0xa5a52901 0x00 0x39f5a5a>;
			samsung,mafpc_crc_pass_data = [07 92];
			phandle = <0x50e>;
			samsung,mafpc_brightness_scale_revA = [29 00 00 00 00 00 04 b0 00 09 87 29 00 00 00 00 00 04 87 ff ff ff];
			samsung,mafpc_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 49 87 71 09 20 04 00 00 66 66 66 ff ff ff 33 33 33 33 33 33 ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff 29 01 00 00 00 00 02 f7 01 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,mafpc_check_rx_cmds_revA = [06 01 00 00 00 00 01 14 02 00 00];
			samsung,mafpc_setting_post_revA = [29 01 00 00 00 00 02 75 00];
		};

		cti@10b2b000 {
			clock-names = "apb_pclk";
			reg = <0x10b2b000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3e8>;
			status = "disabled";
			coresight-name = "coresight-cti-ssc_cti0_q6";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		qcom,kgsl-3d0@3d00000 {
			interconnect-names = "gpu_icc_path";
			clock-names = "gcc_gpu_memnoc_gfx\0gcc_gpu_snoc_dvm_gfx\0gpu_cc_ahb\0apb_pclk";
			reg-names = "kgsl_3d0_reg_memory\0cx_dbgc\0rscc\0isense_cntl\0cx_misc\0qdss_gfx\0rdpm_cx";
			qcom,ubwc-mode = <0x04>;
			qcom,chipid = <0x7030002>;
			reg = <0x3d00000 0x40000 0x3d61000 0x800 0x3d50000 0x10000 0x3d8b000 0x2000 0x3d9e000 0x1000 0x10900000 0x80000 0x634000 0x1000>;
			qcom,bus-table-ddr = <0x00 0xbebc2 0x1ae1b6 0x209a8e 0x28973c 0x2dc6c0 0x5caf6a 0x65ce03 0x7cb163 0xa3140c 0xbe7f17 0xc7acf1>;
			qcom,tzone-names = "gpuss-0\0gpuss-1";
			qcom,gpu-qdss-stm = <0x161c0000 0x40000>;
			clocks = <0x24 0x2d 0x24 0x2e 0x28 0x00 0x8d>;
			interrupts = <0x00 0x12c 0x04>;
			interrupt-names = "kgsl_3d0_irq";
			interconnects = <0x49 0x15 0x46 0x200>;
			qcom,no-nap;
			qcom,initial-pwrlevel = <0x0b>;
			qcom,initial-min-pwrlevel = <0x0c>;
			qcom,bus-table-cnoc = <0x00 0x64>;
			phandle = <0x6a>;
			qcom,min-access-length = <0x20>;
			status = "ok";
			#cooling-cells = <0x02>;
			compatible = "qcom,adreno-gpu-gen7-4-0\0qcom,kgsl-3d0";
			qcom,gpu-model = "Adreno730v3";

			zap-shader {
				memory-region = <0x22b>;
			};

			qcom,gpu-pwrlevels {
				#size-cells = <0x00>;
				#address-cells = <0x01>;
				compatible = "qcom,gpu-pwrlevels";

				qcom,gpu-pwrlevel@10 {
					qcom,level = <0x40>;
					reg = <0x0a>;
					qcom,bus-freq = <0x02>;
					qcom,bus-max = <0x06>;
					qcom,cx-level = <0x40>;
					qcom,bus-min = <0x01>;
					qcom,gpu-freq = <0x134fd900>;
					qcom,acd-level = <0xc02a5ffd>;
				};

				qcom,gpu-pwrlevel@7 {
					qcom,level = <0x80>;
					reg = <0x07>;
					qcom,bus-freq = <0x06>;
					qcom,bus-max = <0x08>;
					qcom,cx-level = <0x80>;
					qcom,bus-min = <0x06>;
					qcom,gpu-freq = <0x1eb246c0>;
					qcom,acd-level = <0x882e5ffd>;
				};

				qcom,gpu-pwrlevel@1 {
					qcom,level = <0x180>;
					reg = <0x01>;
					qcom,bus-freq = <0x0b>;
					qcom,bus-max = <0x0b>;
					qcom,cx-level = <0x180>;
					qcom,bus-min = <0x0b>;
					qcom,gpu-freq = <0x33611380>;
					qcom,acd-level = <0x882b5ffd>;
				};

				qcom,gpu-pwrlevel@5 {
					qcom,level = <0xc0>;
					reg = <0x05>;
					qcom,bus-freq = <0x08>;
					qcom,bus-max = <0x09>;
					qcom,cx-level = <0xc0>;
					qcom,bus-min = <0x06>;
					qcom,gpu-freq = <0x2671eb40>;
					qcom,acd-level = <0x882d5ffd>;
				};

				qcom,gpu-pwrlevel@9 {
					qcom,level = <0x50>;
					reg = <0x09>;
					qcom,bus-freq = <0x03>;
					qcom,bus-max = <0x06>;
					qcom,cx-level = <0x80>;
					qcom,bus-min = <0x01>;
					qcom,gpu-freq = <0x15b23300>;
					qcom,acd-level = <0xc0285ffd>;
				};

				qcom,gpu-pwrlevel@6 {
					qcom,level = <0x90>;
					reg = <0x06>;
					qcom,bus-freq = <0x08>;
					qcom,bus-max = <0x09>;
					qcom,cx-level = <0xc0>;
					qcom,bus-min = <0x06>;
					qcom,gpu-freq = <0x22921900>;
					qcom,acd-level = <0x882e5ffd>;
				};

				qcom,gpu-pwrlevel@4 {
					qcom,level = <0xe0>;
					reg = <0x04>;
					qcom,bus-freq = <0x0a>;
					qcom,bus-max = <0x0b>;
					qcom,cx-level = <0x100>;
					qcom,bus-min = <0x06>;
					qcom,gpu-freq = <0x2a51bd80>;
					qcom,acd-level = <0x882c5ffd>;
				};

				qcom,gpu-pwrlevel@13 {
					qcom,level = <0x30>;
					reg = <0x0d>;
					qcom,bus-freq = <0x02>;
					qcom,bus-max = <0x05>;
					qcom,cx-level = <0x40>;
					qcom,bus-min = <0x01>;
					qcom,gpu-freq = "\apL";
				};

				qcom,gpu-pwrlevel@11 {
					qcom,level = <0x38>;
					reg = <0x0b>;
					qcom,bus-freq = <0x02>;
					qcom,bus-max = <0x05>;
					qcom,cx-level = <0x40>;
					qcom,bus-min = <0x01>;
					qcom,gpu-freq = <0x10fcc140>;
					qcom,acd-level = <0xc02c5ffd>;
				};

				qcom,gpu-pwrlevel@3 {
					qcom,level = <0x100>;
					reg = <0x03>;
					qcom,bus-freq = <0x0a>;
					qcom,bus-max = <0x0b>;
					qcom,cx-level = <0x100>;
					qcom,bus-min = <0x09>;
					qcom,gpu-freq = <0x2d98f940>;
					qcom,acd-level = <0x882c5ffd>;
				};

				qcom,gpu-pwrlevel@8 {
					qcom,level = <0x60>;
					reg = <0x08>;
					qcom,bus-freq = <0x06>;
					qcom,bus-max = <0x08>;
					qcom,cx-level = <0x80>;
					qcom,bus-min = <0x03>;
					qcom,gpu-freq = <0x1a2a9bc0>;
					qcom,acd-level = <0xc0285ffd>;
				};

				qcom,gpu-pwrlevel@12 {
					qcom,level = <0x30>;
					reg = <0x0c>;
					qcom,bus-freq = <0x02>;
					qcom,bus-max = <0x05>;
					qcom,cx-level = <0x40>;
					qcom,bus-min = <0x01>;
					qcom,gpu-freq = <0xd1cef00>;
					qcom,acd-level = <0xc8285ffd>;
				};

				qcom,gpu-pwrlevel@2 {
					qcom,level = <0x140>;
					reg = <0x02>;
					qcom,bus-freq = <0x0b>;
					qcom,bus-max = <0x0b>;
					qcom,cx-level = <0x140>;
					qcom,bus-min = <0x0a>;
					qcom,gpu-freq = <0x3093e9c0>;
					qcom,acd-level = <0x882b5ffd>;
				};

				qcom,gpu-pwrlevel@0 {
					qcom,level = <0x1a0>;
					reg = <0x00>;
					qcom,bus-freq = <0x0b>;
					qcom,bus-max = <0x0b>;
					qcom,cx-level = <0x1a0>;
					qcom,bus-min = <0x0b>;
					qcom,gpu-freq = <0x35a4e900>;
					qcom,acd-level = <0x882b5ffd>;
				};
			};

			qcom,gpu-mempools {
				#size-cells = <0x00>;
				#address-cells = <0x01>;
				compatible = "qcom,gpu-mempools";

				qcom,gpu-mempool@4 {
					reg = <0x04>;
					qcom,mempool-page-size = <0x40000>;
					qcom,mempool-reserved = <0x50>;
				};

				qcom,gpu-mempool@5 {
					reg = <0x05>;
					qcom,mempool-page-size = <0x100000>;
					qcom,mempool-reserved = <0x20>;
				};

				qcom,gpu-mempool@3 {
					reg = <0x03>;
					qcom,mempool-page-size = <0x20000>;
					qcom,mempool-reserved = <0x80>;
				};

				qcom,gpu-mempool@2 {
					reg = <0x02>;
					qcom,mempool-page-size = <0x10000>;
					qcom,mempool-reserved = <0x100>;
				};

				qcom,gpu-mempool@0 {
					reg = <0x00>;
					qcom,mempool-page-size = <0x1000>;
					qcom,mempool-reserved = <0x800>;
				};

				qcom,gpu-mempool@1 {
					reg = <0x01>;
					qcom,mempool-page-size = <0x2000>;
					qcom,mempool-reserved = <0x400>;
				};
			};
		};

		funnel@1080d000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base-dummy\0funnel-base-real";
			reg = <0x1080d000 0x1000 0x1080c000 0x1000>;
			qcom,duplicate-funnel;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb908>;
			phandle = <0x3bc>;
			coresight-name = "coresight-funnel-modem_q6_dup";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1b8>;
						phandle = <0x15c>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1b9>;
						phandle = <0x1ba>;
					};
				};
			};
		};

		funnel@10986000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base-dummy\0funnel-base-real";
			reg = <0x10986000 0x1000 0x10985000 0x1000>;
			qcom,duplicate-funnel;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb908>;
			phandle = <0x3b1>;
			coresight-name = "coresight-funnel-turing_dup";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x18a>;
						phandle = <0x14f>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x18b>;
						phandle = <0x18e>;
					};
				};
			};
		};

		qcom,bps@ac2c000 {
			nrt-device;
			src-clock-name = "bps_clk_src";
			clock-names = "bps_ahb_clk\0bps_fast_ahb_clk\0bps_clk_src\0bps_clk\0cam_cc_cpas_bps_clk";
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			reg-names = "bps_top";
			cam_hw_pid = <0x0a 0x10>;
			reg = <0xac2c000 0x7800>;
			clocks = <0x27 0x00 0x27 0x03 0x27 0x02 0x27 0x01 0x27 0x0d>;
			regulator-names = "bps-vdd";
			reg-cam-base = <0x2c000>;
			bps-vdd-supply = <0x26c>;
			clock-rates = <0x00 0x00 0xbebc200 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x00 0x23c34600 0x00 0x00>;
			cell-index = <0x00>;
			clock-control-debugfs = "true";
			phandle = <0x71a>;
			status = "ok";
			compatible = "qcom,cam-bps680";
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_2 {
				label = "modem";
				qcom,client-id = <0x02>;
				qcom,peripheral-size = <0x00>;
				compatible = "qcom,memshare-peripheral";
			};

			qcom,client_3 {
				qcom,allocate-on-request;
				label = "modem";
				qcom,client-id = <0x01>;
				qcom,peripheral-size = <0x500000>;
				compatible = "qcom,memshare-peripheral";
			};

			qcom,client_1 {
				label = "modem";
				qcom,client-id = <0x00>;
				qcom,peripheral-size = <0x00>;
				qcom,allocate-boot-time;
				compatible = "qcom,memshare-peripheral";
			};
		};

		cti@10d31000 {
			clock-names = "apb_pclk";
			reg = <0x10d31000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3dd>;
			coresight-name = "coresight-cti-ddr_ch13_dl_cti_0";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		qcom,gdsc@adf3098 {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <0x1f4>;
			reg = <0xadf3098 0x04>;
			qcom,retain-regs;
			regulator-name = "cam_cc_sfe_1_gdsc";
			clocks = <0x24 0x0f>;
			parent-supply = <0x2b>;
			phandle = <0x273>;
			compatible = "qcom,gdsc";
		};

		samsung,qcom-summary {
			memory-region = <0x574>;
			sec,panic_notifier-priority = <0xfa>;
			sec,die_notifier-priority = <0xfa>;
			phandle = <0x6b6>;
			memory-region-names = "google,debug_kinfo";
			status = "okay";
			compatible = "samsung,qcom-summary";
		};

		qcom,cvp@ab00000 {
			clock-names = "gcc_video_axi1\0cvp_clk\0core_clk\0video_cc_mvs1_clk_src";
			cvp-core-supply = <0x24c>;
			memory-region = <0x24d>;
			qcom,allowed-clock-rates = <0x14dc9380 0x1ad27480 0x1dcd6500 0x20c85580>;
			reg = <0xab00000 0x100000>;
			qcom,clock-configs = <0x00 0x00 0x00 0x01>;
			qcom,ipcc-reg = <0x400000 0x100000>;
			clocks = <0x24 0xb7 0x25 0x0a 0x25 0x07 0x25 0x08>;
			interrupts = <0x00 0xea 0x04>;
			reset-names = "cvp_axi_reset\0cvp_core_reset";
			pas-id = <0x1a>;
			cvp-supply = <0x37>;
			clock-ids = <0xb7 0x0a 0x07 0x08>;
			cache-slice-names = "cvp";
			qcom,gcc-reg = <0x110000 0x40000>;
			resets = <0x24 0x23 0x25 0x05>;
			phandle = <0x440>;
			status = "ok";
			cvp,firmware-name = "evass";
			qcom,reg-presets = <0xb0088 0x00>;
			qcom,proxy-clock-names = "gcc_video_axi1\0cvp_clk\0core_clk\0video_cc_mvs1_clk_src";
			reset-power-status = <0x02 0x02>;
			compatible = "qcom,msm-cvp\0qcom,waipio-cvp";

			cvp_secure_nonpixel_cb {
				iommus = <0x5c 0x21a4 0x400>;
				qcom,iommu-faults = "non-fatal";
				label = "cvp_sec_nonpixel";
				qcom,iommu-vmid = <0x0b>;
				qcom,iommu-dma-addr-pool = <0x1000000 0x25800000>;
				buffer-types = <0x741>;
				compatible = "qcom,msm-cvp,context-bank";
			};

			cvp_secure_pixel_cb {
				iommus = <0x5c 0x21a3 0x400>;
				qcom,iommu-faults = "non-fatal";
				label = "cvp_sec_pixel";
				qcom,iommu-vmid = <0x0a>;
				qcom,iommu-dma-addr-pool = <0x26800000 0x24800000>;
				buffer-types = <0x106>;
				compatible = "qcom,msm-cvp,context-bank";
			};

			qcom,msm-cvp,mem_cdsp {
				memory-region = <0x24e>;
				compatible = "qcom,msm-cvp,mem-cdsp";
			};

			cvp_cnoc {
				qcom,bus-governor = "performance";
				label = "cvp-cnoc";
				qcom,bus-master = <0x02>;
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
				qcom,bus-slave = <0x22b>;
				compatible = "qcom,msm-cvp,bus";
			};

			cvp_non_secure_cb {
				dma-coherent;
				iommus = <0x5c 0x21a0 0x400>;
				qcom,iommu-faults = "non-fatal";
				label = "cvp_hlos";
				qcom,iommu-dma-addr-pool = <0x4b000000 0x90000000>;
				buffer-types = <0xfff>;
				compatible = "qcom,msm-cvp,context-bank";
			};

			cvp_bus_ddr {
				qcom,bus-governor = "performance";
				label = "cvp-ddr";
				qcom,bus-master = <0x26>;
				qcom,bus-range-kbps = <0x3e8 0x63af88>;
				qcom,bus-slave = <0x200>;
				compatible = "qcom,msm-cvp,bus";
			};
		};

		qcom,gdsc@adf00d0 {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <0x1f4>;
			reg = <0xadf00d0 0x04>;
			qcom,retain-regs;
			regulator-name = "cam_cc_sbi_gdsc";
			clocks = <0x24 0x0f>;
			parent-supply = <0x2b>;
			phandle = <0x271>;
			compatible = "qcom,gdsc";
		};

		samsung,qcom-rst_exinfo {
			memory-region = <0x576>;
			sec,panic_notifier-priority = <0xf5>;
			reg = <0x08 0x1ff000 0x00 0x1000>;
			sec,use-partial_reserved_mem;
			#size-cells = <0x02>;
			sec,die_notifier-priority = <0xf5>;
			phandle = <0x6bb>;
			status = "okay";
			#address-cells = <0x02>;
			compatible = "samsung,qcom-rst_exinfo";
		};

		qcom,mem-buf {
			qcom,vmid = <0x03>;
			qcom,mem-buf-capabilities = "supplier";
			compatible = "qcom,mem-buf";
		};

		mx_sdpm@636000 {
			clock-names = "mdss_mdp\0pcie_0_aux";
			csr-id = <0x04 0x07>;
			reg = <0x636000 0x1000>;
			clocks = <0x26 0x3d 0x24 0x30>;
			status = "disabled";
			compatible = "qcom,sdpm";
		};

		tpdm@10cc9000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10cc9000 0x1000>;
			atid = <0x55>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x3a3>;
			status = "disabled";
			coresight-name = "coresight-tpdm-tmess-prng";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x161>;
						phandle = <0x1a9>;
					};
				};
			};
		};

		qcom,msm-pcm {
			phandle = <0x448>;
			qcom,msm-pcm-dsp-id = <0x00>;
			compatible = "qcom,msm-pcm-dsp";
		};

		qcom,msm-dai-q6-hdmi {
			qcom,msm-dai-q6-dev-id = <0x08>;
			phandle = <0x454>;
			compatible = "qcom,msm-dai-q6-hdmi";
		};

		i2c@988000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg = <0x988000 0x4000>;
			qcom,clk-freq-out = <0x61a80>;
			pinctrl-1 = <0xcf>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x5a 0x24 0x86 0x24 0x87>;
			interrupts = <0x00 0x25b 0x04>;
			qcom,wrapper-core = <0xc4>;
			pinctrl-0 = <0xce>;
			dmas = <0xc7 0x00 0x02 0x03 0x40 0x00 0xc7 0x01 0x02 0x03 0x40 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x354>;
			status = "ok";
			#address-cells = <0x01>;
			compatible = "qcom,i2c-geni";

			qcom,eeprom1 {
				reg = <0x03>;
				rgltr-min-voltage = <0x1b7740>;
				regulator-names = "cam_vio";
				slave-addr = <0xa0>;
				rgltr-cntrl-support;
				cell-index = <0x01>;
				rgltr-load-current = <0x30d40>;
				cam_vio-supply = <0x5c8>;
				phandle = <0x5c9>;
				rgltr-max-voltage = <0x1b7740>;
				status = "ok";
				compatible = "qcom,eeprom";
			};

			qcom,cam-sensor1 {
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				csiphy-sd-index = <0x02>;
				gpio-reset = <0x01>;
				cam,valid = <0x00>;
				sensor-position-pitch = <0x00>;
				eeprom-src = <0x5c9>;
				reg = <0x20>;
				cam,isp = <0x00>;
				rgltr-min-voltage = <0x100590 0x1b7740 0x2ab980 0x00>;
				pinctrl-1 = <0x5ce 0x5cf>;
				clocks = <0x27 0x4c>;
				cam,fw_dump = <0x00>;
				sensor-position-roll = <0x10e>;
				gpios = <0x3c 0x64 0x00 0x3c 0x18 0x00>;
				cam,dual_open = <0x00>;
				regulator-names = "cam_vdig\0cam_vio\0cam_vana\0cam_clk";
				cam,cal_memory = <0x02>;
				sensor-mode = <0x00>;
				cam,companion_chip = <0x00>;
				pinctrl-0 = <0x5cc 0x5cd>;
				cam_clk-supply = <0x274>;
				rgltr-cntrl-support;
				cam_vana-supply = <0x5cb>;
				clock-rates = <0x124f800>;
				cam,ois = <0x00>;
				cell-index = <0x01>;
				gpio-req-tbl-num = <0x00 0x01>;
				cam,upgrade = <0x00>;
				rgltr-load-current = <0x30d40 0x30d40 0x1388 0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				cam,fw_write = <0x00>;
				cam_vio-supply = <0x5c8>;
				phandle = <0x723>;
				cam_vdig-supply = <0x5ca>;
				cam,core_voltage = <0x00>;
				rgltr-max-voltage = <0x100590 0x1b7740 0x2ab980 0x00>;
				status = "ok";
				sensor-position-yaw = <0x00>;
				gpio-no-mux = <0x00>;
				cam,read_version = <0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK0\0CAM_RESET1";
				gpio-req-tbl-flags = <0x01 0x00>;
				compatible = "qcom,cam-sensor";
			};

			qcom,cam-sensor12 {
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				csiphy-sd-index = <0x02>;
				gpio-reset = <0x01>;
				cam,valid = <0x01>;
				sensor-position-pitch = <0x00>;
				eeprom-src = <0x5c9>;
				reg = <0x21>;
				cam,isp = <0x00>;
				rgltr-min-voltage = <0x100590 0x1b7740 0x2ab980 0x00>;
				pinctrl-1 = <0x5ce 0x5cf>;
				clocks = <0x27 0x4c>;
				cam,fw_dump = <0x00>;
				sensor-position-roll = <0x10e>;
				gpios = <0x3c 0x64 0x00 0x3c 0x18 0x00>;
				cam,dual_open = <0x00>;
				regulator-names = "cam_vdig\0cam_vio\0cam_vana\0cam_clk";
				cam,cal_memory = <0x02>;
				sensor-mode = <0x00>;
				cam,companion_chip = <0x00>;
				pinctrl-0 = <0x5cc 0x5cd>;
				cam_clk-supply = <0x274>;
				rgltr-cntrl-support;
				cam_vana-supply = <0x5cb>;
				clock-rates = <0x124f800>;
				cam,ois = <0x00>;
				cell-index = <0x0c>;
				gpio-req-tbl-num = <0x00 0x01>;
				cam,upgrade = <0x00>;
				rgltr-load-current = <0x30d40 0x30d40 0x1388 0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				cam,fw_write = <0x00>;
				cam_vio-supply = <0x5c8>;
				phandle = <0x724>;
				cam_vdig-supply = <0x5ca>;
				cam,core_voltage = <0x00>;
				rgltr-max-voltage = <0x100590 0x1b7740 0x2ab980 0x00>;
				status = "ok";
				sensor-position-yaw = <0x00>;
				gpio-no-mux = <0x00>;
				cam,read_version = <0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK0\0CAM_RESET1";
				gpio-req-tbl-flags = <0x01 0x00>;
				compatible = "qcom,cam-sensor";
			};
		};

		samsung,reloc_gpio {
			sec,gpio-label = "f000000.pinctrl\035-0022";
			pinctrl-0 = <0x573>;
			sec,reloc-base = <0x00 0xd2>;
			pinctrl-names = "default";
			phandle = <0x69f>;
			status = "okay";
			compatible = "samsung,reloc_gpio";
		};

		cti@10d02000 {
			clock-names = "apb_pclk";
			reg = <0x10d02000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3d6>;
			coresight-name = "coresight-cti-ddr_dl_0_cti_0";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		qcom,smmu_sde_sec_cb {
			iommus = <0x5c 0x2801 0x00 0x5c 0x2c01 0x00>;
			qcom,iommu-faults = "non-fatal";
			qcom,iommu-vmid = <0x0a>;
			qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
			phandle = <0x502>;
			compatible = "qcom,smmu_sde_sec";
		};

		cti@10d21000 {
			clock-names = "apb_pclk";
			reg = <0x10d21000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3dc>;
			coresight-name = "coresight-cti-ddr_ch02_dl_cti_0";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		qcom,cam-jpeg {
			num-jpeg-dma = <0x01>;
			compat-hw-name = "qcom,jpegenc\0qcom,jpegdma";
			num-jpeg-enc = <0x01>;
			status = "ok";
			compatible = "qcom,cam-jpeg";
		};

		i2c@980000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg = <0x980000 0x4000>;
			pinctrl-1 = <0xc6>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x56 0x24 0x86 0x24 0x87>;
			interrupts = <0x00 0x259 0x04>;
			qcom,wrapper-core = <0xc4>;
			pinctrl-0 = <0xc5>;
			dmas = <0xc7 0x00 0x00 0x03 0x40 0x00 0xc7 0x01 0x00 0x03 0x40 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x350>;
			status = "disabled";
			#address-cells = <0x01>;
			compatible = "qcom,i2c-geni";
		};

		spi@a84000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0xa84000 0x4000>;
			pinctrl-1 = <0xeb>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x6a 0x24 0x88 0x24 0x89>;
			interrupts = <0x00 0x162 0x04>;
			qcom,wrapper-core = <0xe5>;
			pinctrl-0 = <0xea>;
			dmas = <0xe4 0x00 0x01 0x01 0x40 0x00 0xe4 0x01 0x01 0x01 0x40 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x362>;
			status = "disabled";
			#address-cells = <0x01>;
			compatible = "qcom,spi-geni";
		};

		ss_mafpc_XA2_AMF756BQ01_dtsi {
			samsung,mafpc_check_tx_post_revA = <0x29010000 0x39f 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3fc 0x5a5a2901 0x00 0xabf0007 0xff000010 0x29 0x1000000 0x28700 0x29010000 0x27a 0x5290100 0x02 0xdd012901 0x00 0x3fca5a5 0x29010000 0x3f0 0xa5a52901 0x00 0x39f5a5a>;
			samsung,mafpc_setting_pre_revA = [29 01 00 00 01 00 02 75 40 29 01 00 00 00 00 02 87 00];
			samsung,mafpc_setting_pre2_revA = [29 00 00 00 00 00 04 b0 00 64 fe 29 01 00 00 00 00 05 fe 88 90 f0 a8];
			samsung,mafpc_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 87 00 29 01 00 00 00 00 03 f0 a5 a5];
			label = "mafpc_XA2_AMF756BQ01_dtsi";
			samsung,mafpc_check_tx_pre1_revA = <0x29010000 0x39f 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3fc 0x5a5a2901 0x00 0x4b00035 0xd8290100 0x02 0xd8152901 0x00 0xabf0107 0xff000010 0x29 0x1000000 0x498771 0x9200400 0x666666 0xffffff33 0x33333333 0x33ffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffff29 0x1000000 0x2f701 0x29010000 0x27a 0x290100 0x220002 0xdd002901 0x00 0x3fca5a5 0x29010000 0x3f0 0xa5a52901 0x00 0x39f5a5a>;
			samsung,mafpc_crc_pass_data = [44 7e];
			phandle = <0x50b>;
			samsung,mafpc_brightness_scale_revA = [29 00 00 00 00 00 04 b0 00 09 87 29 00 00 00 00 00 04 87 ff ff ff];
			samsung,mafpc_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 49 87 71 09 20 04 00 00 66 66 66 ff ff ff 33 33 33 33 33 33 ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff 29 01 00 00 00 00 02 f7 01 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,mafpc_check_rx_cmds_revA = [06 01 00 00 00 00 01 14 02 00 00];
			samsung,mafpc_setting_post_revA = [29 01 00 00 00 00 02 75 00];
		};

		cti@138f0000 {
			clock-names = "apb_pclk";
			reg = <0x138f0000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3ef>;
			coresight-name = "coresight-cti-apss_cti1";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		cti@10813000 {
			clock-names = "apb_pclk";
			reg = <0x10813000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3f3>;
			status = "disabled";
			coresight-name = "coresight-cti-mss_vq6_cti";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		qcom,userspace-cdev {
			compatible = "qcom,userspace-cooling-devices";

			display-fps {
				qcom,max-level = <0x04>;
				phandle = <0x439>;
				#cooling-cells = <0x02>;
			};
		};

		clock-controller@ade0000 {
			clock-names = "bi_tcxo\0sleep_clk\0iface";
			reg-names = "cc_base";
			reg = <0xade0000 0x20000>;
			vdd_mm-supply = <0x22>;
			clocks = <0x20 0x00 0x21 0x24 0x0f>;
			#clock-cells = <0x01>;
			vdd_mxc-supply = <0x23>;
			phandle = <0x27>;
			#reset-cells = <0x01>;
			vdd_mxa-supply = <0x1f>;
			compatible = "qcom,cape-camcc\0syscon";
		};

		qcom,msm-dai-q6-dp {
			qcom,msm-dai-q6-dev-id = <0x00>;
			phandle = <0x455>;
			compatible = "qcom,msm-dai-q6-hdmi";
		};

		qcom,limits-dcvs {
			isens-vref-0p8-settings = <0xd6d80 0xd6d80 0x7530>;
			isens_vref_0p8-supply = <0x22e>;
			isens-vref-1p8-settings = <0x124f80 0x124f80 0x1f40>;
			isens_vref_1p8-supply = <0x22f>;
			compatible = "qcom,msm-hw-limits";
		};

		dsi_pll_codes {
			reg = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			label = "dsi_pll_codes";
			phandle = <0x510>;
		};

		ete1 {
			atid = <0x02>;
			qcom,skip-power-up;
			cpu = <0x16>;
			coresight-name = "coresight-ete1";
			compatible = "arm,embedded-trace-extension";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x20f>;
						phandle = <0x218>;
					};
				};
			};
		};

		samsung,crashkey {
			sec,panic_msg = "Crash Key";
			sec,desired_pattern = <0x72 0x01 0x74 0x01 0x74 0x00 0x74 0x01 0x74 0x00>;
			sec,name = "crashkey";
			sec,debug_level = <0x494d 0x4948>;
			phandle = <0x6ae>;
			sec,interval = <0x01>;
			status = "okay";
			compatible = "samsung,crashkey";
		};

		qcom,gdsc@aaf804c {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <0x1f4>;
			reg = <0xaaf804c 0x04>;
			qcom,retain-regs;
			regulator-name = "video_cc_mvs0c_gdsc";
			clocks = <0x24 0xb5>;
			parent-supply = <0x2b>;
			phandle = <0x36>;
			compatible = "qcom,gdsc";
		};

		qcom,cam-cpas@ac13000 {
			interconnect-names = "cam_ahb";
			src-clock-name = "camnoc_axi_clk_src";
			clock-names = "gcc_ahb_clk\0gcc_axi_hf_clk\0gcc_axi_sf_clk\0cam_cc_slow_ahb_clk_src\0cpas_ahb_clk\0cpas_core_ahb_clk\0cam_cc_fast_ahb_clk_src\0cam_cc_cpas_fast_ahb_clk\0camnoc_axi_clk_src\0camnoc_axi_clk";
			clock-cntl-level = "suspend\0lowsvs\0svs\0svs_l1\0nominal\0nominal_l1\0turbo";
			reg-names = "cam_cpas_top\0cam_camnoc\0cam_rpmh";
			rpmh-bcm-info = <0x0c 0x04 0x800 0x00 0x04>;
			client-id-based;
			cam-ahb-num-cases = <0x08>;
			reg = <0xac13000 0x1000 0xac19000 0x9000 0xbbf0000 0x1f00>;
			control-camnoc-axi-clk;
			label = "cpas";
			client-names = "csiphy0\0csiphy1\0csiphy2\0csiphy3\0csiphy4\0csiphy5\0cci0\0cci1\0csid0\0csid1\0csid2\0csid3\0csid4\0csid5\0csid6\0csid7\0ife0\0ife1\0ife2\0ife3\0ife4\0ife5\0ife6\0ife7\0sfe0\0sfe1\0custom0\0custom1\0ipe0\0cpas-cdm0\0rt-cdm0\0rt-cdm1\0rt-cdm2\0cam-cdm-intf0\0bps0\0icp0\0jpeg-dma0\0jpeg-enc0\0tpg13\0tpg14\0tpg15";
			cam-ahb-bw-KBps = <0x00 0x00 0x00 0x12c00 0x00 0x12c00 0x00 0x249f0 0x00 0x249f0 0x00 0x493e0 0x00 0x493e0 0x00 0x493e0>;
			arch-compat = "cpas_top";
			vdd-corners = <0x10 0x30 0x40 0x80 0xc0 0x100 0x140 0x150 0x180 0x1a0>;
			clocks = <0x24 0x0f 0x24 0x10 0x24 0x11 0x27 0x7b 0x27 0x0c 0x27 0x0b 0x27 0x2d 0x27 0x0e 0x27 0x05 0x27 0x04>;
			interrupts = <0x00 0x1cb 0x01>;
			gdsc-supply = <0x274>;
			interrupt-names = "cpas_camnoc";
			camnoc-bus-width = <0x20>;
			interconnects = <0x49 0x02 0xa3 0x204>;
			regulator-names = "gdsc";
			camnoc-axi-clk-bw-margin-perc = <0x14>;
			reg-cam-base = <0x13000 0x19000 0xbbf0000>;
			sys-cache-names = "small-1\0small-2";
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x5f5e100 0x00 0x11e1a300 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0xbebc200 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x11e1a300 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x17d78400 0x00 0x17d78400 0x00>;
			cell-index = <0x00>;
			vdd-corner-ahb-mapping = "suspend\0lowsvs\0lowsvs\0svs\0svs_l1\0nominal\0nominal\0nominal\0turbo\0turbo";
			sys-cache-uids = <0x22 0x26>;
			status = "ok";
			camnoc-axi-min-ib-bw = <0xb2d05e00>;
			compatible = "qcom,cam-cpas";

			camera-bus-nodes {

				level1-nodes {
					level-index = <0x01>;
					camnoc-max-needed;

					level1-rt0-wr3 {
						node-name = "level1-ife01-linear-stats";
						cell-index = <0x0b>;
						traffic-merge-type = <0x00>;
						phandle = <0x5ac>;
						parent-node = <0x5a5>;
					};

					level1-nrt0-rd1 {
						node-name = "level1-nrt0-rd1";
						cell-index = <0x11>;
						traffic-merge-type = <0x00>;
						phandle = <0x5b2>;
						parent-node = <0x5a8>;
					};

					level1-rt0-wr1 {
						node-name = "level1-ife-rdi-wr";
						cell-index = <0x09>;
						traffic-merge-type = <0x00>;
						phandle = <0x5aa>;
						parent-node = <0x5a5>;
					};

					level1-nrt0-rd0 {
						node-name = "level1-nrt0-rd0";
						cell-index = <0x10>;
						traffic-merge-type = <0x00>;
						phandle = <0x5b0>;
						parent-node = <0x5a8>;
					};

					level1-nrt0-wr0 {
						node-name = "level1-nrt0-wr0";
						cell-index = <0x0f>;
						traffic-merge-type = <0x00>;
						phandle = <0x5b1>;
						parent-node = <0x5a7>;
					};

					level1-rt0-wr2 {
						node-name = "level1-ife-pdaf";
						cell-index = <0x0a>;
						traffic-merge-type = <0x00>;
						phandle = <0x5ab>;
						parent-node = <0x5a5>;
					};

					level1-rt0-wr0 {
						node-name = "level1-ife-ubwc-wr";
						cell-index = <0x08>;
						traffic-merge-type = <0x00>;
						phandle = <0x5a9>;
						parent-node = <0x5a5>;
					};

					level1-rt0-rd0 {
						node-name = "level1-sfe-rd";
						cell-index = <0x0e>;
						traffic-merge-type = <0x00>;
						phandle = <0x5af>;
						parent-node = <0x5a6>;
					};

					level1-rt0-wr4 {
						node-name = "level1-ife2-linear-stats";
						cell-index = <0x0c>;
						traffic-merge-type = <0x00>;
						phandle = <0x5ad>;
						parent-node = <0x5a5>;
					};

					level1-rt0-wr5 {
						node-name = "level1-ifelite";
						cell-index = <0x0d>;
						traffic-merge-type = <0x00>;
						phandle = <0x5ae>;
						parent-node = <0x5a5>;
					};
				};

				level3-nodes {
					level-index = <0x03>;

					level3-rt0-rd-wr-sum {
						node-name = "level3-rt0-rd-wr-sum";
						cell-index = <0x00>;
						traffic-merge-type = <0x00>;
						phandle = <0x5a2>;
						ib-bw-voting-needed;

						qcom,axi-port-mnoc {
							interconnect-names = "cam_hf_0";
							interconnects = <0x340 0x10 0x46 0x200>;
						};
					};

					level3-nrt0-rd-wr-sum {
						node-name = "level3-nrt0-rd-wr-sum";
						cell-index = <0x01>;
						traffic-merge-type = <0x00>;
						phandle = <0x5a3>;

						qcom,axi-port-mnoc {
							interconnect-names = "cam_sf_0";
							interconnects = <0x340 0x12 0x46 0x200>;
						};
					};

					level3-nrt1-rd-wr-sum {
						node-name = "level3-nrt1-rd-wr-sum";
						cell-index = <0x02>;
						traffic-merge-type = <0x00>;
						phandle = <0x5a4>;

						qcom,axi-port-mnoc {
							interconnect-names = "cam_sf_icp";
							interconnects = <0x340 0x11 0x46 0x200>;
						};
					};
				};

				level2-nodes {
					level-index = <0x02>;
					camnoc-max-needed;

					level2-rt0-wr {
						node-name = "level2-rt0-wr";
						cell-index = <0x03>;
						traffic-merge-type = <0x01>;
						phandle = <0x5a5>;
						parent-node = <0x5a2>;
					};

					level2-rt0-rd {
						node-name = "level2-rt0-rd";
						cell-index = <0x04>;
						traffic-merge-type = <0x01>;
						phandle = <0x5a6>;
						parent-node = <0x5a2>;
					};

					level2-nrt1-rd {
						node-name = "level2-nrt1-rd";
						bus-width-factor = <0x04>;
						cell-index = <0x07>;
						traffic-merge-type = <0x00>;
						phandle = <0x5b3>;
						parent-node = <0x5a4>;
					};

					level2-nrt0-rd {
						node-name = "level2-nrt0-rd";
						cell-index = <0x06>;
						traffic-merge-type = <0x01>;
						phandle = <0x5a8>;
						parent-node = <0x5a3>;
					};

					level2-nrt0-wr {
						node-name = "level2-nrt0-wr";
						cell-index = <0x05>;
						traffic-merge-type = <0x01>;
						phandle = <0x5a7>;
						parent-node = <0x5a3>;
					};
				};

				level0-nodes {
					level-index = <0x00>;

					ife0-pdaf-wr {
						traffic-transaction-type = <0x01>;
						node-name = "ife0-pdaf-wr";
						traffic-data = <0x08>;
						cell-index = <0x1b>;
						phandle = <0x6eb>;
						client-name = "ife0";
						parent-node = <0x5ab>;
					};

					ipe0-ref-rd {
						traffic-transaction-type = <0x00>;
						node-name = "ipe0-ref-rd";
						traffic-data = <0x21>;
						cell-index = <0x32>;
						phandle = <0x702>;
						client-name = "ipe0";
						parent-node = <0x5a8>;
					};

					bps0-all-rd {
						traffic-transaction-type = <0x00>;
						node-name = "bps0-all-rd";
						traffic-data = <0x100>;
						cell-index = <0x2d>;
						phandle = <0x6fd>;
						client-name = "bps0";
						parent-node = <0x5a8>;
					};

					rt-cdm2-all-rd {
						traffic-transaction-type = <0x00>;
						node-name = "rt-cdm2-all-rd";
						traffic-data = <0x100>;
						cell-index = <0x36>;
						phandle = <0x706>;
						client-name = "rt-cdm2";
						parent-node = <0x5b2>;
					};

					ife1-ubwc-wr {
						traffic-transaction-type = <0x01>;
						node-name = "ife1-ubwc-wr";
						constituent-paths = <0x01 0x02>;
						traffic-data = <0x106>;
						cell-index = <0x13>;
						phandle = <0x6e3>;
						client-name = "ife1";
						parent-node = <0x5a9>;
					};

					bps0-all-wr {
						traffic-transaction-type = <0x01>;
						node-name = "bps0-all-wr";
						traffic-data = <0x100>;
						cell-index = <0x2c>;
						phandle = <0x6fc>;
						client-name = "bps0";
						parent-node = <0x5a7>;
					};

					ife1-rdi-pixel-raw-wr {
						traffic-transaction-type = <0x01>;
						node-name = "ife1-rdi-pixel-raw-wr";
						constituent-paths = <0x04 0x05 0x06 0x09>;
						traffic-data = <0x104>;
						cell-index = <0x16>;
						phandle = <0x6e6>;
						client-name = "ife1";
						parent-node = <0x5aa>;
					};

					ipe0-in-rd {
						traffic-transaction-type = <0x00>;
						node-name = "ipe0-in-rd";
						traffic-data = <0x20>;
						cell-index = <0x33>;
						phandle = <0x703>;
						client-name = "ipe0";
						parent-node = <0x5a8>;
					};

					jpeg-dma0-all-rd {
						traffic-transaction-type = <0x00>;
						node-name = "jpeg-dma0-all-rd";
						traffic-data = <0x100>;
						cell-index = <0x2f>;
						phandle = <0x6ff>;
						client-name = "jpeg-dma0";
						parent-node = <0x5b0>;
					};

					custom1-wr {
						traffic-transaction-type = <0x01>;
						node-name = "custom1-wr";
						traffic-data = <0x100>;
						cell-index = <0x21>;
						phandle = <0x6f1>;
						client-name = "custom1";
						parent-node = <0x5ae>;
					};

					ife3-rdi-stats-pixel-raw-wr {
						traffic-transaction-type = <0x01>;
						node-name = "ife3-rdi-stats-pixel-raw-wr";
						constituent-paths = <0x04 0x05 0x06 0x07 0x09 0x03>;
						traffic-data = <0x100>;
						cell-index = <0x26>;
						phandle = <0x6f6>;
						client-name = "ife3";
						parent-node = <0x5ae>;
					};

					ife4-rdi-stats-pixel-raw-wr {
						traffic-transaction-type = <0x01>;
						node-name = "ife4-rdi-stats-pixel-raw-wr";
						constituent-paths = <0x04 0x05 0x06 0x07 0x09 0x03>;
						traffic-data = <0x100>;
						cell-index = <0x25>;
						phandle = <0x6f5>;
						client-name = "ife4";
						parent-node = <0x5ae>;
					};

					ife6-rdi-stats-pixel-raw-wr {
						traffic-transaction-type = <0x01>;
						node-name = "ife6-rdi-stats-pixel-raw-wr";
						constituent-paths = <0x04 0x05 0x06 0x07 0x09 0x03>;
						traffic-data = <0x100>;
						cell-index = <0x23>;
						phandle = <0x6f3>;
						client-name = "ife6";
						parent-node = <0x5ae>;
					};

					icp0-all-rd {
						traffic-transaction-type = <0x00>;
						node-name = "icp0-all-rd";
						traffic-data = <0x100>;
						cell-index = <0x38>;
						phandle = <0x708>;
						client-name = "icp0";
						parent-node = <0x5b3>;
					};

					sfe1-rdi-stats-nrdi-wr {
						traffic-transaction-type = <0x01>;
						node-name = "sfe1-rdi-stats-nrdi-wr";
						constituent-paths = <0x60 0x66 0x61 0x62 0x63 0x64 0x65>;
						traffic-data = <0x100>;
						cell-index = <0x19>;
						phandle = <0x6e9>;
						client-name = "sfe1";
						parent-node = <0x5aa>;
					};

					custom0-wr {
						traffic-transaction-type = <0x01>;
						node-name = "custom0-wr";
						traffic-data = <0x100>;
						cell-index = <0x1a>;
						phandle = <0x6ea>;
						client-name = "custom0";
						parent-node = <0x5aa>;
					};

					ipe0-all-wr {
						traffic-transaction-type = <0x01>;
						node-name = "ipe0-all-wr";
						constituent-paths = <0x22 0x23 0x24>;
						traffic-data = <0x100>;
						cell-index = <0x2b>;
						phandle = <0x6fb>;
						client-name = "ipe0";
						parent-node = <0x5a7>;
					};

					rt-cdm1-all-rd {
						traffic-transaction-type = <0x00>;
						node-name = "rt-cdm1-all-rd";
						traffic-data = <0x100>;
						cell-index = <0x35>;
						phandle = <0x705>;
						client-name = "rt-cdm1";
						parent-node = <0x5b2>;
					};

					cpas-cdm0-all-rd {
						traffic-transaction-type = <0x00>;
						node-name = "cpas-cdm0-all-rd";
						traffic-data = <0x100>;
						cell-index = <0x37>;
						phandle = <0x707>;
						client-name = "cpas-cdm0";
						parent-node = <0x5b2>;
					};

					ife2-ubwc-wr {
						traffic-transaction-type = <0x01>;
						node-name = "ife2-ubwc-wr";
						constituent-paths = <0x01 0x02>;
						traffic-data = <0x106>;
						cell-index = <0x14>;
						phandle = <0x6e4>;
						client-name = "ife2";
						parent-node = <0x5a9>;
					};

					ife1-pdaf-wr {
						traffic-transaction-type = <0x01>;
						node-name = "ife1-pdaf-wr";
						traffic-data = <0x08>;
						cell-index = <0x1c>;
						phandle = <0x6ec>;
						client-name = "ife1";
						parent-node = <0x5ab>;
					};

					jpeg-enc0-all-wr {
						traffic-transaction-type = <0x01>;
						node-name = "jpeg-enc0-all-wr";
						traffic-data = <0x100>;
						cell-index = <0x30>;
						phandle = <0x700>;
						client-name = "jpeg-enc0";
						parent-node = <0x5b1>;
					};

					ife0-linear-stats-wr {
						traffic-transaction-type = <0x01>;
						node-name = "ife0-linear-stats-wr";
						constituent-paths = <0x00 0x03>;
						traffic-data = <0x107>;
						cell-index = <0x1e>;
						phandle = <0x6ee>;
						client-name = "ife0";
						parent-node = <0x5ac>;
					};

					sfe1-all-rd {
						traffic-transaction-type = <0x00>;
						node-name = "sfe1-all-rd";
						constituent-paths = <0x60 0x66 0x61 0x62 0x63 0x64 0x65>;
						traffic-data = <0x100>;
						cell-index = <0x28>;
						phandle = <0x6f8>;
						client-name = "sfe1";
						parent-node = <0x5af>;
					};

					ife0-rdi-pixel-raw-wr {
						traffic-transaction-type = <0x01>;
						node-name = "ife0-rdi-pixel-raw-wr";
						constituent-paths = <0x04 0x05 0x06 0x09>;
						traffic-data = <0x104>;
						cell-index = <0x15>;
						phandle = <0x6e5>;
						client-name = "ife0";
						parent-node = <0x5aa>;
					};

					ife7-rdi-stats-pixel-raw-wr {
						traffic-transaction-type = <0x01>;
						node-name = "ife7-rdi-stats-pixel-raw-wr";
						constituent-paths = <0x04 0x05 0x06 0x07 0x09 0x03>;
						traffic-data = <0x100>;
						cell-index = <0x22>;
						phandle = <0x6f2>;
						client-name = "ife7";
						parent-node = <0x5ae>;
					};

					jpeg-dma0-all-wr {
						traffic-transaction-type = <0x01>;
						node-name = "jpeg-dma0-all-wr";
						traffic-data = <0x100>;
						cell-index = <0x31>;
						phandle = <0x701>;
						client-name = "jpeg-dma0";
						parent-node = <0x5b1>;
					};

					rt-cdm0-all-rd {
						traffic-transaction-type = <0x00>;
						node-name = "rt-cdm0-all-rd";
						traffic-data = <0x100>;
						cell-index = <0x34>;
						phandle = <0x704>;
						client-name = "rt-cdm0";
						parent-node = <0x5b2>;
					};

					ife0-ubwc-wr {
						traffic-transaction-type = <0x01>;
						node-name = "ife0-ubwc-wr";
						constituent-paths = <0x01 0x02>;
						traffic-data = <0x106>;
						cell-index = <0x12>;
						phandle = <0x6e2>;
						client-name = "ife0";
						parent-node = <0x5a9>;
					};

					ife2-rdi-pixel-raw-wr {
						traffic-transaction-type = <0x01>;
						node-name = "ife2-rdi-pixel-raw-wr";
						constituent-paths = <0x04 0x05 0x06 0x09>;
						traffic-data = <0x104>;
						cell-index = <0x17>;
						phandle = <0x6e7>;
						client-name = "ife2";
						parent-node = <0x5aa>;
					};

					jpeg-enc0-all-rd {
						traffic-transaction-type = <0x00>;
						node-name = "jpeg-enc0-all-rd";
						traffic-data = <0x100>;
						cell-index = <0x2e>;
						phandle = <0x6fe>;
						client-name = "jpeg-enc0";
						parent-node = <0x5b0>;
					};

					ife5-rdi-stats-pixel-raw-wr {
						traffic-transaction-type = <0x01>;
						node-name = "ife5-rdi-stats-pixel-raw-wr";
						constituent-paths = <0x04 0x05 0x06 0x07 0x09 0x03>;
						traffic-data = <0x100>;
						cell-index = <0x24>;
						phandle = <0x6f4>;
						client-name = "ife5";
						parent-node = <0x5ae>;
					};

					ife1-linear-stats-wr {
						traffic-transaction-type = <0x01>;
						node-name = "ife1-linear-stats-wr";
						constituent-paths = <0x00 0x03>;
						traffic-data = <0x107>;
						cell-index = <0x1f>;
						phandle = <0x6ef>;
						client-name = "ife1";
						parent-node = <0x5ac>;
					};

					sfe0-all-rd {
						traffic-transaction-type = <0x00>;
						node-name = "sfe0-all-rd";
						constituent-paths = <0x60 0x66 0x61 0x62 0x63 0x64 0x65>;
						traffic-data = <0x100>;
						cell-index = <0x27>;
						phandle = <0x6f7>;
						client-name = "sfe0";
						parent-node = <0x5af>;
					};

					ife2-pdaf-wr {
						traffic-transaction-type = <0x01>;
						node-name = "ife2-pdaf-wr";
						traffic-data = <0x08>;
						cell-index = <0x1d>;
						phandle = <0x6ed>;
						client-name = "ife2";
						parent-node = <0x5ab>;
					};

					sfe0-rdi-stats-nrdi-wr {
						traffic-transaction-type = <0x01>;
						node-name = "sfe0-rdi-stats-nrdi-wr";
						constituent-paths = <0x60 0x66 0x61 0x62 0x63 0x64 0x65>;
						traffic-data = <0x100>;
						cell-index = <0x18>;
						phandle = <0x6e8>;
						client-name = "sfe0";
						parent-node = <0x5aa>;
					};

					custom1-rd {
						traffic-transaction-type = <0x00>;
						node-name = "custom1-rd";
						traffic-data = <0x100>;
						cell-index = <0x2a>;
						phandle = <0x6fa>;
						client-name = "custom1";
						parent-node = <0x5af>;
					};

					ife2-linear-stats-wr {
						traffic-transaction-type = <0x01>;
						node-name = "ife2-linear-stats-wr";
						constituent-paths = <0x00 0x03>;
						traffic-data = <0x107>;
						cell-index = <0x20>;
						phandle = <0x6f0>;
						client-name = "ife2";
						parent-node = <0x5ad>;
					};

					custom0-rd {
						traffic-transaction-type = <0x00>;
						node-name = "custom0-rd";
						traffic-data = <0x100>;
						cell-index = <0x29>;
						phandle = <0x6f9>;
						client-name = "custom0";
						parent-node = <0x5af>;
					};
				};
			};
		};

		gw3x {
			pinctrl-4 = <0x564>;
			spi-max-frequency = <0x927c00>;
			reg = <0x00>;
			pinctrl-1 = <0x565>;
			goodix,gpio_reset = <0x3c 0x12 0x00>;
			gpio-controller;
			pinctrl-2 = <0x564>;
			pinctrl-0 = <0x563 0x564>;
			goodix,min_cpufreq_limit = <0x211b00>;
			#gpio-cells = <0x02>;
			pinctrl-names = "default\0pins_poweron\0pins_poweroff\0pins_poweron_tz\0pins_poweroff_tz";
			goodix,spiclk_speed = <0x927c00>;
			goodix,chip_id = "GW36T1";
			goodix,btp-regulator = "VDD_BTP_3P3";
			VDD_BTP_3P3-supply = <0x566>;
			pinctrl-3 = <0x565>;
			goodix,gpio_irq = <0x3c 0x59 0x00>;
			goodix,orient = <0x00>;
			compatible = "goodix,fingerprint";
		};

		ese_platform {
			compatible = "p61_platform";
		};

		nfc_platform {
			pn547,ven-gpio = <0x3c 0x42 0x00>;
			pn547,late_pvdd_en;
			nfc_pvdd-supply = <0x309>;
			compatible = "nfc_platform";
		};

		qcom,msm-adsp-loader {
			qcom,rproc-handle = <0x33a>;
			qcom,adsp-state = <0x00>;
			phandle = <0x496>;
			status = "ok";
			compatible = "qcom,adsp-loader";
		};

		qcom,mdss_dsi_phy0@ae94900 {
			reg-names = "dsi_phy\0pll_base\0dyn_refresh_base";
			reg = <0xae94400 0xa00 0xae94900 0x400 0xae94200 0xa0>;
			label = "dsi-phy-0";
			vdda-0p9-supply = <0x233>;
			pll-label = "dsi_pll_5nm";
			pll_codes_region = <0x510>;
			cell-index = <0x00>;
			qcom,dsi-pll-ssc-mode = "down-spread";
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			#clock-cells = <0x01>;
			phandle = <0x518>;
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			compatible = "qcom,dsi-phy-v4.3.2";

			qcom,phy-supply-entries {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				qcom,phy-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-disable-load = <0x00>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-enable-load = <0x17e08>;
					qcom,supply-max-voltage = <0xe9e30>;
					qcom,supply-min-voltage = <0xd6d80>;
				};
			};
		};

		tpdm@10b0c000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10b0c000 0x1000>;
			atid = <0x47>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x384>;
			coresight-name = "coresight-tpdm-swao-prio-3";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x134>;
						phandle = <0x1f7>;
					};
				};
			};
		};

		qcom,msm-dai-tdm-pri-tx {
			qcom,msm-cpudai-tdm-clk-rate = <0x5dc000>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-clk-attribute = [00 01];
			qcom,msm-cpudai-tdm-group-id = <0x9101>;
			qcom,msm-cpudai-tdm-invert-sync = <0x00>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9001>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			phandle = <0x49a>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x00>;
			compatible = "qcom,msm-dai-tdm";

			qcom,msm-dai-q6-tdm-pri-tx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9001>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x49b>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		self_display_XA2_AMF756BQ01_dtsi {
			samsung,self_mask_udc_on_revA = <0x29010000 0x3f0 0x5a5a2901 0x00 0x57a0500 0x2901 0x00 0x3f0a5a5>;
			samsung,self_dispaly_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 07 76 00 00 00 00 00 01 29 01 00 00 00 00 08 85 81 00 0f 0f 00 00 1f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_setting_pre_revA = [29 01 00 00 00 00 02 7a 00 29 01 00 00 00 00 03 75 10 01];
			samsung,self_dispaly_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 85 00 29 01 00 00 00 00 07 76 00 00 00 00 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			label = "self_display_XA2_AMF756BQ01_dtsi";
			samsung,self_mask_check_tx_post_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 1b 7a 05 00 00 00 07 14 07 15 07 16 07 17 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 01 00 00 00 00 0a bf 00 07 ff 00 00 10 00 00 00 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			samsung,self_mask_check_rx_cmds_revA = [06 01 00 00 00 00 01 14 02 00 00];
			samsung,self_mask_on_revA = <0x29010000 0x3f0 0x5a5a2901 0x00 0x157a0500 0x20000 0x25705e8 0x713000f 0x19f005a 0x1ea2901 0x00 0x3f0a5a5>;
			samsung,self_partial_hlpm_scan_set_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 07 76 00 00 00 00 00 01 29 01 00 00 00 00 08 85 81 00 0f 0f 00 00 1f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_setting_post_revA = [29 01 00 00 00 00 02 75 00];
			samsung,self_mask_check_tx_pre1_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 04 b0 00 35 d8 29 01 00 00 00 00 02 d8 15 29 01 00 00 00 00 0a bf 01 07 00 00 00 10 00 00 00 29 01 00 00 00 00 03 75 10 01 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			samsung,self_disp_debug_rx_cmds_revA = [06 01 00 00 00 00 01 7f 04 00 0b];
			samsung,self_mask_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 7a 00 29 01 00 00 00 00 03 f0 a5 a5];
			phandle = <0x50a>;
			samsung,mask_crc_pass_data = [8b c0];
			samsung,self_mask_on_factory_revA = <0x29010000 0x3f0 0x5a5a2901 0x00 0xd7a0500 0x714 0x7150716 0x7172901 0x00 0x3f0a5a5>;
			samsung,self_mask_check_tx_pre2_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 02 75 00 29 01 00 00 00 00 1b 7a 05 00 00 00 01 f4 02 33 07 14 07 15 00 00 00 00 00 00 00 00 00 00 3f ff ff ff 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			samsung,self_mask_udc_off_revA = <0x29010000 0x3f0 0x5a5a2901 0x00 0x57a0500 0x22901 0x00 0x3f0a5a5>;
			samsung,self_partial_hlpm_scan_disable_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 07 76 00 00 00 00 00 00 29 01 00 00 00 00 02 85 00 29 01 00 00 00 00 03 f0 a5 a5];
		};

		i2c@888000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg = <0x888000 0x4000>;
			qcom,clk-freq-out = <0x61a80>;
			pinctrl-1 = <0x550 0x551>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x7c 0x24 0x8a 0x24 0x8b>;
			interrupts = <0x00 0x248 0x04>;
			qcom,wrapper-core = <0x103>;
			clock-frequency = <0x61a80>;
			pinctrl-0 = <0x54e 0x54f>;
			dmas = <0x102 0x00 0x02 0x03 0x40 0x00 0x102 0x01 0x02 0x03 0x40 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x373>;
			status = "ok";
			#address-cells = <0x01>;
			compatible = "qcom,i2c-geni";

			pn547@28 {
				pn547,clk_req-gpio = <0x3c 0x23 0x00>;
				reg = <0x28>;
				pn547,clk_req_wake;
				pn547,ap_vendor = "qct";
				pn547,ven-gpio = <0x3c 0x42 0x00>;
				pn547,irq-gpio = <0x3c 0x47 0x00>;
				phandle = <0x55e>;
				pn547,late_pvdd_en;
				nfc_pvdd-supply = <0x309>;
				compatible = "pn547";
			};

			stk@45 {
				vdd_1p8-supply = <0x31e>;
				interrupt-parent = <0x3c>;
				reg = <0x45>;
				stk,als_scale = <0x3e8>;
				pinctrl-1 = <0x547>;
				interrupts = <0x3c 0x3f 0x00>;
				pinctrl-2 = <0x546>;
				pinctrl-0 = <0x546>;
				stk,irq-gpio = <0x3c 0x3f 0x00>;
				pinctrl-names = "default\0sleep\0active";
				compatible = "stk,stk3a8x";
			};
		};

		qcom,smmu_sde_unsec_cb {
			dma-coherent;
			iommus = <0x5c 0x2800 0x402>;
			qcom,iommu-faults = "non-fatal";
			qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
			phandle = <0x501>;
			qcom,iommu-earlymap;
			compatible = "qcom,smmu_sde_unsec";
		};

		spi@a90000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0xa90000 0x4000>;
			pinctrl-1 = <0xf7>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x70 0x24 0x88 0x24 0x89>;
			interrupts = <0x00 0x165 0x04>;
			qcom,wrapper-core = <0xe5>;
			pinctrl-0 = <0xf6>;
			dmas = <0xe4 0x00 0x04 0x01 0x40 0x00 0xe4 0x01 0x04 0x01 0x40 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x368>;
			status = "disabled";
			#address-cells = <0x01>;
			compatible = "qcom,spi-geni";
		};

		cti@10b20000 {
			clock-names = "apb_pclk";
			reg = <0x10b20000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3ea>;
			status = "disabled";
			coresight-name = "coresight-cti-ssc_cortex_m3";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		syscon@1f40000 {
			reg = <0x1f40000 0x20000>;
			phandle = <0xab>;
			compatible = "syscon";
		};

		qcom,msm-sen-auxpcm {
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			phandle = <0x494>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-auxpcm-interface = "senary";
		};

		tpdm@10830000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10830000 0x1000>;
			atid = <0x4e>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x19a>;
			coresight-name = "coresight-tpdm-video";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x13a>;
						phandle = <0x16d>;
					};
				};
			};
		};

		qcom,msm-pcm-routing {
			phandle = <0x449>;
			compatible = "qcom,msm-pcm-routing";
		};

		i3c-master@a84000 {
			qcom,ibi-ctrl-id = <0x09>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			interrupts-extended = <0x01 0x00 0x162 0x04 0x42 0x21 0x04 0x42 0x20 0x04>;
			reg = <0xa84000 0x4000 0xeca0000 0x10000>;
			pinctrl-1 = <0x10a>;
			clocks = <0x24 0x6a 0x24 0x88 0x24 0x89>;
			qcom,wrapper-core = <0xe5>;
			pinctrl-2 = <0x10b>;
			pinctrl-0 = <0x109>;
			pinctrl-names = "default\0sleep\0disable";
			#size-cells = <0x00>;
			phandle = <0x370>;
			status = "disabled";
			#address-cells = <0x03>;
			compatible = "qcom,geni-i3c";
		};

		qcom,rt-cdm1@ac26000 {
			nrt-device;
			clock-names = "cam_cc_cpas_ahb_clk";
			clock-cntl-level = "turbo";
			reg-names = "rt-cdm1";
			cam_hw_pid = <0x1a>;
			reg = <0xac26000 0x400>;
			label = "rt-cdm";
			clocks = <0x27 0x0c>;
			interrupts = <0x00 0x11f 0x01>;
			gdsc-supply = <0x274>;
			interrupt-names = "rt-cdm1";
			regulator-names = "gdsc";
			reg-cam-base = <0x26000>;
			cdm-client-names = "ife1\0dualife1";
			clock-rates = <0x00>;
			cell-index = <0x01>;
			single-context-cdm;
			config-fifo;
			fifo-depths = <0x40 0x00 0x00 0x00>;
			status = "ok";
			cam-hw-mid = <0x00>;
			compatible = "qcom,cam-rt-cdm2_1";
		};

		qcom,sfe1@aca6000 {
			src-clock-name = "sfe_1_clk_src";
			clock-names = "sfe_1_fast_ahb\0sfe_1_clk_src\0sfe_1_clk\0cam_cc_cpas_sfe_1_clk";
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			reg-names = "sfe1\0rt_wrapper";
			cam_hw_pid = <0x0c 0x19>;
			reg = <0xaca6000 0x8000 0xac62000 0x64000>;
			clocks = <0x27 0x78 0x27 0x77 0x27 0x76 0x27 0x16>;
			interrupts = <0x00 0x28d 0x01>;
			gdsc-supply = <0x274>;
			interrupt-names = "sfe1";
			regulator-names = "gdsc\0sfe1";
			reg-cam-base = <0xa6000 0x62000>;
			clock-rates = <0x00 0x19bfcc00 0x00 0x00 0x00 0x2367b880 0x00 0x00 0x00 0x283baec0 0x00 0x00 0x00 0x2b5523c0 0x00 0x00 0x00 0x2b5523c0 0x00 0x00>;
			cell-index = <0x01>;
			sfe1-supply = <0x273>;
			clock-control-debugfs = "true";
			phandle = <0x70a>;
			status = "ok";
			compatible = "qcom,sfe680";
		};

		tmc@10b05000 {
			clock-names = "apb_pclk";
			reg-names = "tmc-base";
			reg = <0x10b05000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb961>;
			phandle = <0x3ca>;
			coresight-name = "coresight-tmc-etf";
			compatible = "arm,primecell";

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x200>;
						phandle = <0x1fe>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x201>;
						phandle = <0x202>;
					};
				};
			};
		};

		pmic-pon-log {
			nvmem-names = "pon_log";
			nvmem = <0x4e8>;
			compatible = "qcom,pmic-pon-log";
		};

		qcom,guestvm_loader@e0b00000 {
			memory-region = <0xb8>;
			qcom,isolate-cpus;
			qcom,unisolate-timeout-ms = <0xc350>;
			qcom,pas-id = <0x1c>;
			qcom,firmware-name = "trustedvm";
			qcom,vmid = <0x2d>;
			qcom,reserved-cpus = <0x05 0x06>;
			compatible = "qcom,guestvm-loader";
		};

		samsung,debug_region {
			memory-region = <0x575>;
			phandle = <0x6a2>;
			status = "okay";
			compatible = "samsung,debug_region";

			samsung,qcom-sched_log {
				sec,unique_id = <0x705e7c9e>;
				sec,name = "qcom-sched_log";
				phandle = <0x6a4>;
				status = "okay";
				compatible = "samsung,qcom-logger";
			};

			samsung,qcom-irq_log {
				sec,unique_id = <0x811e64d7>;
				sec,name = "qcom-irq_log";
				phandle = <0x6a5>;
				status = "okay";
				compatible = "samsung,qcom-logger";
			};

			samsung,qcom-msg_log {
				sec,unique_id = <0x9c414ca6>;
				sec,name = "qcom-msg_log";
				phandle = <0x6a7>;
				status = "disabled";
				compatible = "samsung,qcom-logger";
			};

			samsung,qcom-irq_exit_log {
				sec,unique_id = <0xcd0bd0e1>;
				sec,name = "qcom-irq_exit_log";
				phandle = <0x6a6>;
				status = "okay";
				compatible = "samsung,qcom-logger";
			};

			samsung,ap_context-sec_vh_ipi_stop {
				sec,unique_id = <0x86655958>;
				sec,name = "ap_context-sec_vh_ipi_stop";
				phandle = <0x6a3>;
				status = "okay";
				compatible = "samsung,ap_context";
			};
		};

		audio_etm0 {
			atid = <0x28>;
			qcom,inst-id = <0x05>;
			coresight-name = "coresight-audio-etm0";
			compatible = "qcom,coresight-remote-etm";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x12d>;
						phandle = <0x167>;
					};
				};
			};
		};

		clocks {

			sleep_clk {
				clock-frequency = <0x7d00>;
				clock-output-names = "sleep_clk";
				#clock-cells = <0x00>;
				phandle = <0x21>;
				compatible = "fixed-clock";
			};

			xo_board {
				clock-frequency = <0x493e000>;
				clock-output-names = "xo_board";
				#clock-cells = <0x00>;
				phandle = <0x26a>;
				compatible = "fixed-clock";
			};
		};

		qcom,spmi@c42d000 {
			#interrupt-cells = <0x04>;
			reg-names = "cnfg\0core\0chnls\0obsrvr\0intr";
			interrupts-extended = <0x42 0x01 0x04>;
			reg = <0xc42d000 0x4000 0xc400000 0x3000 0xc500000 0x400000 0xc440000 0x80000 0xc4c0000 0x10000>;
			qcom,channel = <0x00>;
			qcom,ee = <0x00>;
			interrupt-controller;
			interrupt-names = "periph_irq";
			cell-index = <0x00>;
			#size-cells = <0x00>;
			qcom,bus-id = <0x00>;
			phandle = <0x8c>;
			#address-cells = <0x02>;
			compatible = "qcom,spmi-pmic-arb";

			qcom,pm8450@7 {
				reg = <0x07 0x00>;
				#size-cells = <0x00>;
				#address-cells = <0x01>;
				compatible = "qcom,spmi-pmic";

				qcom,temp-alarm@a00 {
					#thermal-sensor-cells = <0x00>;
					reg = <0xa00>;
					interrupts = <0x07 0x0a 0x00 0x03>;
					phandle = <0x4e6>;
					compatible = "qcom,spmi-temp-alarm";
				};

				pinctrl@8800 {
					#interrupt-cells = <0x02>;
					reg = <0x8800>;
					interrupt-controller;
					gpio-controller;
					#gpio-cells = <0x02>;
					phandle = <0x621>;
					compatible = "qcom,pm8450-gpio";
				};
			};

			qcom,pmr735b@5 {
				reg = <0x05 0x00>;
				#size-cells = <0x00>;
				#address-cells = <0x01>;
				compatible = "qcom,spmi-pmic";

				qcom,temp-alarm@a00 {
					#thermal-sensor-cells = <0x00>;
					reg = <0xa00>;
					io-channel-names = "thermal";
					interrupts = <0x05 0x0a 0x00 0x03>;
					io-channels = <0x4c7 0x503>;
					phandle = <0x4e5>;
					compatible = "qcom,spmi-temp-alarm";
				};

				pinctrl@8800 {
					#interrupt-cells = <0x02>;
					reg = <0x8800>;
					interrupt-controller;
					gpio-controller;
					#gpio-cells = <0x02>;
					phandle = <0x61c>;
					compatible = "qcom,pmr735b-gpio";
				};
			};

			qcom,pmk8350@0 {
				reg = <0x00 0x00>;
				#size-cells = <0x00>;
				phandle = <0x5df>;
				#address-cells = <0x01>;
				compatible = "qcom,spmi-pmic";

				sdam@9d00 {
					reg = <0x9d00>;
					phandle = <0x4dc>;
					compatible = "qcom,spmi-sdam";
				};

				sdam@9800 {
					reg = <0x9800>;
					phandle = <0x4e0>;
					compatible = "qcom,spmi-sdam";
				};

				sdam@7100 {
					reg = <0x7100>;
					#size-cells = <0x01>;
					phandle = <0x5e2>;
					#address-cells = <0x01>;
					compatible = "qcom,spmi-sdam";

					cl_brake@7c {
						reg = <0x7c 0x01>;
						bits = <0x00 0x08>;
						phandle = <0x4db>;
					};

					restart@48 {
						reg = <0x48 0x01>;
						bits = <0x01 0x07>;
						phandle = <0x4e7>;
					};
				};

				sdam@7000 {
					reg = <0x7000>;
					#size-cells = <0x01>;
					phandle = <0x5e1>;
					#address-cells = <0x01>;
					compatible = "qcom,spmi-sdam";
				};

				vadc@3100 {
					reg = <0x3100>;
					interrupts = <0x00 0x31 0x00 0x01>;
					interrupt-names = "eoc-int-en-set";
					#io-channel-cells = <0x01>;
					io-channel-ranges;
					#size-cells = <0x00>;
					phandle = <0x4c7>;
					#address-cells = <0x01>;
					compatible = "qcom,spmi-adc7";

					pmr735a_die_temp {
						qcom,pre-scaling = <0x01 0x01>;
						reg = <0x403>;
						label = "pmr735a_die_temp";
					};

					pm8350b_vbat_sns {
						qcom,pre-scaling = <0x01 0x03>;
						reg = <0x38f>;
						label = "pm8350b_vbat_sns";
					};

					pmk8350_ref_gnd {
						qcom,pre-scaling = <0x01 0x01>;
						reg = <0x00>;
						label = "pmk8350_ref_gnd";
					};

					pm8350_vref_1p25 {
						qcom,pre-scaling = <0x01 0x01>;
						reg = <0x101>;
						label = "pm8350_vref_1p25";
					};

					pmr735b_vref_1p25 {
						qcom,pre-scaling = <0x01 0x01>;
						reg = <0x501>;
						label = "pmr735b_vref_1p25";
					};

					pmr735b_die_temp {
						qcom,pre-scaling = <0x01 0x01>;
						reg = <0x503>;
						label = "pmr735b_die_temp";
					};

					ap_therm {
						qcom,pre-scaling = <0x01 0x01>;
						reg = <0x144>;
						label = "ap_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,scale-fn-type = <0x05>;
						qcom,ratiometric;
					};

					pm8350_ref_gnd {
						qcom,pre-scaling = <0x01 0x01>;
						reg = <0x100>;
						label = "pm8350_ref_gnd";
					};

					chg_thm {
						qcom,pre-scaling = <0x01 0x01>;
						reg = <0x148>;
						label = "chg_thm";
						qcom,hw-settle-time = <0xc8>;
						qcom,scale-fn-type = <0x05>;
						qcom,ratiometric;
					};

					pm8350_vph_pwr {
						qcom,pre-scaling = <0x01 0x03>;
						reg = <0x18e>;
						label = "pm8350_vph_pwr";
					};

					pm8350b_ichg_fb_2p5x {
						qcom,pre-scaling = <0x3e8 0xba453>;
						reg = <0x3a1>;
						label = "pm8350b_ichg_fb_2p5x";
						status = "disabled";
					};

					pm8350_die_temp {
						qcom,pre-scaling = <0x01 0x01>;
						reg = <0x103>;
						label = "pm8350_die_temp";
					};

					usb_thm {
						qcom,pre-scaling = <0x01 0x01>;
						reg = <0x145>;
						label = "usb_thm";
						qcom,hw-settle-time = <0xc8>;
						qcom,scale-fn-type = <0x05>;
						qcom,ratiometric;
					};

					pm8350b_ref_gnd {
						qcom,pre-scaling = <0x01 0x01>;
						reg = <0x300>;
						label = "pm8350b_ref_gnd";
					};

					pmk8350_vref_1p25 {
						qcom,pre-scaling = <0x01 0x01>;
						reg = <0x01>;
						label = "pmk8350_vref_1p25";
					};

					pm8350b_die_temp {
						qcom,pre-scaling = <0x01 0x01>;
						reg = <0x303>;
						label = "pm8350b_die_temp";
					};

					cf_therm {
						qcom,pre-scaling = <0x01 0x01>;
						reg = <0x14a>;
						label = "cf_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,scale-fn-type = <0x05>;
						qcom,ratiometric;
					};

					pm8350b_ichg_fb_2x {
						qcom,pre-scaling = <0x3e8 0x95042>;
						reg = <0x3a1>;
						label = "pm8350b_ichg_fb_2x";
						status = "disabled";
					};

					pmk8350_xo_therm {
						qcom,pre-scaling = <0x01 0x01>;
						reg = <0x44>;
						label = "pmk8350_xo_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
					};

					wpc_thm {
						qcom,pre-scaling = <0x01 0x01>;
						reg = <0x14b>;
						label = "wpc_thm";
						qcom,hw-settle-time = <0xc8>;
						qcom,scale-fn-type = <0x05>;
						qcom,ratiometric;
					};

					sub_bat_thm {
						qcom,pre-scaling = <0x01 0x01>;
						reg = <0x146>;
						label = "sub_bat_thm";
						qcom,hw-settle-time = <0xc8>;
						qcom,scale-fn-type = <0x05>;
						qcom,ratiometric;
					};

					pmr735b_ref_gnd {
						qcom,pre-scaling = <0x01 0x01>;
						reg = <0x500>;
						label = "pmr735b_ref_gnd";
					};

					pmk8350_die_temp {
						qcom,pre-scaling = <0x01 0x01>;
						reg = <0x03>;
						label = "pmk8350_die_temp";
					};

					pm8350b_vph_pwr {
						qcom,pre-scaling = <0x01 0x03>;
						reg = <0x38e>;
						label = "pm8350b_vph_pwr";
					};

					pm8350b_vref_1p25 {
						qcom,pre-scaling = <0x01 0x01>;
						reg = <0x301>;
						label = "pm8350b_vref_1p25";
					};

					pmr735a_vref_1p25 {
						qcom,pre-scaling = <0x01 0x01>;
						reg = <0x401>;
						label = "pmr735a_vref_1p25";
					};

					pmr735a_ref_gnd {
						qcom,pre-scaling = <0x01 0x01>;
						reg = <0x400>;
						label = "pmr735a_ref_gnd";
					};
				};

				rtc@6100 {
					reg-names = "rtc\0alarm";
					reg = <0x6100 0x6200>;
					interrupts = <0x00 0x62 0x01 0x01>;
					phandle = <0x5ed>;
					compatible = "qcom,pmk8350-rtc";
				};

				adc_tm@3400 {
					#thermal-sensor-cells = <0x01>;
					reg = <0x3400>;
					interrupts = <0x00 0x34 0x00 0x01>;
					interrupt-names = "threshold";
					io-channels = <0x4c7 0x44 0x4c7 0x145 0x4c7 0x14b>;
					#size-cells = <0x00>;
					phandle = <0x4e9>;
					#address-cells = <0x01>;
					compatible = "qcom,adc-tm7";

					usb_therm {
						reg = <0x145>;
						qcom,hw-settle-time = <0xc8>;
						sec,ext-tm;
						qcom,ratiometric;
					};

					wpc_therm {
						reg = <0x14b>;
						qcom,hw-settle-time = <0xc8>;
						sec,ext-tm;
						qcom,ratiometric;
					};

					pmk8350_xo_therm {
						reg = <0x44>;
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
					};
				};

				pinctrl@b000 {
					#interrupt-cells = <0x02>;
					reg = <0xb000>;
					interrupt-controller;
					gpio-controller;
					#gpio-cells = <0x02>;
					phandle = <0x5ec>;
					compatible = "qcom,pmk8350-gpio";
				};

				sdam@7200 {
					reg = <0x7200>;
					#size-cells = <0x01>;
					phandle = <0x5ee>;
					#address-cells = <0x01>;
					compatible = "qcom,spmi-sdam";

					pon_reason@69 {
						reg = <0x69 0x01>;
						phandle = <0x578>;
					};
				};

				sdam@7d00 {
					reg = <0x7d00>;
					phandle = <0x4df>;
					compatible = "qcom,spmi-sdam";
				};

				sdam@8400 {
					reg = <0x8400>;
					phandle = <0x4d6>;
					compatible = "qcom,spmi-sdam";
				};

				sdam@8600 {
					reg = <0x8600>;
					#size-cells = <0x01>;
					phandle = <0x5e3>;
					#address-cells = <0x01>;
					compatible = "qcom,spmi-sdam";

					scaling@bf {
						reg = <0xbf 0x01>;
						bits = <0x00 0x02>;
						phandle = <0x5e4>;
					};
				};

				sdam@7400 {
					reg = <0x7400>;
					phandle = <0x4e8>;
					compatible = "qcom,spmi-sdam";
				};

				sdam@8500 {
					reg = <0x8500>;
					phandle = <0x4d7>;
					compatible = "qcom,spmi-sdam";
				};

				sdam@7c00 {
					reg = <0x7c00>;
					phandle = <0x4de>;
					compatible = "qcom,spmi-sdam";
				};

				sdam@9700 {
					reg = <0x9700>;
					phandle = <0x5e5>;
					compatible = "qcom,spmi-sdam";

					cam_phy0_nvmem@90 {
						reg = <0x90 0x04>;
						bits = <0x00 0x20>;
						phandle = <0x5e6>;
					};

					cam_phy4_nvmem@a0 {
						reg = <0xa0 0x04>;
						bits = <0x00 0x20>;
						phandle = <0x5ea>;
					};

					cam_phy2_nvmem@98 {
						reg = <0x98 0x04>;
						bits = <0x00 0x20>;
						phandle = <0x5e8>;
					};

					cam_phy3_nvmem@9c {
						reg = <0x9c 0x04>;
						bits = <0x00 0x20>;
						phandle = <0x5e9>;
					};

					cam_phy5_nvmem@a4 {
						reg = <0xa4 0x04>;
						bits = <0x00 0x20>;
						phandle = <0x5eb>;
					};

					cam_phy1_nvmem@94 {
						reg = <0x94 0x04>;
						bits = <0x00 0x20>;
						phandle = <0x5e7>;
					};
				};

				pon_hlos@1300 {
					reg-names = "pon_hlos\0pon_pbs";
					reg = <0x1300 0x800>;
					qcom,log-kpd-event;
					phandle = <0x5e0>;
					compatible = "qcom,pm8998-pon";

					resin {
						interrupts = <0x00 0x13 0x06 0x03>;
						linux,code = <0x72>;
						compatible = "qcom,pmk8350-resin";
					};

					pwrkey {
						interrupts = <0x00 0x13 0x07 0x03>;
						linux,code = <0x74>;
						compatible = "qcom,pmk8350-pwrkey";
					};
				};
			};

			qcom,pm8350c@2 {
				reg = <0x02 0x00>;
				#size-cells = <0x00>;
				#address-cells = <0x01>;
				compatible = "qcom,spmi-pmic";

				bcl@4700 {
					#thermal-sensor-cells = <0x01>;
					reg = <0x4700 0x100>;
					interrupts = <0x02 0x47 0x00 0x00 0x02 0x47 0x01 0x00 0x02 0x47 0x02 0x00>;
					interrupt-names = "bcl-lvl0\0bcl-lvl1\0bcl-lvl2";
					qcom,pmic7-threshold;
					phandle = <0x4da>;
					compatible = "qcom,bcl-v5";
				};

				qcom,leds@ef00 {
					reg = <0xef00>;
					phandle = <0x5f8>;
					compatible = "qcom,tri-led";

					red {
						label = "red";
						pwms = <0x4d8 0x00 0xf4240>;
						linux,default-trigger = "timer";
						led-sources = <0x00>;
					};

					green {
						label = "green";
						pwms = <0x4d8 0x01 0xf4240>;
						linux,default-trigger = "timer";
						led-sources = <0x01>;
					};

					blue {
						label = "blue";
						pwms = <0x4d8 0x02 0xf4240>;
						linux,default-trigger = "timer";
						led-sources = <0x02>;
					};
				};

				qcom,temp-alarm@a00 {
					#thermal-sensor-cells = <0x00>;
					reg = <0xa00>;
					interrupts = <0x02 0x0a 0x00 0x03>;
					phandle = <0x4d9>;
					compatible = "qcom,spmi-temp-alarm";
				};

				pinctrl@8800 {
					#interrupt-cells = <0x02>;
					reg = <0x8800>;
					interrupt-controller;
					gpio-controller;
					#gpio-cells = <0x02>;
					phandle = <0x4cf>;
					compatible = "qcom,pm8350c-gpio";

					cps_det_default {
						bias-disable;
						phandle = <0x52c>;
						function = "normal";
						input-enable;
						pins = "gpio1";
					};

					panel_xa2_ze01_esd_1_active {
						bias-disable;
						qcom,drive-strength = <0x00>;
						power-source = <0x01>;
						phandle = <0x5f5>;
						function = "normal";
						input-enable;
						pins = "gpio4";
					};

					detect_conn_pm_setting {
						bias-disable;
						power-source = <0x00>;
						phandle = <0x4d2>;
						function = "normal";
						input-enable;
						pins = "gpio3";
					};

					panel_xa2_ze01_esd_1_suspend {
						bias-disable;
						qcom,drive-strength = <0x00>;
						power-source = <0x01>;
						phandle = <0x5f6>;
						function = "normal";
						input-enable;
						pins = "gpio4";
					};

					ant_connection_status {
						bias-pull-down;
						power-source = <0x01>;
						phandle = <0x545>;
						function = "normal";
						input-enable;
						pins = "gpio9";
					};

					panel_xa2_bq01_esd_1_suspend {
						bias-disable;
						qcom,drive-strength = <0x00>;
						power-source = <0x01>;
						phandle = <0x5f4>;
						function = "normal";
						input-enable;
						pins = "gpio4";
					};

					hall2_default {
						power-source = <0x01>;
						phandle = <0x4cd>;
						function = "normal";
						input-enable;
						pins = "gpio6";
						bias-pull-up;
					};

					panel_xa2_bq01_esd_1_active {
						bias-disable;
						qcom,drive-strength = <0x00>;
						power-source = <0x01>;
						phandle = <0x5f3>;
						function = "normal";
						input-enable;
						pins = "gpio4";
					};

					if_pmic_irq {
						bias-disable;
						qcom,drive-strength = <0x00>;
						power-source = <0x01>;
						phandle = <0x54b>;
						function = "normal";
						input-enable;
						pins = "gpio5";
					};

					cps_pdrc_default {
						bias-disable;
						power-source = <0x01>;
						phandle = <0x52e>;
						function = "normal";
						input-enable;
						pins = "gpio8";
					};

					lcd_backlight_ctrl {

						lcd_backlight_ctrl_default {
							input-disable;
							output-enable;
							bias-disable;
							qcom,drive-strength = <0x02>;
							power-source = <0x01>;
							phandle = <0x5f2>;
							function = "func1";
							pins = "gpio8";
						};
					};

					eusb2_reset_ctrl {

						eusb2_reset_ctrl_default {
							output-enable;
							bias-disable;
							qcom,drive-strength = <0x02>;
							power-source = <0x01>;
							phandle = <0x4fb>;
							function = "normal";
							input-enable;
							pins = "gpio7";
						};
					};
				};

				qcom,flash_led@ee00 {
					reg = <0xee00>;
					interrupts = <0x02 0xee 0x00 0x01 0x02 0xee 0x03 0x01 0x02 0xee 0x04 0x01>;
					interrupt-names = "led-fault-irq\0all-ramp-down-done-irq\0all-ramp-up-done-irq";
					qcom,thermal-derate-current = <0xc8 0x1f4>;
					phandle = <0x5f9>;
					status = "ok";
					qcom,hw-strobe-gpios = <0x4cf 0x01 0x00>;
					compatible = "qcom,pm8350c-flash-led";

					qcom,led_switch_0 {
						label = "switch";
						qcom,led-name = "led:switch_0";
						qcom,symmetry-en;
						qcom,default-led-trigger = "switch0_trigger";
						phandle = <0x602>;
						qcom,led-mask = <0x09>;
					};

					qcom,torch_2 {
						label = "torch";
						qcom,led-name = "led:torch_2";
						qcom,default-led-trigger = "torch2_trigger";
						qcom,max-current-ma = <0x1f4>;
						qcom,id = <0x02>;
						phandle = <0x600>;
						qcom,ires-ua = <0x30d4>;
					};

					qcom,led_switch_1 {
						label = "switch";
						qcom,led-name = "led:switch_1";
						qcom,symmetry-en;
						qcom,default-led-trigger = "switch1_trigger";
						phandle = <0x603>;
						qcom,led-mask = <0x06>;
					};

					qcom,torch_0 {
						label = "torch";
						qcom,led-name = "led:torch_0";
						qcom,default-led-trigger = "torch0_trigger";
						qcom,max-current-ma = <0x1f4>;
						qcom,id = <0x00>;
						phandle = <0x5fe>;
						qcom,ires-ua = <0x30d4>;
					};

					qcom,flash_1 {
						label = "flash";
						qcom,led-name = "led:flash_1";
						qcom,default-led-trigger = "flash1_trigger";
						qcom,max-current-ma = <0x5dc>;
						qcom,id = <0x01>;
						qcom,duration-ms = <0x500>;
						phandle = <0x5fb>;
						qcom,ires-ua = <0x30d4>;
					};

					qcom,torch_3 {
						label = "torch";
						qcom,led-name = "led:torch_3";
						qcom,default-led-trigger = "torch3_trigger";
						qcom,max-current-ma = <0x1f4>;
						qcom,id = <0x03>;
						phandle = <0x601>;
						qcom,ires-ua = <0x30d4>;
					};

					qcom,led_switch_2 {
						label = "switch";
						qcom,led-name = "led:switch_2";
						qcom,symmetry-en;
						qcom,default-led-trigger = "switch2_trigger";
						phandle = <0x604>;
						qcom,led-mask = <0x0f>;
					};

					qcom,flash_3 {
						label = "flash";
						qcom,led-name = "led:flash_3";
						qcom,default-led-trigger = "flash3_trigger";
						qcom,max-current-ma = <0x5dc>;
						qcom,id = <0x03>;
						qcom,duration-ms = <0x500>;
						phandle = <0x5fd>;
						qcom,ires-ua = <0x30d4>;
					};

					qcom,flash_2 {
						label = "flash";
						qcom,led-name = "led:flash_2";
						qcom,default-led-trigger = "flash2_trigger";
						qcom,max-current-ma = <0x5dc>;
						qcom,id = <0x02>;
						qcom,duration-ms = <0x500>;
						phandle = <0x5fc>;
						qcom,ires-ua = <0x30d4>;
					};

					qcom,torch_1 {
						label = "torch";
						qcom,led-name = "led:torch_1";
						qcom,default-led-trigger = "torch1_trigger";
						qcom,max-current-ma = <0x1f4>;
						qcom,id = <0x01>;
						phandle = <0x5ff>;
						qcom,ires-ua = <0x30d4>;
					};

					qcom,flash_0 {
						label = "flash";
						qcom,led-name = "led:flash_0";
						qcom,default-led-trigger = "flash0_trigger";
						qcom,max-current-ma = <0x5dc>;
						qcom,id = <0x00>;
						qcom,duration-ms = <0x500>;
						phandle = <0x5fa>;
						qcom,ires-ua = <0x30d4>;
					};
				};

				pwms@e800 {
					reg-names = "lpg-base";
					reg = <0xe800>;
					nvmem-names = "lpg_chan_sdam\0lut_sdam";
					qcom,lut-patterns = <0x00 0x0a 0x14 0x1e 0x28 0x32 0x3c 0x46 0x50 0x5a 0x64 0x5a 0x50 0x46 0x3c 0x32 0x28 0x1e 0x14 0x0a 0x00>;
					qcom,lut-sdam-base = <0x45>;
					qcom,tick-duration-us = <0x1f40>;
					#pwm-cells = <0x02>;
					nvmem = <0x4d6 0x4d7>;
					phandle = <0x4d8>;
					compatible = "qcom,pwm-lpg";
					qcom,num-lpg-channels = <0x03>;

					lpg@2 {
						qcom,ramp-low-index = <0x00>;
						qcom,lpg-chan-id = <0x02>;
						qcom,lpg-sdam-base = <0x56>;
						qcom,ramp-pattern-repeat;
						qcom,ramp-step-ms = <0x64>;
						qcom,ramp-high-index = <0x13>;
					};

					lpg@3 {
						qcom,ramp-low-index = <0x00>;
						qcom,lpg-chan-id = <0x03>;
						qcom,lpg-sdam-base = <0x64>;
						qcom,ramp-pattern-repeat;
						qcom,ramp-step-ms = <0x64>;
						qcom,ramp-high-index = <0x13>;
					};

					lpg@1 {
						qcom,ramp-low-index = <0x00>;
						qcom,lpg-chan-id = <0x01>;
						qcom,lpg-sdam-base = <0x48>;
						qcom,ramp-pattern-repeat;
						qcom,ramp-step-ms = <0x64>;
						qcom,ramp-high-index = <0x13>;
					};
				};

				pwms@eb00 {
					reg-names = "lpg-base";
					reg = <0xeb00>;
					#pwm-cells = <0x02>;
					phandle = <0x5f7>;
					compatible = "qcom,pwm-lpg";
					qcom,num-lpg-channels = <0x01>;
				};
			};

			qcom,pmr735a@4 {
				reg = <0x04 0x00>;
				#size-cells = <0x00>;
				phandle = <0x616>;
				#address-cells = <0x01>;
				compatible = "qcom,spmi-pmic";

				qcom,temp-alarm@a00 {
					#thermal-sensor-cells = <0x00>;
					reg = <0xa00>;
					io-channel-names = "thermal";
					interrupts = <0x04 0x0a 0x00 0x03>;
					io-channels = <0x4c7 0x403>;
					phandle = <0x4e4>;
					compatible = "qcom,spmi-temp-alarm";
				};

				pinctrl@8800 {
					#interrupt-cells = <0x02>;
					reg = <0x8800>;
					interrupt-controller;
					gpio-controller;
					#gpio-cells = <0x02>;
					phandle = <0x617>;
					compatible = "qcom,pmr735a-gpio";
				};
			};

			qcom,pm8350b@3 {
				reg = <0x03 0x00>;
				#size-cells = <0x00>;
				status = "disabled";
				#address-cells = <0x01>;
				compatible = "qcom,spmi-pmic";

				bcl@4700 {
					#thermal-sensor-cells = <0x01>;
					reg = <0x4700 0x100>;
					interrupts = <0x03 0x47 0x00 0x00 0x03 0x47 0x01 0x00 0x03 0x47 0x02 0x00>;
					interrupt-names = "bcl-lvl0\0bcl-lvl1\0bcl-lvl2";
					qcom,pmic7-threshold;
					phandle = <0x4e2>;
					compatible = "qcom,bcl-v5";
				};

				bcl-soc {
					#thermal-sensor-cells = <0x00>;
					phandle = <0x4e3>;
					compatible = "qcom,msm-bcl-soc";
				};

				qcom,pbs@1900 {
					reg = <0x1900>;
					phandle = <0x4dd>;
					compatible = "qcom,qpnp-pbs";
				};

				qcom,temp-alarm@a00 {
					#thermal-sensor-cells = <0x00>;
					reg = <0xa00>;
					io-channel-names = "thermal";
					interrupts = <0x03 0x0a 0x00 0x03>;
					io-channels = <0x4c7 0x303>;
					phandle = <0x4e1>;
					compatible = "qcom,spmi-temp-alarm";
				};

				pinctrl@8800 {
					#interrupt-cells = <0x02>;
					reg = <0x8800>;
					interrupt-controller;
					gpio-controller;
					#gpio-cells = <0x02>;
					phandle = <0x608>;
					compatible = "qcom,pm8350b-gpio";
				};

				qcom,amoled-ecm@f900 {
					reg = <0xf900>;
					nvmem-names = "amoled-ecm-sdam0\0amoled-ecm-sdam1\0amoled-ecm-sdam2";
					interrupts = <0x00 0x7c 0x01 0x01 0x00 0x7d 0x01 0x01 0x00 0x98 0x01 0x01>;
					interrupt-names = "ecm-sdam0\0ecm-sdam1\0ecm-sdam2";
					nvmem = <0x4de 0x4df 0x4e0>;
					compatible = "qcom,amoled-ecm";
				};

				qcom,hv-haptics@f000 {
					qcom,drv-sig-shape = <0x01>;
					reg = <0xf000 0xf100 0xf200>;
					nvmem-names = "hap_cfg_sdam";
					qcom,brake-mode = <0x01>;
					interrupts = <0x03 0xf0 0x01 0x01>;
					interrupt-names = "fifo-empty";
					qcom,lra-period-us = <0x1a0b>;
					nvmem-cell-names = "hap_cl_brake";
					qcom,pbs-client = <0x4dd>;
					nvmem = <0x4dc>;
					nvmem-cells = <0x4db>;
					phandle = <0x609>;
					status = "ok";
					qcom,brake-pattern = [ff 3f 1f];
					qcom,vmax-mv = <0xe10>;
					qcom,brake-sig-shape = <0x01>;
					compatible = "qcom,hv-haptics";

					effect_2 {
						qcom,effect-id = <0x02>;
						qcom,wf-brake-pattern = [00 00 00];
						qcom,wf-pattern-period-us = <0x1a0b>;
						qcom,wf-vmax-mv = <0xe10>;
						qcom,wf-auto-res-disable;
						qcom,wf-pattern-data = <0x1f 0x00 0x00 0x3f 0x00 0x00 0x5f 0x00 0x00 0x7f 0x00 0x00 0x17f 0x00 0x00 0x15f 0x00 0x00 0x13f 0x00 0x00 0x11f 0x00 0x00>;
					};

					qcom,hap-swr-slave-reg {
						regulator-name = "hap-swr-slave-reg";
						phandle = <0x60a>;
					};

					effect_4 {
						qcom,effect-id = <0x04>;
						qcom,wf-brake-pattern = [00 00 00];
						qcom,wf-pattern-period-us = <0x1a0b>;
						qcom,wf-vmax-mv = <0xe10>;
						qcom,wf-auto-res-disable;
						qcom,wf-pattern-data = <0x1f 0x00 0x00 0x3f 0x00 0x00 0x5f 0x00 0x00 0x7f 0x00 0x00 0x17f 0x00 0x00 0x15f 0x00 0x00 0x13f 0x00 0x00 0x11f 0x00 0x00>;
					};

					effect_1 {
						qcom,effect-id = <0x01>;
						qcom,wf-brake-pattern = [00 00 00];
						qcom,wf-pattern-period-us = <0x1a0b>;
						qcom,wf-vmax-mv = <0xe10>;
						qcom,wf-auto-res-disable;
						qcom,wf-pattern-data = <0x1f 0x00 0x00 0x3f 0x00 0x00 0x5f 0x00 0x00 0x7f 0x00 0x00 0x17f 0x00 0x00 0x15f 0x00 0x00 0x13f 0x00 0x00 0x11f 0x00 0x00>;
					};

					effect_3 {
						qcom,effect-id = <0x03>;
						qcom,wf-brake-pattern = [00 00 00];
						qcom,wf-pattern-period-us = <0x1a0b>;
						qcom,wf-vmax-mv = <0xe10>;
						qcom,wf-auto-res-disable;
						qcom,wf-pattern-data = <0x1f 0x00 0x00 0x3f 0x00 0x00 0x5f 0x00 0x00 0x7f 0x00 0x00 0x17f 0x00 0x00 0x15f 0x00 0x00 0x13f 0x00 0x00 0x11f 0x00 0x00>;
					};

					effect_0 {
						qcom,effect-id = <0x00>;
						qcom,wf-brake-pattern = [00 00 00];
						qcom,wf-pattern-period-us = <0x1a0b>;
						qcom,wf-vmax-mv = <0xe10>;
						qcom,wf-auto-res-disable;
						qcom,wf-pattern-preload;
						qcom,wf-pattern-data = <0x1f 0x00 0x00 0x3f 0x00 0x00 0x5f 0x00 0x00 0x7f 0x00 0x00 0x17f 0x00 0x00 0x15f 0x00 0x00 0x13f 0x00 0x00 0x11f 0x00 0x00>;
					};

					effect_5 {
						qcom,effect-id = <0x05>;
						qcom,wf-brake-pattern = [00 00 00];
						qcom,wf-pattern-period-us = <0x1a0b>;
						qcom,wf-vmax-mv = <0xe10>;
						qcom,wf-auto-res-disable;
						qcom,wf-pattern-data = <0x1f 0x00 0x00 0x3f 0x00 0x00 0x5f 0x00 0x00 0x7f 0x00 0x00 0x17f 0x00 0x00 0x15f 0x00 0x00 0x13f 0x00 0x00 0x11f 0x00 0x00>;
					};
				};

				qcom,amoled {
					#size-cells = <0x00>;
					phandle = <0x60b>;
					#address-cells = <0x01>;
					compatible = "qcom,qpnp-amoled-regulator";

					ibb@f800 {
						reg-names = "ibb_base";
						reg = <0xf800>;
						regulator-allow-set-load;
						regulator-name = "ibb";
						qcom,swire-control;
						regulator-max-microvolt = <0x64b540>;
						phandle = <0x60e>;
						regulator-min-microvolt = <0x155cc0>;
					};

					ab@f900 {
						reg-names = "ab_base";
						reg = <0xf900>;
						regulator-name = "ab";
						qcom,swire-control;
						regulator-max-microvolt = <0x4f5880>;
						phandle = <0x60d>;
						regulator-min-microvolt = <0x4630c0>;
					};

					oledb@fa00 {
						reg-names = "oledb_base";
						reg = <0xfa00>;
						regulator-name = "oledb";
						qcom,swire-control;
						regulator-max-microvolt = <0x7a1200>;
						phandle = <0x60c>;
						regulator-min-microvolt = <0x4c4b40>;
					};
				};
			};

			qcom,pm8350@1 {
				reg = <0x01 0x00>;
				#size-cells = <0x00>;
				#address-cells = <0x01>;
				compatible = "qcom,spmi-pmic";

				qcom,temp-alarm@a00 {
					#thermal-sensor-cells = <0x00>;
					reg = <0xa00>;
					io-channel-names = "thermal";
					interrupts = <0x01 0x0a 0x00 0x03>;
					io-channels = <0x4c7 0x103>;
					phandle = <0x4d5>;
					compatible = "qcom,spmi-temp-alarm";
				};

				pinctrl@8800 {
					#interrupt-cells = <0x02>;
					reg = <0x8800>;
					interrupt-controller;
					gpio-controller;
					#gpio-cells = <0x02>;
					phandle = <0x4fa>;
					compatible = "qcom,pm8350-gpio";

					motor-int {
						power-source = <0x01>;
						phandle = <0x54c>;
						function = "normal";
						input-enable;
						pins = "gpio9";
						bias-pull-up;
					};

					chg_thm {

						chg_thm_default {
							bias-high-impedance;
							phandle = <0x4c9>;
							function = "normal";
							pins = "gpio1";
						};
					};

					wpc_thm {

						wpc_thm_default {
							bias-high-impedance;
							phandle = <0x4c8>;
							function = "normal";
							pins = "gpio3";
						};
					};

					key_vol_up {

						key_vol_up_default {
							power-source = <0x01>;
							phandle = <0x4f9>;
							function = "normal";
							input-enable;
							pins = "gpio6";
							bias-pull-up;
						};
					};

					gpio2_adc {

						gpio2_adc_default {
							bias-high-impedance;
							phandle = <0x4ce>;
							function = "normal";
							pins = "gpio2";
						};
					};
				};
			};
		};

		hsphy@88e3000 {
			clock-names = "ref_clk_src\0ref_clk";
			reg-names = "eusb2_phy_base\0eud_enable_reg\0eud_detect_reg";
			dummy-supply = <0x4fc>;
			vdda12-supply = <0x234>;
			reg = <0x88e3000 0x154 0x88e2000 0x04 0xc276000 0x04>;
			clocks = <0x20 0x00 0x24 0x1f>;
			vdd-supply = <0x233>;
			reset-names = "phy_reset";
			resets = <0x24 0x15>;
			phandle = <0x231>;
			qcom,vdd-voltage-level = <0x00 0xd6d80 0xd6d80>;
			usb-repeater = <0x4fc>;
			compatible = "qcom,usb-snps-eusb2-phy";
		};

		qcom,msm-stub-codec {
			phandle = <0x452>;
			compatible = "qcom,msm-stub-codec";
		};

		tpdm@10880000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10880000 0x1000>;
			atid = <0x46>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x395>;
			status = "disabled";
			coresight-name = "coresight-tpdm-spss";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x150>;
						phandle = <0x152>;
					};
				};
			};
		};

		funnel@13810000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x13810000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb908>;
			phandle = <0x3c0>;
			coresight-name = "coresight-funnel-apss";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1c7>;
						phandle = <0x216>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x1c8>;
						phandle = <0x1c6>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1c9>;
						phandle = <0x1ed>;
					};
				};
			};
		};

		csr@10001000 {
			reg-names = "csr-base";
			qcom,usb-bam-support;
			reg = <0x10001000 0x1000>;
			qcom,blk-size = <0x01>;
			qcom,hwctrl-set-support;
			phandle = <0x20a>;
			coresight-name = "coresight-csr";
			qcom,set-byte-cntr-support;
			compatible = "qcom,coresight-csr";
		};

		tpda@10882000 {
			clock-names = "apb_pclk";
			qcom,dsb-elem-size = <0x00 0x20>;
			reg-names = "tpda-base";
			reg = <0x10882000 0x1000>;
			clocks = <0x8d>;
			qcom,cmb-elem-size = <0x00 0x20>;
			arm,primecell-periphid = <0xbb969>;
			phandle = <0x396>;
			qcom,tpda-atid = <0x46>;
			status = "disabled";
			coresight-name = "coresight-tpda-spss";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x152>;
						phandle = <0x150>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x151>;
						phandle = <0x194>;
					};
				};
			};
		};

		qcom,qmp-tme {
			qcom,early-boot;
			mbox-desc-offset = <0x00>;
			interrupt-parent = <0x90>;
			#mbox-cells = <0x01>;
			label = "tme";
			interrupts = <0x17 0x00 0x01>;
			mbox-names = "tme_qmp";
			mboxes = <0x90 0x17 0x00>;
			priority = <0x00>;
			qcom,remote-pid = <0x0e>;
			phandle = <0xb0>;
			compatible = "qcom,qmp-mbox";
		};

		ss_mafpc_FAB_dtsi {
			samsung,mafpc_check_tx_post_revA = <0x29010000 0x39f 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3fc 0x5a5a2901 0x00 0xabf0007 0xff000010 0x29 0x1000000 0x28700 0x29010000 0x27a 0x21290100 0x02 0xdd012901 0x00 0x3fca5a5 0x29010000 0x3f0 0xa5a52901 0x00 0x39f5a5a>;
			samsung,mafpc_setting_pre_revA = [29 01 00 00 01 00 02 75 40 29 01 00 00 00 00 02 87 00];
			samsung,mafpc_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 87 00 29 01 00 00 00 00 03 f0 a5 a5];
			label = "mafpc_FAB_dtsi";
			samsung,mafpc_check_tx_pre1_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 03 b0 27 d8 29 01 00 00 00 00 02 d8 15 29 01 00 00 00 00 0a bf 01 07 ff 00 00 10 00 00 00 29 01 00 00 00 00 2d 87 11 09 0f 00 00 81 81 81 ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff f0 f0 ff 29 01 00 00 00 00 02 7a 00 29 01 00 00 22 00 02 dd 00 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			samsung,support_mafpc;
			samsung,mafpc_crc_pass_data = [58 17];
			phandle = <0x689>;
			samsung,mafpc_brightness_scale_revA = [29 00 00 00 00 00 03 b0 08 87 29 00 00 00 00 00 04 87 ff ff ff];
			samsung,mafpc_on_revA = <0x29010000 0x3f0 0x5a5a2901 0x00 0x2d871109 0xf000081 0x8181ffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xfffffff0 0xf0ff2901 0x00 0x3f0a5a5>;
			samsung,mafpc_check_rx_cmds_revA = [06 01 00 00 00 00 01 14 02 00];
			samsung,mafpc_on_factory_revA = <0x29010000 0x3f0 0x5a5a2901 0x00 0x2d871109 0xf000081 0x8181ffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xfffffff0 0xf0ff2901 0x00 0x3f0a5a5>;
			samsung,mafpc_setting_post_revA = [29 01 00 00 00 00 02 75 01];
		};

		cpuss-sleep-stats@17800054 {
			reg-names = "seq_lpm_cntr_cfg_cpu0\0seq_lpm_cntr_cfg_cpu1\0seq_lpm_cntr_cfg_cpu2\0seq_lpm_cntr_cfg_cpu3\0seq_lpm_cntr_cfg_cpu4\0seq_lpm_cntr_cfg_cpu5\0seq_lpm_cntr_cfg_cpu6\0seq_lpm_cntr_cfg_cpu7\0l3_seq_lpm_cntr_cfg\0apss_seq_mem_base";
			num-cpus = <0x08>;
			reg = <0x17800054 0x04 0x17810054 0x04 0x17820054 0x04 0x17830054 0x04 0x17840054 0x04 0x17850054 0x04 0x17860054 0x04 0x17870054 0x04 0x178a0098 0x04 0x178c0000 0x10000>;
			compatible = "qcom,cpuss-sleep-stats";
		};

		modem_etm0 {
			atid = <0x24 0x25>;
			qcom,inst-id = <0x02>;
			coresight-name = "coresight-modem-etm0";
			compatible = "qcom,coresight-remote-etm";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x15c>;
						phandle = <0x1b8>;
					};
				};
			};
		};

		qcom,smem {
			memory-region = <0xac>;
			hwlocks = <0xad 0x03>;
			phandle = <0x345>;
			compatible = "qcom,smem";
		};

		reboot_reason {
			nvmem-cell-names = "restart_reason";
			nvmem-cells = <0x4e7>;
			compatible = "qcom,reboot-reason";
		};

		qcom,cpu-voltage-cdev {
			compatible = "qcom,cc-cooling-devices";

			qcom,apc1-cluster {
				qcom,cpus = <0x19 0x1c>;
				phandle = <0x426>;
				#cooling-cells = <0x02>;
			};
		};

		sensor_stm {
			atid = <0x17>;
			qcom,dummy-source;
			phandle = <0x380>;
			coresight-name = "coresight-sensor-stm";
			compatible = "qcom,coresight-dummy";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x130>;
						phandle = <0x165>;
					};
				};
			};
		};

		spi@890000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			sec,pinctrl_skip_sleep;
			spi-max-frequency = <0x2faf080>;
			reg = <0x890000 0x4000>;
			pinctrl-1 = <0x552 0x553 0x554 0x555>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x80 0x24 0x8a 0x24 0x8b>;
			interrupts = <0x00 0x24a 0x04>;
			qcom,wrapper-core = <0x103>;
			pinctrl-2 = <0x556 0x557 0x558 0x559>;
			pinctrl-0 = <0x552 0x553 0x554 0x555>;
			dmas = <0x102 0x00 0x04 0x01 0x40 0x00 0x102 0x01 0x04 0x01 0x40 0x00>;
			sec,pinctrl_active;
			pinctrl-names = "default\0sleep\0active\0suspend";
			#size-cells = <0x00>;
			phandle = <0x378>;
			pinctrl-3 = <0x55a 0x55b 0x55c 0x55d>;
			status = "ok";
			#address-cells = <0x01>;
			compatible = "qcom,spi-geni";

			ese_spi@0 {
				spi-max-frequency = <0x1312d00>;
				reg = <0x00>;
				nxp,nfcc = <0x55e>;
				p61,ap_vendor = "qualcomm";
				compatible = "p61";
			};
		};

		cti@13900000 {
			clock-names = "apb_pclk";
			reg = <0x13900000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3f0>;
			coresight-name = "coresight-cti-apss_cti2";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		cti@10b21000 {
			clock-names = "apb_pclk";
			reg = <0x10b21000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3e9>;
			status = "disabled";
			coresight-name = "coresight-cti-ssc_cti1";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		qcom,csid0@acb7000 {
			src-clock-name = "csid_clk_src";
			clock-names = "csid_clk_src\0csid_clk\0csiphy_rx_clk";
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			reg-names = "csid\0csid_top\0rt_wrapper";
			reg = <0xacb7000 0xd00 0xacb6000 0x1000 0xac62000 0x64000>;
			clocks = <0x27 0x25 0x27 0x24 0x27 0x26>;
			interrupts = <0x00 0x1d0 0x01>;
			gdsc-supply = <0x274>;
			interrupt-names = "csid";
			regulator-names = "gdsc";
			reg-cam-base = <0xb7000 0xb6000 0x62000>;
			clock-rates = <0x17d78400 0x00 0x00 0x1c9c3800 0x00 0x00 0x1c9c3800 0x00 0x00 0x1c9c3800 0x00 0x00 0x1c9c3800 0x00 0x00>;
			cell-index = <0x00>;
			clock-control-debugfs = "true";
			phandle = <0x70b>;
			shared-clks = <0x01 0x00 0x00>;
			status = "ok";
			compatible = "qcom,csid680_110";
		};

		tpdm@10841000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10841000 0x1000>;
			atid = <0x4e>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x387>;
			coresight-name = "coresight-tpdm-prng";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x142>;
						phandle = <0x1d1>;
					};
				};
			};
		};

		tpdm@10c20000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10c20000 0x1000>;
			atid = <0x4b>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x3a2>;
			status = "disabled";
			coresight-name = "coresight-tpdm-sdcc-4";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x160>;
						phandle = <0x1a3>;
					};
				};
			};
		};

		cti@10961000 {
			clock-names = "apb_pclk";
			reg = <0x10961000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3df>;
			status = "disabled";
			coresight-name = "coresight-cti-gpu_isdb_cti";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		ete4 {
			atid = <0x05>;
			qcom,skip-power-up;
			cpu = <0x19>;
			coresight-name = "coresight-ete4";
			compatible = "arm,embedded-trace-extension";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x212>;
						phandle = <0x21b>;
					};
				};
			};
		};

		cti@12070000 {
			clock-names = "apb_pclk";
			reg = <0x12070000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x405>;
			coresight-name = "coresight-cti-cpu6";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		spi@994000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0x994000 0x4000>;
			pinctrl-1 = <0xdd>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x60 0x24 0x86 0x24 0x87>;
			interrupts = <0x00 0x25e 0x04>;
			qcom,wrapper-core = <0xc4>;
			pinctrl-0 = <0xdc>;
			dmas = <0xc7 0x00 0x05 0x01 0x40 0x00 0xc7 0x01 0x05 0x01 0x40 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x35c>;
			status = "disabled";
			#address-cells = <0x01>;
			compatible = "qcom,spi-geni";
		};

		qcom,memlat {
			phandle = <0x325>;
			compatible = "qcom,memlat";

			ddrqos {
				qcom,miss-ev = <0x1000>;
				qcom,target-dev = <0x51>;
				qcom,sampling-path = <0x52>;
				compatible = "qcom,memlat-grp";

				prime-latfloor {
					qcom,cpulist = <0x1c>;
					phandle = <0x327>;
					qcom,cpufreq-memfreq-tbl = <0x1e7800 0x00 0x2b1100 0x01>;
					qcom,sampling-enabled;
					compatible = "qcom,memlat-mon";
				};

				gold {
					qcom,cpulist = <0x19 0x1a 0x1b 0x1c>;
					phandle = <0x326>;
					qcom,cpufreq-memfreq-tbl = <0x1cb600 0x00 0x2b1100 0x01>;
					qcom,sampling-enabled;
					compatible = "qcom,memlat-mon";
				};
			};

			llcc {
				qcom,miss-ev = <0x37>;
				qcom,target-dev = <0x4d>;
				qcom,sampling-path = <0x4e>;
				compatible = "qcom,memlat-grp";

				gold {
					qcom,cpulist = <0x19 0x1a 0x1b 0x1c>;
					qcom,cpufreq-memfreq-tbl = <0x9ab00 0x493e0 0x10fe00 0x71c50 0x143700 0x927c0 0x1cb600 0xc4c70 0x274200 0xe3c88 0x2db400 0x104410>;
					qcom,sampling-enabled;
					compatible = "qcom,memlat-mon";
				};

				gold-compute {
					qcom,compute-mon;
					qcom,cpulist = <0x19 0x1a 0x1b 0x1c>;
					qcom,cpufreq-memfreq-tbl = <0x1cb600 0x493e0 0x2db400 0x927c0>;
					qcom,sampling-enabled;
					compatible = "qcom,memlat-mon";
				};

				silver {
					qcom,cpulist = <0x15 0x16 0x17 0x18>;
					qcom,cpufreq-memfreq-tbl = <0x87f00 0x493e0 0x15f900 0x71c50 0x1b8a00 0x927c0>;
					qcom,sampling-enabled;
					compatible = "qcom,memlat-mon";
				};
			};

			l3 {
				qcom,miss-ev = <0x17>;
				qcom,target-dev = <0x4f>;
				qcom,sampling-path = <0x50>;
				compatible = "qcom,memlat-grp";

				gold {
					qcom,cpulist = <0x19 0x1a 0x1b>;
					qcom,cpufreq-memfreq-tbl = <0x9ab00 0x7e900 0xd7a00 0x96000 0x10fe00 0xdc500 0x143700 0xf3c00 0x193200 0x135600 0x1e7800 0x168f00 0x258000 0x185100 0x274200 0x1a1300 0x286e00 0x1b86e0>;
					qcom,sampling-enabled;
					compatible = "qcom,memlat-mon";
				};

				prime-compute {
					qcom,compute-mon;
					qcom,cpulist = <0x1c>;
					qcom,cpufreq-memfreq-tbl = <0x1e7800 0x4b000 0x2db400 0x1a1300>;
					qcom,sampling-enabled;
					compatible = "qcom,memlat-mon";
				};

				prime {
					qcom,cpulist = <0x1c>;
					qcom,cpufreq-memfreq-tbl = <0xc0300 0x7e900 0xe1000 0x96000 0x11df00 0xdc500 0x156300 0xf3c00 0x193200 0x135600 0x1e7800 0x168f00 0x25cb00 0x185100 0x2b1100 0x1a1300 0x2c8800 0x1b86e0>;
					qcom,sampling-enabled;
					compatible = "qcom,memlat-mon";
				};

				silver {
					qcom,cpulist = <0x15 0x16 0x17 0x18>;
					qcom,cpufreq-memfreq-tbl = <0x4b000 0x4b000 0x6bd00 0x62700 0x87f00 0x7e900 0xa8c00 0xad700 0xc4e00 0xc4e00 0xe5b00 0xdc500 0x101d00 0xf3c00 0x114900 0x106800 0x143700 0x135600 0x15f900 0x168f00 0x17bb00 0x185100 0x197d00 0x1a1300 0x1d4c00 0x1b86e0>;
					qcom,sampling-enabled;
					compatible = "qcom,memlat-mon";
				};
			};

			ddr {
				qcom,miss-ev = <0x1000>;
				qcom,target-dev = <0x4b>;
				qcom,sampling-path = <0x4c>;
				compatible = "qcom,memlat-grp";

				prime-latfloor {
					qcom,cpulist = <0x1c>;
					qcom,cpufreq-memfreq-tbl = <0x278d00 0x858b8 0x2db400 0x30c460>;
					qcom,sampling-enabled;
					compatible = "qcom,memlat-mon";
				};

				gold {
					qcom,cpulist = <0x19 0x1a 0x1b>;
					qcom,cpufreq-memfreq-tbl = <0xd7a00 0x858b8 0x10fe00 0xbb800 0x143700 0x17ba38 0x1cb600 0x1febe0 0x274200 0x29bf80 0x2db400 0x30c460>;
					qcom,sampling-enabled;
					compatible = "qcom,memlat-mon";
				};

				gold-compute {
					qcom,compute-mon;
					qcom,cpulist = <0x19 0x1a 0x1b 0x1c>;
					qcom,cpufreq-memfreq-tbl = <0x1cb600 0x858b8 0x2db400 0x17ba38>;
					qcom,sampling-enabled;
					compatible = "qcom,memlat-mon";
				};

				prime {
					qcom,cpulist = <0x1c>;
					qcom,cpufreq-memfreq-tbl = <0xc0300 0x858b8 0xfd200 0xbb800 0x13a100 0x17ba38 0x1cb600 0x1febe0 0x278d00 0x29bf80 0x2db400 0x30c460>;
					qcom,sampling-enabled;
					compatible = "qcom,memlat-mon";
				};

				silver {
					qcom,cpulist = <0x15 0x16 0x17 0x18>;
					qcom,cpufreq-memfreq-tbl = <0x114900 0x858b8 0x15f900 0xbb800 0x197d00 0x17ba38>;
					qcom,sampling-enabled;
					compatible = "qcom,memlat-mon";
				};
			};
		};

		remoteproc-slpi@02400000 {
			interconnect-names = "crypto_ddr";
			clock-names = "xo";
			mx-uV-uA = <0x180 0x00>;
			reg-names = "cx\0mx\0sensor_vdd\0subsensor_vdd";
			subsensor_vdd-uV-uA = <0x1b7740 0x00>;
			memory-region = <0xb1>;
			cx-uV-uA = <0x180 0x00>;
			cx-supply = <0x94>;
			interrupts-extended = <0x42 0x09 0x01 0xb2 0x00 0x00 0xb2 0x02 0x00 0xb2 0x01 0x00 0xb2 0x03 0x00>;
			reg = <0x2400000 0x10000>;
			clocks = <0x20 0x00>;
			interrupt-names = "wdog\0fatal\0handover\0ready\0stop-ack";
			sensor_vdd-uV-uA = <0x1b7740 0x00>;
			interconnects = <0x5b 0x2b 0x46 0x200>;
			qcom,qmp = <0x8d>;
			subsensor_vdd-supply = <0x5b4>;
			mx-supply = <0x95>;
			qcom,smem-state-names = "stop";
			qcom,smem-states = <0xb3 0x00>;
			phandle = <0x5b5>;
			sensor_vdd-supply = <0x2ff>;
			status = "ok";
			compatible = "qcom,waipio-slpi-pas";

			glink-edge {
				qcom,glink-label = "dsps";
				interrupt-parent = <0x90>;
				transport = "smem";
				label = "slpi";
				interrupts = <0x04 0x00 0x01>;
				mbox-names = "dsps_smem";
				mboxes = <0x90 0x04 0x00>;
				qcom,remote-pid = <0x03>;

				qcom,msm_fastrpc_rpmsg {
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
					compatible = "qcom,msm-fastrpc-rpmsg";
				};

				qcom,slpi_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,net-id = <0x02>;
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
					qcom,low-latency;
				};
			};
		};

		qcedev@1de0000 {
			interconnect-names = "data_path";
			dma-coherent;
			reg-names = "crypto-base\0crypto-bam-base";
			qcom,bam-ee = <0x00>;
			iommus = <0x5c 0x584 0x11>;
			qcom,ce-hw-instance = <0x00>;
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			qcom,smmu-s1-enable;
			interrupts = <0x00 0x110 0x04>;
			qcom,ce-device = <0x00>;
			qcom,bam-pipe-pair = <0x02>;
			interconnects = <0x5b 0x2b 0x46 0x200>;
			qcom,ce-hw-shared;
			qcom,no-clock-support;
			phandle = <0x32d>;
			qcom,iommu-dma = "atomic";
			compatible = "qcom,qcedev";

			qcom_cedev_ns_cb {
				dma-coherent;
				iommus = <0x5c 0x588 0x00 0x5c 0x59a 0x00 0x5c 0x59f 0x00 0x5c 0x598 0x05>;
				label = "ns_context";
				compatible = "qcom,qcedev,context-bank";
			};

			qcom_cedev_s_cb {
				iommus = <0x5c 0x592 0x00 0x5c 0x597 0x00 0x5c 0x59b 0x00 0x5c 0x59e 0x00>;
				label = "secure_context";
				qcom,iommu-vmid = <0x09>;
				qcom,secure-context-bank;
				compatible = "qcom,qcedev,context-bank";
			};
		};

		spi@a8c000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0xa8c000 0x4000>;
			pinctrl-1 = <0xf3>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x6e 0x24 0x88 0x24 0x89>;
			interrupts = <0x00 0x164 0x04>;
			qcom,wrapper-core = <0xe5>;
			pinctrl-0 = <0xf2>;
			dmas = <0xe4 0x00 0x03 0x01 0x40 0x00 0xe4 0x01 0x03 0x01 0x40 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x366>;
			status = "disabled";
			#address-cells = <0x01>;
			compatible = "qcom,spi-geni";
		};

		thermal-sensor@c263000 {
			#thermal-sensor-cells = <0x01>;
			reg = <0xc263000 0x1ff 0xc222000 0x1ff>;
			interrupts = <0x00 0x1fa 0x04 0x00 0x1fc 0x04>;
			interrupt-names = "uplow\0critical";
			#qcom,sensors = <0x10>;
			phandle = <0x5e>;
			compatible = "qcom,tsens-v2";
		};

		ete2 {
			atid = <0x03>;
			qcom,skip-power-up;
			cpu = <0x17>;
			coresight-name = "coresight-ete2";
			compatible = "arm,embedded-trace-extension";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x210>;
						phandle = <0x219>;
					};
				};
			};
		};

		qcom,pmu {
			phandle = <0x321>;
			qcom,pmu-events-tbl = <0x08 0xff 0x02 0xff 0x11 0xff 0x01 0xff 0x17 0xff 0xff 0xff 0x37 0xff 0xff 0xff 0x1000 0xff 0xff 0xff>;
			qcom,long-counter;
			compatible = "qcom,pmu";
		};

		remoteproc-mss@04080000 {
			interconnect-names = "rproc_ddr\0crypto_ddr";
			clock-names = "xo";
			mx-uV-uA = <0x180 0x186a0>;
			reg-names = "cx\0mx";
			memory-region = <0x9e>;
			cx-uV-uA = <0x180 0x186a0>;
			cx-supply = <0x1e>;
			interrupts-extended = <0x01 0x00 0x108 0x01 0x9f 0x00 0x00 0x9f 0x02 0x00 0x9f 0x01 0x00 0x9f 0x03 0x00 0x9f 0x07 0x00>;
			reg = <0x4080000 0x10000>;
			clocks = <0x20 0x00>;
			interrupt-names = "wdog\0fatal\0handover\0ready\0stop-ack\0shutdown-ack";
			interconnects = <0x46 0x03 0x46 0x200 0x5b 0x2b 0x46 0x200>;
			qcom,qmp = <0x8d>;
			mx-supply = <0x9d>;
			qcom,smem-state-names = "stop";
			qcom,smem-states = <0xa0 0x00>;
			phandle = <0x33d>;
			status = "ok";
			compatible = "qcom,cape-modem-pas";

			glink-edge {
				qcom,glink-label = "mpss";
				interrupt-parent = <0x90>;
				transport = "smem";
				label = "modem";
				interrupts = <0x02 0x00 0x01>;
				mbox-names = "mpss_smem";
				mboxes = <0x90 0x02 0x00>;
				qcom,remote-pid = <0x01>;

				qcom,modem_ds {
					qcom,glink-channels = "DS";
					qcom,intents = <0x4000 0x02>;
				};

				qcom,modem_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
					qcom,low-latency;
				};
			};
		};

		qcom,spcom {
			qcom,rproc-handle = <0xa2>;
			qcom,spcom-sp2soc-rmb-pbldone-bit = <0x19>;
			qcom,spcom-ch-names = "sp_kernel\0sp_ssr";
			qcom,spcom-sp2soc-rmb-reg-addr = <0x1881020>;
			qcom,spcom-soc2sp-rmb-sp-ssr-bit = <0x00>;
			qcom,boot-enabled;
			qcom,spcom-sp2soc-rmb-initdone-bit = <0x18>;
			status = "ok";
			qcom,spcom-soc2sp-rmb-reg-addr = <0x1881030>;
			compatible = "qcom,spcom";
		};

		syscon@3d99058 {
			reg = <0x3d99058 0x04>;
			phandle = <0x32>;
			compatible = "syscon";
		};

		samsung,fsimd_debug {
			sec,debug_level = <0x494d 0x4948>;
			phandle = <0x6a8>;
			status = "okay";
			compatible = "samsung,fsimd_debug";
		};

		qmi-tmd-devices {
			phandle = <0x427>;
			compatible = "qcom,qmi-cooling-devices";

			cdsp {
				qcom,instance-id = <0x43>;

				cdsp {
					qcom,qmi-dev-name = "cdsp_sw";
					phandle = <0x76>;
					#cooling-cells = <0x02>;
				};

				cdsp_hw {
					qcom,qmi-dev-name = "cdsp_hw";
					phandle = <0x8b>;
					#cooling-cells = <0x02>;
				};
			};

			modem {
				qcom,instance-id = <0x00>;

				mmw3_dsc_kr {
					qcom,qmi-dev-name = "mmw3_dsc";
					phandle = <0x435>;
					#cooling-cells = <0x02>;
				};

				pa_lte_sdr0_dsc_kr {
					qcom,qmi-dev-name = "pa_lte_sdr0_dsc";
					phandle = <0x42c>;
					#cooling-cells = <0x02>;
				};

				modem_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					phandle = <0x438>;
					#cooling-cells = <0x02>;
				};

				pa_nr_sdr1_scg_kr {
					qcom,qmi-dev-name = "pa_nr_sdr1_scg_dsc";
					phandle = <0x431>;
					#cooling-cells = <0x02>;
				};

				pa_nr_sdr1_dsc_kr {
					qcom,qmi-dev-name = "pa_nr_sdr1_dsc";
					phandle = <0x42f>;
					#cooling-cells = <0x02>;
				};

				mmodem_lte_dsc_kr {
					qcom,qmi-dev-name = "modem_lte_dsc";
					phandle = <0x7c>;
					#cooling-cells = <0x02>;
				};

				pa_nr_sdr0_dsc_kr {
					qcom,qmi-dev-name = "pa_nr_sdr0_dsc";
					phandle = <0x42e>;
					#cooling-cells = <0x02>;
				};

				modem_nr_dsc_kr {
					qcom,qmi-dev-name = "modem_nr_dsc";
					phandle = <0x7e>;
					#cooling-cells = <0x02>;
				};

				pa_lte_sdr1_dsc_kr {
					qcom,qmi-dev-name = "pa_lte_sdr1_dsc";
					phandle = <0x42d>;
					#cooling-cells = <0x02>;
				};

				pa_nr_sdr0_scg_kr {
					qcom,qmi-dev-name = "pa_nr_sdr0_scg_dsc";
					phandle = <0x430>;
					#cooling-cells = <0x02>;
				};

				sdr1_lte_dsc_kr {
					qcom,qmi-dev-name = "sdr1_lte_dsc";
					phandle = <0x429>;
					#cooling-cells = <0x02>;
				};

				wlan {
					qcom,qmi-dev-name = "wlan";
					phandle = <0x437>;
					#cooling-cells = <0x02>;
				};

				mmw_ific_dsc_kr {
					qcom,qmi-dev-name = "mmw_ific_dsc";
					phandle = <0x436>;
					#cooling-cells = <0x02>;
				};

				mmw1_dsc_kr {
					qcom,qmi-dev-name = "mmw1_dsc";
					phandle = <0x433>;
					#cooling-cells = <0x02>;
				};

				modem_nr_scg_dsc_kr {
					qcom,qmi-dev-name = "modem_nr_scg_dsc";
					phandle = <0x7d>;
					#cooling-cells = <0x02>;
				};

				sdr0_nr_dsc_kr {
					qcom,qmi-dev-name = "sdr0_nr_dsc";
					phandle = <0x42a>;
					#cooling-cells = <0x02>;
				};

				mmw2_dsc_kr {
					qcom,qmi-dev-name = "mmw2_dsc";
					phandle = <0x434>;
					#cooling-cells = <0x02>;
				};

				sdr1_nr_dsc_kr {
					qcom,qmi-dev-name = "sdr1_nr_dsc";
					phandle = <0x42b>;
					#cooling-cells = <0x02>;
				};

				sdr0_lte_dsc_kr {
					qcom,qmi-dev-name = "sdr0_lte_dsc";
					phandle = <0x428>;
					#cooling-cells = <0x02>;
				};

				mmw0_dsc_kr {
					qcom,qmi-dev-name = "mmw0_dsc";
					phandle = <0x432>;
					#cooling-cells = <0x02>;
				};
			};

			modem_usr {
				qcom,instance-id = <0x00>;

				pa_nr_sdr1_scg_dsc {
					qcom,qmi-dev-name = "pa_nr_sdr1_scg_dsc";
				};

				pa_nr_sdr0_scg_dsc {
					qcom,qmi-dev-name = "pa_nr_sdr0_scg_dsc";
				};

				sdr0_nr_dsc {
					qcom,qmi-dev-name = "sdr0_nr_dsc";
				};

				mmw3_dsc {
					qcom,qmi-dev-name = "mmw3_dsc";
				};

				mmodem_lte_dsc {
					qcom,qmi-dev-name = "modem_lte_dsc";
				};

				mmw1_dsc {
					qcom,qmi-dev-name = "mmw1_dsc";
				};

				mmw_ific_dsc {
					qcom,qmi-dev-name = "mmw_ific_dsc";
				};

				pa_lte_sdr1_dsc {
					qcom,qmi-dev-name = "pa_lte_sdr1_dsc";
				};

				sdr1_lte_dsc {
					qcom,qmi-dev-name = "sdr1_lte_dsc";
				};

				pa_nr_sdr0_dsc {
					qcom,qmi-dev-name = "pa_nr_sdr0_dsc";
				};

				pa_lte_sdr0_dsc {
					qcom,qmi-dev-name = "pa_lte_sdr0_dsc";
				};

				pa_nr_sdr1_dsc {
					qcom,qmi-dev-name = "pa_nr_sdr1_dsc";
				};

				modem_nr_dsc {
					qcom,qmi-dev-name = "modem_nr_dsc";
				};

				modem_nr_scg_dsc {
					qcom,qmi-dev-name = "modem_nr_scg_dsc";
				};

				sdr1_nr_dsc {
					qcom,qmi-dev-name = "sdr1_nr_dsc";
				};

				mmw2_dsc {
					qcom,qmi-dev-name = "mmw2_dsc";
				};

				sdr0_lte_dsc {
					qcom,qmi-dev-name = "sdr0_lte_dsc";
				};

				mmw0_dsc {
					qcom,qmi-dev-name = "mmw0_dsc";
				};
			};
		};

		display_gpio_regulator@1 {
			enable-active-high;
			regulator-boot-on;
			regulator-name = "display_panel_avdd";
			regulator-enable-ramp-delay = <0xe9>;
			qcom,proxy-consumer-enable;
			proxy-supply = <0x524>;
			regulator-max-microvolt = <0x53ec60>;
			phandle = <0x524>;
			regulator-min-microvolt = <0x53ec60>;
			compatible = "qti-regulator-fixed";
		};

		google,debug-kinfo {
			memory-region = <0x574>;
			phandle = <0x6a0>;
			status = "okay";
			compatible = "google,debug-kinfo";
		};

		clock-controller@100000 {
			clock-names = "bi_tcxo\0sleep_clk";
			reg-names = "cc_base";
			reg = <0x100000 0x1f4200>;
			clocks = <0x20 0x00 0x21>;
			vdd_cx-supply = <0x1e>;
			#clock-cells = <0x01>;
			phandle = <0x24>;
			#reset-cells = <0x01>;
			vdd_mxa-supply = <0x1f>;
			compatible = "qcom,cape-gcc\0syscon";
		};

		samsung,upload_cause {
			sec,panic_notifier-priority = <0xff>;
			phandle = <0x6ab>;
			status = "okay";
			compatible = "samsung,upload_cause";

			samsung,qcom-upload_cause {
				phandle = <0x6ac>;
				status = "okay";
				compatible = "samsung,qcom-upload_cause";
			};
		};

		gpio_keys {
			label = "gpio-keys";
			pinctrl-0 = <0x4f9>;
			pinctrl-names = "default";
			compatible = "gpio-keys";

			vol_up {
				gpio-key,wakeup;
				linux,can-disable;
				label = "volume_up";
				gpios = <0x4fa 0x06 0x01>;
				linux,code = <0x73>;
				linux,input-type = <0x01>;
				debounce-interval = <0x0f>;
			};
		};

		qcom,cpufreq-cdev {
			qcom,cpus = <0x15 0x19 0x1c>;
			compatible = "qcom,cpufreq-cdev";
		};

		tpda@109c1000 {
			clock-names = "apb_pclk";
			qcom,dsb-elem-size = <0x02 0x20>;
			reg-names = "tpda-base";
			reg = <0x109c1000 0x1000>;
			clocks = <0x8d>;
			qcom,cmb-elem-size = <0x01 0x20>;
			arm,primecell-periphid = <0xbb969>;
			phandle = <0x3b5>;
			qcom,tpda-atid = <0x4b>;
			coresight-name = "coresight-tpda-dl_south";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x1a4>;
						phandle = <0x153>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1a3>;
						phandle = <0x160>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1a5>;
						phandle = <0x1a6>;
					};
				};
			};
		};

		cti@10b00000 {
			clock-names = "apb_pclk";
			reg = <0x10b00000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3e6>;
			qcom,extended_cti;
			coresight-name = "coresight-cti-swao_cti";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		ipcc-self-ping-slpi {
			interrupts-extended = <0x90 0x04 0x03 0x04>;
			mboxes = <0x90 0x04 0x03>;
			phandle = <0x444>;
			compatible = "qcom,ipcc-self-ping";
		};

		qcom,smp2p_interrupt_rdbg_5_out {
			qcom,smem-state-names = "rdbg-smp2p-out";
			qcom,smem-states = <0x24a 0x00>;
			compatible = "qcom,smp2p-interrupt-rdbg-5-out";
		};

		hwlock {
			syscon = <0xab 0x00 0x1000>;
			#hwlock-cells = <0x01>;
			phandle = <0xad>;
			compatible = "qcom,tcsr-mutex";
		};

		cti@10d03000 {
			clock-names = "apb_pclk";
			reg = <0x10d03000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3d7>;
			coresight-name = "coresight-cti-ddr_dl_0_cti_1";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		qcom,dsi-display@3 {
			label = "Q4_S6E3FAC_AMB619BR01";
			phandle = <0x523>;
		};

		i3c-master@880000 {
			qcom,ibi-ctrl-id = <0x0f>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			interrupts-extended = <0x01 0x00 0x175 0x04 0x42 0x23 0x04 0x42 0x22 0x04>;
			reg = <0x880000 0x4000 0xecb0000 0x10000>;
			pinctrl-1 = <0x107>;
			clocks = <0x24 0x78 0x24 0x8a 0x24 0x8b>;
			qcom,wrapper-core = <0x103>;
			pinctrl-2 = <0x108>;
			pinctrl-0 = <0x106>;
			pinctrl-names = "default\0sleep\0disable";
			#size-cells = <0x00>;
			phandle = <0x36f>;
			status = "disabled";
			#address-cells = <0x03>;
			compatible = "qcom,geni-i3c";
		};

		qcom,msm-dai-tdm-sec-rx {
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-id = <0x9110>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9010>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			phandle = <0x49c>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			compatible = "qcom,msm-dai-tdm";

			qcom,msm-dai-q6-tdm-sec-rx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9010>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x49d>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		qcom,jpegenc@ac2a000 {
			nrt-device;
			src-clock-name = "jpegenc_clk_src";
			clock-names = "jpegenc_clk_src\0jpegenc_clk";
			clock-cntl-level = "nominal";
			reg-names = "jpege_hw";
			cam_hw_pid = <0x0c 0x0e>;
			reg = <0xac2a000 0x1000>;
			clocks = <0x27 0x4b 0x27 0x4a>;
			interrupts = <0x00 0x1da 0x01>;
			gdsc-supply = <0x274>;
			interrupt-names = "jpeg";
			regulator-names = "gdsc";
			reg-cam-base = <0x2a000>;
			clock-rates = <0x23c34600 0x00>;
			cell-index = <0x00>;
			cam_hw_rd_mid = <0x00>;
			phandle = <0x71b>;
			shared-clks = <0x01 0x00>;
			status = "ok";
			cam_hw_wr_mid = <0x01>;
			compatible = "qcom,cam_jpeg_enc";
		};

		qcom,spmi-debug@10b14000 {
			clock-names = "core_clk";
			reg-names = "core\0fuse";
			reg = <0x10b14000 0x60 0x221c8784 0x04>;
			clocks = <0x8d>;
			qcom,fuse-enable-bit = <0x12>;
			depends-on-supply = <0x8e>;
			#size-cells = <0x00>;
			depends-on2-supply = <0x8f>;
			phandle = <0x332>;
			#address-cells = <0x02>;
			compatible = "qcom,spmi-pmic-arb-debug";

			qcom,pmr735b-debug@5 {
				qcom,can-sleep;
				reg = <0x05 0x00>;
				#size-cells = <0x00>;
				#address-cells = <0x02>;
				compatible = "qcom,spmi-pmic";
			};

			qcom,pm8350-debug@1 {
				qcom,can-sleep;
				reg = <0x01 0x00>;
				#size-cells = <0x00>;
				#address-cells = <0x02>;
				compatible = "qcom,spmi-pmic";
			};

			qcom,pm8350b-debug@3 {
				qcom,can-sleep;
				reg = <0x03 0x00>;
				#size-cells = <0x00>;
				#address-cells = <0x02>;
				compatible = "qcom,spmi-pmic";
			};

			qcom,pm8350c-debug@2 {
				qcom,can-sleep;
				reg = <0x02 0x00>;
				#size-cells = <0x00>;
				#address-cells = <0x02>;
				compatible = "qcom,spmi-pmic";
			};

			qcom,pm8450-debug@7 {
				qcom,can-sleep;
				reg = <0x07 0x00>;
				#size-cells = <0x00>;
				#address-cells = <0x02>;
				compatible = "qcom,spmi-pmic";
			};

			qcom,pm8010-debug@8 {
				qcom,can-sleep;
				reg = <0x08 0x00>;
				#size-cells = <0x00>;
				#address-cells = <0x02>;
				compatible = "qcom,spmi-pmic";
			};

			qcom,pm8010-debug@9 {
				qcom,can-sleep;
				reg = <0x09 0x00>;
				#size-cells = <0x00>;
				#address-cells = <0x02>;
				compatible = "qcom,spmi-pmic";
			};

			qcom,pmr735a-debug@4 {
				qcom,can-sleep;
				reg = <0x04 0x00>;
				#size-cells = <0x00>;
				#address-cells = <0x02>;
				compatible = "qcom,spmi-pmic";
			};

			qcom,pmk8350-debug@0 {
				qcom,can-sleep;
				reg = <0x00 0x00>;
				#size-cells = <0x00>;
				#address-cells = <0x02>;
				compatible = "qcom,spmi-pmic";
			};
		};

		cti@10b13000 {
			clock-names = "apb_pclk";
			reg = <0x10b13000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3eb>;
			status = "disabled";
			coresight-name = "coresight-cti-cortex_m3";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		stm@10002000 {
			clock-names = "apb_pclk";
			reg-names = "stm-base\0stm-stimulus-base";
			reg = <0x10002000 0x1000 0x16280000 0x180000>;
			atid = <0x10>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb962>;
			phandle = <0x392>;
			coresight-name = "coresight-stm";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x14d>;
						phandle = <0x1e8>;
					};
				};
			};
		};

		ete6 {
			atid = <0x07>;
			qcom,skip-power-up;
			cpu = <0x1b>;
			coresight-name = "coresight-ete6";
			compatible = "arm,embedded-trace-extension";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x214>;
						phandle = <0x21d>;
					};
				};
			};
		};

		tpdm@10900000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10900000 0x1000>;
			atid = <0x4e>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x386>;
			status = "disabled";
			coresight-name = "coresight-tpdm-gpu";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x141>;
						phandle = <0x16b>;
					};
				};
			};
		};

		qcom,cpas-cdm0@ac24000 {
			nrt-device;
			clock-names = "cam_cc_cpas_ahb_clk";
			clock-cntl-level = "svs";
			reg-names = "cpas-cdm";
			cam_hw_pid = <0x18>;
			reg = <0xac24000 0x400>;
			label = "cpas-cdm";
			clocks = <0x27 0x0c>;
			interrupts = <0x00 0x1cd 0x01>;
			gdsc-supply = <0x274>;
			interrupt-names = "cpas-cdm";
			regulator-names = "gdsc";
			reg-cam-base = <0x24000>;
			cdm-client-names = "ife3\0ife4\0ife5\0ife6\0ife7";
			clock-rates = <0x00>;
			cell-index = <0x00>;
			single-context-cdm;
			config-fifo;
			fifo-depths = <0x40 0x00 0x00 0x00>;
			status = "ok";
			cam-hw-mid = <0x00>;
			compatible = "qcom,cam-cpas-cdm2_1";
		};

		tpdm_turing_llm {
			atid = <0x4e>;
			qcom,dummy-source;
			phandle = <0x192>;
			coresight-name = "coresight-tpdm-turing-llm";
			compatible = "qcom,coresight-dummy";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x140>;
						phandle = <0x18d>;
					};
				};
			};
		};

		qcom,sde_rscc@af20000 {
			interconnect-names = "qcom,sde-data-bus0\0qcom,sde-data-bus1";
			clock-names = "vsync_clk\0gdsc_clk\0iface_clk";
			reg-names = "drv\0wrapper";
			reg = <0xaf20000 0x4d68 0xaf30000 0x3fd4>;
			clocks = <0x26 0x49 0x26 0x40 0x26 0x48>;
			vdd-supply = <0x2c>;
			interconnects = <0x340 0x3e9 0x46 0x5e8 0x340 0x3e9 0x46 0x5e8>;
			cell-index = <0x00>;
			qcom,sde-dram-channels = <0x02>;
			phandle = <0x504>;
			qcom,msm-bus,active-only;
			qcom,sde-rsc-version = <0x04>;
			compatible = "qcom,sde-rsc";
		};

		tpda@10c2e000 {
			clock-names = "apb_pclk";
			qcom,dsb-elem-size = <0x05 0x20 0x06 0x20 0x07 0x20 0x09 0x20 0x0a 0x20 0x0c 0x20 0x0f 0x20 0x11 0x20 0x14 0x20 0x15 0x20 0x19 0x20 0x1a 0x20>;
			reg-names = "tpda-base";
			reg = <0x10c2e000 0x1000>;
			clocks = <0x8d>;
			qcom,cmb-elem-size = <0x07 0x20 0x08 0x20 0x0a 0x20 0x0d 0x40 0x0e 0x40 0x10 0x20 0x13 0x40 0x16 0x20 0x17 0x20 0x19 0x40 0x1b 0x40>;
			arm,primecell-periphid = <0xbb969>;
			phandle = <0x3c1>;
			qcom,tpda-atid = <0x4e>;
			coresight-name = "coresight-tpda-dl_center";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x1d9>;
						phandle = <0x185>;
					};
				};

				port@a {
					reg = <0x0a>;

					endpoint {
						remote-endpoint = <0x1ca>;
						phandle = <0x19b>;
					};
				};

				port@19 {
					reg = <0x19>;

					endpoint {
						remote-endpoint = <0x1dd>;
						phandle = <0x147>;
					};
				};

				port@1a {
					reg = <0x1a>;

					endpoint {
						remote-endpoint = <0x1d4>;
						phandle = <0x148>;
					};
				};

				port@e {
					reg = <0x0e>;

					endpoint {
						remote-endpoint = <0x1ce>;
						phandle = <0x1a1>;
					};
				};

				port@d {
					reg = <0x0d>;

					endpoint {
						remote-endpoint = <0x1cb>;
						phandle = <0x19f>;
					};
				};

				port@9 {
					reg = <0x09>;

					endpoint {
						remote-endpoint = <0x1db>;
						phandle = <0x199>;
					};
				};

				port@17 {
					reg = <0x17>;

					endpoint {
						remote-endpoint = <0x1d2>;
						phandle = <0x146>;
					};
				};

				port@8 {
					reg = <0x08>;

					endpoint {
						remote-endpoint = <0x1dc>;
						phandle = <0x187>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x1da>;
						phandle = <0x183>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x1d8>;
						phandle = <0x174>;
					};
				};

				port@13 {
					reg = <0x13>;

					endpoint {
						remote-endpoint = <0x1d1>;
						phandle = <0x142>;
					};
				};

				port@11 {
					reg = <0x11>;

					endpoint {
						remote-endpoint = <0x1cf>;
						phandle = <0x16c>;
					};
				};

				port@c {
					reg = <0x0c>;

					endpoint {
						remote-endpoint = <0x1cc>;
						phandle = <0x19d>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x1d7>;
						phandle = <0x181>;
					};
				};

				port@f {
					reg = <0x0f>;

					endpoint {
						remote-endpoint = <0x1cd>;
						phandle = <0x18f>;
					};
				};

				port@14 {
					reg = <0x14>;

					endpoint {
						remote-endpoint = <0x1d5>;
						phandle = <0x143>;
					};
				};

				port@10 {
					reg = <0x10>;

					endpoint {
						remote-endpoint = <0x1d0>;
						phandle = <0x191>;
					};
				};

				port@1b {
					reg = <0x1b>;

					endpoint {
						remote-endpoint = <0x1d6>;
						phandle = <0x149>;
					};
				};

				port@16 {
					reg = <0x16>;

					endpoint {
						remote-endpoint = <0x1d3>;
						phandle = <0x145>;
					};
				};

				port@15 {
					reg = <0x15>;

					endpoint {
						remote-endpoint = <0x1de>;
						phandle = <0x144>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1df>;
						phandle = <0x1e0>;
					};
				};
			};
		};

		funnel@109c2000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x109c2000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb908>;
			phandle = <0x3b6>;
			coresight-name = "coresight-funnel-dl_south";
			compatible = "arm,primecell";

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x1a6>;
						phandle = <0x1a5>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1a7>;
						phandle = <0x1eb>;
					};
				};
			};
		};

		qcom,msm-dai-q6-spdif-sec-rx {
			qcom,msm-dai-q6-dev-id = <0x5002>;
			phandle = <0x4b2>;
			compatible = "qcom,msm-dai-q6-spdif";
		};

		i2c@894000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg = <0x894000 0x4000>;
			pinctrl-1 = <0x11d>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x82 0x24 0x8a 0x24 0x8b>;
			interrupts = <0x00 0x24b 0x04>;
			qcom,wrapper-core = <0x103>;
			pinctrl-0 = <0x11c>;
			dmas = <0x102 0x00 0x05 0x03 0x40 0x00 0x102 0x01 0x05 0x03 0x40 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x379>;
			status = "disabled";
			#address-cells = <0x01>;
			compatible = "qcom,i2c-geni";
		};

		qcom,msm-transcode-loopback {
			phandle = <0x44e>;
			compatible = "qcom,msm-transcode-loopback";
		};

		adsp-sleepmon {
			qcom,wait_time_lpi = <0x0f>;
			qcom,wait_time_lpm = <0x0f>;
			qcom,rproc-handle = <0x33a>;
			qcom,enable_panic_lpi;
			qcom,enable_panic_lpm;
			phandle = <0x7f0>;
			compatible = "qcom,adsp-sleepmon";
		};

		ssc_etm0 {
			atid = <0x22>;
			qcom,inst-id = <0x08>;
			coresight-name = "coresight-ssc-etm0";
			compatible = "qcom,coresight-remote-etm";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x12c>;
						phandle = <0x164>;
					};
				};
			};
		};

		apps-smmu@15000000 {
			#iommu-cells = <0x02>;
			dma-coherent;
			reg-names = "base\0tcu-base";
			qcom,context-fault-retry;
			reg = <0x15000000 0x100000 0x151ce000 0x20>;
			ranges;
			qcom,num-smr-override = <0x78>;
			interrupts = <0x00 0x41 0x04 0x00 0x61 0x04 0x00 0x62 0x04 0x00 0x63 0x04 0x00 0x64 0x04 0x00 0x65 0x04 0x00 0x66 0x04 0x00 0x67 0x04 0x00 0x68 0x04 0x00 0x69 0x04 0x00 0x6a 0x04 0x00 0x6b 0x04 0x00 0x6c 0x04 0x00 0x6d 0x04 0x00 0x6e 0x04 0x00 0x6f 0x04 0x00 0x70 0x04 0x00 0x71 0x04 0x00 0x72 0x04 0x00 0x73 0x04 0x00 0x74 0x04 0x00 0x75 0x04 0x00 0x76 0x04 0x00 0xb5 0x04 0x00 0xb6 0x04 0x00 0xb7 0x04 0x00 0xb8 0x04 0x00 0xb9 0x04 0x00 0xba 0x04 0x00 0xbb 0x04 0x00 0xbc 0x04 0x00 0xbd 0x04 0x00 0xbe 0x04 0x00 0xbf 0x04 0x00 0xc0 0x04 0x00 0x13b 0x04 0x00 0x13c 0x04 0x00 0x13d 0x04 0x00 0x13e 0x04 0x00 0x13f 0x04 0x00 0x140 0x04 0x00 0x141 0x04 0x00 0x142 0x04 0x00 0x143 0x04 0x00 0x144 0x04 0x00 0x145 0x04 0x00 0x146 0x04 0x00 0x147 0x04 0x00 0x148 0x04 0x00 0x149 0x04 0x00 0x14a 0x04 0x00 0x14b 0x04 0x00 0x14c 0x04 0x00 0x14d 0x04 0x00 0x14e 0x04 0x00 0x14f 0x04 0x00 0x150 0x04 0x00 0x151 0x04 0x00 0x152 0x04 0x00 0x153 0x04 0x00 0x154 0x04 0x00 0x155 0x04 0x00 0x156 0x04 0x00 0x157 0x04 0x00 0x158 0x04 0x00 0x159 0x04 0x00 0x18b 0x04 0x00 0x18c 0x04 0x00 0x18d 0x04 0x00 0x18e 0x04 0x00 0x18f 0x04 0x00 0x190 0x04 0x00 0x191 0x04 0x00 0x192 0x04 0x00 0x193 0x04 0x00 0x194 0x04 0x00 0x195 0x04 0x00 0x196 0x04 0x00 0x197 0x04 0x00 0x198 0x04 0x00 0x199 0x04 0x00 0x1a2 0x04 0x00 0x1a3 0x04 0x00 0x19c 0x04 0x00 0x1a5 0x04 0x00 0x2c3 0x04 0x00 0x1a7 0x04 0x00 0x1a8 0x04 0x00 0x1a9 0x04 0x00 0x2b2 0x04 0x00 0x2b3 0x04 0x00 0x2b4 0x04 0x00 0x2b5 0x04 0x00 0x2b6 0x04 0x00 0x2b7 0x04 0x00 0x2b8 0x04 0x00 0x2b9 0x04>;
			qcom,use-3-lvl-tables;
			qcom,skip-init;
			qcom,num-context-banks-override = <0x4e>;
			#size-cells = <0x01>;
			phandle = <0x5c>;
			qcom,handoff-smrs = <0x2800 0x402>;
			#address-cells = <0x01>;
			#global-interrupts = <0x01>;
			qcom,actlr = <0x01 0x24e0 0x01 0x01 0xce0 0x01 0x01 0x1420 0x303 0x02 0x3420 0x303 0x04 0x3560 0x303 0x05 0x3420 0x303 0x06 0x3560 0x303 0x07 0x3560 0x303 0x08 0x3560 0x303 0x09 0x3560 0x303 0x0c 0x3560 0x303 0x0d 0x3560 0x303 0x0e 0x3560 0x303 0x0f 0x3560 0x303 0x121 0x2c80 0x01 0x165 0x2400 0x303 0x800 0x460 0x01 0x880 0x400 0x01 0x1000 0x400 0x303 0x1003 0x2520 0x303 0x100a 0x400 0x303 0x100b 0x420 0x303 0x2000 0x420 0x01 0x2002 0x500 0x01 0x2003 0x560 0x303 0x2040 0x420 0x01 0x2042 0x1520 0x303 0x206b 0x1500 0x303 0x2080 0x400 0x01 0x20a0 0x400 0x01 0x20c0 0x400 0x01 0x20e0 0x400 0x01 0x2100 0x420 0x01 0x2101 0x400 0x01 0x2161 0x400 0x303 0x2180 0x400 0x103 0x2181 0x404 0x103 0x2182 0x400 0x103 0x2183 0x400 0x103 0x2184 0x400 0x103 0x2187 0x400 0x103 0x2800 0x402 0x01 0x2801 0x00 0x01 0x2803 0x00 0x01 0x2806 0x400 0x01 0x2c01 0x00 0x01 0x2c03 0x00 0x01>;
			compatible = "qcom,qsmmu-v500";

			cam_0_tbu@151d9000 {
				reg-names = "base\0status-reg";
				reg = <0x151d9000 0x1000 0x151ce210 0x08>;
				qcom,stream-id-range = <0x800 0x400>;
				qcom,micro-idle;
				phandle = <0x40e>;
				compatible = "qcom,qsmmuv500-tbu";
			};

			pcie_tbu@151ed000 {
				reg-names = "base\0status-reg";
				reg = <0x151ed000 0x1000 0x151ce238 0x08>;
				qcom,stream-id-range = <0x1c00 0x400>;
				qcom,micro-idle;
				phandle = <0x413>;
				status = "disabled";
				compatible = "qcom,qsmmuv500-tbu";
			};

			sf_1_tbu@151f5000 {
				reg-names = "base\0status-reg";
				reg = <0x151f5000 0x1000 0x151ce248 0x08>;
				qcom,stream-id-range = <0x2400 0x400>;
				qcom,micro-idle;
				phandle = <0x415>;
				compatible = "qcom,qsmmuv500-tbu";
			};

			cam_1_tbu@151dd000 {
				reg-names = "base\0status-reg";
				reg = <0x151dd000 0x1000 0x151ce218 0x08>;
				qcom,stream-id-range = <0xc00 0x400>;
				qcom,micro-idle;
				phandle = <0x40f>;
				compatible = "qcom,qsmmuv500-tbu";
			};

			compute_1_tbu@151e1000 {
				reg-names = "base\0status-reg";
				reg = <0x151e1000 0x1000 0x151ce220 0x08>;
				qcom,stream-id-range = <0x1000 0x400>;
				qcom,micro-idle;
				phandle = <0x410>;
				compatible = "qcom,qsmmuv500-tbu";
			};

			sf_0_tbu@151f1000 {
				reg-names = "base\0status-reg";
				reg = <0x151f1000 0x1000 0x151ce240 0x08>;
				qcom,stream-id-range = <0x2000 0x400>;
				qcom,micro-idle;
				phandle = <0x414>;
				compatible = "qcom,qsmmuv500-tbu";
			};

			mdp_0_tbu@151f9000 {
				reg-names = "base\0status-reg";
				reg = <0x151f9000 0x1000 0x151ce250 0x08>;
				qcom,stream-id-range = <0x2800 0x400>;
				qcom,micro-idle;
				phandle = <0x416>;
				compatible = "qcom,qsmmuv500-tbu";
			};

			lpass_tbu@151e9000 {
				reg-names = "base\0status-reg";
				reg = <0x151e9000 0x1000 0x151ce230 0x08>;
				qcom,stream-id-range = <0x1800 0x400>;
				qcom,micro-idle;
				phandle = <0x412>;
				compatible = "qcom,qsmmuv500-tbu";
			};

			anoc_1_tbu@151d1000 {
				reg-names = "base\0status-reg";
				reg = <0x151d1000 0x1000 0x151ce200 0x08>;
				qcom,stream-id-range = <0x00 0x400>;
				qcom,micro-idle;
				phandle = <0x40c>;
				compatible = "qcom,qsmmuv500-tbu";
			};

			anoc_2_tbu@151d5000 {
				reg-names = "base\0status-reg";
				reg = <0x151d5000 0x1000 0x151ce208 0x08>;
				qcom,stream-id-range = <0x400 0x400>;
				qcom,micro-idle;
				phandle = <0x40d>;
				compatible = "qcom,qsmmuv500-tbu";
			};

			compute_0_tbu@151e5000 {
				reg-names = "base\0status-reg";
				reg = <0x151e5000 0x1000 0x151ce228 0x08>;
				qcom,stream-id-range = <0x1400 0x400>;
				qcom,micro-idle;
				phandle = <0x411>;
				compatible = "qcom,qsmmuv500-tbu";
			};

			mdp_1_tbu@151fd000 {
				reg-names = "base\0status-reg";
				reg = <0x151fd000 0x1000 0x151ce258 0x08>;
				qcom,stream-id-range = <0x2c00 0x400>;
				qcom,micro-idle;
				phandle = <0x417>;
				compatible = "qcom,qsmmuv500-tbu";
			};
		};

		qcom,dcvs {
			ranges;
			#size-cells = <0x01>;
			phandle = <0x322>;
			#address-cells = <0x01>;
			compatible = "qcom,dcvs";

			ddrqos {
				qcom,bus-width = <0x01>;
				phandle = <0x51>;
				qcom,freq-tbl = <0x4a>;
				qcom,dcvs-hw-type = <0x03>;
				compatible = "qcom,dcvs-hw";

				sp {
					interconnects = <0x46 0x03 0x46 0x200>;
					qcom,dcvs-path-type = <0x00>;
					phandle = <0x52>;
					compatible = "qcom,dcvs-path";
				};
			};

			llcc {
				qcom,bus-width = <0x10>;
				phandle = <0x4d>;
				qcom,freq-tbl = <0x48>;
				qcom,dcvs-hw-type = <0x01>;
				compatible = "qcom,dcvs-hw";

				fp {
					qcom,fp-voter = <0x47>;
					qcom,dcvs-path-type = <0x01>;
					phandle = <0x4e>;
					compatible = "qcom,dcvs-path";
				};

				sp {
					interconnects = <0x49 0x02 0x49 0x235>;
					qcom,dcvs-path-type = <0x00>;
					phandle = <0x324>;
					compatible = "qcom,dcvs-path";
				};
			};

			l3 {
				qcom,bus-width = <0x20>;
				reg-names = "l3-base\0l3tbl-base";
				reg = <0x17d90000 0x4000 0x17d90100 0xa0>;
				phandle = <0x4f>;
				qcom,dcvs-hw-type = <0x02>;
				compatible = "qcom,dcvs-hw";

				sp {
					qcom,dcvs-path-type = <0x00>;
					qcom,shared-offset = <0x90>;
					phandle = <0x50>;
					compatible = "qcom,dcvs-path";
				};
			};

			ddr {
				qcom,bus-width = <0x04>;
				phandle = <0x4b>;
				qcom,freq-tbl = <0x45>;
				qcom,dcvs-hw-type = <0x00>;
				compatible = "qcom,dcvs-hw";

				fp {
					qcom,fp-voter = <0x47>;
					qcom,dcvs-path-type = <0x01>;
					phandle = <0x4c>;
					compatible = "qcom,dcvs-path";
				};

				sp {
					interconnects = <0x46 0x03 0x46 0x200>;
					qcom,dcvs-path-type = <0x00>;
					phandle = <0x323>;
					compatible = "qcom,dcvs-path";
				};
			};
		};

		qcom,gdsc@adf3050 {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <0x1f4>;
			reg = <0xadf3050 0x04>;
			qcom,retain-regs;
			regulator-name = "cam_cc_sfe_0_gdsc";
			clocks = <0x24 0x0f>;
			parent-supply = <0x2b>;
			phandle = <0x272>;
			compatible = "qcom,gdsc";
		};

		i2c@998000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg = <0x998000 0x4000>;
			pinctrl-1 = <0xdf>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x62 0x24 0x86 0x24 0x87>;
			interrupts = <0x00 0x25f 0x04>;
			qcom,wrapper-core = <0xc4>;
			pinctrl-0 = <0xde>;
			dmas = <0xc7 0x00 0x06 0x03 0x40 0x00 0xc7 0x01 0x06 0x03 0x40 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x35d>;
			status = "disabled";
			#address-cells = <0x01>;
			compatible = "qcom,i2c-geni";
		};

		tpdm@10c60000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10c60000 0x1000>;
			atid = <0x4e>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x19c>;
			coresight-name = "coresight-tpdm-mdss";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x13b>;
						phandle = <0x170>;
					};
				};
			};
		};

		rx_core_clk {
			qcom,codec-lpass-clk-id = <0x30e>;
			#clock-cells = <0x01>;
			qcom,codec-lpass-ext-clk-freq = <0x1588800>;
			phandle = <0x729>;
			qcom,codec-ext-clk-src = <0x05>;
			compatible = "qcom,audio-ref-clk";
		};

		cti@12030000 {
			clock-names = "apb_pclk";
			reg = <0x12030000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x401>;
			coresight-name = "coresight-cti-cpu2";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		qcom,msm-dai-tdm-sen-tx {
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-id = <0x9151>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9051>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			phandle = <0x4ae>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			compatible = "qcom,msm-dai-tdm";

			qcom,msm-dai-q6-tdm-sen-tx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9051>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x4af>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		qcom,msm-dai-mi2s {
			phandle = <0x45a>;
			compatible = "qcom,msm-dai-mi2s";

			qcom,msm-dai-q6-mi2s-sec {
				qcom,msm-dai-q6-mi2s-dev-id = <0x01>;
				phandle = <0x45c>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x00>;
				compatible = "qcom,msm-dai-q6-mi2s";
			};

			qcom,msm-dai-q6-mi2s-tert {
				qcom,msm-dai-q6-mi2s-dev-id = <0x02>;
				phandle = <0x45d>;
				qcom,msm-mi2s-rx-lines = <0x00>;
				qcom,msm-mi2s-tx-lines = <0x03>;
				compatible = "qcom,msm-dai-q6-mi2s";
			};

			qcom,msm-dai-q6-mi2s-prim {
				qcom,msm-dai-q6-mi2s-dev-id = <0x00>;
				phandle = <0x45b>;
				qcom,msm-mi2s-rx-lines = <0x03>;
				qcom,msm-mi2s-tx-lines = <0x00>;
				compatible = "qcom,msm-dai-q6-mi2s";
			};

			qcom,msm-dai-q6-mi2s-senary {
				qcom,msm-dai-q6-mi2s-dev-id = <0x05>;
				phandle = <0x460>;
				qcom,msm-mi2s-rx-lines = <0x00>;
				qcom,msm-mi2s-tx-lines = <0x03>;
				compatible = "qcom,msm-dai-q6-mi2s";
			};

			qcom,msm-dai-q6-mi2s-quat {
				qcom,msm-dai-q6-mi2s-dev-id = <0x03>;
				phandle = <0x45e>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x02>;
				compatible = "qcom,msm-dai-q6-mi2s";
			};

			qcom,msm-dai-q6-mi2s-quin {
				qcom,msm-dai-q6-mi2s-dev-id = <0x04>;
				phandle = <0x45f>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x02>;
				compatible = "qcom,msm-dai-q6-mi2s";
			};
		};

		rsc@17a00000 {
			reg-names = "drv-0\0drv-1\0drv-2\0drv-3";
			reg = <0x17a00000 0x10000 0x17a10000 0x10000 0x17a20000 0x10000 0x17a30000 0x10000>;
			label = "apps_rsc";
			qcom,tcs-config = <0x02 0x03 0x00 0x02 0x01 0x02 0x03 0x00 0x04 0x01>;
			power-domains = <0x1d>;
			interrupts = <0x00 0x03 0x04 0x00 0x04 0x04 0x00 0x05 0x04>;
			qcom,drv-id = <0x02>;
			phandle = <0x2f6>;
			qcom,tcs-offset = <0xd00>;
			compatible = "qcom,rpmh-rsc";

			rpmh-regulator-ldoe7 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,resource-name = "ldoe7";
				qcom,supported-modes = <0x02 0x04>;
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pmr735a-l7 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0x2ab980>;
					regulator-name = "pmr735a_l7";
					regulator-max-microvolt = <0x2ab980>;
					phandle = <0x41>;
					regulator-min-microvolt = <0x2ab980>;
				};
			};

			rpmh-regulator-lcxlvl {
				qcom,resource-name = "lcx.lvl";
				compatible = "qcom,rpmh-arc-regulator";

				regulator-pm8350-l8-level {
					qcom,set = <0x03>;
					regulator-name = "pm8350_l8_level";
					regulator-max-microvolt = <0xffff>;
					phandle = <0x94>;
					regulator-min-microvolt = <0x10>;
					qcom,init-voltage-level = <0x10>;
				};
			};

			rpmh-regulator-ebilvl {
				qcom,resource-name = "ebi.lvl";
				compatible = "qcom,rpmh-arc-regulator";

				regulator-pm8450-s2-level {
					qcom,set = <0x03>;
					regulator-name = "pm8450_s2_level";
					regulator-max-microvolt = <0xffff>;
					phandle = <0x319>;
					regulator-min-microvolt = <0x10>;
					qcom,init-voltage-level = <0x10>;
				};
			};

			rpmh-regulator-ldoc7 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0x00 0x1388>;
				qcom,resource-name = "ldoc7";
				qcom,supported-modes = <0x04>;
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pm8350c-l7 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0x2ab980>;
					regulator-name = "pm8350c_l7";
					qcom,init-mode = <0x04>;
					regulator-max-microvolt = <0x2ab980>;
					phandle = <0x5b8>;
					regulator-min-microvolt = <0x2ab980>;
				};
			};

			rpmh-regulator-ldoc12 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,resource-name = "ldoc12";
				qcom,supported-modes = <0x02 0x04>;
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pm8350c-l12 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0x1b7740>;
					regulator-always-on;
					regulator-name = "pm8350c_l12";
					qcom,init-mode = <0x04>;
					regulator-max-microvolt = <0x1e3660>;
					phandle = <0x308>;
					regulator-min-microvolt = <0x1b7740>;
				};
			};

			rpmh-regulator-smpe3 {
				qcom,resource-name = "smpe3";
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pmr735a-s3 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0x493e0>;
					regulator-name = "pmr735a_s3";
					regulator-max-microvolt = <0x23e380>;
					phandle = <0x30d>;
					regulator-min-microvolt = <0x493e0>;
				};
			};

			rpmh-regulator-ldoc9 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0x00 0x1388>;
				qcom,resource-name = "ldoc9";
				qcom,supported-modes = <0x04>;
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pm8350c-l9 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0x2ab980>;
					regulator-name = "pm8350c_l9";
					qcom,init-mode = <0x04>;
					regulator-max-microvolt = <0x2ab980>;
					phandle = <0x306>;
					regulator-min-microvolt = <0x2ab980>;
				};
			};

			qcom,dcvs-fp {
				qcom,ddr-bcm-name = "MC3";
				qcom,llcc-bcm-name = "SH5";
				phandle = <0x47>;
				compatible = "qcom,dcvs-fp";
			};

			rpmh-regulator-ldoe1 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,resource-name = "ldoe1";
				qcom,supported-modes = <0x02 0x04>;
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pmr735a-l1 {
					qcom,set = <0x03>;
					qcom,init-voltage = "\0\f5";
					regulator-name = "pmr735a_l1";
					qcom,init-mode = <0x04>;
					regulator-max-microvolt = <0xd6d80>;
					phandle = <0x30e>;
					regulator-min-microvolt = "\0\f5";
				};
			};

			rpmh-regulator-ldob6 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,resource-name = "ldob6";
				qcom,supported-modes = <0x02 0x04>;
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pm8350-l6 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0x124f80>;
					regulator-name = "pm8350_l6";
					qcom,init-mode = <0x04>;
					regulator-max-microvolt = <0x128e00>;
					phandle = <0x2f9>;
					regulator-min-microvolt = <0x124f80>;
				};
			};

			rpmh-regulator-ldof2 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,resource-name = "ldof2";
				qcom,supported-modes = <0x02 0x04>;
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pmr735b-l2 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0x124f80>;
					regulator-name = "pmr735b_l2";
					qcom,init-mode = <0x04>;
					regulator-max-microvolt = <0x124f80>;
					phandle = <0x315>;
					regulator-min-microvolt = <0x124f80>;
				};
			};

			rpmh-regulator-ldof5 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,resource-name = "ldof5";
				qcom,supported-modes = <0x02 0x04>;
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pmr735b-l5 {
					qcom,set = <0x03>;
					qcom,init-voltage = "\0\f5";
					regulator-name = "pmr735b_l5";
					qcom,init-mode = <0x04>;
					regulator-max-microvolt = "\0\f5";
					phandle = <0x317>;
					regulator-min-microvolt = "\0\f5";
				};
			};

			rpmh-regulator-ldob9 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,resource-name = "ldob9";
				qcom,supported-modes = <0x02 0x04>;
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pm8350-l9 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0x124f80>;
					regulator-name = "pm8350_l9";
					qcom,init-mode = <0x04>;
					regulator-max-microvolt = <0x13e5c0>;
					phandle = <0x2fb>;
					regulator-min-microvolt = <0x124f80>;
				};
			};

			rpmh-regulator-ldoe4 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,resource-name = "ldoe4";
				qcom,supported-modes = <0x02 0x04>;
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pmr735a-l4 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0x1b1980>;
					regulator-name = "pmr735a_l4";
					qcom,init-mode = <0x04>;
					regulator-max-microvolt = <0x1b1980>;
					phandle = <0x311>;
					regulator-min-microvolt = <0x1b1980>;
				};
			};

			rpmh-regulator-ldob3 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,resource-name = "ldob3";
				qcom,supported-modes = <0x02 0x04>;
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pm8350-l3 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0xdcb40>;
					regulator-name = "pm8350_l3";
					qcom,init-mode = <0x04>;
					regulator-max-microvolt = <0xecd10>;
					phandle = <0x2f8>;
					regulator-min-microvolt = <0xd4670>;
				};
			};

			rpmh-regulator-ldoc8 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,resource-name = "ldoc8";
				qcom,supported-modes = <0x02 0x04>;
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pm8350c-l8 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0x1b7740>;
					regulator-name = "pm8350c_l8";
					qcom,init-mode = <0x04>;
					regulator-max-microvolt = <0x1b7740>;
					phandle = <0x305>;
					regulator-min-microvolt = <0x1b7740>;
				};
			};

			rpmh-regulator-ldob7 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,resource-name = "ldob7";
				qcom,supported-modes = <0x02 0x04>;
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pm8350-l7 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0x263540>;
					regulator-name = "pm8350_l7";
					qcom,init-mode = <0x04>;
					regulator-max-microvolt = <0x3613c0>;
					phandle = <0x2fa>;
					regulator-min-microvolt = <0x249f00>;
				};
			};

			rpmh-regulator-ldoc6 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,resource-name = "ldoc6";
				qcom,supported-modes = <0x02 0x04>;
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pm8350c-l6 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0x2d2a80>;
					regulator-name = "pm8350c_l6";
					qcom,init-mode = <0x04>;
					regulator-max-microvolt = <0x2f4d60>;
					phandle = <0x303>;
					regulator-min-microvolt = <0x2f4d60>;
				};
			};

			rpmh-regulator-smpc1 {
				qcom,resource-name = "smpc1";
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pm8350c-s1 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0x1cafc0>;
					regulator-name = "pm8350c_s1";
					regulator-max-microvolt = <0x1ee240>;
					phandle = <0x3f>;
					regulator-min-microvolt = <0x1b7740>;
				};
			};

			rpmh-regulator-ldob5 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,resource-name = "ldob5";
				qcom,supported-modes = <0x02 0x04>;
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pm8350-l5-ao {
					qcom,set = <0x01>;
					qcom,init-voltage = <0xd6d80>;
					regulator-name = "pm8350_l5_ao";
					qcom,init-mode = <0x02>;
					regulator-max-microvolt = <0xd6d80>;
					phandle = <0x22e>;
					regulator-min-microvolt = <0xd6d80>;
				};

				regulator-pm8350-l5-so {
					qcom,init-enable = <0x00>;
					qcom,set = <0x02>;
					qcom,init-voltage = <0xd6d80>;
					regulator-name = "pm8350_l5_so";
					qcom,init-mode = <0x02>;
					regulator-max-microvolt = <0xd6d80>;
					regulator-min-microvolt = <0xd6d80>;
				};

				regulator-pm8350-l5 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0xd6d80>;
					regulator-name = "pm8350_l5";
					qcom,init-mode = <0x04>;
					regulator-max-microvolt = <0xe9e30>;
					phandle = <0x233>;
					regulator-min-microvolt = <0xafc80>;
				};
			};

			rpmh-regulator-ldoc13 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,resource-name = "ldoc13";
				qcom,supported-modes = <0x02 0x04>;
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pm8350c-l13 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0x2932e0>;
					regulator-name = "pm8350c_l13";
					qcom,init-mode = <0x04>;
					regulator-max-microvolt = <0x1b7740>;
					phandle = <0x309>;
					regulator-min-microvolt = <0x1b7740>;
				};
			};

			rpmh-regulator-ldoc11 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,resource-name = "ldoc11";
				qcom,supported-modes = <0x02 0x04>;
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pm8350c-l11 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0x263540>;
					regulator-name = "pm8350c_l11";
					qcom,init-mode = <0x04>;
					regulator-max-microvolt = <0x1cfde0>;
					phandle = <0x307>;
					regulator-min-microvolt = <0x1b7740>;
				};
			};

			rpmh-regulator-smpc10 {
				qcom,resource-name = "smpc10";
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pm8350c-s10 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0x100d60>;
					regulator-name = "pm8350c_s10";
					regulator-max-microvolt = <0x11da50>;
					phandle = <0x2fe>;
					regulator-min-microvolt = <0x100d60>;
				};
			};

			rpmh-regulator-ldoe5 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,resource-name = "ldoe5";
				qcom,supported-modes = <0x02 0x04>;
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pmr735a-l5 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0xd6d80>;
					regulator-name = "pmr735a_l5";
					qcom,init-mode = <0x04>;
					regulator-max-microvolt = <0xe09c0>;
					phandle = <0x312>;
					regulator-min-microvolt = <0xd6d80>;
				};
			};

			rpmh-regulator-ldoc4 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,resource-name = "ldoc4";
				qcom,supported-modes = <0x02 0x04>;
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pm8350c-l4 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0x18b820>;
					regulator-name = "pm8350c_l4";
					qcom,init-mode = <0x04>;
					regulator-max-microvolt = <0x325aa0>;
					phandle = <0x301>;
					regulator-min-microvolt = <0x18b820>;
				};
			};

			rpmh-regulator-bobc1 {
				qcom,regulator-type = "pmic5-bob";
				qcom,mode-threshold-currents = <0x00 0xf4240>;
				qcom,resource-name = "bobc1";
				qcom,supported-modes = <0x00 0x03>;
				qcom,send-defaults;
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pm8350c-bob-ao {
					qcom,set = <0x01>;
					qcom,init-voltage = <0x2de600>;
					regulator-name = "pm8350c_bob_ao";
					qcom,init-mode = <0x03>;
					regulator-max-microvolt = <0x3c6cc0>;
					phandle = <0x30b>;
					regulator-min-microvolt = <0x2de600>;
				};

				regulator-pm8350c-bob {
					qcom,set = <0x03>;
					qcom,init-voltage = "\02K";
					regulator-name = "pm8350c_bob";
					qcom,init-mode = <0x00>;
					regulator-max-microvolt = <0x3c6cc0>;
					phandle = <0x30a>;
					regulator-min-microvolt = <0x2de600>;
				};
			};

			rpmh-regulator-cxlvl {
				qcom,resource-name = "cx.lvl";
				proxy-supply = <0x1e>;
				compatible = "qcom,rpmh-arc-regulator";

				regulator-pm8350c-s6-level-ao {
					qcom,set = <0x01>;
					regulator-name = "pm8350c_s6_level_ao";
					regulator-max-microvolt = <0xffff>;
					phandle = <0x2fd>;
					regulator-min-microvolt = <0x10>;
					qcom,init-voltage-level = <0x10>;
				};

				regulator-pm8350c-s6-level {
					qcom,set = <0x03>;
					regulator-name = "pm8350c_s6_level";
					qcom,proxy-consumer-enable;
					regulator-max-microvolt = <0xffff>;
					phandle = <0x1e>;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					regulator-min-microvolt = <0x10>;
					qcom,init-voltage-level = <0x180>;
				};

				regulator-pm8350c-s6-mmcx-sup-level {
					qcom,set = <0x03>;
					regulator-name = "pm8350c_s6_mmcx_sup_level";
					regulator-max-microvolt = <0xffff>;
					phandle = <0x44>;
					regulator-min-microvolt = <0x30>;
					qcom,init-voltage-level = <0x30>;
				};
			};

			rpmh-regulator-ldoe2 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,resource-name = "ldoe2";
				qcom,supported-modes = <0x02 0x04>;
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pmr735a-l2 {
					qcom,set = <0x03>;
					qcom,init-voltage = "\0\aS";
					regulator-name = "pmr735a_l2";
					qcom,init-mode = <0x04>;
					regulator-max-microvolt = <0x124f80>;
					phandle = <0x30f>;
					regulator-min-microvolt = "\0\aS";
				};
			};

			rpmh-regulator-smpb12 {
				qcom,resource-name = "smpb12";
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pm8350-s12 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0x132a40>;
					regulator-name = "pm8350_s12";
					regulator-max-microvolt = <0x1f20c0>;
					phandle = <0x40>;
					regulator-min-microvolt = <0x12ad40>;
				};
			};

			rpmh-regulator-ldoc10 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,resource-name = "ldoc10";
				qcom,supported-modes = <0x02 0x04>;
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pm8350c-l10-so {
					qcom,init-enable = <0x00>;
					qcom,set = <0x02>;
					qcom,init-voltage = <0x124f80>;
					regulator-name = "pm8350c_l10_so";
					qcom,init-mode = <0x02>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
				};

				regulator-pm8350c-l10-ao {
					qcom,set = <0x01>;
					qcom,init-voltage = <0x124f80>;
					regulator-name = "pm8350c_l10_ao";
					qcom,init-mode = <0x02>;
					regulator-max-microvolt = <0x124f80>;
					phandle = <0x22f>;
					regulator-min-microvolt = <0x124f80>;
				};

				regulator-pm8350c-l10 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0x124f80>;
					regulator-name = "pm8350c_l10";
					qcom,init-mode = <0x04>;
					regulator-max-microvolt = <0x13e5c0>;
					phandle = <0x234>;
					regulator-min-microvolt = <0x124f80>;
				};
			};

			bcm_voter {
				phandle = <0xa8>;
				compatible = "qcom,bcm-voter";
			};

			rpmh-regulator-ldof4 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,resource-name = "ldof4";
				qcom,supported-modes = <0x02 0x04>;
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pmr735b-l4 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0x1b7740>;
					regulator-name = "pmr735b_l4";
					qcom,init-mode = <0x04>;
					regulator-max-microvolt = <0x1b7740>;
					phandle = <0x316>;
					regulator-min-microvolt = <0x1b7740>;
				};
			};

			rpmh-regulator-mmcxlvl {
				qcom,resource-name = "mmcx.lvl";
				proxy-supply = <0x22>;
				compatible = "qcom,rpmh-arc-regulator";

				regulator-pm8450-s4-level-ao {
					qcom,set = <0x01>;
					regulator-name = "pm8450_s4_level_ao";
					regulator-max-microvolt = <0xffff>;
					phandle = <0x31b>;
					regulator-min-microvolt = <0x10>;
					qcom,init-voltage-level = <0x10>;
				};

				regulator-pm8450-s4-level {
					qcom,set = <0x03>;
					regulator-name = "pm8450_s4_level";
					qcom,proxy-consumer-enable;
					regulator-max-microvolt = <0xffff>;
					phandle = <0x22>;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					regulator-min-microvolt = <0x10>;
					qcom,init-voltage-level = <0x180>;
					pm8450_s4_level-parent-supply = <0x44>;
				};
			};

			rpmh-regulator-ldob1 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,resource-name = "ldob1";
				qcom,supported-modes = <0x02 0x04>;
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pm8350-l1 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0xdea80>;
					regulator-name = "pm8350_l1";
					qcom,init-mode = <0x04>;
					regulator-max-microvolt = <0xe09c0>;
					phandle = <0x235>;
					regulator-min-microvolt = <0xcaa30>;
				};
			};

			rpmh-regulator-mxclvl {
				qcom,resource-name = "mxc.lvl";
				proxy-supply = <0x23>;
				compatible = "qcom,rpmh-arc-regulator";

				regulator-pm8350c-s2-gfx-voter-level {
					qcom,set = <0x03>;
					regulator-name = "pm8350c_s2_gfx_voter_level";
					pm8350c_s2_gfx_voter_level-parent-supply = <0x43>;
					regulator-max-microvolt = <0xffff>;
					phandle = <0x35>;
					regulator-min-microvolt = <0x30>;
					qcom,init-voltage-level = <0x30>;
				};

				regulator-pm8350c-s2-level {
					qcom,set = <0x03>;
					regulator-name = "pm8350c_s2_level";
					qcom,proxy-consumer-enable;
					regulator-max-microvolt = <0xffff>;
					phandle = <0x23>;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					regulator-min-microvolt = <0x10>;
					qcom,init-voltage-level = <0x180>;
				};

				regulator-pm8350c-s2-mmcx-voter-level {
					qcom,set = <0x03>;
					regulator-name = "pm8350c_s2_mmcx_voter_level";
					vin-supply = <0x22>;
					regulator-max-microvolt = <0xffff>;
					phandle = <0x2b>;
					regulator-min-microvolt = <0x30>;
					qcom,init-voltage-level = <0x30>;
				};

				regulator-pm8350c-s2-level-ao {
					qcom,set = <0x01>;
					regulator-name = "pm8350c_s2_level_ao";
					regulator-max-microvolt = <0xffff>;
					phandle = <0x2fc>;
					regulator-min-microvolt = <0x10>;
					qcom,init-voltage-level = <0x10>;
				};
			};

			rpmh-regulator-ldoc5 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,resource-name = "ldoc5";
				qcom,supported-modes = <0x02 0x04>;
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pm8350c-l5 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0x18b820>;
					regulator-name = "pm8350c_l5";
					qcom,init-mode = <0x04>;
					regulator-max-microvolt = <0x325aa0>;
					phandle = <0x302>;
					regulator-min-microvolt = <0x18b820>;
				};
			};

			rpmh-regulator-smpb11 {
				qcom,resource-name = "smpb11";
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pm8350-s11 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0xe86c0>;
					regulator-name = "pm8350_s11";
					regulator-max-microvolt = <0x11da50>;
					phandle = <0x3e>;
					regulator-min-microvolt = <0x5d430>;
				};
			};

			rpmh-regulator-smpe2 {
				qcom,resource-name = "smpe2";
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pmr735a-s2 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0x7a120>;
					regulator-name = "pmr735a_s2";
					regulator-max-microvolt = <0xfde80>;
					phandle = <0xbe>;
					regulator-min-microvolt = <0x7a120>;
				};
			};

			rpmh-regulator-gfxlvl {
				qcom,resource-name = "gfx.lvl";
				compatible = "qcom,rpmh-arc-regulator";

				regulator-pm8350-s5-level {
					qcom,set = <0x03>;
					regulator-name = "pm8350_s5_level";
					regulator-max-microvolt = <0xffff>;
					phandle = <0x43>;
					regulator-min-microvolt = <0x10>;
					qcom,init-voltage-level = <0x10>;
				};
			};

			rpmh-regulator-ldof1 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,resource-name = "ldof1";
				qcom,supported-modes = <0x02 0x04>;
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pmr735b-l1 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0xdea80>;
					regulator-name = "pmr735b_l1";
					qcom,init-mode = <0x04>;
					regulator-max-microvolt = <0xdea80>;
					phandle = <0x314>;
					regulator-min-microvolt = <0xdea80>;
				};
			};

			rpmh-regulator-ldod1 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,resource-name = "ldod1";
				qcom,supported-modes = <0x02 0x04>;
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pm8350b-l1 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0x124f80>;
					regulator-name = "pm8350b_l1";
					qcom,init-mode = <0x04>;
					regulator-max-microvolt = <0x13c680>;
					phandle = <0x30c>;
					regulator-min-microvolt = <0x124f80>;
				};
			};

			rpmh-regulator-ldob2 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,resource-name = "ldob2";
				qcom,supported-modes = <0x02 0x04>;
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pm8350-l2 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0x2ee000>;
					regulator-name = "pm8350_l2";
					qcom,init-mode = <0x04>;
					regulator-max-microvolt = <0x325aa0>;
					phandle = <0x2f7>;
					regulator-min-microvolt = <0x2932e0>;
				};
			};

			rpmh-regulator-ldoe6 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,resource-name = "ldoe6";
				qcom,supported-modes = <0x02 0x04>;
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pmr735a-l6 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0x124f80>;
					regulator-name = "pmr735a_l6";
					qcom,init-mode = <0x04>;
					regulator-max-microvolt = <0x124f80>;
					phandle = <0x313>;
					regulator-min-microvolt = <0x124f80>;
				};
			};

			rpmh-regulator-lmxlvl {
				qcom,resource-name = "lmx.lvl";
				compatible = "qcom,rpmh-arc-regulator";

				regulator-pm8450-l1-level {
					qcom,set = <0x03>;
					regulator-name = "pm8450_l1_level";
					regulator-max-microvolt = <0xffff>;
					phandle = <0x95>;
					regulator-min-microvolt = <0x10>;
					qcom,init-voltage-level = <0x10>;
				};
			};

			qcom,rpmhclk {
				#clock-cells = <0x01>;
				phandle = <0x20>;
				compatible = "qcom,waipio-rpmh-clk";
			};

			rpmh-regulator-ldoh4 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,resource-name = "ldoh4";
				qcom,supported-modes = <0x02 0x04>;
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pm8450-l4 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0x1b7740>;
					regulator-name = "pm8450_l4";
					qcom,init-mode = <0x04>;
					regulator-max-microvolt = <0x1b7740>;
					phandle = <0x31e>;
					regulator-min-microvolt = <0x1b7740>;
				};
			};

			rpmh-regulator-ldoh3 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,resource-name = "ldoh3";
				qcom,supported-modes = <0x02 0x04>;
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pm8450-l3 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0xd36d0>;
					regulator-name = "pm8450_l3";
					qcom,init-mode = <0x04>;
					regulator-max-microvolt = <0x00>;
					phandle = <0x31d>;
					regulator-min-microvolt = <0x00>;
				};
			};

			rpmh-regulator-smph3 {
				qcom,resource-name = "smph3";
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pm8450-s3 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0x7b0c0>;
					regulator-name = "pm8450_s3";
					regulator-max-microvolt = <0x8b290>;
					phandle = <0x31a>;
					regulator-min-microvolt = <0x72bf0>;
				};
			};

			rpmh-regulator-smpb10 {
				qcom,resource-name = "smpb10";
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pm8350-s10 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0x1b7740>;
					regulator-name = "pm8350_s10";
					regulator-max-microvolt = <0x1b7740>;
					phandle = <0x3d>;
					regulator-min-microvolt = <0x1b7740>;
				};
			};

			rpmh-regulator-ldoh2 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,resource-name = "ldoh2";
				qcom,supported-modes = <0x02 0x04>;
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pm8450-l2 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0xc8320>;
					regulator-name = "pm8450_l2";
					qcom,init-mode = <0x04>;
					regulator-max-microvolt = <0x00>;
					phandle = <0x247>;
					regulator-min-microvolt = <0x00>;
				};
			};

			rpmh-regulator-ldoe3 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,resource-name = "ldoe3";
				qcom,supported-modes = <0x02 0x04>;
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pmr735a-l3 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0x124f80>;
					regulator-name = "pmr735a_l3";
					qcom,init-mode = <0x04>;
					regulator-max-microvolt = <0x124f80>;
					phandle = <0x310>;
					regulator-min-microvolt = <0x124f80>;
				};
			};

			rpmh-regulator-ldoc2 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,resource-name = "ldoc2";
				qcom,supported-modes = <0x02 0x04>;
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pm8350c-l2 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0x1b7740>;
					regulator-name = "pm8350c_l2";
					qcom,init-mode = <0x04>;
					regulator-max-microvolt = <0x1b7740>;
					phandle = <0x2ff>;
					regulator-min-microvolt = <0x1b7740>;
				};
			};

			rpmh-regulator-msslvl {
				qcom,resource-name = "mss.lvl";
				compatible = "qcom,rpmh-arc-regulator";

				regulator-pm8350c-s4-level {
					qcom,set = <0x03>;
					regulator-name = "pm8350c_s4_level";
					regulator-max-microvolt = <0xffff>;
					phandle = <0x9d>;
					regulator-min-microvolt = <0x10>;
					qcom,init-voltage-level = <0x10>;
				};
			};

			rpmh-regulator-mxlvl {
				qcom,resource-name = "mx.lvl";
				proxy-supply = <0x1f>;
				compatible = "qcom,rpmh-arc-regulator";

				regulator-pm8450-s6-level-ao {
					qcom,set = <0x01>;
					regulator-name = "pm8450_s6_level_ao";
					regulator-max-microvolt = <0xffff>;
					phandle = <0x31c>;
					regulator-min-microvolt = <0x10>;
					qcom,init-voltage-level = <0x10>;
				};

				regulator-pm8450-s6-level {
					qcom,set = <0x03>;
					regulator-name = "pm8450_s6_level";
					qcom,proxy-consumer-enable;
					regulator-max-microvolt = <0xffff>;
					phandle = <0x1f>;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					regulator-min-microvolt = <0x10>;
					qcom,init-voltage-level = <0x180>;
				};
			};

			rpmh-regulator-ldof6 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0x00 0x7530>;
				qcom,resource-name = "ldof6";
				qcom,supported-modes = <0x02 0x04>;
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pmr735b-l6 {
					qcom,set = <0x03>;
					qcom,init-voltage = "\0\aS";
					regulator-name = "pmr735b_l6";
					qcom,init-mode = <0x04>;
					regulator-max-microvolt = <0xdcb40>;
					phandle = <0x318>;
					regulator-min-microvolt = "\0\aS";
				};
			};

			rpmh-regulator-ldoc3 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0x00 0x2710>;
				qcom,resource-name = "ldoc3";
				qcom,supported-modes = <0x02 0x04>;
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pm8350c-l3 {
					qcom,set = <0x03>;
					qcom,init-voltage = <0x2932e0>;
					regulator-name = "pm8350c_l3";
					qcom,init-mode = <0x04>;
					regulator-max-microvolt = <0x1b7740>;
					phandle = <0x300>;
					regulator-min-microvolt = <0x1b7740>;
				};
			};
		};

		spi@898000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0x898000 0x4000>;
			pinctrl-1 = <0x123>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x84 0x24 0x8a 0x24 0x8b>;
			interrupts = <0x00 0x243 0x04>;
			qcom,wrapper-core = <0x103>;
			pinctrl-0 = <0x122>;
			dmas = <0x102 0x00 0x06 0x01 0x40 0x00 0x102 0x01 0x06 0x01 0x40 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x37c>;
			status = "disabled";
			#address-cells = <0x01>;
			compatible = "qcom,spi-geni";
		};

		qcom,csiphy0@ace4000 {
			src-clock-name = "csi0phytimer_clk_src";
			clock-names = "cphy_rx_clk_src\0csiphy0_clk\0csi0phytimer_clk_src\0csi0phytimer_clk";
			clock-cntl-level = "lowsvs\0nominal";
			reg-names = "csiphy";
			reg = <0xace4000 0x2000>;
			rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
			clocks = <0x27 0x17 0x27 0x27 0x27 0x19 0x27 0x18>;
			interrupts = <0x00 0x1dd 0x01>;
			interrupt-names = "CSIPHY0";
			csi-vdd-0p9-supply = <0x233>;
			csi-vdd-1p2-supply = <0x2f9>;
			regulator-names = "gdscr\0csi-vdd-1p2\0csi-vdd-0p9";
			reg-cam-base = <0xe4000>;
			rgltr-cntrl-support;
			clock-rates = <0x17d78400 0x00 0x17d78400 0x00 0x1c9c3800 0x00 0x17d78400 0x00>;
			cell-index = <0x00>;
			rgltr-load-current = <0x00 0xe808 0x23e38>;
			phandle = <0x6ca>;
			shared-clks = <0x01 0x00 0x00 0x00>;
			gdscr-supply = <0x274>;
			rgltr-max-voltage = <0x00 0x130b00 0xdea80>;
			status = "ok";
			rgltr-enable-sync = <0x01>;
			compatible = "qcom,csiphy-v2.1.3\0qcom,csiphy";
		};

		qcom,msm-lsm-client {
			phandle = <0x478>;
			compatible = "qcom,msm-lsm-client";
		};

		qcom,mdss_dsi_ctrl0@ae94000 {
			clock-names = "byte_clk\0byte_clk_rcg\0byte_intf_clk\0pixel_clk\0pixel_clk_rcg\0esc_clk\0xo";
			reg-names = "dsi_ctrl\0disp_cc_base\0mdp_intf_base";
			interrupt-parent = <0x50f>;
			reg = <0xae94000 0x400 0xaf0f000 0x04 0xae36000 0x300>;
			label = "dsi-ctrl-0";
			vdda-1p2-supply = <0x234>;
			clocks = <0x26 0x03 0x26 0x04 0x26 0x06 0x26 0x41 0x26 0x42 0x26 0x37 0x20 0x00>;
			interrupts = <0x04 0x00>;
			frame-threshold-time-us = <0x320>;
			cell-index = <0x00>;
			phandle = <0x516>;
			compatible = "qcom,dsi-ctrl-hw-v2.6";
			qcom,split-link-supported;

			qcom,ctrl-supply-entries {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-disable-load = <0x00>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-enable-load = <0x40d8>;
					qcom,supply-max-voltage = <0x13e5c0>;
					qcom,supply-min-voltage = <0x124f80>;
				};
			};
		};

		funnel_ete {
			coresight-name = "coresight-funnel-ete";
			compatible = "arm,coresight-static-funnel";

			in-ports {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x21e>;
						phandle = <0x215>;
					};
				};

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x217>;
						phandle = <0x20e>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x219>;
						phandle = <0x210>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x21d>;
						phandle = <0x214>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x21b>;
						phandle = <0x212>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x21c>;
						phandle = <0x213>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x218>;
						phandle = <0x20f>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x21a>;
						phandle = <0x211>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x216>;
						phandle = <0x1c7>;
					};
				};
			};
		};

		cti@12040000 {
			clock-names = "apb_pclk";
			reg = <0x12040000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x402>;
			coresight-name = "coresight-cti-cpu3";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		qcom,pcie1_msi@0x17110040 {
			interrupt-parent = <0x01>;
			reg = <0x17110040 0x00>;
			interrupts = <0x00 0x320 0x01 0x00 0x321 0x01 0x00 0x322 0x01 0x00 0x323 0x01 0x00 0x324 0x01 0x00 0x325 0x01 0x00 0x326 0x01 0x00 0x327 0x01 0x00 0x328 0x01 0x00 0x329 0x01 0x00 0x32a 0x01 0x00 0x32b 0x01 0x00 0x32c 0x01 0x00 0x32d 0x01 0x00 0x32e 0x01 0x00 0x32f 0x01 0x00 0x330 0x01 0x00 0x331 0x01 0x00 0x332 0x01 0x00 0x333 0x01 0x00 0x334 0x01 0x00 0x335 0x01 0x00 0x336 0x01 0x00 0x337 0x01 0x00 0x338 0x01 0x00 0x339 0x01 0x00 0x33a 0x01 0x00 0x33b 0x01 0x00 0x33c 0x01 0x00 0x33d 0x01 0x00 0x33e 0x01 0x00 0x33f 0x01>;
			phandle = <0x241>;
			status = "disabled";
			msi-controller;
			compatible = "qcom,pci-msi";
		};

		ssusb@a600000 {
			interconnect-names = "usb-ddr\0usb-ipa\0ddr-usb";
			clock-names = "core_clk\0iface_clk\0bus_aggr_clk\0utmi_clk\0sleep_clk\0xo";
			reg-names = "core_base";
			qcom,core-clk-rate-disconnected = <0x7f28155>;
			interrupts-extended = <0x42 0x0e 0x01 0x01 0x00 0x82 0x04 0x42 0x11 0x04 0x42 0x0f 0x01>;
			samsung,cc_dir = <0x3c 0x5b 0x00>;
			reg = <0xa600000 0x100000>;
			ranges;
			qcom,pm-qos-latency = <0x02>;
			USB3_GDSC-supply = <0x2f>;
			extcon = <0x230>;
			clocks = <0x24 0xa9 0x24 0x14 0x24 0x0c 0x24 0xab 0x24 0xae 0x24 0xaf>;
			interrupt-names = "dp_hs_phy_irq\0pwr_event_irq\0ss_phy_irq\0dm_hs_phy_irq";
			qcom,dis-sending-cm-l1-quirk;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			reset-names = "core_reset";
			interconnects = <0xa7 0x3a 0x46 0x200 0xa7 0x3a 0xa3 0x210 0x49 0x02 0xa3 0x22a>;
			usb-role-switch;
			qcom,num-gsi-evt-buffs = <0x03>;
			qcom,core-clk-rate = <0xbebc200>;
			qcom,use-eusb2-phy;
			#size-cells = <0x01>;
			resets = <0x24 0x1a>;
			qcom,use-pdc-interrupts;
			phandle = <0x43a>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			#address-cells = <0x01>;
			compatible = "qcom,dwc-usb3-msm";

			dwc3@a600000 {
				snps,ssp-u3-u0-quirk;
				dma-coherent;
				dr_mode = "otg";
				iommus = <0x5c 0x00 0x00>;
				reg = <0xa600000 0xd93c>;
				snps,is-utmi-l1-suspend;
				tx-fifo-resize;
				snps,has-lpm-erratum;
				interrupts = <0x00 0x85 0x04>;
				maximum-speed = "super-speed";
				usb-role-switch;
				snps,dis_u2_susphy_quirk;
				usb-phy = <0x231 0x232>;
				snps,hird-threshold = [00];
				qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
				snps,disable-clk-gating;
				qcom,iommu-dma = "atomic";
				compatible = "snps,dwc3";
			};

			port {

				endpoint {
					remote-endpoint = <0x4fd>;
					phandle = <0x4fe>;
				};
			};
		};

		qcom,qupv3_2_geni_se@8c0000 {
			interconnect-names = "qup-core\0snoc-llcc\0qup-ddr";
			dma-coherent;
			iommus = <0x5c 0x483 0x00>;
			reg = <0x8c0000 0x2000>;
			interconnects = <0xc0 0x2a 0xc0 0x241 0xc1 0x0f 0x49 0x235 0x5b 0x0b 0x46 0x200>;
			qcom,msm-bus,num-paths = <0x03>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			phandle = <0x103>;
			status = "ok";
			qcom,iommu-dma = "fastmap";
			compatible = "qcom,qupv3-geni-se";
		};

		qcom,tpg15@acf8000 {
			src-clock-name = "cphy_rx_clk_src";
			clock-names = "cphy_rx_clk_src\0csid_csiphy_rx_clk";
			clock-cntl-level = "lowsvs\0nominal";
			reg-names = "tpg2\0cam_cpas_top";
			reg = <0xacf8000 0x400 0xac13000 0x1000>;
			clocks = <0x27 0x17 0x27 0x26>;
			interrupts = <0x00 0x1a1 0x01>;
			gdsc-supply = <0x274>;
			interrupt-names = "tpg2";
			regulator-names = "gdsc";
			reg-cam-base = <0xf8000 0x13000>;
			clock-rates = <0x17d78400 0x00 0x1c9c3800 0x00>;
			cell-index = <0x0f>;
			phandle = <0x717>;
			shared-clks = <0x01 0x00>;
			status = "ok";
			phy-id = <0x02>;
			compatible = "qcom,cam-tpg103";
		};

		qcom,gdsc@aaf809c {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <0x1f4>;
			reg = <0xaaf809c 0x04>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			regulator-name = "video_cc_mvs0_gdsc";
			clocks = <0x24 0xb5>;
			parent-supply = <0x36>;
			phandle = <0x276>;
			compatible = "qcom,gdsc";
		};

		qcom,msm-imem@146aa000 {
			reg = <0x146aa000 0x1000>;
			ranges = <0x00 0x146aa000 0x1000>;
			#size-cells = <0x01>;
			#address-cells = <0x01>;
			compatible = "qcom,msm-imem";

			kaslr_offset@6d0 {
				reg = <0x6d0 0x0c>;
				compatible = "qcom,msm-imem-kaslr_offset";
			};

			boot_stats@6b0 {
				reg = <0x6b0 0x20>;
				compatible = "qcom,msm-imem-boot_stats";
			};

			upload_cause@66c {
				reg = <0x66c 0x04>;
				compatible = "qcom,msm-imem-upload_cause";
			};

			dload_type@1c {
				reg = <0x1c 0x04>;
				compatible = "qcom,msm-imem-dload-type";
			};

			restart_reason@65c {
				reg = <0x65c 0x04>;
				compatible = "qcom,msm-imem-restart_reason";
			};

			pil@94c {
				reg = <0x94c 0xc8>;
				compatible = "qcom,pil-reloc-info";
			};

			cp_dump_encrypt@830 {
				reg = <0x830 0x04>;
				compatible = "qcom,msm-imem-cp_dump_encrypt";
			};

			mem_dump_table@10 {
				reg = <0x10 0x08>;
				compatible = "qcom,msm-imem-mem_dump_table";
			};

			diag_dload@c8 {
				reg = <0xc8 0xc8>;
				compatible = "qcom,msm-imem-diag-dload";
			};

			pil@6dc {
				reg = <0x6dc 0x04>;
				compatible = "qcom,msm-imem-pil-disable-timeout";
			};
		};

		wsa2_core_tx_clk {
			qcom,codec-lpass-clk-id = <0x316>;
			#clock-cells = <0x01>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			phandle = <0x72f>;
			qcom,codec-ext-clk-src = <0x0f>;
			compatible = "qcom,audio-ref-clk";
		};

		qcom,devfreq-cdev {
			qcom,devfreq = <0x6a>;
			compatible = "qcom,devfreq-cdev";
		};

		tpdm@10850000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10850000 0x1000>;
			atid = <0x4e>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x38c>;
			coresight-name = "coresight-tpdm-pimem";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x147>;
						phandle = <0x1dd>;
					};
				};
			};
		};

		spi@a98000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0xa98000 0x4000>;
			pinctrl-1 = <0xff>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x74 0x24 0x88 0x24 0x89>;
			interrupts = <0x00 0x16b 0x04>;
			qcom,wrapper-core = <0xe5>;
			pinctrl-0 = <0xfe>;
			dmas = <0xe4 0x00 0x06 0x01 0x40 0x00 0xe4 0x01 0x06 0x01 0x40 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x36c>;
			status = "disabled";
			#address-cells = <0x01>;
			compatible = "qcom,spi-geni";
		};

		qcom,qup_uart@894000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			interrupts-extended = <0x01 0x00 0x24b 0x04 0x3c 0x4f 0x04>;
			reg = <0x894000 0x4000>;
			pinctrl-1 = <0x127 0x128 0x129 0x12a>;
			clocks = <0x24 0x82 0x24 0x8a 0x24 0x8b>;
			qcom,wrapper-core = <0x103>;
			pinctrl-2 = <0x127 0x128 0x129 0x12b>;
			pinctrl-0 = <0x124 0x125 0x126>;
			pinctrl-names = "default\0active\0sleep\0shutdown";
			qcom,wakeup-byte = <0xfd>;
			phandle = <0x37d>;
			pinctrl-3 = <0x124 0x125 0x126>;
			status = "okay";
			compatible = "qcom,msm-geni-serial-hs";
		};

		qcom,rmnet-ipa {
			qcom,rmnet-ipa-ssr;
			qcom,ipa-advertise-sg-support;
			qcom,ipa-napi-enable;
			qcom,ipa-platform-type-msm;
			compatible = "qcom,rmnet-ipa3";
		};

		qcom,msm-compr-dsp {
			phandle = <0x44a>;
			compatible = "qcom,msm-compr-dsp";
		};

		qcom,cam-req-mgr {
			status = "ok";
			compatible = "qcom,cam-req-mgr";
		};

		tpdm@138b0000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x138b0000 0x1000>;
			atid = <0x42>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x39a>;
			coresight-name = "coresight-tpdm-llm-gold";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x156>;
						phandle = <0x1c2>;
					};
				};
			};
		};

		qcom,rt-cdm0@ac25000 {
			nrt-device;
			clock-names = "cam_cc_cpas_ahb_clk";
			clock-cntl-level = "turbo";
			reg-names = "rt-cdm0";
			cam_hw_pid = <0x19>;
			reg = <0xac25000 0x400>;
			label = "rt-cdm";
			clocks = <0x27 0x0c>;
			interrupts = <0x00 0x1c8 0x01>;
			gdsc-supply = <0x274>;
			interrupt-names = "rt-cdm0";
			regulator-names = "gdsc";
			reg-cam-base = <0x25000>;
			cdm-client-names = "ife0\0dualife0";
			clock-rates = <0x00>;
			cell-index = <0x00>;
			single-context-cdm;
			config-fifo;
			fifo-depths = <0x40 0x00 0x00 0x00>;
			status = "ok";
			cam-hw-mid = <0x00>;
			compatible = "qcom,cam-rt-cdm2_1";
		};

		ete7 {
			atid = <0x08>;
			qcom,skip-power-up;
			cpu = <0x1c>;
			coresight-name = "coresight-ete7";
			compatible = "arm,embedded-trace-extension";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x215>;
						phandle = <0x21e>;
					};
				};
			};
		};

		dummy_vreg {
			regulator-always-on;
			regulator-name = "dummy_vreg";
			phandle = <0x772>;
			status = "ok";
			compatible = "regulator-fixed";
		};

		qcom,msm-hdmi-dba-codec-rx {
			qcom,dba-bridge-chip = "adv7533";
			phandle = <0x495>;
			compatible = "qcom,msm-hdmi-dba-codec-rx";
		};

		qcom,cam-res-mgr {
			phandle = <0x721>;
			status = "ok";
			compatible = "qcom,cam-res-mgr";
		};

		qcom,gpi-dma@900000 {
			qcom,ev-factor = <0x02>;
			dma-coherent;
			reg-names = "gpi-top";
			iommus = <0x5c 0x5b6 0x00>;
			reg = <0x900000 0x60000>;
			qcom,static-gpii-mask = <0x01>;
			interrupts = <0x00 0xf4 0x04 0x00 0xf5 0x04 0x00 0xf6 0x04 0x00 0xf7 0x04 0x00 0xf8 0x04 0x00 0xf9 0x04 0x00 0xfa 0x04 0x00 0xfb 0x04 0x00 0xfc 0x04 0x00 0xfd 0x04 0x00 0xfe 0x04 0x00 0xff 0x04>;
			#dma-cells = <0x05>;
			qcom,max-num-gpii = <0x0c>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			phandle = <0xc7>;
			status = "ok";
			qcom,gpii-mask = <0x7e>;
			compatible = "qcom,gpi-dma";
		};

		ssphy@88e8000 {
			clock-names = "aux_clk\0pipe_clk\0pipe_clk_mux\0pipe_clk_ext_src\0ref_clk_src\0com_aux_clk";
			reg-names = "qmp_phy_base";
			qcom,qmp-phy-init-seq = <0x1000 0xfe 0x00 0x1004 0x06 0x00 0x1010 0x06 0x00 0x1014 0x16 0x00 0x1018 0x36 0x00 0x101c 0x04 0x00 0x1020 0x2e 0x00 0x1024 0x82 0x00 0x1028 0x82 0x00 0x1030 0xab 0x00 0x1034 0xea 0x00 0x1038 0x02 0x00 0x103c 0x01 0x00 0x1048 0x25 0x00 0x104c 0x02 0x00 0x1050 0xb7 0x00 0x1054 0x1e 0x00 0x1058 0xb7 0x00 0x105c 0x1e 0x00 0x1060 0xfe 0x00 0x1064 0x06 0x00 0x1070 0x06 0x00 0x1074 0x16 0x00 0x1078 0x36 0x00 0x1080 0x12 0x00 0x1084 0x34 0x00 0x1088 0x82 0x00 0x1090 0xab 0x00 0x1094 0xea 0x00 0x1098 0x02 0x00 0x10a8 0x25 0x00 0x10ac 0x02 0x00 0x10bc 0x0e 0x00 0x10c0 0x01 0x00 0x10cc 0x31 0x00 0x10d0 0x01 0x00 0x10e8 0x0c 0x00 0x1110 0x1a 0x00 0x1124 0x14 0x00 0x1140 0x04 0x00 0x1170 0x20 0x00 0x1174 0x16 0x00 0x11a4 0xb6 0x00 0x11a8 0x4b 0x00 0x11ac 0x37 0x00 0x11b4 0x0c 0x00 0x1234 0x00 0x00 0x1238 0x00 0x00 0x123c 0x16 0x00 0x1240 0x0e 0x00 0x1284 0x35 0x00 0x1288 0xf2 0x00 0x128c 0x3f 0x00 0x1290 0x7f 0x00 0x1294 0x3f 0x00 0x12a4 0x12 0x00 0x12e4 0x21 0x00 0x1408 0x0a 0x00 0x1414 0x05 0x00 0x1430 0x2f 0x00 0x1434 0x7f 0x00 0x143c 0xff 0x00 0x1440 0x0f 0x00 0x1444 0x99 0x00 0x144c 0x08 0x00 0x1450 0x08 0x00 0x1454 0x00 0x00 0x1458 0x04 0x00 0x1460 0xa0 0x00 0x14d4 0x54 0x00 0x14d8 0x0f 0x00 0x14dc 0x00 0x00 0x14ec 0x0f 0x00 0x14f0 0x4a 0x00 0x14f4 0x0a 0x00 0x14f8 0x07 0x00 0x14fc 0x00 0x00 0x1510 0x47 0x00 0x151c 0x04 0x00 0x1524 0x0e 0x00 0x155c 0xbb 0x00 0x1560 0x7b 0x00 0x1564 0xbb 0x00 0x1568 0x3d 0x00 0x156c 0xdb 0x00 0x1570 0x5b 0x00 0x1574 0x1b 0x00 0x1578 0xd2 0x00 0x157c 0x13 0x00 0x1580 0xa9 0x00 0x15a0 0x04 0x00 0x15a4 0x38 0x00 0x15a8 0x0c 0x00 0x15b0 0x10 0x00 0x15e4 0x14 0x00 0x15f8 0x08 0x00 0x1634 0x00 0x00 0x1638 0x00 0x00 0x163c 0x16 0x00 0x1640 0x0e 0x00 0x1684 0x35 0x00 0x1688 0xf2 0x00 0x168c 0x3f 0x00 0x1690 0x7f 0x00 0x1694 0x3f 0x00 0x16a4 0x12 0x00 0x16e4 0x21 0x00 0x1808 0x0a 0x00 0x1814 0x05 0x00 0x1830 0x2f 0x00 0x1834 0x7f 0x00 0x183c 0xff 0x00 0x1840 0x0f 0x00 0x1844 0x99 0x00 0x184c 0x08 0x00 0x1850 0x08 0x00 0x1854 0x00 0x00 0x1858 0x04 0x00 0x1860 0xa0 0x00 0x18d4 0x54 0x00 0x18d8 0x0f 0x00 0x18dc 0x00 0x00 0x18ec 0x0f 0x00 0x18f0 0x4a 0x00 0x18f4 0x0a 0x00 0x18f8 0x07 0x00 0x18fc 0x00 0x00 0x1910 0x47 0x00 0x191c 0x04 0x00 0x1924 0x0e 0x00 0x195c 0xbb 0x00 0x1960 0x7b 0x00 0x1964 0xbb 0x00 0x1968 0x3c 0x00 0x196c 0xdb 0x00 0x1970 0x5b 0x00 0x1974 0x1b 0x00 0x1978 0xd2 0x00 0x197c 0x13 0x00 0x1980 0xa9 0x00 0x19a0 0x04 0x00 0x19a4 0x38 0x00 0x19a8 0x0c 0x00 0x19b0 0x10 0x00 0x19e4 0x14 0x00 0x19f8 0x08 0x00 0x1cc4 0xc4 0x00 0x1cc8 0x89 0x00 0x1ccc 0x20 0x00 0x1cd8 0x13 0x00 0x1cdc 0x21 0x00 0x1d88 0xaa 0x00 0x1d38 0x14 0x00 0x1d90 0xe7 0x00 0x1d94 0x03 0x00 0x1db0 0x0a 0x00 0x1dc0 0x88 0x00 0x1dc4 0x13 0x00 0x1dd0 0x0c 0x00 0x1ddc 0x4b 0x00 0x1dec 0x10 0x00 0x1f18 0xf8 0x00 0x1f3c 0x07 0x00 0x1f40 0x40 0x00 0x1f44 0x00 0x00 0xffffffff 0xffffffff 0x00>;
			core-supply = <0x234>;
			reg = <0x88e8000 0x3000>;
			qcom,qmp-phy-reg-offset = <0x1c14 0x1f08 0x1f14 0x1c40 0x1c00 0x1c44 0xffff 0x08 0x04 0x1c 0x00 0x10 0x1e00>;
			clocks = <0x24 0xb0 0x24 0xb3 0x24 0xb4 0x24 0x07 0x20 0x00 0x24 0xb2>;
			vdd-supply = <0x235>;
			reset-names = "global_phy_reset\0phy_reset";
			pinctrl-0 = <0x236>;
			qcom,vdd-max-load-uA = <0xb798>;
			pinctrl-names = "default";
			resets = <0x24 0x1b 0x24 0x1d>;
			phandle = <0x232>;
			qcom,vdd-voltage-level = <0x00 0xdea80 0xdea80>;
			compatible = "qcom,usb-ssphy-qmp-dp-combo";
		};

		remoteproc-adsp@03000000 {
			interconnect-names = "crypto_ddr";
			clock-names = "xo";
			mx-uV-uA = <0x180 0x00>;
			reg-names = "cx\0mx";
			memory-region = <0x96>;
			cx-uV-uA = <0x180 0x00>;
			cx-supply = <0x94>;
			interrupts-extended = <0x42 0x06 0x01 0x97 0x00 0x00 0x97 0x02 0x00 0x97 0x01 0x00 0x97 0x03 0x00>;
			reg = <0x3000000 0x10000>;
			clocks = <0x20 0x00>;
			interrupt-names = "wdog\0fatal\0handover\0ready\0stop-ack";
			interconnects = <0x5b 0x2b 0x46 0x200>;
			qcom,qmp = <0x8d>;
			mx-supply = <0x95>;
			qcom,smem-state-names = "stop";
			qcom,smem-states = <0x98 0x00>;
			phandle = <0x33a>;
			status = "ok";
			compatible = "qcom,cape-adsp-pas";

			glink-edge {
				qcom,glink-label = "lpass";
				interrupt-parent = <0x90>;
				transport = "smem";
				label = "adsp";
				interrupts = <0x03 0x00 0x01>;
				mbox-names = "adsp_smem";
				mboxes = <0x90 0x03 0x00>;
				qcom,remote-pid = <0x02>;
				phandle = <0x33b>;

				qcom,msm_fastrpc_rpmsg {
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
					compatible = "qcom,msm-fastrpc-rpmsg";
				};

				qcom,gpr {
					qcom,glink-channels = "adsp_apps";
					reg = <0x02>;
					qcom,intents = <0x200 0x14>;
					phandle = <0x4c4>;
					compatible = "qcom,gpr";

					q6prm {
						reg = <0x07>;
						phandle = <0x4c5>;
						compatible = "qcom,audio_prm";
					};

					audio-pkt {
						reg = <0x17>;
						qcom,audiopkt-ch-name = "apr_audio_svc";
						compatible = "qcom,audio-pkt";
					};

					spf_core {
						reg = <0x03>;
						compatible = "qcom,spf_core";
					};
				};

				qcom,adsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,pmic_glink_rpmsg {
					qcom,glink-channels = "PMIC_RTR_ADSP_APPS";
				};

				qcom,pmic_glink_log_rpmsg {
					qcom,glink-channels = "PMIC_LOGS_ADSP_APPS";
					qcom,intents = <0x800 0x05 0xc00 0x03 0x2000 0x01>;
				};
			};
		};

		qcom,gdsc@149004 {
			qcom,gds-timeout = <0x1f4>;
			reg = <0x149004 0x04>;
			qcom,retain-regs;
			regulator-name = "gcc_usb30_prim_gdsc";
			qcom,proxy-consumer-enable;
			proxy-supply = <0x2f>;
			phandle = <0x2f>;
			compatible = "qcom,gdsc";
		};

		syscon@17a80000 {
			reg = <0x17a80000 0x21000>;
			phandle = <0x29>;
			compatible = "syscon";
		};

		spi@a88000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0xa88000 0x4000>;
			pinctrl-1 = <0xef>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x6c 0x24 0x88 0x24 0x89>;
			interrupts = <0x00 0x163 0x04>;
			qcom,wrapper-core = <0xe5>;
			pinctrl-0 = <0xee>;
			dmas = <0xe4 0x00 0x02 0x01 0x40 0x00 0xe4 0x01 0x02 0x01 0x40 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x364>;
			status = "disabled";
			#address-cells = <0x01>;
			compatible = "qcom,spi-geni";
		};

		i2c@20 {
			#i2c-gpio,delay-us = <0x02>;
			gpios = <0x3c 0x7b 0x00 0x3c 0x7c 0x00>;
			pinctrl-0 = <0x5d2>;
			cell-index = <0x14>;
			pinctrl-names = "default";
			#size-cells = <0x00>;
			phandle = <0x725>;
			status = "okay";
			#address-cells = <0x01>;
			compatible = "i2c-gpio";

			digital_hall@10 {
				akm,sdr = <0x01>;
				reg = <0x10>;
				akm,threshold_z = <0x00 0x00>;
				akm,pol = <0x00 0x00 0x00 0x00>;
				akm,threshold_x = <0x00 0x00>;
				akm,err_en = <0x01>;
				akm,threshold_v = <0x00 0x00>;
				akm,smr = <0x00>;
				akm,threshold_y = <0x1388 0x1194>;
				dvdd-supply = <0x5d3>;
				akm,measurement_number = <0x05>;
				phandle = <0x726>;
				akm,sw_en = <0x00 0x01 0x00 0x00>;
				status = "okay";
				akm,drdy_en = <0x00>;
				compatible = "akm";
			};
		};

		qcom,gdsc@3d99108 {
			qcom,clk-dis-wait-val = <0x08>;
			qcom,gds-timeout = <0x1f4>;
			reg = <0x3d99108 0x04>;
			qcom,retain-regs;
			qcom,no-status-check-on-disable;
			hw-ctrl-addr = <0x30>;
			regulator-name = "gpu_cc_cx_gdsc";
			parent-supply = <0x1e>;
			phandle = <0x220>;
			compatible = "qcom,gdsc";
		};

		qcom,pcie0_msi@0x17110040 {
			interrupt-parent = <0x01>;
			reg = <0x17110040 0x00>;
			interrupts = <0x00 0x300 0x01 0x00 0x301 0x01 0x00 0x302 0x01 0x00 0x303 0x01 0x00 0x304 0x01 0x00 0x305 0x01 0x00 0x306 0x01 0x00 0x307 0x01 0x00 0x308 0x01 0x00 0x309 0x01 0x00 0x30a 0x01 0x00 0x30b 0x01 0x00 0x30c 0x01 0x00 0x30d 0x01 0x00 0x30e 0x01 0x00 0x30f 0x01 0x00 0x310 0x01 0x00 0x311 0x01 0x00 0x312 0x01 0x00 0x313 0x01 0x00 0x314 0x01 0x00 0x315 0x01 0x00 0x316 0x01 0x00 0x317 0x01 0x00 0x318 0x01 0x00 0x319 0x01 0x00 0x31a 0x01 0x00 0x31b 0x01 0x00 0x31c 0x01 0x00 0x31d 0x01 0x00 0x31e 0x01 0x00 0x31f 0x01>;
			phandle = <0x43e>;
			status = "disabled";
			msi-controller;
			compatible = "qcom,pci-msi";
		};

		wsa_spkr_en2_pinctrl {
			pinctrl-1 = <0x2b4>;
			pinctrl-0 = <0x2b5>;
			pinctrl-names = "aud_active\0aud_sleep";
			phandle = <0x734>;
			status = "disabled";
			compatible = "qcom,msm-cdc-pinctrl";
		};

		i2c@898000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg = <0x898000 0x4000>;
			pinctrl-1 = <0x121>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x84 0x24 0x8a 0x24 0x8b>;
			interrupts = <0x00 0x243 0x04>;
			qcom,wrapper-core = <0x103>;
			pinctrl-0 = <0x120>;
			dmas = <0x102 0x00 0x06 0x03 0x40 0x00 0x102 0x01 0x06 0x03 0x40 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x37b>;
			status = "disabled";
			#address-cells = <0x01>;
			compatible = "qcom,i2c-geni";
		};

		interconnect@1740000 {
			qcom,bcm-voters = <0xa8 0xa9>;
			qcom,bcm-voter-names = "hlos\0disp";
			reg = <0x1740000 0x1f080>;
			#interconnect-cells = <0x01>;
			phandle = <0x340>;
			compatible = "qcom,waipio-mmss_noc";
		};

		interconnect@16e0000 {
			qcom,bcm-voters = <0xa8>;
			qcom,bcm-voter-names = "hlos";
			reg = <0x16e0000 0x1c080>;
			clocks = <0x24 0x0a 0x24 0x0c>;
			#interconnect-cells = <0x01>;
			phandle = <0xa7>;
			compatible = "qcom,waipio-aggre1_noc";
		};

		tpdm@13861000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x13861000 0x1000>;
			atid = <0x42>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x39d>;
			coresight-name = "coresight-tpdm-apss";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x159>;
						phandle = <0x1c5>;
					};
				};
			};
		};

		interrupt-controller@17100000 {
			#interrupt-cells = <0x03>;
			reg = <0x17100000 0x10000 0x17180000 0x200000>;
			ranges;
			#redistributor-regions = <0x01>;
			interrupt-controller;
			interrupts = <0x01 0x09 0x08>;
			redistributor-stride = <0x00 0x40000>;
			phandle = <0x01>;
			compatible = "arm,gic-v3";

			msi-controller@17140000 {
				reg = <0x17140000 0x20000>;
				#msi-cells = <0x01>;
				phandle = <0x238>;
				msi-controller;
				compatible = "arm,gic-v3-its";
			};
		};

		qcom,msm-dai-q6-dp1 {
			qcom,msm-dai-q6-dev-id = <0x01>;
			phandle = <0x456>;
			compatible = "qcom,msm-dai-q6-hdmi";
		};

		llcc-freq-table {
			phandle = <0x48>;
			qcom,freq-tbl = <0x493e0 0x71c50 0x927c0 0xc4c70 0xe3c88 0x104410>;
		};

		csr@10b11000 {
			clock-names = "apb_pclk";
			reg-names = "csr-base\0msr-base";
			reg = <0x10b11000 0x1000 0x10b110f8 0x50>;
			clocks = <0x8d>;
			qcom,blk-size = <0x01>;
			qcom,msr-support;
			phandle = <0x3d0>;
			qcom,timestamp-support;
			coresight-name = "coresight-swao-csr";
			compatible = "qcom,coresight-csr";
		};

		funnel@10d32000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x10d32000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb908>;
			phandle = <0x3ad>;
			coresight-name = "coresight-funnel-ddr_ch13";
			compatible = "arm,primecell";

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x177>;
						phandle = <0x137>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x178>;
						phandle = <0x17c>;
					};
				};
			};
		};

		qseecom@c1700000 {
			memory-region = <0x58>;
			qcom,qsee-ce-hw-instance = <0x00>;
			qcom,appsbl-qseecom-support;
			qcom,commonlib64-loaded-by-uefi;
			qcom,no-clock-support;
			qcom,hlos-ce-hw-instance = <0x00>;
			qseecom_ta_mem = <0x59>;
			qcom,hlos-num-ce-hw-instances = <0x01>;
			qseecom_mem = <0x58>;
			phandle = <0x32c>;
			user_contig_mem = <0x5a>;
			qcom,disk-encrypt-pipe-pair = <0x02>;
			qcom,qsee-reentrancy-support = <0x02>;
			compatible = "qcom,qseecom";
		};

		cirrus_amps {
			cirrus,num-amps = <0x02>;
			cirrus,amps = <0x770 0x771>;
			compatible = "cirrus-amp";
		};

		qcom,msm-pcm-hostless {
			phandle = <0x48d>;
			compatible = "qcom,msm-pcm-hostless";
		};

		cti@10cc2000 {
			clock-names = "apb_pclk";
			reg = <0x10cc2000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3f4>;
			status = "disabled";
			coresight-name = "coresight-cti-tmess_cti_0";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		slim@3340000 {
			reg-names = "ctrl\0slimbus_remote_mem";
			reg = <0x3340000 0x2c000 0x326a000 0x1000>;
			dma-names = "rx\0tx";
			interrupts = <0x00 0xa3 0x04>;
			qcom,ea-pc = <0x450>;
			dmas = <0x3a 0x03 0x3a 0x04>;
			qcom,apps-ch-pipes = <0x00>;
			#size-cells = <0x00>;
			phandle = <0x277>;
			status = "ok";
			#address-cells = <0x01>;
			compatible = "qcom,slim-ngd-v1.5.0";

			ngd@1 {
				reg = <0x01>;
				#size-cells = <0x01>;
				#address-cells = <0x01>;

				btfmslim-driver {
					reg = <0x01 0x00>;
					phandle = <0x278>;
					compatible = "slim217,221";
				};
			};
		};

		qcom,mmrm {
			mmrm-client-info = <0x01 0x33 0x1b8dd6a 0x33334 0x01 0x01 0x37 0x1b8dd6a 0x33334 0x01 0x01 0x3b 0x1b8dd6a 0x33334 0x01 0x01 0x25 0x1c5aad 0x00 0x03 0x01 0x74 0xfd29b1 0x1c667 0x01 0x01 0x77 0xfd29b1 0x1c667 0x01 0x01 0x46 0x374c49c 0x7574c 0x01 0x01 0x02 0x1044539 0x20625 0x01 0x01 0x40 0x164a3e 0x4a3e 0x05 0x01 0x4b 0xd4746 0x00 0x02 0x01 0x05 0x2cb852 0x6ee15 0x01 0x01 0x43 0x370a4 0x00 0x05 0x01 0x31 0x420c5 0x00 0x01 0x01 0x17 0x2ec8c 0x00 0x09 0x01 0x19 0x1605 0x00 0x01 0x01 0x1b 0x1605 0x00 0x01 0x01 0x1d 0x1605 0x00 0x01 0x01 0x1f 0x1605 0x00 0x01 0x01 0x21 0x1605 0x00 0x01 0x01 0x23 0x1605 0x00 0x01 0x01 0x08 0x234 0x00 0x01 0x01 0x0a 0x234 0x00 0x01 0x01 0x7b 0xeb93 0x00 0x01 0x01 0x2d 0x76e3 0x00 0x01 0x02 0x08 0x3c10000 0x53d71 0x01 0x03 0x3d 0x117ee15 0x3d70b 0x01 0x03 0x0f 0xdee15 0x147b 0x01 0x04 0x03 0x229851f 0x74290 0x01>;
			scaling-fact-dyn = <0x9c0f 0xbe0e 0xe3eb 0x10475 0x13f5d>;
			scaling-fact-leak = <0x9c0f 0xa4035 0xbf72c 0xd7ef4 0x108639>;
			mm-rail-corners = "lowsvs\0svs\0svsl1\0nom\0turbo";
			phandle = <0x4c6>;
			mm-rail-fact-volt = <0x926f 0xa0c5 0xaf1b 0xba5f 0xcccd>;
			status = "okay";
			compatible = "qcom,msm-mmrm\0qcom,waipio-mmrm";
		};

		samsung,qcom-smem {
			sec,vendor1_ver = <0x07>;
			sec,vendor0_ver = <0x02>;
			phandle = <0x6b9>;
			status = "okay";
			compatible = "samsung,qcom-smem";
		};

		qcom,dsi-display-primary {
			qcom,panel-te-source = <0x00>;
			clock-names = "pll_byte_clk0\0pll_dsi_clk0\0pll_byte_clk1\0pll_dsi_clk1\0mdp_core_clk";
			label = "primary";
			qcom,dsi-ctrl = <0x516 0x517>;
			qcom,dsi-phy = <0x518 0x519>;
			pinctrl-1 = <0x51c 0x51d>;
			clocks = <0x518 0x00 0x518 0x01 0x519 0x02 0x519 0x03 0x26 0x3c>;
			qcom,platform-te-gpio = <0x3c 0x56 0x00>;
			qcom,demura-panel-id = <0x122e700 0xb0>;
			qcom,dsi-default-panel = <0x51e>;
			vddio-supply = <0x308>;
			pinctrl-0 = <0x51a 0x51b>;
			pinctrl-names = "panel_active\0panel_suspend";
			vci-supply = <0x309>;
			phandle = <0x4ff>;
			qcom,mdp = <0x50f>;
			compatible = "qcom,dsi-display";
		};

		tpdm@109c0000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x109c0000 0x1000>;
			atid = <0x4b>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x397>;
			coresight-name = "coresight-tpdm-dl-south";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x153>;
						phandle = <0x1a4>;
					};
				};
			};
		};

		pinctrl@f000000 {
			#interrupt-cells = <0x02>;
			wakeup-parent = <0x42>;
			reg = <0xf000000 0x1000000>;
			interrupt-controller;
			interrupts = <0x00 0xd0 0x04>;
			gpio-controller;
			qcom,gpios-reserved = <0x24 0x25 0x26 0x27 0x32 0x5d>;
			#gpio-cells = <0x02>;
			phandle = <0x3c>;
			compatible = "qcom,cape-pinctrl";

			cci0_active {
				phandle = <0x57f>;

				mux {
					function = "cci_i2c";
					pins = "gpio110\0gpio111";
				};

				config {
					drive-strength = <0x04>;
					pins = "gpio110\0gpio111";
					bias-pull-up;
				};
			};

			nfc_i2c_scl_active {
				phandle = <0x54f>;

				mux {
					function = "qup17";
					pins = "gpio65";
				};

				config {
					none;
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio65";
				};
			};

			uwb_spi_clk_sleep {
				phandle = <0x53e>;

				mux {
					function = "gpio";
					pins = "gpio2";
				};

				config {
					bias-pull-down;
					drive-strength = <0x06>;
					input-enable;
					pins = "gpio2";
				};
			};

			pri_aux_pcm_din {

				pri_aux_pcm_din_sleep {
					phandle = <0x27e>;

					mux {
						function = "gpio";
						pins = "gpio127";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio127";
					};
				};

				pri_aux_pcm_din_active {
					phandle = <0x27f>;

					mux {
						function = "mi2s0_data0";
						pins = "gpio127";
					};

					config {
						bias-disable;
						drive-strength = <0x08>;
						pins = "gpio127";
					};
				};
			};

			cam_sensor_suspend_rst6 {
				phandle = <0x6c9>;

				mux {
					function = "gpio";
					pins = "gpio108";
				};

				config {
					output-low;
					bias-pull-down;
					drive-strength = <0x02>;
					pins = "gpio108";
				};
			};

			flash_led_active {
				phandle = <0x5b6>;

				mux {
					function = "gpio";
					pins = "gpio88";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio88";
				};
			};

			pri_aux_pcm_clk {

				pri_aux_pcm_clk_active {
					phandle = <0x27b>;

					mux {
						function = "mi2s0_sck";
						pins = "gpio126";
					};

					config {
						bias-disable;
						drive-strength = <0x08>;
						pins = "gpio126";
						output-high;
					};
				};

				pri_aux_pcm_clk_sleep {
					phandle = <0x27a>;

					mux {
						function = "gpio";
						pins = "gpio126";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio126";
					};
				};
			};

			cam_sensor_mclk6_suspend {
				phandle = <0x6c3>;

				mux {
					function = "cam_mclk";
					pins = "gpio106";
				};

				config {
					bias-pull-down;
					drive-strength = <0x06>;
					pins = "gpio106";
				};
			};

			grip-sub-i2c-scl {
				phandle = <0x549>;

				mux {
					function = "gpio";
					pins = "gpio13";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					input-enable;
					pins = "gpio13";
				};
			};

			panel_xa2_ze01_reset_active {
				phandle = <0x695>;

				mux {
					function = "gpio";
					pins = "gpio34";
				};

				config {
					bias-disable;
					drive-strength = <0x08>;
					pins = "gpio34";
				};
			};

			gpio_i2c_1_sda {

				gpio_i2c_1_sda_default {
					phandle = <0x52f>;

					mux {
						function = "gpio";
						pins = "gpio175";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio175";
					};
				};
			};

			cam_sensor_active_rst6 {
				phandle = <0x6c8>;

				mux {
					function = "gpio";
					pins = "gpio108";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio108";
				};
			};

			pri_mi2s_mclk {

				pri_mi2s_mclk_active {
					phandle = <0x29b>;

					mux {
						function = "pri_mi2s";
						pins = "gpio125";
					};

					config {
						bias-disable;
						drive-strength = <0x08>;
						pins = "gpio125";
						output-high;
					};
				};

				pri_mi2s_mclk_sleep {
					phandle = <0x29a>;

					mux {
						function = "gpio";
						pins = "gpio125";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio125";
					};
				};
			};

			qupv3_se15_i3c_pins {
				phandle = <0x2dd>;

				qupv3_se15_i3c_sleep {
					phandle = <0x107>;

					mux {
						function = "ibi_i3c";
						pins = "gpio56\0gpio57";
					};

					config {
						drive-strength = <0x02>;
						pins = "gpio56\0gpio57";
						bias-pull-up;
					};
				};

				qupv3_se15_i3c_disable {
					phandle = <0x108>;

					mux {
						function = "gpio";
						pins = "gpio56\0gpio57";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio56\0gpio57";
					};
				};

				qupv3_se15_i3c_active {
					phandle = <0x106>;

					mux {
						function = "ibi_i3c";
						pins = "gpio56\0gpio57";
					};

					config {
						drive-strength = <0x02>;
						pins = "gpio56\0gpio57";
						bias-pull-up;
					};
				};
			};

			spi_clk_tsp_active {
				phandle = <0x56b>;

				mux {
					function = "qup8";
					pins = "gpio30";
				};

				config {
					none;
					bias-disable;
					drive-strength = <0x06>;
					pins = "gpio30";
				};
			};

			gpio_i2c_4_scl {

				gpio_i2c_4_scl_default {
					phandle = <0x535>;

					mux {
						function = "gpio";
						pins = "gpio21";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio21";
					};
				};
			};

			dp_aux_sel_suspend {
				phandle = <0x514>;

				mux {
					function = "gpio";
					pins = "gpio108";
				};

				config {
					output-low;
					bias-pull-down;
					drive-strength = <0x02>;
					pins = "gpio108";
				};
			};

			qupv3_se20_i2c_pins {
				phandle = <0x2e7>;

				qupv3_se20_i2c_active {
					phandle = <0x11c>;

					mux {
						function = "qup20";
						pins = "gpio76\0gpio77";
					};

					config {
						drive-strength = <0x02>;
						pins = "gpio76\0gpio77";
						bias-pull-up;
					};
				};

				qupv3_se20_i2c_sleep {
					phandle = <0x11d>;

					mux {
						function = "gpio";
						pins = "gpio76\0gpio77";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio76\0gpio77";
					};
				};
			};

			snvm_i2c_scl_sleep {
				phandle = <0x681>;

				mux {
					function = "gpio";
					pins = "gpio49";
				};

				config {
					bias-pull-down;
					drive-strength = <0x02>;
					input-enable;
					pins = "gpio49";
				};
			};

			panel_xa2_bq01_mipisel_active {
				phandle = <0x691>;

				mux {
					function = "gpio";
					pins = "gpio22";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio22";
				};
			};

			nfc_i2c_scl_sleep {
				phandle = <0x551>;

				mux {
					function = "gpio";
					pins = "gpio65";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					input-enable;
					pins = "gpio65";
				};
			};

			cam_sensor_suspend_rst5 {
				phandle = <0x6c7>;

				mux {
					function = "gpio";
					pins = "gpio118";
				};

				config {
					output-low;
					bias-pull-down;
					drive-strength = <0x02>;
					pins = "gpio118";
				};
			};

			qupv3_se4_i2c_pins {
				phandle = <0x2c7>;

				qupv3_se4_i2c_sleep {
					phandle = <0xd7>;

					mux {
						function = "gpio";
						pins = "gpio16\0gpio17";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio16\0gpio17";
					};
				};

				qupv3_se4_i2c_active {
					phandle = <0xd6>;

					mux {
						function = "qup4";
						pins = "gpio16\0gpio17";
					};

					config {
						drive-strength = <0x02>;
						pins = "gpio16\0gpio17";
						bias-pull-up;
					};
				};
			};

			qupv3_se8_i2c_pins {
				phandle = <0x2cd>;

				qupv3_se8_i2c_active {
					phandle = <0xe2>;

					mux {
						function = "qup8";
						pins = "gpio28\0gpio29";
					};

					config {
						drive-strength = <0x02>;
						pins = "gpio28\0gpio29";
						bias-pull-up;
					};
				};

				qupv3_se8_i2c_sleep {
					phandle = <0xe3>;

					mux {
						function = "gpio";
						pins = "gpio28\0gpio29";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio28\0gpio29";
					};
				};
			};

			ese_spi_cs_pu_func {
				phandle = <0x556>;

				mux {
					function = "qup19";
					pins = "gpio75";
				};

				config {
					none;
					drive-strength = <0x06>;
					pins = "gpio75";
					bias-pull-up;
				};
			};

			uwb_spi_cs_active {
				phandle = <0x53d>;

				mux {
					function = "qup0";
					pins = "gpio3";
				};

				config {
					none;
					drive-strength = <0x06>;
					pins = "gpio3";
					bias-pull-up;
				};
			};

			main_bat_enb2_default {
				phandle = <0x538>;

				mux {
					function = "gpio";
					pins = "gpio203";
				};

				config {
					bias-disable;
					PIN_DT_FUNC_OUTPUT;
					pins = "gpio203";
				};
			};

			panel_xa2_ze01_te_active {
				phandle = <0x693>;

				mux {
					function = "mdp_vsync";
					pins = "gpio86";
				};

				config {
					bias-pull-down;
					drive-strength = <0x02>;
					pins = "gpio86";
				};
			};

			ese_spi_clk_pd_gpio {
				phandle = <0x553>;

				mux {
					function = "gpio";
					pins = "gpio74";
				};

				config {
					output-low;
					bias-pull-down;
					drive-strength = <0x06>;
					pins = "gpio74";
				};
			};

			dp_aux_en_suspend {
				phandle = <0x515>;

				mux {
					function = "gpio";
					pins = "gpio125";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio125";
					output-high;
				};
			};

			cam_sensor_mclk4_suspend {
				phandle = <0x5a1>;

				mux {
					function = "cam_mclk";
					pins = "gpio104";
				};

				config {
					bias-pull-down;
					drive-strength = <0x04>;
					pins = "gpio104";
				};
			};

			tert_aux_pcm_din {

				tert_aux_pcm_din_active {
					phandle = <0x287>;

					mux {
						function = "mi2s2_data0";
						pins = "gpio122";
					};

					config {
						bias-disable;
						drive-strength = <0x08>;
						pins = "gpio122";
					};
				};

				tert_aux_pcm_din_sleep {
					phandle = <0x286>;

					mux {
						function = "gpio";
						pins = "gpio122";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio122";
					};
				};
			};

			cam_sensor_suspend_rst0 {
				phandle = <0x5c2>;

				mux {
					function = "gpio";
					pins = "gpio109";
				};

				config {
					output-low;
					bias-pull-down;
					drive-strength = <0x02>;
					pins = "gpio109";
				};
			};

			wide_long_exposure_suspend {
				phandle = <0x5c3>;

				mux {
					function = "gpio";
					pins = "gpio83";
				};

				config {
					output-low;
					bias-pull-down;
					pins = "gpio83";
				};
			};

			qupv3_se15_i2c_pins {
				phandle = <0x2db>;

				qupv3_se15_i2c_active {
					phandle = <0x100>;

					mux {
						function = "qup15";
						pins = "gpio56\0gpio57";
					};

					config {
						drive-strength = <0x02>;
						pins = "gpio56\0gpio57";
						bias-pull-up;
					};
				};

				qupv3_se15_i2c_sleep {
					phandle = <0x101>;

					mux {
						function = "gpio";
						pins = "gpio56\0gpio57";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio56\0gpio57";
					};
				};
			};

			tert_mi2s_ws {

				tert_mi2s_ws_sleep {
					phandle = <0x2a8>;

					mux {
						function = "gpio";
						pins = "gpio123";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio123";
					};
				};

				tert_mi2s_ws_active {
					phandle = <0x2a9>;

					mux {
						function = "mi2s2_ws";
						pins = "gpio123";
					};

					config {
						bias-disable;
						drive-strength = <0x08>;
						pins = "gpio123";
					};
				};
			};

			sub_bat_enb_default {
				phandle = <0x539>;

				mux {
					function = "gpio";
					pins = "gpio43";
				};

				config {
					bias-disable;
					PIN_DT_FUNC_OUTPUT;
					pins = "gpio43";
				};
			};

			cci3_suspend {
				phandle = <0x598>;

				mux {
					function = "cci_i2c";
					pins = "gpio208\0gpio209";
				};

				config {
					bias-disable;
					qcom,remote;
					drive-strength = <0x04>;
					input-enable;
					pins = "gpio208\0gpio209";
				};
			};

			mcu_active {
				phandle = <0x5c6>;

				mux {
					function = "gpio";
					pins = "gpio97\0gpio99";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio97\0gpio99";
				};
			};

			pcie0 {

				pcie0_perst_default {
					phandle = <0x239>;

					mux {
						function = "gpio";
						pins = "gpio94";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio94";
					};
				};

				pcie0_clkreq_sleep {
					phandle = <0x23c>;

					mux {
						function = "gpio";
						pins = "gpio95";
					};

					config {
						drive-strength = <0x02>;
						pins = "gpio95";
						bias-pull-up;
					};
				};

				pcie0_wake_default {
					phandle = <0x23b>;

					mux {
						function = "gpio";
						pins = "gpio96";
					};

					config {
						drive-strength = <0x02>;
						pins = "gpio96";
						bias-pull-up;
					};
				};

				pcie0_clkreq_default {
					phandle = <0x23a>;

					mux {
						function = "pcie0_clkreqn";
						pins = "gpio95";
					};

					config {
						drive-strength = <0x02>;
						pins = "gpio95";
						bias-pull-up;
					};
				};
			};

			cam_sensor_suspend_rst3 {
				phandle = <0x594>;

				mux {
					function = "gpio";
					pins = "gpio120";
				};

				config {
					output-low;
					bias-pull-down;
					drive-strength = <0x02>;
					pins = "gpio120";
				};
			};

			ese_spi_clk_pu_func {
				phandle = <0x557>;

				mux {
					function = "qup19";
					pins = "gpio74";
				};

				config {
					none;
					drive-strength = <0x06>;
					pins = "gpio74";
					bias-pull-up;
				};
			};

			pm8008i_active {
				phandle = <0x2b0>;

				mux {
					function = "gpio";
					pins = "gpio6";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio6";
					output-high;
				};
			};

			pmx_ts_reset_suspend {

				ts_reset_suspend {
					phandle = <0x2f1>;

					mux {
						function = "gpio";
						pins = "gpio20";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio20";
					};
				};
			};

			cam_sensor_mclk0_suspend {
				phandle = <0x5ce>;

				mux {
					function = "cam_mclk";
					pins = "gpio100";
				};

				config {
					bias-pull-down;
					drive-strength = <0x04>;
					pins = "gpio100";
				};
			};

			gpio_i2c_4_sda {

				gpio_i2c_4_sda_default {
					phandle = <0x534>;

					mux {
						function = "gpio";
						pins = "gpio20";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio20";
					};
				};
			};

			pri_aux_pcm_dout {

				pri_aux_pcm_dout_active {
					phandle = <0x281>;

					mux {
						function = "mi2s0_data1";
						pins = "gpio128";
					};

					config {
						bias-disable;
						drive-strength = <0x08>;
						pins = "gpio128";
					};
				};

				pri_aux_pcm_dout_sleep {
					phandle = <0x280>;

					mux {
						function = "gpio";
						pins = "gpio128";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio128";
					};
				};
			};

			gpio_int_sleep {
				phandle = <0x560>;

				mux {
					function = "gpio";
					pins = "gpio11";
				};

				config {
					bias-pull-down;
					input-enable;
					pins = "gpio11";
				};
			};

			cam_sensor_mclk1_suspend {
				phandle = <0x589>;

				mux {
					function = "cam_mclk";
					pins = "gpio101";
				};

				config {
					bias-pull-down;
					drive-strength = <0x04>;
					pins = "gpio101";
				};
			};

			ese_spi_miso_pu_func {
				phandle = <0x559>;

				mux {
					function = "qup19";
					pins = "gpio72";
				};

				config {
					none;
					drive-strength = <0x06>;
					pins = "gpio72";
					bias-pull-up;
				};
			};

			flash_led_suspend {
				phandle = <0x5b7>;

				mux {
					function = "gpio";
					pins = "gpio88";
				};

				config {
					output-low;
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio88";
				};
			};

			wcd938x_reset_sleep {
				phandle = <0x2bb>;

				mux {
					function = "gpio";
					pins = "gpio43";
				};

				config {
					output-low;
					bias-disable;
					drive-strength = <0x10>;
					pins = "gpio43";
				};
			};

			uwb_spi_cs_sleep {
				phandle = <0x541>;

				mux {
					function = "gpio";
					pins = "gpio3";
				};

				config {
					drive-strength = <0x06>;
					input-enable;
					pins = "gpio3";
					bias-pull-up;
				};
			};

			qupv3_se19_i2c_pins {
				phandle = <0x2e5>;

				qupv3_se19_i2c_active {
					phandle = <0x118>;

					mux {
						function = "qup19";
						pins = "gpio72\0gpio73";
					};

					config {
						drive-strength = <0x02>;
						pins = "gpio72\0gpio73";
						bias-pull-up;
					};
				};

				qupv3_se19_i2c_sleep {
					phandle = <0x119>;

					mux {
						function = "gpio";
						pins = "gpio72\0gpio73";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio72\0gpio73";
					};
				};
			};

			cam_sensor_active_rst5 {
				phandle = <0x6c6>;

				mux {
					function = "gpio";
					pins = "gpio118";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio118";
				};
			};

			panel_zf01_esd_1_suspend {
				power-source = <0x01>;
				phandle = <0x68f>;

				mux {
					function = "gpio";
					pins = "gpio167";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					input-enable;
					pins = "gpio167";
				};
			};

			detect_conn_setting {
				phandle = <0x4d1>;

				mux {
					function = "gpio";
					pins = "gpio121\0gpio122\0gpio179\0gpio107";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					input-enable;
					pins = "gpio121\0gpio122\0gpio179\0gpio107";
				};
			};

			qupv3_se0_spi_pins {
				phandle = <0x2c0>;

				qupv3_se0_spi_sleep {
					phandle = <0xc9>;

					mux {
						function = "gpio";
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
					};
				};

				qupv3_se0_spi_active {
					phandle = <0xc8>;

					mux {
						function = "qup0";
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
					};
				};
			};

			gfspi_drdypin_suspend {
				phandle = <0x564>;

				mux {
					function = "gpio";
					pins = "gpio89";
				};

				config {
					bias-pull-down;
					drive-strength = <0x06>;
					input-enable;
					pins = "gpio89";
				};
			};

			gpio_i2c_2_scl {

				gpio_i2c_2_scl_default {
					phandle = <0x52a>;

					mux {
						function = "gpio";
						pins = "gpio118";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio118";
					};
				};
			};

			cam_sensor_active_rst0 {
				phandle = <0x5bf>;

				mux {
					function = "gpio";
					pins = "gpio109";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio109";
				};
			};

			gpio_int_init {
				phandle = <0x55f>;

				mux {
					function = "gpio";
					pins = "gpio11";
				};

				config {
					bias-disable;
					input-enable;
					pins = "gpio11";
				};
			};

			gfspi_drdypin_active {
				phandle = <0x565>;

				mux {
					function = "gpio";
					pins = "gpio89";
				};

				config {
					bias-pull-down;
					drive-strength = <0x06>;
					input-enable;
					pins = "gpio89";
				};
			};

			als_rear_int {

				als_rear_int_suspend {
					phandle = <0x547>;

					mux {
						function = "gpio";
						pins = "gpio63";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio63";
					};
				};

				als_rear_int_active {
					phandle = <0x546>;

					mux {
						function = "gpio";
						pins = "gpio63";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio63";
					};
				};
			};

			cam_sensor_suspend_rst2 {
				phandle = <0x58a>;

				mux {
					function = "gpio";
					pins = "gpio106";
				};

				config {
					output-low;
					bias-pull-down;
					drive-strength = <0x02>;
					pins = "gpio106";
				};
			};

			tert_mi2s_sd0 {

				tert_mi2s_sd0_active {
					phandle = <0x2ab>;

					mux {
						function = "mi2s2_data0";
						pins = "gpio122";
					};

					config {
						bias-disable;
						drive-strength = <0x08>;
						pins = "gpio122";
					};
				};

				tert_mi2s_sd0_sleep {
					phandle = <0x2aa>;

					mux {
						function = "gpio";
						pins = "gpio122";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio122";
					};
				};
			};

			pri_tdm_dout_active {
				phandle = <0x769>;

				mux {
					function = "mi2s0_data1";
					pins = "gpio128";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio128";
				};
			};

			qupv3_se15_spi_pins {
				phandle = <0x2dc>;

				qupv3_se15_spi_sleep {
					phandle = <0x105>;

					mux {
						function = "gpio";
						pins = "gpio56\0gpio57\0gpio58\0gpio59";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio56\0gpio57\0gpio58\0gpio59";
					};
				};

				qupv3_se15_spi_active {
					phandle = <0x104>;

					mux {
						function = "qup15";
						pins = "gpio56\0gpio57\0gpio58\0gpio59";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio56\0gpio57\0gpio58\0gpio59";
					};
				};
			};

			pmx_ts_active {

				ts_active {
					phandle = <0x2f0>;

					mux {
						function = "gpio";
						pins = "gpio20\0gpio21";
					};

					config {
						drive-strength = <0x08>;
						pins = "gpio20\0gpio21";
						bias-pull-up;
					};
				};
			};

			pmx_ts_int_suspend {

				ts_int_suspend {
					phandle = <0x2f2>;

					mux {
						function = "gpio";
						pins = "gpio21";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio21";
					};
				};
			};

			gpio_i2c_5_scl {

				gpio_i2c_5_scl_default {
					phandle = <0x526>;

					mux {
						function = "gpio";
						pins = "gpio149";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio149";
					};
				};
			};

			cam_sensor_suspend_rst1 {
				phandle = <0x5cf>;

				mux {
					function = "gpio";
					pins = "gpio24";
				};

				config {
					output-low;
					bias-pull-down;
					drive-strength = <0x02>;
					pins = "gpio24";
				};
			};

			wide_long_exposure_active {
				phandle = <0x5c0>;

				mux {
					function = "gpio";
					pins = "gpio83";
				};

				config {
					pins = "gpio83";
				};
			};

			cam_sensor_mclk4_active {
				phandle = <0x5a0>;

				mux {
					function = "cam_mclk";
					pins = "gpio104";
				};

				config {
					bias-disable;
					drive-strength = <0x04>;
					pins = "gpio104";
				};
			};

			qupv3_se11_spi_pins {
				phandle = <0x2d4>;

				qupv3_se11_spi_active {
					phandle = <0xf2>;

					mux {
						function = "qup11";
						pins = "gpio40\0gpio41\0gpio42\0gpio43";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio40\0gpio41\0gpio42\0gpio43";
					};
				};

				qupv3_se11_spi_sleep {
					phandle = <0xf3>;

					mux {
						function = "gpio";
						pins = "gpio40\0gpio41\0gpio42\0gpio43";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio40\0gpio41\0gpio42\0gpio43";
					};
				};
			};

			uwb_spi_miso_active {
				phandle = <0x53c>;

				mux {
					function = "qup0";
					pins = "gpio0";
				};

				config {
					none;
					drive-strength = <0x06>;
					pins = "gpio0";
					bias-pull-up;
				};
			};

			ese_spi_cs_pu_gpio {
				phandle = <0x55a>;

				mux {
					function = "gpio";
					pins = "gpio75";
				};

				config {
					drive-strength = <0x06>;
					pins = "gpio75";
					output-high;
					bias-pull-up;
				};
			};

			pm8008j_active {
				phandle = <0x2b1>;

				mux {
					function = "gpio";
					pins = "gpio11";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio11";
					output-high;
				};
			};

			spkr2_2_sd_n {

				spkr2_2_sd_n_sleep {
					phandle = <0x2b8>;

					mux {
						function = "gpio";
						pins = "gpio3";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio3";
					};
				};

				spkr2_2_sd_n_active {
					phandle = <0x2b9>;

					mux {
						function = "gpio";
						pins = "gpio3";
					};

					config {
						bias-disable;
						drive-strength = <0x10>;
						pins = "gpio3";
						output-high;
					};
				};
			};

			qupv3_se9_spi_pins {
				phandle = <0x2d0>;

				qupv3_se9_spi_sleep {
					phandle = <0xeb>;

					mux {
						function = "gpio";
						pins = "gpio32\0gpio33\0gpio34\0gpio35";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio32\0gpio33\0gpio34\0gpio35";
					};
				};

				qupv3_se9_spi_active {
					phandle = <0xea>;

					mux {
						function = "qup9";
						pins = "gpio32\0gpio33\0gpio34\0gpio35";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio32\0gpio33\0gpio34\0gpio35";
					};
				};
			};

			uwb_en {
				phandle = <0x544>;

				mux {
					function = "gpio";
					pins = "gpio144";
				};

				config {
					output-low;
					bias-disable;
					pins = "gpio144";
				};
			};

			tsp_int_sleep {
				phandle = <0x570>;

				mux {
					function = "gpio";
					pins = "gpio46";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					input-enable;
					pins = "gpio46";
				};
			};

			panel_br01_esd_1_active {
				phandle = <0x685>;

				mux {
					function = "gpio";
					pins = "gpio167";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					input-enable;
					pins = "gpio167";
				};
			};

			cci2_suspend {
				phandle = <0x596>;

				mux {
					function = "cci_i2c";
					pins = "gpio114\0gpio115";
				};

				config {
					bias-disable;
					drive-strength = <0x04>;
					pins = "gpio114\0gpio115";
				};
			};

			dhall_i2c_active {
				phandle = <0x5d2>;

				mux {
					function = "gpio";
					pins = "gpio123\0gpio124";
				};

				config {
					bias-disable;
					input-enable;
					pins = "gpio123\0gpio124";
				};
			};

			qupv3_se19_spi_pins {
				phandle = <0x2e6>;

				qupv3_se19_spi_active {
					phandle = <0x11a>;

					mux {
						function = "qup19";
						pins = "gpio72\0gpio73\0gpio74\0gpio75";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio72\0gpio73\0gpio74\0gpio75";
					};
				};

				qupv3_se19_spi_sleep {
					phandle = <0x11b>;

					mux {
						function = "gpio";
						pins = "gpio72\0gpio73\0gpio74\0gpio75";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio72\0gpio73\0gpio74\0gpio75";
					};
				};
			};

			qupv3_se2_spi_pins {
				phandle = <0x2c4>;

				qupv3_se2_spi_sleep {
					phandle = <0xd1>;

					mux {
						function = "gpio";
						pins = "gpio8\0gpio9\0gpio10\0gpio11";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio8\0gpio9\0gpio10\0gpio11";
					};
				};

				qupv3_se2_spi_active {
					phandle = <0xd0>;

					mux {
						function = "qup2";
						pins = "gpio8\0gpio9\0gpio10\0gpio11";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio8\0gpio9\0gpio10\0gpio11";
					};
				};
			};

			pri_tdm_din_active {
				phandle = <0x768>;

				mux {
					function = "mi2s0_data0";
					pins = "gpio127";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio127";
				};
			};

			spi_mosi_tsp_sleep {
				phandle = <0x56c>;

				mux {
					function = "gpio";
					pins = "gpio29";
				};

				config {
					bias-pull-down;
					drive-strength = <0x06>;
					input-enable;
					pins = "gpio29";
				};
			};

			epen-int-active {
				phandle = <0x567>;

				mux {
					function = "gpio";
					pins = "gpio51";
				};

				config {
					bias-disable;
					input-enable;
					pins = "gpio51";
				};
			};

			ese_spi_miso_pu_gpio {
				phandle = <0x55d>;

				mux {
					function = "gpio";
					pins = "gpio72";
				};

				config {
					drive-strength = <0x06>;
					input-enable;
					pins = "gpio72";
					bias-pull-up;
				};
			};

			qupv3_se6_spi_pins {
				phandle = <0x2cc>;

				qupv3_se6_spi_active {
					phandle = <0xe0>;

					mux {
						function = "qup6";
						pins = "gpio20\0gpio21\0gpio22\0gpio23";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio20\0gpio21\0gpio22\0gpio23";
					};
				};

				qupv3_se6_spi_sleep {
					phandle = <0xe1>;

					mux {
						function = "gpio";
						pins = "gpio20\0gpio21\0gpio22\0gpio23";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio20\0gpio21\0gpio22\0gpio23";
					};
				};
			};

			spkr2_1_sd_n {

				spkr2_1_sd_n_active {
					phandle = <0x2b7>;

					mux {
						function = "gpio";
						pins = "gpio71";
					};

					config {
						bias-disable;
						drive-strength = <0x10>;
						pins = "gpio71";
						output-high;
					};
				};

				spkr2_1_sd_n_sleep {
					phandle = <0x2b6>;

					mux {
						function = "gpio";
						pins = "gpio71";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio71";
					};
				};
			};

			cci1_suspend {
				phandle = <0x582>;

				mux {
					function = "cci_i2c";
					pins = "gpio112\0gpio113";
				};

				config {
					bias-disable;
					drive-strength = <0x04>;
					input-enable;
					pins = "gpio112\0gpio113";
				};
			};

			qupv3_se12_i2c_pins {
				phandle = <0x2d5>;

				qupv3_se12_i2c_sleep {
					phandle = <0xf5>;

					mux {
						function = "gpio";
						pins = "gpio44\0gpio45";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						input-enable;
						pins = "gpio44\0gpio45";
					};
				};

				qupv3_se12_i2c_active {
					phandle = <0xf4>;

					mux {
						function = "qup12";
						pins = "gpio44\0gpio45";
					};

					config {
						drive-strength = <0x06>;
						pins = "gpio44\0gpio45";
						bias-pull-up;
					};
				};
			};

			tert_aux_pcm {

				tert_aux_pcm_ws_sleep {
					phandle = <0x284>;

					mux {
						function = "gpio";
						pins = "gpio123";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio123";
					};
				};

				tert_aux_pcm_ws_active {
					phandle = <0x285>;

					mux {
						function = "mi2s2_ws";
						pins = "gpio123";
					};

					config {
						bias-disable;
						drive-strength = <0x08>;
						pins = "gpio123";
						output-high;
					};
				};

				tert_aux_pcm_clk_sleep {
					phandle = <0x282>;

					mux {
						function = "gpio";
						pins = "gpio121";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio121";
					};
				};

				tert_aux_pcm_clk_active {
					phandle = <0x283>;

					mux {
						function = "mi2s2_sck";
						pins = "gpio121";
					};

					config {
						bias-disable;
						drive-strength = <0x08>;
						pins = "gpio121";
						output-high;
					};
				};
			};

			uwb_spi_mosi_active {
				phandle = <0x53b>;

				mux {
					function = "qup0";
					pins = "gpio1";
				};

				config {
					none;
					bias-disable;
					drive-strength = <0x06>;
					pins = "gpio1";
				};
			};

			interposer_det {
				phandle = <0x727>;

				interposer_det2_default {
					phandle = <0x573>;

					mux {
						function = "gpio";
						pins = "gpio201\0gpio202";
					};

					config {
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio201\0gpio202";
						bias-pull-up;
					};
				};
			};

			panel_xa2_bq01_reset_active {
				phandle = <0x51a>;

				mux {
					function = "gpio";
					pins = "gpio34";
				};

				config {
					bias-disable;
					drive-strength = <0x08>;
					pins = "gpio34";
				};
			};

			dp_aux_en_active {
				phandle = <0x513>;

				mux {
					function = "gpio";
					pins = "gpio125";
				};

				config {
					output-low;
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio125";
				};
			};

			pmx_ts_release {

				ts_release {
					phandle = <0x2f3>;

					mux {
						function = "gpio";
						pins = "gpio20\0gpio21";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio20\0gpio21";
					};
				};
			};

			pri_tdm_sync {

				pri_tdm_sync_active {
					phandle = <0x28d>;

					mux {
						function = "mi2s0_ws";
						pins = "gpio129";
					};

					config {
						bias-disable;
						drive-strength = <0x08>;
						pins = "gpio129";
						output-high;
					};
				};

				pri_tdm_sync_sleep {
					phandle = <0x28c>;

					mux {
						function = "gpio";
						pins = "gpio129";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio129";
					};
				};
			};

			pri_aux_pcm_sync {

				pri_aux_pcm_sync_active {
					phandle = <0x27d>;

					mux {
						function = "mi2s0_ws";
						pins = "gpio129";
					};

					config {
						bias-disable;
						drive-strength = <0x08>;
						pins = "gpio129";
						output-high;
					};
				};

				pri_aux_pcm_sync_sleep {
					phandle = <0x27c>;

					mux {
						function = "gpio";
						pins = "gpio129";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio129";
					};
				};
			};

			gpio_i2c_3_scl {

				gpio_i2c_3_scl_default {
					phandle = <0x67c>;

					mux {
						function = "gpio";
						pins = "gpio187";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio187";
					};
				};
			};

			pcie1 {

				pcie1_clkreq_default {
					phandle = <0x243>;

					mux {
						function = "pcie1_clkreqn";
						pins = "gpio98";
					};

					config {
						drive-strength = <0x02>;
						pins = "gpio98";
						bias-pull-up;
					};
				};

				pcie1_clkreq_sleep {
					phandle = <0x245>;

					mux {
						function = "gpio";
						pins = "gpio98";
					};

					config {
						drive-strength = <0x02>;
						pins = "gpio98";
						bias-pull-up;
					};
				};

				pcie1_perst_default {
					phandle = <0x242>;

					mux {
						function = "gpio";
						pins = "gpio97";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio97";
					};
				};

				pcie1_wake_default {
					phandle = <0x244>;

					mux {
						function = "gpio";
						pins = "gpio99";
					};

					config {
						drive-strength = <0x02>;
						pins = "gpio99";
						bias-pull-up;
					};
				};
			};

			qupv3_se1_spi_pins {
				phandle = <0x2c2>;

				qupv3_se1_spi_active {
					phandle = <0xcc>;

					mux {
						function = "qup1";
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
					};
				};

				qupv3_se1_spi_sleep {
					phandle = <0xcd>;

					mux {
						function = "gpio";
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
					};
				};
			};

			qupv3_se10_i2c_pins {
				phandle = <0x2d1>;

				qupv3_se10_i2c_sleep {
					phandle = <0xed>;

					mux {
						function = "gpio";
						pins = "gpio36\0gpio37";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio36\0gpio37";
					};
				};

				qupv3_se10_i2c_active {
					phandle = <0xec>;

					mux {
						function = "qup10";
						pins = "gpio36\0gpio37";
					};

					config {
						drive-strength = <0x02>;
						pins = "gpio36\0gpio37";
						bias-pull-up;
					};
				};
			};

			qupv3_se11_i2c_pins {
				phandle = <0x2d3>;

				qupv3_se11_i2c_active {
					phandle = <0xf0>;

					mux {
						function = "qup11";
						pins = "gpio40\0gpio41";
					};

					config {
						drive-strength = <0x02>;
						pins = "gpio40\0gpio41";
						bias-pull-up;
					};
				};

				qupv3_se11_i2c_sleep {
					phandle = <0xf1>;

					mux {
						function = "gpio";
						pins = "gpio40\0gpio41";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio40\0gpio41";
					};
				};
			};

			cps_en_default {
				phandle = <0x52d>;

				mux {
					function = "gpio";
					pins = "gpio170";
				};

				config {
					output-low;
					bias-disable;
					pins = "gpio170";
				};
			};

			gpio_i2c_2_sda {

				gpio_i2c_2_sda_default {
					phandle = <0x529>;

					mux {
						function = "gpio";
						pins = "gpio117";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio117";
					};
				};
			};

			panel_zf01_esd_1_active {
				power-source = <0x01>;
				phandle = <0x68e>;

				mux {
					function = "gpio";
					pins = "gpio167";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					input-enable;
					pins = "gpio167";
				};
			};

			panel_zf01_te_suspend {
				phandle = <0x68b>;

				mux {
					function = "mdp_vsync";
					pins = "gpio87";
				};

				config {
					bias-pull-down;
					drive-strength = <0x02>;
					pins = "gpio87";
				};
			};

			sdc2_on {
				phandle = <0x2ae>;

				data {
					drive-strength = <0x0a>;
					pins = "sdc2_data";
					bias-pull-up;
				};

				clk {
					bias-disable;
					drive-strength = <0x10>;
					pins = "sdc2_clk";
				};

				sd-cd {
					drive-strength = <0x02>;
					pins = "gpio92";
					bias-pull-up;
				};

				cmd {
					drive-strength = <0x0a>;
					pins = "sdc2_cmd";
					bias-pull-up;
				};
			};

			nfc_i2c_sda_sleep {
				phandle = <0x550>;

				mux {
					function = "gpio";
					pins = "gpio64";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					input-enable;
					pins = "gpio64";
				};
			};

			motor-rst {
				phandle = <0x54d>;

				mux {
					function = "gpio";
					pins = "gpio180";
				};

				config {
					bias-disable;
					PIN_DT_FUNC_OUTPUT;
					drive-strength = <0x02>;
					pins = "gpio180";
				};
			};

			wcd938x_reset_active {
				phandle = <0x2ba>;

				mux {
					function = "gpio";
					pins = "gpio43";
				};

				config {
					drive-strength = <0x10>;
					pins = "gpio43";
					output-high;
				};
			};

			panel_xa2_bq01_mipisel_suspend {
				phandle = <0x692>;

				mux {
					function = "gpio";
					pins = "gpio22";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio22";
				};
			};

			cam_sensor_active_rst3 {
				phandle = <0x592>;

				mux {
					function = "gpio";
					pins = "gpio120";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio120";
				};
			};

			spi_mosi_tsp_active {
				phandle = <0x569>;

				mux {
					function = "qup8";
					pins = "gpio29";
				};

				config {
					none;
					bias-disable;
					drive-strength = <0x06>;
					pins = "gpio29";
				};
			};

			mcu_suspend {
				phandle = <0x5c7>;

				mux {
					function = "gpio";
					pins = "gpio97\0gpio99";
				};

				config {
					output-low;
					bias-pull-down;
					drive-strength = <0x02>;
					pins = "gpio97\0gpio99";
				};
			};

			snvm_i2c_sda_sleep {
				phandle = <0x680>;

				mux {
					function = "gpio";
					pins = "gpio48";
				};

				config {
					bias-pull-down;
					drive-strength = <0x02>;
					input-enable;
					pins = "gpio48";
				};
			};

			bt_en_sleep {
				phandle = <0x3b>;

				mux {
					function = "gpio";
					pins = "gpio81";
				};

				config {
					output-low;
					bias-pull-down;
					drive-strength = <0x02>;
					pins = "gpio81";
				};
			};

			qupv3_se3_i2c_pins {
				phandle = <0x2c5>;

				qupv3_se3_i2c_active {
					phandle = <0xd2>;

					mux {
						function = "qup3";
						pins = "gpio12\0gpio13";
					};

					config {
						drive-strength = <0x02>;
						pins = "gpio12\0gpio13";
						bias-pull-up;
					};
				};

				qupv3_se3_i2c_sleep {
					phandle = <0xd3>;

					mux {
						function = "gpio";
						pins = "gpio12\0gpio13";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio12\0gpio13";
					};
				};
			};

			qupv3_se5_i2c_pins {
				phandle = <0x2c9>;

				qupv3_se5_i2c_active {
					phandle = <0xda>;

					mux {
						function = "qup5";
						pins = "gpio206\0gpio207";
					};

					config {
						drive-strength = <0x02>;
						pins = "gpio206\0gpio207";
						bias-pull-up;
					};
				};

				qupv3_se5_i2c_sleep {
					phandle = <0xdb>;

					mux {
						function = "gpio";
						pins = "gpio206\0gpio207";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio206\0gpio207";
					};
				};
			};

			pri_mi2s_ws {

				pri_mi2s_ws_sleep {
					phandle = <0x29e>;

					mux {
						function = "gpio";
						pins = "gpio129";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio129";
					};
				};

				pri_mi2s_ws_active {
					phandle = <0x29f>;

					mux {
						function = "mi2s0_ws";
						pins = "gpio129";
					};

					config {
						bias-disable;
						drive-strength = <0x08>;
						pins = "gpio129";
						output-high;
					};
				};
			};

			cam_sensor_mclk2_suspend {
				phandle = <0x5c1>;

				mux {
					function = "cam_mclk";
					pins = "gpio102";
				};

				config {
					bias-pull-down;
					drive-strength = <0x04>;
					pins = "gpio102";
				};
			};

			qupv3_se9_i3c_pins {
				phandle = <0x2de>;

				qupv3_se9_i3c_active {
					phandle = <0x109>;

					mux {
						function = "ibi_i3c";
						pins = "gpio32\0gpio33";
					};

					config {
						drive-strength = <0x02>;
						pins = "gpio32\0gpio33";
						bias-pull-up;
					};
				};

				qupv3_se9_i3c_disable {
					phandle = <0x10b>;

					mux {
						function = "gpio";
						pins = "gpio32\0gpio33";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio32\0gpio33";
					};
				};

				qupv3_se9_i3c_sleep {
					phandle = <0x10a>;

					mux {
						function = "ibi_i3c";
						pins = "gpio32\0gpio33";
					};

					config {
						drive-strength = <0x02>;
						pins = "gpio32\0gpio33";
						bias-pull-up;
					};
				};
			};

			cam_sensor_mclk2_active {
				phandle = <0x5be>;

				mux {
					function = "cam_mclk";
					pins = "gpio102";
				};

				config {
					bias-disable;
					drive-strength = <0x04>;
					pins = "gpio102";
				};
			};

			ese_spi_mosi_pd_gpio {
				phandle = <0x554>;

				mux {
					function = "gpio";
					pins = "gpio73";
				};

				config {
					output-low;
					bias-pull-down;
					drive-strength = <0x06>;
					pins = "gpio73";
				};
			};

			ovp_sig_flagb_default {
				phandle = <0x4ca>;

				mux {
					function = "gpio";
					pins = "gpio85";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					input-enable;
					pins = "gpio85";
				};
			};

			qupv3_se3_spi_pins {
				phandle = <0x2c6>;

				qupv3_se3_spi_active {
					phandle = <0xd4>;

					mux {
						function = "qup3";
						pins = "gpio12\0gpio13\0gpio14\0gpio15";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio12\0gpio13\0gpio14\0gpio15";
					};
				};

				qupv3_se3_spi_sleep {
					phandle = <0xd5>;

					mux {
						function = "gpio";
						pins = "gpio12\0gpio13\0gpio14\0gpio15";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio12\0gpio13\0gpio14\0gpio15";
					};
				};
			};

			panel_xa2_bq01_reset_suspend {
				phandle = <0x51c>;

				mux {
					function = "gpio";
					pins = "gpio34";
				};

				config {
					bias-pull-down;
					drive-strength = <0x02>;
					pins = "gpio34";
				};
			};

			tert_tdm_din {

				tert_tdm_din_sleep {
					phandle = <0x296>;

					mux {
						function = "gpio";
						pins = "gpio122";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio122";
					};
				};

				tert_tdm_din_active {
					phandle = <0x297>;

					mux {
						function = "mi2s2_data0";
						pins = "gpio122";
					};

					config {
						bias-disable;
						drive-strength = <0x08>;
						pins = "gpio122";
					};
				};
			};

			uwb_ri {
				phandle = <0x542>;

				mux {
					function = "gpio";
					pins = "gpio10";
				};

				config {
					output-low;
					bias-pull-down;
					pins = "gpio10";
				};
			};

			qupv3_se20_4uart_pins {
				phandle = <0x2eb>;

				qupv3_se20_default_cts {
					phandle = <0x124>;

					mux {
						function = "gpio";
						pins = "gpio76";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio76";
					};
				};

				qupv3_se20_tx {
					phandle = <0x129>;

					mux {
						function = "qup20";
						pins = "gpio78";
					};

					config {
						drive-strength = <0x02>;
						pins = "gpio78";
						bias-pull-up;
					};
				};

				qupv3_se20_default_rtsrx {
					phandle = <0x125>;

					mux {
						function = "gpio";
						pins = "gpio77\0gpio79";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio77\0gpio79";
					};
				};

				qupv3_se20_rx_wake {
					phandle = <0x12b>;

					mux {
						function = "gpio";
						pins = "gpio79";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio79";
					};
				};

				qupv3_se20_rx_active {
					phandle = <0x12a>;

					mux {
						function = "qup20";
						pins = "gpio79";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio79";
					};
				};

				qupv3_se20_rts {
					phandle = <0x128>;

					mux {
						function = "qup20";
						pins = "gpio77";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio77";
					};
				};

				qupv3_se20_cts {
					phandle = <0x127>;

					mux {
						function = "qup20";
						pins = "gpio76";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio76";
					};
				};

				qupv3_se20_default_tx {
					phandle = <0x126>;

					mux {
						function = "gpio";
						pins = "gpio78";
					};

					config {
						output-low;
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio78";
						bias-pull-up;
					};
				};
			};

			qupv3_se1_i2c_pins {
				phandle = <0x2c1>;

				qupv3_se1_i2c_sleep {
					phandle = <0xcb>;

					mux {
						function = "gpio";
						pins = "gpio4\0gpio5";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio4\0gpio5";
					};
				};

				qupv3_se1_i2c_active {
					phandle = <0xca>;

					mux {
						function = "qup1";
						pins = "gpio4\0gpio5";
					};

					config {
						drive-strength = <0x02>;
						pins = "gpio4\0gpio5";
						bias-pull-up;
					};
				};
			};

			panel_br01_reset_suspend {
				phandle = <0x521>;

				mux {
					function = "gpio";
					pins = "gpio25";
				};

				config {
					bias-pull-down;
					drive-strength = <0x02>;
					pins = "gpio25";
				};
			};

			ese_spi_miso_pd_gpio {
				phandle = <0x555>;

				mux {
					function = "gpio";
					pins = "gpio72";
				};

				config {
					output-low;
					bias-pull-down;
					drive-strength = <0x06>;
					pins = "gpio72";
				};
			};

			panel_xa2_ze01_te_suspend {
				phandle = <0x694>;

				mux {
					function = "mdp_vsync";
					pins = "gpio86";
				};

				config {
					bias-pull-down;
					drive-strength = <0x02>;
					pins = "gpio86";
				};
			};

			expander_reset_active {
				phandle = <0x527>;

				mux {
					function = "gpio";
					pins = "gpio105";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio105";
					output-high;
				};
			};

			pmx_sde {
				phandle = <0x642>;

				sde_dsi_suspend {
					phandle = <0x644>;

					mux {
						function = "gpio";
						pins = "gpio0";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio0";
					};
				};

				sde_dsi_active {
					phandle = <0x643>;

					mux {
						function = "gpio";
						pins = "gpio0";
					};

					config {
						bias-disable = <0x00>;
						drive-strength = <0x08>;
						pins = "gpio0";
					};
				};

				sde_dsi1_suspend {
					phandle = <0x646>;

					mux {
						function = "gpio";
						pins = "gpio4";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio4";
					};
				};

				sde_dsi1_active {
					phandle = <0x645>;

					mux {
						function = "gpio";
						pins = "gpio4";
					};

					config {
						bias-disable = <0x00>;
						drive-strength = <0x08>;
						pins = "gpio4";
					};
				};
			};

			pri_tdm_sync_active {
				phandle = <0x767>;

				mux {
					function = "mi2s0_ws";
					pins = "gpio129";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio129";
					output-high;
				};
			};

			cci1_active {
				phandle = <0x581>;

				mux {
					function = "cci_i2c";
					pins = "gpio112\0gpio113";
				};

				config {
					drive-strength = <0x04>;
					pins = "gpio112\0gpio113";
					bias-pull-up;
				};
			};

			ovp_pwr_flagb_default {
				phandle = <0x4cb>;

				mux {
					function = "gpio";
					pins = "gpio84";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					input-enable;
					pins = "gpio84";
				};
			};

			qupv3_se14_i2c_pins {
				phandle = <0x2d9>;

				qupv3_se14_i2c_active {
					phandle = <0xfc>;

					mux {
						function = "qup14";
						pins = "gpio52\0gpio53";
					};

					config {
						drive-strength = <0x02>;
						pins = "gpio52\0gpio53";
						bias-pull-up;
					};
				};

				qupv3_se14_i2c_sleep {
					phandle = <0xfd>;

					mux {
						function = "gpio";
						pins = "gpio52\0gpio53";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio52\0gpio53";
					};
				};
			};

			gpio_i2c_1_scl {

				gpio_i2c_1_scl_default {
					phandle = <0x530>;

					mux {
						function = "gpio";
						pins = "gpio176";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio176";
					};
				};
			};

			pri_tdm_din {

				pri_tdm_din_active {
					phandle = <0x28f>;

					mux {
						function = "mi2s0_data0";
						pins = "gpio127";
					};

					config {
						bias-disable;
						drive-strength = <0x08>;
						pins = "gpio127";
					};
				};

				pri_tdm_din_sleep {
					phandle = <0x28e>;

					mux {
						function = "gpio";
						pins = "gpio127";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio127";
					};
				};
			};

			qupv3_se16_spi_pins {
				phandle = <0x2e0>;

				qupv3_se16_spi_sleep {
					phandle = <0x10f>;

					mux {
						function = "gpio";
						pins = "gpio60\0gpio61\0gpio62\0gpio63";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio60\0gpio61\0gpio62\0gpio63";
					};
				};

				qupv3_se16_spi_active {
					phandle = <0x10e>;

					mux {
						function = "qup16";
						pins = "gpio60\0gpio61\0gpio62\0gpio63";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio60\0gpio61\0gpio62\0gpio63";
					};
				};
			};

			nfc {

				nfc_enable_suspend {
					phandle = <0x2ef>;

					mux {
						function = "gpio";
						pins = "gpio34\0gpio45\0gpio35";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio34\0gpio45\0gpio35";
					};
				};

				nfc_int_active {
					phandle = <0x2ec>;

					mux {
						function = "gpio";
						pins = "gpio46";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio46";
					};
				};

				nfc_int_suspend {
					phandle = <0x2ed>;

					mux {
						function = "gpio";
						pins = "gpio46";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio46";
					};
				};

				nfc_enable_active {
					phandle = <0x2ee>;

					mux {
						function = "gpio";
						pins = "gpio34\0gpio45\0gpio35";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio34\0gpio45\0gpio35";
					};
				};
			};

			sdc2_off {
				phandle = <0x2af>;

				data {
					drive-strength = <0x02>;
					pins = "sdc2_data";
					bias-pull-up;
				};

				clk {
					bias-disable;
					drive-strength = <0x02>;
					pins = "sdc2_clk";
				};

				sd-cd {
					drive-strength = <0x02>;
					pins = "gpio92";
					bias-pull-up;
				};

				cmd {
					drive-strength = <0x02>;
					pins = "sdc2_cmd";
					bias-pull-up;
				};
			};

			qupv3_se0_i2c_pins {
				phandle = <0x2bf>;

				qupv3_se0_i2c_sleep {
					phandle = <0xc6>;

					mux {
						function = "gpio";
						pins = "gpio0\0gpio1";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio0\0gpio1";
					};
				};

				qupv3_se0_i2c_active {
					phandle = <0xc5>;

					mux {
						function = "qup0";
						pins = "gpio0\0gpio1";
					};

					config {
						drive-strength = <0x02>;
						pins = "gpio0\0gpio1";
						bias-pull-up;
					};
				};
			};

			panel_xa2_bq01_te_suspend {
				phandle = <0x51d>;

				mux {
					function = "mdp_vsync";
					pins = "gpio86";
				};

				config {
					bias-pull-down;
					drive-strength = <0x02>;
					pins = "gpio86";
				};
			};

			qupv3_se4_spi_pins {
				phandle = <0x2c8>;

				qupv3_se4_spi_active {
					phandle = <0xd8>;

					mux {
						function = "qup4";
						pins = "gpio16\0gpio17\0gpio18\0gpio19";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio16\0gpio17\0gpio18\0gpio19";
					};
				};

				qupv3_se4_spi_sleep {
					phandle = <0xd9>;

					mux {
						function = "gpio";
						pins = "gpio16\0gpio17\0gpio18\0gpio19";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio16\0gpio17\0gpio18\0gpio19";
					};
				};
			};

			spkr_1_sd_n {

				spkr_1_sd_n_sleep {
					phandle = <0x2b2>;

					mux {
						function = "gpio";
						pins = "gpio1";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio1";
					};
				};

				spkr_1_sd_n_active {
					phandle = <0x2b3>;

					mux {
						function = "gpio";
						pins = "gpio1";
					};

					config {
						bias-disable;
						drive-strength = <0x10>;
						pins = "gpio1";
						output-high;
					};
				};
			};

			panel_xa2_ze01_reset_suspend {
				phandle = <0x696>;

				mux {
					function = "gpio";
					pins = "gpio34";
				};

				config {
					bias-pull-down;
					drive-strength = <0x02>;
					pins = "gpio34";
				};
			};

			tert_tdm_dout {

				tert_tdm_dout_active {
					phandle = <0x299>;

					mux {
						function = "mi2s2_data1";
						pins = "gpio124";
					};

					config {
						bias-disable;
						drive-strength = <0x08>;
						pins = "gpio124";
					};
				};

				tert_tdm_dout_sleep {
					phandle = <0x298>;

					mux {
						function = "gpio";
						pins = "gpio124";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio124";
					};
				};
			};

			uwb_int {
				phandle = <0x543>;

				mux {
					function = "gpio";
					pins = "gpio19";
				};

				config {
					bias-pull-down;
					input-enable;
					pins = "gpio19";
				};
			};

			gfspi_rstpin {
				phandle = <0x563>;

				mux {
					function = "gpio";
					pins = "gpio18";
				};

				config {
					output-low;
					bias-pull-down;
					drive-strength = <0x02>;
					pins = "gpio18";
				};
			};

			cam_sensor_mclk6_active {
				phandle = <0x6c2>;

				mux {
					function = "cam_mclk";
					pins = "gpio106";
				};

				config {
					bias-disable;
					drive-strength = <0x06>;
					pins = "gpio106";
				};
			};

			qupv3_se18_spi_pins {
				phandle = <0x2e4>;

				qupv3_se18_spi_sleep {
					phandle = <0x117>;

					mux {
						function = "gpio";
						pins = "gpio68\0gpio69\0gpio70\0gpio71";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio68\0gpio69\0gpio70\0gpio71";
					};
				};

				qupv3_se18_spi_active {
					phandle = <0x116>;

					mux {
						function = "qup18";
						pins = "gpio68\0gpio69\0gpio70\0gpio71";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio68\0gpio69\0gpio70\0gpio71";
					};
				};
			};

			grip-int {
				phandle = <0x533>;

				mux {
					function = "gpio";
					pins = "gpio182";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					input-enable;
					pins = "gpio182";
				};
			};

			cam_sensor_active_rst2 {
				phandle = <0x588>;

				mux {
					function = "gpio";
					pins = "gpio106";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio106";
				};
			};

			pri_mi2s_sd0 {

				pri_mi2s_sd0_active {
					phandle = <0x2a1>;

					mux {
						function = "mi2s0_data0";
						pins = "gpio127";
					};

					config {
						bias-disable;
						drive-strength = <0x08>;
						pins = "gpio127";
						output-high;
					};
				};

				pri_mi2s_sd0_sleep {
					phandle = <0x2a0>;

					mux {
						function = "gpio";
						pins = "gpio127";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio127";
					};
				};
			};

			display_panel_avdd_default {
				phandle = <0x641>;

				mux {
					function = "gpio";
					pins = "gpio186";
				};

				config {
					bias-disable = <0x00>;
					drive-strength = <0x08>;
					pins = "gpio186";
					output-high;
				};
			};

			cam_sensor_suspend_rst4 {
				phandle = <0x6c5>;

				mux {
					function = "gpio";
					pins = "gpio119";
				};

				config {
					output-low;
					bias-pull-down;
					drive-strength = <0x02>;
					pins = "gpio119";
				};
			};

			nfc_i2c_sda_active {
				phandle = <0x54e>;

				mux {
					function = "qup17";
					pins = "gpio64";
				};

				config {
					none;
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio64";
				};
			};

			cam_sensor_active_rst4 {
				phandle = <0x6c4>;

				mux {
					function = "gpio";
					pins = "gpio119";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio119";
				};
			};

			tert_mi2s_sd1 {

				tert_mi2s_sd1_sleep {
					phandle = <0x2ac>;

					mux {
						function = "gpio";
						pins = "gpio124";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio124";
					};
				};

				tert_mi2s_sd1_active {
					phandle = <0x2ad>;

					mux {
						function = "mi2s2_data1";
						pins = "gpio124";
					};

					config {
						bias-disable;
						drive-strength = <0x08>;
						pins = "gpio124";
					};
				};
			};

			panel_br01_reset_active {
				phandle = <0x51f>;

				mux {
					function = "gpio";
					pins = "gpio25";
				};

				config {
					bias-disable;
					drive-strength = <0x08>;
					pins = "gpio25";
				};
			};

			cnss_pins {
				phandle = <0x2f4>;

				cnss_wlan_en_active {
					phandle = <0xbc>;

					mux {
						function = "gpio";
						pins = "gpio80";
					};

					config {
						drive-strength = <0x10>;
						pins = "gpio80";
						output-high;
						bias-pull-up;
					};
				};

				cnss_wlan_en_sleep {
					phandle = <0xbd>;

					mux {
						function = "gpio";
						pins = "gpio80";
					};

					config {
						output-low;
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio80";
					};
				};
			};

			qupv3_se17_i2c_pins {
				phandle = <0x2e1>;

				qupv3_se17_i2c_sleep {
					phandle = <0x111>;

					mux {
						function = "gpio";
						pins = "gpio64\0gpio65";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio64\0gpio65";
					};
				};

				qupv3_se17_i2c_active {
					phandle = <0x110>;

					mux {
						function = "qup17";
						pins = "gpio64\0gpio65";
					};

					config {
						drive-strength = <0x02>;
						pins = "gpio64\0gpio65";
						bias-pull-up;
					};
				};
			};

			pri_mi2s_sd1 {

				pri_mi2s_sd1_sleep {
					phandle = <0x2a2>;

					mux {
						function = "gpio";
						pins = "gpio128";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio128";
					};
				};

				pri_mi2s_sd1_active {
					phandle = <0x2a3>;

					mux {
						function = "mi2s0_data1";
						pins = "gpio128";
					};

					config {
						bias-disable;
						drive-strength = <0x08>;
						pins = "gpio128";
						output-high;
					};
				};
			};

			qupv3_se13_i2c_pins {
				phandle = <0x2d7>;

				qupv3_se13_i2c_sleep {
					phandle = <0xf9>;

					mux {
						function = "gpio";
						pins = "gpio48\0gpio49";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio48\0gpio49";
					};
				};

				qupv3_se13_i2c_active {
					phandle = <0xf8>;

					mux {
						function = "qup13";
						pins = "gpio48\0gpio49";
					};

					config {
						drive-strength = <0x02>;
						pins = "gpio48\0gpio49";
						bias-pull-up;
					};
				};
			};

			pri_tdm_dout {

				pri_tdm_dout_active {
					phandle = <0x291>;

					mux {
						function = "mi2s0_data1";
						pins = "gpio128";
					};

					config {
						bias-disable;
						drive-strength = <0x08>;
						pins = "gpio128";
					};
				};

				pri_tdm_dout_sleep {
					phandle = <0x290>;

					mux {
						function = "gpio";
						pins = "gpio128";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio128";
					};
				};
			};

			qupv3_se7_2uart_pins {
				phandle = <0x2be>;

				qupv3_se7_2uart_active {
					phandle = <0xc2>;

					mux {
						function = "qup7";
						pins = "gpio26\0gpio27";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio26\0gpio27";
					};
				};

				qupv3_se7_2uart_sleep {
					phandle = <0xc3>;

					mux {
						function = "gpio";
						pins = "gpio26\0gpio27";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio26\0gpio27";
					};
				};
			};

			folder_hall_irq {
				phandle = <0x4cc>;

				mux {
					function = "gpio";
					pins = "gpio169";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					input-enable;
					pins = "gpio169";
				};
			};

			usb_phy_ps {
				phandle = <0x2bc>;

				usb3phy_portselect_default {
					phandle = <0x236>;

					mux {
						function = "usb_phy";
						pins = "gpio91";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio91";
					};
				};

				usb3phy_portselect_gpio {
					phandle = <0x2bd>;

					mux {
						function = "gpio";
						pins = "gpio91";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio91";
					};
				};
			};

			qupv3_se9_i2c_pins {
				phandle = <0x2cf>;

				qupv3_se9_i2c_sleep {
					phandle = <0xe9>;

					mux {
						function = "gpio";
						pins = "gpio32\0gpio33";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio32\0gpio33";
					};
				};

				qupv3_se9_i2c_active {
					phandle = <0xe8>;

					mux {
						function = "qup9";
						pins = "gpio32\0gpio33";
					};

					config {
						drive-strength = <0x02>;
						pins = "gpio32\0gpio33";
						bias-pull-up;
					};
				};
			};

			uwb_spi_miso_sleep {
				phandle = <0x540>;

				mux {
					function = "gpio";
					pins = "gpio0";
				};

				config {
					bias-pull-down;
					drive-strength = <0x06>;
					input-enable;
					pins = "gpio0";
				};
			};

			cps_irq_default {
				phandle = <0x52b>;

				mux {
					function = "gpio";
					pins = "gpio90";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					input-enable;
					pins = "gpio90";
				};
			};

			spkr_2_sd_n {

				spkr_2_sd_n_sleep {
					phandle = <0x2b4>;

					mux {
						function = "gpio";
						pins = "gpio89";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio89";
					};
				};

				spkr_2_sd_n_active {
					phandle = <0x2b5>;

					mux {
						function = "gpio";
						pins = "gpio89";
					};

					config {
						bias-disable;
						drive-strength = <0x10>;
						pins = "gpio89";
						output-high;
					};
				};
			};

			tert_aux_pcm_dout {

				tert_aux_pcm_dout_sleep {
					phandle = <0x288>;

					mux {
						function = "gpio";
						pins = "gpio124";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio124";
					};
				};

				tert_aux_pcm_dout_active {
					phandle = <0x289>;

					mux {
						function = "mi2s2_data1";
						pins = "gpio124";
					};

					config {
						bias-disable;
						drive-strength = <0x08>;
						pins = "gpio124";
					};
				};
			};

			cam_sensor_active_rst1 {
				phandle = <0x5cd>;

				mux {
					function = "gpio";
					pins = "gpio24";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio24";
				};
			};

			qupv3_se10_spi_pins {
				phandle = <0x2d2>;

				qupv3_se10_spi_active {
					phandle = <0xee>;

					mux {
						function = "qup10";
						pins = "gpio36\0gpio37\0gpio38\0gpio39";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio36\0gpio37\0gpio38\0gpio39";
					};
				};

				qupv3_se10_spi_sleep {
					phandle = <0xef>;

					mux {
						function = "gpio";
						pins = "gpio36\0gpio37\0gpio38\0gpio39";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio36\0gpio37\0gpio38\0gpio39";
					};
				};
			};

			pri_tdm_clk {

				pri_tdm_clk_active {
					phandle = <0x28b>;

					mux {
						function = "mi2s0_sck";
						pins = "gpio126";
					};

					config {
						bias-disable;
						drive-strength = <0x08>;
						pins = "gpio126";
						output-high;
					};
				};

				pri_tdm_clk_sleep {
					phandle = <0x28a>;

					mux {
						function = "gpio";
						pins = "gpio126";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio126";
					};
				};
			};

			qupv3_se13_spi_pins {
				phandle = <0x2d8>;

				qupv3_se13_spi_active {
					phandle = <0xfa>;

					mux {
						function = "qup13";
						pins = "gpio48\0gpio49\0gpio50\0gpio51";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio48\0gpio49\0gpio50\0gpio51";
					};
				};

				qupv3_se13_spi_sleep {
					phandle = <0xfb>;

					mux {
						function = "gpio";
						pins = "gpio48\0gpio49\0gpio50\0gpio51";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio48\0gpio49\0gpio50\0gpio51";
					};
				};
			};

			panel_zf01_reset_active {
				phandle = <0x68c>;

				mux {
					function = "gpio";
					pins = "gpio25";
				};

				config {
					bias-disable;
					drive-strength = <0x08>;
					pins = "gpio25";
				};
			};

			qupv3_se21_i2c_pins {
				phandle = <0x2e9>;

				qupv3_se21_i2c_active {
					phandle = <0x120>;

					mux {
						function = "qup21";
						pins = "gpio80\0gpio81";
					};

					config {
						drive-strength = <0x02>;
						pins = "gpio80\0gpio81";
						bias-pull-up;
					};
				};

				qupv3_se21_i2c_sleep {
					phandle = <0x121>;

					mux {
						function = "gpio";
						pins = "gpio80\0gpio81";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio80\0gpio81";
					};
				};
			};

			flicker_test {
				flicker_test,torch-gpio = <0x3c 0x58 0x00>;
			};

			tert_tdm {

				tert_tdm_clk_sleep {
					phandle = <0x292>;

					mux {
						function = "gpio";
						pins = "gpio121";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio121";
					};
				};

				tert_tdm_ws_active {
					phandle = <0x295>;

					mux {
						function = "mi2s2_ws";
						pins = "gpio123";
					};

					config {
						bias-disable;
						drive-strength = <0x08>;
						pins = "gpio123";
						output-high;
					};
				};

				tert_tdm_ws_sleep {
					phandle = <0x294>;

					mux {
						function = "gpio";
						pins = "gpio123";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio123";
					};
				};

				tert_tdm_clk_active {
					phandle = <0x293>;

					mux {
						function = "mi2s2_sck";
						pins = "gpio121";
					};

					config {
						bias-disable;
						drive-strength = <0x08>;
						pins = "gpio121";
						output-high;
					};
				};
			};

			spi_clk_tsp_sleep {
				phandle = <0x56e>;

				mux {
					function = "gpio";
					pins = "gpio30";
				};

				config {
					bias-pull-down;
					drive-strength = <0x06>;
					input-enable;
					pins = "gpio30";
				};
			};

			grip-sub-int {
				phandle = <0x54a>;

				mux {
					function = "gpio";
					pins = "gpio153";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					input-enable;
					pins = "gpio153";
				};
			};

			ese_spi_cs_pd_gpio {
				phandle = <0x552>;

				mux {
					function = "gpio";
					pins = "gpio75";
				};

				config {
					output-low;
					bias-pull-down;
					drive-strength = <0x06>;
					pins = "gpio75";
				};
			};

			tsp_int_active {
				phandle = <0x56f>;

				mux {
					function = "gpio";
					pins = "gpio46";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					input-enable;
					pins = "gpio46";
				};
			};

			qupv3_se5_spi_pins {
				phandle = <0x2ca>;

				qupv3_se5_spi_sleep {
					phandle = <0xdd>;

					mux {
						function = "gpio";
						pins = "gpio206\0gpio207\0gpio84\0gpio85";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio206\0gpio207\0gpio84\0gpio85";
					};
				};

				qupv3_se5_spi_active {
					phandle = <0xdc>;

					mux {
						function = "qup5";
						pins = "gpio206\0gpio207\0gpio84\0gpio85";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio206\0gpio207\0gpio84\0gpio85";
					};
				};
			};

			uwb_spi_mosi_sleep {
				phandle = <0x53f>;

				mux {
					function = "gpio";
					pins = "gpio1";
				};

				config {
					bias-pull-down;
					drive-strength = <0x06>;
					input-enable;
					pins = "gpio1";
				};
			};

			qupv3_se2_i2c_pins {
				phandle = <0x2c3>;

				qupv3_se2_i2c_active {
					phandle = <0xce>;

					mux {
						function = "qup2";
						pins = "gpio8\0gpio9";
					};

					config {
						drive-strength = <0x06>;
						pins = "gpio8\0gpio9";
						bias-pull-up;
					};
				};

				qupv3_se2_i2c_sleep {
					phandle = <0xcf>;

					mux {
						function = "gpio";
						pins = "gpio8\0gpio9";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						input-enable;
						pins = "gpio8\0gpio9";
					};
				};
			};

			trigout_a {
				phandle = <0x20d>;

				mux {
					function = "qdss_cti";
					pins = "gpio2";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio2";
				};
			};

			pri_tdm_clk_active {
				phandle = <0x766>;

				mux {
					function = "mi2s0_sck";
					pins = "gpio126";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio126";
					output-high;
				};
			};

			ese_spi_mosi_pu_func {
				phandle = <0x558>;

				mux {
					function = "qup19";
					pins = "gpio73";
				};

				config {
					none;
					drive-strength = <0x06>;
					pins = "gpio73";
					bias-pull-up;
				};
			};

			expander_irq_default {
				phandle = <0x528>;

				mux {
					function = "gpio";
					pins = "gpio62";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					input-enable;
					pins = "gpio62";
				};
			};

			panel_zf01_reset_suspend {
				phandle = <0x68d>;

				mux {
					function = "gpio";
					pins = "gpio25";
				};

				config {
					bias-pull-down;
					drive-strength = <0x02>;
					pins = "gpio25";
				};
			};

			ese_spi_mosi_pu_gpio {
				phandle = <0x55c>;

				mux {
					function = "gpio";
					pins = "gpio73";
				};

				config {
					drive-strength = <0x06>;
					pins = "gpio73";
					output-high;
					bias-pull-up;
				};
			};

			gpio_i2c_3_sda {

				gpio_i2c_3_sda_default {
					phandle = <0x67b>;

					mux {
						function = "gpio";
						pins = "gpio186";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio186";
					};
				};
			};

			panel_br01_te_suspend {
				phandle = <0x522>;

				mux {
					function = "mdp_vsync";
					pins = "gpio87";
				};

				config {
					bias-pull-down;
					drive-strength = <0x02>;
					pins = "gpio87";
				};
			};

			spi_miso_tsp_sleep {
				phandle = <0x56d>;

				mux {
					function = "gpio";
					pins = "gpio28";
				};

				config {
					bias-pull-down;
					drive-strength = <0x06>;
					input-enable;
					pins = "gpio28";
				};
			};

			cam_sensor_mclk3_suspend {
				phandle = <0x593>;

				mux {
					function = "cam_mclk";
					pins = "gpio103";
				};

				config {
					bias-pull-down;
					drive-strength = <0x04>;
					pins = "gpio103";
				};
			};

			pri_mi2s_sck {

				pri_mi2s_sck_active {
					phandle = <0x29d>;

					mux {
						function = "mi2s0_sck";
						pins = "gpio126";
					};

					config {
						bias-disable;
						drive-strength = <0x08>;
						pins = "gpio126";
						output-high;
					};
				};

				pri_mi2s_sck_sleep {
					phandle = <0x29c>;

					mux {
						function = "gpio";
						pins = "gpio126";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio126";
					};
				};
			};

			qupv3_se8_spi_pins {
				phandle = <0x2ce>;

				qupv3_se8_spi_sleep {
					phandle = <0xe7>;

					mux {
						function = "gpio";
						pins = "gpio28\0gpio29\0gpio30\0gpio31";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio28\0gpio29\0gpio30\0gpio31";
					};
				};

				qupv3_se8_spi_active {
					phandle = <0xe6>;

					mux {
						function = "qup8";
						pins = "gpio28\0gpio29\0gpio30\0gpio31";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio28\0gpio29\0gpio30\0gpio31";
					};
				};
			};

			cam_sensor_mclk5_active {
				phandle = <0x6c0>;

				mux {
					function = "cam_mclk";
					pins = "gpio105";
				};

				config {
					bias-disable;
					drive-strength = <0x06>;
					pins = "gpio105";
				};
			};

			uwb_spi_clk_active {
				phandle = <0x53a>;

				mux {
					function = "qup0";
					pins = "gpio2";
				};

				config {
					none;
					bias-disable;
					drive-strength = <0x06>;
					pins = "gpio2";
				};
			};

			grip-sub-i2c-sda {
				phandle = <0x548>;

				mux {
					function = "gpio";
					pins = "gpio12";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					input-enable;
					pins = "gpio12";
				};
			};

			cam_sensor_mclk0_active {
				phandle = <0x5cc>;

				mux {
					function = "cam_mclk";
					pins = "gpio100";
				};

				config {
					bias-disable;
					drive-strength = <0x04>;
					pins = "gpio100";
				};
			};

			cci3_active {
				phandle = <0x597>;

				mux {
					function = "cci_i2c";
					pins = "gpio208\0gpio209";
				};

				config {
					qcom,apps;
					drive-strength = <0x04>;
					pins = "gpio208\0gpio209";
					bias-pull-up;
				};
			};

			panel_br01_esd_1_suspend {
				phandle = <0x686>;

				mux {
					function = "gpio";
					pins = "gpio167";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					input-enable;
					pins = "gpio167";
				};
			};

			panel_xa2_ze01_mipisel_suspend {
				phandle = <0x698>;

				mux {
					function = "gpio";
					pins = "gpio22";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio22";
				};
			};

			tert_mi2s_sck {

				tert_mi2s_sck_active {
					phandle = <0x2a7>;

					mux {
						function = "mi2s2_sck";
						pins = "gpio121";
					};

					config {
						bias-disable;
						drive-strength = <0x08>;
						pins = "gpio121";
					};
				};

				tert_mi2s_sck_sleep {
					phandle = <0x2a6>;

					mux {
						function = "gpio";
						pins = "gpio121";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio121";
					};
				};
			};

			panel_xa2_bq01_te_active {
				phandle = <0x51b>;

				mux {
					function = "mdp_vsync";
					pins = "gpio86";
				};

				config {
					bias-pull-down;
					drive-strength = <0x02>;
					pins = "gpio86";
				};
			};

			qupv3_se16_i2c_pins {
				phandle = <0x2df>;

				qupv3_se16_i2c_active {
					phandle = <0x10c>;

					mux {
						function = "qup16";
						pins = "gpio60\0gpio61";
					};

					config {
						drive-strength = <0x02>;
						pins = "gpio60\0gpio61";
						bias-pull-up;
					};
				};

				qupv3_se16_i2c_sleep {
					phandle = <0x10d>;

					mux {
						function = "gpio";
						pins = "gpio60\0gpio61";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio60\0gpio61";
					};
				};
			};

			dp_aux_sel_active {
				phandle = <0x512>;

				mux {
					function = "gpio";
					pins = "gpio108";
				};

				config {
					output-low;
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio108";
				};
			};

			qupv3_se7_2hsuart_pins {
				phandle = <0x6be>;

				qupv3_se7_2uart_tx_active {
					phandle = <0x57b>;

					mux {
						function = "qup7";
						pins = "gpio26";
					};

					config {
						drive-strength = <0x02>;
						pins = "gpio26";
						bias-pull-up;
					};
				};

				qupv3_se7_2uart_rx_active {
					phandle = <0x57c>;

					mux {
						function = "qup7";
						pins = "gpio27";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio27";
					};
				};

				qupv3_se7_2uart_rx_sleep {
					phandle = <0x57e>;

					mux {
						function = "gpio";
						pins = "gpio27";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio27";
					};
				};

				qupv3_se7_2uart_tx_sleep {
					phandle = <0x57d>;

					mux {
						function = "gpio";
						pins = "gpio26";
					};

					config {
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio26";
						bias-pull-up;
					};
				};
			};

			grip-i2c-scl {
				phandle = <0x532>;

				mux {
					function = "gpio";
					pins = "gpio187";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					input-enable;
					pins = "gpio187";
				};
			};

			panel_br01_te_active {
				phandle = <0x520>;

				mux {
					function = "mdp_vsync";
					pins = "gpio87";
				};

				config {
					bias-pull-down;
					drive-strength = <0x02>;
					pins = "gpio87";
				};
			};

			sec_mi2s_mclk {

				sec_mi2s_mclk_sleep {
					phandle = <0x2a4>;

					mux {
						function = "gpio";
						pins = "gpio124";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio124";
					};
				};

				sec_mi2s_mclk_active {
					phandle = <0x2a5>;

					mux {
						function = "sec_mi2s";
						pins = "gpio124";
					};

					config {
						bias-disable;
						drive-strength = <0x08>;
						pins = "gpio124";
						output-high;
					};
				};
			};

			cci0_suspend {
				phandle = <0x580>;

				mux {
					function = "cci_i2c";
					pins = "gpio110\0gpio111";
				};

				config {
					bias-disable;
					drive-strength = <0x04>;
					input-enable;
					pins = "gpio110\0gpio111";
				};
			};

			cam_sensor_mclk5_suspend {
				phandle = <0x6c1>;

				mux {
					function = "cam_mclk";
					pins = "gpio105";
				};

				config {
					bias-pull-down;
					drive-strength = <0x06>;
					pins = "gpio105";
				};
			};

			qupv3_se21_spi_pins {
				phandle = <0x2ea>;

				qupv3_se21_spi_sleep {
					phandle = <0x123>;

					mux {
						function = "gpio";
						pins = "gpio80\0gpio81\0gpio82\0gpio83";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio80\0gpio81\0gpio82\0gpio83";
					};
				};

				qupv3_se21_spi_active {
					phandle = <0x122>;

					mux {
						function = "qup21";
						pins = "gpio80\0gpio81\0gpio82\0gpio83";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio80\0gpio81\0gpio82\0gpio83";
					};
				};
			};

			spi_miso_tsp_active {
				phandle = <0x56a>;

				mux {
					function = "qup8";
					pins = "gpio28";
				};

				config {
					none;
					bias-disable;
					drive-strength = <0x06>;
					pins = "gpio28";
				};
			};

			qupv3_se6_i2c_pins {
				phandle = <0x2cb>;

				qupv3_se6_i2c_sleep {
					phandle = <0xdf>;

					mux {
						function = "gpio";
						pins = "gpio20\0gpio21";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio20\0gpio21";
					};
				};

				qupv3_se6_i2c_active {
					phandle = <0xde>;

					mux {
						function = "qup6";
						pins = "gpio20\0gpio21";
					};

					config {
						drive-strength = <0x02>;
						pins = "gpio20\0gpio21";
						bias-pull-up;
					};
				};
			};

			main_bat_enb_default {
				phandle = <0x537>;

				mux {
					function = "gpio";
					pins = "gpio14";
				};

				config {
					bias-disable;
					PIN_DT_FUNC_OUTPUT;
					pins = "gpio14";
				};
			};

			qupv3_se12_spi_pins {
				phandle = <0x2d6>;

				qupv3_se12_spi_active {
					phandle = <0xf6>;

					mux {
						function = "qup12";
						pins = "gpio44\0gpio45\0gpio46\0gpio47";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio44\0gpio45\0gpio46\0gpio47";
					};
				};

				qupv3_se12_spi_sleep {
					phandle = <0xf7>;

					mux {
						function = "gpio";
						pins = "gpio44\0gpio45\0gpio46\0gpio47";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio44\0gpio45\0gpio46\0gpio47";
					};
				};
			};

			gpio_i2c_5_sda {

				gpio_i2c_5_sda_default {
					phandle = <0x525>;

					mux {
						function = "gpio";
						pins = "gpio148";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio148";
					};
				};
			};

			qupv3_se20_spi_pins {
				phandle = <0x2e8>;

				qupv3_se20_spi_sleep {
					phandle = <0x11f>;

					mux {
						function = "gpio";
						pins = "gpio76\0gpio77\0gpio78\0gpio79";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio76\0gpio77\0gpio78\0gpio79";
					};
				};

				qupv3_se20_spi_active {
					phandle = <0x11e>;

					mux {
						function = "qup20";
						pins = "gpio76\0gpio77\0gpio78\0gpio79";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio76\0gpio77\0gpio78\0gpio79";
					};
				};
			};

			qupv3_se17_spi_pins {
				phandle = <0x2e2>;

				qupv3_se17_spi_sleep {
					phandle = <0x113>;

					mux {
						function = "gpio";
						pins = "gpio64\0gpio65\0gpio66\0gpio67";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio64\0gpio65\0gpio66\0gpio67";
					};
				};

				qupv3_se17_spi_active {
					phandle = <0x112>;

					mux {
						function = "qup17";
						pins = "gpio64\0gpio65\0gpio66\0gpio67";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio64\0gpio65\0gpio66\0gpio67";
					};
				};
			};

			qupv3_se14_spi_pins {
				phandle = <0x2da>;

				qupv3_se14_spi_active {
					phandle = <0xfe>;

					mux {
						function = "qup14";
						pins = "gpio52\0gpio53\0gpio54\0gpio55";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio52\0gpio53\0gpio54\0gpio55";
					};
				};

				qupv3_se14_spi_sleep {
					phandle = <0xff>;

					mux {
						function = "gpio";
						pins = "gpio52\0gpio53\0gpio54\0gpio55";
					};

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio52\0gpio53\0gpio54\0gpio55";
					};
				};
			};

			cam_sensor_mclk3_active {
				phandle = <0x591>;

				mux {
					function = "cam_mclk";
					pins = "gpio103";
				};

				config {
					bias-disable;
					drive-strength = <0x04>;
					pins = "gpio103";
				};
			};

			panel_zf01_te_active {
				phandle = <0x68a>;

				mux {
					function = "mdp_vsync";
					pins = "gpio87";
				};

				config {
					bias-pull-down;
					drive-strength = <0x02>;
					pins = "gpio87";
				};
			};

			grip-i2c-sda {
				phandle = <0x531>;

				mux {
					function = "gpio";
					pins = "gpio186";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					input-enable;
					pins = "gpio186";
				};
			};

			qupv3_se18_i2c_pins {
				phandle = <0x2e3>;

				qupv3_se18_i2c_sleep {
					phandle = <0x115>;

					mux {
						function = "gpio";
						pins = "gpio68\0gpio69";
					};

					config {
						bias-disable;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio68\0gpio69";
					};
				};

				qupv3_se18_i2c_active {
					phandle = <0x114>;

					mux {
						function = "qup18";
						pins = "gpio68\0gpio69";
					};

					config {
						drive-strength = <0x02>;
						pins = "gpio68\0gpio69";
						bias-pull-up;
					};
				};
			};

			cam_sensor_mclk1_active {
				phandle = <0x587>;

				mux {
					function = "cam_mclk";
					pins = "gpio101";
				};

				config {
					bias-disable;
					drive-strength = <0x04>;
					pins = "gpio101";
				};
			};

			pmx_sde_te {
				phandle = <0x647>;

				sde_te1_active {
					phandle = <0x64a>;

					mux {
						function = "mdp_vsync";
						pins = "gpio87";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio87";
					};
				};

				sde_te_active {
					phandle = <0x648>;

					mux {
						function = "mdp_vsync";
						pins = "gpio86";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio86";
					};
				};

				sde_te_suspend {
					phandle = <0x649>;

					mux {
						function = "mdp_vsync";
						pins = "gpio86";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio86";
					};
				};

				sde_te1_suspend {
					phandle = <0x64b>;

					mux {
						function = "mdp_vsync";
						pins = "gpio87";
					};

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio87";
					};
				};
			};

			ese_spi_clk_pu_gpio {
				phandle = <0x55b>;

				mux {
					function = "gpio";
					pins = "gpio74";
				};

				config {
					drive-strength = <0x06>;
					pins = "gpio74";
					output-high;
					bias-pull-up;
				};
			};

			panel_xa2_ze01_mipisel_active {
				phandle = <0x697>;

				mux {
					function = "gpio";
					pins = "gpio22";
				};

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio22";
				};
			};

			cci2_active {
				phandle = <0x595>;

				mux {
					function = "cci_i2c";
					pins = "gpio114\0gpio115";
				};

				config {
					bias-disable;
					drive-strength = <0x04>;
					input-enable;
					pins = "gpio114\0gpio115";
					bias-pull-up;
				};
			};
		};

		rsc@af20000 {
			reg-names = "drv-0";
			reg = <0xaf20000 0x10000>;
			label = "disp_rsc";
			qcom,tcs-config = <0x02 0x00 0x00 0x01 0x01 0x01 0x03 0x00 0x04 0x00>;
			clocks = <0x26 0x48>;
			interrupts = <0x00 0x81 0x04>;
			qcom,drv-id = <0x00>;
			phandle = <0x31f>;
			qcom,tcs-offset = <0x1c00>;
			compatible = "qcom,rpmh-rsc";

			bcm_voter {
				qcom,tcs-wait = <0x01>;
				phandle = <0xa9>;
				compatible = "qcom,bcm-voter";
			};

			sde_rsc_rpmh {
				cell-index = <0x00>;
				compatible = "qcom,sde-rsc-rpmh";
			};
		};

		spi@988000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0x988000 0x4000>;
			pinctrl-1 = <0xd1>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x5a 0x24 0x86 0x24 0x87>;
			interrupts = <0x00 0x25b 0x04>;
			qcom,wrapper-core = <0xc4>;
			pinctrl-0 = <0xd0>;
			dmas = <0xc7 0x00 0x02 0x01 0x40 0x00 0xc7 0x01 0x02 0x01 0x40 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x355>;
			status = "disabled";
			#address-cells = <0x01>;
			compatible = "qcom,spi-geni";
		};

		mhi_qrtr_cnss {
			qcom,net-id = <0x00>;
			qcom,low-latency;
			compatible = "qcom,qrtr-mhi";
			qcom,dev-id = <0x1103>;
		};

		cti@12050000 {
			clock-names = "apb_pclk";
			reg = <0x12050000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x403>;
			coresight-name = "coresight-cti-cpu4";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		qcom,qmp-aop {
			#mbox-cells = <0x01>;
			label = "aop";
			qcom,qmp = <0x8d>;
			phandle = <0x91>;
			compatible = "qcom,qmp-mbox";
		};

		ete3 {
			atid = <0x04>;
			qcom,skip-power-up;
			cpu = <0x18>;
			coresight-name = "coresight-ete3";
			compatible = "arm,embedded-trace-extension";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x211>;
						phandle = <0x21a>;
					};
				};
			};
		};

		tpdm@10980000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10980000 0x1000>;
			atid = <0x4e>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x190>;
			coresight-name = "coresight-tpdm-turing";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x13f>;
						phandle = <0x18c>;
					};
				};
			};
		};

		qcom,msm-ext-disp {
			phandle = <0x511>;
			compatible = "qcom,msm-ext-disp";

			qcom,msm-ext-disp-audio-codec-rx {
				phandle = <0x63f>;
				compatible = "qcom,msm-ext-disp-audio-codec-rx";
			};
		};

		tz-log@146AA720 {
			reg = <0x146aa720 0x3000>;
			hyplog-address-offset = <0x410>;
			qcom,hyplog-enabled;
			phandle = <0x32b>;
			hyplog-size-offset = <0x414>;
			compatible = "qcom,tz-log";
		};

		tpdm@10b09000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10b09000 0x1000>;
			atid = <0x47>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x381>;
			coresight-name = "coresight-tpdm-swao-prio-0";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x131>;
						phandle = <0x1f4>;
					};
				};
			};
		};

		ufsphy_mem@1d80000 {
			#phy-cells = <0x00>;
			clock-names = "ref_clk_src\0ref_aux_clk\0qref_clk\0rx_sym0_mux_clk\0rx_sym1_mux_clk\0tx_sym0_mux_clk\0rx_sym0_phy_clk\0rx_sym1_phy_clk\0tx_sym0_phy_clk";
			reg-names = "phy_mem";
			vdda-pll-supply = <0x234>;
			reg = <0x1d80000 0x2000>;
			vdda-pll-max-microamp = <0x5c94>;
			clocks = <0x20 0x00 0x24 0x9d 0x24 0x95 0x24 0xa1 0x24 0xa3 0x24 0xa5 0x24 0x04 0x24 0x05 0x24 0x06>;
			vdda-phy-supply = <0x233>;
			resets = <0xa5 0x00>;
			vdda-phy-max-microamp = <0x30188>;
			phandle = <0xa6>;
			status = "ok";
			lanes-per-direction = <0x02>;
			compatible = "qcom,ufs-phy-qmp-v4-cape";
		};

		tmc@10048000 {
			coresight-csr = <0x20a>;
			clock-names = "apb_pclk";
			dma-coherent;
			reg-names = "tmc-base\0bam-base";
			arm,scatter-gather;
			csr-irqctrl-offset = <0x6c>;
			iommus = <0x5c 0x600 0x00 0x5c 0x520 0x00>;
			reg = <0x10048000 0x1000 0x10064000 0x16000>;
			byte-cntr-class-name = "coresight-tmc-etr-stream";
			qcom,sw-usb;
			clocks = <0x8d>;
			interrupts = <0x00 0x10e 0x01>;
			interrupt-names = "byte-cntr-irq";
			byte-cntr-name = "byte-cntr";
			csr-atid-offset = <0xf4>;
			arm,primecell-periphid = <0xbb961>;
			qcom,iommu-dma-addr-pool = <0x00 0xffc00000>;
			arm,buffer-size = <0x10000000>;
			phandle = <0x3ce>;
			qcom,iommu-dma = "bypass";
			coresight-name = "coresight-tmc-etr";
			compatible = "arm,primecell";

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x20b>;
						phandle = <0x208>;
					};
				};
			};
		};

		spi@990000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0x990000 0x4000>;
			pinctrl-1 = <0xd9>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x5e 0x24 0x86 0x24 0x87>;
			interrupts = <0x00 0x25d 0x04>;
			qcom,wrapper-core = <0xc4>;
			qcom,spi-touch-active = "focaltech,fts_ts";
			pinctrl-0 = <0xd8>;
			dmas = <0xc7 0x00 0x04 0x01 0x40 0x02 0xc7 0x01 0x04 0x01 0x40 0x02>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x359>;
			status = "disabled";
			#address-cells = <0x01>;
			compatible = "qcom,spi-geni";

			focaltech@0 {
				focaltech,max-touch-number = <0x05>;
				spi-max-frequency = <0x5b8d80>;
				interrupt-parent = <0x3c>;
				reg = <0x00>;
				pinctrl-1 = <0x2f2 0x2f1>;
				focaltech,display-coords = <0x00 0x00 0x438 0x924>;
				focaltech,touch-type = "primary";
				interrupts = <0x15 0x2008>;
				focaltech,reset-gpio = <0x3c 0x14 0x00>;
				vdd-supply = <0x300>;
				pinctrl-2 = <0x2f3>;
				pinctrl-0 = <0x2f0>;
				focaltech,irq-gpio = <0x3c 0x15 0x2008>;
				focaltech,ic-type = <0x3658d488>;
				pinctrl-names = "pmx_ts_active\0pmx_ts_suspend\0pmx_ts_release";
				compatible = "focaltech,fts_ts";
			};
		};

		samsung,reboot_cmd {
			sec,restart_handler-priority = <0xdc>;
			sec,reboot_notifier-priority = <0xfa>;
			phandle = <0x6a9>;
			status = "okay";
			compatible = "samsung,reboot_cmd";

			samsung,qcom-reboot_cmd {
				phandle = <0x6aa>;
				status = "okay";
				sec,use-on_reboot;
				compatible = "samsung,qcom-reboot_cmd";
			};
		};

		self_display_FAC_AMB619BR01_dtsi {
			samsung,self_dispaly_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 08 85 81 00 0f 0f 00 00 1f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,support_self_display;
			samsung,self_mask_setting_pre_revA = <0x29010000 0x3f0 0x5a5a2901 0x00 0x27a0029 0x1000001 0x27510>;
			samsung,self_dispaly_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 85 00 29 01 00 00 00 00 03 f0 a5 a5];
			label = "self_display_FAC_AMB619BR01_dtsi";
			samsung,self_mask_check_tx_post_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 1b 7a 05 00 00 00 09 0c 09 0d 09 0e 09 0f 00 00 00 00 00 00 00 00 00 00 3f ff ff ff 29 01 00 00 00 00 0a bf 00 07 ff 00 00 10 00 00 00 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			samsung,self_mask_check_rx_cmds_revA = [06 01 00 00 00 00 01 14 02 00];
			samsung,self_mask_on_revA = <0x29010000 0x3f0 0x5a5a2901 0x00 0xd7a0500 0x00 0x12b07e0 0x90b2901 0x00 0x3f0a5a5>;
			samsung,self_partial_hlpm_scan_set_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 08 85 81 00 0f 0f 00 00 1f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_setting_post_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 01 00 02 75 00];
			samsung,self_mask_check_tx_pre1_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 04 b0 00 27 d8 29 01 00 00 00 00 02 d8 17 29 01 00 00 00 00 0a bf 01 07 00 00 00 10 00 00 00 29 01 00 00 01 00 02 75 10 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			samsung,self_disp_debug_rx_cmds_revA = [06 01 00 00 00 00 01 7f 04 01];
			samsung,self_mask_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 7a 00 29 01 00 00 00 00 03 f0 a5 a5];
			phandle = <0x506>;
			samsung,mask_crc_pass_data = [09 3b];
			samsung,self_mask_on_factory_revA = <0x29010000 0x3f0 0x5a5a2901 0x00 0xd7a0500 0x90c 0x90d090e 0x90f2901 0x00 0x3f0a5a5>;
			samsung,self_mask_check_tx_pre2_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 02 75 00 29 01 00 00 00 00 1b 7a 05 00 00 00 01 f4 02 33 09 0c 09 0d 00 00 00 00 00 00 00 00 00 00 3f ff ff ff 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			samsung,self_partial_hlpm_scan_disable_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 85 00 29 01 00 00 00 00 03 f0 a5 a5];
		};

		qcom,msm-ultra-low-latency {
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			phandle = <0x44c>;
			qcom,msm-pcm-dsp-id = <0x02>;
			compatible = "qcom,msm-pcm-dsp";
		};

		qcom,ife2@ac80000 {
			src-clock-name = "ife_2_clk_src";
			clock-names = "ife_2_fast_ahb\0ife_2_clk_src\0ife_2_clk\0cam_cc_cpas_ife_2_clk";
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			reg-names = "ife\0cam_camnoc\0rt_wrapper";
			cam_hw_pid = <0x12 0x1e 0x16 0x0a>;
			reg = <0xac80000 0xf000 0xac19000 0x9000 0xac62000 0x64000>;
			clocks = <0x27 0x3d 0x27 0x3b 0x27 0x3a 0x27 0x11>;
			interrupts = <0x00 0x281 0x01>;
			gdsc-supply = <0x274>;
			interrupt-names = "ife";
			clock-rates-option = <0x2367b880>;
			regulator-names = "gdsc\0ife2";
			reg-cam-base = <0x80000 0x19000 0x62000>;
			clock-rates = <0x00 0x19bfcc00 0x00 0x00 0x00 0x2367b880 0x00 0x00 0x00 0x283baec0 0x00 0x00 0x00 0x2b5523c0 0x00 0x00 0x00 0x2b5523c0 0x00 0x00>;
			cell-index = <0x02>;
			clock-control-debugfs = "true";
			clock-names-option = "ife_dsp_clk";
			phandle = <0x710>;
			ubwc-static-cfg = <0x1026 0x1036>;
			status = "ok";
			clocks-option = <0x27 0x3c>;
			ife2-supply = <0x26f>;
			compatible = "qcom,vfe680_110";
		};

		i2c@a8c000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg = <0xa8c000 0x4000>;
			pinctrl-1 = <0xf1>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x6e 0x24 0x88 0x24 0x89>;
			interrupts = <0x00 0x164 0x04>;
			qcom,wrapper-core = <0xe5>;
			pinctrl-0 = <0xf0>;
			dmas = <0xe4 0x00 0x03 0x03 0x40 0x00 0xe4 0x01 0x03 0x03 0x40 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x365>;
			status = "okay";
			#address-cells = <0x01>;
			compatible = "qcom,i2c-geni";

			s2asl01-limiter-main@38 {
				reg = <0x38>;
				limiter,limiter_name = "s2asl01-limiter-main";
				limiter,main_bat_enb_gpio = <0x3c 0x0e 0x00>;
				pinctrl-0 = <0x537 0x538>;
				pinctrl-names = "default";
				limiter,bat_type = <0x01>;
				limiter,main_bat_enb2_gpio = <0x3c 0xcb 0x00>;
				limiter,main_bat_det_gpio = <0x3c 0x7a 0x00>;
				phandle = <0x67e>;
				status = "okay";
				compatible = "samsung,s2asl01-limiter";
			};
		};

		funnel@10b24000 {
			phandle = <0x3a6>;
			coresight-name = "coresight-funnel-ssc";
			compatible = "arm,coresight-static-funnel";

			in-ports {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x164>;
						phandle = <0x12c>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x165>;
						phandle = <0x130>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x166>;
						phandle = <0x1fa>;
					};
				};
			};
		};

		qcom,csiphy5@acee000 {
			src-clock-name = "csi5phytimer_clk_src";
			clock-names = "cphy_rx_clk_src\0csiphy5_clk\0csi5phytimer_clk_src\0csi5phytimer_clk";
			clock-cntl-level = "lowsvs\0nominal";
			reg-names = "csiphy";
			reg = <0xacee000 0x2000>;
			rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
			clocks = <0x27 0x17 0x27 0x2c 0x27 0x23 0x27 0x22>;
			interrupts = <0x00 0x59 0x01>;
			interrupt-names = "CSIPHY5";
			csi-vdd-0p9-supply = <0x233>;
			csi-vdd-1p2-supply = <0x2f9>;
			regulator-names = "gdscr\0csi-vdd-1p2\0csi-vdd-0p9";
			reg-cam-base = <0xee000>;
			rgltr-cntrl-support;
			clock-rates = <0x17d78400 0x00 0x17d78400 0x00 0x1c9c3800 0x00 0x17d78400 0x00>;
			cell-index = <0x05>;
			rgltr-load-current = <0x00 0xe808 0x23e38>;
			phandle = <0x6cf>;
			shared-clks = <0x01 0x00 0x00 0x00>;
			gdscr-supply = <0x274>;
			rgltr-max-voltage = <0x00 0x130b00 0xdea80>;
			status = "ok";
			rgltr-enable-sync = <0x01>;
			compatible = "qcom,csiphy-v2.1.3\0qcom,csiphy";
		};

		test_mode_XA2_dtsi {
			samsung,micro_short_test_off_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 04 b0 00 1b f6 29 01 00 00 00 00 02 f6 89 29 01 00 00 00 00 03 bf 00 07 29 01 00 00 00 00 03 f0 a5 a5];
			label = "test_mode_XA2_dtsi";
			samsung,gray_spot_test_on_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 04 b0 00 0c f6 29 01 00 00 00 00 02 f6 08 29 01 00 00 00 00 04 b0 00 18 f6 29 01 00 00 00 00 02 f6 00 29 01 00 00 00 00 04 b0 00 1b f6 29 01 00 00 00 00 02 f6 00 29 01 00 00 00 00 04 b0 00 17 66 29 01 00 00 00 00 02 66 1f 29 01 00 00 64 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,gct_ecc_rx_cmds_revA = [06 01 00 00 00 00 01 f8 01 00 02];
			samsung,micro_short_test_on_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 04 b0 00 1b f6 29 01 00 00 00 00 02 f6 75 29 01 00 00 00 00 03 bf 33 25 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,support_gct;
			samsung,gct_exit_tx_cmds_revA = [29 00 00 00 00 00 04 b0 00 02 d7 29 00 00 00 00 00 02 d7 00 29 00 00 00 00 00 04 b0 00 26 f4 29 00 00 00 00 00 02 f4 00 29 00 00 00 00 00 02 fe 80 29 00 00 00 00 00 02 fe 00 29 00 00 00 00 00 03 9f 5a 5a 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 f1 a5 a5 29 01 00 00 00 00 03 fc a5 a5];
			samsung,brightdot_lf_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 51 03 ff 29 00 00 00 00 00 03 b0 0c bd 29 00 00 00 00 00 03 bd 00 ef 29 00 00 00 00 00 03 60 00 ef 29 01 00 00 64 00 02 f7 0f 29 00 00 00 00 00 03 f0 a5 a5];
			samsung,brightdot_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 07 68 01 01 22 01 00 50 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,ccd_test_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 02 cc 29 01 00 00 00 00 02 cc 01 29 00 00 00 00 00 03 f0 a5 a5];
			samsung,ccd_test_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 02 cc 29 00 00 00 00 00 02 cc 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,gray_spot_test_off_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 04 b0 00 0c f6 29 01 00 00 00 00 02 f6 00 29 01 00 00 00 00 04 b0 00 18 f6 29 01 00 00 00 00 02 f6 a5 29 01 00 00 00 00 04 b0 00 1b f6 29 01 00 00 00 00 02 f6 89 29 01 00 00 00 00 04 b0 00 17 66 29 01 00 00 00 00 02 66 00 29 01 00 00 64 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,ccd_fail_val = <0x04>;
			samsung,gct_mid_tx_cmds_revA = [29 01 00 00 14 00 02 be 05 29 00 00 00 00 00 02 be 00];
			samsung,ccd_pass_val = <0x00>;
			samsung,gct_enter_tx_cmds_revC = <0x29000000 0x39f 0xa5a50501 0x7800 0x1012900 0x00 0x3f05a5a 0x29000000 0x3f1 0x5a5a2900 0x00 0x3fc5a5a 0x29000000 0x2d0 0x8290000 0x04 0xb0000dc1 0x29000000 0x2c1 0xdb290000 0x04 0xb0002ac1 0x29000000 0x2c1 0xc0290000 0x04 0xb0037e68 0x29000000 0x368 0x1302900 0x00 0x4b00038 0x68290000 0x06 0x68013001 0x500501 0x7800 0x1112900 0x00 0x4b0002a 0xc1290000 0x02 0xc1002900 0x00 0x3f1f1a2 0x29000000 0x4b0 0xdfe29 0x00 0x2fe14 0x29000000 0x4b0 0x21fe29 0x00 0x2fe7a 0x29000000 0x351 0x7ff2900 0x00 0x2532029 0x00 0x29d01 0x29000000 0x5a9e 0x11000089 0x308006e8 0x8a00022 0x4500450 0x2000328 0x20046c 0xf000c 0x2e90177 0x180010f0 0x30c2000 0x60b0b33 0xe1c2a38 0x46546269 0x7077797b 0x7d7e0102 0x1000940 0x9be19fc 0x19fa19f8 0x1a381a78 0x1ab62af6 0x2b342b74 0x3b746bf4 0x290000 0x04 0xb00002d7 0x29010000 0x320002d7 0x4290000 0x04 0xb00026f4 0x29010000 0x2f4 0x290100 0x02 0xfe802901 0x3200 0x2fe0029 0x1000000 0x22c00 0x29010000 0x140002be 0x5290100 0x140002 0xbe002900 0x00 0x2be0729 0x1000014 0x2be00>;
			samsung,brightdot_off_tx_cmds_revC = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 07 68 01 01 30 01 00 50 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,gct_enter_tx_cmds_revA = <0x29000000 0x39f 0xa5a50501 0x7800 0x1012900 0x00 0x3f05a5a 0x29000000 0x3f1 0x5a5a2900 0x00 0x3fc5a5a 0x29000000 0x2d0 0x8290000 0x04 0xb0000dc1 0x29000000 0x2c1 0xdb290000 0x04 0xb0002ac1 0x29000000 0x2c1 0xc0290000 0x04 0xb0037e68 0x29000000 0x368 0x1302900 0x00 0x4b00038 0x68290000 0x06 0x68013001 0x500501 0x7800 0x1112900 0x00 0x4b0002a 0xc1290000 0x02 0xc1002900 0x00 0x3f1f1a2 0x29000000 0x4b0 0xdfe29 0x00 0x2fe14 0x29000000 0x4b0 0x21fe29 0x00 0x2fe7a 0x29000000 0x351 0x7ff2900 0x00 0x2532029 0x00 0x29d01 0x29000000 0x5a9e 0x11000089 0x308006e8 0x8a00022 0x4500450 0x2000328 0x20046c 0xf000c 0x2e90177 0x180010f0 0x30c2000 0x60b0b33 0xe1c2a38 0x46546269 0x7077797b 0x7d7e0102 0x1000940 0x9be19fc 0x19fa19f8 0x1a381a78 0x1ab62af6 0x2b342b74 0x3b746bf4 0x290000 0x04 0xb00002d7 0x29010000 0x320002d7 0x4290000 0x04 0xb00026f4 0x29010000 0x2f4 0x290100 0x02 0xfe802901 0x3200 0x2fe0029 0x1000000 0x22c00 0x29010000 0x140002be 0x5290100 0x140002 0xbe002900 0x00 0x2be0729 0x1000014 0x2be00>;
			phandle = <0x50c>;
			samsung,gct_checksum_rx_cmds_revA = [06 01 00 00 00 00 01 af 01 00 00];
			samsung,brightdot_on_tx_cmds_revA = <0x29000000 0x3f0 0x5a5a2900 0x00 0x35107ff 0x29000000 0x4b0 0x376829 0x00 0x76801 0x7100100 0x50290000 0x02 0xf70f2901 0x00 0x3f0a5a5>;
			samsung,brightdot_on_tx_cmds_revC = <0x29000000 0x3f0 0x5a5a2900 0x00 0x35107ff 0x29000000 0x4b0 0x376829 0x00 0x76801 0x7d00100 0x50290000 0x02 0xf70f2901 0x00 0x3f0a5a5>;
			samsung,ccd_state_rx_cmds_revA = [06 01 00 00 00 00 01 cd 01 00 00];
		};

		qcom,mem-buf-msgq {
			compatible = "qcom,mem-buf-msgq";
		};

		qcom,guestvm_loader@e0600000 {
			memory-region = <0xb9>;
			qcom,pas-id = <0x23>;
			qcom,firmware-name = "cpusys_vm";
			qcom,vmid = <0x32>;
			compatible = "qcom,guestvm-loader";
		};

		sys-pm-vx@c320000 {
			reg = <0xc320000 0x400>;
			mbox-names = "aop";
			mboxes = <0x91 0x00>;
			compatible = "qcom,sys-pm-violators\0qcom,sys-pm-cape";
		};

		sec_vib_inputff {
			haptic,normal_ratio = <0x64>;
			haptic,tent_open_ratio = <0x64>;
			haptic,fold_string = "FOLD|TENT";
			haptic,fold_close_ratio = <0x64>;
			haptic,overdrive_ratio = <0x64>;
			haptic,high_temp_percent = <0x46>;
			haptic,fold_open_ratio = <0x64>;
			status = "okay";
			haptic,tent_close_ratio = <0x64>;
			haptic,high_temp_ref = <0x30>;
			compatible = "sec_vib_inputff";
		};

		interconnect@1700000 {
			qcom,bcm-voters = <0xa8>;
			qcom,bcm-voter-names = "hlos";
			reg = <0x1700000 0x31080>;
			clocks = <0x24 0x08 0x24 0x09 0x24 0x0a 0x20 0x16>;
			#interconnect-cells = <0x01>;
			phandle = <0x5b>;
			compatible = "qcom,waipio-aggre2_noc";
		};

		wsa_core_tx_clk {
			qcom,codec-lpass-clk-id = <0x314>;
			#clock-cells = <0x01>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			phandle = <0x72e>;
			qcom,codec-ext-clk-src = <0x0e>;
			compatible = "qcom,audio-ref-clk";
		};

		ete5 {
			atid = <0x06>;
			qcom,skip-power-up;
			cpu = <0x1a>;
			coresight-name = "coresight-ete5";
			compatible = "arm,embedded-trace-extension";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x213>;
						phandle = <0x21c>;
					};
				};
			};
		};

		qcom,csid1@acb9000 {
			src-clock-name = "csid_clk_src";
			clock-names = "csid_clk_src\0csid_clk\0csiphy_rx_clk";
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			reg-names = "csid\0csid_top\0rt_wrapper";
			reg = <0xacb9000 0xd00 0xacb6000 0x1000 0xac62000 0x64000>;
			clocks = <0x27 0x25 0x27 0x24 0x27 0x26>;
			interrupts = <0x00 0x1d2 0x01>;
			gdsc-supply = <0x274>;
			interrupt-names = "csid";
			regulator-names = "gdsc";
			reg-cam-base = <0xb9000 0xb6000 0x62000>;
			clock-rates = <0x17d78400 0x00 0x00 0x1c9c3800 0x00 0x00 0x1c9c3800 0x00 0x00 0x1c9c3800 0x00 0x00 0x1c9c3800 0x00 0x00>;
			cell-index = <0x01>;
			clock-control-debugfs = "true";
			phandle = <0x70d>;
			shared-clks = <0x01 0x00 0x00>;
			status = "ok";
			compatible = "qcom,csid680_110";
		};

		qcom,cnss-qca6490@b0000000 {
			interconnect-names = "pcie_to_memnoc\0memnoc_to_ddr";
			qcom,bus-bw-cfg-count = <0x09>;
			vdd-wlan-rfa1-supply;
			qcom,icc-path-count = <0x02>;
			qcom,wlan-rc-num = <0x00>;
			reg-names = "smmu_iova_ipa";
			reg = <0xb0000000 0x10000>;
			qcom,wlan-ramdump-dynamic = <0x420000>;
			qcom,sw-ctrl-gpio;
			subpcb-det-gpio = <0x3c 0x6b 0x00>;
			pinctrl-1 = <0xbd>;
			qcom,vreg_ipa = "s3e";
			qcom,bus-bw-cfg = <0x00 0x00 0x8ca 0x186a00 0x1d4c 0x186a00 0x7530 0x186a00 0x186a0 0x186a00 0x2ab98 0x626380 0x2ab98 0x626380 0x2ab98 0x822080 0x1d4c 0x30d400 0x00 0x00 0x8ca 0x1b8a00 0x1d4c 0x1b8a00 0x7530 0x1b8a00 0x186a0 0x1b8a00 0x2ab98 0x5eec00 0x2ab98 0x7faf80 0x2ab98 0xc35000 0x1d4c 0x216600>;
			qcom,xo-clk-gpio = <0x3c 0xb7 0x00>;
			vdd-wlan-aon-supply = <0x5d0>;
			vdd-wlan-dig-supply = <0x5d0>;
			qcom,vdd-wlan-aon-config = <0xf7314 0xf7314 0x00 0x00 0x01>;
			interconnects = <0xbf 0x33 0xbf 0x23c 0x49 0x1d 0x46 0x200>;
			mboxes = <0x91 0x00>;
			pinctrl-0 = <0xbc>;
			vdd-wlan-rfa2-supply = <0x5d1>;
			qcom,bt-en-gpio = <0x3c 0x51 0x00>;
			wlan-en-gpio = <0x3c 0x50 0x00>;
			qcom,wlan-ant-switch-config;
			qcom,vdd-wlan-io-config = <0x1b7740 0x1b7740 0x00 0x00 0x01>;
			qcom,vdd-wlan-dig-config = <0xf7314 0xf7314 0x00 0x00 0x01>;
			pinctrl-names = "wlan_en_active\0wlan_en_sleep";
			qcom,wlan;
			qcom,wlan-cbc-enabled;
			qcom,vdd-wlan-rfa1-config;
			phandle = <0x34d>;
			qcom,same-dt-multi-dev;
			qcom,vdd-wlan-rfa2-config = <0x149970 0x149970 0x00 0x00 0x01>;
			status = "ok";
			wlan-ant-switch-supply;
			vdd-wlan-io-supply = <0x3d>;
			cnss-enable-self-recovery;
			use-pm-domain;
			compatible = "qcom,cnss-qca6490";
		};

		ete0 {
			atid = <0x01>;
			qcom,skip-power-up;
			cpu = <0x15>;
			coresight-name = "coresight-ete0";
			compatible = "arm,embedded-trace-extension";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x20e>;
						phandle = <0x217>;
					};
				};
			};
		};

		tpdm@10cc0000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10cc0000 0x1000>;
			atid = <0x55>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x3a5>;
			status = "disabled";
			coresight-name = "coresight-tpdm-tmess-1";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x163>;
						phandle = <0x1aa>;
					};
				};
			};
		};

		qcom,msm-pcm-dtmf {
			phandle = <0x459>;
			compatible = "qcom,msm-pcm-dtmf";
		};

		remoteproc-spss@1880000 {
			interconnect-names = "crypto_ddr";
			clock-names = "xo";
			reg-names = "sp2soc_irq_status\0sp2soc_irq_clr\0sp2soc_irq_mask\0rmb_err\0rmb_general_purpose\0rmb_err_spare2";
			qcom,extra-size = <0x1000>;
			memory-region = <0xa1>;
			cx-uV-uA = <0x180 0x186a0>;
			cx-supply = <0x1e>;
			reg = <0x188101c 0x04 0x1881024 0x04 0x1881028 0x04 0x188103c 0x04 0x1881100 0x04 0x1882014 0x04>;
			ranges;
			clocks = <0x20 0x00>;
			interrupts = <0x00 0x160 0x01>;
			interconnects = <0x5b 0x2b 0x46 0x200>;
			phandle = <0xa2>;
			status = "ok";
			qcom,proxy-clock-names = "xo";
			qcom,spss-scsr-bits = <0x18 0x19>;
			compatible = "qcom,cape-spss-pas";

			glink-edge {
				reg-names = "qcom,spss-addr\0qcom,spss-size";
				qcom,glink-label = "spss";
				interrupt-parent = <0x90>;
				reg = <0x1885008 0x08 0x1885010 0x04>;
				label = "spss";
				interrupts = <0x10 0x00 0x01>;
				mbox-names = "spss_spss";
				mboxes = <0x90 0x10 0x00>;
				qcom,remote-pid = <0x08>;
			};
		};

		qcom,msm-dai-tdm-quin-tx {
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-id = <0x9141>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9041>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			phandle = <0x4aa>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			compatible = "qcom,msm-dai-tdm";

			qcom,msm-dai-q6-tdm-quin-tx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9041>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x4ab>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		cti@138e0000 {
			clock-names = "apb_pclk";
			reg = <0x138e0000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3ee>;
			coresight-name = "coresight-cti-apss_cti0";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		qcom,ife-lite0@acc6000 {
			src-clock-name = "ife_lite_clk_src";
			clock-names = "ife_lite_ahb\0ife_lite_csid_clk\0ife_lite_cphy_rx_clk\0ife_lite_clk_src\0ife_lite_clk\0cam_cc_cpas_ife_lite_clk";
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			reg-names = "ife-lite";
			cam_hw_pid = <0x00>;
			reg = <0xacc6000 0x2800>;
			clocks = <0x27 0x3e 0x27 0x42 0x27 0x41 0x27 0x40 0x27 0x3f 0x27 0x12>;
			interrupts = <0x00 0x1d5 0x01>;
			gdsc-supply = <0x274>;
			interrupt-names = "ife-lite";
			regulator-names = "gdsc";
			reg-cam-base = "\0\f`";
			clock-rates = <0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00>;
			cell-index = <0x03>;
			clock-control-debugfs = "true";
			phandle = <0x712>;
			shared-clks = <0x00 0x00 0x00 0x01 0x00 0x00>;
			status = "ok";
			compatible = "qcom,vfe-lite680_110";
		};

		qcom,msm-dai-tdm-sec-tx {
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-id = <0x9111>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9011>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			phandle = <0x49e>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			compatible = "qcom,msm-dai-tdm";

			qcom,msm-dai-q6-tdm-sec-tx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9011>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x49f>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		rx_core_tx_clk {
			qcom,codec-lpass-clk-id = <0x312>;
			#clock-cells = <0x01>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			phandle = <0x72d>;
			qcom,codec-ext-clk-src = <0x0d>;
			compatible = "qcom,audio-ref-clk";
		};

		qcom,vidc@aa00000 {
			interconnect-names = "venus-cnoc\0venus-ddr\0venus-llcc";
			clock-names = "video_ctl_axi0_clk\0core_clk\0vcodec_clk\0video_cc_mvs0_clk_src";
			memory-region = <0x25b>;
			vidc,firmware-name = "vpu20_4v";
			qcom,allowed-clock-rates = <0xe4e1bff 0x14257880 0x15d0b780 0x1a76e700>;
			reg = <0xaa00000 0xf0000>;
			qcom,clock-configs = <0x00 0x00 0x00 0x01>;
			clocks = <0x24 0xb6 0x25 0x05 0x25 0x02 0x25 0x03>;
			interrupts = <0x00 0xae 0x04>;
			reset-names = "video_axi_reset\0video_core_reset";
			iris-ctl-supply = <0x36>;
			interconnects = <0x49 0x02 0xa3 0x22b 0x46 0x03 0x46 0x200 0x340 0x24 0x49 0x235>;
			pas-id = <0x09>;
			qcom,bus-range-kbps = <0x3e8 0x3e8 0x3e8 0xe4e1c0 0x3e8 0xe4e1c0>;
			clock-ids = <0xb6 0x05 0x02 0x03>;
			cache-slice-names = "vidsc0";
			vcodec-supply = <0x276>;
			#size-cells = <0x01>;
			resets = <0x24 0x22 0x25 0x02>;
			phandle = <0x445>;
			status = "okay";
			#address-cells = <0x01>;
			qcom,reg-presets = <0xb0088 0x00 0x11>;
			qcom,proxy-clock-names = "video_ctl_axi0_clk\0core_clk\0vcodec_clk\0video_cc_mvs0_clk_src";
			compatible = "qcom,msm-vidc\0qcom,msm-vidc-waipio\0qcom,msm-vidc-iris2";

			secure_bitstream_cb {
				iommus = <0x5c 0x2181 0x404>;
				qcom,iommu-faults = "non-fatal";
				label = "venus_sec_bitstream";
				virtual-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-vmid = <0x09>;
				qcom,secure-context-bank;
				qcom,iommu-pagetable = "LLC";
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				compatible = "qcom,msm-vidc,context-bank";
			};

			non_secure_pixel_cb {
				dma-coherent;
				iommus = <0x5c 0x2187 0x400>;
				qcom,iommu-faults = "non-fatal";
				label = "venus_ns_pixel";
				virtual-addr-pool = <0x100000 0xdff00000>;
				qcom,iommu-pagetable = "LLC";
				qcom,iommu-dma-addr-pool = <0x100000 0xdff00000>;
				compatible = "qcom,msm-vidc,context-bank";
			};

			secure_non_pixel_cb {
				iommus = <0x5c 0x2184 0x400>;
				qcom,iommu-faults = "non-fatal";
				label = "venus_sec_non_pixel";
				virtual-addr-pool = <0x1000000 0x24800000>;
				qcom,iommu-vmid = <0x0b>;
				qcom,secure-context-bank;
				qcom,iommu-pagetable = "LLC";
				qcom,iommu-dma-addr-pool = <0x1000000 0x24800000>;
				compatible = "qcom,msm-vidc,context-bank";
			};

			secure_pixel_cb {
				iommus = <0x5c 0x2183 0x400>;
				qcom,iommu-faults = "non-fatal";
				label = "venus_sec_pixel";
				virtual-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-vmid = <0x0a>;
				qcom,secure-context-bank;
				qcom,iommu-pagetable = "LLC";
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				compatible = "qcom,msm-vidc,context-bank";
			};

			non_secure_cb {
				dma-coherent;
				iommus = <0x5c 0x2180 0x400>;
				qcom,iommu-faults = "non-fatal";
				label = "venus_ns";
				virtual-addr-pool = <0x25800000 0xba800000>;
				qcom,iommu-pagetable = "LLC";
				qcom,iommu-dma-addr-pool = <0x25800000 0xba800000>;
				compatible = "qcom,msm-vidc,context-bank";
			};
		};

		syscon@1fc0000 {
			reg = <0x1fc0000 0x30000>;
			phandle = <0x02>;
			compatible = "syscon";
		};

		cti@10881000 {
			clock-names = "apb_pclk";
			reg = <0x10881000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3fe>;
			status = "disabled";
			coresight-name = "coresight-cti-spss_cti";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		qcom,msm-voip-dsp {
			phandle = <0x450>;
			compatible = "qcom,msm-voip-dsp";
		};

		syscon@3d99358 {
			reg = <0x3d99358 0x04>;
			phandle = <0x33>;
			compatible = "syscon";
		};

		qcom,msm-pcm-afe {
			phandle = <0x453>;
			compatible = "qcom,msm-pcm-afe";
		};

		sec-audio-sysfs {
			audio,num-amp = <0x02>;
			audio,no-earjack;
			status = "okay";
			compatible = "samsung,audio-sysfs";
		};

		qcom,msm-cdsp-loader {
			qcom,rproc-handle = <0xba>;
			qcom,proc-img-to-load = "cdsp";
			compatible = "qcom,cdsp-loader";
		};

		cti@10d0c000 {
			clock-names = "apb_pclk";
			reg = <0x10d0c000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3d9>;
			coresight-name = "coresight-cti-ddr_dl_1_cti_0";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		qcom,camera-flash3 {
			cell-index = <0x03>;
			phandle = <0x58e>;
			status = "ok";
			compatible = "qcom,camera-flash";
		};

		qcom,gdsc@adf2050 {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <0x1f4>;
			reg = <0xadf2050 0x04>;
			qcom,retain-regs;
			regulator-name = "cam_cc_ife_2_gdsc";
			clocks = <0x24 0x0f>;
			parent-supply = <0x2b>;
			phandle = <0x26f>;
			compatible = "qcom,gdsc";
		};

		qcom,msm-pcm-dsp-noirq {
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			phandle = <0x44d>;
			compatible = "qcom,msm-pcm-dsp-noirq";
		};

		funnel@10832000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x10832000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb908>;
			phandle = <0x3a9>;
			coresight-name = "coresight-funnel-video";
			compatible = "arm,primecell";

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x16d>;
						phandle = <0x13a>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x16e>;
						phandle = <0x16f>;
					};
				};
			};
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		qcom,cam-isp {
			arch-compat = "ife";
			status = "ok";
			compatible = "qcom,cam-isp";
		};

		wsa_spkr_en1_pinctrl {
			pinctrl-1 = <0x2b2>;
			pinctrl-0 = <0x2b3>;
			pinctrl-names = "aud_active\0aud_sleep";
			phandle = <0x733>;
			status = "disabled";
			compatible = "qcom,msm-cdc-pinctrl";
		};

		funnel@10b44000 {
			phandle = <0x3a7>;
			coresight-name = "coresight-funnel-lpass_lpi";
			compatible = "arm,coresight-static-funnel";

			in-ports {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x167>;
						phandle = <0x12d>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x169>;
						phandle = <0x12e>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x168>;
						phandle = <0x12f>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x16a>;
						phandle = <0x1fb>;
					};
				};
			};
		};

		psci {
			method = "smc";
			compatible = "arm,psci-1.0";

			cpu-pd2 {
				power-domains = <0x1d>;
				phandle = <0x0a>;
				#power-domain-cells = <0x00>;
			};

			cpu-pd3 {
				power-domains = <0x1d>;
				phandle = <0x0b>;
				#power-domain-cells = <0x00>;
			};

			cpu-pd6 {
				power-domains = <0x1d>;
				phandle = <0x12>;
				#power-domain-cells = <0x00>;
			};

			cpu-pd5 {
				power-domains = <0x1d>;
				phandle = <0x10>;
				#power-domain-cells = <0x00>;
			};

			cpu-pd1 {
				power-domains = <0x1d>;
				phandle = <0x08>;
				#power-domain-cells = <0x00>;
			};

			cpu-pd4 {
				power-domains = <0x1d>;
				phandle = <0x0e>;
				#power-domain-cells = <0x00>;
			};

			cpu-pd7 {
				power-domains = <0x1d>;
				phandle = <0x14>;
				#power-domain-cells = <0x00>;
			};

			cpu-pd0 {
				power-domains = <0x1d>;
				phandle = <0x05>;
				#power-domain-cells = <0x00>;
			};

			cluster-pd {
				domain-idle-states = <0x38 0x39>;
				phandle = <0x1d>;
				#power-domain-cells = <0x00>;
			};
		};

		kgsl-smmu@3da0000 {
			#iommu-cells = <0x02>;
			clock-names = "gpu_cc_cx_gmu\0gpu_cc_hub_cx_int\0gpu_cc_hlos1_vote_gpu_smmu\0gcc_gpu_memnoc_gfx\0gcc_gpu_snoc_dvm_gfx\0gpu_cc_ahb";
			dma-coherent;
			reg-names = "base\0tcu-base";
			reg = <0x3da0000 0x40000 0x3de6000 0x20>;
			ranges;
			qcom,num-smr-override = <0x18>;
			clocks = <0x28 0x04 0x28 0x16 0x28 0x12 0x24 0x2d 0x24 0x2e 0x28 0x00>;
			interrupts = <0x00 0x2a1 0x04 0x00 0x2a6 0x04 0x00 0x2a7 0x04 0x00 0x2a8 0x04 0x00 0x2a9 0x04 0x00 0x2aa 0x04 0x00 0x2ab 0x04 0x00 0x2ac 0x04 0x00 0x2ad 0x04 0x00 0x2ae 0x04 0x00 0x2af 0x04 0x00 0x1a6 0x04 0x00 0x1dc 0x04 0x00 0x23e 0x04 0x00 0x23f 0x04 0x00 0x240 0x04 0x00 0x241 0x04 0x00 0x293 0x04 0x00 0x295 0x04 0x00 0x298 0x04 0x00 0x299 0x04 0x00 0x29a 0x04 0x00 0x29c 0x04 0x00 0x29d 0x04 0x00 0x2bb 0x04 0x00 0x2bc 0x04>;
			vdd-supply = <0x220>;
			qcom,use-3-lvl-tables;
			qcom,skip-init;
			qcom,num-context-banks-override = <0x15>;
			#size-cells = <0x01>;
			phandle = <0x222>;
			#address-cells = <0x01>;
			qcom,regulator-names = "vdd";
			#global-interrupts = <0x01>;
			qcom,actlr = <0x00 0x7ff 0x32b>;
			compatible = "qcom,qsmmu-v500\0qcom,adreno-smmu";

			gfx_1_tbu@3ded000 {
				reg-names = "base\0status-reg";
				reg = <0x3ded000 0x1000 0x3de6208 0x08>;
				qcom,stream-id-range = <0x400 0x400>;
				phandle = <0x40b>;
				compatible = "qcom,qsmmuv500-tbu";
			};

			gfx_0_tbu@3de9000 {
				reg-names = "base\0status-reg";
				reg = <0x3de9000 0x1000 0x3de6200 0x08>;
				qcom,stream-id-range = <0x00 0x400>;
				phandle = <0x40a>;
				compatible = "qcom,qsmmuv500-tbu";
			};
		};

		tpda@13863000 {
			clock-names = "apb_pclk";
			qcom,dsb-elem-size = <0x02 0x20 0x04 0x20>;
			reg-names = "tpda-base";
			reg = <0x13863000 0x1000>;
			clocks = <0x8d>;
			qcom,cmb-elem-size = <0x00 0x20 0x01 0x20 0x03 0x40>;
			arm,primecell-periphid = <0xbb969>;
			phandle = <0x3bf>;
			qcom,tpda-atid = <0x42>;
			coresight-name = "coresight-tpda-apss";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1c1>;
						phandle = <0x155>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x1c4>;
						phandle = <0x157>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x1c5>;
						phandle = <0x159>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1c2>;
						phandle = <0x156>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x1c3>;
						phandle = <0x158>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1c6>;
						phandle = <0x1c8>;
					};
				};
			};
		};

		thermal-sensor@c265000 {
			#thermal-sensor-cells = <0x01>;
			reg = <0xc265000 0x1ff 0xc223000 0x1ff>;
			interrupts = <0x00 0x1fb 0x04 0x00 0x1fd 0x04>;
			interrupt-names = "uplow\0critical";
			#qcom,sensors = <0x10>;
			phandle = <0x6c>;
			compatible = "qcom,tsens-v2";
		};

		qcom,ife1@ac71000 {
			src-clock-name = "ife_1_clk_src";
			clock-names = "ife_1_fast_ahb\0ife_1_clk_src\0ife_1_clk\0cam_cc_cpas_ife_1_clk";
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			reg-names = "ife\0cam_camnoc\0rt_wrapper";
			ife1-supply = <0x26e>;
			cam_hw_pid = <0x11 0x1d 0x15 0x09>;
			reg = <0xac71000 0xf000 0xac19000 0x9000 0xac62000 0x64000>;
			clocks = <0x27 0x39 0x27 0x37 0x27 0x36 0x27 0x10>;
			interrupts = <0x00 0x1d3 0x01>;
			gdsc-supply = <0x274>;
			interrupt-names = "ife";
			clock-rates-option = <0x2367b880>;
			regulator-names = "gdsc\0ife1";
			reg-cam-base = <0x71000 0x19000 0x62000>;
			clock-rates = <0x00 0x19bfcc00 0x00 0x00 0x00 0x2367b880 0x00 0x00 0x00 0x283baec0 0x00 0x00 0x00 0x2b5523c0 0x00 0x00 0x00 0x2b5523c0 0x00 0x00>;
			cell-index = <0x01>;
			clock-control-debugfs = "true";
			clock-names-option = "ife_dsp_clk";
			phandle = <0x70e>;
			ubwc-static-cfg = <0x1026 0x1036>;
			status = "ok";
			clocks-option = <0x27 0x38>;
			compatible = "qcom,vfe680_110";
		};

		syscon@190ba000 {
			reg = <0x190ba000 0x54>;
			phandle = <0x2a>;
			compatible = "syscon";
		};

		dcc_v2@100ff000 {
			reg-names = "dcc-base\0dcc-ram-base";
			dcc-ram-offset = <0x00>;
			reg = <0x100ff000 0x1000 0x10080000 0x18000>;
			qcom,transaction_timeout = <0x00>;
			phandle = <0x408>;
			compatible = "qcom,dcc-v2";

			dcc_curr_link@6 {
				qcom,data-sink = "sram";
				qcom,ap_ns_qad_override_en;
				qcom,curr-link-list = <0x06>;
				qcom,link-list = <0x00 0xc222004 0x01 0x00 0x00 0xc263014 0x01 0x00 0x00 0xc2630e0 0x01 0x00 0x00 0xc2630ec 0x01 0x00 0x00 0xc2630a0 0x10 0x00 0x00 0xc2630e8 0x01 0x00 0x00 0xc26313c 0x01 0x00 0x00 0xc223004 0x01 0x00 0x00 0xc265014 0x01 0x00 0x00 0xc2650e0 0x01 0x00 0x00 0xc2650ec 0x01 0x00 0x00 0xc2650a0 0x10 0x00 0x00 0xc2650e8 0x01 0x00 0x00 0xc26513c 0x01 0x00 0x00 0x1780005c 0x01 0x00 0x00 0x1781005c 0x01 0x00 0x00 0x1782005c 0x01 0x00 0x00 0x1783005c 0x01 0x00 0x00 0x1784005c 0x01 0x00 0x00 0x1785005c 0x01 0x00 0x00 0x1786005c 0x01 0x00 0x00 0x1787005c 0x01 0x00 0x00 0x1740003c 0x01 0x00 0x00 0x17600238 0x01 0x00 0x00 0x17600240 0x0b 0x00 0x00 0x17600530 0x01 0x00 0x00 0x1760051c 0x01 0x00 0x00 0x17600524 0x01 0x00 0x00 0x1760052c 0x01 0x00 0x00 0x17600518 0x01 0x00 0x00 0x17600520 0x01 0x00 0x00 0x17600528 0x01 0x00 0x00 0x17600404 0x03 0x00 0x00 0x1760041c 0x03 0x00 0x00 0x17600434 0x01 0x00 0x00 0x1760043c 0x01 0x00 0x00 0x17600440 0x01 0x00 0x00 0x17400438 0x01 0x00 0x00 0x17600044 0x01 0x00 0x00 0x17600500 0x01 0x00 0x00 0x17600504 0x05 0x00 0x00 0x17900908 0x01 0x00 0x00 0x17900c18 0x01 0x00 0x00 0x17901908 0x01 0x00 0x00 0x17901c18 0x01 0x00 0x00 0x17b90810 0x01 0x00 0x00 0x17b90c50 0x01 0x00 0x00 0x17b90814 0x01 0x00 0x00 0x17b90c54 0x01 0x00 0x00 0x17b90818 0x01 0x00 0x00 0x17b90c58 0x01 0x00 0x00 0x17b93a84 0x02 0x00 0x00 0x17ba0810 0x01 0x00 0x00 0x17ba0c50 0x01 0x00 0x00 0x17ba0814 0x01 0x00 0x00 0x17ba0c54 0x01 0x00 0x00 0x17ba0818 0x01 0x00 0x00 0x17ba0c58 0x01 0x00 0x00 0x17ba3a84 0x02 0x00 0x00 0x17b93500 0x50 0x00 0x00 0x17ba3500 0x50 0x00 0x00 0x17a80000 0x10 0x00 0x00 0x17a82000 0x10 0x00 0x00 0x17a84000 0x10 0x00 0x00 0x17a86000 0x10 0x00 0x00 0x17aa0000 0x2c 0x00 0x00 0x17aa00fc 0x10 0x00 0x00 0x17aa0200 0x02 0x00 0x00 0x17aa0300 0x01 0x00 0x00 0x17aa0400 0x01 0x00 0x00 0x17aa0500 0x01 0x00 0x00 0x17aa0600 0x01 0x00 0x00 0x17aa0700 0x05 0x00 0x01 0x17a80000 0x8007 0x00 0x00 0x17a80000 0x01 0x00 0x01 0x17a80024 0x00 0x00 0x00 0x17a80024 0x01 0x00 0x01 0x17a80020 0x00 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x40 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x80 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0xc0 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x100 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x140 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x180 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x1c0 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x200 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x240 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x280 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x2c0 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x300 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x340 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x380 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x3c0 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80024 0x4000 0x00 0x00 0x17a80024 0x01 0x00 0x01 0x17a80020 0x00 0x00 0x00 0x17a80020 0x01 0x00 0x01 0x17a80020 0x00 0x00 0x00 0x17a80020 0x01 0x00 0x01 0x17a80020 0x00 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x40 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a82000 0x8007 0x00 0x00 0x17a82000 0x01 0x00 0x01 0x17a82024 0x00 0x00 0x00 0x17a82024 0x01 0x00 0x01 0x17a82020 0x00 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x40 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x80 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0xc0 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x100 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x140 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x180 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x1c0 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x200 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x240 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x280 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x2c0 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x300 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x340 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x380 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x3c0 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82024 0x4000 0x00 0x00 0x17a82024 0x01 0x00 0x01 0x17a82020 0x00 0x00 0x00 0x17a82020 0x01 0x00 0x01 0x17a82020 0x00 0x00 0x00 0x17a82020 0x01 0x00 0x01 0x17a82020 0x00 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x40 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a84000 0x8007 0x00 0x00 0x17a84000 0x01 0x00 0x01 0x17a84024 0x00 0x00 0x00 0x17a84024 0x01 0x00 0x01 0x17a84020 0x00 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x40 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x80 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0xc0 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x100 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x140 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x180 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x1c0 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x200 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x240 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x280 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x2c0 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x300 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x340 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x380 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x3c0 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84024 0x4000 0x00 0x00 0x17a84024 0x01 0x00 0x01 0x17a84020 0x00 0x00 0x00 0x17a84020 0x01 0x00 0x01 0x17a84020 0x00 0x00 0x00 0x17a84020 0x01 0x00 0x01 0x17a84020 0x00 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x40 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a86000 0x8007 0x00 0x00 0x17a86000 0x01 0x00 0x01 0x17a86024 0x00 0x00 0x00 0x17a86024 0x01 0x00 0x01 0x17a86020 0x00 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x40 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x80 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0xc0 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x100 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x140 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x180 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x1c0 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x200 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x240 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x280 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x2c0 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x300 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x340 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x380 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x3c0 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86024 0x4000 0x00 0x00 0x17a86024 0x01 0x00 0x01 0x17a86020 0x00 0x00 0x00 0x17a86020 0x01 0x00 0x01 0x17a86020 0x00 0x00 0x00 0x17a86020 0x01 0x00 0x01 0x17a86020 0x00 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x40 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x00 0x17b00000 0x01 0x00 0x00 0x17a94030 0x01 0x00 0x00 0x17a9408c 0x01 0x00 0x01 0x17a9409c 0x78 0x00 0x01 0x17a9409c 0x00 0x00 0x01 0x17a94048 0x01 0x00 0x01 0x17a94090 0x00 0x00 0x01 0x17a94090 0x25 0x00 0x00 0x17a94098 0x01 0x00 0x01 0x17a94048 0x1d 0x00 0x01 0x17a94090 0x00 0x00 0x01 0x17a94090 0x25 0x00 0x00 0x17a94098 0x01 0x00 0x00 0x17a90030 0x01 0x00 0x00 0x17a9008c 0x01 0x00 0x01 0x17a9009c 0x78 0x00 0x01 0x17a9009c 0x00 0x00 0x01 0x17a90048 0x01 0x00 0x01 0x17a90090 0x00 0x00 0x01 0x17a90090 0x25 0x00 0x00 0x17a90098 0x01 0x00 0x01 0x17a90048 0x1d 0x00 0x01 0x17a90090 0x00 0x00 0x01 0x17a90090 0x25 0x00 0x00 0x17a90098 0x01 0x00 0x00 0x17a92030 0x01 0x00 0x00 0x17a9208c 0x01 0x00 0x01 0x17a9209c 0x78 0x00 0x01 0x17a9209c 0x00 0x00 0x01 0x17a92048 0x01 0x00 0x01 0x17a92090 0x00 0x00 0x01 0x17a92090 0x25 0x00 0x00 0x17a92098 0x01 0x00 0x01 0x17a92048 0x1d 0x00 0x01 0x17a92090 0x00 0x00 0x01 0x17a92090 0x25 0x00 0x00 0x17a92098 0x01 0x00 0x00 0x17a96030 0x01 0x00 0x00 0x17a9608c 0x01 0x00 0x01 0x17a9609c 0x78 0x00 0x01 0x17a9609c 0x00 0x00 0x01 0x17a96048 0x01 0x00 0x01 0x17a96090 0x00 0x00 0x01 0x17a96090 0x25 0x00 0x00 0x17a96098 0x01 0x00 0x01 0x17a96048 0x1d 0x00 0x01 0x17a96090 0x00 0x00 0x01 0x17a96090 0x25 0x00 0x00 0x17a96098 0x01 0x00 0x00 0x17d98020 0x01 0x00 0x00 0x13822000 0x01 0x00 0x00 0x221c21c4 0x01 0x00 0x00 0x1fc8000 0x01 0x00 0x00 0x17400038 0x01 0x00 0x00 0x17d91020 0x01 0x00 0x00 0x17d92020 0x01 0x00 0x00 0x17d93020 0x01 0x00 0x00 0x17d90020 0x01 0x00 0x00 0x17d9134c 0x01 0x00 0x00 0x17d9234c 0x01 0x00 0x00 0x17d9334c 0x01 0x00 0x00 0x17d9034c 0x01 0x00 0x00 0x17d91300 0x01 0x00 0x00 0x17d92300 0x01 0x00 0x00 0x17d93300 0x01 0x00 0x00 0x17d90300 0x01 0x00 0x00 0x19181040 0x01 0x00 0x00 0x19181048 0x01 0x00 0x00 0x19180010 0x01 0x00 0x00 0x19180020 0x06 0x00 0x00 0x19180410 0x01 0x00 0x00 0x19180420 0x06 0x00 0x00 0x19100010 0x01 0x00 0x00 0x19100020 0x06 0x00 0x00 0x19140010 0x01 0x00 0x00 0x19140020 0x06 0x00 0x00 0x19100410 0x01 0x00 0x00 0x19100420 0x06 0x00 0x00 0x19140410 0x01 0x00 0x00 0x19140420 0x06 0x00 0x00 0x19187810 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x19187830 0x03 0x00 0x02 0x01 0x00 0x00 0x02 0x6d 0x00 0x00 0x00 0x19187820 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x19187808 0x02 0x00 0x00 0x19187c10 0x01 0x00 0x02 0x10 0x00 0x00 0x00 0x19187c38 0x01 0x00 0x00 0x19187c30 0x02 0x00 0x00 0x19187c30 0x02 0x00 0x00 0x19187c30 0x02 0x00 0x00 0x19187c30 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x19187c08 0x02 0x00 0x00 0x19109010 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x19109030 0x03 0x00 0x02 0x01 0x00 0x00 0x02 0xce 0x00 0x00 0x00 0x19109020 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x19109044 0x01 0x00 0x00 0x19109008 0x02 0x00 0x00 0x19149010 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x19109030 0x03 0x00 0x02 0x01 0x00 0x00 0x02 0xce 0x00 0x00 0x00 0x19149020 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x19149008 0x02 0x00 0x00 0x19149044 0x01 0x00 0x00 0x19109410 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x19109030 0x03 0x00 0x02 0x01 0x00 0x00 0x02 0xce 0x00 0x00 0x00 0x19109420 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x19109408 0x02 0x00 0x00 0x19109444 0x01 0x00 0x00 0x19149410 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x19149430 0x03 0x00 0x02 0x01 0x00 0x00 0x02 0xce 0x00 0x00 0x00 0x19149420 0x03 0x00 0x02 0x01 0x00 0x00 0x00 0x19149408 0x02 0x00 0x00 0x19149444 0x01 0x00 0x00 0x1918f498 0x01 0x00 0x00 0x1918f488 0x01 0x00 0x00 0x1918f490 0x02 0x00 0x00 0x1918f490 0x02 0x00 0x00 0x1918f490 0x02 0x00 0x00 0x1918f490 0x02 0x00 0x00 0x1918f490 0x02 0x00 0x00 0x1918f490 0x02 0x00 0x00 0x1918f490 0x02 0x00 0x00 0x1918f490 0x02 0x00 0x00 0x1918f490 0x02 0x00 0x00 0x1914c098 0x01 0x00 0x00 0x1914c088 0x01 0x00 0x00 0x1914c090 0x02 0x00 0x00 0x1914c090 0x02 0x00 0x00 0x1914c090 0x02 0x00 0x00 0x1914c090 0x02 0x00 0x00 0x1914c090 0x02 0x00 0x00 0x1910c098 0x01 0x00 0x00 0x1910c088 0x01 0x00 0x00 0x1910c090 0x02 0x00 0x00 0x1910c090 0x02 0x00 0x00 0x1910c090 0x02 0x00 0x00 0x1910c090 0x02 0x00 0x00 0x1910c090 0x02 0x00 0x00 0x1918f418 0x01 0x00 0x00 0x1918f408 0x01 0x00 0x00 0x1918f410 0x02 0x00 0x00 0x1918f410 0x02 0x00 0x00 0x1918f410 0x02 0x00 0x00 0x1914c018 0x01 0x00 0x00 0x1914c008 0x01 0x00 0x00 0x1914c010 0x02 0x00 0x00 0x1914c010 0x02 0x00 0x00 0x1914c010 0x02 0x00 0x00 0x1914c010 0x02 0x00 0x00 0x1910c018 0x01 0x00 0x00 0x1910c008 0x01 0x00 0x00 0x1910c010 0x02 0x00 0x00 0x1910c010 0x02 0x00 0x00 0x1910c010 0x02 0x00 0x00 0x1910c010 0x02 0x00 0x00 0x3d0201c 0x01 0x00 0x00 0x3d00000 0x01 0x00 0x00 0x3d00008 0x01 0x00 0x00 0x3d00044 0x01 0x00 0x00 0x3d00058 0x01 0x00 0x00 0x3d0005c 0x01 0x00 0x00 0x3d00060 0x01 0x00 0x00 0x3d00064 0x01 0x00 0x00 0x3d00068 0x01 0x00 0x00 0x3d0006c 0x01 0x00 0x00 0x3d0007c 0x01 0x00 0x00 0x3d00080 0x01 0x00 0x00 0x3d00084 0x01 0x00 0x00 0x3d00088 0x01 0x00 0x00 0x3d0008c 0x01 0x00 0x00 0x3d00090 0x01 0x00 0x00 0x3d00094 0x01 0x00 0x00 0x3d00098 0x01 0x00 0x00 0x3d0009c 0x01 0x00 0x00 0x3d000a0 0x01 0x00 0x00 0x3d000a4 0x01 0x00 0x00 0x3d000a8 0x01 0x00 0x00 0x3d000ac 0x01 0x00 0x00 0x3d000b0 0x01 0x00 0x00 0x3d000b4 0x01 0x00 0x00 0x3d000b8 0x01 0x00 0x00 0x3d000bc 0x01 0x00 0x00 0x3d000c0 0x01 0x00 0x00 0x3d000c4 0x01 0x00 0x00 0x3d000c8 0x01 0x00 0x00 0x3d000e0 0x01 0x00 0x00 0x3d000e4 0x01 0x00 0x00 0x3d000e8 0x01 0x00 0x00 0x3d000ec 0x01 0x00 0x00 0x3d000f0 0x01 0x00 0x00 0x3d00108 0x01 0x00 0x00 0x3d00110 0x01 0x00 0x00 0x3d0011c 0x01 0x00 0x00 0x3d00124 0x01 0x00 0x00 0x3d00128 0x01 0x00 0x00 0x3d00130 0x01 0x00 0x00 0x3d00140 0x01 0x00 0x00 0x3d00158 0x01 0x00 0x00 0x3d001cc 0x01 0x00 0x00 0x3d001d0 0x01 0x00 0x00 0x3d001d4 0x01 0x00 0x00 0x3d002b4 0x01 0x00 0x00 0x3d002b8 0x01 0x00 0x00 0x3d002c0 0x01 0x00 0x00 0x3d002d0 0x01 0x00 0x00 0x3d002e0 0x01 0x00 0x00 0x3d002f0 0x01 0x00 0x00 0x3d00300 0x01 0x00 0x00 0x3d00310 0x01 0x00 0x00 0x3d00320 0x01 0x00 0x00 0x3d00330 0x01 0x00 0x00 0x3d00340 0x01 0x00 0x00 0x3d00350 0x01 0x00 0x00 0x3d00360 0x01 0x00 0x00 0x3d00370 0x01 0x00 0x00 0x3d00380 0x01 0x00 0x00 0x3d00390 0x01 0x00 0x00 0x3d003a0 0x01 0x00 0x00 0x3d003b0 0x01 0x00 0x00 0x3d003c0 0x01 0x00 0x00 0x3d003d0 0x01 0x00 0x00 0x3d003e0 0x01 0x00 0x00 0x3d00400 0x01 0x00 0x00 0x3d00410 0x01 0x00 0x00 0x3d00414 0x01 0x00 0x00 0x3d00418 0x01 0x00 0x00 0x3d0041c 0x01 0x00 0x00 0x3d00420 0x01 0x00 0x00 0x3d00424 0x01 0x00 0x00 0x3d00428 0x01 0x00 0x00 0x3d0042c 0x01 0x00 0x00 0x3d0043c 0x01 0x00 0x00 0x3d00440 0x01 0x00 0x00 0x3d00444 0x01 0x00 0x00 0x3d00448 0x01 0x00 0x00 0x3d0044c 0x01 0x00 0x00 0x3d00450 0x01 0x00 0x00 0x3d00454 0x01 0x00 0x00 0x3d00458 0x01 0x00 0x00 0x3d0045c 0x01 0x00 0x00 0x3d00460 0x01 0x00 0x00 0x3d00464 0x01 0x00 0x00 0x3d00468 0x01 0x00 0x00 0x3d0046c 0x01 0x00 0x00 0x3d00470 0x01 0x00 0x00 0x3d00474 0x01 0x00 0x00 0x3d004bc 0x01 0x00 0x00 0x3d00800 0x01 0x00 0x00 0x3d00804 0x01 0x00 0x00 0x3d00808 0x01 0x00 0x00 0x3d0080c 0x01 0x00 0x00 0x3d00810 0x01 0x00 0x00 0x3d00814 0x01 0x00 0x00 0x3d00818 0x01 0x00 0x00 0x3d0081c 0x01 0x00 0x00 0x3d00820 0x01 0x00 0x00 0x3d00824 0x01 0x00 0x00 0x3d00828 0x01 0x00 0x00 0x3d0082c 0x01 0x00 0x00 0x3d00830 0x01 0x00 0x00 0x3d00834 0x01 0x00 0x00 0x3d00840 0x01 0x00 0x00 0x3d00844 0x01 0x00 0x00 0x3d00848 0x01 0x00 0x00 0x3d0084c 0x01 0x00 0x00 0x3d00854 0x01 0x00 0x00 0x3d00858 0x01 0x00 0x00 0x3d0085c 0x01 0x00 0x00 0x3d00860 0x01 0x00 0x00 0x3d00864 0x01 0x00 0x00 0x3d00868 0x01 0x00 0x00 0x3d0086c 0x01 0x00 0x00 0x3d00870 0x01 0x00 0x00 0x3d00874 0x01 0x00 0x00 0x3d00878 0x01 0x00 0x00 0x3d0087c 0x01 0x00 0x00 0x3d00880 0x01 0x00 0x00 0x3d00884 0x01 0x00 0x00 0x3d00888 0x01 0x00 0x00 0x3d0088c 0x01 0x00 0x00 0x3d00890 0x01 0x00 0x00 0x3d00894 0x01 0x00 0x00 0x3d00898 0x01 0x00 0x00 0x3d0089c 0x01 0x00 0x00 0x3d008a0 0x01 0x00 0x00 0x3d008a4 0x01 0x00 0x00 0x3d008a8 0x01 0x00 0x00 0x3d008ac 0x01 0x00 0x00 0x3d008b0 0x01 0x00 0x00 0x3d008b4 0x01 0x00 0x00 0x3d008b8 0x01 0x00 0x00 0x3d008bc 0x01 0x00 0x00 0x3d008c0 0x01 0x00 0x00 0x3d008c4 0x01 0x00 0x00 0x3d008c8 0x01 0x00 0x00 0x3d008cc 0x01 0x00 0x00 0x3d008d0 0x01 0x00 0x00 0x3d008d4 0x01 0x00 0x00 0x3d008d8 0x01 0x00 0x00 0x3d008dc 0x01 0x00 0x00 0x3d008e0 0x01 0x00 0x00 0x3d008e4 0x01 0x00 0x00 0x3d008e8 0x01 0x00 0x00 0x3d008ec 0x01 0x00 0x00 0x3d008f0 0x01 0x00 0x00 0x3d008f4 0x01 0x00 0x00 0x3d008f8 0x01 0x00 0x00 0x3d008fc 0x01 0x00 0x00 0x3d00900 0x01 0x00 0x00 0x3d00904 0x01 0x00 0x00 0x3d00908 0x01 0x00 0x00 0x3d0090c 0x01 0x00 0x00 0x3d00980 0x01 0x00 0x00 0x3d00984 0x01 0x00 0x00 0x3d00988 0x01 0x00 0x00 0x3d0098c 0x01 0x00 0x00 0x3d00990 0x01 0x00 0x00 0x3d00994 0x01 0x00 0x00 0x3d00998 0x01 0x00 0x00 0x3d0099c 0x01 0x00 0x00 0x3d009a0 0x01 0x00 0x00 0x3d009c8 0x01 0x00 0x00 0x3d009cc 0x01 0x00 0x00 0x3d009d0 0x01 0x00 0x00 0x3d00a04 0x01 0x00 0x00 0x3d00a08 0x01 0x00 0x00 0x3d00a0c 0x01 0x00 0x00 0x3d00a10 0x01 0x00 0x00 0x3d00a14 0x01 0x00 0x00 0x3d00a18 0x01 0x00 0x00 0x3d00a1c 0x01 0x00 0x00 0x3d00a20 0x01 0x00 0x00 0x3d00a24 0x01 0x00 0x00 0x3d00a28 0x01 0x00 0x00 0x3d00a2c 0x01 0x00 0x00 0x3d00a30 0x01 0x00 0x00 0x3d00a34 0x01 0x00 0x00 0x3d01444 0x01 0x00 0x00 0x3d014d4 0x01 0x00 0x00 0x3d014d8 0x01 0x00 0x00 0x3d017ec 0x01 0x00 0x00 0x3d017f0 0x01 0x00 0x00 0x3d017f4 0x01 0x00 0x00 0x3d017f8 0x01 0x00 0x00 0x3d017fc 0x01 0x00 0x00 0x3d99800 0x01 0x00 0x00 0x3d99804 0x01 0x00 0x00 0x3d99808 0x01 0x00 0x00 0x3d9980c 0x01 0x00 0x00 0x3d99810 0x01 0x00 0x00 0x3d99814 0x01 0x00 0x00 0x3d99818 0x01 0x00 0x00 0x3d9981c 0x01 0x00 0x00 0x3d99828 0x01 0x00 0x00 0x3d9983c 0x01 0x00 0x00 0x3d998ac 0x01 0x00 0x00 0x18101c 0x01 0x00 0x00 0x181020 0x01 0x00 0x00 0x3d94000 0x01 0x00 0x00 0x3d94004 0x01 0x00 0x00 0x3d95000 0x01 0x00 0x00 0x3d95004 0x01 0x00 0x00 0x3d95008 0x01 0x00 0x00 0x3d9500c 0x01 0x00 0x00 0x3d96000 0x01 0x00 0x00 0x3d96004 0x01 0x00 0x00 0x3d96008 0x01 0x00 0x00 0x3d9600c 0x01 0x00 0x00 0x3d97000 0x01 0x00 0x00 0x3d97004 0x01 0x00 0x00 0x3d97008 0x01 0x00 0x00 0x3d9700c 0x01 0x00 0x00 0x3d98000 0x01 0x00 0x00 0x3d98004 0x01 0x00 0x00 0x3d98008 0x01 0x00 0x00 0x3d9800c 0x01 0x00 0x00 0x3d99000 0x01 0x00 0x00 0x3d99004 0x01 0x00 0x00 0x3d99008 0x01 0x00 0x00 0x3d9900c 0x01 0x00 0x00 0x3d99010 0x01 0x00 0x00 0x3d99014 0x01 0x00 0x00 0x3d99050 0x01 0x00 0x00 0x3d99054 0x01 0x00 0x00 0x3d99058 0x01 0x00 0x00 0x3d9905c 0x01 0x00 0x00 0x3d99060 0x01 0x00 0x00 0x3d99064 0x01 0x00 0x00 0x3d99068 0x01 0x00 0x00 0x3d9906c 0x01 0x00 0x00 0x3d99070 0x01 0x00 0x00 0x3d99074 0x01 0x00 0x00 0x3d990a8 0x01 0x00 0x00 0x3d990ac 0x01 0x00 0x00 0x3d990b8 0x01 0x00 0x00 0x3d990bc 0x01 0x00 0x00 0x3d990c0 0x01 0x00 0x00 0x3d990c8 0x01 0x00 0x00 0x3d99104 0x01 0x00 0x00 0x3d99108 0x01 0x00 0x00 0x3d9910c 0x01 0x00 0x00 0x3d99110 0x01 0x00 0x00 0x3d99114 0x01 0x00 0x00 0x3d99118 0x01 0x00 0x00 0x3d9911c 0x01 0x00 0x00 0x3d99120 0x01 0x00 0x00 0x3d99130 0x01 0x00 0x00 0x3d99134 0x01 0x00 0x00 0x3d9913c 0x01 0x00 0x00 0x3d99140 0x01 0x00 0x00 0x3d99144 0x01 0x00 0x00 0x3d99148 0x01 0x00 0x00 0x3d9914c 0x01 0x00 0x00 0x3d99150 0x01 0x00 0x00 0x3d99154 0x01 0x00 0x00 0x3d99198 0x01 0x00 0x00 0x3d9919c 0x01 0x00 0x00 0x3d991a0 0x01 0x00 0x00 0x3d991e0 0x01 0x00 0x00 0x3d991e4 0x01 0x00 0x00 0x3d991e8 0x01 0x00 0x00 0x3d99224 0x01 0x00 0x00 0x3d99228 0x01 0x00 0x00 0x3d99280 0x01 0x00 0x00 0x3d99284 0x01 0x00 0x00 0x3d99288 0x01 0x00 0x00 0x3d9928c 0x01 0x00 0x00 0x3d992cc 0x01 0x00 0x00 0x3d992d0 0x01 0x00 0x00 0x3d992d4 0x01 0x00 0x00 0x3d99314 0x01 0x00 0x00 0x3d99318 0x01 0x00 0x00 0x3d9931c 0x01 0x00 0x00 0x3d99358 0x01 0x00 0x00 0x3d9935c 0x01 0x00 0x00 0x3d99360 0x01 0x00 0x00 0x3d993a0 0x01 0x00 0x00 0x3d993a4 0x01 0x00 0x00 0x3d993e4 0x01 0x00 0x00 0x3d993e8 0x01 0x00 0x00 0x3d993ec 0x01 0x00 0x00 0x3d993f0 0x01 0x00 0x00 0x3d9942c 0x01 0x00 0x00 0x3d99430 0x01 0x00 0x00 0x3d99470 0x01 0x00 0x00 0x3d99474 0x01 0x00 0x00 0x3d99478 0x01 0x00 0x00 0x3d99500 0x01 0x00 0x00 0x3d99504 0x01 0x00 0x00 0x3d99508 0x01 0x00 0x00 0x3d9950c 0x01 0x00 0x00 0x3d99528 0x01 0x00 0x00 0x3d9952c 0x01 0x00 0x00 0x3d99530 0x01 0x00 0x00 0x3d99534 0x01 0x00 0x00 0x3d99538 0x01 0x00 0x00 0x3d9953c 0x01 0x00 0x00 0x3d99540 0x01 0x00 0x00 0x3d99544 0x01 0x00 0x00 0x3d99548 0x01 0x00 0x00 0x3d9954c 0x01 0x00 0x00 0x3d99550 0x01 0x00 0x00 0x3d99554 0x01 0x00 0x00 0x3d99558 0x01 0x00 0x00 0x3d9955c 0x01 0x00 0x00 0x3d99560 0x01 0x00 0x00 0x3d99564 0x01 0x00 0x00 0x3d99568 0x01 0x00 0x00 0x3d9956c 0x01 0x00 0x00 0x3d99570 0x01 0x00 0x00 0x3d99574 0x01 0x00 0x00 0x3d99578 0x01 0x00 0x00 0x3d9957c 0x01 0x00 0x00 0x3d99580 0x01 0x00 0x00 0x3d99584 0x01 0x00 0x00 0x3d99588 0x01 0x00 0x00 0x3d9958c 0x01 0x00 0x00 0x3d99590 0x01 0x00 0x00 0x3d99594 0x01 0x00 0x00 0x3d99598 0x01 0x00 0x00 0x3d9959c 0x01 0x00 0x00 0x3d995a0 0x01 0x00 0x00 0x3d995a4 0x01 0x00 0x00 0x3d995a8 0x01 0x00 0x00 0x3d995ac 0x01 0x00 0x00 0x3d995b0 0x01 0x00 0x00 0x3d995b4 0x01 0x00 0x00 0x3d995b8 0x01 0x00 0x00 0x3d995bc 0x01 0x00 0x00 0x3d995c0 0x01 0x00 0x00 0x3d3b000 0x01 0x00 0x00 0x3d3b004 0x01 0x00 0x00 0x3d3b014 0x01 0x00 0x00 0x3d3b01c 0x01 0x00 0x00 0x3d3b028 0x01 0x00 0x00 0x3d3b0ac 0x01 0x00 0x00 0x3d3b100 0x01 0x00 0x00 0x3d3b104 0x01 0x00 0x00 0x3d3b114 0x01 0x00 0x00 0x3d3b11c 0x01 0x00 0x00 0x3d3b128 0x01 0x00 0x00 0x3d3b1ac 0x01 0x00 0x00 0x3d90000 0x01 0x00 0x00 0x3d90004 0x01 0x00 0x00 0x3d90008 0x01 0x00 0x00 0x3d9000c 0x01 0x00 0x00 0x3d90010 0x01 0x00 0x00 0x3d90014 0x01 0x00 0x00 0x3d90018 0x01 0x00 0x00 0x3d9001c 0x01 0x00 0x00 0x3d90020 0x01 0x00 0x00 0x3d90024 0x01 0x00 0x00 0x3d90028 0x01 0x00 0x00 0x3d9002c 0x01 0x00 0x00 0x3d90030 0x01 0x00 0x00 0x3d90034 0x01 0x00 0x00 0x3d90038 0x01 0x00 0x00 0x3d91000 0x01 0x00 0x00 0x3d91004 0x01 0x00 0x00 0x3d91008 0x01 0x00 0x00 0x3d9100c 0x01 0x00 0x00 0x3d91010 0x01 0x00 0x00 0x3d91014 0x01 0x00 0x00 0x3d91018 0x01 0x00 0x00 0x3d9101c 0x01 0x00 0x00 0x3d91020 0x01 0x00 0x00 0x3d91024 0x01 0x00 0x00 0x3d91028 0x01 0x00 0x00 0x3d9102c 0x01 0x00 0x00 0x3d91030 0x01 0x00 0x00 0x3d91034 0x01 0x00 0x00 0x3d91038 0x01 0x00 0x00 0x3d50000 0x01 0x00 0x00 0x3d50004 0x01 0x00 0x00 0x3d50008 0x01 0x00 0x00 0x3d5000c 0x01 0x00 0x00 0x3d50010 0x01 0x00 0x00 0x3d50014 0x01 0x00 0x00 0x3d50018 0x01 0x00 0x00 0x3d5001c 0x01 0x00 0x00 0x3d50020 0x01 0x00 0x00 0x3d50024 0x01 0x00 0x00 0x3d50028 0x01 0x00 0x00 0x3d5002c 0x01 0x00 0x00 0x3d50030 0x01 0x00 0x00 0x3d50034 0x01 0x00 0x00 0x3d50038 0x01 0x00 0x00 0x3d5003c 0x01 0x00 0x00 0x3d50040 0x01 0x00 0x00 0x3d50044 0x01 0x00 0x00 0x3d50048 0x01 0x00 0x00 0x3d5004c 0x01 0x00 0x00 0x3d50050 0x01 0x00 0x00 0x3d500d0 0x01 0x00 0x00 0x3d500d8 0x01 0x00 0x00 0x3d50100 0x01 0x00 0x00 0x3d50104 0x01 0x00 0x00 0x3d50108 0x01 0x00 0x00 0x3d50200 0x01 0x00 0x00 0x3d50204 0x01 0x00 0x00 0x3d50208 0x01 0x00 0x00 0x3d5020c 0x01 0x00 0x00 0x3d50210 0x01 0x00 0x00 0x3d50400 0x01 0x00 0x00 0x3d50404 0x01 0x00 0x00 0x3d50408 0x01 0x00 0x00 0x3d50450 0x01 0x00 0x00 0x3d50460 0x01 0x00 0x00 0x3d50464 0x01 0x00 0x00 0x3d50490 0x01 0x00 0x00 0x3d50494 0x01 0x00 0x00 0x3d50498 0x01 0x00 0x00 0x3d5049c 0x01 0x00 0x00 0x3d504a0 0x01 0x00 0x00 0x3d504a4 0x01 0x00 0x00 0x3d504a8 0x01 0x00 0x00 0x3d504ac 0x01 0x00 0x00 0x3d504b0 0x01 0x00 0x00 0x3d504b4 0x01 0x00 0x00 0x3d504b8 0x01 0x00 0x00 0x3d50500 0x01 0x00 0x00 0x3d50600 0x01 0x00 0x00 0x3d50d00 0x01 0x00 0x00 0x3d50d04 0x01 0x00 0x00 0x3d50d10 0x01 0x00 0x00 0x3d50d14 0x01 0x00 0x00 0x3d50d18 0x01 0x00 0x00 0x3d50d1c 0x01 0x00 0x00 0x3d50d30 0x01 0x00 0x00 0x3d50d34 0x01 0x00 0x00 0x3d50d38 0x01 0x00 0x00 0x3d50d3c 0x01 0x00 0x00 0x3d50d40 0x01 0x00 0x00 0x3d53d44 0x01 0x00 0x00 0x3d53d4c 0x01 0x00 0x00 0x3d53d50 0x01 0x00 0x00 0x3d8e100 0x01 0x00 0x00 0x3d8e104 0x01 0x00 0x00 0x3d8ec00 0x01 0x00 0x00 0x3d8ec04 0x01 0x00 0x00 0x3d8ec0c 0x01 0x00 0x00 0x3d8ec14 0x01 0x00 0x00 0x3d8ec18 0x01 0x00 0x00 0x3d8ec1c 0x01 0x00 0x00 0x3d8ec20 0x01 0x00 0x00 0x3d8ec24 0x01 0x00 0x00 0x3d8ec28 0x01 0x00 0x00 0x3d8ec2c 0x01 0x00 0x00 0x3d8ec30 0x01 0x00 0x00 0x3d8ec34 0x01 0x00 0x00 0x3d8ec38 0x01 0x00 0x00 0x3d8ec40 0x01 0x00 0x00 0x3d8ec44 0x01 0x00 0x00 0x3d8ec48 0x01 0x00 0x00 0x3d8ec4c 0x01 0x00 0x00 0x3d8ec54 0x01 0x00 0x00 0x3d8ec58 0x01 0x00 0x00 0x3d8ec80 0x01 0x00 0x00 0x3d8eca0 0x01 0x00 0x00 0x3d8ecc0 0x01 0x00 0x00 0x3d7d000 0x01 0x00 0x00 0x3d7d004 0x01 0x00 0x00 0x3d7d008 0x01 0x00 0x00 0x3d7d00c 0x01 0x00 0x00 0x3d7d010 0x01 0x00 0x00 0x3d7d014 0x01 0x00 0x00 0x3d7d018 0x01 0x00 0x00 0x3d7d01c 0x01 0x00 0x00 0x3d7d020 0x01 0x00 0x00 0x3d7d024 0x01 0x00 0x00 0x3d7d028 0x01 0x00 0x00 0x3d7d02c 0x01 0x00 0x00 0x3d7d030 0x01 0x00 0x00 0x3d7d034 0x01 0x00 0x00 0x3d7d03c 0x01 0x00 0x00 0x3d7d040 0x01 0x00 0x00 0x3d7d044 0x01 0x00 0x00 0x3d7d400 0x01 0x00 0x00 0x3d7d41c 0x01 0x00 0x00 0x3d7d424 0x01 0x00 0x00 0x3d7d428 0x01 0x00 0x00 0x3d7d42c 0x01 0x00 0x00 0x3d7e000 0x01 0x00 0x00 0x3d7e004 0x01 0x00 0x00 0x3d7e008 0x01 0x00 0x00 0x3d7e00c 0x01 0x00 0x00 0x3d7e010 0x01 0x00 0x00 0x3d7e01c 0x01 0x00 0x00 0x3d7e020 0x01 0x00 0x00 0x3d7e02c 0x01 0x00 0x00 0x3d7e030 0x01 0x00 0x00 0x3d7e03c 0x01 0x00 0x00 0x3d7e044 0x01 0x00 0x00 0x3d7e04c 0x01 0x00 0x00 0x3d7e050 0x01 0x00 0x00 0x3d7e054 0x01 0x00 0x00 0x3d7e058 0x01 0x00 0x00 0x3d7e05c 0x01 0x00 0x00 0x3d7e064 0x01 0x00 0x00 0x3d7e068 0x01 0x00 0x00 0x3d7e06c 0x01 0x00 0x00 0x3d7e070 0x01 0x00 0x00 0x3d7e090 0x01 0x00 0x00 0x3d7e094 0x01 0x00 0x00 0x3d7e098 0x01 0x00 0x00 0x3d7e09c 0x01 0x00 0x00 0x3d7e0a0 0x01 0x00 0x00 0x3d7e0a4 0x01 0x00 0x00 0x3d7e0a8 0x01 0x00 0x00 0x3d7e0b4 0x01 0x00 0x00 0x3d7e0b8 0x01 0x00 0x00 0x3d7e0bc 0x01 0x00 0x00 0x3d7e0c0 0x01 0x00 0x00 0x3d7e100 0x01 0x00 0x00 0x3d7e104 0x01 0x00 0x00 0x3d7e108 0x01 0x00 0x00 0x3d7e10c 0x01 0x00 0x00 0x3d7e110 0x01 0x00 0x00 0x3d7e114 0x01 0x00 0x00 0x3d7e118 0x01 0x00 0x00 0x3d7e11c 0x01 0x00 0x00 0x3d7e120 0x01 0x00 0x00 0x3d7e124 0x01 0x00 0x00 0x3d7e128 0x01 0x00 0x00 0x3d7e12c 0x01 0x00 0x00 0x3d7e130 0x01 0x00 0x00 0x3d7e134 0x01 0x00 0x00 0x3d7e138 0x01 0x00 0x00 0x3d7e13c 0x01 0x00 0x00 0x3d7e140 0x01 0x00 0x00 0x3d7e144 0x01 0x00 0x00 0x3d7e148 0x01 0x00 0x00 0x3d7e14c 0x01 0x00 0x00 0x3d7e180 0x01 0x00 0x00 0x3d7e1c0 0x01 0x00 0x00 0x3d7e1c4 0x01 0x00 0x00 0x3d7e1c8 0x01 0x00 0x00 0x3d7e1cc 0x01 0x00 0x00 0x3d7e1d0 0x01 0x00 0x00 0x3d7e1d4 0x01 0x00 0x00 0x3d7e1d8 0x01 0x00 0x00 0x3d7e1dc 0x01 0x00 0x00 0x3d7e1e0 0x01 0x00 0x00 0x3d7e1e4 0x01 0x00 0x00 0x3d7e1fc 0x01 0x00 0x00 0x3d7e220 0x01 0x00 0x00 0x3d7e224 0x01 0x00 0x00 0x3d7e300 0x01 0x00 0x00 0x3d7e304 0x01 0x00 0x00 0x3d7e30c 0x01 0x00 0x00 0x3d7e310 0x01 0x00 0x00 0x3d7e340 0x01 0x00 0x00 0x3d7e3b0 0x01 0x00 0x00 0x3d7e3c0 0x01 0x00 0x00 0x3d7e3c4 0x01 0x00 0x00 0x3d7e440 0x01 0x00 0x00 0x3d7e444 0x01 0x00 0x00 0x3d7e448 0x01 0x00 0x00 0x3d7e44c 0x01 0x00 0x00 0x3d7e450 0x01 0x00 0x00 0x3d7e480 0x01 0x00 0x00 0x3d7e484 0x01 0x00 0x00 0x3d7e490 0x01 0x00 0x00 0x3d7e494 0x01 0x00 0x00 0x3d7e4a0 0x01 0x00 0x00 0x3d7e4a4 0x01 0x00 0x00 0x3d7e4b0 0x01 0x00 0x00 0x3d7e4b4 0x01 0x00 0x00 0x3d7e500 0x01 0x00 0x00 0x3d7e508 0x01 0x00 0x00 0x3d7e50c 0x01 0x00 0x00 0x3d7e510 0x01 0x00 0x00 0x3d7e520 0x01 0x00 0x00 0x3d7e524 0x01 0x00 0x00 0x3d7e528 0x01 0x00 0x00 0x3d7e53c 0x01 0x00 0x00 0x3d7e540 0x01 0x00 0x00 0x3d7e544 0x01 0x00 0x00 0x3d7e560 0x01 0x00 0x00 0x3d7e564 0x01 0x00 0x00 0x3d7e568 0x01 0x00 0x00 0x3d7e574 0x01 0x00 0x00 0x3d7e588 0x01 0x00 0x00 0x3d7e590 0x01 0x00 0x00 0x3d7e594 0x01 0x00 0x00 0x3d7e598 0x01 0x00 0x00 0x3d7e59c 0x01 0x00 0x00 0x3d7e5a0 0x01 0x00 0x00 0x3d7e5a4 0x01 0x00 0x00 0x3d7e5a8 0x01 0x00 0x00 0x3d7e5ac 0x01 0x00 0x00 0x3d7e5c0 0x01 0x00 0x00 0x3d7e5c4 0x01 0x00 0x00 0x3d7e5c8 0x01 0x00 0x00 0x3d7e5cc 0x01 0x00 0x00 0x3d7e5d0 0x01 0x00 0x00 0x3d7e5d4 0x01 0x00 0x00 0x3d7e5d8 0x01 0x00 0x00 0x3d7e5dc 0x01 0x00 0x00 0x3d7e5e0 0x01 0x00 0x00 0x3d7e5e4 0x01 0x00 0x00 0x3d7e600 0x01 0x00 0x00 0x3d7e604 0x01 0x00 0x00 0x3d7e610 0x01 0x00 0x00 0x3d7e614 0x01 0x00 0x00 0x3d7e618 0x01 0x00 0x00 0x3d7e648 0x01 0x00 0x00 0x3d7e64c 0x01 0x00 0x00 0x3d7e658 0x01 0x00 0x00 0x3d7e65c 0x01 0x00 0x00 0x3d7e660 0x01 0x00 0x00 0x3d7e664 0x01 0x00 0x00 0x3d7e668 0x01 0x00 0x00 0x3d7e66c 0x01 0x00 0x00 0x3d7e670 0x01 0x00 0x00 0x3d7e674 0x01 0x00 0x00 0x3d7e678 0x01 0x00 0x00 0x3d7e700 0x01 0x00 0x00 0x3d7e714 0x01 0x00 0x00 0x3d7e718 0x01 0x00 0x00 0x3d7e71c 0x01 0x00 0x00 0x3d7e720 0x01 0x00 0x00 0x3d7e724 0x01 0x00 0x00 0x3d7e728 0x01 0x00 0x00 0x3d7e72c 0x01 0x00 0x00 0x3d7e730 0x01 0x00 0x00 0x3d7e734 0x01 0x00 0x00 0x3d7e738 0x01 0x00 0x00 0x3d7e73c 0x01 0x00 0x00 0x3d7e740 0x01 0x00 0x00 0x3d7e744 0x01 0x00 0x00 0x3d7e748 0x01 0x00 0x00 0x3d7e74c 0x01 0x00 0x00 0x3d7e750 0x01 0x00 0x00 0x3d7e7c0 0x01 0x00 0x00 0x3d7e7c4 0x01 0x00 0x00 0x3d7e7e0 0x01 0x00 0x00 0x3d7e7e4 0x01 0x00 0x00 0x3d7e7e8 0x01 0x00 0x00 0x17800010 0x01 0x00 0x00 0x17800024 0x01 0x00 0x00 0x17800038 0x01 0x00 0x00 0x1780003c 0x01 0x00 0x00 0x17800040 0x01 0x00 0x00 0x17800044 0x01 0x00 0x00 0x17800048 0x01 0x00 0x00 0x1780004c 0x01 0x00 0x00 0x17800058 0x01 0x00 0x00 0x1780005c 0x01 0x00 0x00 0x17800060 0x01 0x00 0x00 0x17800064 0x01 0x00 0x00 0x1780006c 0x01 0x00 0x00 0x178000f0 0x01 0x00 0x00 0x178000f4 0x01 0x00 0x00 0x17810010 0x01 0x00 0x00 0x17810024 0x01 0x00 0x00 0x17810038 0x01 0x00 0x00 0x1781003c 0x01 0x00 0x00 0x17810040 0x01 0x00 0x00 0x17810044 0x01 0x00 0x00 0x17810048 0x01 0x00 0x00 0x1781004c 0x01 0x00 0x00 0x17810058 0x01 0x00 0x00 0x1781005c 0x01 0x00 0x00 0x17810060 0x01 0x00 0x00 0x17810064 0x01 0x00 0x00 0x1781006c 0x01 0x00 0x00 0x178100f0 0x01 0x00 0x00 0x178100f4 0x01 0x00 0x00 0x17820010 0x01 0x00 0x00 0x17820024 0x01 0x00 0x00 0x17820038 0x01 0x00 0x00 0x1782003c 0x01 0x00 0x00 0x17820040 0x01 0x00 0x00 0x17820044 0x01 0x00 0x00 0x17820048 0x01 0x00 0x00 0x1782004c 0x01 0x00 0x00 0x17820058 0x01 0x00 0x00 0x1782005c 0x01 0x00 0x00 0x17820060 0x01 0x00 0x00 0x17820064 0x01 0x00 0x00 0x178200f0 0x01 0x00 0x00 0x178200f4 0x01 0x00 0x00 0x17830010 0x01 0x00 0x00 0x17830024 0x01 0x00 0x00 0x17830038 0x01 0x00 0x00 0x1783003c 0x01 0x00 0x00 0x17830040 0x01 0x00 0x00 0x17830044 0x01 0x00 0x00 0x17830048 0x01 0x00 0x00 0x1783004c 0x01 0x00 0x00 0x17830058 0x01 0x00 0x00 0x1783005c 0x01 0x00 0x00 0x17830060 0x01 0x00 0x00 0x17830064 0x01 0x00 0x00 0x178300f0 0x01 0x00 0x00 0x178300f4 0x01 0x00 0x00 0x17840010 0x01 0x00 0x00 0x17840024 0x01 0x00 0x00 0x17840038 0x01 0x00 0x00 0x1784003c 0x01 0x00 0x00 0x17840040 0x01 0x00 0x00 0x17840044 0x01 0x00 0x00 0x17840048 0x01 0x00 0x00 0x1784004c 0x01 0x00 0x00 0x17840058 0x01 0x00 0x00 0x1784005c 0x01 0x00 0x00 0x17840060 0x01 0x00 0x00 0x17840064 0x01 0x00 0x00 0x178400f0 0x01 0x00 0x00 0x178400f4 0x01 0x00 0x00 0x17850010 0x01 0x00 0x00 0x17850024 0x01 0x00 0x00 0x17850038 0x01 0x00 0x00 0x1785003c 0x01 0x00 0x00 0x17850040 0x01 0x00 0x00 0x17850044 0x01 0x00 0x00 0x17850048 0x01 0x00 0x00 0x1785004c 0x01 0x00 0x00 0x17850058 0x01 0x00 0x00 0x1785005c 0x01 0x00 0x00 0x17850060 0x01 0x00 0x00 0x17850064 0x01 0x00 0x00 0x178500f0 0x01 0x00 0x00 0x178500f4 0x01 0x00 0x00 0x17860010 0x01 0x00 0x00 0x17860024 0x01 0x00 0x00 0x17860038 0x01 0x00 0x00 0x1786003c 0x01 0x00 0x00 0x17860040 0x01 0x00 0x00 0x17860044 0x01 0x00 0x00 0x17860048 0x01 0x00 0x00 0x1786004c 0x01 0x00 0x00 0x17860058 0x01 0x00 0x00 0x1786005c 0x01 0x00 0x00 0x17860060 0x01 0x00 0x00 0x17860064 0x01 0x00 0x00 0x178600f0 0x01 0x00 0x00 0x178600f4 0x01 0x00 0x00 0x17870010 0x01 0x00 0x00 0x17870024 0x01 0x00 0x00 0x17870038 0x01 0x00 0x00 0x1787003c 0x01 0x00 0x00 0x17870040 0x01 0x00 0x00 0x17870044 0x01 0x00 0x00 0x17870048 0x01 0x00 0x00 0x1787004c 0x01 0x00 0x00 0x17870058 0x01 0x00 0x00 0x1787005c 0x01 0x00 0x00 0x17870060 0x01 0x00 0x00 0x17870064 0x01 0x00 0x00 0x178700f0 0x01 0x00 0x00 0x178700f4 0x01 0x00 0x00 0x178a0010 0x01 0x00 0x00 0x178a0024 0x01 0x00 0x00 0x178a0038 0x01 0x00 0x00 0x178a003c 0x01 0x00 0x00 0x178a0040 0x01 0x00 0x00 0x178a0044 0x01 0x00 0x00 0x178a0048 0x01 0x00 0x00 0x178a004c 0x01 0x00 0x00 0x178a006c 0x01 0x00 0x00 0x178a0070 0x01 0x00 0x00 0x178a0074 0x01 0x00 0x00 0x178a0078 0x01 0x00 0x00 0x178a007c 0x01 0x00 0x00 0x178a0084 0x01 0x00 0x00 0x178a00f4 0x01 0x00 0x00 0x178a00f8 0x01 0x00 0x00 0x178a00fc 0x01 0x00 0x00 0x178a0100 0x01 0x00 0x00 0x178a0104 0x01 0x00 0x00 0x178a0118 0x01 0x00 0x00 0x178a011c 0x01 0x00 0x00 0x178a0120 0x01 0x00 0x00 0x178a0124 0x01 0x00 0x00 0x178a0128 0x01 0x00 0x00 0x178a012c 0x01 0x00 0x00 0x178a0130 0x01 0x00 0x00 0x178a0134 0x01 0x00 0x00 0x178a0138 0x01 0x00 0x00 0x178a0158 0x01 0x00 0x00 0x178a015c 0x01 0x00 0x00 0x178a0160 0x01 0x00 0x00 0x178a0164 0x01 0x00 0x00 0x178a0168 0x01 0x00 0x00 0x178a0170 0x01 0x00 0x00 0x178a0174 0x01 0x00 0x00 0x178a0188 0x01 0x00 0x00 0x178a018c 0x01 0x00 0x00 0x178a0190 0x01 0x00 0x00 0x178a0194 0x01 0x00 0x00 0x178a0198 0x01 0x00 0x00 0x178a01ac 0x01 0x00 0x00 0x178a01b0 0x01 0x00 0x00 0x178a01b4 0x01 0x00 0x00 0x178a01b8 0x01 0x00 0x00 0x178a01bc 0x01 0x00 0x00 0x178a01c0 0x01 0x00 0x00 0x178a01c8 0x01 0x00 0x00 0x17880010 0x01 0x00 0x00 0x17880024 0x01 0x00 0x00 0x17880038 0x01 0x00 0x00 0x1788003c 0x01 0x00 0x00 0x17880040 0x01 0x00 0x00 0x17880044 0x01 0x00 0x00 0x17880048 0x01 0x00 0x00 0x1788004c 0x01 0x00 0x00 0x17890010 0x01 0x00 0x00 0x17890024 0x01 0x00 0x00 0x17890038 0x01 0x00 0x00 0x1789003c 0x01 0x00 0x00 0x17890040 0x01 0x00 0x00 0x17890044 0x01 0x00 0x00 0x17890048 0x01 0x00 0x00 0x1789004c 0x01 0x00 0x00 0x178a0204 0x01 0x00 0x00 0x178a0244 0x01 0x00 0x00 0x17e30000 0x01 0x00 0x00 0x17e30008 0x01 0x00 0x00 0x17e30010 0x01 0x00 0x00 0x17e80000 0x01 0x00 0x00 0x17e80008 0x01 0x00 0x00 0x17e80010 0x01 0x00 0x00 0x17f80000 0x01 0x00 0x00 0x17f80008 0x01 0x00 0x00 0x17f80010 0x01 0x00 0x00 0x18080000 0x01 0x00 0x00 0x18080008 0x01 0x00 0x00 0x18080010 0x01 0x00 0x00 0x18180000 0x01 0x00 0x00 0x18180008 0x01 0x00 0x00 0x18180010 0x01 0x00 0x00 0x18280000 0x01 0x00 0x00 0x18280008 0x01 0x00 0x00 0x18280010 0x01 0x00 0x00 0x18380000 0x01 0x00 0x00 0x18380008 0x01 0x00 0x00 0x18380010 0x01 0x00 0x00 0x18480000 0x01 0x00 0x00 0x18480008 0x01 0x00 0x00 0x18480010 0x01 0x00 0x00 0x18580000 0x01 0x00 0x00 0x18580008 0x01 0x00 0x00 0x18580010 0x01 0x00 0x00 0x19080024 0x01 0x00 0x00 0x1908002c 0x01 0x00 0x00 0x19080034 0x01 0x00 0x00 0x1908003c 0x01 0x00 0x00 0x19080044 0x01 0x00 0x00 0x1908004c 0x01 0x00 0x00 0x19080058 0x02 0x00 0x00 0x190800c8 0x01 0x00 0x00 0x190800d4 0x01 0x00 0x00 0x190800e0 0x01 0x00 0x00 0x190800ec 0x01 0x00 0x00 0x190800f8 0x01 0x00 0x00 0x19080144 0x01 0x00 0x00 0x1908014c 0x01 0x00 0x00 0x19080174 0x01 0x00 0x00 0x1908017c 0x01 0x00 0x00 0x19080184 0x01 0x00 0x00 0x1908018c 0x01 0x00 0x00 0x19080194 0x01 0x00 0x00 0x1908019c 0x01 0x00 0x00 0x190801a4 0x01 0x00 0x00 0x190801ac 0x03 0x00 0x00 0x190a9168 0x10 0x00 0x00 0x190a91c8 0x01 0x00 0x00 0x190aa044 0x01 0x00 0x00 0x190a80e4 0x02 0x00 0x00 0x190a80f8 0x01 0x00 0x00 0x190a80f8 0x07 0x00 0x00 0x190a8158 0x02 0x00 0x00 0x190a816c 0x04 0x00 0x00 0x190a818c 0x06 0x00 0x00 0x190a81c8 0x01 0x00 0x00 0x190a81f8 0x01 0x00 0x00 0x190a84c4 0x01 0x00 0x00 0x190a8804 0x01 0x00 0x00 0x190a8804 0x01 0x00 0x00 0x190a880c 0x01 0x00 0x00 0x190a880c 0x01 0x00 0x00 0x190a8834 0x01 0x00 0x00 0x190a8840 0x02 0x00 0x00 0x190a8850 0x02 0x00 0x00 0x190a8860 0x01 0x00 0x00 0x190a8860 0x02 0x00 0x00 0x190a8864 0x02 0x00 0x00 0x190a8868 0x01 0x00 0x00 0x190a8878 0x01 0x00 0x00 0x190a888c 0x01 0x00 0x00 0x190a8900 0x01 0x00 0x00 0x190a9134 0x02 0x00 0x00 0x190a9198 0x04 0x00 0x00 0x190a91c4 0x02 0x00 0x00 0x190aa034 0x03 0x00 0x00 0x190aa044 0x01 0x00 0x00 0x190aa04c 0x01 0x00 0x00 0x190a8884 0x01 0x00 0x00 0x190a9140 0x01 0x00 0x00 0x190a0008 0x01 0x00 0x00 0x190a000c 0x01 0x00 0x00 0x190a1008 0x01 0x00 0x00 0x190a100c 0x01 0x00 0x00 0x19220344 0x09 0x00 0x00 0x19220370 0x07 0x00 0x00 0x19220480 0x01 0x00 0x00 0x19222400 0x1a 0x00 0x00 0x19222470 0x05 0x00 0x00 0x1922320c 0x01 0x00 0x00 0x19223214 0x02 0x00 0x00 0x19223220 0x04 0x00 0x00 0x19223308 0x01 0x00 0x00 0x19223318 0x01 0x00 0x00 0x19223318 0x01 0x00 0x00 0x1922358c 0x01 0x00 0x00 0x19234010 0x01 0x00 0x00 0x1923801c 0x08 0x00 0x00 0x19238050 0x01 0x00 0x00 0x19238100 0x01 0x00 0x00 0x19238100 0x07 0x00 0x00 0x1923c004 0x01 0x00 0x00 0x1923c014 0x01 0x00 0x00 0x1923c020 0x01 0x00 0x00 0x1923c030 0x01 0x00 0x00 0x1923c05c 0x03 0x00 0x00 0x1923c074 0x01 0x00 0x00 0x1923c088 0x01 0x00 0x00 0x1923c0a0 0x01 0x00 0x00 0x1923c0b0 0x01 0x00 0x00 0x1923c0c0 0x01 0x00 0x00 0x1923c0d0 0x01 0x00 0x00 0x1923c0e0 0x01 0x00 0x00 0x1923c0f0 0x01 0x00 0x00 0x1923c100 0x01 0x00 0x00 0x1923d064 0x01 0x00 0x00 0x19240008 0x06 0x00 0x00 0x19240028 0x01 0x00 0x00 0x1924203c 0x03 0x00 0x00 0x19242044 0x02 0x00 0x00 0x19242048 0x02 0x00 0x00 0x1924204c 0x0a 0x00 0x00 0x1924208c 0x01 0x00 0x00 0x192420b0 0x01 0x00 0x00 0x192420b0 0x01 0x00 0x00 0x192420b8 0x03 0x00 0x00 0x192420f4 0x01 0x00 0x00 0x192420fc 0x03 0x00 0x00 0x19242104 0x05 0x00 0x00 0x19242114 0x01 0x00 0x00 0x19242324 0x0e 0x00 0x00 0x19242410 0x01 0x00 0x00 0x192430a8 0x01 0x00 0x00 0x19248004 0x07 0x00 0x00 0x19248024 0x01 0x00 0x00 0x19248040 0x01 0x00 0x00 0x19248048 0x01 0x00 0x00 0x19249064 0x01 0x00 0x00 0x1924c000 0x01 0x00 0x00 0x1924c030 0x01 0x00 0x00 0x1924c030 0x03 0x00 0x00 0x1924c040 0x03 0x00 0x00 0x1924c054 0x02 0x00 0x00 0x1924c078 0x01 0x00 0x00 0x1924c108 0x01 0x00 0x00 0x1924c110 0x01 0x00 0x00 0x19250020 0x01 0x00 0x00 0x19250020 0x01 0x00 0x00 0x19251054 0x01 0x00 0x00 0x19252014 0x03 0x00 0x00 0x19252028 0x01 0x00 0x00 0x19252028 0x11 0x00 0x00 0x19252070 0x08 0x00 0x00 0x19252098 0x01 0x00 0x00 0x192520a0 0x01 0x00 0x00 0x192520b4 0x01 0x00 0x00 0x192520c0 0x01 0x00 0x00 0x192520d0 0x03 0x00 0x00 0x192520f4 0x0a 0x00 0x00 0x19252120 0x0c 0x00 0x00 0x1925802c 0x01 0x00 0x00 0x1925809c 0x02 0x00 0x00 0x192580a8 0x03 0x00 0x00 0x192580b8 0x01 0x00 0x00 0x192580c0 0x07 0x00 0x00 0x192580e0 0x01 0x00 0x00 0x192580e8 0x01 0x00 0x00 0x192580f0 0x01 0x00 0x00 0x192580f8 0x01 0x00 0x00 0x19258100 0x01 0x00 0x00 0x19258108 0x01 0x00 0x00 0x19258110 0x01 0x00 0x00 0x19258118 0x01 0x00 0x00 0x19258120 0x01 0x00 0x00 0x19258128 0x01 0x00 0x00 0x19258210 0x03 0x00 0x00 0x19259010 0x01 0x00 0x00 0x19259070 0x01 0x00 0x00 0x1925b004 0x01 0x00 0x00 0x1926004c 0x01 0x00 0x00 0x1926004c 0x02 0x00 0x00 0x19260050 0x02 0x00 0x00 0x19260054 0x02 0x00 0x00 0x19260058 0x02 0x00 0x00 0x1926005c 0x02 0x00 0x00 0x19260060 0x02 0x00 0x00 0x19260064 0x02 0x00 0x00 0x19260068 0x03 0x00 0x00 0x19260078 0x01 0x00 0x00 0x1926020c 0x01 0x00 0x00 0x19260214 0x01 0x00 0x00 0x19261084 0x01 0x00 0x00 0x19262020 0x01 0x00 0x00 0x19263020 0x01 0x00 0x00 0x19264020 0x01 0x00 0x00 0x19265020 0x01 0x00 0x00 0x19320344 0x02 0x00 0x00 0x19320348 0x08 0x00 0x00 0x19320370 0x07 0x00 0x00 0x19320480 0x01 0x00 0x00 0x19320480 0x01 0x00 0x00 0x19322400 0x01 0x00 0x00 0x19322400 0x1a 0x00 0x00 0x19322470 0x05 0x00 0x00 0x1932320c 0x01 0x00 0x00 0x19323214 0x02 0x00 0x00 0x19323220 0x01 0x00 0x00 0x19323220 0x02 0x00 0x00 0x19323224 0x02 0x00 0x00 0x19323228 0x02 0x00 0x00 0x1932322c 0x01 0x00 0x00 0x19323308 0x01 0x00 0x00 0x19323308 0x01 0x00 0x00 0x19323318 0x01 0x00 0x00 0x19323318 0x01 0x00 0x00 0x1932358c 0x01 0x00 0x00 0x19334010 0x01 0x00 0x00 0x1933801c 0x08 0x00 0x00 0x19338050 0x01 0x00 0x00 0x19338100 0x01 0x00 0x00 0x19338100 0x07 0x00 0x00 0x1933c004 0x01 0x00 0x00 0x1933c014 0x01 0x00 0x00 0x1933c020 0x01 0x00 0x00 0x1933c030 0x01 0x00 0x00 0x1933c05c 0x03 0x00 0x00 0x1933c074 0x01 0x00 0x00 0x1933c088 0x01 0x00 0x00 0x1933c0a0 0x01 0x00 0x00 0x1933c0b0 0x01 0x00 0x00 0x1933c0c0 0x01 0x00 0x00 0x1933c0d0 0x01 0x00 0x00 0x1933c0e0 0x01 0x00 0x00 0x1933c0f0 0x01 0x00 0x00 0x1933c100 0x01 0x00 0x00 0x1933d064 0x01 0x00 0x00 0x19340008 0x06 0x00 0x00 0x19340028 0x01 0x00 0x00 0x1934203c 0x03 0x00 0x00 0x19342044 0x02 0x00 0x00 0x19342048 0x02 0x00 0x00 0x1934204c 0x0a 0x00 0x00 0x1934208c 0x01 0x00 0x00 0x193420b0 0x01 0x00 0x00 0x193420b0 0x01 0x00 0x00 0x193420b8 0x03 0x00 0x00 0x193420f4 0x01 0x00 0x00 0x193420fc 0x03 0x00 0x00 0x19342104 0x05 0x00 0x00 0x19342114 0x01 0x00 0x00 0x19342324 0x0e 0x00 0x00 0x19342410 0x01 0x00 0x00 0x193430a8 0x01 0x00 0x00 0x19348004 0x01 0x00 0x00 0x19348004 0x02 0x00 0x00 0x19348008 0x02 0x00 0x00 0x1934800c 0x02 0x00 0x00 0x19348010 0x04 0x00 0x00 0x19348024 0x01 0x00 0x00 0x19348040 0x01 0x00 0x00 0x19348048 0x01 0x00 0x00 0x19349064 0x01 0x00 0x00 0x1934c000 0x01 0x00 0x00 0x1934c030 0x01 0x00 0x00 0x1934c030 0x03 0x00 0x00 0x1934c040 0x03 0x00 0x00 0x1934c054 0x02 0x00 0x00 0x1934c078 0x01 0x00 0x00 0x1934c108 0x01 0x00 0x00 0x1934c110 0x01 0x00 0x00 0x19350020 0x01 0x00 0x00 0x19350020 0x01 0x00 0x00 0x19351054 0x01 0x00 0x00 0x19352014 0x03 0x00 0x00 0x19352028 0x01 0x00 0x00 0x19352028 0x11 0x00 0x00 0x19352070 0x08 0x00 0x00 0x19352098 0x01 0x00 0x00 0x193520a0 0x01 0x00 0x00 0x193520b4 0x01 0x00 0x00 0x193520c0 0x01 0x00 0x00 0x193520d0 0x03 0x00 0x00 0x193520f4 0x0a 0x00 0x00 0x19352120 0x0c 0x00 0x00 0x1935802c 0x01 0x00 0x00 0x1935809c 0x02 0x00 0x00 0x193580a8 0x03 0x00 0x00 0x193580b8 0x01 0x00 0x00 0x193580c0 0x07 0x00 0x00 0x193580e0 0x01 0x00 0x00 0x193580e8 0x01 0x00 0x00 0x193580f0 0x01 0x00 0x00 0x193580f8 0x01 0x00 0x00 0x19358100 0x01 0x00 0x00 0x19358108 0x01 0x00 0x00 0x19358110 0x01 0x00 0x00 0x19358118 0x01 0x00 0x00 0x19358120 0x01 0x00 0x00 0x19358128 0x01 0x00 0x00 0x19358210 0x03 0x00 0x00 0x19359010 0x01 0x00 0x00 0x19359070 0x01 0x00 0x00 0x1935b004 0x01 0x00 0x00 0x1936004c 0x01 0x00 0x00 0x1936004c 0x01 0x00 0x00 0x1936004c 0x02 0x00 0x00 0x19360050 0x01 0x00 0x00 0x19360050 0x02 0x00 0x00 0x19360054 0x01 0x00 0x00 0x19360054 0x02 0x00 0x00 0x19360058 0x01 0x00 0x00 0x19360058 0x02 0x00 0x00 0x1936005c 0x01 0x00 0x00 0x1936005c 0x02 0x00 0x00 0x19360060 0x01 0x00 0x00 0x19360060 0x02 0x00 0x00 0x19360064 0x01 0x00 0x00 0x19360064 0x02 0x00 0x00 0x19360068 0x01 0x00 0x00 0x19360068 0x03 0x00 0x00 0x19360078 0x01 0x00 0x00 0x1936020c 0x01 0x00 0x00 0x19360214 0x01 0x00 0x00 0x19361084 0x01 0x00 0x00 0x19362020 0x01 0x00 0x00 0x19363020 0x01 0x00 0x00 0x19364020 0x01 0x00 0x00 0x19365020 0x01 0x00 0x00 0x19620344 0x02 0x00 0x00 0x19620348 0x08 0x00 0x00 0x19620370 0x07 0x00 0x00 0x19620480 0x01 0x00 0x00 0x19620480 0x01 0x00 0x00 0x19622400 0x01 0x00 0x00 0x19622400 0x1a 0x00 0x00 0x19622470 0x05 0x00 0x00 0x1962320c 0x01 0x00 0x00 0x19623214 0x02 0x00 0x00 0x19623220 0x01 0x00 0x00 0x19623220 0x02 0x00 0x00 0x19623224 0x02 0x00 0x00 0x19623228 0x02 0x00 0x00 0x1962322c 0x01 0x00 0x00 0x19623308 0x01 0x00 0x00 0x19623308 0x01 0x00 0x00 0x19623318 0x01 0x00 0x00 0x19623318 0x01 0x00 0x00 0x1962358c 0x01 0x00 0x00 0x19634010 0x01 0x00 0x00 0x1963801c 0x08 0x00 0x00 0x19638050 0x01 0x00 0x00 0x19638100 0x01 0x00 0x00 0x19638100 0x07 0x00 0x00 0x1963c004 0x01 0x00 0x00 0x1963c014 0x01 0x00 0x00 0x1963c020 0x01 0x00 0x00 0x1963c030 0x01 0x00 0x00 0x1963c05c 0x03 0x00 0x00 0x1963c074 0x01 0x00 0x00 0x1963c088 0x01 0x00 0x00 0x1963c0a0 0x01 0x00 0x00 0x1963c0b0 0x01 0x00 0x00 0x1963c0c0 0x01 0x00 0x00 0x1963c0d0 0x01 0x00 0x00 0x1963c0e0 0x01 0x00 0x00 0x1963c0f0 0x01 0x00 0x00 0x1963c100 0x01 0x00 0x00 0x1963d064 0x01 0x00 0x00 0x19640008 0x06 0x00 0x00 0x19640028 0x01 0x00 0x00 0x1964203c 0x03 0x00 0x00 0x19642044 0x02 0x00 0x00 0x19642048 0x02 0x00 0x00 0x1964204c 0x0a 0x00 0x00 0x1964208c 0x01 0x00 0x00 0x196420b0 0x01 0x00 0x00 0x196420b0 0x01 0x00 0x00 0x196420b8 0x03 0x00 0x00 0x196420f4 0x01 0x00 0x00 0x196420fc 0x03 0x00 0x00 0x19642104 0x05 0x00 0x00 0x19642114 0x01 0x00 0x00 0x19642324 0x0e 0x00 0x00 0x19642410 0x01 0x00 0x00 0x196430a8 0x01 0x00 0x00 0x19648004 0x01 0x00 0x00 0x19648004 0x02 0x00 0x00 0x19648008 0x02 0x00 0x00 0x1964800c 0x02 0x00 0x00 0x19648010 0x04 0x00 0x00 0x19648024 0x01 0x00 0x00 0x19648040 0x01 0x00 0x00 0x19648048 0x01 0x00 0x00 0x19649064 0x01 0x00 0x00 0x1964c000 0x01 0x00 0x00 0x1964c030 0x01 0x00 0x00 0x1964c030 0x03 0x00 0x00 0x1964c040 0x03 0x00 0x00 0x1964c054 0x02 0x00 0x00 0x1964c078 0x01 0x00 0x00 0x1964c108 0x01 0x00 0x00 0x1964c110 0x01 0x00 0x00 0x19650020 0x01 0x00 0x00 0x19650020 0x01 0x00 0x00 0x19651054 0x01 0x00 0x00 0x19652014 0x03 0x00 0x00 0x19652028 0x01 0x00 0x00 0x19652028 0x11 0x00 0x00 0x19652070 0x08 0x00 0x00 0x19652098 0x01 0x00 0x00 0x196520a0 0x01 0x00 0x00 0x196520b4 0x01 0x00 0x00 0x196520c0 0x01 0x00 0x00 0x196520d0 0x03 0x00 0x00 0x196520f4 0x0a 0x00 0x00 0x19652120 0x0c 0x00 0x00 0x1965802c 0x01 0x00 0x00 0x1965802c 0x01 0x00 0x00 0x1965809c 0x01 0x00 0x00 0x1965809c 0x02 0x00 0x00 0x196580a8 0x03 0x00 0x00 0x196580b8 0x01 0x00 0x00 0x196580c0 0x07 0x00 0x00 0x196580e0 0x01 0x00 0x00 0x196580e8 0x01 0x00 0x00 0x196580f0 0x01 0x00 0x00 0x196580f8 0x01 0x00 0x00 0x196580a0 0x01 0x00 0x00 0x196580a8 0x03 0x00 0x00 0x196580b8 0x01 0x00 0x00 0x196580c0 0x07 0x00 0x00 0x196580e0 0x01 0x00 0x00 0x196580e8 0x01 0x00 0x00 0x196580f0 0x01 0x00 0x00 0x196580f8 0x01 0x00 0x00 0x19658100 0x01 0x00 0x00 0x19658100 0x01 0x00 0x00 0x19658108 0x01 0x00 0x00 0x19658108 0x01 0x00 0x00 0x19658110 0x01 0x00 0x00 0x19658110 0x01 0x00 0x00 0x19658118 0x01 0x00 0x00 0x19658118 0x01 0x00 0x00 0x19658120 0x01 0x00 0x00 0x19658120 0x01 0x00 0x00 0x19658128 0x01 0x00 0x00 0x19658128 0x01 0x00 0x00 0x19658210 0x01 0x00 0x00 0x19658210 0x02 0x00 0x00 0x19658214 0x02 0x00 0x00 0x19658218 0x01 0x00 0x00 0x19659010 0x01 0x00 0x00 0x19659010 0x01 0x00 0x00 0x19659070 0x01 0x00 0x00 0x19659070 0x01 0x00 0x00 0x1965b004 0x01 0x00 0x00 0x1965b004 0x01 0x00 0x00 0x1966004c 0x01 0x00 0x00 0x1966004c 0x01 0x00 0x00 0x1966004c 0x02 0x00 0x00 0x19660050 0x01 0x00 0x00 0x19660050 0x02 0x00 0x00 0x19660054 0x01 0x00 0x00 0x19660054 0x02 0x00 0x00 0x19660058 0x01 0x00 0x00 0x19660058 0x02 0x00 0x00 0x1966005c 0x01 0x00 0x00 0x1966005c 0x02 0x00 0x00 0x19660060 0x01 0x00 0x00 0x19660060 0x02 0x00 0x00 0x19660064 0x01 0x00 0x00 0x19660064 0x02 0x00 0x00 0x19660068 0x01 0x00 0x00 0x19660068 0x03 0x00 0x00 0x19660078 0x01 0x00 0x00 0x1966020c 0x01 0x00 0x00 0x19660214 0x01 0x00 0x00 0x19661084 0x01 0x00 0x00 0x19662020 0x01 0x00 0x00 0x19663020 0x01 0x00 0x00 0x19664020 0x01 0x00 0x00 0x19665020 0x01 0x00 0x00 0x19720344 0x02 0x00 0x00 0x19720348 0x08 0x00 0x00 0x19720370 0x07 0x00 0x00 0x19720480 0x01 0x00 0x00 0x19720480 0x01 0x00 0x00 0x19722400 0x01 0x00 0x00 0x19722400 0x1a 0x00 0x00 0x19722470 0x05 0x00 0x00 0x1972320c 0x01 0x00 0x00 0x19723214 0x02 0x00 0x00 0x19723220 0x01 0x00 0x00 0x19723220 0x02 0x00 0x00 0x19723224 0x02 0x00 0x00 0x19723228 0x02 0x00 0x00 0x1972322c 0x01 0x00 0x00 0x19723308 0x01 0x00 0x00 0x19723308 0x01 0x00 0x00 0x19723318 0x01 0x00 0x00 0x19723318 0x01 0x00 0x00 0x1972358c 0x01 0x00 0x00 0x19734010 0x01 0x00 0x00 0x1973801c 0x08 0x00 0x00 0x19738050 0x01 0x00 0x00 0x19738100 0x01 0x00 0x00 0x19738100 0x07 0x00 0x00 0x1973c004 0x01 0x00 0x00 0x1973c014 0x01 0x00 0x00 0x1973c020 0x01 0x00 0x00 0x1973c030 0x01 0x00 0x00 0x1973c05c 0x03 0x00 0x00 0x1973c074 0x01 0x00 0x00 0x1973c088 0x01 0x00 0x00 0x1973c0a0 0x01 0x00 0x00 0x1973c0b0 0x01 0x00 0x00 0x1973c0c0 0x01 0x00 0x00 0x1973c0d0 0x01 0x00 0x00 0x1973c0e0 0x01 0x00 0x00 0x1973c0f0 0x01 0x00 0x00 0x1973c100 0x01 0x00 0x00 0x1973d064 0x01 0x00 0x00 0x19740008 0x06 0x00 0x00 0x19740028 0x01 0x00 0x00 0x1974203c 0x03 0x00 0x00 0x19742044 0x02 0x00 0x00 0x19742048 0x02 0x00 0x00 0x1974204c 0x0a 0x00 0x00 0x1974208c 0x01 0x00 0x00 0x197420b0 0x01 0x00 0x00 0x197420b0 0x01 0x00 0x00 0x197420b8 0x03 0x00 0x00 0x197420f4 0x01 0x00 0x00 0x197420fc 0x03 0x00 0x00 0x19742104 0x05 0x00 0x00 0x19742114 0x01 0x00 0x00 0x19742324 0x0e 0x00 0x00 0x19742410 0x01 0x00 0x00 0x197430a8 0x01 0x00 0x00 0x19748004 0x01 0x00 0x00 0x19748004 0x02 0x00 0x00 0x19748008 0x02 0x00 0x00 0x1974800c 0x02 0x00 0x00 0x19748010 0x04 0x00 0x00 0x19748024 0x01 0x00 0x00 0x19748040 0x01 0x00 0x00 0x19748048 0x01 0x00 0x00 0x19749064 0x01 0x00 0x00 0x1974c000 0x01 0x00 0x00 0x1974c030 0x01 0x00 0x00 0x1974c030 0x03 0x00 0x00 0x1974c040 0x03 0x00 0x00 0x1974c054 0x02 0x00 0x00 0x1974c078 0x01 0x00 0x00 0x1974c108 0x01 0x00 0x00 0x1974c110 0x01 0x00 0x00 0x19750020 0x01 0x00 0x00 0x19750020 0x01 0x00 0x00 0x19751054 0x01 0x00 0x00 0x19752014 0x03 0x00 0x00 0x19752028 0x01 0x00 0x00 0x19752028 0x11 0x00 0x00 0x19752070 0x08 0x00 0x00 0x19752098 0x01 0x00 0x00 0x197520a0 0x01 0x00 0x00 0x197520b4 0x01 0x00 0x00 0x197520c0 0x01 0x00 0x00 0x197520d0 0x03 0x00 0x00 0x197520f4 0x0a 0x00 0x00 0x19752120 0x0c 0x00 0x00 0x1975802c 0x01 0x00 0x00 0x1975809c 0x02 0x00 0x00 0x197580a8 0x03 0x00 0x00 0x197580b8 0x01 0x00 0x00 0x197580c0 0x07 0x00 0x00 0x197580e0 0x01 0x00 0x00 0x197580e8 0x01 0x00 0x00 0x197580f0 0x01 0x00 0x00 0x197580f8 0x01 0x00 0x00 0x19758100 0x01 0x00 0x00 0x19758108 0x01 0x00 0x00 0x19758110 0x01 0x00 0x00 0x19758118 0x01 0x00 0x00 0x19758120 0x01 0x00 0x00 0x19758128 0x01 0x00 0x00 0x19758210 0x03 0x00 0x00 0x19759010 0x01 0x00 0x00 0x19759070 0x01 0x00 0x00 0x1975b004 0x01 0x00 0x00 0x1976004c 0x01 0x00 0x00 0x1976004c 0x01 0x00 0x00 0x1976004c 0x02 0x00 0x00 0x19760050 0x01 0x00 0x00 0x19760050 0x02 0x00 0x00 0x19760054 0x01 0x00 0x00 0x19760054 0x02 0x00 0x00 0x19760058 0x01 0x00 0x00 0x19760058 0x02 0x00 0x00 0x1976005c 0x01 0x00 0x00 0x1976005c 0x02 0x00 0x00 0x19760060 0x01 0x00 0x00 0x19760060 0x02 0x00 0x00 0x19760064 0x01 0x00 0x00 0x19760064 0x02 0x00 0x00 0x19760068 0x01 0x00 0x00 0x19760068 0x03 0x00 0x00 0x19760078 0x01 0x00 0x00 0x1976020c 0x01 0x00 0x00 0x19760214 0x01 0x00 0x00 0x19761084 0x01 0x00 0x00 0x19762020 0x01 0x00 0x00 0x19763020 0x01 0x00 0x00 0x19764020 0x01 0x00 0x00 0x19765020 0x01 0x00 0x00 0x192c5cac 0x03 0x00 0x00 0x192c0080 0x01 0x00 0x00 0x192c0310 0x01 0x00 0x00 0x192c0400 0x02 0x00 0x00 0x192c0410 0x06 0x00 0x00 0x192c0430 0x01 0x00 0x00 0x192c0440 0x01 0x00 0x00 0x192c0448 0x01 0x00 0x00 0x192c04a0 0x01 0x00 0x00 0x192c04b0 0x04 0x00 0x00 0x192c04d0 0x02 0x00 0x00 0x192c1400 0x01 0x00 0x00 0x192c1408 0x01 0x00 0x00 0x192c2400 0x02 0x00 0x00 0x192c2438 0x02 0x00 0x00 0x192c2454 0x01 0x00 0x00 0x192c3400 0x04 0x00 0x00 0x192c3418 0x03 0x00 0x00 0x192c4700 0x01 0x00 0x00 0x192c53b0 0x01 0x00 0x00 0x192c5804 0x01 0x00 0x00 0x192c590c 0x01 0x00 0x00 0x192c5a14 0x01 0x00 0x00 0x192c5c0c 0x01 0x00 0x00 0x192c5c18 0x02 0x00 0x00 0x192c5c2c 0x02 0x00 0x00 0x192c5c38 0x01 0x00 0x00 0x192c5c4c 0x01 0x00 0x00 0x192c5ca4 0x01 0x00 0x00 0x192c5cac 0x03 0x00 0x00 0x192c6400 0x01 0x00 0x00 0x192c6418 0x02 0x00 0x00 0x192c9100 0x01 0x00 0x00 0x192c9110 0x01 0x00 0x00 0x192c9120 0x01 0x00 0x00 0x192c9180 0x01 0x00 0x00 0x192c9180 0x02 0x00 0x00 0x192c9184 0x01 0x00 0x00 0x192c91a0 0x01 0x00 0x00 0x192c91b0 0x01 0x00 0x00 0x192c91c0 0x02 0x00 0x00 0x192c91e0 0x01 0x00 0x00 0x193c5cac 0x03 0x00 0x00 0x193c0080 0x01 0x00 0x00 0x193c0310 0x01 0x00 0x00 0x193c0400 0x02 0x00 0x00 0x193c0410 0x06 0x00 0x00 0x193c0430 0x01 0x00 0x00 0x193c0440 0x01 0x00 0x00 0x193c0448 0x01 0x00 0x00 0x193c04a0 0x01 0x00 0x00 0x193c04b0 0x04 0x00 0x00 0x193c04d0 0x02 0x00 0x00 0x193c1400 0x01 0x00 0x00 0x193c1408 0x01 0x00 0x00 0x193c2400 0x02 0x00 0x00 0x193c2438 0x02 0x00 0x00 0x193c2454 0x01 0x00 0x00 0x193c3400 0x04 0x00 0x00 0x193c3418 0x03 0x00 0x00 0x193c4700 0x01 0x00 0x00 0x193c53b0 0x01 0x00 0x00 0x193c5804 0x01 0x00 0x00 0x193c590c 0x01 0x00 0x00 0x193c5a14 0x01 0x00 0x00 0x193c5c0c 0x01 0x00 0x00 0x193c5c18 0x02 0x00 0x00 0x193c5c2c 0x02 0x00 0x00 0x193c5c38 0x01 0x00 0x00 0x193c5c4c 0x01 0x00 0x00 0x193c5ca4 0x01 0x00 0x00 0x193c5cac 0x03 0x00 0x00 0x193c6400 0x01 0x00 0x00 0x193c6418 0x02 0x00 0x00 0x193c9100 0x01 0x00 0x00 0x193c9110 0x01 0x00 0x00 0x193c9120 0x01 0x00 0x00 0x193c9180 0x01 0x00 0x00 0x193c9180 0x02 0x00 0x00 0x193c9184 0x01 0x00 0x00 0x193c91a0 0x01 0x00 0x00 0x193c91b0 0x01 0x00 0x00 0x193c91c0 0x02 0x00 0x00 0x193c91e0 0x01 0x00 0x00 0x196c5cac 0x03 0x00 0x00 0x196c0080 0x01 0x00 0x00 0x196c0310 0x01 0x00 0x00 0x196c0400 0x02 0x00 0x00 0x196c0410 0x06 0x00 0x00 0x196c0430 0x01 0x00 0x00 0x196c0440 0x01 0x00 0x00 0x196c0448 0x01 0x00 0x00 0x196c04a0 0x01 0x00 0x00 0x196c04b0 0x04 0x00 0x00 0x196c04d0 0x02 0x00 0x00 0x196c1400 0x01 0x00 0x00 0x196c1408 0x01 0x00 0x00 0x196c2400 0x02 0x00 0x00 0x196c2438 0x02 0x00 0x00 0x196c2454 0x01 0x00 0x00 0x196c3400 0x04 0x00 0x00 0x196c3418 0x03 0x00 0x00 0x196c4700 0x01 0x00 0x00 0x196c53b0 0x01 0x00 0x00 0x196c5804 0x01 0x00 0x00 0x196c590c 0x01 0x00 0x00 0x196c5a14 0x01 0x00 0x00 0x196c5c0c 0x01 0x00 0x00 0x196c5c18 0x02 0x00 0x00 0x196c5c2c 0x02 0x00 0x00 0x196c5c38 0x01 0x00 0x00 0x196c5c4c 0x01 0x00 0x00 0x196c5ca4 0x01 0x00 0x00 0x196c5cac 0x03 0x00 0x00 0x196c6400 0x01 0x00 0x00 0x196c6418 0x02 0x00 0x00 0x196c9100 0x01 0x00 0x00 0x196c9110 0x01 0x00 0x00 0x196c9120 0x01 0x00 0x00 0x196c9180 0x01 0x00 0x00 0x196c9180 0x02 0x00 0x00 0x196c9184 0x01 0x00 0x00 0x196c91a0 0x01 0x00 0x00 0x196c91b0 0x01 0x00 0x00 0x196c91c0 0x02 0x00 0x00 0x196c91e0 0x01 0x00 0x00 0x197c5cac 0x03 0x00 0x00 0x197c0080 0x01 0x00 0x00 0x197c0310 0x01 0x00 0x00 0x197c0400 0x02 0x00 0x00 0x197c0410 0x06 0x00 0x00 0x197c0430 0x01 0x00 0x00 0x197c0440 0x01 0x00 0x00 0x197c0448 0x01 0x00 0x00 0x197c04a0 0x01 0x00 0x00 0x197c04b0 0x04 0x00 0x00 0x197c04d0 0x02 0x00 0x00 0x197c1400 0x01 0x00 0x00 0x197c1408 0x01 0x00 0x00 0x197c2400 0x02 0x00 0x00 0x197c2438 0x02 0x00 0x00 0x197c2454 0x01 0x00 0x00 0x197c3400 0x04 0x00 0x00 0x197c3418 0x03 0x00 0x00 0x197c4700 0x01 0x00 0x00 0x197c53b0 0x01 0x00 0x00 0x197c5804 0x01 0x00 0x00 0x197c590c 0x01 0x00 0x00 0x197c5a14 0x01 0x00 0x00 0x197c5c0c 0x01 0x00 0x00 0x197c5c18 0x02 0x00 0x00 0x197c5c2c 0x02 0x00 0x00 0x197c5c38 0x01 0x00 0x00 0x197c5c4c 0x01 0x00 0x00 0x197c5ca4 0x01 0x00 0x00 0x197c5cac 0x03 0x00 0x00 0x197c6400 0x01 0x00 0x00 0x197c6418 0x02 0x00 0x00 0x197c9100 0x01 0x00 0x00 0x197c9110 0x01 0x00 0x00 0x197c9120 0x01 0x00 0x00 0x197c9180 0x01 0x00 0x00 0x197c9180 0x02 0x00 0x00 0x197c9184 0x01 0x00 0x00 0x197c91a0 0x01 0x00 0x00 0x197c91b0 0x01 0x00 0x00 0x197c91c0 0x02 0x00 0x00 0x197c91e0 0x01 0x00 0x00 0x190ba280 0x01 0x00 0x00 0x190ba288 0x08 0x00 0x00 0x192e0610 0x04 0x00 0x00 0x192e0680 0x04 0x00 0x00 0x193e0610 0x04 0x00 0x00 0x193e0680 0x04 0x00 0x00 0x196e0610 0x03 0x00 0x00 0x196e0618 0x02 0x00 0x00 0x196e0680 0x02 0x00 0x00 0x196e0684 0x03 0x00 0x00 0x196e068c 0x01 0x00 0x00 0x197e0610 0x04 0x00 0x00 0x197e0680 0x04 0x00 0x00 0x19281e64 0x01 0x00 0x00 0x19281ea0 0x01 0x00 0x00 0x19281f30 0x02 0x00 0x00 0x19283e64 0x01 0x00 0x00 0x19283ea0 0x01 0x00 0x00 0x19283f30 0x02 0x00 0x00 0x1928527c 0x01 0x00 0x00 0x19285290 0x01 0x00 0x00 0x192854ec 0x01 0x00 0x00 0x192854f4 0x01 0x00 0x00 0x19285514 0x01 0x00 0x00 0x1928551c 0x01 0x00 0x00 0x19285524 0x01 0x00 0x00 0x19285548 0x01 0x00 0x00 0x19285550 0x01 0x00 0x00 0x19285558 0x01 0x00 0x00 0x192855b8 0x01 0x00 0x00 0x192855c0 0x01 0x00 0x00 0x192855ec 0x01 0x00 0x00 0x19285860 0x01 0x00 0x00 0x19285870 0x01 0x00 0x00 0x192858a0 0x01 0x00 0x00 0x192858a8 0x01 0x00 0x00 0x192858b0 0x01 0x00 0x00 0x192858b8 0x01 0x00 0x00 0x192858d8 0x02 0x00 0x00 0x192858f4 0x01 0x00 0x00 0x192858fc 0x01 0x00 0x00 0x19285920 0x01 0x00 0x00 0x19285928 0x01 0x00 0x00 0x19285944 0x01 0x00 0x00 0x19286314 0x01 0x00 0x00 0x19286454 0x01 0x00 0x00 0x19286594 0x01 0x00 0x00 0x19286604 0x01 0x00 0x00 0x1928660c 0x01 0x00 0x00 0x19381e64 0x01 0x00 0x00 0x19381ea0 0x01 0x00 0x00 0x19381f30 0x02 0x00 0x00 0x19383e64 0x01 0x00 0x00 0x19383ea0 0x01 0x00 0x00 0x19383f30 0x02 0x00 0x00 0x1938527c 0x01 0x00 0x00 0x19385290 0x01 0x00 0x00 0x193854ec 0x01 0x00 0x00 0x193854f4 0x01 0x00 0x00 0x19385514 0x01 0x00 0x00 0x1938551c 0x01 0x00 0x00 0x19385524 0x01 0x00 0x00 0x19385548 0x01 0x00 0x00 0x19385550 0x01 0x00 0x00 0x19385558 0x01 0x00 0x00 0x193855b8 0x01 0x00 0x00 0x193855c0 0x01 0x00 0x00 0x193855ec 0x01 0x00 0x00 0x19385860 0x01 0x00 0x00 0x19385870 0x01 0x00 0x00 0x193858a0 0x01 0x00 0x00 0x193858a8 0x01 0x00 0x00 0x193858b0 0x01 0x00 0x00 0x193858b8 0x01 0x00 0x00 0x193858d8 0x02 0x00 0x00 0x193858f4 0x01 0x00 0x00 0x193858fc 0x01 0x00 0x00 0x19385920 0x01 0x00 0x00 0x19385928 0x01 0x00 0x00 0x19385944 0x01 0x00 0x00 0x19386314 0x01 0x00 0x00 0x19386454 0x01 0x00 0x00 0x19386594 0x01 0x00 0x00 0x19386604 0x01 0x00 0x00 0x1938660c 0x01 0x00 0x00 0x19681e64 0x01 0x00 0x00 0x19681ea0 0x01 0x00 0x00 0x19681f30 0x02 0x00 0x00 0x19683e64 0x01 0x00 0x00 0x19683ea0 0x01 0x00 0x00 0x19683f30 0x02 0x00 0x00 0x1968527c 0x01 0x00 0x00 0x19685290 0x01 0x00 0x00 0x196854ec 0x01 0x00 0x00 0x196854f4 0x01 0x00 0x00 0x19685514 0x01 0x00 0x00 0x1968551c 0x01 0x00 0x00 0x19685524 0x01 0x00 0x00 0x19685548 0x01 0x00 0x00 0x19685550 0x01 0x00 0x00 0x19685558 0x01 0x00 0x00 0x196855b8 0x01 0x00 0x00 0x196855c0 0x01 0x00 0x00 0x196855ec 0x01 0x00 0x00 0x19685860 0x01 0x00 0x00 0x19685870 0x01 0x00 0x00 0x196858a0 0x01 0x00 0x00 0x196858a8 0x01 0x00 0x00 0x196858b0 0x01 0x00 0x00 0x196858b8 0x01 0x00 0x00 0x196858d8 0x02 0x00 0x00 0x196858f4 0x01 0x00 0x00 0x196858fc 0x01 0x00 0x00 0x19685920 0x01 0x00 0x00 0x19685928 0x01 0x00 0x00 0x19685944 0x01 0x00 0x00 0x19686314 0x01 0x00 0x00 0x19686454 0x01 0x00 0x00 0x19686594 0x01 0x00 0x00 0x19686604 0x01 0x00 0x00 0x1968660c 0x01 0x00 0x00 0x19781e64 0x01 0x00 0x00 0x19781ea0 0x01 0x00 0x00 0x19781f30 0x02 0x00 0x00 0x19783e64 0x01 0x00 0x00 0x19783ea0 0x01 0x00 0x00 0x19783f30 0x02 0x00 0x00 0x1978527c 0x01 0x00 0x00 0x19785290 0x01 0x00 0x00 0x197854ec 0x01 0x00 0x00 0x197854f4 0x01 0x00 0x00 0x19785514 0x01 0x00 0x00 0x1978551c 0x01 0x00 0x00 0x19785524 0x01 0x00 0x00 0x19785548 0x01 0x00 0x00 0x19785550 0x01 0x00 0x00 0x19785558 0x01 0x00 0x00 0x197855b8 0x01 0x00 0x00 0x197855c0 0x01 0x00 0x00 0x197855ec 0x01 0x00 0x00 0x19785860 0x01 0x00 0x00 0x19785870 0x01 0x00 0x00 0x197858a0 0x01 0x00 0x00 0x197858a8 0x01 0x00 0x00 0x197858b0 0x01 0x00 0x00 0x197858b8 0x01 0x00 0x00 0x197858d8 0x02 0x00 0x00 0x197858f4 0x01 0x00 0x00 0x197858fc 0x01 0x00 0x00 0x19785920 0x01 0x00 0x00 0x19785928 0x01 0x00 0x00 0x19785944 0x01 0x00 0x00 0x19786314 0x01 0x00 0x00 0x19786454 0x01 0x00 0x00 0x19786594 0x01 0x00 0x00 0x19786604 0x01 0x00 0x00 0x1978660c 0x01 0x00 0x00 0x610110 0x01 0x00 0x00 0x610114 0x01 0x00 0x00 0x610118 0x01 0x00 0x00 0x61011c 0x01 0x00 0x00 0x610120 0x01 0x00 0x00 0x19032020 0x01 0x00 0x00 0x19032024 0x01 0x00 0x00 0x1908e01c 0x01 0x00 0x00 0x1908e030 0x01 0x00 0x00 0x19030010 0x01 0x00 0x00 0x1908e008 0x01 0x00 0x00 0x19032020 0x01 0x00 0x00 0x1908e948 0x01 0x00 0x00 0x19032024 0x01 0x00 0x01 0x19030040 0x01 0x01 0x01 0x1903005c 0x22c000 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c001 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c002 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c003 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c004 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c005 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c006 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c007 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c008 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c009 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c00a 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c00b 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c00c 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c00d 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c00e 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c00f 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c010 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c011 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c012 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c013 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c014 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c015 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c016 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c017 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c018 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c019 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c01a 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c01b 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c01c 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c01d 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c01e 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c01f 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c300 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c341 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c7b1 0x01 0x00 0x19030010 0x01 0x00 0x00 0x32302028 0x01 0x00 0x00 0x320a4404 0x01 0x00 0x00 0x320a4408 0x01 0x00 0x00 0x323b0404 0x01 0x00 0x00 0x323b0408 0x01 0x00 0x00 0xb2b1020 0x01 0x00 0x00 0xb2b1024 0x01 0x00 0x00 0x30b0208 0x01 0x00 0x00 0x30b0228 0x01 0x00 0x00 0x30b0248 0x01 0x00 0x00 0x30b0268 0x01 0x00 0x00 0x30b0288 0x01 0x00 0x00 0x30b02a8 0x01 0x00 0x00 0x30b020c 0x01 0x00 0x00 0x30b022c 0x01 0x00 0x00 0x30b024c 0x01 0x00 0x00 0x30b026c 0x01 0x00 0x00 0x30b028c 0x01 0x00 0x00 0x30b02ac 0x01 0x00 0x00 0x30b0210 0x01 0x00 0x00 0x30b0230 0x01 0x00 0x00 0x30b0250 0x01 0x00 0x00 0x30b0270 0x01 0x00 0x00 0x30b0290 0x01 0x00 0x00 0x30b02b0 0x01 0x00 0x00 0x3480208 0x01 0x00 0x00 0x3480228 0x01 0x00 0x00 0x3480248 0x01 0x00 0x00 0x3480268 0x01 0x00 0x00 0x3480288 0x01 0x00 0x00 0x34802a8 0x01 0x00 0x00 0x348020c 0x01 0x00 0x00 0x348022c 0x01 0x00 0x00 0x348024c 0x01 0x00 0x00 0x348026c 0x01 0x00 0x00 0x348028c 0x01 0x00 0x00 0x34802ac 0x01 0x00 0x00 0x3480210 0x01 0x00 0x00 0x3480230 0x01 0x00 0x00 0x3480250 0x01 0x00 0x00 0x3480270 0x01 0x00 0x00 0x3480290 0x01 0x00 0x00 0x34802b0 0x01 0x00 0x00 0x3084008 0x01 0x00 0x00 0x3000018 0x01 0x00 0x00 0x3002028 0x01 0x00 0x00 0x30b0408 0x01 0x00 0x00 0x30b0404 0x01 0x00 0x00 0x3480408 0x01 0x00 0x00 0x3480404 0x01 0x00 0x00 0xb2b1020 0x01 0x00 0x00 0xb2b1024 0x01 0x00 0x00 0x30b0000 0x01 0x00 0x00 0x30b0004 0x01 0x00 0x00 0x30b0008 0x01 0x00 0x00 0x30b000c 0x01 0x00 0x00 0x30b0010 0x01 0x00 0x00 0x30b0014 0x01 0x00 0x00 0x30b0018 0x01 0x00 0x00 0x30b004c 0x01 0x00 0x00 0x30b0050 0x01 0x00 0x00 0x30b00d0 0x01 0x00 0x00 0x30b00d4 0x01 0x00 0x00 0x30b00d8 0x01 0x00 0x00 0x30b0100 0x01 0x00 0x00 0x30b0104 0x01 0x00 0x00 0x30b0108 0x01 0x00 0x00 0x30b0200 0x01 0x00 0x00 0x30b0204 0x01 0x00 0x00 0x30b0400 0x01 0x00 0x00 0x30b0404 0x01 0x00 0x00 0x30b0408 0x01 0x00 0x00 0x30b0450 0x01 0x00 0x00 0x30b0460 0x01 0x00 0x00 0x30b0464 0x01 0x00 0x00 0x30b0490 0x01 0x00 0x00 0x30b0494 0x01 0x00 0x00 0x30b0498 0x01 0x00 0x00 0x30b049c 0x01 0x00 0x00 0x30b04a0 0x01 0x00 0x00 0x30b04a4 0x01 0x00 0x00 0x30b04a8 0x01 0x00 0x00 0x30b04ac 0x01 0x00 0x00 0x30b04b0 0x01 0x00 0x00 0x30b04b4 0x01 0x00 0x00 0x30b04b8 0x01 0x00 0x00 0x30b0500 0x01 0x00 0x00 0x30b0600 0x01 0x00 0x00 0x3480000 0x01 0x00 0x00 0x3480004 0x01 0x00 0x00 0x3480008 0x01 0x00 0x00 0x348000c 0x01 0x00 0x00 0x3480010 0x01 0x00 0x00 0x3480014 0x01 0x00 0x00 0x3480018 0x01 0x00 0x00 0x348001c 0x01 0x00 0x00 0x3480020 0x01 0x00 0x00 0x3480024 0x01 0x00 0x00 0x3480028 0x01 0x00 0x00 0x348002c 0x01 0x00 0x00 0x3480030 0x01 0x00 0x00 0x3480034 0x01 0x00 0x00 0x3480038 0x01 0x00 0x00 0x348003c 0x01 0x00 0x00 0x3480040 0x01 0x00 0x00 0x3480044 0x01 0x00 0x00 0x3480048 0x01 0x00 0x00 0x348004c 0x01 0x00 0x00 0x3480050 0x01 0x00 0x00 0x34800d0 0x01 0x00 0x00 0x34800d4 0x01 0x00 0x00 0x34800d8 0x01 0x00 0x00 0x3480100 0x01 0x00 0x00 0x3480104 0x01 0x00 0x00 0x3480108 0x01 0x00 0x00 0x3480200 0x01 0x00 0x00 0x3480204 0x01 0x00 0x00 0x3480400 0x01 0x00 0x00 0x3480404 0x01 0x00 0x00 0x3480408 0x01 0x00 0x00 0x3480450 0x01 0x00 0x00 0x3480460 0x01 0x00 0x00 0x3480464 0x01 0x00 0x00 0x3480490 0x01 0x00 0x00 0x3480494 0x01 0x00 0x00 0x3480498 0x01 0x00 0x00 0x348049c 0x01 0x00 0x00 0x34804a0 0x01 0x00 0x00 0x34804a4 0x01 0x00 0x00 0x34804a8 0x01 0x00 0x00 0x34804ac 0x01 0x00 0x00 0x34804b0 0x01 0x00 0x00 0x34804b4 0x01 0x00 0x00 0x34804b8 0x01 0x00 0x00 0x3480500 0x01 0x00 0x00 0x3480600 0x01 0x00 0x00 0x3480d00 0x01 0x00 0x00 0x3480d04 0x01 0x00 0x00 0x3480d08 0x01 0x00 0x00 0x3480d10 0x01 0x00 0x00 0x3480d14 0x01 0x00 0x00 0x3480d18 0x01 0x00 0x00 0x3480d1c 0x01 0x00 0x00 0x3480d30 0x01 0x00 0x00 0x3480d34 0x01 0x00 0x00 0x3480d38 0x01 0x00 0x00 0x3480d3c 0x01 0x00 0x00 0x3480d40 0x01 0x00 0x00 0x3480d44 0x01 0x00 0x00 0x3480d4c 0x01 0x00 0x00 0x3483d50 0x01 0x00 0x00 0x17120000 0x01 0x00 0x00 0x17120008 0x01 0x00 0x00 0x17120010 0x01 0x00 0x00 0x17120018 0x01 0x00 0x00 0x17120020 0x01 0x00 0x00 0x17120028 0x01 0x00 0x00 0x17120040 0x01 0x00 0x00 0x17120048 0x01 0x00 0x00 0x17120050 0x01 0x00 0x00 0x17120058 0x01 0x00 0x00 0x17120060 0x01 0x00 0x00 0x17120068 0x01 0x00 0x00 0x17120080 0x01 0x00 0x00 0x17120088 0x01 0x00 0x00 0x17120090 0x01 0x00 0x00 0x17120098 0x01 0x00 0x00 0x171200a0 0x01 0x00 0x00 0x171200a8 0x01 0x00 0x00 0x171200c0 0x01 0x00 0x00 0x171200c8 0x01 0x00 0x00 0x171200d0 0x01 0x00 0x00 0x171200d8 0x01 0x00 0x00 0x171200e0 0x01 0x00 0x00 0x171200e8 0x01 0x00 0x00 0x17120100 0x01 0x00 0x00 0x17120108 0x01 0x00 0x00 0x17120110 0x01 0x00 0x00 0x17120118 0x01 0x00 0x00 0x17120120 0x01 0x00 0x00 0x17120128 0x01 0x00 0x00 0x17120140 0x01 0x00 0x00 0x17120148 0x01 0x00 0x00 0x17120150 0x01 0x00 0x00 0x17120158 0x01 0x00 0x00 0x17120160 0x01 0x00 0x00 0x17120168 0x01 0x00 0x00 0x17120180 0x01 0x00 0x00 0x17120188 0x01 0x00 0x00 0x17120190 0x01 0x00 0x00 0x17120198 0x01 0x00 0x00 0x171201a0 0x01 0x00 0x00 0x171201a8 0x01 0x00 0x00 0x171201c0 0x01 0x00 0x00 0x171201c8 0x01 0x00 0x00 0x171201d0 0x01 0x00 0x00 0x171201d8 0x01 0x00 0x00 0x171201e0 0x01 0x00 0x00 0x171201e8 0x01 0x00 0x00 0x17120200 0x01 0x00 0x00 0x17120208 0x01 0x00 0x00 0x17120210 0x01 0x00 0x00 0x17120218 0x01 0x00 0x00 0x17120220 0x01 0x00 0x00 0x17120228 0x01 0x00 0x00 0x17120240 0x01 0x00 0x00 0x17120248 0x01 0x00 0x00 0x17120250 0x01 0x00 0x00 0x17120258 0x01 0x00 0x00 0x17120260 0x01 0x00 0x00 0x17120268 0x01 0x00 0x00 0x17120280 0x01 0x00 0x00 0x17120288 0x01 0x00 0x00 0x17120290 0x01 0x00 0x00 0x17120298 0x01 0x00 0x00 0x171202a0 0x01 0x00 0x00 0x171202a8 0x01 0x00 0x00 0x171202c0 0x01 0x00 0x00 0x171202c8 0x01 0x00 0x00 0x171202d0 0x01 0x00 0x00 0x171202d8 0x01 0x00 0x00 0x171202e0 0x01 0x00 0x00 0x171202e8 0x01 0x00 0x00 0x17120300 0x01 0x00 0x00 0x17120308 0x01 0x00 0x00 0x17120310 0x01 0x00 0x00 0x17120318 0x01 0x00 0x00 0x17120320 0x01 0x00 0x00 0x17120328 0x01 0x00 0x00 0x17120340 0x01 0x00 0x00 0x17120348 0x01 0x00 0x00 0x17120350 0x01 0x00 0x00 0x17120358 0x01 0x00 0x00 0x17120360 0x01 0x00 0x00 0x17120368 0x01 0x00 0x00 0x17120380 0x01 0x00 0x00 0x17120388 0x01 0x00 0x00 0x17120390 0x01 0x00 0x00 0x17120398 0x01 0x00 0x00 0x171203a0 0x01 0x00 0x00 0x171203a8 0x01 0x00 0x00 0x171203c0 0x01 0x00 0x00 0x171203c8 0x01 0x00 0x00 0x171203d0 0x01 0x00 0x00 0x171203d8 0x01 0x00 0x00 0x171203e0 0x01 0x00 0x00 0x171203e8 0x01 0x00 0x00 0x17120400 0x01 0x00 0x00 0x17120408 0x01 0x00 0x00 0x17120410 0x01 0x00 0x00 0x17120418 0x01 0x00 0x00 0x17120420 0x01 0x00 0x00 0x17120428 0x01 0x00 0x00 0x17120440 0x01 0x00 0x00 0x17120448 0x01 0x00 0x00 0x17120450 0x01 0x00 0x00 0x17120458 0x01 0x00 0x00 0x17120460 0x01 0x00 0x00 0x17120468 0x01 0x00 0x00 0x17120480 0x01 0x00 0x00 0x17120488 0x01 0x00 0x00 0x17120490 0x01 0x00 0x00 0x17120498 0x01 0x00 0x00 0x171204a0 0x01 0x00 0x00 0x171204a8 0x01 0x00 0x00 0x171204c0 0x01 0x00 0x00 0x171204c8 0x01 0x00 0x00 0x171204d0 0x01 0x00 0x00 0x171204d8 0x01 0x00 0x00 0x171204e0 0x01 0x00 0x00 0x171204e8 0x01 0x00 0x00 0x17120500 0x01 0x00 0x00 0x17120508 0x01 0x00 0x00 0x17120510 0x01 0x00 0x00 0x17120518 0x01 0x00 0x00 0x17120520 0x01 0x00 0x00 0x17120528 0x01 0x00 0x00 0x17120540 0x01 0x00 0x00 0x17120548 0x01 0x00 0x00 0x17120550 0x01 0x00 0x00 0x17120558 0x01 0x00 0x00 0x17120560 0x01 0x00 0x00 0x17120568 0x01 0x00 0x00 0x17120580 0x01 0x00 0x00 0x17120588 0x01 0x00 0x00 0x17120590 0x01 0x00 0x00 0x17120598 0x01 0x00 0x00 0x171205a0 0x01 0x00 0x00 0x171205a8 0x01 0x00 0x00 0x171205c0 0x01 0x00 0x00 0x171205c8 0x01 0x00 0x00 0x171205d0 0x01 0x00 0x00 0x171205d8 0x01 0x00 0x00 0x171205e0 0x01 0x00 0x00 0x171205e8 0x01 0x00 0x00 0x17120600 0x01 0x00 0x00 0x17120608 0x01 0x00 0x00 0x17120610 0x01 0x00 0x00 0x17120618 0x01 0x00 0x00 0x17120620 0x01 0x00 0x00 0x17120628 0x01 0x00 0x00 0x17120640 0x01 0x00 0x00 0x17120648 0x01 0x00 0x00 0x17120650 0x01 0x00 0x00 0x17120658 0x01 0x00 0x00 0x17120660 0x01 0x00 0x00 0x17120668 0x01 0x00 0x00 0x17120680 0x01 0x00 0x00 0x17120688 0x01 0x00 0x00 0x17120690 0x01 0x00 0x00 0x17120698 0x01 0x00 0x00 0x171206a0 0x01 0x00 0x00 0x171206a8 0x01 0x00 0x00 0x171206c0 0x01 0x00 0x00 0x171206c8 0x01 0x00 0x00 0x171206d0 0x01 0x00 0x00 0x171206d8 0x01 0x00 0x00 0x171206e0 0x01 0x00 0x00 0x171206e8 0x01 0x00 0x00 0x1712e000 0x01 0x00 0x00 0x1712e800 0x01 0x00 0x00 0x1712e808 0x01 0x00 0x00 0x1712ffbc 0x01 0x00 0x00 0x1712ffc8 0x01 0x00 0x00 0x1712ffd0 0x01 0x00 0x00 0x1712ffd4 0x0b 0x00 0x00 0x17100304 0x1d 0x00 0x00 0x17100c08 0x3a 0x00 0x00 0x17100084 0x1d 0x00 0x00 0x1710e104 0x1d 0x00 0x00 0xaae0004 0x02 0x00 0x00 0xaae000c 0x02 0x00>;
			};

			dcc_curr_link@3 {
				qcom,data-sink = "sram";
				qcom,ap_ns_qad_override_en;
				qcom,curr-link-list = <0x03>;
				qcom,link-list = <0x00 0x192c0304 0x01 0x00 0x00 0x192c0400 0x02 0x00 0x00 0x192c0410 0x01 0x00 0x00 0x192c0410 0x02 0x00 0x00 0x192c0414 0x02 0x00 0x00 0x192c0418 0x03 0x00 0x00 0x192c0420 0x02 0x00 0x00 0x192c0424 0x01 0x00 0x00 0x192c0430 0x01 0x00 0x00 0x192c0430 0x01 0x00 0x00 0x192c0440 0x01 0x00 0x00 0x192c0448 0x01 0x00 0x00 0x192c04a0 0x01 0x00 0x00 0x192c04b0 0x02 0x00 0x00 0x192c04b4 0x02 0x00 0x00 0x192c04b8 0x02 0x00 0x00 0x192c04bc 0x01 0x00 0x00 0x192c04d0 0x02 0x00 0x00 0x192c04e0 0x01 0x00 0x00 0x192c1400 0x07 0x00 0x00 0x192c1420 0x02 0x00 0x00 0x192c1430 0x01 0x00 0x00 0x192c1440 0x01 0x00 0x00 0x192c2400 0x02 0x00 0x00 0x192c2410 0x01 0x00 0x00 0x192c2418 0x01 0x00 0x00 0x192c2420 0x14 0x00 0x00 0x192c3400 0x09 0x00 0x00 0x192c4900 0x08 0x00 0x00 0x192c4928 0x02 0x00 0x00 0x192c4938 0x04 0x00 0x00 0x192c4950 0x02 0x00 0x00 0x192c4960 0x02 0x00 0x00 0x192c4970 0x07 0x00 0x00 0x192c4a00 0x04 0x00 0x00 0x192c4b00 0x14 0x00 0x00 0x192c4c00 0x0f 0x00 0x00 0x192c4d00 0x06 0x00 0x00 0x192c4e00 0x02 0x00 0x00 0x192c4e10 0x02 0x00 0x00 0x192c5110 0x01 0x00 0x00 0x192c5130 0x01 0x00 0x00 0x192c5150 0x01 0x00 0x00 0x192c5170 0x01 0x00 0x00 0x192c5190 0x01 0x00 0x00 0x192c5210 0x01 0x00 0x00 0x192c5230 0x01 0x00 0x00 0x192c53b0 0x02 0x00 0x00 0x192c53c0 0x02 0x00 0x00 0x192c53e0 0x02 0x00 0x00 0x192c5400 0x08 0x00 0x00 0x192c5480 0x08 0x00 0x00 0x192c5a38 0x02 0x00 0x00 0x192c5ac0 0x02 0x00 0x00 0x192c5ad0 0x02 0x00 0x00 0x192c5ae0 0x08 0x00 0x00 0x192c5b20 0x08 0x00 0x00 0x192c5c00 0x12 0x00 0x00 0x192c5c4c 0x01 0x00 0x00 0x192c5c4c 0x06 0x00 0x00 0x192c5c70 0x0c 0x00 0x00 0x192c5c9c 0x02 0x00 0x00 0x192c5ca0 0x06 0x00 0x00 0x192c6400 0x01 0x00 0x00 0x192c6410 0x01 0x00 0x00 0x192c6418 0x03 0x00 0x00 0x193c0304 0x01 0x00 0x00 0x193c0400 0x02 0x00 0x00 0x193c0410 0x01 0x00 0x00 0x193c0410 0x02 0x00 0x00 0x193c0414 0x02 0x00 0x00 0x193c0418 0x03 0x00 0x00 0x193c0420 0x02 0x00 0x00 0x193c0424 0x01 0x00 0x00 0x193c0430 0x01 0x00 0x00 0x193c0430 0x01 0x00 0x00 0x193c0440 0x01 0x00 0x00 0x193c0448 0x01 0x00 0x00 0x193c04a0 0x01 0x00 0x00 0x193c04b0 0x02 0x00 0x00 0x193c04b4 0x02 0x00 0x00 0x193c04b8 0x02 0x00 0x00 0x193c04bc 0x01 0x00 0x00 0x193c04d0 0x02 0x00 0x00 0x193c04e0 0x01 0x00 0x00 0x193c1400 0x07 0x00 0x00 0x193c1420 0x02 0x00 0x00 0x193c1430 0x01 0x00 0x00 0x193c1440 0x01 0x00 0x00 0x193c2400 0x02 0x00 0x00 0x193c2410 0x01 0x00 0x00 0x193c2418 0x01 0x00 0x00 0x193c2420 0x14 0x00 0x00 0x193c3400 0x09 0x00 0x00 0x193c4900 0x08 0x00 0x00 0x193c4928 0x02 0x00 0x00 0x193c4938 0x04 0x00 0x00 0x193c4950 0x02 0x00 0x00 0x193c4960 0x02 0x00 0x00 0x193c4970 0x07 0x00 0x00 0x193c4a00 0x04 0x00 0x00 0x193c4b00 0x14 0x00 0x00 0x193c4c00 0x0f 0x00 0x00 0x193c4d00 0x06 0x00 0x00 0x193c4e00 0x02 0x00 0x00 0x193c4e10 0x02 0x00 0x00 0x193c5110 0x01 0x00 0x00 0x193c5130 0x01 0x00 0x00 0x193c5150 0x01 0x00 0x00 0x193c5170 0x01 0x00 0x00 0x193c5190 0x01 0x00 0x00 0x193c5210 0x01 0x00 0x00 0x193c5230 0x01 0x00 0x00 0x193c53b0 0x02 0x00 0x00 0x193c53c0 0x02 0x00 0x00 0x193c53e0 0x02 0x00 0x00 0x193c5400 0x08 0x00 0x00 0x193c5480 0x08 0x00 0x00 0x193c5a38 0x02 0x00 0x00 0x193c5ac0 0x02 0x00 0x00 0x193c5ad0 0x02 0x00 0x00 0x193c5ae0 0x08 0x00 0x00 0x193c5b20 0x08 0x00 0x00 0x193c5c00 0x12 0x00 0x00 0x193c5c4c 0x01 0x00 0x00 0x193c5c4c 0x06 0x00 0x00 0x193c5c70 0x0c 0x00 0x00 0x193c5c9c 0x02 0x00 0x00 0x193c5ca0 0x06 0x00 0x00 0x193c6400 0x01 0x00 0x00 0x193c6410 0x01 0x00 0x00 0x193c6418 0x03 0x00 0x00 0x196c0304 0x01 0x00 0x00 0x196c0400 0x02 0x00 0x00 0x196c0410 0x01 0x00 0x00 0x196c0410 0x02 0x00 0x00 0x196c0414 0x02 0x00 0x00 0x196c0418 0x03 0x00 0x00 0x196c0420 0x02 0x00 0x00 0x196c0424 0x01 0x00 0x00 0x196c0430 0x01 0x00 0x00 0x196c0430 0x01 0x00 0x00 0x196c0440 0x01 0x00 0x00 0x196c0448 0x01 0x00 0x00 0x196c04a0 0x01 0x00 0x00 0x196c04b0 0x02 0x00 0x00 0x196c04b4 0x02 0x00 0x00 0x196c04b8 0x02 0x00 0x00 0x196c04bc 0x01 0x00 0x00 0x196c04d0 0x02 0x00 0x00 0x196c04e0 0x01 0x00 0x00 0x196c1400 0x07 0x00 0x00 0x196c1420 0x02 0x00 0x00 0x196c1430 0x01 0x00 0x00 0x196c1440 0x01 0x00 0x00 0x196c2400 0x02 0x00 0x00 0x196c2410 0x01 0x00 0x00 0x196c2418 0x01 0x00 0x00 0x196c2420 0x14 0x00 0x00 0x196c3400 0x09 0x00 0x00 0x196c4900 0x08 0x00 0x00 0x196c4928 0x02 0x00 0x00 0x196c4938 0x04 0x00 0x00 0x196c4950 0x02 0x00 0x00 0x196c4960 0x02 0x00 0x00 0x196c4970 0x07 0x00 0x00 0x196c4a00 0x04 0x00 0x00 0x196c4b00 0x14 0x00 0x00 0x196c4c00 0x0f 0x00 0x00 0x196c4d00 0x06 0x00 0x00 0x196c4e00 0x02 0x00 0x00 0x196c4e10 0x02 0x00 0x00 0x196c5110 0x01 0x00 0x00 0x196c5130 0x01 0x00 0x00 0x196c5150 0x01 0x00 0x00 0x196c5170 0x01 0x00 0x00 0x196c5190 0x01 0x00 0x00 0x196c5210 0x01 0x00 0x00 0x196c5230 0x01 0x00 0x00 0x196c53b0 0x02 0x00 0x00 0x196c53c0 0x02 0x00 0x00 0x196c53e0 0x02 0x00 0x00 0x196c5400 0x08 0x00 0x00 0x196c5480 0x08 0x00 0x00 0x196c5a38 0x02 0x00 0x00 0x196c5ac0 0x02 0x00 0x00 0x196c5ad0 0x02 0x00 0x00 0x196c5ae0 0x08 0x00 0x00 0x196c5b20 0x08 0x00 0x00 0x196c5c00 0x12 0x00 0x00 0x196c5c4c 0x01 0x00 0x00 0x196c5c4c 0x06 0x00 0x00 0x196c5c70 0x0c 0x00 0x00 0x196c5c9c 0x02 0x00 0x00 0x196c5ca0 0x06 0x00 0x00 0x196c6400 0x01 0x00 0x00 0x196c6410 0x01 0x00 0x00 0x196c6418 0x03 0x00 0x00 0x197c0304 0x01 0x00 0x00 0x197c0400 0x02 0x00 0x00 0x197c0410 0x01 0x00 0x00 0x197c0410 0x02 0x00 0x00 0x197c0414 0x02 0x00 0x00 0x197c0418 0x03 0x00 0x00 0x197c0420 0x02 0x00 0x00 0x197c0424 0x01 0x00 0x00 0x197c0430 0x01 0x00 0x00 0x197c0430 0x01 0x00 0x00 0x197c0440 0x01 0x00 0x00 0x197c0448 0x01 0x00 0x00 0x197c04a0 0x01 0x00 0x00 0x197c04b0 0x02 0x00 0x00 0x197c04b4 0x02 0x00 0x00 0x197c04b8 0x02 0x00 0x00 0x197c04bc 0x01 0x00 0x00 0x197c04d0 0x02 0x00 0x00 0x197c04e0 0x01 0x00 0x00 0x197c1400 0x07 0x00 0x00 0x197c1420 0x02 0x00 0x00 0x197c1430 0x01 0x00 0x00 0x197c1440 0x01 0x00 0x00 0x197c2400 0x02 0x00 0x00 0x197c2410 0x01 0x00 0x00 0x197c2418 0x01 0x00 0x00 0x197c2420 0x14 0x00 0x00 0x197c3400 0x09 0x00 0x00 0x197c4900 0x08 0x00 0x00 0x197c4928 0x02 0x00 0x00 0x197c4938 0x04 0x00 0x00 0x197c4950 0x02 0x00 0x00 0x197c4960 0x02 0x00 0x00 0x197c4970 0x07 0x00 0x00 0x197c4a00 0x04 0x00 0x00 0x197c4b00 0x14 0x00 0x00 0x197c4c00 0x0f 0x00 0x00 0x197c4d00 0x06 0x00 0x00 0x197c4e00 0x02 0x00 0x00 0x197c4e10 0x02 0x00 0x00 0x197c5110 0x01 0x00 0x00 0x197c5130 0x01 0x00 0x00 0x197c5150 0x01 0x00 0x00 0x197c5170 0x01 0x00 0x00 0x197c5190 0x01 0x00 0x00 0x197c5210 0x01 0x00 0x00 0x197c5230 0x01 0x00 0x00 0x197c53b0 0x02 0x00 0x00 0x197c53c0 0x02 0x00 0x00 0x197c53e0 0x02 0x00 0x00 0x197c5400 0x08 0x00 0x00 0x197c5480 0x08 0x00 0x00 0x197c5a38 0x02 0x00 0x00 0x197c5ac0 0x02 0x00 0x00 0x197c5ad0 0x02 0x00 0x00 0x197c5ae0 0x08 0x00 0x00 0x197c5b20 0x08 0x00 0x00 0x197c5c00 0x12 0x00 0x00 0x197c5c4c 0x01 0x00 0x00 0x197c5c4c 0x06 0x00 0x00 0x197c5c70 0x0c 0x00 0x00 0x197c5c9c 0x02 0x00 0x00 0x197c5ca0 0x06 0x00 0x00 0x197c6400 0x01 0x00 0x00 0x197c6410 0x01 0x00 0x00 0x197c6418 0x03 0x00 0x00 0x19ac0304 0x01 0x00 0x00 0x19ac0400 0x02 0x00 0x00 0x19ac0410 0x01 0x00 0x00 0x19ac0410 0x02 0x00 0x00 0x19ac0414 0x02 0x00 0x00 0x19ac0418 0x03 0x00 0x00 0x19ac0420 0x02 0x00 0x00 0x19ac0424 0x01 0x00 0x00 0x19ac0430 0x01 0x00 0x00 0x19ac0430 0x01 0x00 0x00 0x19ac0440 0x01 0x00 0x00 0x19ac0448 0x01 0x00 0x00 0x19ac04a0 0x01 0x00 0x00 0x19ac04b0 0x02 0x00 0x00 0x19ac04b4 0x02 0x00 0x00 0x19ac04b8 0x02 0x00 0x00 0x19ac04bc 0x01 0x00 0x00 0x19ac04d0 0x02 0x00 0x00 0x19ac04e0 0x01 0x00 0x00 0x19ac1400 0x07 0x00 0x00 0x19ac1420 0x02 0x00 0x00 0x19ac1430 0x01 0x00 0x00 0x19ac1440 0x01 0x00 0x00 0x19ac2400 0x02 0x00 0x00 0x19ac2410 0x01 0x00 0x00 0x19ac2418 0x01 0x00 0x00 0x19ac2420 0x14 0x00 0x00 0x19ac3400 0x09 0x00 0x00 0x19ac4900 0x08 0x00 0x00 0x19ac4928 0x02 0x00 0x00 0x19ac4938 0x04 0x00 0x00 0x19ac4950 0x02 0x00 0x00 0x19ac4960 0x02 0x00 0x00 0x19ac4970 0x07 0x00 0x00 0x19ac4a00 0x04 0x00 0x00 0x19ac4b00 0x14 0x00 0x00 0x19ac4c00 0x0f 0x00 0x00 0x19ac4d00 0x06 0x00 0x00 0x19ac4e00 0x02 0x00 0x00 0x19ac4e10 0x02 0x00 0x00 0x19ac5110 0x01 0x00 0x00 0x19ac5130 0x01 0x00 0x00 0x19ac5150 0x01 0x00 0x00 0x19ac5170 0x01 0x00 0x00 0x19ac5190 0x01 0x00 0x00 0x19ac5210 0x01 0x00 0x00 0x19ac5230 0x01 0x00 0x00 0x19ac53b0 0x02 0x00 0x00 0x19ac53c0 0x02 0x00 0x00 0x19ac53e0 0x02 0x00 0x00 0x19ac5400 0x08 0x00 0x00 0x19ac5480 0x08 0x00 0x00 0x19ac5a38 0x02 0x00 0x00 0x19ac5ac0 0x02 0x00 0x00 0x19ac5ad0 0x02 0x00 0x00 0x19ac5ae0 0x08 0x00 0x00 0x19ac5b20 0x08 0x00 0x00 0x19ac5c00 0x12 0x00 0x00 0x19ac5c4c 0x01 0x00 0x00 0x19ac5c4c 0x06 0x00 0x00 0x19ac5c70 0x0c 0x00 0x00 0x19ac5c9c 0x02 0x00 0x00 0x19ac5ca0 0x06 0x00 0x00 0x19ac6400 0x01 0x00 0x00 0x19ac6410 0x01 0x00 0x00 0x19ac6418 0x03 0x00 0x00 0x19cc0304 0x01 0x00 0x00 0x19cc0400 0x02 0x00 0x00 0x19cc0410 0x01 0x00 0x00 0x19cc0410 0x02 0x00 0x00 0x19cc0414 0x02 0x00 0x00 0x19cc0418 0x03 0x00 0x00 0x19cc0420 0x02 0x00 0x00 0x19cc0424 0x01 0x00 0x00 0x19cc0430 0x01 0x00 0x00 0x19cc0430 0x01 0x00 0x00 0x19cc0440 0x01 0x00 0x00 0x19cc0448 0x01 0x00 0x00 0x19cc04a0 0x01 0x00 0x00 0x19cc04b0 0x02 0x00 0x00 0x19cc04b4 0x02 0x00 0x00 0x19cc04b8 0x02 0x00 0x00 0x19cc04bc 0x01 0x00 0x00 0x19cc04d0 0x02 0x00 0x00 0x19cc04e0 0x01 0x00 0x00 0x19cc1400 0x07 0x00 0x00 0x19cc1420 0x02 0x00 0x00 0x19cc1430 0x01 0x00 0x00 0x19cc1440 0x01 0x00 0x00 0x19cc2400 0x02 0x00 0x00 0x19cc2410 0x01 0x00 0x00 0x19cc2418 0x01 0x00 0x00 0x19cc2420 0x14 0x00 0x00 0x19cc3400 0x09 0x00 0x00 0x19cc4900 0x08 0x00 0x00 0x19cc4928 0x02 0x00 0x00 0x19cc4938 0x04 0x00 0x00 0x19cc4950 0x02 0x00 0x00 0x19cc4960 0x02 0x00 0x00 0x19cc4970 0x07 0x00 0x00 0x19cc4a00 0x04 0x00 0x00 0x19cc4b00 0x14 0x00 0x00 0x19cc4c00 0x0f 0x00 0x00 0x19cc4d00 0x06 0x00 0x00 0x19cc4e00 0x02 0x00 0x00 0x19cc4e10 0x02 0x00 0x00 0x19cc5110 0x01 0x00 0x00 0x19cc5130 0x01 0x00 0x00 0x19cc5150 0x01 0x00 0x00 0x19cc5170 0x01 0x00 0x00 0x19cc5190 0x01 0x00 0x00 0x19cc5210 0x01 0x00 0x00 0x19cc5230 0x01 0x00 0x00 0x19cc53b0 0x02 0x00 0x00 0x19cc53c0 0x02 0x00 0x00 0x19cc53e0 0x02 0x00 0x00 0x19cc5400 0x08 0x00 0x00 0x19cc5480 0x08 0x00 0x00 0x19cc5a38 0x02 0x00 0x00 0x19cc5ac0 0x02 0x00 0x00 0x19cc5ad0 0x02 0x00 0x00 0x19cc5ae0 0x08 0x00 0x00 0x19cc5b20 0x08 0x00 0x00 0x19cc5c00 0x12 0x00 0x00 0x19cc5c4c 0x01 0x00 0x00 0x19cc5c4c 0x06 0x00 0x00 0x19cc5c70 0x0c 0x00 0x00 0x19cc5c9c 0x02 0x00 0x00 0x19cc5ca0 0x06 0x00 0x00 0x19cc6400 0x01 0x00 0x00 0x19cc6410 0x01 0x00 0x00 0x19cc6418 0x02 0x00 0x00 0x19cc6420 0x01 0x00>;
			};

			dcc_curr_link@4 {
				qcom,data-sink = "sram";
				qcom,ap_ns_qad_override_en;
				qcom,curr-link-list = <0x04>;
				qcom,link-list = <0x00 0x190e0010 0x01 0x00 0x00 0x190e0020 0x08 0x00 0x00 0x190e0248 0x01 0x00 0x00 0x195f0010 0x01 0x00 0x00 0x195f0020 0x08 0x00 0x00 0x195f0248 0x01 0x00 0x00 0x199f0010 0x01 0x00 0x00 0x199f0020 0x08 0x00 0x00 0x199f0248 0x01 0x00 0x00 0x190e5018 0x01 0x00 0x00 0x190e5008 0x01 0x00 0x02 0x06 0x00 0x00 0x00 0x190e5010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x195f2018 0x01 0x00 0x00 0x195f2008 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x195f2010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x199f2018 0x01 0x00 0x00 0x199f2008 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x199f2010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x3c40010 0x01 0x00 0x00 0x3c40020 0x08 0x00 0x00 0x3c4b048 0x01 0x00 0x00 0x3c41018 0x01 0x00 0x00 0x3c41008 0x01 0x00 0x02 0x05 0x00 0x00 0x00 0x3c41010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x3002028 0x01 0x00 0x00 0x30b0408 0x01 0x00 0x00 0x30b0404 0x01 0x00 0x00 0x3480408 0x01 0x00 0x00 0x3480404 0x01 0x00 0x00 0x1740008 0x01 0x00 0x00 0x1740020 0x08 0x00 0x00 0x174c048 0x01 0x00 0x00 0x1741018 0x01 0x00 0x00 0x1741008 0x01 0x00 0x02 0x0b 0x00 0x00 0x00 0x1741010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1680010 0x01 0x00 0x00 0x1680020 0x08 0x00 0x00 0x1681048 0x01 0x00 0x00 0x1682018 0x01 0x00 0x00 0x1682008 0x01 0x00 0x02 0x07 0x00 0x00 0x00 0x1682010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x16e0010 0x01 0x00 0x00 0x16e0020 0x08 0x00 0x00 0x16e8048 0x01 0x00 0x00 0x1700010 0x01 0x00 0x00 0x1700020 0x08 0x00 0x00 0x1708048 0x01 0x00 0x00 0x16c0010 0x01 0x00 0x00 0x16c0020 0x08 0x00 0x00 0x16cc048 0x01 0x00 0x00 0x16e6018 0x01 0x00 0x00 0x16e6008 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x16e6010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x16c2018 0x01 0x00 0x00 0x16c2008 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x16c2010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1706118 0x01 0x00 0x00 0x1706108 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x1706110 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1706098 0x01 0x00 0x00 0x1706088 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x1706090 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1706018 0x01 0x00 0x00 0x1706008 0x01 0x00 0x02 0x05 0x00 0x00 0x00 0x1706010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1500010 0x01 0x00 0x00 0x1500020 0x08 0x00 0x00 0x1500248 0x02 0x00 0x00 0x1500258 0x01 0x00 0x00 0x1500448 0x01 0x00 0x00 0x1510098 0x01 0x00 0x00 0x1510088 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x1510090 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1513018 0x01 0x00 0x00 0x1513008 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x1513010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1512018 0x01 0x00 0x00 0x1512008 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x1512010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1511018 0x01 0x00 0x00 0x1511008 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x1511010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1514018 0x01 0x00 0x00 0x1514008 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x1514010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1510018 0x01 0x00 0x00 0x1510008 0x01 0x00 0x02 0x0b 0x00 0x00 0x00 0x1510010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x34b0014 0x05 0x00 0x00 0xef04004 0x06 0x00 0x00 0xef01014 0x01 0x00 0x00 0xef01008 0x01 0x00 0x00 0x2b60014 0x05 0x00 0x00 0xef0401c 0x06 0x00 0x00 0xef03014 0x01 0x00 0x00 0xef03008 0x01 0x00 0x00 0x17100104 0x1d 0x00 0x00 0x17100204 0x1d 0x00 0x00 0x17100384 0x1d 0x00 0x00 0x178a0250 0x01 0x00 0x00 0x178a0254 0x01 0x00 0x00 0x178a025c 0x01 0x00 0x00 0xb281024 0x01 0x00 0x00 0xbde1034 0x01 0x00 0x00 0xb201020 0x02 0x00 0x00 0xb211020 0x02 0x00 0x00 0xb221020 0x02 0x00 0x00 0xb231020 0x02 0x00 0x00 0xb204520 0x01 0x00 0x00 0x17a00010 0x01 0x00 0x00 0x17a10010 0x01 0x00 0x00 0x17a20010 0x01 0x00 0x00 0x17a30010 0x01 0x00 0x00 0x17a00030 0x01 0x00 0x00 0x17a10030 0x01 0x00 0x00 0x17a20030 0x01 0x00 0x00 0x17a30030 0x01 0x00 0x00 0x17a00038 0x01 0x00 0x00 0x17a10038 0x01 0x00 0x00 0x17a20038 0x01 0x00 0x00 0x17a30038 0x01 0x00 0x00 0x17a00040 0x01 0x00 0x00 0x17a10040 0x01 0x00 0x00 0x17a20040 0x01 0x00 0x00 0x17a30040 0x01 0x00 0x00 0x17a00048 0x01 0x00 0x00 0x17a00400 0x03 0x00 0x00 0x17a10400 0x03 0x00 0x00 0x17a20400 0x03 0x00 0x00 0x17a30400 0x03 0x00 0x00 0xc230000 0x06 0x00 0x00 0x17d80100 0x100 0x00 0x00 0x17d98020 0x01 0x00 0x00 0x13822000 0x01 0x00 0x00 0xc222004 0x01 0x00 0x00 0xc263014 0x01 0x00 0x00 0xc2630e0 0x01 0x00 0x00 0xc2630ec 0x01 0x00 0x00 0xc2630a0 0x10 0x00 0x00 0xc2630e8 0x01 0x00 0x00 0xc26313c 0x01 0x00 0x00 0xc223004 0x01 0x00 0x00 0xc265014 0x01 0x00 0x00 0xc2650e0 0x01 0x00 0x00 0xc2650ec 0x01 0x00 0x00 0xc2650a0 0x10 0x00 0x00 0xc2650e8 0x01 0x00 0x00 0xc26513c 0x01 0x00 0x00 0x17120000 0x01 0x00 0x00 0x17120008 0x01 0x00 0x00 0x17120010 0x01 0x00 0x00 0x17120018 0x01 0x00 0x00 0x17120020 0x01 0x00 0x00 0x17120028 0x01 0x00 0x00 0x17120040 0x01 0x00 0x00 0x17120048 0x01 0x00 0x00 0x17120050 0x01 0x00 0x00 0x17120058 0x01 0x00 0x00 0x17120060 0x01 0x00 0x00 0x17120068 0x01 0x00 0x00 0x17120080 0x01 0x00 0x00 0x17120088 0x01 0x00 0x00 0x17120090 0x01 0x00 0x00 0x17120098 0x01 0x00 0x00 0x171200a0 0x01 0x00 0x00 0x171200a8 0x01 0x00 0x00 0x171200c0 0x01 0x00 0x00 0x171200c8 0x01 0x00 0x00 0x171200d0 0x01 0x00 0x00 0x171200d8 0x01 0x00 0x00 0x171200e0 0x01 0x00 0x00 0x171200e8 0x01 0x00 0x00 0x17120100 0x01 0x00 0x00 0x17120108 0x01 0x00 0x00 0x17120110 0x01 0x00 0x00 0x17120118 0x01 0x00 0x00 0x17120120 0x01 0x00 0x00 0x17120128 0x01 0x00 0x00 0x17120140 0x01 0x00 0x00 0x17120148 0x01 0x00 0x00 0x17120150 0x01 0x00 0x00 0x17120158 0x01 0x00 0x00 0x17120160 0x01 0x00 0x00 0x17120168 0x01 0x00 0x00 0x17120180 0x01 0x00 0x00 0x17120188 0x01 0x00 0x00 0x17120190 0x01 0x00 0x00 0x17120198 0x01 0x00 0x00 0x171201a0 0x01 0x00 0x00 0x171201a8 0x01 0x00 0x00 0x171201c0 0x01 0x00 0x00 0x171201c8 0x01 0x00 0x00 0x171201d0 0x01 0x00 0x00 0x171201d8 0x01 0x00 0x00 0x171201e0 0x01 0x00 0x00 0x171201e8 0x01 0x00 0x00 0x17120200 0x01 0x00 0x00 0x17120208 0x01 0x00 0x00 0x17120210 0x01 0x00 0x00 0x17120218 0x01 0x00 0x00 0x17120220 0x01 0x00 0x00 0x17120228 0x01 0x00 0x00 0x17120240 0x01 0x00 0x00 0x17120248 0x01 0x00 0x00 0x17120250 0x01 0x00 0x00 0x17120258 0x01 0x00 0x00 0x17120260 0x01 0x00 0x00 0x17120268 0x01 0x00 0x00 0x17120280 0x01 0x00 0x00 0x17120288 0x01 0x00 0x00 0x17120290 0x01 0x00 0x00 0x17120298 0x01 0x00 0x00 0x171202a0 0x01 0x00 0x00 0x171202a8 0x01 0x00 0x00 0x171202c0 0x01 0x00 0x00 0x171202c8 0x01 0x00 0x00 0x171202d0 0x01 0x00 0x00 0x171202d8 0x01 0x00 0x00 0x171202e0 0x01 0x00 0x00 0x171202e8 0x01 0x00 0x00 0x17120300 0x01 0x00 0x00 0x17120308 0x01 0x00 0x00 0x17120310 0x01 0x00 0x00 0x17120318 0x01 0x00 0x00 0x17120320 0x01 0x00 0x00 0x17120328 0x01 0x00 0x00 0x17120340 0x01 0x00 0x00 0x17120348 0x01 0x00 0x00 0x17120350 0x01 0x00 0x00 0x17120358 0x01 0x00 0x00 0x17120360 0x01 0x00 0x00 0x17120368 0x01 0x00 0x00 0x17120380 0x01 0x00 0x00 0x17120388 0x01 0x00 0x00 0x17120390 0x01 0x00 0x00 0x17120398 0x01 0x00 0x00 0x171203a0 0x01 0x00 0x00 0x171203a8 0x01 0x00 0x00 0x171203c0 0x01 0x00 0x00 0x171203c8 0x01 0x00 0x00 0x171203d0 0x01 0x00 0x00 0x171203d8 0x01 0x00 0x00 0x171203e0 0x01 0x00 0x00 0x171203e8 0x01 0x00 0x00 0x17120400 0x01 0x00 0x00 0x17120408 0x01 0x00 0x00 0x17120410 0x01 0x00 0x00 0x17120418 0x01 0x00 0x00 0x17120420 0x01 0x00 0x00 0x17120428 0x01 0x00 0x00 0x17120440 0x01 0x00 0x00 0x17120448 0x01 0x00 0x00 0x17120450 0x01 0x00 0x00 0x17120458 0x01 0x00 0x00 0x17120460 0x01 0x00 0x00 0x17120468 0x01 0x00 0x00 0x17120480 0x01 0x00 0x00 0x17120488 0x01 0x00 0x00 0x17120490 0x01 0x00 0x00 0x17120498 0x01 0x00 0x00 0x171204a0 0x01 0x00 0x00 0x171204a8 0x01 0x00 0x00 0x171204c0 0x01 0x00 0x00 0x171204c8 0x01 0x00 0x00 0x171204d0 0x01 0x00 0x00 0x171204d8 0x01 0x00 0x00 0x171204e0 0x01 0x00 0x00 0x171204e8 0x01 0x00 0x00 0x17120500 0x01 0x00 0x00 0x17120508 0x01 0x00 0x00 0x17120510 0x01 0x00 0x00 0x17120518 0x01 0x00 0x00 0x17120520 0x01 0x00 0x00 0x17120528 0x01 0x00 0x00 0x17120540 0x01 0x00 0x00 0x17120548 0x01 0x00 0x00 0x17120550 0x01 0x00 0x00 0x17120558 0x01 0x00 0x00 0x17120560 0x01 0x00 0x00 0x17120568 0x01 0x00 0x00 0x17120580 0x01 0x00 0x00 0x17120588 0x01 0x00 0x00 0x17120590 0x01 0x00 0x00 0x17120598 0x01 0x00 0x00 0x171205a0 0x01 0x00 0x00 0x171205a8 0x01 0x00 0x00 0x171205c0 0x01 0x00 0x00 0x171205c8 0x01 0x00 0x00 0x171205d0 0x01 0x00 0x00 0x171205d8 0x01 0x00 0x00 0x171205e0 0x01 0x00 0x00 0x171205e8 0x01 0x00 0x00 0x17120600 0x01 0x00 0x00 0x17120608 0x01 0x00 0x00 0x17120610 0x01 0x00 0x00 0x17120618 0x01 0x00 0x00 0x17120620 0x01 0x00 0x00 0x17120628 0x01 0x00 0x00 0x17120640 0x01 0x00 0x00 0x17120648 0x01 0x00 0x00 0x17120650 0x01 0x00 0x00 0x17120658 0x01 0x00 0x00 0x17120660 0x01 0x00 0x00 0x17120668 0x01 0x00 0x00 0x17120680 0x01 0x00 0x00 0x17120688 0x01 0x00 0x00 0x17120690 0x01 0x00 0x00 0x17120698 0x01 0x00 0x00 0x171206a0 0x01 0x00 0x00 0x171206a8 0x01 0x00 0x00 0x171206c0 0x01 0x00 0x00 0x171206c8 0x01 0x00 0x00 0x171206d0 0x01 0x00 0x00 0x171206d8 0x01 0x00 0x00 0x171206e0 0x01 0x00 0x00 0x171206e8 0x01 0x00 0x00 0x1712e000 0x01 0x00 0x00 0x1712e800 0x01 0x00 0x00 0x1712e808 0x01 0x00 0x00 0x1712ffbc 0x01 0x00 0x00 0x1712ffc8 0x01 0x00 0x00 0x1712ffd0 0x01 0x00 0x00 0x1712ffd4 0x0b 0x00 0x00 0x17100304 0x1d 0x00 0x00 0x17100c08 0x3a 0x00 0x00 0x17100084 0x1d 0x00 0x00 0x1710e104 0x1d 0x00 0x00 0xaae0004 0x02 0x00 0x00 0xaae000c 0x02 0x00>;
			};

			link_list_1 {
				qcom,data-sink = "sram";
				qcom,curr-link-list = <0xff>;
				qcom,link-list = <0x00 0x190e0010 0x01 0x00 0x00 0x190e0020 0x08 0x00 0x00 0x190e0248 0x01 0x00 0x00 0x195f0010 0x01 0x00 0x00 0x195f0020 0x08 0x00 0x00 0x195f0248 0x01 0x00 0x00 0x199f0010 0x01 0x00 0x00 0x199f0020 0x08 0x00 0x00 0x199f0248 0x01 0x00 0x00 0x190e5018 0x01 0x00 0x00 0x190e5008 0x01 0x00 0x02 0x06 0x00 0x00 0x00 0x190e5010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x195f2018 0x01 0x00 0x00 0x195f2008 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x195f2010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x199f2018 0x01 0x00 0x00 0x199f2008 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x199f2010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x3c40010 0x01 0x00 0x00 0x3c40020 0x08 0x00 0x00 0x3c4b048 0x01 0x00 0x00 0x3c41018 0x01 0x00 0x00 0x3c41008 0x01 0x00 0x02 0x05 0x00 0x00 0x00 0x3c41010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1740008 0x01 0x00 0x00 0x1740020 0x08 0x00 0x00 0x174c048 0x01 0x00 0x00 0x1741018 0x01 0x00 0x00 0x1741008 0x01 0x00 0x02 0x0b 0x00 0x00 0x00 0x1741010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1680010 0x01 0x00 0x00 0x1680020 0x08 0x00 0x00 0x1681048 0x01 0x00 0x00 0x1682018 0x01 0x00 0x00 0x1682008 0x01 0x00 0x02 0x07 0x00 0x00 0x00 0x1682010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x16e0010 0x01 0x00 0x00 0x16e0020 0x08 0x00 0x00 0x16e8048 0x01 0x00 0x00 0x1700010 0x01 0x00 0x00 0x1700020 0x08 0x00 0x00 0x1708048 0x01 0x00 0x00 0x16c0010 0x01 0x00 0x00 0x16c0020 0x08 0x00 0x00 0x16cc048 0x01 0x00 0x00 0x16e6018 0x01 0x00 0x00 0x16e6008 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x16e6010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x16c2018 0x01 0x00 0x00 0x16c2008 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x16c2010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1706118 0x01 0x00 0x00 0x1706108 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x1706110 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1706098 0x01 0x00 0x00 0x1706088 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x1706090 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1706018 0x01 0x00 0x00 0x1706008 0x01 0x00 0x02 0x05 0x00 0x00 0x00 0x1706010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1500010 0x01 0x00 0x00 0x1500020 0x08 0x00 0x00 0x1500248 0x02 0x00 0x00 0x1500258 0x01 0x00 0x00 0x1500448 0x01 0x00 0x00 0x1510098 0x01 0x00 0x00 0x1510088 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x1510090 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1513018 0x01 0x00 0x00 0x1513008 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x1513010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1512018 0x01 0x00 0x00 0x1512008 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x1512010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1511018 0x01 0x00 0x00 0x1511008 0x01 0x00 0x02 0x02 0x00 0x00 0x00 0x1511010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1514018 0x01 0x00 0x00 0x1514008 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x1514010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1510018 0x01 0x00 0x00 0x1510008 0x01 0x00 0x02 0x0b 0x00 0x00 0x00 0x1510010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x17100104 0x1d 0x00 0x00 0x17100204 0x1d 0x00 0x00 0x17100384 0x1d 0x00 0x00 0xb281024 0x01 0x00 0x00 0xbde1034 0x01 0x00 0x00 0xb201020 0x02 0x00 0x00 0xb211020 0x02 0x00 0x00 0xb221020 0x02 0x00 0x00 0xb231020 0x02 0x00 0x00 0xb204520 0x01 0x00 0x00 0x17a00010 0x01 0x00 0x00 0x17a10010 0x01 0x00 0x00 0x17a20010 0x01 0x00 0x00 0x17a30010 0x01 0x00 0x00 0x17a00030 0x01 0x00 0x00 0x17a10030 0x01 0x00 0x00 0x17a20030 0x01 0x00 0x00 0x17a30030 0x01 0x00 0x00 0x17a00038 0x01 0x00 0x00 0x17a10038 0x01 0x00 0x00 0x17a20038 0x01 0x00 0x00 0x17a30038 0x01 0x00 0x00 0x17a00040 0x01 0x00 0x00 0x17a10040 0x01 0x00 0x00 0x17a20040 0x01 0x00 0x00 0x17a30040 0x01 0x00 0x00 0x17a00048 0x01 0x00 0x00 0x17a00400 0x03 0x00 0x00 0x17a10400 0x03 0x00 0x00 0x17a20400 0x03 0x00 0x00 0x17a30400 0x03 0x00 0x00 0xc230000 0x06 0x00>;
			};

			link_list_0 {
				qcom,data-sink = "sram";
				qcom,curr-link-list = <0xff>;
				qcom,link-list = <0x00 0x1780005c 0x01 0x00 0x00 0x1781005c 0x01 0x00 0x00 0x1782005c 0x01 0x00 0x00 0x1783005c 0x01 0x00 0x00 0x1784005c 0x01 0x00 0x00 0x1785005c 0x01 0x00 0x00 0x1786005c 0x01 0x00 0x00 0x1787005c 0x01 0x00 0x00 0x1740003c 0x01 0x00 0x00 0x17600238 0x01 0x00 0x00 0x17600240 0x0b 0x00 0x00 0x17600404 0x03 0x00 0x00 0x1760041c 0x03 0x00 0x00 0x17600434 0x01 0x00 0x00 0x1760043c 0x01 0x00 0x00 0x17600440 0x01 0x00 0x00 0x17400438 0x01 0x00 0x00 0x17600044 0x01 0x00 0x00 0x17600500 0x01 0x00 0x00 0x17600504 0x05 0x00 0x00 0x17900908 0x01 0x00 0x00 0x17900c18 0x01 0x00 0x00 0x17901908 0x01 0x00 0x00 0x17901c18 0x01 0x00 0x00 0x17b90810 0x01 0x00 0x00 0x17b90c50 0x01 0x00 0x00 0x17b90814 0x01 0x00 0x00 0x17b90c54 0x01 0x00 0x00 0x17b90818 0x01 0x00 0x00 0x17b90c58 0x01 0x00 0x00 0x17b93a84 0x02 0x00 0x00 0x17ba0810 0x01 0x00 0x00 0x17ba0c50 0x01 0x00 0x00 0x17ba0814 0x01 0x00 0x00 0x17ba0c54 0x01 0x00 0x00 0x17ba0818 0x01 0x00 0x00 0x17ba0c58 0x01 0x00 0x00 0x17ba3a84 0x02 0x00 0x00 0x17b93500 0x50 0x00 0x00 0x17ba3500 0x50 0x00 0x00 0x17a80000 0x05 0x00 0x00 0x17a8002c 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x00 0x17a82000 0x05 0x00 0x00 0x17a8202c 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x00 0x17a84000 0x05 0x00 0x00 0x17a8402c 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x00 0x17a86000 0x05 0x00 0x00 0x17a8602c 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x00 0x17aa0000 0x2c 0x00 0x00 0x17aa00fc 0x10 0x00 0x00 0x17aa0200 0x02 0x00 0x00 0x17aa0300 0x01 0x00 0x00 0x17aa0400 0x01 0x00 0x00 0x17aa0500 0x01 0x00 0x00 0x17aa0600 0x01 0x00 0x00 0x17aa0700 0x05 0x00 0x01 0x17a80000 0x0f 0x00 0x00 0x17a80000 0x01 0x00 0x01 0x17a80024 0x00 0x00 0x00 0x17a80024 0x01 0x00 0x01 0x17a80020 0x00 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x400 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x800 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0xc00 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x1000 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x1400 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x1800 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x1c00 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x2000 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x2400 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x2800 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x2c00 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x3000 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x3400 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x3800 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x3c00 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80024 0x40000 0x00 0x00 0x17a80024 0x01 0x00 0x01 0x17a80020 0x00 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x400 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x8000 0x00 0x00 0x17a80020 0x01 0x00 0x02 0x20 0x00 0x00 0x00 0x17a80038 0x01 0x00 0x02 0x01 0x00 0x00 0x01 0x17a82000 0x0f 0x00 0x00 0x17a82000 0x01 0x00 0x01 0x17a82024 0x00 0x00 0x00 0x17a82024 0x01 0x00 0x01 0x17a82020 0x00 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x400 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x800 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0xc00 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x1000 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x1400 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x1800 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x1c00 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x2000 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x2400 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x2800 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x2c00 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x3000 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x3400 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x3800 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x3c00 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82024 0x40000 0x00 0x00 0x17a82024 0x01 0x00 0x01 0x17a82020 0x00 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x400 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x8000 0x00 0x00 0x17a82020 0x01 0x00 0x02 0x20 0x00 0x00 0x00 0x17a82038 0x01 0x00 0x02 0x01 0x00 0x00 0x01 0x17a84000 0x0f 0x00 0x00 0x17a84000 0x01 0x00 0x01 0x17a84024 0x00 0x00 0x00 0x17a84024 0x01 0x00 0x01 0x17a84020 0x00 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x400 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x800 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0xc00 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x1000 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x1400 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x1800 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x1c00 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x2000 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x2400 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x2800 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x2c00 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x3000 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x3400 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x3800 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x3c00 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84024 0x40000 0x00 0x00 0x17a84024 0x01 0x00 0x01 0x17a84020 0x00 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x400 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x8000 0x00 0x00 0x17a84020 0x01 0x00 0x02 0x20 0x00 0x00 0x00 0x17a84038 0x01 0x00 0x02 0x01 0x00 0x00 0x01 0x17a86000 0x0f 0x00 0x00 0x17a86000 0x01 0x00 0x01 0x17a86024 0x00 0x00 0x00 0x17a86024 0x01 0x00 0x01 0x17a86020 0x00 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x400 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x800 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0xc00 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x1000 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x1400 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x1800 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x1c00 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x2000 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x2400 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x2800 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x2c00 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x3000 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x3400 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x3800 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x3c00 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86024 0x40000 0x00 0x00 0x17a86024 0x01 0x00 0x01 0x17a86020 0x00 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x400 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x8000 0x00 0x00 0x17a86020 0x01 0x00 0x02 0x20 0x00 0x00 0x00 0x17a86038 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0xc201244 0x01 0x00 0x00 0xc202244 0x01 0x00 0x00 0x17b00000 0x01 0x00 0x00 0x17a9208c 0x01 0x00 0x01 0x17a9209c 0x78 0x00 0x01 0x17a9209c 0x00 0x00 0x01 0x17a92048 0x01 0x00 0x01 0x17a92090 0x00 0x00 0x01 0x17a92090 0x25 0x00 0x00 0x17a92098 0x01 0x00 0x01 0x17a92048 0x1d 0x00 0x01 0x17a92090 0x00 0x00 0x01 0x17a92090 0x25 0x00 0x00 0x17a92098 0x01 0x00 0x00 0x17a9608c 0x01 0x00 0x01 0x17a9609c 0x78 0x00 0x01 0x17a9609c 0x00 0x00 0x01 0x17a96048 0x01 0x00 0x01 0x17a96090 0x00 0x00 0x01 0x17a96090 0x25 0x00 0x00 0x17a96098 0x01 0x00 0x01 0x17a96048 0x1d 0x00 0x01 0x17a96090 0x00 0x00 0x01 0x17a96090 0x25 0x00 0x00 0x17a96098 0x01 0x00 0x00 0x221c21c4 0x01 0x00 0x00 0x1fc8000 0x01 0x00 0x00 0x17400038 0x01 0x00 0x00 0x17d91020 0x01 0x00 0x00 0x17d92020 0x01 0x00 0x00 0x17d93020 0x01 0x00 0x00 0x17d90020 0x01 0x00 0x00 0x17d9134c 0x01 0x00 0x00 0x17d9234c 0x01 0x00 0x00 0x17d9334c 0x01 0x00 0x00 0x17d9034c 0x01 0x00 0x00 0x17d91300 0x01 0x00 0x00 0x17d92300 0x01 0x00 0x00 0x17d93300 0x01 0x00 0x00 0x17d90300 0x01 0x00 0x00 0x19181040 0x01 0x00 0x00 0x19181048 0x01 0x00 0x00 0x19180010 0x01 0x00 0x00 0x19180020 0x06 0x00 0x00 0x19180410 0x01 0x00 0x00 0x19180420 0x06 0x00 0x00 0x19100010 0x01 0x00 0x00 0x19100020 0x06 0x00 0x00 0x19140010 0x01 0x00 0x00 0x19140020 0x06 0x00 0x00 0x19100410 0x01 0x00 0x00 0x19100420 0x06 0x00 0x00 0x19140410 0x01 0x00 0x00 0x19140420 0x06 0x00 0x00 0x19187810 0x01 0x00 0x00 0x19187838 0x01 0x00 0x00 0x19187830 0x02 0x00 0x00 0x19187830 0x02 0x00 0x00 0x19187830 0x02 0x00 0x00 0x19187830 0x02 0x00 0x00 0x19187838 0x01 0x00 0x00 0x19187830 0x02 0x00 0x00 0x19187830 0x02 0x00 0x00 0x19187830 0x02 0x00 0x00 0x19187830 0x02 0x00 0x00 0x19187838 0x01 0x00 0x00 0x19187830 0x02 0x00 0x00 0x19187830 0x02 0x00 0x00 0x19187830 0x02 0x00 0x00 0x19187830 0x02 0x00 0x00 0x19187838 0x01 0x00 0x00 0x19187830 0x02 0x00 0x00 0x19187830 0x02 0x00 0x00 0x19187830 0x02 0x00 0x00 0x19187830 0x02 0x00 0x00 0x19187808 0x02 0x00 0x00 0x19187c10 0x01 0x00 0x00 0x19187c38 0x01 0x00 0x00 0x19187c30 0x02 0x00 0x00 0x19187c30 0x02 0x00 0x00 0x19187c30 0x02 0x00 0x00 0x19187c30 0x02 0x00 0x00 0x19187c38 0x01 0x00 0x00 0x19187c30 0x02 0x00 0x00 0x19187c30 0x02 0x00 0x00 0x19187c30 0x02 0x00 0x00 0x19187c30 0x02 0x00 0x00 0x19187c38 0x01 0x00 0x00 0x19187c30 0x02 0x00 0x00 0x19187c30 0x02 0x00 0x00 0x19187c30 0x02 0x00 0x00 0x19187c30 0x02 0x00 0x00 0x19187c38 0x01 0x00 0x00 0x19187c30 0x02 0x00 0x00 0x19187c30 0x02 0x00 0x00 0x19187c30 0x02 0x00 0x00 0x19187c30 0x02 0x00 0x00 0x19187c08 0x02 0x00 0x00 0x19109010 0x01 0x00 0x00 0x19109038 0x01 0x00 0x00 0x19109030 0x02 0x00 0x00 0x19109030 0x02 0x00 0x00 0x19109030 0x02 0x00 0x00 0x19109030 0x02 0x00 0x00 0x19109038 0x01 0x00 0x00 0x19109030 0x02 0x00 0x00 0x19109030 0x02 0x00 0x00 0x19109030 0x02 0x00 0x00 0x19109030 0x02 0x00 0x00 0x19109038 0x01 0x00 0x00 0x19109030 0x02 0x00 0x00 0x19109030 0x02 0x00 0x00 0x19109030 0x02 0x00 0x00 0x19109030 0x02 0x00 0x00 0x19109038 0x01 0x00 0x00 0x19109030 0x02 0x00 0x00 0x19109030 0x02 0x00 0x00 0x19109030 0x02 0x00 0x00 0x19109030 0x02 0x00 0x00 0x19109008 0x02 0x00 0x00 0x19149010 0x01 0x00 0x00 0x19149038 0x01 0x00 0x00 0x19149030 0x02 0x00 0x00 0x19149030 0x02 0x00 0x00 0x19149030 0x02 0x00 0x00 0x19149030 0x02 0x00 0x00 0x19149038 0x01 0x00 0x00 0x19149030 0x02 0x00 0x00 0x19149030 0x02 0x00 0x00 0x19149030 0x02 0x00 0x00 0x19149030 0x02 0x00 0x00 0x19149038 0x01 0x00 0x00 0x19149030 0x02 0x00 0x00 0x19149030 0x02 0x00 0x00 0x19149030 0x02 0x00 0x00 0x19149030 0x02 0x00 0x00 0x19149038 0x01 0x00 0x00 0x19149030 0x02 0x00 0x00 0x19149030 0x02 0x00 0x00 0x19149030 0x02 0x00 0x00 0x19149030 0x02 0x00 0x00 0x19149008 0x02 0x00 0x00 0x19109410 0x01 0x00 0x00 0x19109438 0x01 0x00 0x00 0x19109430 0x02 0x00 0x00 0x19109430 0x02 0x00 0x00 0x19109430 0x02 0x00 0x00 0x19109430 0x02 0x00 0x00 0x19109438 0x01 0x00 0x00 0x19109430 0x02 0x00 0x00 0x19109430 0x02 0x00 0x00 0x19109430 0x02 0x00 0x00 0x19109430 0x02 0x00 0x00 0x19109438 0x01 0x00 0x00 0x19109430 0x02 0x00 0x00 0x19109430 0x02 0x00 0x00 0x19109430 0x02 0x00 0x00 0x19109430 0x02 0x00 0x00 0x19109438 0x01 0x00 0x00 0x19109430 0x02 0x00 0x00 0x19109430 0x02 0x00 0x00 0x19109430 0x02 0x00 0x00 0x19109430 0x02 0x00 0x00 0x19109408 0x02 0x00 0x00 0x19149410 0x01 0x00 0x00 0x19149438 0x01 0x00 0x00 0x19149430 0x02 0x00 0x00 0x19149430 0x02 0x00 0x00 0x19149430 0x02 0x00 0x00 0x19149430 0x02 0x00 0x00 0x19149438 0x01 0x00 0x00 0x19149430 0x02 0x00 0x00 0x19149430 0x02 0x00 0x00 0x19149430 0x02 0x00 0x00 0x19149430 0x02 0x00 0x00 0x19149438 0x01 0x00 0x00 0x19149430 0x02 0x00 0x00 0x19149430 0x02 0x00 0x00 0x19149430 0x02 0x00 0x00 0x19149430 0x02 0x00 0x00 0x19149438 0x01 0x00 0x00 0x19149430 0x02 0x00 0x00 0x19149430 0x02 0x00 0x00 0x19149430 0x02 0x00 0x00 0x19149430 0x02 0x00 0x00 0x19149408 0x02 0x00 0x00 0x1918f498 0x01 0x00 0x00 0x1918f488 0x01 0x00 0x00 0x1918f490 0x02 0x00 0x00 0x1918f490 0x02 0x00 0x00 0x1918f490 0x02 0x00 0x00 0x1918f490 0x02 0x00 0x00 0x1918f490 0x02 0x00 0x00 0x1918f490 0x02 0x00 0x00 0x1918f490 0x02 0x00 0x00 0x1918f490 0x02 0x00 0x00 0x1918f490 0x02 0x00 0x00 0x1914c098 0x01 0x00 0x00 0x1914c088 0x01 0x00 0x00 0x1914c090 0x02 0x00 0x00 0x1914c090 0x02 0x00 0x00 0x1914c090 0x02 0x00 0x00 0x1914c090 0x02 0x00 0x00 0x1914c090 0x02 0x00 0x00 0x1910c098 0x01 0x00 0x00 0x1910c088 0x01 0x00 0x00 0x1910c090 0x02 0x00 0x00 0x1910c090 0x02 0x00 0x00 0x1910c090 0x02 0x00 0x00 0x1910c090 0x02 0x00 0x00 0x1910c090 0x02 0x00 0x00 0x1918f418 0x01 0x00 0x00 0x1918f408 0x01 0x00 0x00 0x1918f410 0x02 0x00 0x00 0x1918f410 0x02 0x00 0x00 0x1914c018 0x01 0x00 0x00 0x1914c008 0x01 0x00 0x00 0x1914c010 0x02 0x00 0x00 0x1914c010 0x02 0x00 0x00 0x1910c018 0x01 0x00 0x00 0x1910c008 0x01 0x00 0x00 0x1910c010 0x02 0x00 0x00 0x1910c010 0x02 0x00 0x00 0x3d0201c 0x01 0x00 0x00 0x3d00000 0x01 0x00 0x00 0x3d00008 0x01 0x00 0x00 0x3d00044 0x01 0x00 0x00 0x3d00058 0x01 0x00 0x00 0x3d0005c 0x01 0x00 0x00 0x3d00060 0x01 0x00 0x00 0x3d00064 0x01 0x00 0x00 0x3d00068 0x01 0x00 0x00 0x3d0006c 0x01 0x00 0x00 0x3d0007c 0x01 0x00 0x00 0x3d00080 0x01 0x00 0x00 0x3d00084 0x01 0x00 0x00 0x3d00088 0x01 0x00 0x00 0x3d0008c 0x01 0x00 0x00 0x3d00090 0x01 0x00 0x00 0x3d00094 0x01 0x00 0x00 0x3d00098 0x01 0x00 0x00 0x3d0009c 0x01 0x00 0x00 0x3d000a0 0x01 0x00 0x00 0x3d000a4 0x01 0x00 0x00 0x3d000a8 0x01 0x00 0x00 0x3d000ac 0x01 0x00 0x00 0x3d000b0 0x01 0x00 0x00 0x3d000b4 0x01 0x00 0x00 0x3d000b8 0x01 0x00 0x00 0x3d000bc 0x01 0x00 0x00 0x3d000c0 0x01 0x00 0x00 0x3d000c4 0x01 0x00 0x00 0x3d000c8 0x01 0x00 0x00 0x3d000e0 0x01 0x00 0x00 0x3d000e4 0x01 0x00 0x00 0x3d000e8 0x01 0x00 0x00 0x3d000ec 0x01 0x00 0x00 0x3d000f0 0x01 0x00 0x00 0x3d00108 0x01 0x00 0x00 0x3d00110 0x01 0x00 0x00 0x3d0011c 0x01 0x00 0x00 0x3d00124 0x01 0x00 0x00 0x3d00128 0x01 0x00 0x00 0x3d00130 0x01 0x00 0x00 0x3d00140 0x01 0x00 0x00 0x3d00158 0x01 0x00 0x00 0x3d001cc 0x01 0x00 0x00 0x3d001d0 0x01 0x00 0x00 0x3d001d4 0x01 0x00 0x00 0x3d002b4 0x01 0x00 0x00 0x3d002b8 0x01 0x00 0x00 0x3d002c0 0x01 0x00 0x00 0x3d002d0 0x01 0x00 0x00 0x3d002e0 0x01 0x00 0x00 0x3d002f0 0x01 0x00 0x00 0x3d00300 0x01 0x00 0x00 0x3d00310 0x01 0x00 0x00 0x3d00320 0x01 0x00 0x00 0x3d00330 0x01 0x00 0x00 0x3d00340 0x01 0x00 0x00 0x3d00350 0x01 0x00 0x00 0x3d00360 0x01 0x00 0x00 0x3d00370 0x01 0x00 0x00 0x3d00380 0x01 0x00 0x00 0x3d00390 0x01 0x00 0x00 0x3d003a0 0x01 0x00 0x00 0x3d003b0 0x01 0x00 0x00 0x3d003c0 0x01 0x00 0x00 0x3d003d0 0x01 0x00 0x00 0x3d003e0 0x01 0x00 0x00 0x3d00400 0x01 0x00 0x00 0x3d00410 0x01 0x00 0x00 0x3d00414 0x01 0x00 0x00 0x3d00418 0x01 0x00 0x00 0x3d0041c 0x01 0x00 0x00 0x3d00420 0x01 0x00 0x00 0x3d00424 0x01 0x00 0x00 0x3d00428 0x01 0x00 0x00 0x3d0042c 0x01 0x00 0x00 0x3d0043c 0x01 0x00 0x00 0x3d00440 0x01 0x00 0x00 0x3d00444 0x01 0x00 0x00 0x3d00448 0x01 0x00 0x00 0x3d0044c 0x01 0x00 0x00 0x3d00450 0x01 0x00 0x00 0x3d00454 0x01 0x00 0x00 0x3d00458 0x01 0x00 0x00 0x3d0045c 0x01 0x00 0x00 0x3d00460 0x01 0x00 0x00 0x3d00464 0x01 0x00 0x00 0x3d00468 0x01 0x00 0x00 0x3d0046c 0x01 0x00 0x00 0x3d00470 0x01 0x00 0x00 0x3d00474 0x01 0x00 0x00 0x3d004bc 0x01 0x00 0x00 0x3d00800 0x01 0x00 0x00 0x3d00804 0x01 0x00 0x00 0x3d00808 0x01 0x00 0x00 0x3d0080c 0x01 0x00 0x00 0x3d00810 0x01 0x00 0x00 0x3d00814 0x01 0x00 0x00 0x3d00818 0x01 0x00 0x00 0x3d0081c 0x01 0x00 0x00 0x3d00820 0x01 0x00 0x00 0x3d00824 0x01 0x00 0x00 0x3d00828 0x01 0x00 0x00 0x3d0082c 0x01 0x00 0x00 0x3d00830 0x01 0x00 0x00 0x3d00834 0x01 0x00 0x00 0x3d00840 0x01 0x00 0x00 0x3d00844 0x01 0x00 0x00 0x3d00848 0x01 0x00 0x00 0x3d0084c 0x01 0x00 0x00 0x3d00854 0x01 0x00 0x00 0x3d00858 0x01 0x00 0x00 0x3d0085c 0x01 0x00 0x00 0x3d00860 0x01 0x00 0x00 0x3d00864 0x01 0x00 0x00 0x3d00868 0x01 0x00 0x00 0x3d0086c 0x01 0x00 0x00 0x3d00870 0x01 0x00 0x00 0x3d00874 0x01 0x00 0x00 0x3d00878 0x01 0x00 0x00 0x3d0087c 0x01 0x00 0x00 0x3d00880 0x01 0x00 0x00 0x3d00884 0x01 0x00 0x00 0x3d00888 0x01 0x00 0x00 0x3d0088c 0x01 0x00 0x00 0x3d00890 0x01 0x00 0x00 0x3d00894 0x01 0x00 0x00 0x3d00898 0x01 0x00 0x00 0x3d0089c 0x01 0x00 0x00 0x3d008a0 0x01 0x00 0x00 0x3d008a4 0x01 0x00 0x00 0x3d008a8 0x01 0x00 0x00 0x3d008ac 0x01 0x00 0x00 0x3d008b0 0x01 0x00 0x00 0x3d008b4 0x01 0x00 0x00 0x3d008b8 0x01 0x00 0x00 0x3d008bc 0x01 0x00 0x00 0x3d008c0 0x01 0x00 0x00 0x3d008c4 0x01 0x00 0x00 0x3d008c8 0x01 0x00 0x00 0x3d008cc 0x01 0x00 0x00 0x3d008d0 0x01 0x00 0x00 0x3d008d4 0x01 0x00 0x00 0x3d008d8 0x01 0x00 0x00 0x3d008dc 0x01 0x00 0x00 0x3d008e0 0x01 0x00 0x00 0x3d008e4 0x01 0x00 0x00 0x3d008e8 0x01 0x00 0x00 0x3d008ec 0x01 0x00 0x00 0x3d008f0 0x01 0x00 0x00 0x3d008f4 0x01 0x00 0x00 0x3d008f8 0x01 0x00 0x00 0x3d008fc 0x01 0x00 0x00 0x3d00900 0x01 0x00 0x00 0x3d00904 0x01 0x00 0x00 0x3d00908 0x01 0x00 0x00 0x3d0090c 0x01 0x00 0x00 0x3d00980 0x01 0x00 0x00 0x3d00984 0x01 0x00 0x00 0x3d00988 0x01 0x00 0x00 0x3d0098c 0x01 0x00 0x00 0x3d00990 0x01 0x00 0x00 0x3d00994 0x01 0x00 0x00 0x3d00998 0x01 0x00 0x00 0x3d0099c 0x01 0x00 0x00 0x3d009a0 0x01 0x00 0x00 0x3d009c8 0x01 0x00 0x00 0x3d009cc 0x01 0x00 0x00 0x3d009d0 0x01 0x00 0x00 0x3d00a04 0x01 0x00 0x00 0x3d00a08 0x01 0x00 0x00 0x3d00a0c 0x01 0x00 0x00 0x3d00a10 0x01 0x00 0x00 0x3d00a14 0x01 0x00 0x00 0x3d00a18 0x01 0x00 0x00 0x3d00a1c 0x01 0x00 0x00 0x3d00a20 0x01 0x00 0x00 0x3d00a24 0x01 0x00 0x00 0x3d00a28 0x01 0x00 0x00 0x3d00a2c 0x01 0x00 0x00 0x3d00a30 0x01 0x00 0x00 0x3d00a34 0x01 0x00 0x00 0x3d01444 0x01 0x00 0x00 0x3d014d4 0x01 0x00 0x00 0x3d014d8 0x01 0x00 0x00 0x3d017ec 0x01 0x00 0x00 0x3d017f0 0x01 0x00 0x00 0x3d017f4 0x01 0x00 0x00 0x3d017f8 0x01 0x00 0x00 0x3d017fc 0x01 0x00 0x00 0x3d99800 0x01 0x00 0x00 0x3d99804 0x01 0x00 0x00 0x3d99808 0x01 0x00 0x00 0x3d9980c 0x01 0x00 0x00 0x3d99810 0x01 0x00 0x00 0x3d99814 0x01 0x00 0x00 0x3d99818 0x01 0x00 0x00 0x3d9981c 0x01 0x00 0x00 0x3d99828 0x01 0x00 0x00 0x3d9983c 0x01 0x00 0x00 0x3d998ac 0x01 0x00 0x00 0x18101c 0x01 0x00 0x00 0x181020 0x01 0x00 0x00 0x3d94000 0x01 0x00 0x00 0x3d94004 0x01 0x00 0x00 0x3d95000 0x01 0x00 0x00 0x3d95004 0x01 0x00 0x00 0x3d95008 0x01 0x00 0x00 0x3d9500c 0x01 0x00 0x00 0x3d96000 0x01 0x00 0x00 0x3d96004 0x01 0x00 0x00 0x3d96008 0x01 0x00 0x00 0x3d9600c 0x01 0x00 0x00 0x3d97000 0x01 0x00 0x00 0x3d97004 0x01 0x00 0x00 0x3d97008 0x01 0x00 0x00 0x3d9700c 0x01 0x00 0x00 0x3d98000 0x01 0x00 0x00 0x3d98004 0x01 0x00 0x00 0x3d98008 0x01 0x00 0x00 0x3d9800c 0x01 0x00 0x00 0x3d99000 0x01 0x00 0x00 0x3d99004 0x01 0x00 0x00 0x3d99008 0x01 0x00 0x00 0x3d9900c 0x01 0x00 0x00 0x3d99010 0x01 0x00 0x00 0x3d99014 0x01 0x00 0x00 0x3d99050 0x01 0x00 0x00 0x3d99054 0x01 0x00 0x00 0x3d99058 0x01 0x00 0x00 0x3d9905c 0x01 0x00 0x00 0x3d99060 0x01 0x00 0x00 0x3d99064 0x01 0x00 0x00 0x3d99068 0x01 0x00 0x00 0x3d9906c 0x01 0x00 0x00 0x3d99070 0x01 0x00 0x00 0x3d99074 0x01 0x00 0x00 0x3d990a8 0x01 0x00 0x00 0x3d990ac 0x01 0x00 0x00 0x3d990b8 0x01 0x00 0x00 0x3d990bc 0x01 0x00 0x00 0x3d990c0 0x01 0x00 0x00 0x3d990c8 0x01 0x00 0x00 0x3d99104 0x01 0x00 0x00 0x3d99108 0x01 0x00 0x00 0x3d9910c 0x01 0x00 0x00 0x3d99110 0x01 0x00 0x00 0x3d99114 0x01 0x00 0x00 0x3d99118 0x01 0x00 0x00 0x3d9911c 0x01 0x00 0x00 0x3d99120 0x01 0x00 0x00 0x3d99130 0x01 0x00 0x00 0x3d99134 0x01 0x00 0x00 0x3d9913c 0x01 0x00 0x00 0x3d99140 0x01 0x00 0x00 0x3d99144 0x01 0x00 0x00 0x3d99148 0x01 0x00 0x00 0x3d9914c 0x01 0x00 0x00 0x3d99150 0x01 0x00 0x00 0x3d99154 0x01 0x00 0x00 0x3d99198 0x01 0x00 0x00 0x3d9919c 0x01 0x00 0x00 0x3d991a0 0x01 0x00 0x00 0x3d991e0 0x01 0x00 0x00 0x3d991e4 0x01 0x00 0x00 0x3d991e8 0x01 0x00 0x00 0x3d99224 0x01 0x00 0x00 0x3d99228 0x01 0x00 0x00 0x3d99280 0x01 0x00 0x00 0x3d99284 0x01 0x00 0x00 0x3d99288 0x01 0x00 0x00 0x3d9928c 0x01 0x00 0x00 0x3d992cc 0x01 0x00 0x00 0x3d992d0 0x01 0x00 0x00 0x3d992d4 0x01 0x00 0x00 0x3d99314 0x01 0x00 0x00 0x3d99318 0x01 0x00 0x00 0x3d9931c 0x01 0x00 0x00 0x3d99358 0x01 0x00 0x00 0x3d9935c 0x01 0x00 0x00 0x3d99360 0x01 0x00 0x00 0x3d993a0 0x01 0x00 0x00 0x3d993a4 0x01 0x00 0x00 0x3d993e4 0x01 0x00 0x00 0x3d993e8 0x01 0x00 0x00 0x3d993ec 0x01 0x00 0x00 0x3d993f0 0x01 0x00 0x00 0x3d9942c 0x01 0x00 0x00 0x3d99430 0x01 0x00 0x00 0x3d99470 0x01 0x00 0x00 0x3d99474 0x01 0x00 0x00 0x3d99478 0x01 0x00 0x00 0x3d99500 0x01 0x00 0x00 0x3d99504 0x01 0x00 0x00 0x3d99508 0x01 0x00 0x00 0x3d9950c 0x01 0x00 0x00 0x3d99528 0x01 0x00 0x00 0x3d9952c 0x01 0x00 0x00 0x3d99530 0x01 0x00 0x00 0x3d99534 0x01 0x00 0x00 0x3d99538 0x01 0x00 0x00 0x3d9953c 0x01 0x00 0x00 0x3d99540 0x01 0x00 0x00 0x3d99544 0x01 0x00 0x00 0x3d99548 0x01 0x00 0x00 0x3d9954c 0x01 0x00 0x00 0x3d99550 0x01 0x00 0x00 0x3d99554 0x01 0x00 0x00 0x3d99558 0x01 0x00 0x00 0x3d9955c 0x01 0x00 0x00 0x3d99560 0x01 0x00 0x00 0x3d99564 0x01 0x00 0x00 0x3d99568 0x01 0x00 0x00 0x3d9956c 0x01 0x00 0x00 0x3d99570 0x01 0x00 0x00 0x3d99574 0x01 0x00 0x00 0x3d99578 0x01 0x00 0x00 0x3d9957c 0x01 0x00 0x00 0x3d99580 0x01 0x00 0x00 0x3d99584 0x01 0x00 0x00 0x3d99588 0x01 0x00 0x00 0x3d9958c 0x01 0x00 0x00 0x3d99590 0x01 0x00 0x00 0x3d99594 0x01 0x00 0x00 0x3d99598 0x01 0x00 0x00 0x3d9959c 0x01 0x00 0x00 0x3d995a0 0x01 0x00 0x00 0x3d995a4 0x01 0x00 0x00 0x3d995a8 0x01 0x00 0x00 0x3d995ac 0x01 0x00 0x00 0x3d995b0 0x01 0x00 0x00 0x3d995b4 0x01 0x00 0x00 0x3d995b8 0x01 0x00 0x00 0x3d995bc 0x01 0x00 0x00 0x3d995c0 0x01 0x00 0x00 0x3d3b000 0x01 0x00 0x00 0x3d3b004 0x01 0x00 0x00 0x3d3b014 0x01 0x00 0x00 0x3d3b01c 0x01 0x00 0x00 0x3d3b028 0x01 0x00 0x00 0x3d3b0ac 0x01 0x00 0x00 0x3d3b100 0x01 0x00 0x00 0x3d3b104 0x01 0x00 0x00 0x3d3b114 0x01 0x00 0x00 0x3d3b11c 0x01 0x00 0x00 0x3d3b128 0x01 0x00 0x00 0x3d3b1ac 0x01 0x00 0x00 0x3d90000 0x01 0x00 0x00 0x3d90004 0x01 0x00 0x00 0x3d90008 0x01 0x00 0x00 0x3d9000c 0x01 0x00 0x00 0x3d90010 0x01 0x00 0x00 0x3d90014 0x01 0x00 0x00 0x3d90018 0x01 0x00 0x00 0x3d9001c 0x01 0x00 0x00 0x3d90020 0x01 0x00 0x00 0x3d90024 0x01 0x00 0x00 0x3d90028 0x01 0x00 0x00 0x3d9002c 0x01 0x00 0x00 0x3d90030 0x01 0x00 0x00 0x3d90034 0x01 0x00 0x00 0x3d90038 0x01 0x00 0x00 0x3d91000 0x01 0x00 0x00 0x3d91004 0x01 0x00 0x00 0x3d91008 0x01 0x00 0x00 0x3d9100c 0x01 0x00 0x00 0x3d91010 0x01 0x00 0x00 0x3d91014 0x01 0x00 0x00 0x3d91018 0x01 0x00 0x00 0x3d9101c 0x01 0x00 0x00 0x3d91020 0x01 0x00 0x00 0x3d91024 0x01 0x00 0x00 0x3d91028 0x01 0x00 0x00 0x3d9102c 0x01 0x00 0x00 0x3d91030 0x01 0x00 0x00 0x3d91034 0x01 0x00 0x00 0x3d91038 0x01 0x00 0x00 0x3d50000 0x01 0x00 0x00 0x3d50004 0x01 0x00 0x00 0x3d50008 0x01 0x00 0x00 0x3d5000c 0x01 0x00 0x00 0x3d50010 0x01 0x00 0x00 0x3d50014 0x01 0x00 0x00 0x3d50018 0x01 0x00 0x00 0x3d5001c 0x01 0x00 0x00 0x3d50020 0x01 0x00 0x00 0x3d50024 0x01 0x00 0x00 0x3d50028 0x01 0x00 0x00 0x3d5002c 0x01 0x00 0x00 0x3d50030 0x01 0x00 0x00 0x3d50034 0x01 0x00 0x00 0x3d50038 0x01 0x00 0x00 0x3d5003c 0x01 0x00 0x00 0x3d50040 0x01 0x00 0x00 0x3d50044 0x01 0x00 0x00 0x3d50048 0x01 0x00 0x00 0x3d5004c 0x01 0x00 0x00 0x3d50050 0x01 0x00 0x00 0x3d500d0 0x01 0x00 0x00 0x3d500d8 0x01 0x00 0x00 0x3d50100 0x01 0x00 0x00 0x3d50104 0x01 0x00 0x00 0x3d50108 0x01 0x00 0x00 0x3d50200 0x01 0x00 0x00 0x3d50204 0x01 0x00 0x00 0x3d50208 0x01 0x00 0x00 0x3d5020c 0x01 0x00 0x00 0x3d50210 0x01 0x00 0x00 0x3d50400 0x01 0x00 0x00 0x3d50404 0x01 0x00 0x00 0x3d50408 0x01 0x00 0x00 0x3d50450 0x01 0x00 0x00 0x3d50460 0x01 0x00 0x00 0x3d50464 0x01 0x00 0x00 0x3d50490 0x01 0x00 0x00 0x3d50494 0x01 0x00 0x00 0x3d50498 0x01 0x00 0x00 0x3d5049c 0x01 0x00 0x00 0x3d504a0 0x01 0x00 0x00 0x3d504a4 0x01 0x00 0x00 0x3d504a8 0x01 0x00 0x00 0x3d504ac 0x01 0x00 0x00 0x3d504b0 0x01 0x00 0x00 0x3d504b4 0x01 0x00 0x00 0x3d504b8 0x01 0x00 0x00 0x3d50500 0x01 0x00 0x00 0x3d50600 0x01 0x00 0x00 0x3d50d00 0x01 0x00 0x00 0x3d50d04 0x01 0x00 0x00 0x3d50d10 0x01 0x00 0x00 0x3d50d14 0x01 0x00 0x00 0x3d50d18 0x01 0x00 0x00 0x3d50d1c 0x01 0x00 0x00 0x3d50d30 0x01 0x00 0x00 0x3d50d34 0x01 0x00 0x00 0x3d50d38 0x01 0x00 0x00 0x3d50d3c 0x01 0x00 0x00 0x3d50d40 0x01 0x00 0x00 0x3d53d44 0x01 0x00 0x00 0x3d53d4c 0x01 0x00 0x00 0x3d53d50 0x01 0x00 0x00 0x3d8e100 0x01 0x00 0x00 0x3d8e104 0x01 0x00 0x00 0x3d8ec00 0x01 0x00 0x00 0x3d8ec04 0x01 0x00 0x00 0x3d8ec0c 0x01 0x00 0x00 0x3d8ec14 0x01 0x00 0x00 0x3d8ec18 0x01 0x00 0x00 0x3d8ec1c 0x01 0x00 0x00 0x3d8ec20 0x01 0x00 0x00 0x3d8ec24 0x01 0x00 0x00 0x3d8ec28 0x01 0x00 0x00 0x3d8ec2c 0x01 0x00 0x00 0x3d8ec30 0x01 0x00 0x00 0x3d8ec34 0x01 0x00 0x00 0x3d8ec38 0x01 0x00 0x00 0x3d8ec40 0x01 0x00 0x00 0x3d8ec44 0x01 0x00 0x00 0x3d8ec48 0x01 0x00 0x00 0x3d8ec4c 0x01 0x00 0x00 0x3d8ec54 0x01 0x00 0x00 0x3d8ec58 0x01 0x00 0x00 0x3d8ec80 0x01 0x00 0x00 0x3d8eca0 0x01 0x00 0x00 0x3d8ecc0 0x01 0x00 0x00 0x3d7d000 0x01 0x00 0x00 0x3d7d004 0x01 0x00 0x00 0x3d7d008 0x01 0x00 0x00 0x3d7d00c 0x01 0x00 0x00 0x3d7d010 0x01 0x00 0x00 0x3d7d014 0x01 0x00 0x00 0x3d7d018 0x01 0x00 0x00 0x3d7d01c 0x01 0x00 0x00 0x3d7d020 0x01 0x00 0x00 0x3d7d024 0x01 0x00 0x00 0x3d7d028 0x01 0x00 0x00 0x3d7d02c 0x01 0x00 0x00 0x3d7d030 0x01 0x00 0x00 0x3d7d034 0x01 0x00 0x00 0x3d7d03c 0x01 0x00 0x00 0x3d7d040 0x01 0x00 0x00 0x3d7d044 0x01 0x00 0x00 0x3d7d400 0x01 0x00 0x00 0x3d7d41c 0x01 0x00 0x00 0x3d7d424 0x01 0x00 0x00 0x3d7d428 0x01 0x00 0x00 0x3d7d42c 0x01 0x00 0x00 0x3d7e000 0x01 0x00 0x00 0x3d7e004 0x01 0x00 0x00 0x3d7e008 0x01 0x00 0x00 0x3d7e00c 0x01 0x00 0x00 0x3d7e010 0x01 0x00 0x00 0x3d7e01c 0x01 0x00 0x00 0x3d7e020 0x01 0x00 0x00 0x3d7e02c 0x01 0x00 0x00 0x3d7e030 0x01 0x00 0x00 0x3d7e03c 0x01 0x00 0x00 0x3d7e044 0x01 0x00 0x00 0x3d7e04c 0x01 0x00 0x00 0x3d7e050 0x01 0x00 0x00 0x3d7e054 0x01 0x00 0x00 0x3d7e058 0x01 0x00 0x00 0x3d7e05c 0x01 0x00 0x00 0x3d7e064 0x01 0x00 0x00 0x3d7e068 0x01 0x00 0x00 0x3d7e06c 0x01 0x00 0x00 0x3d7e070 0x01 0x00 0x00 0x3d7e090 0x01 0x00 0x00 0x3d7e094 0x01 0x00 0x00 0x3d7e098 0x01 0x00 0x00 0x3d7e09c 0x01 0x00 0x00 0x3d7e0a0 0x01 0x00 0x00 0x3d7e0a4 0x01 0x00 0x00 0x3d7e0a8 0x01 0x00 0x00 0x3d7e0b4 0x01 0x00 0x00 0x3d7e0b8 0x01 0x00 0x00 0x3d7e0bc 0x01 0x00 0x00 0x3d7e0c0 0x01 0x00 0x00 0x3d7e100 0x01 0x00 0x00 0x3d7e104 0x01 0x00 0x00 0x3d7e108 0x01 0x00 0x00 0x3d7e10c 0x01 0x00 0x00 0x3d7e110 0x01 0x00 0x00 0x3d7e114 0x01 0x00 0x00 0x3d7e118 0x01 0x00 0x00 0x3d7e11c 0x01 0x00 0x00 0x3d7e120 0x01 0x00 0x00 0x3d7e124 0x01 0x00 0x00 0x3d7e128 0x01 0x00 0x00 0x3d7e12c 0x01 0x00 0x00 0x3d7e130 0x01 0x00 0x00 0x3d7e134 0x01 0x00 0x00 0x3d7e138 0x01 0x00 0x00 0x3d7e13c 0x01 0x00 0x00 0x3d7e140 0x01 0x00 0x00 0x3d7e144 0x01 0x00 0x00 0x3d7e148 0x01 0x00 0x00 0x3d7e14c 0x01 0x00 0x00 0x3d7e180 0x01 0x00 0x00 0x3d7e1c0 0x01 0x00 0x00 0x3d7e1c4 0x01 0x00 0x00 0x3d7e1c8 0x01 0x00 0x00 0x3d7e1cc 0x01 0x00 0x00 0x3d7e1d0 0x01 0x00 0x00 0x3d7e1d4 0x01 0x00 0x00 0x3d7e1d8 0x01 0x00 0x00 0x3d7e1dc 0x01 0x00 0x00 0x3d7e1e0 0x01 0x00 0x00 0x3d7e1e4 0x01 0x00 0x00 0x3d7e1fc 0x01 0x00 0x00 0x3d7e220 0x01 0x00 0x00 0x3d7e224 0x01 0x00 0x00 0x3d7e300 0x01 0x00 0x00 0x3d7e304 0x01 0x00 0x00 0x3d7e30c 0x01 0x00 0x00 0x3d7e310 0x01 0x00 0x00 0x3d7e340 0x01 0x00 0x00 0x3d7e3b0 0x01 0x00 0x00 0x3d7e3c0 0x01 0x00 0x00 0x3d7e3c4 0x01 0x00 0x00 0x3d7e440 0x01 0x00 0x00 0x3d7e444 0x01 0x00 0x00 0x3d7e448 0x01 0x00 0x00 0x3d7e44c 0x01 0x00 0x00 0x3d7e450 0x01 0x00 0x00 0x3d7e480 0x01 0x00 0x00 0x3d7e484 0x01 0x00 0x00 0x3d7e490 0x01 0x00 0x00 0x3d7e494 0x01 0x00 0x00 0x3d7e4a0 0x01 0x00 0x00 0x3d7e4a4 0x01 0x00 0x00 0x3d7e4b0 0x01 0x00 0x00 0x3d7e4b4 0x01 0x00 0x00 0x3d7e500 0x01 0x00 0x00 0x3d7e508 0x01 0x00 0x00 0x3d7e50c 0x01 0x00 0x00 0x3d7e510 0x01 0x00 0x00 0x3d7e520 0x01 0x00 0x00 0x3d7e524 0x01 0x00 0x00 0x3d7e528 0x01 0x00 0x00 0x3d7e53c 0x01 0x00 0x00 0x3d7e540 0x01 0x00 0x00 0x3d7e544 0x01 0x00 0x00 0x3d7e560 0x01 0x00 0x00 0x3d7e564 0x01 0x00 0x00 0x3d7e568 0x01 0x00 0x00 0x3d7e574 0x01 0x00 0x00 0x3d7e588 0x01 0x00 0x00 0x3d7e590 0x01 0x00 0x00 0x3d7e594 0x01 0x00 0x00 0x3d7e598 0x01 0x00 0x00 0x3d7e59c 0x01 0x00 0x00 0x3d7e5a0 0x01 0x00 0x00 0x3d7e5a4 0x01 0x00 0x00 0x3d7e5a8 0x01 0x00 0x00 0x3d7e5ac 0x01 0x00 0x00 0x3d7e5c0 0x01 0x00 0x00 0x3d7e5c4 0x01 0x00 0x00 0x3d7e5c8 0x01 0x00 0x00 0x3d7e5cc 0x01 0x00 0x00 0x3d7e5d0 0x01 0x00 0x00 0x3d7e5d4 0x01 0x00 0x00 0x3d7e5d8 0x01 0x00 0x00 0x3d7e5dc 0x01 0x00 0x00 0x3d7e5e0 0x01 0x00 0x00 0x3d7e5e4 0x01 0x00 0x00 0x3d7e600 0x01 0x00 0x00 0x3d7e604 0x01 0x00 0x00 0x3d7e610 0x01 0x00 0x00 0x3d7e614 0x01 0x00 0x00 0x3d7e618 0x01 0x00 0x00 0x3d7e648 0x01 0x00 0x00 0x3d7e64c 0x01 0x00 0x00 0x3d7e658 0x01 0x00 0x00 0x3d7e65c 0x01 0x00 0x00 0x3d7e660 0x01 0x00 0x00 0x3d7e664 0x01 0x00 0x00 0x3d7e668 0x01 0x00 0x00 0x3d7e66c 0x01 0x00 0x00 0x3d7e670 0x01 0x00 0x00 0x3d7e674 0x01 0x00 0x00 0x3d7e678 0x01 0x00 0x00 0x3d7e700 0x01 0x00 0x00 0x3d7e714 0x01 0x00 0x00 0x3d7e718 0x01 0x00 0x00 0x3d7e71c 0x01 0x00 0x00 0x3d7e720 0x01 0x00 0x00 0x3d7e724 0x01 0x00 0x00 0x3d7e728 0x01 0x00 0x00 0x3d7e72c 0x01 0x00 0x00 0x3d7e730 0x01 0x00 0x00 0x3d7e734 0x01 0x00 0x00 0x3d7e738 0x01 0x00 0x00 0x3d7e73c 0x01 0x00 0x00 0x3d7e740 0x01 0x00 0x00 0x3d7e744 0x01 0x00 0x00 0x3d7e748 0x01 0x00 0x00 0x3d7e74c 0x01 0x00 0x00 0x3d7e750 0x01 0x00 0x00 0x3d7e7c0 0x01 0x00 0x00 0x3d7e7c4 0x01 0x00 0x00 0x3d7e7e0 0x01 0x00 0x00 0x3d7e7e4 0x01 0x00 0x00 0x3d7e7e8 0x01 0x00 0x00 0x17800010 0x01 0x00 0x00 0x17800024 0x01 0x00 0x00 0x17800038 0x01 0x00 0x00 0x1780003c 0x01 0x00 0x00 0x17800040 0x01 0x00 0x00 0x17800044 0x01 0x00 0x00 0x17800048 0x01 0x00 0x00 0x1780004c 0x01 0x00 0x00 0x17800058 0x01 0x00 0x00 0x17800060 0x01 0x00 0x00 0x17800064 0x01 0x00 0x00 0x1780006c 0x01 0x00 0x00 0x178000f0 0x01 0x00 0x00 0x178000f4 0x01 0x00 0x00 0x178a0204 0x01 0x00 0x00 0x178a0244 0x01 0x00 0x00 0x17e30000 0x01 0x00 0x00 0x17e30008 0x01 0x00 0x00 0x17e30010 0x01 0x00 0x00 0x17e80000 0x01 0x00 0x00 0x17e80008 0x01 0x00 0x00 0x17e80010 0x01 0x00 0x00 0x17f80000 0x01 0x00 0x00 0x17f80008 0x01 0x00 0x00 0x17f80010 0x01 0x00 0x00 0x18080000 0x01 0x00 0x00 0x18080008 0x01 0x00 0x00 0x18080010 0x01 0x00 0x00 0x18180000 0x01 0x00 0x00 0x18180008 0x01 0x00 0x00 0x18180010 0x01 0x00 0x00 0x18280000 0x01 0x00 0x00 0x18280008 0x01 0x00 0x00 0x18280010 0x01 0x00 0x00 0x18380000 0x01 0x00 0x00 0x18380008 0x01 0x00 0x00 0x18380010 0x01 0x00 0x00 0x18480000 0x01 0x00 0x00 0x18480008 0x01 0x00 0x00 0x18480010 0x01 0x00 0x00 0x18580000 0x01 0x00 0x00 0x18580008 0x01 0x00 0x00 0x18580010 0x01 0x00 0x00 0x17810010 0x01 0x00 0x00 0x17810024 0x01 0x00 0x00 0x17810038 0x01 0x00 0x00 0x1781003c 0x01 0x00 0x00 0x17810040 0x01 0x00 0x00 0x17810044 0x01 0x00 0x00 0x17810048 0x01 0x00 0x00 0x1781004c 0x01 0x00 0x00 0x17810058 0x01 0x00 0x00 0x17810060 0x01 0x00 0x00 0x17810064 0x01 0x00 0x00 0x1781006c 0x01 0x00 0x00 0x178100f0 0x01 0x00 0x00 0x178100f4 0x01 0x00 0x00 0x17820010 0x01 0x00 0x00 0x17820024 0x01 0x00 0x00 0x17820038 0x01 0x00 0x00 0x1782003c 0x01 0x00 0x00 0x17820040 0x01 0x00 0x00 0x17820044 0x01 0x00 0x00 0x17820048 0x01 0x00 0x00 0x1782004c 0x01 0x00 0x00 0x17820058 0x01 0x00 0x00 0x17820060 0x01 0x00 0x00 0x17820064 0x01 0x00 0x00 0x178200f0 0x01 0x00 0x00 0x178200f4 0x01 0x00 0x00 0x17830010 0x01 0x00 0x00 0x17830024 0x01 0x00 0x00 0x17830038 0x01 0x00 0x00 0x1783003c 0x01 0x00 0x00 0x17830040 0x01 0x00 0x00 0x17830044 0x01 0x00 0x00 0x17830048 0x01 0x00 0x00 0x1783004c 0x01 0x00 0x00 0x17830058 0x01 0x00 0x00 0x17830060 0x01 0x00 0x00 0x17830064 0x01 0x00 0x00 0x178300f0 0x01 0x00 0x00 0x178300f4 0x01 0x00 0x00 0x17840010 0x01 0x00 0x00 0x17840024 0x01 0x00 0x00 0x17840038 0x01 0x00 0x00 0x1784003c 0x01 0x00 0x00 0x17840040 0x01 0x00 0x00 0x17840044 0x01 0x00 0x00 0x17840048 0x01 0x00 0x00 0x1784004c 0x01 0x00 0x00 0x17840058 0x01 0x00 0x00 0x17840060 0x01 0x00 0x00 0x17840064 0x01 0x00 0x00 0x178400f0 0x01 0x00 0x00 0x178400f4 0x01 0x00 0x00 0x17850010 0x01 0x00 0x00 0x17850024 0x01 0x00 0x00 0x17850038 0x01 0x00 0x00 0x1785003c 0x01 0x00 0x00 0x17850040 0x01 0x00 0x00 0x17850044 0x01 0x00 0x00 0x17850048 0x01 0x00 0x00 0x1785004c 0x01 0x00 0x00 0x17850058 0x01 0x00 0x00 0x17850060 0x01 0x00 0x00 0x17850064 0x01 0x00 0x00 0x178500f0 0x01 0x00 0x00 0x178500f4 0x01 0x00 0x00 0x17860010 0x01 0x00 0x00 0x17860024 0x01 0x00 0x00 0x17860038 0x01 0x00 0x00 0x1786003c 0x01 0x00 0x00 0x17860040 0x01 0x00 0x00 0x17860044 0x01 0x00 0x00 0x17860048 0x01 0x00 0x00 0x1786004c 0x01 0x00 0x00 0x17860058 0x01 0x00 0x00 0x17860060 0x01 0x00 0x00 0x17860064 0x01 0x00 0x00 0x178600f0 0x01 0x00 0x00 0x178600f4 0x01 0x00 0x00 0x17870010 0x01 0x00 0x00 0x17870024 0x01 0x00 0x00 0x17870038 0x01 0x00 0x00 0x1787003c 0x01 0x00 0x00 0x17870040 0x01 0x00 0x00 0x17870044 0x01 0x00 0x00 0x17870048 0x01 0x00 0x00 0x1787004c 0x01 0x00 0x00 0x17870058 0x01 0x00 0x00 0x17870060 0x01 0x00 0x00 0x17870064 0x01 0x00 0x00 0x178700f0 0x01 0x00 0x00 0x178700f4 0x01 0x00 0x00 0x178a0010 0x01 0x00 0x00 0x178a0024 0x01 0x00 0x00 0x178a0038 0x01 0x00 0x00 0x178a003c 0x01 0x00 0x00 0x178a0040 0x01 0x00 0x00 0x178a0044 0x01 0x00 0x00 0x178a0048 0x01 0x00 0x00 0x178a004c 0x01 0x00 0x00 0x178a006c 0x01 0x00 0x00 0x178a0070 0x01 0x00 0x00 0x178a0074 0x01 0x00 0x00 0x178a0078 0x01 0x00 0x00 0x178a007c 0x01 0x00 0x00 0x178a0084 0x01 0x00 0x00 0x178a00f4 0x01 0x00 0x00 0x178a00f8 0x01 0x00 0x00 0x178a00fc 0x01 0x00 0x00 0x178a0100 0x01 0x00 0x00 0x178a0104 0x01 0x00 0x00 0x178a0118 0x01 0x00 0x00 0x178a011c 0x01 0x00 0x00 0x178a0120 0x01 0x00 0x00 0x178a0124 0x01 0x00 0x00 0x178a0128 0x01 0x00 0x00 0x178a012c 0x01 0x00 0x00 0x178a0130 0x01 0x00 0x00 0x178a0134 0x01 0x00 0x00 0x178a0138 0x01 0x00 0x00 0x178a0158 0x01 0x00 0x00 0x178a015c 0x01 0x00 0x00 0x178a0160 0x01 0x00 0x00 0x178a0164 0x01 0x00 0x00 0x178a0168 0x01 0x00 0x00 0x178a0170 0x01 0x00 0x00 0x178a0174 0x01 0x00 0x00 0x178a0188 0x01 0x00 0x00 0x178a018c 0x01 0x00 0x00 0x178a0190 0x01 0x00 0x00 0x178a0194 0x01 0x00 0x00 0x178a0198 0x01 0x00 0x00 0x178a01ac 0x01 0x00 0x00 0x178a01b0 0x01 0x00 0x00 0x178a01b4 0x01 0x00 0x00 0x178a01b8 0x01 0x00 0x00 0x178a01bc 0x01 0x00 0x00 0x178a01c0 0x01 0x00 0x00 0x178a01c8 0x01 0x00 0x00 0x17880010 0x01 0x00 0x00 0x17880024 0x01 0x00 0x00 0x17880038 0x01 0x00 0x00 0x1788003c 0x01 0x00 0x00 0x17880040 0x01 0x00 0x00 0x17880044 0x01 0x00 0x00 0x17880048 0x01 0x00 0x00 0x1788004c 0x01 0x00 0x00 0x17890010 0x01 0x00 0x00 0x17890024 0x01 0x00 0x00 0x17890038 0x01 0x00 0x00 0x1789003c 0x01 0x00 0x00 0x17890040 0x01 0x00 0x00 0x17890044 0x01 0x00 0x00 0x17890048 0x01 0x00 0x00 0x1789004c 0x01 0x00 0x00 0x1908005c 0x01 0x00 0x00 0x190800c8 0x01 0x00 0x00 0x190800d4 0x01 0x00 0x00 0x190800e0 0x01 0x00 0x00 0x190800ec 0x01 0x00 0x00 0x190800f8 0x01 0x00 0x00 0x190801b4 0x01 0x00 0x00 0x190a80f8 0x01 0x00 0x00 0x190a80fc 0x01 0x00 0x00 0x190a8100 0x01 0x00 0x00 0x190a8104 0x01 0x00 0x00 0x190a8108 0x01 0x00 0x00 0x190a810c 0x01 0x00 0x00 0x190a8110 0x01 0x00 0x00 0x190a816c 0x01 0x00 0x00 0x190a8170 0x01 0x00 0x00 0x190a8174 0x01 0x00 0x00 0x190a8178 0x01 0x00 0x00 0x190a818c 0x01 0x00 0x00 0x190a8190 0x01 0x00 0x00 0x190a8194 0x01 0x00 0x00 0x190a8198 0x01 0x00 0x00 0x190a819c 0x01 0x00 0x00 0x190a81a0 0x01 0x00 0x00 0x190a81c8 0x01 0x00 0x00 0x190a81f8 0x01 0x00 0x00 0x190a84c4 0x01 0x00 0x00 0x190a8804 0x01 0x00 0x00 0x190a880c 0x01 0x00 0x00 0x190a8860 0x01 0x00 0x00 0x190a8864 0x01 0x00 0x00 0x190a8868 0x01 0x00 0x00 0x190a9188 0x01 0x00 0x00 0x190a918c 0x01 0x00 0x00 0x190a9190 0x01 0x00 0x00 0x190a9194 0x01 0x00 0x00 0x190a9198 0x01 0x00 0x00 0x190a919c 0x01 0x00 0x00 0x190a91a0 0x01 0x00 0x00 0x190a91a4 0x01 0x00 0x00 0x190a91c8 0x01 0x00 0x00 0x190aa044 0x01 0x00 0x00 0x19220348 0x01 0x00 0x00 0x19220480 0x01 0x00 0x00 0x19222400 0x01 0x00 0x00 0x19223220 0x01 0x00 0x00 0x19223224 0x01 0x00 0x00 0x19223228 0x01 0x00 0x00 0x1922322c 0x01 0x00 0x00 0x19223308 0x01 0x00 0x00 0x19223318 0x01 0x00 0x00 0x19238100 0x01 0x00 0x00 0x19242044 0x01 0x00 0x00 0x19242048 0x01 0x00 0x00 0x1924204c 0x01 0x00 0x00 0x192420b0 0x01 0x00 0x00 0x19242104 0x01 0x00 0x00 0x19242114 0x01 0x00 0x00 0x19248004 0x01 0x00 0x00 0x19248008 0x01 0x00 0x00 0x1924800c 0x01 0x00 0x00 0x19248010 0x01 0x00 0x00 0x1924c030 0x01 0x00 0x00 0x19250020 0x01 0x00 0x00 0x19252028 0x01 0x00 0x00 0x1926004c 0x01 0x00 0x00 0x19260050 0x01 0x00 0x00 0x19260054 0x01 0x00 0x00 0x19260058 0x01 0x00 0x00 0x1926005c 0x01 0x00 0x00 0x19260060 0x01 0x00 0x00 0x19260064 0x01 0x00 0x00 0x19260068 0x01 0x00 0x00 0x19320348 0x01 0x00 0x00 0x19320480 0x01 0x00 0x00 0x19322400 0x01 0x00 0x00 0x19323220 0x01 0x00 0x00 0x19323224 0x01 0x00 0x00 0x19323228 0x01 0x00 0x00 0x1932322c 0x01 0x00 0x00 0x19323308 0x01 0x00 0x00 0x19323318 0x01 0x00 0x00 0x19338100 0x01 0x00 0x00 0x19342044 0x01 0x00 0x00 0x19342048 0x01 0x00 0x00 0x1934204c 0x01 0x00 0x00 0x193420b0 0x01 0x00 0x00 0x19342104 0x01 0x00 0x00 0x19342114 0x01 0x00 0x00 0x19348004 0x01 0x00 0x00 0x19348008 0x01 0x00 0x00 0x1934800c 0x01 0x00 0x00 0x19348010 0x01 0x00 0x00 0x1934c030 0x01 0x00 0x00 0x19350020 0x01 0x00 0x00 0x19352028 0x01 0x00 0x00 0x1936004c 0x01 0x00 0x00 0x19360050 0x01 0x00 0x00 0x19360054 0x01 0x00 0x00 0x19360058 0x01 0x00 0x00 0x1936005c 0x01 0x00 0x00 0x19360060 0x01 0x00 0x00 0x19360064 0x01 0x00 0x00 0x19360068 0x01 0x00 0x00 0x19620348 0x01 0x00 0x00 0x19620480 0x01 0x00 0x00 0x19622400 0x01 0x00 0x00 0x19623220 0x01 0x00 0x00 0x19623224 0x01 0x00 0x00 0x19623228 0x01 0x00 0x00 0x1962322c 0x01 0x00 0x00 0x19623308 0x01 0x00 0x00 0x19623318 0x01 0x00 0x00 0x19638100 0x01 0x00 0x00 0x19642044 0x01 0x00 0x00 0x19642048 0x01 0x00 0x00 0x1964204c 0x01 0x00 0x00 0x196420b0 0x01 0x00 0x00 0x19642104 0x01 0x00 0x00 0x19642114 0x01 0x00 0x00 0x19648004 0x01 0x00 0x00 0x19648008 0x01 0x00 0x00 0x1964800c 0x01 0x00 0x00 0x19648010 0x01 0x00 0x00 0x1964c030 0x01 0x00 0x00 0x19650020 0x01 0x00 0x00 0x19652028 0x01 0x00 0x00 0x1966004c 0x01 0x00 0x00 0x19660050 0x01 0x00 0x00 0x19660054 0x01 0x00 0x00 0x19660058 0x01 0x00 0x00 0x1966005c 0x01 0x00 0x00 0x19660060 0x01 0x00 0x00 0x19660064 0x01 0x00 0x00 0x19660068 0x01 0x00 0x00 0x19720348 0x01 0x00 0x00 0x19720480 0x01 0x00 0x00 0x19722400 0x01 0x00 0x00 0x19723220 0x01 0x00 0x00 0x19723224 0x01 0x00 0x00 0x19723228 0x01 0x00 0x00 0x1972322c 0x01 0x00 0x00 0x19723308 0x01 0x00 0x00 0x19723318 0x01 0x00 0x00 0x19738100 0x01 0x00 0x00 0x19742044 0x01 0x00 0x00 0x19742048 0x01 0x00 0x00 0x1974204c 0x01 0x00 0x00 0x197420b0 0x01 0x00 0x00 0x19742104 0x01 0x00 0x00 0x19742114 0x01 0x00 0x00 0x19748004 0x01 0x00 0x00 0x19748008 0x01 0x00 0x00 0x1974800c 0x01 0x00 0x00 0x19748010 0x01 0x00 0x00 0x1974c030 0x01 0x00 0x00 0x19750020 0x01 0x00 0x00 0x19752028 0x01 0x00 0x00 0x1976004c 0x01 0x00 0x00 0x19760050 0x01 0x00 0x00 0x19760054 0x01 0x00 0x00 0x19760058 0x01 0x00 0x00 0x1976005c 0x01 0x00 0x00 0x19760060 0x01 0x00 0x00 0x19760064 0x01 0x00 0x00 0x19760068 0x01 0x00 0x00 0x1925802c 0x01 0x00 0x00 0x1925809c 0x01 0x00 0x00 0x192580a0 0x01 0x00 0x00 0x192580a8 0x01 0x00 0x00 0x192580ac 0x01 0x00 0x00 0x192580b0 0x01 0x00 0x00 0x192580b8 0x01 0x00 0x00 0x192580c0 0x01 0x00 0x00 0x192580c4 0x01 0x00 0x00 0x192580c8 0x01 0x00 0x00 0x192580cc 0x01 0x00 0x00 0x192580d0 0x01 0x00 0x00 0x192580d4 0x01 0x00 0x00 0x192580d8 0x01 0x00 0x00 0x192580e0 0x01 0x00 0x00 0x192580e8 0x01 0x00 0x00 0x192580f0 0x01 0x00 0x00 0x192580f8 0x01 0x00 0x00 0x19258100 0x01 0x00 0x00 0x19258108 0x01 0x00 0x00 0x19258110 0x01 0x00 0x00 0x19258118 0x01 0x00 0x00 0x19258120 0x01 0x00 0x00 0x19258128 0x01 0x00 0x00 0x19258210 0x01 0x00 0x00 0x19258214 0x01 0x00 0x00 0x19258218 0x01 0x00 0x00 0x19259010 0x01 0x00 0x00 0x19259070 0x01 0x00 0x00 0x1925b004 0x01 0x00 0x00 0x1965802c 0x01 0x00 0x00 0x1965809c 0x01 0x00 0x00 0x196580a0 0x01 0x00 0x00 0x196580a8 0x01 0x00 0x00 0x196580ac 0x01 0x00 0x00 0x196580b0 0x01 0x00 0x00 0x196580b8 0x01 0x00 0x00 0x196580c0 0x01 0x00 0x00 0x196580c4 0x01 0x00 0x00 0x196580c8 0x01 0x00 0x00 0x196580cc 0x01 0x00 0x00 0x196580d0 0x01 0x00 0x00 0x196580d4 0x01 0x00 0x00 0x196580d8 0x01 0x00 0x00 0x196580e0 0x01 0x00 0x00 0x196580e8 0x01 0x00 0x00 0x196580f0 0x01 0x00 0x00 0x196580f8 0x01 0x00 0x00 0x19658100 0x01 0x00 0x00 0x19658108 0x01 0x00 0x00 0x19658110 0x01 0x00 0x00 0x19658118 0x01 0x00 0x00 0x19658120 0x01 0x00 0x00 0x19658128 0x01 0x00 0x00 0x19658210 0x01 0x00 0x00 0x19658214 0x01 0x00 0x00 0x19658218 0x01 0x00 0x00 0x19659010 0x01 0x00 0x00 0x19659070 0x01 0x00 0x00 0x1965b004 0x01 0x00 0x00 0x1935802c 0x01 0x00 0x00 0x1935809c 0x01 0x00 0x00 0x193580a0 0x01 0x00 0x00 0x193580a8 0x01 0x00 0x00 0x193580ac 0x01 0x00 0x00 0x193580b0 0x01 0x00 0x00 0x193580b8 0x01 0x00 0x00 0x193580c0 0x01 0x00 0x00 0x193580c4 0x01 0x00 0x00 0x193580c8 0x01 0x00 0x00 0x193580cc 0x01 0x00 0x00 0x193580d0 0x01 0x00 0x00 0x193580d4 0x01 0x00 0x00 0x193580d8 0x01 0x00 0x00 0x193580e0 0x01 0x00 0x00 0x193580e8 0x01 0x00 0x00 0x193580f0 0x01 0x00 0x00 0x193580f8 0x01 0x00 0x00 0x19358100 0x01 0x00 0x00 0x19358108 0x01 0x00 0x00 0x19358110 0x01 0x00 0x00 0x19358118 0x01 0x00 0x00 0x19358120 0x01 0x00 0x00 0x19358128 0x01 0x00 0x00 0x19358210 0x01 0x00 0x00 0x19358214 0x01 0x00 0x00 0x19358218 0x01 0x00 0x00 0x19359010 0x01 0x00 0x00 0x19359070 0x01 0x00 0x00 0x1935b004 0x01 0x00 0x00 0x1975802c 0x01 0x00 0x00 0x1975809c 0x01 0x00 0x00 0x197580a0 0x01 0x00 0x00 0x197580a8 0x01 0x00 0x00 0x197580ac 0x01 0x00 0x00 0x197580b0 0x01 0x00 0x00 0x197580b8 0x01 0x00 0x00 0x197580c0 0x01 0x00 0x00 0x197580c4 0x01 0x00 0x00 0x197580c8 0x01 0x00 0x00 0x197580cc 0x01 0x00 0x00 0x197580d0 0x01 0x00 0x00 0x197580d4 0x01 0x00 0x00 0x197580d8 0x01 0x00 0x00 0x197580e0 0x01 0x00 0x00 0x197580e8 0x01 0x00 0x00 0x197580f0 0x01 0x00 0x00 0x197580f8 0x01 0x00 0x00 0x19758100 0x01 0x00 0x00 0x19758108 0x01 0x00 0x00 0x19758110 0x01 0x00 0x00 0x19758118 0x01 0x00 0x00 0x19758120 0x01 0x00 0x00 0x19758128 0x01 0x00 0x00 0x19758210 0x01 0x00 0x00 0x19758214 0x01 0x00 0x00 0x19758218 0x01 0x00 0x00 0x19759010 0x01 0x00 0x00 0x19759070 0x01 0x00 0x00 0x1975b004 0x01 0x00 0x00 0x192c0310 0x01 0x00 0x00 0x192c0400 0x01 0x00 0x00 0x192c0404 0x01 0x00 0x00 0x192c0410 0x01 0x00 0x00 0x192c0414 0x01 0x00 0x00 0x192c0418 0x01 0x00 0x00 0x192c0420 0x01 0x00 0x00 0x192c0424 0x01 0x00 0x00 0x192c0430 0x01 0x00 0x00 0x192c0440 0x01 0x00 0x00 0x192c0448 0x01 0x00 0x00 0x192c04a0 0x01 0x00 0x00 0x192c04b0 0x01 0x00 0x00 0x192c04b4 0x01 0x00 0x00 0x192c04b8 0x01 0x00 0x00 0x192c04d0 0x01 0x00 0x00 0x192c04d4 0x01 0x00 0x00 0x192c341c 0x01 0x00 0x00 0x192c5804 0x01 0x00 0x00 0x192c590c 0x01 0x00 0x00 0x192c5a14 0x01 0x00 0x00 0x192c5c1c 0x01 0x00 0x00 0x192c5c38 0x01 0x00 0x00 0x192c9100 0x01 0x00 0x00 0x192c9110 0x01 0x00 0x00 0x192c9120 0x01 0x00 0x00 0x192c9180 0x01 0x00 0x00 0x192c9184 0x01 0x00 0x00 0x193c0310 0x01 0x00 0x00 0x193c0400 0x01 0x00 0x00 0x193c0404 0x01 0x00 0x00 0x193c0410 0x01 0x00 0x00 0x193c0414 0x01 0x00 0x00 0x193c0418 0x01 0x00 0x00 0x193c0420 0x01 0x00 0x00 0x193c0424 0x01 0x00 0x00 0x193c0430 0x01 0x00 0x00 0x193c0440 0x01 0x00 0x00 0x193c0448 0x01 0x00 0x00 0x193c04a0 0x01 0x00 0x00 0x193c04b0 0x01 0x00 0x00 0x193c04b4 0x01 0x00 0x00 0x193c04b8 0x01 0x00 0x00 0x193c04d0 0x01 0x00 0x00 0x193c04d4 0x01 0x00 0x00 0x193c341c 0x01 0x00 0x00 0x193c5804 0x01 0x00 0x00 0x193c590c 0x01 0x00 0x00 0x193c5a14 0x01 0x00 0x00 0x193c5c1c 0x01 0x00 0x00 0x193c5c38 0x01 0x00 0x00 0x193c9100 0x01 0x00 0x00 0x193c9110 0x01 0x00 0x00 0x193c9120 0x01 0x00 0x00 0x193c9180 0x01 0x00 0x00 0x193c9184 0x01 0x00 0x00 0x196c0310 0x01 0x00 0x00 0x196c0400 0x01 0x00 0x00 0x196c0404 0x01 0x00 0x00 0x196c0410 0x01 0x00 0x00 0x196c0414 0x01 0x00 0x00 0x196c0418 0x01 0x00 0x00 0x196c0420 0x01 0x00 0x00 0x196c0424 0x01 0x00 0x00 0x196c0430 0x01 0x00 0x00 0x196c0440 0x01 0x00 0x00 0x196c0448 0x01 0x00 0x00 0x196c04a0 0x01 0x00 0x00 0x196c04b0 0x01 0x00 0x00 0x196c04b4 0x01 0x00 0x00 0x196c04b8 0x01 0x00 0x00 0x196c04d0 0x01 0x00 0x00 0x196c04d4 0x01 0x00 0x00 0x196c341c 0x01 0x00 0x00 0x196c5804 0x01 0x00 0x00 0x196c590c 0x01 0x00 0x00 0x196c5a14 0x01 0x00 0x00 0x196c5c1c 0x01 0x00 0x00 0x196c5c38 0x01 0x00 0x00 0x196c9100 0x01 0x00 0x00 0x196c9110 0x01 0x00 0x00 0x196c9120 0x01 0x00 0x00 0x196c9180 0x01 0x00 0x00 0x196c9184 0x01 0x00 0x00 0x197c0310 0x01 0x00 0x00 0x197c0400 0x01 0x00 0x00 0x197c0404 0x01 0x00 0x00 0x197c0410 0x01 0x00 0x00 0x197c0414 0x01 0x00 0x00 0x197c0418 0x01 0x00 0x00 0x197c0420 0x01 0x00 0x00 0x197c0424 0x01 0x00 0x00 0x197c0430 0x01 0x00 0x00 0x197c0440 0x01 0x00 0x00 0x197c0448 0x01 0x00 0x00 0x197c04a0 0x01 0x00 0x00 0x197c04b0 0x01 0x00 0x00 0x197c04b4 0x01 0x00 0x00 0x197c04b8 0x01 0x00 0x00 0x197c04d0 0x01 0x00 0x00 0x197c04d4 0x01 0x00 0x00 0x197c341c 0x01 0x00 0x00 0x197c5804 0x01 0x00 0x00 0x197c590c 0x01 0x00 0x00 0x197c5a14 0x01 0x00 0x00 0x197c5c1c 0x01 0x00 0x00 0x197c5c38 0x01 0x00 0x00 0x197c9100 0x01 0x00 0x00 0x197c9110 0x01 0x00 0x00 0x197c9120 0x01 0x00 0x00 0x197c9180 0x01 0x00 0x00 0x197c9184 0x01 0x00 0x00 0x192c5cac 0x01 0x00 0x00 0x192c5cb0 0x01 0x00 0x00 0x192c5cb4 0x01 0x00 0x00 0x196c5cac 0x01 0x00 0x00 0x196c5cb0 0x01 0x00 0x00 0x196c5cb4 0x01 0x00 0x00 0x193c5cac 0x01 0x00 0x00 0x193c5cb0 0x01 0x00 0x00 0x193c5cb4 0x01 0x00 0x00 0x197c5cac 0x01 0x00 0x00 0x197c5cb0 0x01 0x00 0x00 0x197c5cb4 0x01 0x00 0x00 0x190ba28c 0x01 0x00 0x00 0x190ba294 0x01 0x00 0x00 0x190ba29c 0x01 0x00 0x00 0x192e0618 0x01 0x00 0x00 0x192e0684 0x01 0x00 0x00 0x192e068c 0x01 0x00 0x00 0x193e0618 0x01 0x00 0x00 0x193e0684 0x01 0x00 0x00 0x193e068c 0x01 0x00 0x00 0x196e0618 0x01 0x00 0x00 0x196e0684 0x01 0x00 0x00 0x196e068c 0x01 0x00 0x00 0x197e0618 0x01 0x00 0x00 0x197e0684 0x01 0x00 0x00 0x197e068c 0x01 0x00 0x00 0x19281e64 0x01 0x00 0x00 0x19281ea0 0x01 0x00 0x00 0x19283e64 0x01 0x00 0x00 0x19283ea0 0x01 0x00 0x00 0x1928527c 0x01 0x00 0x00 0x19285290 0x01 0x00 0x00 0x192854ec 0x01 0x00 0x00 0x192854f4 0x01 0x00 0x00 0x19285514 0x01 0x00 0x00 0x1928551c 0x01 0x00 0x00 0x19285524 0x01 0x00 0x00 0x19285548 0x01 0x00 0x00 0x19285550 0x01 0x00 0x00 0x19285558 0x01 0x00 0x00 0x192855b8 0x01 0x00 0x00 0x192855c0 0x01 0x00 0x00 0x192855ec 0x01 0x00 0x00 0x19285870 0x01 0x00 0x00 0x192858a0 0x01 0x00 0x00 0x192858a8 0x01 0x00 0x00 0x192858b0 0x01 0x00 0x00 0x192858b8 0x01 0x00 0x00 0x192858d8 0x01 0x00 0x00 0x192858dc 0x01 0x00 0x00 0x192858f4 0x01 0x00 0x00 0x192858fc 0x01 0x00 0x00 0x19285920 0x01 0x00 0x00 0x19285928 0x01 0x00 0x00 0x19285944 0x01 0x00 0x00 0x19286604 0x01 0x00 0x00 0x1928660c 0x01 0x00 0x00 0x19381e64 0x01 0x00 0x00 0x19381ea0 0x01 0x00 0x00 0x19383e64 0x01 0x00 0x00 0x19383ea0 0x01 0x00 0x00 0x1938527c 0x01 0x00 0x00 0x19385290 0x01 0x00 0x00 0x193854ec 0x01 0x00 0x00 0x193854f4 0x01 0x00 0x00 0x19385514 0x01 0x00 0x00 0x1938551c 0x01 0x00 0x00 0x19385524 0x01 0x00 0x00 0x19385548 0x01 0x00 0x00 0x19385550 0x01 0x00 0x00 0x19385558 0x01 0x00 0x00 0x193855b8 0x01 0x00 0x00 0x193855c0 0x01 0x00 0x00 0x193855ec 0x01 0x00 0x00 0x19385870 0x01 0x00 0x00 0x193858a0 0x01 0x00 0x00 0x193858a8 0x01 0x00 0x00 0x193858b0 0x01 0x00 0x00 0x193858b8 0x01 0x00 0x00 0x193858d8 0x01 0x00 0x00 0x193858dc 0x01 0x00 0x00 0x193858f4 0x01 0x00 0x00 0x193858fc 0x01 0x00 0x00 0x19385920 0x01 0x00 0x00 0x19385928 0x01 0x00 0x00 0x19385944 0x01 0x00 0x00 0x19386604 0x01 0x00 0x00 0x1938660c 0x01 0x00 0x00 0x19681e64 0x01 0x00 0x00 0x19681ea0 0x01 0x00 0x00 0x19683e64 0x01 0x00 0x00 0x19683ea0 0x01 0x00 0x00 0x1968527c 0x01 0x00 0x00 0x19685290 0x01 0x00 0x00 0x196854ec 0x01 0x00 0x00 0x196854f4 0x01 0x00 0x00 0x19685514 0x01 0x00 0x00 0x1968551c 0x01 0x00 0x00 0x19685524 0x01 0x00 0x00 0x19685548 0x01 0x00 0x00 0x19685550 0x01 0x00 0x00 0x19685558 0x01 0x00 0x00 0x196855b8 0x01 0x00 0x00 0x196855c0 0x01 0x00 0x00 0x196855ec 0x01 0x00 0x00 0x19685870 0x01 0x00 0x00 0x196858a0 0x01 0x00 0x00 0x196858a8 0x01 0x00 0x00 0x196858b0 0x01 0x00 0x00 0x196858b8 0x01 0x00 0x00 0x196858d8 0x01 0x00 0x00 0x196858dc 0x01 0x00 0x00 0x196858f4 0x01 0x00 0x00 0x196858fc 0x01 0x00 0x00 0x19685920 0x01 0x00 0x00 0x19685928 0x01 0x00 0x00 0x19685944 0x01 0x00 0x00 0x19686604 0x01 0x00 0x00 0x1968660c 0x01 0x00 0x00 0x19781e64 0x01 0x00 0x00 0x19781ea0 0x01 0x00 0x00 0x19783e64 0x01 0x00 0x00 0x19783ea0 0x01 0x00 0x00 0x1978527c 0x01 0x00 0x00 0x19785290 0x01 0x00 0x00 0x197854ec 0x01 0x00 0x00 0x197854f4 0x01 0x00 0x00 0x19785514 0x01 0x00 0x00 0x1978551c 0x01 0x00 0x00 0x19785524 0x01 0x00 0x00 0x19785548 0x01 0x00 0x00 0x19785550 0x01 0x00 0x00 0x19785558 0x01 0x00 0x00 0x197855b8 0x01 0x00 0x00 0x197855c0 0x01 0x00 0x00 0x197855ec 0x01 0x00 0x00 0x19785870 0x01 0x00 0x00 0x197858a0 0x01 0x00 0x00 0x197858a8 0x01 0x00 0x00 0x197858b0 0x01 0x00 0x00 0x197858b8 0x01 0x00 0x00 0x197858d8 0x01 0x00 0x00 0x197858dc 0x01 0x00 0x00 0x197858f4 0x01 0x00 0x00 0x197858fc 0x01 0x00 0x00 0x19785920 0x01 0x00 0x00 0x19785928 0x01 0x00 0x00 0x19785944 0x01 0x00 0x00 0x19786604 0x01 0x00 0x00 0x1978660c 0x01 0x00 0x00 0x610110 0x01 0x00 0x00 0x610114 0x01 0x00 0x00 0x610118 0x01 0x00 0x00 0x61011c 0x01 0x00 0x00 0x610120 0x01 0x00 0x00 0x1908e01c 0x01 0x00 0x00 0x1908e030 0x01 0x00 0x00 0x19032020 0x01 0x00 0x00 0x19032024 0x01 0x00 0x01 0x19030040 0x01 0x01 0x01 0x1903005c 0x22c000 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c001 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c002 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c003 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c004 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c005 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c006 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c007 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c008 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c009 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c00a 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c00b 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c00c 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c00d 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c00e 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c00f 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c010 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c011 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c012 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c013 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c014 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c015 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c016 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c017 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c018 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c019 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c01a 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c01b 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c01c 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c01d 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c01e 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c01f 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c300 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c341 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c7b1 0x01 0x00 0x19030010 0x01 0x00 0x00 0x32302028 0x01 0x00 0x00 0x320a4404 0x01 0x00 0x00 0x320a4408 0x01 0x00 0x00 0x323b0404 0x01 0x00 0x00 0x323b0408 0x01 0x00 0x00 0xb2b1020 0x01 0x00 0x00 0xb2b1024 0x01 0x00>;
			};
		};

		tpdm@10801000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10801000 0x1000>;
			atid = <0x43>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x39f>;
			status = "disabled";
			coresight-name = "coresight-tpdm-modem-1";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x15b>;
						phandle = <0x1b6>;
					};
				};
			};
		};

		qcom,rimps@17400000 {
			reg = <0x17400000 0x10 0x17d90000 0x2000>;
			#mbox-cells = <0x01>;
			interrupts = <0x00 0x3e 0x04>;
			#size-cells = <0x02>;
			phandle = <0x92>;
			#address-cells = <0x02>;
			compatible = "qcom,rimps";
		};

		i2c@a84000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg = <0xa84000 0x4000>;
			qcom,clk-freq-out = <0x61a80>;
			pinctrl-1 = <0xe9>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x6a 0x24 0x88 0x24 0x89>;
			interrupts = <0x00 0x162 0x04>;
			qcom,wrapper-core = <0xe5>;
			pinctrl-0 = <0xe8>;
			dmas = <0xe4 0x00 0x01 0x03 0x40 0x00 0xe4 0x01 0x01 0x03 0x40 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x361>;
			status = "okay";
			#address-cells = <0x01>;
			compatible = "qcom,i2c-geni";

			cs40l26a@40 {
				reg = <0x40>;
				cirrus,dbc-rise-headroom = <0xb7278>;
				samsung,f0-tracking-offset = <0x00>;
				cirrus,fw-defer;
				reset-gpios = <0x3c 0xb4 0x00>;
				cirrus,dbc-env-rel-coef = <0x7fb43c>;
				cirrus,dbc-enable;
				pinctrl-0 = <0x54c 0x54d>;
				cirrus,dbc-tx-lvl-hold-off-ms = <0x00>;
				#sound-dai-cells = <0x01>;
				cirrus,dbc-tx-lvl-thresh-fs = <0x1c09c0>;
				pinctrl-names = "default";
				samsung,f0-tracking;
				cirrus,dbc-fall-headroom = <0xb7278>;
				irq-gpio = <0x4fa 0x09 0x00>;
				phandle = <0x684>;
				cirrus,asp-gain-scale-pct = <0x64>;
				cirrus,pm-active-timeout-ms = <0x00>;
				compatible = "cirrus,cs40l26a";
			};

			nq@28 {
				interrupt-parent = <0x3c>;
				reg = <0x28>;
				pinctrl-1 = <0x2ed 0x2ef>;
				qcom,sn-irq = <0x3c 0x2e 0x00>;
				interrupts = <0x2e 0x00>;
				interrupt-names = "nfc_irq";
				qcom,sn-vdd-1p8-voltage = <0x1b7740 0x1b7740>;
				qcom,sn-vdd-1p8-supply = <0x3d>;
				pinctrl-0 = <0x2ec 0x2ee>;
				qcom,sn-firm = <0x3c 0x2d 0x00>;
				pinctrl-names = "nfc_active\0nfc_suspend";
				qcom,sn-clkreq = <0x3c 0x23 0x00>;
				status = "disabled";
				qcom,sn-ven = <0x3c 0x22 0x00>;
				qcom,sn-vdd-1p8-current = <0x26548>;
				compatible = "qcom,sn-nci";
			};
		};

		samsung,param {
			phandle = <0x69d>;
			status = "okay";
			compatible = "samsung,param";

			samsung,qcom-param {
				sec,negative_offset = <0x100000>;
				phandle = <0x69e>;
				sec,bdev_path = "PARTUUID=2da26441-884e-456c-afbb-721626d69933";
				status = "okay";
				compatible = "samsung,qcom-param";
			};
		};

		i2c@880000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg = <0x880000 0x4000>;
			pinctrl-1 = <0x101>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x78 0x24 0x8a 0x24 0x8b>;
			interrupts = <0x00 0x175 0x04>;
			qcom,wrapper-core = <0x103>;
			pinctrl-0 = <0x100>;
			dmas = <0x102 0x00 0x00 0x03 0x40 0x00 0x102 0x01 0x00 0x03 0x40 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x36d>;
			status = "okay";
			#address-cells = <0x01>;
			compatible = "qcom,i2c-geni";

			sm5451@63 {
				sm5451,rpcm = <0x7918>;
				reg = <0x63>;
				sm5451,pps_lr = <0x3f7a0>;
				phandle = <0x67d>;
				compatible = "siliconmitus,sm5451";
			};

			max77705@66 {
				max77705,bc1p2_retry_count = <0x02>;
				reg = <0x66>;
				max77705,irq-gpio = <0x4cf 0x05 0x01>;
				max77705,fw_product_id = <0x0b>;
				max77705,support-audio;
				max77705,snkcap_data = [04 2c 91 01 36 c8 d0 02 00 c8 90 41 8b 33 21 dc c0];
				pinctrl-0 = <0x54b>;
				max77705,wakeup;
				pinctrl-names = "default";
				max77705,extra_fw_enable = <0x00>;
				phandle = <0x683>;
				status = "okay";
				compatible = "maxim,max77705";

				max77705_pdic {
					support_pd_role_swap;
					status = "okay";
					compatible = "maxim,max77705_pdic";
				};
			};
		};

		qcom,msm_fastrpc {
			qcom,fastrpc-gids = <0xb5c>;
			qcom,rpc-latency-us = <0xeb>;
			qcom,fastrpc-adsp-sensors-pdr;
			qcom,qos-cores = <0x00 0x01 0x02 0x03>;
			qcom,adsp-remoteheap-vmid = <0x16 0x25>;
			phandle = <0x34c>;
			qcom,fastrpc-adsp-audio-pdr;
			compatible = "qcom,msm-fastrpc-compute";

			qcom,msm_fastrpc_compute_cb16 {
				dma-coherent;
				iommus = <0x5c 0x102b 0x420 0x5c 0x216b 0x400>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb10 {
				dma-coherent;
				iommus = <0x5c 0x1803 0x00>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb1 {
				dma-coherent;
				iommus = <0x5c 0x2161 0x400 0x5c 0x1021 0x420>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb13 {
				dma-coherent;
				iommus = <0x5c 0x541 0x00>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				label = "sdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb3 {
				dma-coherent;
				iommus = <0x5c 0x2163 0x400 0x5c 0x1023 0x420>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb8 {
				dma-coherent;
				iommus = <0x5c 0x2168 0x400 0x5c 0x1028 0x420>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb5 {
				dma-coherent;
				iommus = <0x5c 0x2165 0x400 0x5c 0x1025 0x420>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb11 {
				dma-coherent;
				iommus = <0x5c 0x1804 0x00>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb6 {
				dma-coherent;
				iommus = <0x5c 0x2166 0x400 0x5c 0x1026 0x420>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb14 {
				dma-coherent;
				iommus = <0x5c 0x542 0x00>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				label = "sdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb9 {
				dma-coherent;
				iommus = <0x5c 0x2169 0x400 0x5c 0x1029 0x420>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				label = "cdsprpc-smd";
				qcom,iommu-vmid = <0x0a>;
				qcom,secure-context-bank;
				qcom,iommu-dma-addr-pool = <0x60000000 0x78000000>;
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb19 {
				dma-coherent;
				iommus = <0x5c 0x102e 0x420 0x5c 0x216e 0x400>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb17 {
				dma-coherent;
				iommus = <0x5c 0x102c 0x420 0x5c 0x216c 0x400>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb4 {
				dma-coherent;
				iommus = <0x5c 0x2164 0x400 0x5c 0x1024 0x420>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb7 {
				dma-coherent;
				iommus = <0x5c 0x2167 0x400 0x5c 0x1027 0x420>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb15 {
				dma-coherent;
				iommus = <0x5c 0x543 0x00>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				label = "sdsprpc-smd";
				shared-cb = <0x04>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb2 {
				dma-coherent;
				iommus = <0x5c 0x2162 0x400 0x5c 0x1022 0x420>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb12 {
				dma-coherent;
				iommus = <0x5c 0x1805 0x00>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb18 {
				dma-coherent;
				iommus = <0x5c 0x102d 0x420 0x5c 0x216d 0x400>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				compatible = "qcom,msm-fastrpc-compute-cb";
			};
		};

		replicator@10046000 {
			clock-names = "apb_pclk";
			reg-names = "replicator-base";
			reg = <0x10046000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb909>;
			phandle = <0x3cc>;
			coresight-name = "coresight-replicator_qdss";
			compatible = "arm,primecell";

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x205>;
						phandle = <0x203>;
					};
				};
			};

			out-ports {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				port@0 {

					endpoint {
						remote-endpoint = <0x206>;
						phandle = <0x207>;
					};
				};
			};
		};

		dmesg-dump {
			peer-name = <0x02>;
			qcom,primary-vm;
			gunyah-label = <0x04>;
			shared-buffer = <0x54>;
			compatible = "qcom,dmesg-dump";
		};

		tpda@10004000 {
			clock-names = "apb_pclk";
			reg-names = "tpda-base";
			reg = <0x10004000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb969>;
			phandle = <0x3c3>;
			qcom,tpda-atid = <0x41>;
			coresight-name = "coresight-tpda-qdss";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1e5>;
						phandle = <0x14e>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1e4>;
						phandle = <0x14c>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1e6>;
						phandle = <0x1e9>;
					};
				};
			};
		};

		qcom,gdsc@19d004 {
			qcom,gds-timeout = <0x1f4>;
			reg = <0x19d004 0x04>;
			qcom,retain-regs;
			qcom,no-status-check-on-disable;
			regulator-name = "gcc_pcie_1_gdsc";
			qcom,collapse-vote = <0x2d 0x01>;
			parent-supply = <0x1e>;
			phandle = <0x246>;
			compatible = "qcom,gdsc";
		};

		qcom,pmic_glink {
			qcom,subsys-name = "lpass";
			qcom,protection-domain = "tms/servreg\0msm/adsp/charger_pd";
			depends-on-supply = <0x90>;
			qcom,pmic-glink-channel = "PMIC_RTR_ADSP_APPS";
			compatible = "qcom,pmic-glink";

			qcom,altmode {
				phandle = <0x335>;
				#altmode-cells = <0x01>;
				compatible = "qcom,altmode-glink";
			};

			qcom,ucsi {
				phandle = <0x334>;
				compatible = "qcom,ucsi-glink";

				connector {

					port {

						endpoint {
							remote-endpoint = <0x4fe>;
							phandle = <0x4fd>;
						};
					};
				};
			};

			qcom,battery_charger {
				qcom,wireless-fw-name = "idt9415.bin";
				qcom,thermal-mitigation = <0x2dc6c0 0x16e360 0xf4240 0x7a120>;
				phandle = <0x333>;
				compatible = "qcom,battery-charger";
			};
		};

		qcom,cci1@ac16000 {
			src-clock-name = "cci_1_clk_src";
			clock-names = "cci_1_clk_src\0cci_1_clk";
			clock-cntl-level = "lowsvs";
			reg-names = "cci";
			reg = <0xac16000 0x1000>;
			pctrl-map-names = "m0\0m1";
			pinctrl-1 = <0x596>;
			clocks = <0x27 0x0a 0x27 0x09>;
			interrupts = <0x00 0x10f 0x01>;
			interrupt-names = "cci1";
			regulator-names = "gdscr";
			reg-cam-base = <0x16000>;
			pinctrl-2 = <0x597>;
			pinctrl-0 = <0x595>;
			clock-rates = <0x23c3460 0x00>;
			cell-index = <0x01>;
			pinctrl-names = "m0_active\0m0_suspend\0m1_active\0m1_suspend";
			phandle = <0x6d7>;
			pinctrl-3 = <0x598>;
			gdscr-supply = <0x274>;
			status = "ok";
			pctrl-idx-mapping = <0x00 0x01>;
			compatible = "qcom,cci\0simple-bus";

			qcom,eeprom11 {
				reg = <0x03>;
				rgltr-min-voltage = <0x1b7740>;
				regulator-names = "cam_vio";
				slave-addr = <0xa2>;
				rgltr-cntrl-support;
				cell-index = <0x0b>;
				rgltr-load-current = <0x30d40>;
				cci-master = <0x01>;
				cam_vio-supply = <0x59c>;
				phandle = <0x59d>;
				rgltr-max-voltage = <0x1b7740>;
				status = "ok";
				compatible = "qcom,eeprom";
			};

			qcom,cam-sensor13 {
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				csiphy-sd-index = <0x04>;
				gpio-reset = <0x01>;
				cam,valid = <0x01>;
				sensor-position-pitch = <0x00>;
				eeprom-src = <0x59d>;
				cam,isp = <0x00>;
				rgltr-min-voltage = <0x100590 0x1b7740 0x2ab980 0x00>;
				pinctrl-1 = <0x5a1>;
				clocks = <0x27 0x54>;
				cam,fw_dump = <0x00>;
				sensor-position-roll = <0x10e>;
				gpios = <0x3c 0x68 0x00 0x4d0 0x15 0x00>;
				cam,dual_open = <0x00>;
				regulator-names = "cam_vdig\0cam_vio\0cam_vana\0cam_clk";
				cam,cal_memory = <0x02>;
				sensor-mode = <0x00>;
				cam,companion_chip = <0x00>;
				pinctrl-0 = <0x5a0>;
				cam_clk-supply = <0x274>;
				rgltr-cntrl-support;
				cam_vana-supply = <0x59f>;
				clock-rates = <0x124f800>;
				cam,ois = <0x00>;
				cell-index = <0x0d>;
				gpio-req-tbl-num = <0x00 0x01>;
				cam,upgrade = <0x00>;
				rgltr-load-current = <0x30d40 0x30d40 0x30d40 0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				cci-master = <0x01>;
				cam,fw_write = <0x00>;
				cam_vio-supply = <0x59c>;
				phandle = <0x6dd>;
				cam_vdig-supply = <0x59e>;
				cam,core_voltage = <0x00>;
				rgltr-max-voltage = <0x100590 0x1b7740 0x2ab980 0x00>;
				status = "ok";
				sensor-position-yaw = <0x00>;
				gpio-no-mux = <0x00>;
				cam,read_version = <0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK4\0VT10M2_RST_N";
				gpio-req-tbl-flags = <0x01 0x00>;
				compatible = "qcom,cam-sensor";
			};

			qcom,actuator0 {
				qcom,cam-power-seq-type = "cam_vio\0cam_vaf";
				qcom,cam-power-seq-cfg-val = <0x01 0x01>;
				reg = <0x18>;
				rgltr-min-voltage = <0x30d400 0x1b7740>;
				i2c-freq-mode = <0x01>;
				regulator-names = "cam_vaf\0cam_vio";
				slave-addr = <0x18>;
				cam_vaf-supply = <0x59b>;
				rgltr-cntrl-support;
				cell-index = <0x00>;
				rgltr-load-current = <0x2710 0x2710>;
				cci-master = <0x00>;
				qcom,cam-power-seq-delay = <0x01 0x0c>;
				cam_vio-supply = <0x59a>;
				phandle = <0x5ba>;
				rgltr-max-voltage = <0x30d400 0x1b7740>;
				status = "ok";
				compatible = "qcom,actuator";
			};

			qcom,eeprom0 {
				reg = <0x00>;
				cam_v_custom1-supply = <0x583>;
				rgltr-min-voltage = <0x2191c0 0x1b7740 0x1b7740>;
				i2c-freq-mode = <0x01>;
				regulator-names = "cam_vana\0cam_vio\0cam_v_custom1";
				sensor-mode = <0x00>;
				slave-addr = <0xa0>;
				sensor-position = <0x01>;
				rgltr-cntrl-support;
				cam_vana-supply = <0x599>;
				cell-index = <0x00>;
				rgltr-load-current = <0x1388 0x1d4c0 0x1d4c0>;
				cci-master = <0x00>;
				cam_vio-supply = <0x59a>;
				phandle = <0x5b9>;
				rgltr-max-voltage = <0x2191c0 0x1b7740 0x1b7740>;
				status = "ok";
				gpio-no-mux = <0x00>;
				compatible = "qcom,eeprom";
			};

			qcom,i2c_standard_mode {
				hw-tsu-sto = <0xcc>;
				hw-scl-stretch-en = <0x00>;
				hw-tsu-sta = <0xe7>;
				hw-thd-dat = <0x16>;
				cci-clk-src = <0x23c3460>;
				hw-trdhld = <0x06>;
				hw-tlow = <0xae>;
				hw-thd-sta = <0xa2>;
				hw-tbuf = <0xe3>;
				phandle = <0x6d8>;
				status = "ok";
				hw-tsp = <0x03>;
				hw-thigh = <0xc9>;
			};

			qcom,i2c_fast_mode {
				hw-tsu-sto = <0x28>;
				hw-scl-stretch-en = <0x00>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				cci-clk-src = <0x23c3460>;
				hw-trdhld = <0x06>;
				hw-tlow = <0x38>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				phandle = <0x6d9>;
				status = "ok";
				hw-tsp = <0x03>;
				hw-thigh = <0x26>;
			};

			qcom,cam-sensor11 {
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				csiphy-sd-index = <0x04>;
				gpio-reset = <0x01>;
				cam,valid = <0x00>;
				sensor-position-pitch = <0x00>;
				eeprom-src = <0x59d>;
				cam,isp = <0x00>;
				rgltr-min-voltage = <0x100590 0x1b7740 0x2ab980 0x00>;
				pinctrl-1 = <0x5a1>;
				clocks = <0x27 0x54>;
				cam,fw_dump = <0x00>;
				sensor-position-roll = <0x10e>;
				gpios = <0x3c 0x68 0x00 0x4d0 0x15 0x00>;
				cam,dual_open = <0x00>;
				regulator-names = "cam_vdig\0cam_vio\0cam_vana\0cam_clk";
				cam,cal_memory = <0x02>;
				sensor-mode = <0x00>;
				cam,companion_chip = <0x00>;
				pinctrl-0 = <0x5a0>;
				cam_clk-supply = <0x274>;
				rgltr-cntrl-support;
				cam_vana-supply = <0x59f>;
				clock-rates = <0x124f800>;
				cam,ois = <0x00>;
				cell-index = <0x0b>;
				gpio-req-tbl-num = <0x00 0x01>;
				cam,upgrade = <0x00>;
				rgltr-load-current = <0x30d40 0x30d40 0x30d40 0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				cci-master = <0x01>;
				cam,fw_write = <0x00>;
				cam_vio-supply = <0x59c>;
				phandle = <0x6dc>;
				cam_vdig-supply = <0x59e>;
				cam,core_voltage = <0x00>;
				rgltr-max-voltage = <0x100590 0x1b7740 0x2ab980 0x00>;
				status = "ok";
				sensor-position-yaw = <0x00>;
				gpio-no-mux = <0x00>;
				cam,read_version = <0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK4\0VT10M2_RST_N";
				gpio-req-tbl-flags = <0x01 0x00>;
				compatible = "qcom,cam-sensor";
			};

			qcom,i2c_custom_mode {
				hw-tsu-sto = <0x11>;
				hw-scl-stretch-en = <0x01>;
				hw-tsu-sta = <0x12>;
				hw-thd-dat = <0x10>;
				cci-clk-src = <0x23c3460>;
				hw-trdhld = <0x03>;
				hw-tlow = <0x16>;
				hw-thd-sta = <0x0f>;
				hw-tbuf = <0x18>;
				phandle = <0x6da>;
				status = "ok";
				hw-tsp = <0x03>;
				hw-thigh = <0x10>;
			};

			qcom,i2c_fast_plus_mode {
				hw-tsu-sto = <0x11>;
				hw-scl-stretch-en = <0x00>;
				hw-tsu-sta = <0x12>;
				hw-thd-dat = <0x10>;
				cci-clk-src = <0x23c3460>;
				hw-trdhld = <0x03>;
				hw-tlow = <0x16>;
				hw-thd-sta = <0x0f>;
				hw-tbuf = <0x18>;
				phandle = <0x6db>;
				status = "ok";
				hw-tsp = <0x03>;
				hw-thigh = <0x10>;
			};
		};

		i2c@890000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg = <0x890000 0x4000>;
			pinctrl-1 = <0x119>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x80 0x24 0x8a 0x24 0x8b>;
			interrupts = <0x00 0x24a 0x04>;
			qcom,wrapper-core = <0x103>;
			pinctrl-0 = <0x118>;
			dmas = <0x102 0x00 0x04 0x03 0x40 0x00 0x102 0x01 0x04 0x03 0x40 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x377>;
			status = "disabled";
			#address-cells = <0x01>;
			compatible = "qcom,i2c-geni";
		};

		turing_etm0 {
			atid = <0x26 0x27>;
			qcom,inst-id = <0x0d>;
			phandle = <0x394>;
			coresight-name = "coresight-turing-etm0";
			compatible = "qcom,coresight-remote-etm";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x14f>;
						phandle = <0x18a>;
					};
				};
			};
		};

		qcom,pcie@1c00000 {
			#interrupt-cells = <0x01>;
			interconnect-names = "icc_path";
			interrupt-map = <0x00 0x00 0x00 0x00 0x01 0x00 0x8c 0x04 0x00 0x00 0x00 0x01 0x01 0x00 0x95 0x04 0x00 0x00 0x00 0x02 0x01 0x00 0x96 0x04 0x00 0x00 0x00 0x03 0x01 0x00 0x97 0x04 0x00 0x00 0x00 0x04 0x01 0x00 0x98 0x04>;
			clock-names = "pcie_0_pipe_clk\0pcie_0_ref_clk_src\0pcie_0_aux_clk\0pcie_0_cfg_ahb_clk\0pcie_0_mstr_axi_clk\0pcie_0_slv_axi_clk\0pcie_0_ldo\0pcie_0_slv_q2a_axi_clk\0pcie_phy_refgen_clk\0pcie_ddrss_sf_tbu_clk\0pcie_aggre_noc_0_axi_clk\0pcie_aggre_noc_1_axi_clk\0pcie_pipe_clk_mux\0pcie_pipe_clk_ext_src";
			dma-coherent;
			qcom,phy-status-offset = <0x214>;
			qcom,phy-sequence-override = <0x338 0x08 0x00 0x368 0x05 0x00 0x36c 0x05 0x00>;
			reg-names = "parf\0phy\0dm_core\0elbi\0iatu\0conf";
			qcom,vreg-1p8-voltage-level = <0x124f80 0x124f80 0x4650>;
			wake-gpio = <0x3c 0x60 0x00>;
			interrupt-map-mask = <0x00 0x00 0x00 0xffffffff>;
			interrupt-parent = <0x237>;
			reg = <0x1c00000 0x3000 0x1c06000 0x2000 0x60000000 0xf1d 0x60000f20 0xa8 0x60001000 0x1000 0x60100000 0x100000>;
			perst-gpio = <0x3c 0x5e 0x00>;
			ranges = <0x1000000 0x00 0x60200000 0x60200000 0x00 0x100000 0x2000000 0x00 0x60300000 0x60300000 0x00 0x3d00000>;
			qcom,drv-supported;
			qcom,bw-scale = <0x40 0x40 0x124f800 0x40 0x40 0x124f800 0x100 0x100 0x5f5e100>;
			vreg-cx-supply = <0x1e>;
			pinctrl-1 = <0x239 0x23c 0x23b>;
			qcom,num-parf-testbus-sel = <0xb9>;
			subpcb-det-lower-gpio = <0x3c 0x6b 0x00>;
			clocks = <0x24 0x36 0x20 0x00 0x24 0x2f 0x24 0x31 0x24 0x33 0x24 0x38 0x24 0x32 0x24 0x39 0x24 0x34 0x24 0x1a 0x24 0x08 0x24 0x09 0x24 0x37 0x24 0x01>;
			interrupts = <0x00 0x01 0x02 0x03 0x04>;
			qcom,phy-sequence = <0x240 0x03 0x00 0xc0 0x01 0x00 0xcc 0x31 0x00 0xd0 0x01 0x00 0x60 0xde 0x00 0x64 0x07 0x00 0x00 0x4c 0x00 0x04 0x06 0x00 0xe0 0x90 0x00 0xe4 0x82 0x00 0xf4 0x07 0x00 0x70 0x02 0x00 0x10 0x02 0x00 0x74 0x16 0x00 0x14 0x16 0x00 0x78 0x36 0x00 0x18 0x36 0x00 0x110 0x08 0x00 0xbc 0x0e 0x00 0x120 0x42 0x00 0x80 0x0a 0x00 0x84 0x1a 0x00 0x20 0x14 0x00 0x24 0x34 0x00 0x88 0x82 0x00 0x28 0x68 0x00 0x90 0x55 0x00 0x94 0x55 0x00 0x98 0x03 0x00 0x30 0xab 0x00 0x34 0xaa 0x00 0x38 0x02 0x00 0x140 0x14 0x00 0x164 0x34 0x00 0x3c 0x01 0x00 0x1c 0x04 0x00 0x174 0x16 0x00 0x1bc 0x0f 0x00 0x170 0xa0 0x00 0x11a4 0x38 0x00 0x10dc 0x11 0x00 0x1160 0xbf 0x00 0x1164 0xbf 0x00 0x1168 0xb7 0x00 0x116c 0xea 0x00 0x115c 0x3f 0x00 0x1174 0x5c 0x00 0x1178 0x9c 0x00 0x117c 0x1a 0x00 0x1180 0x89 0x00 0x1170 0xdc 0x00 0x1188 0x94 0x00 0x118c 0x5b 0x00 0x1190 0x1a 0x00 0x1194 0x89 0x00 0x10cc 0xf0 0x00 0x1008 0x09 0x00 0x1014 0x05 0x00 0x104c 0x08 0x00 0x1050 0x08 0x00 0x10d8 0x0f 0x00 0x1118 0x1c 0x00 0x10f8 0x07 0x00 0x11f8 0x08 0x00 0xe84 0x15 0x00 0xe90 0x3f 0x00 0xee4 0x02 0x00 0xe40 0x06 0x00 0xe3c 0x17 0x00 0x2dc 0x05 0x00 0x388 0x77 0x00 0x398 0x0b 0x00 0x3e0 0x0f 0x00 0x60c 0x1d 0x00 0x614 0x07 0x00 0x620 0xc1 0x00 0x694 0x00 0x00 0x3d0 0x8c 0x00 0x1424 0x01 0x00 0x1428 0x01 0x00 0x200 0x00 0x00 0x244 0x03 0x00>;
			interrupt-names = "int_global_int\0int_a\0int_b\0int_c\0int_d";
			gdsc-vdd-supply = <0x23d>;
			qcom,slv-addr-space-size = <0x4000000>;
			reset-names = "pcie_0_core_reset\0pcie_0_phy_reset";
			interconnects = <0xbf 0x33 0x46 0x200>;
			qcom,l1-2-th-scale = <0x02>;
			qcom,phy-status-bit = <0x06>;
			pinctrl-0 = <0x239 0x23a 0x23b>;
			qcom,boot-option = <0x01>;
			vreg-1p8-supply = <0x234>;
			linux,pci-domain = <0x00>;
			cell-index = <0x00>;
			subpcb-det-upper-gpio = <0x4cf 0x03 0x00>;
			max-clock-frequency-hz = <0x00 0x00 0x124f800 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x5f5e100 0x00 0x00 0x00 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x02>;
			qcom,vreg-mx-voltage-level = <0xffff 0x100 0x00>;
			qcom,ep-latency = <0x0a>;
			resets = <0x24 0x04 0x24 0x07>;
			qcom,drv-l1ss-timeout-us = <0x1388>;
			qcom,phy-power-down-offset = <0x240>;
			phandle = <0x237>;
			qcom,clk-power-manage-en;
			qcom,target-link-speed = <0x02>;
			qcom,vreg-cx-voltage-level = <0xffff 0x100 0x00>;
			iommu-map = <0x00 0x5c 0x1c00 0x01 0x100 0x5c 0x1c01 0x01>;
			status = "ok";
			qcom,pcie-phy-ver = <0x60>;
			qcom,vreg-0p9-voltage-level = <0xd6d80 0xd6d80 0x125c0>;
			#address-cells = <0x03>;
			qcom,aux-clk-freq = <0x14>;
			msi-map = <0x00 0x238 0x5980 0x01 0x100 0x238 0x5981 0x01>;
			qcom,config-recovery;
			qcom,l1-2-th-value = <0x96>;
			vreg-0p9-supply = <0x233>;
			qcom,smmu-sid-base = <0x1c00>;
			qcom,no-l0s-supported;
			compatible = "qcom,pci-msm";
			vreg-mx-supply = <0x1f>;

			pcie0_rp {
				reg = <0x00 0x00 0x00 0x00 0x00>;
				#size-cells = <0x00>;
				phandle = <0x43c>;
				#address-cells = <0x05>;

				cnss_pci {
					memory-region = <0x23f>;
					qcom,iommu-group = <0x23e>;
					reg = <0x00 0x00 0x00 0x00 0x00>;
					#size-cells = <0x01>;
					phandle = <0x43d>;
					status = "ok";
					#address-cells = <0x01>;

					cnss_pci_iommu_group {
						qcom,iommu-faults = "stall-disable\0HUPCF\0no-CFRE\0non-fatal";
						qcom,iommu-msi-size = <0x1000>;
						qcom,iommu-pagetable = "coherent";
						qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
						phandle = <0x23e>;
						qcom,iommu-dma = "fastmap";
					};
				};
			};
		};

		qcom,smp2p_sleepstate {
			interrupt-parent = <0xaf>;
			interrupts = <0x00 0x00>;
			interrupt-names = "smp2p-sleepstate-in";
			qcom,smem-states = <0xae 0x00>;
			compatible = "qcom,smp2p-sleepstate";
		};

		spi@984000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0x984000 0x4000>;
			pinctrl-1 = <0xcd>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x58 0x24 0x86 0x24 0x87>;
			interrupts = <0x00 0x25a 0x04>;
			qcom,wrapper-core = <0xc4>;
			pinctrl-0 = <0xcc>;
			dmas = <0xc7 0x00 0x01 0x01 0x40 0x00 0xc7 0x01 0x01 0x01 0x40 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x353>;
			status = "disabled";
			#address-cells = <0x01>;
			compatible = "qcom,spi-geni";
		};

		dsi_panel_pwr_supply_sim {
			#size-cells = <0x00>;
			phandle = <0x64c>;
			#address-cells = <0x01>;

			qcom,panel-supply-entry@0 {
				qcom,supply-post-on-sleep = <0x14>;
				reg = <0x00>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-name = "dummy";
				qcom,supply-enable-load = <0x30d40>;
				qcom,supply-max-voltage = <0x1b7740>;
				qcom,supply-min-voltage = <0x1b7740>;
			};
		};

		qcom,csiphy4@acec000 {
			src-clock-name = "csi4phytimer_clk_src";
			clock-names = "cphy_rx_clk_src\0csiphy4_clk\0csi4phytimer_clk_src\0csi4phytimer_clk";
			clock-cntl-level = "lowsvs\0nominal";
			reg-names = "csiphy";
			reg = <0xacec000 0x2000>;
			rgltr-min-voltage = <0x00 0x124f80 0xd6d80>;
			clocks = <0x27 0x17 0x27 0x2b 0x27 0x21 0x27 0x20>;
			interrupts = <0x00 0x7a 0x01>;
			interrupt-names = "CSIPHY4";
			csi-vdd-0p9-supply = <0x233>;
			csi-vdd-1p2-supply = <0x2f9>;
			regulator-names = "gdscr\0csi-vdd-1p2\0csi-vdd-0p9";
			reg-cam-base = <0xec000>;
			rgltr-cntrl-support;
			clock-rates = <0x17d78400 0x00 0x17d78400 0x00 0x1c9c3800 0x00 0x17d78400 0x00>;
			cell-index = <0x04>;
			rgltr-load-current = <0x00 0xe808 0x23e38>;
			phandle = <0x6ce>;
			shared-clks = <0x01 0x00 0x00 0x00>;
			gdscr-supply = <0x274>;
			rgltr-max-voltage = <0x00 0x130b00 0xdea80>;
			status = "ok";
			rgltr-enable-sync = <0x01>;
			compatible = "qcom,csiphy-v2.1.3\0qcom,csiphy";
		};

		samsung,sec_hdm {
			memory-region = <0x577>;
		};

		wsa_core_clk {
			qcom,codec-lpass-clk-id = <0x309>;
			#clock-cells = <0x01>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			phandle = <0x72a>;
			qcom,codec-ext-clk-src = <0x03>;
			compatible = "qcom,audio-ref-clk";
		};

		funnel@10d0f000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x10d0f000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb908>;
			phandle = <0x3af>;
			coresight-name = "coresight-funnel-ddr_dl1";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x17a>;
						phandle = <0x179>;
					};
				};
			};

			out-ports {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x17b>;
						phandle = <0x180>;
					};
				};
			};
		};

		cti@10982000 {
			clock-names = "apb_pclk";
			reg = <0x10982000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3e3>;
			coresight-name = "coresight-cti-turing_dl_cti_0";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		qcom,msm-dai-tdm-quat-tx {
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			phandle = <0x4a6>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			compatible = "qcom,msm-dai-tdm";

			qcom,msm-dai-q6-tdm-quat-tx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x4a7>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		qcom,msm-quin-auxpcm {
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			phandle = <0x493>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-auxpcm-interface = "quinary";
		};

		qcom,cam-sync {
			status = "ok";
			compatible = "qcom,cam-sync";
		};

		syscon@3d99504 {
			reg = <0x3d99504 0x04>;
			phandle = <0x31>;
			compatible = "syscon";
		};

		qcom,spmi@c432000 {
			#interrupt-cells = <0x04>;
			reg-names = "cnfg\0core\0chnls\0obsrvr\0intr";
			interrupts-extended = <0x42 0x03 0x04>;
			reg = <0xc432000 0x4000 0xc400000 0x3000 0xc500000 0x400000 0xc440000 0x80000 0xc4d0000 0x10000>;
			qcom,channel = <0x00>;
			qcom,ee = <0x00>;
			interrupt-controller;
			interrupt-names = "periph_irq";
			cell-index = <0x00>;
			depends-on-supply = <0x8c>;
			#size-cells = <0x00>;
			qcom,bus-id = <0x01>;
			phandle = <0x8e>;
			#address-cells = <0x02>;
			compatible = "qcom,spmi-pmic-arb";
		};

		qcom,mpm2-sleep-counter@c221000 {
			reg = <0xc221000 0x1000>;
			clock-frequency = <0x8000>;
			compatible = "qcom,mpm2-sleep-counter";
		};

		qcom,smp2p-modem {
			qcom,local-pid = <0x00>;
			interrupt-parent = <0x90>;
			interrupts = <0x02 0x02 0x01>;
			qcom,smem = <0x1b3 0x1ac>;
			mboxes = <0x90 0x02 0x02>;
			qcom,remote-pid = <0x01>;
			compatible = "qcom,smp2p";

			slave-kernel {
				#interrupt-cells = <0x02>;
				interrupt-controller;
				qcom,entry-name = "slave-kernel";
				phandle = <0x9f>;
			};

			qcom,smp2p-ipa-1-out {
				#qcom,smem-state-cells = <0x01>;
				qcom,entry-name = "ipa";
				phandle = <0xb6>;
			};

			qcom,smp2p-ipa-1-in {
				#interrupt-cells = <0x02>;
				interrupt-controller;
				qcom,entry-name = "ipa";
				phandle = <0xb7>;
			};

			master-kernel {
				#qcom,smem-state-cells = <0x01>;
				qcom,entry-name = "master-kernel";
				phandle = <0xa0>;
			};
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
		};

		spi@998000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0x998000 0x4000>;
			pinctrl-1 = <0xe1>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x62 0x24 0x86 0x24 0x87>;
			interrupts = <0x00 0x25f 0x04>;
			qcom,wrapper-core = <0xc4>;
			pinctrl-0 = <0xe0>;
			dmas = <0xc7 0x00 0x06 0x01 0x40 0x00 0xc7 0x01 0x06 0x01 0x40 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x35e>;
			status = "disabled";
			#address-cells = <0x01>;
			compatible = "qcom,spi-geni";
		};

		qcom,gdsc@adf2004 {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <0x1f4>;
			reg = <0xadf2004 0x04>;
			qcom,retain-regs;
			regulator-name = "cam_cc_ife_1_gdsc";
			clocks = <0x24 0x0f>;
			parent-supply = <0x2b>;
			phandle = <0x26e>;
			compatible = "qcom,gdsc";
		};

		qcom,dsi-display-secondary {
			qcom,panel-te-source = <0x01>;
			clock-names = "pll_byte_clk0\0pll_dsi_clk0\0pll_byte_clk1\0pll_dsi_clk1\0mdp_core_clk";
			label = "secondary";
			qcom,dsi-ctrl = <0x516 0x517>;
			qcom,dsi-phy = <0x518 0x519>;
			pinctrl-1 = <0x521 0x522>;
			clocks = <0x518 0x00 0x518 0x01 0x519 0x02 0x519 0x03 0x26 0x3c>;
			qcom,platform-te-gpio = <0x3c 0x57 0x00>;
			qcom,demura-panel-id = <0x00 0x00>;
			qcom,dsi-default-panel = <0x523>;
			vddio-supply = <0x308>;
			pinctrl-0 = <0x51f 0x520>;
			pinctrl-names = "panel_active\0panel_suspend";
			vci-supply = <0x309>;
			phandle = <0x500>;
			qcom,mdp = <0x50f>;
			compatible = "qcom,dsi-display";
		};

		syscon@3d9953c {
			reg = <0x3d9953c 0x04>;
			phandle = <0x30>;
			compatible = "syscon";
		};

		qcom,msm-rtb {
			qcom,rtb-size = <0x100000>;
			compatible = "qcom,msm-rtb";
		};

		cti@10c61000 {
			clock-names = "apb_pclk";
			reg = <0x10c61000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3e2>;
			coresight-name = "coresight-cti-mdss_dl_cti";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		cti@1080b000 {
			clock-names = "apb_pclk";
			reg = <0x1080b000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3f2>;
			coresight-name = "coresight-cti-mss_q6_cti";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		cti@1098b000 {
			clock-names = "apb_pclk";
			reg = <0x1098b000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3e5>;
			coresight-name = "coresight-cti-turing_q6_cti";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		qcom,ipe0@ac42000 {
			nrt-device;
			src-clock-name = "ipe_nps_clk_src";
			clock-names = "ipe_nps_ahb_clk\0ipe_nps_fast_ahb_clk\0ipe_pps_fast_ahb_clk\0ipe_nps_clk_src\0ipe_nps_clk\0ipe_pps_clk\0cam_cc_cpas_ipe_nps_clk";
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			reg-names = "ipe0_top";
			cam_hw_pid = <0x16 0x17 0x1e>;
			reg = <0xac42000 0x16000>;
			clocks = <0x27 0x44 0x27 0x47 0x27 0x49 0x27 0x46 0x27 0x45 0x27 0x48 0x27 0x13>;
			regulator-names = "ipe0-vdd";
			reg-cam-base = <0x42000>;
			clock-rates = <0x00 0x00 0x00 0x15b23300 0x00 0x00 0x00 0x00 0x00 0x00 0x1dcd6500 0x00 0x00 0x00 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x00 0x00 0x00 0x29b92700 0x00 0x00 0x00 0x00 0x00 0x00 0x29b92700 0x00 0x00 0x00>;
			cell-index = <0x00>;
			clock-control-debugfs = "true";
			phandle = <0x719>;
			status = "ok";
			ipe0-vdd-supply = <0x270>;
			compatible = "qcom,cam-ipe680";
		};

		tpdm@10b0d000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10b0d000 0x1000>;
			atid = <0x47>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x38f>;
			coresight-name = "coresight-tpdm-swao-1";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x14a>;
						phandle = <0x1f8>;
					};
				};
			};
		};

		qcom,mdss_dsi_phy1@ae96900 {
			reg-names = "dsi_phy\0pll_base\0dyn_refresh_base";
			reg = <0xae96400 0xa00 0xae96900 0x400 0xae96200 0xa0>;
			label = "dsi-phy-1";
			vdda-0p9-supply = <0x233>;
			pll-label = "dsi_pll_5nm";
			cell-index = <0x01>;
			qcom,dsi-pll-ssc-mode = "down-spread";
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			#clock-cells = <0x01>;
			phandle = <0x519>;
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			compatible = "qcom,dsi-phy-v4.3.2";

			qcom,phy-supply-entries {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				qcom,phy-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-disable-load = <0x00>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-enable-load = <0x17e08>;
					qcom,supply-max-voltage = <0xe9e30>;
					qcom,supply-min-voltage = <0xd6d80>;
				};
			};
		};

		qcom,jpegdma@ac2b000 {
			nrt-device;
			src-clock-name = "jpegdma_clk_src";
			clock-names = "jpegdma_clk_src\0jpegdma_clk";
			clock-cntl-level = "nominal";
			reg-names = "jpegdma_hw";
			cam_hw_pid = <0x0d 0x0f>;
			reg = <0xac2b000 0x1000>;
			clocks = <0x27 0x4b 0x27 0x4a>;
			interrupts = <0x00 0x1db 0x01>;
			gdsc-supply = <0x274>;
			interrupt-names = "jpegdma";
			regulator-names = "gdsc";
			reg-cam-base = <0x2b000>;
			clock-rates = <0x23c34600 0x00>;
			cell-index = <0x00>;
			cam_hw_rd_mid = <0x00>;
			phandle = <0x71c>;
			shared-clks = <0x01 0x00>;
			status = "ok";
			cam_hw_wr_mid = <0x01>;
			compatible = "qcom,cam_jpeg_dma";
		};

		qcom,glinkpkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
				qcom,glinkpkt-edge = "adsp";
			};

			qcom,glinkpkt-glinkbridge {
				qcom,glinkpkt-ch-name = "glink_bridge";
				qcom,glinkpkt-dev-name = "smd4";
				qcom,glinkpkt-edge = "mpss";
			};
		};

		cti@10d0e000 {
			clock-names = "apb_pclk";
			reg = <0x10d0e000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3db>;
			coresight-name = "coresight-cti-ddr_dl_1_cti_2";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		i2c@a80000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg = <0xa80000 0x4000>;
			pinctrl-1 = <0xe3>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x68 0x24 0x88 0x24 0x89>;
			interrupts = <0x00 0x161 0x04>;
			qcom,wrapper-core = <0xe5>;
			pinctrl-0 = <0xe2>;
			dmas = <0xe4 0x00 0x00 0x03 0x40 0x00 0xe4 0x01 0x00 0x03 0x40 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x35f>;
			status = "disabled";
			#address-cells = <0x01>;
			compatible = "qcom,i2c-geni";
		};

		bamdma@3304000 {
			reg-names = "bam\0bam_remote_mem";
			qcom,num-ees = <0x02>;
			reg = <0x3304000 0x20000 0x326b000 0x1000>;
			qcom,ee = <0x01>;
			interrupts = <0x00 0xa4 0x04>;
			num-channels = <0x1f>;
			#dma-cells = <0x01>;
			qcom,controlled-remotely;
			phandle = <0x3a>;
			compatible = "qcom,bam-v1.7.0";
		};

		qcom,ddr-cdev {
			qcom,bus-width = <0x04>;
			interconnects = <0x46 0x03 0x46 0x200>;
			qcom,freq-table = <0x22d>;
			phandle = <0x7a>;
			#cooling-cells = <0x02>;
			compatible = "qcom,ddr-cooling-device";
		};

		funnel@10985000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x10985000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb908>;
			phandle = <0x3b2>;
			coresight-name = "coresight-funnel-turing";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x18c>;
						phandle = <0x13f>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x18e>;
						phandle = <0x18b>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x18d>;
						phandle = <0x140>;
					};
				};
			};

			out-ports {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				port@0 {
					reg = <0x00>;

					endpoint {
						source = <0x190>;
						remote-endpoint = <0x18f>;
						phandle = <0x1cd>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x193>;
						phandle = <0x1e2>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						source = <0x192>;
						remote-endpoint = <0x191>;
						phandle = <0x1d0>;
					};
				};
			};
		};

		qcom,spss_utils {
			qcom,spss-emul-type-reg-addr = <0x1fc8004>;
			pil-mem = <0xa1>;
			qcom,spss-fuse2-addr = <0x221c8214>;
			qcom,rproc-handle = <0xa2>;
			qcom,spss-prod-firmware-name = "spss1p.mdt";
			qcom,spss-fuse1-bit = <0x08>;
			qcom,spss-dev-firmware-name = "spss1d.mdt";
			qcom,spss-fuse2-bit = <0x07>;
			qcom,spss-test-firmware-name = "spss1t.mdt";
			qcom,pil-size = <0xf0000>;
			qcom,spss-debug-reg-addr = <0x1886020>;
			qcom,spss-debug-reg-addr1 = <0x1888020>;
			phandle = <0x33e>;
			qcom,spss-debug-reg-addr3 = <0x188c020>;
			status = "ok";
			qcom,spss-fuse1-addr = <0x221c8214>;
			compatible = "qcom,spss-utils";
		};

		qcom,qup_hsuart@99c000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			reg = <0x99c000 0x4000>;
			pinctrl-1 = <0x57d 0x57e>;
			clocks = <0x24 0x64 0x24 0x86 0x24 0x87>;
			interrupts = <0x00 0x260 0x04>;
			qcom,wrapper-core = <0xc4>;
			pinctrl-0 = <0x57b 0x57c>;
			pinctrl-names = "default\0sleep";
			status = "ok";
			always-on-clock;
			compatible = "qcom,msm-geni-serial-hs";
		};

		argos {
			#address-cells = <0x01>;
			compatible = "samsung,argos";

			boot_device@2 {
				net_boost,label = "WIFI RX";
				net_boost,node = "wlan0";
				net_boost,table = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
				net_boost,table_size = <0x01>;
			};

			boot_device@5 {
				net_boost,label = "NAN";
				net_boost,node = "aware_data0";
				net_boost,table = <0x32 0x127500 0x00 0x135600 0x00 0x00 0x00 0x00 0x00 0x00 0x64 0x17bb00 0x00 0x168f00 0x00 0x00 0x00 0x00 0x00 0x00 0x96 0x1cb600 0x00 0x180600 0x00 0x00 0x00 0x00 0x00 0x00 0x12c 0x203a00 0x00 0x1b3f00 0x00 0x223 0x00 0x01 0x01 0x01 0x258 0x21fc00 0x00 0x1b3f00 0x00 0x223 0x00 0x01 0x01 0x01>;
				net_boost,table_size = <0x05>;
			};

			boot_device@1 {
				net_boost,label = "WIFI TX";
				net_boost,node = "wlan0";
				net_boost,table = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
				net_boost,table_size = <0x01>;
			};

			boot_device@3 {
				net_boost,label = "SWLAN";
				net_boost,node = "swlan0";
				net_boost,table = <0x02 0x189c00 0x00 0x189c00 0x00 0x00 0x00 0x00 0x00 0x00 0x05 0x1c2000 0x00 0x1c2000 0x00 0x00 0x00 0x00 0x00 0x00 0x14 0x1fef00 0x00 0x1fef00 0x00 0x00 0x00 0x01 0x01 0x01 0x32 0x224700 0x00 0x224700 0x00 0x00 0x00 0x01 0x01 0x01>;
				net_boost,table_size = <0x04>;
			};

			boot_device@4 {
				net_boost,label = "P2P";
				net_boost,node = "p2p-wlan0-0";
				net_boost,table = <0x0a 0x10fe00 0x00 0x11df00 0x00 0x00 0x00 0x00 0x00 0x00 0x32 0x127500 0x00 0x135600 0x00 0x00 0x00 0x00 0x00 0x00 0x64 0x17bb00 0x00 0x168f00 0x00 0x00 0x00 0x00 0x00 0x00 0x96 0x1cb600 0x00 0x180600 0x00 0x00 0x00 0x00 0x00 0x00 0x12c 0x203a00 0x00 0x1b3f00 0x00 0x223 0x00 0x01 0x01 0x01>;
				net_boost,table_size = <0x05>;
			};

			boot_device@6 {
				net_boost,label = "UFS";
				net_boost,sysnode = "/sys/kernel/blk_sec_stats/transferred_bytes";
				net_boost,interval_idx = <0x01>;
				net_boost,node = [00];
				net_boost,table = <0x190 0x00 0x00 0xd9f80 0x00 0x00 0x00 0x00 0x00 0x00>;
				net_boost,table_size = <0x01>;
			};
		};

		funnel@10045000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x10045000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb908>;
			phandle = <0x3c6>;
			coresight-name = "coresight-funnel-qdss";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1f2>;
						phandle = <0x1ea>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1f1>;
						phandle = <0x1f0>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1f3>;
						phandle = <0x1fc>;
					};
				};
			};
		};

		thermal-ddr-freq-table {
			phandle = <0x22d>;
			qcom,freq-tbl = <0x1febe0>;
		};

		tmc@1004f000 {
			coresight-csr = <0x20a>;
			clock-names = "apb_pclk";
			dma-coherent;
			reg-names = "tmc-base";
			arm,scatter-gather;
			csr-irqctrl-offset = <0x70>;
			iommus = <0x5c 0x620 0x00>;
			reg = <0x1004f000 0x1000>;
			byte-cntr-class-name = "coresight-tmc-etr1-stream";
			clocks = <0x8d>;
			interrupts = <0x00 0x10d 0x01>;
			interrupt-names = "byte-cntr-irq";
			byte-cntr-name = "byte-cntr1";
			csr-atid-offset = <0x104>;
			arm,primecell-periphid = <0xbb961>;
			qcom,iommu-dma-addr-pool = <0x00 0xffc00000>;
			phandle = <0x3cf>;
			coresight-name = "coresight-tmc-etr1";
			compatible = "arm,primecell";

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x20c>;
						phandle = <0x209>;
					};
				};
			};
		};

		samsung,qcom-debug {
			sec,use-store_last_kmsg;
			sec,use-store_lpm_kmsg;
			sec,reboot_notifier-priority = <0xfffffffe>;
			sec,use-cp_dump_encrypt;
			phandle = <0x6b7>;
			status = "okay";
			compatible = "samsung,qcom-debug";
		};

		qcom,csid-lite1@acca000 {
			src-clock-name = "ife_lite_csid_clk_src";
			clock-names = "ife_lite_ahb\0ife_lite_csid_clk_src\0ife_lite_csid_clk\0ife_lite_cphy_rx_clk\0ife_lite_clk\0cam_cc_cpas_ife_lite_clk";
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			reg-names = "csid-lite";
			reg = <0xacca000 0xa00>;
			clocks = <0x27 0x3e 0x27 0x43 0x27 0x42 0x27 0x41 0x27 0x3f 0x27 0x12>;
			interrupts = <0x00 0x167 0x01>;
			gdsc-supply = <0x274>;
			interrupt-names = "csid-lite";
			regulator-names = "gdsc";
			reg-cam-base = <0xca000>;
			clock-rates = <0x00 0x17d78400 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00>;
			cell-index = <0x04>;
			clock-control-debugfs = "true";
			phandle = <0x713>;
			shared-clks = <0x00 0x01 0x00 0x00 0x00 0x00>;
			status = "ok";
			compatible = "qcom,csid-lite680_110";
		};

		sdhc2-opp-table {
			phandle = <0xa4>;
			compatible = "operating-points-v2";

			opp-100000000 {
				opp-peak-kBps = <0x27100 0x186a0>;
				opp-hz = <0x00 0x5f5e100>;
				opp-avg-kBps = <0xc350 0x00>;
			};

			opp-202000000 {
				opp-peak-kBps = <0x30d40 0x1d4c0>;
				opp-hz = <0x00 0xc0a4680>;
				opp-avg-kBps = <0x19640 0x00>;
			};
		};

		wsa2_core_clk {
			qcom,codec-lpass-clk-id = <0x310>;
			#clock-cells = <0x01>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			phandle = <0x72c>;
			qcom,codec-ext-clk-src = <0x0c>;
			compatible = "qcom,audio-ref-clk";
		};

		tpdm@109d0000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x109d0000 0x1000>;
			atid = <0x4e>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x388>;
			coresight-name = "coresight-tpdm-qm";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x143>;
						phandle = <0x1d5>;
					};
				};
			};
		};

		qcom,msm-adsprpc-mem {
			memory-region = <0xbb>;
			restrict-access;
			compatible = "qcom,msm-adsprpc-mem-region";
		};

		cti@10c2a000 {
			clock-names = "apb_pclk";
			reg = <0x10c2a000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3d2>;
			coresight-name = "coresight-cti-cti0";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		qcom,ife0@ac62000 {
			src-clock-name = "ife_0_clk_src";
			clock-names = "ife_0_fast_ahb\0ife_0_clk_src\0ife_0_clk\0cam_cc_cpas_ife_0_clk";
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			reg-names = "ife\0cam_camnoc\0rt_wrapper";
			cam_hw_pid = <0x10 0x1c 0x14 0x08>;
			reg = <0xac62000 0xf000 0xac19000 0x9000 0xac62000 0x64000>;
			ife0-supply = <0x26d>;
			clocks = <0x27 0x35 0x27 0x33 0x27 0x32 0x27 0x0f>;
			interrupts = <0x00 0x1d1 0x01>;
			gdsc-supply = <0x274>;
			interrupt-names = "ife";
			clock-rates-option = <0x2367b880>;
			regulator-names = "gdsc\0ife0";
			reg-cam-base = <0x62000 0x19000 0x62000>;
			clock-rates = <0x00 0x19bfcc00 0x00 0x00 0x00 0x2367b880 0x00 0x00 0x00 0x283baec0 0x00 0x00 0x00 0x2b5523c0 0x00 0x00 0x00 0x2b5523c0 0x00 0x00>;
			cell-index = <0x00>;
			clock-control-debugfs = "true";
			clock-names-option = "ife_dsp_clk";
			phandle = <0x70c>;
			ubwc-static-cfg = <0x1026 0x1036>;
			status = "ok";
			clocks-option = <0x27 0x34>;
			compatible = "qcom,vfe680_110";
		};

		qcom,ife-lite1@acca000 {
			src-clock-name = "ife_lite_clk_src";
			clock-names = "ife_lite_ahb\0ife_lite_csid_clk\0ife_lite_cphy_rx_clk\0ife_lite_clk_src\0ife_lite_clk\0cam_cc_cpas_ife_lite_clk";
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			reg-names = "ife-lite";
			cam_hw_pid = <0x01>;
			reg = <0xacca000 0x2800>;
			clocks = <0x27 0x3e 0x27 0x42 0x27 0x41 0x27 0x40 0x27 0x3f 0x27 0x12>;
			interrupts = <0x00 0x168 0x01>;
			gdsc-supply = <0x274>;
			interrupt-names = "ife-lite";
			regulator-names = "gdsc";
			reg-cam-base = <0xca000>;
			clock-rates = <0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00>;
			cell-index = <0x04>;
			clock-control-debugfs = "true";
			phandle = <0x714>;
			shared-clks = <0x00 0x00 0x00 0x01 0x00 0x00>;
			status = "ok";
			compatible = "qcom,vfe-lite680_110";
		};

		samsung,qcom-hw_param {
			phandle = <0x6ba>;
			status = "okay";
			compatible = "samsung,qcom-hw_param";
		};

		tpdm@10840000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10840000 0x1000>;
			atid = <0x4e>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x38a>;
			status = "disabled";
			coresight-name = "coresight-tpdm-vsense";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x145>;
						phandle = <0x1d3>;
					};
				};
			};
		};

		thermal-zones {
			phandle = <0x32f>;

			sub1_scg_fr2_cc {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x5d 0x38>;
				polling-delay = <0x00>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pm8350c-bcl-lvl1 {
				polling-delay-passive = <0x64>;
				thermal-sensors = <0x4da 0x06>;
				thermal-governor = "step_wise";
				polling-delay = <0x00>;

				trips {

					c-bcl-lvl1 {
						hysteresis = <0x01>;
						temperature = <0x01>;
						phandle = <0x4ee>;
						type = "passive";
					};
				};

				cooling-maps {

					vph_cpu_6_7 {
						trip = <0x4ee>;
						cooling-device = <0x41e 0x01 0x01>;
					};

					vph_nr1 {
						trip = <0x4ee>;
						cooling-device = <0x7e 0x09 0x09>;
					};

					vph_lte1 {
						trip = <0x4ee>;
						cooling-device = <0x7c 0x0a 0x0a>;
					};

					vph_nr1_scg {
						trip = <0x4ee>;
						cooling-device = <0x7d 0x0a 0x0a>;
					};

					vph_gpu1 {
						trip = <0x4ee>;
						cooling-device = <0x6a 0x04 0x04>;
					};

					vph_cdsp1 {
						trip = <0x4ee>;
						cooling-device = <0x76 0x04 0x04>;
					};
				};
			};

			pm8350c-bcl-lvl0 {
				polling-delay-passive = <0x64>;
				thermal-sensors = <0x4da 0x05>;
				thermal-governor = "step_wise";
				polling-delay = <0x00>;

				trips {

					c-bcl-lvl0 {
						hysteresis = <0x01>;
						temperature = <0x01>;
						phandle = <0x4ed>;
						type = "passive";
					};
				};

				cooling-maps {

					vph_gpu0 {
						trip = <0x4ed>;
						cooling-device = <0x6a 0x02 0x02>;
					};

					vph_cdsp0 {
						trip = <0x4ed>;
						cooling-device = <0x76 0x02 0x02>;
					};

					vph_nr0_scg {
						trip = <0x4ed>;
						cooling-device = <0x7d 0x03 0x03>;
					};

					vph_lte0 {
						trip = <0x4ed>;
						cooling-device = <0x7c 0x08 0x08>;
					};

					vph_nr0 {
						trip = <0x4ed>;
						cooling-device = <0x7e 0x06 0x06>;
					};

					vph_cpu_5 {
						trip = <0x4ed>;
						cooling-device = <0x60 0x01 0x01>;
					};
				};
			};

			video {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x6c 0x08>;
				polling-delay = <0x00>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			camera-therm {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x4e9 0x145>;
				polling-delay = <0x00>;
				status = "disabled";

				trips {

					active-config1 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pmr735a_tz {
				polling-delay-passive = <0x64>;
				thermal-sensors = <0x4e4>;
				thermal-governor = "step_wise";
				phandle = <0x618>;
				polling-delay = <0x00>;

				trips {

					trip2 {
						hysteresis = <0x00>;
						temperature = <0x23668>;
						phandle = <0x61b>;
						type = "passive";
					};

					trip0 {
						hysteresis = <0x00>;
						temperature = <0x17318>;
						phandle = <0x619>;
						type = "passive";
					};

					trip1 {
						hysteresis = <0x00>;
						temperature = <0x1c138>;
						phandle = <0x61a>;
						type = "passive";
					};
				};
			};

			pm8450_tz {
				polling-delay-passive = <0x64>;
				thermal-sensors = <0x4e6>;
				thermal-governor = "step_wise";
				phandle = <0x622>;
				polling-delay = <0x00>;

				trips {

					trip2 {
						hysteresis = <0x00>;
						temperature = <0x23668>;
						phandle = <0x624>;
						type = "passive";
					};

					trip0 {
						hysteresis = <0x00>;
						temperature = <0x17318>;
						phandle = <0x4f0>;
						type = "passive";
					};

					trip1 {
						hysteresis = <0x00>;
						temperature = <0x1c138>;
						phandle = <0x623>;
						type = "passive";
					};
				};

				cooling-maps {

					pm8450_apc1 {
						trip = <0x4f0>;
						cooling-device = <0x41d 0x01 0x01>;
					};

					pm8450_cpu7_freq {
						trip = <0x4f0>;
						cooling-device = <0x1c 0x0f 0xffffffff>;
					};

					pm8450_cpu4_freq {
						trip = <0x4f0>;
						cooling-device = <0x19 0x0f 0xffffffff>;
					};
				};
			};

			pm8350c_tz {
				polling-delay-passive = <0x64>;
				thermal-sensors = <0x4d9>;
				thermal-governor = "step_wise";
				phandle = <0x605>;
				polling-delay = <0x00>;

				trips {

					trip2 {
						hysteresis = <0x00>;
						temperature = <0x23668>;
						phandle = <0x607>;
						type = "passive";
					};

					trip0 {
						hysteresis = <0x00>;
						temperature = <0x17318>;
						phandle = <0x4f2>;
						type = "passive";
					};

					trip1 {
						hysteresis = <0x00>;
						temperature = <0x1c138>;
						phandle = <0x606>;
						type = "passive";
					};
				};

				cooling-maps {

					pm8350c_nr {
						trip = <0x4f2>;
						cooling-device = <0x7d 0xff 0xff>;
					};

					pm8350c_lte {
						trip = <0x4f2>;
						cooling-device = <0x7c 0xff 0xff>;
					};

					pm8350c_nsp {
						trip = <0x4f2>;
						cooling-device = <0x76 0x05 0xffffffff>;
					};
				};
			};

			wlc-therm {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x4e9 0x34b>;
				polling-delay = <0x00>;
				status = "disabled";

				trips {

					active-config1 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mmw1 {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x5d 0x2f>;
				polling-delay = <0x00>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-0-1 {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x6c 0x02>;
				polling-delay = <0x00>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					cpu1-emerg-cfg {
						hysteresis = <0x2710>;
						temperature = <0x1adb0>;
						phandle = <0x6f>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu01_cdev {
						trip = <0x6f>;
						cooling-device = <0x70 0x01 0x01>;
					};
				};
			};

			mmw_pa1 {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x5d 0x1a>;
				polling-delay = <0x00>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-4 {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x5e 0x09>;
				polling-delay = <0x00>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					cpu6-emerg0-cfg {
						hysteresis = <0x2710>;
						temperature = <0x1adb0>;
						phandle = <0x62>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu14_cdev {
						trip = <0x62>;
						cooling-device = <0x63 0x01 0x01>;
					};
				};
			};

			skin-msm-therm {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x4e9 0x144>;
				polling-delay = <0x00>;
				status = "disabled";

				trips {

					active-config1 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pa1 {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x5d 0x01>;
				polling-delay = <0x00>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			isense_trim {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x5d 0x82>;
				polling-delay = <0x00>;

				trips {

					isense-trim-config {
						hysteresis = <0x01>;
						temperature = <0x02>;
						phandle = <0x8a>;
						type = "passive";
					};
				};

				cooling-maps {

					gold_cdev {
						trip = <0x8a>;
						cooling-device = <0x19 0x0f 0x0f>;
					};

					gold_plus_cdev {
						trip = <0x8a>;
						cooling-device = <0x1c 0x0f 0x0f>;
					};

					cdsp_hw_cdev {
						trip = <0x8a>;
						cooling-device = <0x8b 0x01 0x01>;
					};
				};
			};

			mmw2 {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x5d 0x30>;
				polling-delay = <0x00>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mdmss-2 {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x6c 0x0c>;
				polling-delay = <0x00>;

				trips {

					mdmss2-config1 {
						hysteresis = <0xbb8>;
						temperature = <0x19a28>;
						phandle = <0x83>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					mdmss2-config0 {
						hysteresis = <0xbb8>;
						temperature = <0x18e70>;
						phandle = <0x82>;
						type = "passive";
					};
				};

				cooling-maps {

					nr_cdev0 {
						trip = <0x82>;
						cooling-device = <0x7e 0x06 0x06>;
					};

					nr_scg_cdev0 {
						trip = <0x82>;
						cooling-device = <0x7d 0x0a 0x0a>;
					};

					nr_cdev2 {
						trip = <0x83>;
						cooling-device = <0x7e 0xff 0xff>;
					};

					lte_cdev2 {
						trip = <0x83>;
						cooling-device = <0x7c 0xff 0xff>;
					};

					lte_cdev0 {
						trip = <0x82>;
						cooling-device = <0x7c 0x08 0x08>;
					};
				};
			};

			cpuss-3 {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x5e 0x04>;
				polling-delay = <0x00>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pm8350_tz {
				polling-delay-passive = <0x64>;
				thermal-sensors = <0x4d5>;
				thermal-governor = "step_wise";
				phandle = <0x5ef>;
				polling-delay = <0x00>;

				trips {

					trip2 {
						hysteresis = <0x00>;
						temperature = <0x23668>;
						phandle = <0x5f1>;
						type = "passive";
					};

					trip0 {
						hysteresis = <0x00>;
						temperature = <0x17318>;
						phandle = <0x4f1>;
						type = "passive";
					};

					trip1 {
						hysteresis = <0x00>;
						temperature = <0x1c138>;
						phandle = <0x5f0>;
						type = "passive";
					};
				};

				cooling-maps {

					pm8350_apc1 {
						trip = <0x4f1>;
						cooling-device = <0x41d 0x01 0x01>;
					};

					pm8350_cpu4_freq {
						trip = <0x4f1>;
						cooling-device = <0x19 0x0f 0xffffffff>;
					};

					pm8350_gpu {
						trip = <0x4f1>;
						cooling-device = <0x6a 0x07 0xffffffff>;
					};

					pm8350_cpu7_freq {
						trip = <0x4f1>;
						cooling-device = <0x1c 0x0f 0xffffffff>;
					};
				};
			};

			mmw3 {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x5d 0x31>;
				polling-delay = <0x00>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pm8350b-bcl-lvl2 {
				polling-delay-passive = <0x64>;
				thermal-sensors = <0x4e2 0x07>;
				polling-delay = <0x00>;

				trips {

					thermal-hal-trip {
						hysteresis = <0x00>;
						temperature = <0x64>;
						type = "passive";
					};

					thermal-engine-trip {
						hysteresis = <0x00>;
						temperature = <0x64>;
						type = "passive";
					};

					b-bcl-lvl2 {
						hysteresis = <0x01>;
						temperature = <0x01>;
						phandle = <0x4ec>;
						type = "passive";
					};
				};

				cooling-maps {

					vbat_gpu2 {
						trip = <0x4ec>;
						cooling-device = <0x6a 0x09 0x09>;
					};

					vbat_cdsp2 {
						trip = <0x4ec>;
						cooling-device = <0x76 0x05 0xffffffff>;
					};
				};
			};

			sub1_scg_fr1_cc {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x5d 0x37>;
				polling-delay = <0x00>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			nspss-1 {
				polling-delay-passive = <0x0a>;
				thermal-sensors = <0x6c 0x06>;
				polling-delay = <0x00>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					junction-config {
						hysteresis = <0x1388>;
						temperature = <0x17318>;
						phandle = <0x77>;
						type = "passive";
					};
				};

				cooling-maps {

					nsp_cdev {
						trip = <0x77>;
						cooling-device = <0x76 0xffffffff 0xffffffff>;
					};
				};
			};

			gpuss-0 {
				polling-delay-passive = <0x0a>;
				thermal-sensors = <0x5e 0x0e>;
				polling-delay = <0x00>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					tj_cfg {
						hysteresis = <0x1388>;
						temperature = <0x17318>;
						phandle = <0x69>;
						type = "passive";
					};
				};

				cooling-maps {

					gpu0_cdev {
						trip = <0x69>;
						cooling-device = <0x6a 0x00 0xffffffff>;
					};
				};
			};

			pm8350c-bcl-lvl2 {
				polling-delay-passive = <0x64>;
				thermal-sensors = <0x4da 0x07>;
				thermal-governor = "step_wise";
				polling-delay = <0x00>;

				trips {

					c-bcl-lvl2 {
						hysteresis = <0x01>;
						temperature = <0x01>;
						phandle = <0x4ef>;
						type = "passive";
					};
				};

				cooling-maps {

					vph_gpu2 {
						trip = <0x4ef>;
						cooling-device = <0x6a 0x09 0x09>;
					};

					vph_cdsp2 {
						trip = <0x4ef>;
						cooling-device = <0x76 0x05 0xffffffff>;
					};
				};
			};

			sdr-mmw-therm {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x5d 0x1d>;
				polling-delay = <0x00>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-3 {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x5e 0x08>;
				polling-delay = <0x00>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					cpu5-emerg1-cfg {
						hysteresis = <0x2710>;
						temperature = <0x1adb0>;
						phandle = <0x61>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu13_cdev {
						trip = <0x61>;
						cooling-device = <0x60 0x01 0x01>;
					};
				};
			};

			camera-1 {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x6c 0x0f>;
				polling-delay = <0x00>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mdmss-3 {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x6c 0x0d>;
				polling-delay = <0x00>;

				trips {

					mdmss3-config1 {
						hysteresis = <0xbb8>;
						temperature = <0x19a28>;
						phandle = <0x85>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					mdmss3-config0 {
						hysteresis = <0xbb8>;
						temperature = <0x18e70>;
						phandle = <0x84>;
						type = "passive";
					};
				};

				cooling-maps {

					nr_cdev0 {
						trip = <0x84>;
						cooling-device = <0x7e 0x06 0x06>;
					};

					nr_scg_cdev0 {
						trip = <0x84>;
						cooling-device = <0x7d 0x0a 0x0a>;
					};

					nr_cdev2 {
						trip = <0x85>;
						cooling-device = <0x7e 0xff 0xff>;
					};

					lte_cdev2 {
						trip = <0x85>;
						cooling-device = <0x7c 0xff 0xff>;
					};

					lte_cdev0 {
						trip = <0x84>;
						cooling-device = <0x7c 0x08 0x08>;
					};
				};
			};

			sdr0 {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x5d 0x26>;
				polling-delay = <0x00>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pa {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x5d 0x00>;
				polling-delay = <0x00>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			conn-therm {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x4e9 0x347>;
				polling-delay = <0x00>;
				status = "disabled";

				trips {

					active-config1 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sub1-modem-cfg {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x5d 0x33>;
				polling-delay = <0x00>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			rear-cam-therm {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x4e9 0x147>;
				polling-delay = <0x00>;
				status = "disabled";

				trips {

					active-config1 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-8 {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x5e 0x0d>;
				polling-delay = <0x00>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					cpu7-emerg2-cfg {
						hysteresis = <0x2710>;
						temperature = <0x1adb0>;
						phandle = <0x68>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu18_cdev {
						trip = <0x68>;
						cooling-device = <0x66 0x01 0x01>;
					};
				};
			};

			sub1_mcg_fr2_cc {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x5d 0x36>;
				polling-delay = <0x00>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pm8350b-ibat-lvl0 {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x4e2 0x00>;
				polling-delay = <0x00>;

				trips {

					ibat-lvl0 {
						hysteresis = <0xc8>;
						temperature = <0x2328>;
						phandle = <0x613>;
						type = "passive";
					};
				};
			};

			pm8350b-bcl-lvl1 {
				polling-delay-passive = <0x64>;
				thermal-sensors = <0x4e2 0x06>;
				polling-delay = <0x00>;

				trips {

					thermal-hal-trip {
						hysteresis = <0x00>;
						temperature = <0x64>;
						type = "passive";
					};

					b-bcl-lvl1 {
						hysteresis = <0x01>;
						temperature = <0x01>;
						phandle = <0x4eb>;
						type = "passive";
					};

					thermal-engine-trip {
						hysteresis = <0x00>;
						temperature = <0x64>;
						type = "passive";
					};
				};

				cooling-maps {

					vbat_nr1_scg {
						trip = <0x4eb>;
						cooling-device = <0x7d 0x0a 0x0a>;
					};

					vbat_lte1 {
						trip = <0x4eb>;
						cooling-device = <0x7c 0x0a 0x0a>;
					};

					vbat_nr1 {
						trip = <0x4eb>;
						cooling-device = <0x7e 0x09 0x09>;
					};

					vbat_cpu_6_7 {
						trip = <0x4eb>;
						cooling-device = <0x41e 0x01 0x01>;
					};

					vbat_gpu1 {
						trip = <0x4eb>;
						cooling-device = <0x6a 0x04 0x04>;
					};

					vbat_cdsp1 {
						trip = <0x4eb>;
						cooling-device = <0x76 0x04 0x04>;
					};
				};
			};

			cpu-0-2 {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x6c 0x03>;
				polling-delay = <0x00>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					cpu2-emerg-cfg {
						hysteresis = <0x2710>;
						temperature = <0x1adb0>;
						phandle = <0x71>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu02_cdev {
						trip = <0x71>;
						cooling-device = <0x72 0x01 0x01>;
					};
				};
			};

			cpuss-1 {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x5e 0x02>;
				polling-delay = <0x00>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-5 {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x5e 0x0a>;
				polling-delay = <0x00>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					cpu6-emerg1-cfg {
						hysteresis = <0x2710>;
						temperature = <0x1adb0>;
						phandle = <0x64>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu15_cdev {
						trip = <0x64>;
						cooling-device = <0x63 0x01 0x01>;
					};
				};
			};

			pm8350b-bcl-lvl0 {
				polling-delay-passive = <0x64>;
				thermal-sensors = <0x4e2 0x05>;
				polling-delay = <0x00>;

				trips {

					thermal-hal-trip {
						hysteresis = <0x00>;
						temperature = <0x64>;
						type = "passive";
					};

					thermal-engine-trip {
						hysteresis = <0x00>;
						temperature = <0x64>;
						type = "passive";
					};

					b-bcl-lvl0 {
						hysteresis = <0x01>;
						temperature = <0x01>;
						phandle = <0x4ea>;
						type = "passive";
					};
				};

				cooling-maps {

					vbat_nr0_scg {
						trip = <0x4ea>;
						cooling-device = <0x7d 0x03 0x03>;
					};

					vbat_cpu_5 {
						trip = <0x4ea>;
						cooling-device = <0x60 0x01 0x01>;
					};

					vbat_nr0 {
						trip = <0x4ea>;
						cooling-device = <0x7e 0x06 0x06>;
					};

					vbat_gpu0 {
						trip = <0x4ea>;
						cooling-device = <0x6a 0x02 0x02>;
					};

					vbat_lte0 {
						trip = <0x4ea>;
						cooling-device = <0x7c 0x08 0x08>;
					};

					vbat_cdsp0 {
						trip = <0x4ea>;
						cooling-device = <0x76 0x02 0x02>;
					};
				};
			};

			cpuss-2 {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x5e 0x03>;
				polling-delay = <0x00>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-0-3 {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x6c 0x04>;
				polling-delay = <0x00>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					cpu3-emerg-cfg {
						hysteresis = <0x2710>;
						temperature = <0x1adb0>;
						phandle = <0x73>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu03_cdev {
						trip = <0x73>;
						cooling-device = <0x74 0x01 0x01>;
					};
				};
			};

			cpu-1-1 {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x5e 0x06>;
				polling-delay = <0x00>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					cpu4-emerg1-cfg {
						hysteresis = <0x2710>;
						temperature = <0x1adb0>;
						phandle = <0x331>;
						type = "passive";
					};
				};
			};

			camera-0 {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x6c 0x0e>;
				polling-delay = <0x00>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			xo-therm {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x4e9 0x44>;
				polling-delay = <0x00>;

				trips {

					display-test-config2 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						phandle = <0x4f6>;
						type = "passive";
					};

					display-test-config1 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						phandle = <0x4f5>;
						type = "passive";
					};

					display-test-config4 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						phandle = <0x4f8>;
						type = "passive";
					};

					active-config1 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					xo-config0 {
						hysteresis = <0x1f40>;
						temperature = <0x130b0>;
						phandle = <0x4f3>;
						type = "passive";
					};

					xo-config1 {
						hysteresis = <0x2710>;
						temperature = <0x13880>;
						phandle = <0x4f4>;
						type = "passive";
					};

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					display-test-config3 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						phandle = <0x4f7>;
						type = "passive";
					};
				};

				cooling-maps {

					cdsp_cdev {
						trip = <0x4f3>;
						cooling-device = <0x76 0x05 0xffffffff>;
					};

					apc1_cdev {
						trip = <0x4f3>;
						cooling-device = <0x41d 0x01 0x01>;
					};

					lte_cdev {
						trip = <0x4f4>;
						cooling-device = <0x7c 0xff 0xff>;
					};

					cpu5_hot_cdev {
						trip = <0x4f4>;
						cooling-device = <0x423 0x01 0x01>;
					};

					display_cdev1 {
						trip = <0x4f5>;
						cooling-device = <0x439 0x01 0x01>;
					};

					gpu_cdev {
						trip = <0x4f3>;
						cooling-device = <0x6a 0x07 0xffffffff>;
					};

					cpu6_hot_cdev {
						trip = <0x4f4>;
						cooling-device = <0x424 0x01 0x01>;
					};

					display_cdev3 {
						trip = <0x4f7>;
						cooling-device = <0x439 0x03 0x03>;
					};

					cpu7_hot_cdev {
						trip = <0x4f4>;
						cooling-device = <0x425 0x01 0x01>;
					};

					display_cdev4 {
						trip = <0x4f8>;
						cooling-device = <0x439 0x04 0x04>;
					};

					cpu4_freq_cdev {
						trip = <0x4f3>;
						cooling-device = <0x19 0x0f 0xffffffff>;
					};

					cpu7_freq_cdev {
						trip = <0x4f3>;
						cooling-device = <0x1c 0x0f 0xffffffff>;
					};

					display_cdev2 {
						trip = <0x4f6>;
						cooling-device = <0x439 0x02 0x02>;
					};

					nr_cdev {
						trip = <0x4f4>;
						cooling-device = <0x7d 0xff 0xff>;
					};
				};
			};

			sdr1-pa {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x5d 0x27>;
				polling-delay = <0x00>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sub1_mcg_fr1_cc {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x5d 0x35>;
				polling-delay = <0x00>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			wpc-therm {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x4e9 0x14b>;
				thermal-governor = "user_space";
				polling-delay = <0x00>;

				trips {

					active-config0 {
						hysteresis = <0x2710>;
						temperature = <0x14c08>;
						type = "passive";
					};
				};
			};

			gpuss-1 {
				polling-delay-passive = <0x0a>;
				thermal-sensors = <0x5e 0x0f>;
				polling-delay = <0x00>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					tj_cfg {
						hysteresis = <0x1388>;
						temperature = <0x17318>;
						phandle = <0x6b>;
						type = "passive";
					};
				};

				cooling-maps {

					gpu1_cdev {
						trip = <0x6b>;
						cooling-device = <0x6a 0x00 0xffffffff>;
					};
				};
			};

			mmw_pa3 {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x5d 0x1c>;
				polling-delay = <0x00>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pm8350b-ibat-lvl1 {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x4e2 0x01>;
				polling-delay = <0x00>;

				trips {

					ibat-lvl1 {
						hysteresis = <0xc8>;
						temperature = <0x2710>;
						phandle = <0x614>;
						type = "passive";
					};
				};
			};

			sdr1 {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x5d 0x2d>;
				polling-delay = <0x00>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			hot-pock-therm {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x4e9 0x146>;
				polling-delay = <0x00>;
				status = "disabled";

				trips {

					active-config1 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mx-pe {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x86>;
				polling-delay = <0x00>;
				status = "disabled";

				trips {

					mx-pe-config3 {
						hysteresis = <0x01>;
						temperature = <0x03>;
						phandle = <0x89>;
						type = "passive";
					};

					mx-pe-config2 {
						hysteresis = <0x01>;
						temperature = <0x02>;
						phandle = <0x88>;
						type = "passive";
					};

					mx-pe-config1 {
						hysteresis = <0x01>;
						temperature = <0x01>;
						phandle = <0x87>;
						type = "passive";
					};
				};

				cooling-maps {

					cdsp_cdev0 {
						trip = <0x87>;
						cooling-device = <0x76 0x01 0x01>;
					};

					nr_scg_cdev0 {
						trip = <0x89>;
						cooling-device = <0x7d 0x0a 0x0a>;
					};

					lte_cdev0 {
						trip = <0x89>;
						cooling-device = <0x7c 0x0a 0x0a>;
					};

					gpu_cdev0 {
						trip = <0x88>;
						cooling-device = <0x6a 0x01 0x01>;
					};
				};
			};

			aoss-1 {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x6c 0x00>;
				polling-delay = <0x00>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			nspss-2 {
				polling-delay-passive = <0x0a>;
				thermal-sensors = <0x6c 0x07>;
				polling-delay = <0x00>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					junction-config {
						hysteresis = <0x1388>;
						temperature = <0x17318>;
						phandle = <0x78>;
						type = "passive";
					};
				};

				cooling-maps {

					nsp_cdev {
						trip = <0x78>;
						cooling-device = <0x76 0xffffffff 0xffffffff>;
					};
				};
			};

			socd {
				polling-delay-passive = <0x64>;
				thermal-sensors = <0x4e3>;
				polling-delay = <0x00>;

				trips {

					thermal-hal-trip {
						hysteresis = <0x00>;
						temperature = <0x64>;
						type = "passive";
					};

					thermal-engine-trip {
						hysteresis = <0x00>;
						temperature = <0x64>;
						type = "passive";
					};

					socd-trip {
						hysteresis = <0x00>;
						temperature = <0x64>;
						phandle = <0x615>;
						type = "passive";
					};
				};
			};

			mdmss-1 {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x6c 0x0b>;
				polling-delay = <0x00>;

				trips {

					mdmss1-config0 {
						hysteresis = <0xbb8>;
						temperature = <0x18e70>;
						phandle = <0x80>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					mdmss1-config1 {
						hysteresis = <0xbb8>;
						temperature = <0x19a28>;
						phandle = <0x81>;
						type = "passive";
					};
				};

				cooling-maps {

					nr_cdev0 {
						trip = <0x80>;
						cooling-device = <0x7e 0x06 0x06>;
					};

					nr_scg_cdev0 {
						trip = <0x80>;
						cooling-device = <0x7d 0x0a 0x0a>;
					};

					nr_cdev2 {
						trip = <0x81>;
						cooling-device = <0x7e 0xff 0xff>;
					};

					lte_cdev2 {
						trip = <0x81>;
						cooling-device = <0x7c 0xff 0xff>;
					};

					lte_cdev0 {
						trip = <0x80>;
						cooling-device = <0x7c 0x08 0x08>;
					};
				};
			};

			mmw0 {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x5d 0x2e>;
				polling-delay = <0x00>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			usb-therm {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x4e9 0x145>;
				thermal-governor = "user_space";
				polling-delay = <0x00>;

				trips {

					active-config0 {
						hysteresis = <0x2710>;
						temperature = <0x14c08>;
						type = "passive";
					};
				};
			};

			bcl-warn {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x5d 0x1f>;
				polling-delay = <0x00>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			nspss-0 {
				polling-delay-passive = <0x0a>;
				thermal-sensors = <0x6c 0x05>;
				polling-delay = <0x00>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					junction-config {
						hysteresis = <0x1388>;
						temperature = <0x17318>;
						phandle = <0x75>;
						type = "passive";
					};
				};

				cooling-maps {

					nsp_cdev {
						trip = <0x75>;
						cooling-device = <0x76 0xffffffff 0xffffffff>;
					};
				};
			};

			cpu-1-7 {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x5e 0x0c>;
				polling-delay = <0x00>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					cpu7-emerg1-cfg {
						hysteresis = <0x2710>;
						temperature = <0x1adb0>;
						phandle = <0x67>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu17_cdev {
						trip = <0x67>;
						cooling-device = <0x66 0x01 0x01>;
					};
				};
			};

			mdmss-0 {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x6c 0x0a>;
				polling-delay = <0x00>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					mdmss0-config0 {
						hysteresis = <0xbb8>;
						temperature = <0x18e70>;
						phandle = <0x7b>;
						type = "passive";
					};

					mdmss0-config1 {
						hysteresis = <0xbb8>;
						temperature = <0x19a28>;
						phandle = <0x7f>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};

				cooling-maps {

					nr_cdev0 {
						trip = <0x7b>;
						cooling-device = <0x7e 0x06 0x06>;
					};

					nr_scg_cdev0 {
						trip = <0x7b>;
						cooling-device = <0x7d 0x0a 0x0a>;
					};

					nr_cdev2 {
						trip = <0x7f>;
						cooling-device = <0x7e 0xff 0xff>;
					};

					lte_cdev2 {
						trip = <0x7f>;
						cooling-device = <0x7c 0xff 0xff>;
					};

					lte_cdev0 {
						trip = <0x7b>;
						cooling-device = <0x7c 0x08 0x08>;
					};
				};
			};

			mmw_pa2 {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x5d 0x1b>;
				polling-delay = <0x00>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pmr735b_tz {
				polling-delay-passive = <0x64>;
				thermal-sensors = <0x4e5>;
				thermal-governor = "step_wise";
				phandle = <0x61d>;
				polling-delay = <0x00>;

				trips {

					trip2 {
						hysteresis = <0x00>;
						temperature = <0x23668>;
						phandle = <0x620>;
						type = "passive";
					};

					trip0 {
						hysteresis = <0x00>;
						temperature = <0x17318>;
						phandle = <0x61e>;
						type = "passive";
					};

					trip1 {
						hysteresis = <0x00>;
						temperature = <0x1c138>;
						phandle = <0x61f>;
						type = "passive";
					};
				};
			};

			sub1-lte-cc {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x5d 0x34>;
				polling-delay = <0x00>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-2 {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x5e 0x07>;
				polling-delay = <0x00>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					cpu5-emerg0-cfg {
						hysteresis = <0x2710>;
						temperature = <0x1adb0>;
						phandle = <0x5f>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu12_cdev {
						trip = <0x5f>;
						cooling-device = <0x60 0x01 0x01>;
					};
				};
			};

			cpu-1-6 {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x5e 0x0b>;
				polling-delay = <0x00>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					cpu7-emerg0-cfg {
						hysteresis = <0x2710>;
						temperature = <0x1adb0>;
						phandle = <0x65>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu16_cdev {
						trip = <0x65>;
						cooling-device = <0x66 0x01 0x01>;
					};
				};
			};

			mmw-ific0 {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x5d 0x32>;
				polling-delay = <0x00>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			tof-therm {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x4e9 0x148>;
				polling-delay = <0x00>;
				status = "disabled";

				trips {

					active-config1 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			ddr {
				polling-delay-passive = <0x0a>;
				thermal-sensors = <0x6c 0x09>;
				polling-delay = <0x00>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					ddr0-config {
						hysteresis = <0x1388>;
						temperature = <0x15f90>;
						phandle = <0x79>;
						type = "passive";
					};
				};

				cooling-maps {

					ddr_cdev {
						trip = <0x79>;
						cooling-device = <0x7a 0x01 0x01>;
					};

					gold_cdev {
						trip = <0x79>;
						cooling-device = <0x19 0xffffffff 0xffffffff>;
					};

					gold_plus_cdev {
						trip = <0x79>;
						cooling-device = <0x1c 0xffffffff 0xffffffff>;
					};
				};
			};

			cpuss-0 {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x5e 0x01>;
				polling-delay = <0x00>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-0-0 {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x6c 0x01>;
				polling-delay = <0x00>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					cpu0-emerg-cfg {
						hysteresis = <0x2710>;
						temperature = <0x1adb0>;
						phandle = <0x6d>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu00_cdev {
						trip = <0x6d>;
						cooling-device = <0x6e 0x01 0x01>;
					};
				};
			};

			aoss-0 {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x5e 0x00>;
				polling-delay = <0x00>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sdr0-pa {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x5d 0x20>;
				polling-delay = <0x00>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pm8350b_tz {
				polling-delay-passive = <0x64>;
				thermal-sensors = <0x4e1>;
				phandle = <0x60f>;
				polling-delay = <0x00>;

				trips {

					trip2 {
						hysteresis = <0x00>;
						temperature = <0x23668>;
						phandle = <0x612>;
						type = "passive";
					};

					trip0 {
						hysteresis = <0x00>;
						temperature = <0x15f90>;
						phandle = <0x610>;
						type = "passive";
					};

					trip1 {
						hysteresis = <0x00>;
						temperature = <0x1c138>;
						phandle = <0x611>;
						type = "passive";
					};
				};
			};

			cpu-1-0 {
				polling-delay-passive = <0x00>;
				thermal-sensors = <0x5e 0x05>;
				polling-delay = <0x00>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					cpu4-emerg0-cfg {
						hysteresis = <0x2710>;
						temperature = <0x1adb0>;
						phandle = <0x330>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};
		};

		qcom,msm-sec-auxpcm {
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			phandle = <0x490>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-auxpcm-interface = "secondary";
		};

		mini_dump_node {
			compatible = "qcom,minidump";
		};

		cti@10b2e000 {
			clock-names = "apb_pclk";
			reg = <0x10b2e000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3e7>;
			status = "disabled";
			coresight-name = "coresight-cti-ssc_cti_noc";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		qcom,qup_uart@99c000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			reg = <0x99c000 0x4000>;
			pinctrl-1 = <0xc3>;
			clocks = <0x24 0x64 0x24 0x86 0x24 0x87>;
			interrupts = <0x00 0x260 0x04>;
			qcom,wrapper-core = <0xc4>;
			pinctrl-0 = <0xc2>;
			pinctrl-names = "default\0sleep";
			phandle = <0x34f>;
			status = "disabled";
			compatible = "qcom,msm-geni-console";
		};

		cti@10b41000 {
			clock-names = "apb_pclk";
			reg = <0x10b41000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3ec>;
			status = "disabled";
			coresight-name = "coresight-cti-lpass_lpi_cti";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		tlmm-vm-mem-access {
			qcom,master;
			tlmm-vm-gpio-list = <0x16d 0x16e 0x16f 0x170 0x12d 0x131 0x183 0x184 0x13d 0x13e 0x13f 0x140 0x141 0x142>;
			compatible = "qcom,tlmm-vm-mem-access";
		};

		qcom,gdsc@adf1004 {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <0x1f4>;
			reg = <0xadf1004 0x04>;
			qcom,retain-regs;
			regulator-name = "cam_cc_ife_0_gdsc";
			clocks = <0x24 0x0f>;
			parent-supply = <0x2b>;
			phandle = <0x26d>;
			compatible = "qcom,gdsc";
		};

		tpdm@10cc1000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10cc1000 0x1000>;
			atid = <0x55>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x3a4>;
			status = "disabled";
			coresight-name = "coresight-tpdm-tmess-0";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x162>;
						phandle = <0x1a8>;
					};
				};
			};
		};

		cti@10c2b000 {
			clock-names = "apb_pclk";
			reg = <0x10c2b000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3d3>;
			coresight-name = "coresight-cti-cti1";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		microdump_modem {
			compatible = "qcom,microdump_modem";
		};

		self_display_FAB_AMB623ZF01_dtsi {
			samsung,self_dispaly_on_revA = <0x29010000 0x3f0 0x5a5a2901 0x00 0x5760910 0x112901 0x00 0x3f0a5a5>;
			samsung,self_mask_setting_pre_revA = <0x29010000 0x3f0 0x5a5a2901 0x2200 0x27a0029 0x1000001 0x27510>;
			samsung,self_dclock_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 80 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_dispaly_off_revA = <0x29010000 0x3f0 0x5a5a2901 0x00 0x37d0000 0x29010000 0x383 0x2901 0x00 0x3770000 0x29010000 0x380 0x2901 0x00 0x3810000 0x29010000 0x285 0x290100 0x05 0x76091000 0x290100 0x02 0x75012901 0x00 0x3f0a5a5>;
			label = "self_display_FAB_AMB623ZF01_dtsi";
			samsung,self_aclock_hide_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 77 00 01 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_icon_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 83 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_check_tx_post_revA = <0x29010000 0x39f 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x3fc 0x5a5a2901 0x00 0x107a2108 0xdc08dd08 0xde08df09 0x10000000 0x290100 0x0a 0xbf0007ff 0x1000 0x2901 0x00 0x3fca5a5 0x29010000 0x3f0 0xa5a52901 0x00 0x39f5a5a>;
			samsung,self_move_reset_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 7d 10 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_check_rx_cmds_revA = [06 01 00 00 00 00 01 14 02 00];
			samsung,self_icon_setting_pre_revA = [29 01 00 00 22 00 03 83 00 00 29 01 00 00 00 00 02 75 08];
			samsung,self_mask_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 0c 7a 21 00 00 01 2b 07 b0 08 db 09 10 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_partial_hlpm_scan_set_revA = <0x29010000 0x3f0 0x5a5a2901 0x00 0x1185330b 0xf0f0000 0x00 0x00 0x2901 0x00 0x3f0a5a5>;
			samsung,self_time_set_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 22 00 0b 81 00 03 0a 0a de 00 1e 03 00 00 29 01 00 00 00 00 02 78 01 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_setting_post_revA = [29 01 00 00 01 00 03 f0 5a 5a 29 01 00 00 00 00 02 75 01];
			samsung,self_dclock_on_revA = <0x29010000 0x3f0 0x5a5a2901 0x00 0x2750029 0x1000000 0x248000 0x3020f01 0x2c019001 0xf4019001 0x2c02f402 0xf401f400 0xc80164ff 0xffffff00 0x00 0x2901 0x00 0x3f0a5a5>;
			samsung,self_mask_check_tx_pre1_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 03 b0 27 d8 29 01 00 00 00 00 02 d8 15 29 01 00 00 00 00 0a bf 01 07 00 00 00 10 00 00 00 29 01 00 00 15 00 02 7a 00 29 01 00 00 01 00 02 75 10 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			samsung,self_disp_debug_rx_cmds_revA = [06 01 00 00 00 00 01 7f 21 00];
			samsung,self_dclock_setting_post_revA = [29 01 00 00 00 00 02 75 01];
			samsung,self_aclock_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 77 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_aclock_setting_post_revA = [29 01 00 00 00 00 02 75 00];
			samsung,self_dclock_setting_pre_revA = [29 01 00 00 00 00 03 80 00 00 29 01 00 00 22 00 03 81 00 00 29 01 00 00 01 00 02 75 02];
			samsung,self_mask_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 7a 00 29 01 00 00 00 00 03 f0 a5 a5];
			phandle = <0x509>;
			samsung,mask_crc_pass_data = [5e d9];
			samsung,self_aclock_setting_pre_revA = [29 01 00 00 00 00 03 77 00 00 29 01 00 00 22 00 03 81 00 00 29 01 00 00 01 00 02 75 01];
			samsung,self_mask_on_factory_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 0c 7a 21 08 dc 08 dd 08 de 08 df 09 10 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_dclock_hide_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 80 00 01 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_icon_setting_post_revA = [29 01 00 00 00 00 02 75 01];
			samsung,self_icon_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 0f 83 00 11 02 00 02 00 01 00 01 00 00 00 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_check_tx_pre2_revA = <0x29010000 0x39f 0xa5a52901 0x00 0x3f05a5a 0x29010000 0x10003fc 0x5a5a2901 0x00 0x2750129 0x1000000 0x107a21 0x1f40233 0x8dc08dd 0x910ffff 0xffff2901 0x00 0x3fca5a5 0x29010000 0x3f0 0xa5a52901 0x00 0x39f5a5a>;
			samsung,self_aclock_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 75 00 29 01 00 00 00 00 25 77 00 03 02 00 02 00 00 00 38 13 38 13 38 13 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 07 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_move_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 7d 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_move_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 4f 7d 00 03 00 00 00 23 27 23 77 73 27 33 17 73 77 23 27 23 77 73 27 33 17 73 77 23 27 23 77 73 27 33 17 73 44 44 1c cc c3 44 44 1c cc c3 44 44 1c cc c3 10 10 10 10 01 50 50 50 50 05 10 10 10 10 01 50 50 50 50 05 10 10 10 10 01 50 50 50 50 29 01 00 00 00 00 03 f0 a5 a5];
		};

		samsung,pstore_pmsg {
			memory-region = <0x576>;
			reg = <0x08 0x900000 0x00 0x200000>;
			sec,use-partial_reserved_mem;
			#size-cells = <0x02>;
			phandle = <0x6b2>;
			status = "okay";
			#address-cells = <0x02>;
			compatible = "samsung,pstore_pmsg";
		};

		tpdm@10c08000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10c08000 0x1000>;
			atid = <0x4e>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x19e>;
			coresight-name = "coresight-tpdm-mm";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x13c>;
						phandle = <0x171>;
					};
				};
			};
		};

		cti@12010000 {
			clock-names = "apb_pclk";
			reg = <0x12010000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3ff>;
			coresight-name = "coresight-cti-cpu0";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		i2c@a98000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg = <0xa98000 0x4000>;
			pinctrl-1 = <0xfd>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x74 0x24 0x88 0x24 0x89>;
			interrupts = <0x00 0x16b 0x04>;
			qcom,wrapper-core = <0xe5>;
			pinctrl-0 = <0xfc>;
			dmas = <0xe4 0x00 0x06 0x03 0x40 0x00 0xe4 0x01 0x06 0x03 0x40 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x36b>;
			status = "ok";
			#address-cells = <0x01>;
			compatible = "qcom,i2c-geni";

			wacom@56 {
				wacom,fw_path = "wez01_q4.bin";
				wacom,support_set_display_mode;
				wacom,irq-gpio = <0x3c 0x33 0x00>;
				wacom,max_tilt = <0x3f 0x3f>;
				reg = <0x56>;
				wacom_avdd-supply = <0x568>;
				wacom,max_pressure = <0xfff>;
				wacom,max_height = <0xff>;
				wacom,bringup = <0x00>;
				wacom,support_cover_noti;
				wacom,invert = <0x01 0x00 0x01>;
				pinctrl-0 = <0x567>;
				enable_sysinput_enabled;
				pinctrl-names = "default";
				wacom,module_ver = <0x02>;
				wacom,support_garage_open_test = <0x00>;
				wacom,regulator_boot_on;
				phandle = <0x688>;
				status = "okay";
				wacom,origin = <0x00 0x00>;
				wacom,fwe-gpio = <0x3c 0x36 0x00>;
				wacom,boot_addr = <0x09>;
				wacom,support_aop_mode = "1";
				compatible = "wacom,w90xx";

				wacom_elec2 {
					rxy_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
					yy_spec_self = <0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5dc0 0x00 0x5fb4 0x00 0x5dc0 0x00 0x4268 0x00 0x3e80 0x00 0x3e80 0x00 0x3e80 0x00 0x3e80 0x00 0x3e80 0x00 0x4268 0x00 0x4268>;
					ryy_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
					dryx_spec_edg = <0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770>;
					xy_ref = <0x00 0x134 0x00 0x18c 0x00 0x15f 0x00 0x142 0x00 0x145 0x00 0x146 0x00 0x148 0x00 0x15e 0x00 0x177 0x00 0x164 0x00 0x140 0x00 0x134 0x00 0x141 0x00 0x144 0x00 0x149 0x00 0x143 0x00 0x179 0x00 0x160 0x00 0x159 0x00 0x15d 0x00 0x181 0x00 0x1c2 0x00 0x198>;
					shift_value = <0x04>;
					drxy_spec = <0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10>;
					ryx_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
					yx_ref = <0x00 0x169 0x00 0x176 0x00 0xe7 0x00 0xff 0x00 0xd9 0x00 0x143 0x00 0x129 0x00 0x13a 0x00 0x1a9 0x00 0x1ca 0x00 0x1bd 0x00 0x146 0x00 0xf0 0x00 0x10d 0x00 0xe8 0x00 0xe8 0x00 0x106 0x00 0x188 0x00 0x17c>;
					xx_spec = <0x00 0xe11 0x00 0xe10 0x00 0xbac 0x00 0xbaa 0x00 0xb80 0x00 0xb89 0x00 0xbcb 0x00 0xbce 0x00 0xbeb 0x00 0xbeb 0x00 0xc0d 0x00 0xc0d 0x00 0xb4f 0x00 0xb48 0x00 0xacc 0x00 0xacc 0x00 0xb12 0x00 0xb42 0x00 0xb41 0x00 0xb06 0x00 0xb1a 0x00 0xed3 0x00 0xed5>;
					max_channel = <0x17 0x13>;
					xx_ref = <0x00 0xa58 0x00 0xa57 0x00 0x895 0x00 0x894 0x00 0x875 0x00 0x87b 0x00 0x8ac 0x00 0x8ae 0x00 0x8c3 0x00 0x8c3 0x00 0x8dc 0x00 0x8dc 0x00 0x850 0x00 0x84b 0x00 0x7f0 0x00 0x7f0 0x00 0x824 0x00 0x847 0x00 0x846 0x00 0x81b 0x00 0x82a 0x00 0xae7 0x00 0xae8>;
					drxx_spec = <0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10>;
					yy_ref = <0x00 0xf7c 0x00 0xf79 0x00 0xb80 0x00 0xa8a 0x00 0xa8a 0x00 0xa2c 0x00 0xa2e 0x00 0x9bc 0x00 0x1206 0x00 0x120c 0x00 0x11f1 0x00 0x8a6 0x00 0x83a 0x00 0x839 0x00 0x7d0 0x00 0x7ce 0x00 0x89e 0x00 0xc39 0x00 0xc3b>;
					dryy_spec = <0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10>;
					xy_spec = <0x00 0x1a3 0x00 0x21a 0x00 0x1dd 0x00 0x1b6 0x00 0x1ba 0x00 0x1bb 0x00 0x1be 0x00 0x1dd 0x00 0x1fe 0x00 0x1e5 0x00 0x1b3 0x00 0x1a3 0x00 0x1b4 0x00 0x1b9 0x00 0x1bf 0x00 0x1b8 0x00 0x200 0x00 0x1df 0x00 0x1d5 0x00 0x1db 0x00 0x20b 0x00 0x265 0x00 0x22b>;
					dryx_spec = <0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xe10 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xe10 0x00 0xe10>;
					spec_ver = <0x05 0x01>;
					xy_ref_edg = <0x00 0x113 0x00 0x16f 0x00 0x128 0x00 0x132 0x00 0x131 0x00 0x134 0x00 0x136 0x00 0x138 0x00 0x13f 0x00 0x14c 0x00 0x127 0x00 0x104 0x00 0xd2 0x00 0xd1 0x00 0xcc 0x00 0xd1 0x00 0xd3 0x00 0xda 0x00 0xd7 0x00 0xe0 0x00 0xeb 0x00 0x165 0x00 0x13f>;
					yx_ref_edg = <0x00 0x153 0x00 0x167 0x00 0xdf 0x00 0xb5 0x00 0xb8 0x00 0xa2 0x00 0xbe 0x00 0x110 0x00 0x17d 0x00 0x182 0x00 0x190 0x00 0x11d 0x00 0xa1 0x00 0xe4 0x00 0xbe 0x00 0xdb 0x00 0xb6 0x00 0x17a 0x00 0x15a>;
					xx_spec_self = <0x00 0x55f0 0x00 0x59d8 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x59d8 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0>;
					drxy_spec_edg = <0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770 0x00 0x1770>;
					yy_spec = <0x00 0x1510 0x00 0x150a 0x00 0xfa4 0x00 0xe55 0x00 0xe55 0x00 0xdd6 0x00 0xdd8 0x00 0xd3d 0x00 0x1884 0x00 0x188b 0x00 0x1867 0x00 0xbc3 0x00 0xb30 0x00 0xb2f 0x00 0xa9f 0x00 0xa9e 0x00 0xbb8 0x00 0x10a0 0x00 0x10a2>;
					yx_spec = <0x00 0x1eb 0x00 0x1fd 0x00 0x13a 0x00 0x15b 0x00 0x128 0x00 0x1b7 0x00 0x194 0x00 0x1ab 0x00 0x242 0x00 0x26f 0x00 0x25d 0x00 0x1bb 0x00 0x146 0x00 0x16e 0x00 0x13c 0x00 0x13c 0x00 0x165 0x00 0x216 0x00 0x204>;
					rxx_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
				};

				wacom_elec1 {
					rxy_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
					yy_spec_self = <0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5528 0x00 0x5fb4 0x00 0x5460 0x00 0x2904 0x00 0x2648 0x00 0x2648 0x00 0x2648 0x00 0x2710 0x00 0x2648 0x00 0x2648 0x00 0x2a94>;
					ryy_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
					dryx_spec_edg = <0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c>;
					xy_ref = <0x00 0x547 0x00 0x575 0x00 0x557 0x00 0x541 0x00 0x54b 0x00 0x538 0x00 0x525 0x00 0x516 0x00 0x4f7 0x00 0x4f0 0x00 0x560 0x00 0x3ad 0x00 0x4a9 0x00 0x483 0x00 0x49a 0x00 0x4d1 0x00 0x507 0x00 0x540 0x00 0x462 0x00 0x49e 0x00 0x4af 0x00 0x53b 0x00 0x56b>;
					shift_value = <0x04>;
					drxy_spec = <0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8>;
					ryx_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
					yx_ref = <0x00 0x56c 0x00 0x544 0x00 0x557 0x00 0x52d 0x00 0x53a 0x00 0x4fd 0x00 0x561 0x00 0x55f 0x00 0x44f 0x00 0x42b 0x00 0x4a2 0x00 0xd5 0x00 0x66 0x00 0xa0 0x00 0x64 0x00 0x75 0x00 0x64 0x00 0xcb 0x00 0xb6>;
					xx_spec = <0x00 0xf4b 0x00 0xf46 0x00 0xc3a 0x00 0xc38 0x00 0xc44 0x00 0xc46 0x00 0xc0d 0x00 0xc05 0x00 0xbdf 0x00 0xbd8 0x00 0xaee 0x00 0x9ca 0x00 0xbf0 0x00 0xbff 0x00 0xbfe 0x00 0xbd3 0x00 0xc37 0x00 0xc35 0x00 0xb69 0x00 0xba6 0x00 0xbb7 0x00 0xef3 0x00 0xef3>;
					max_channel = <0x17 0x13>;
					xx_ref = <0x00 0xb15 0x00 0xb12 0x00 0x8dc 0x00 0x8db 0x00 0x8e4 0x00 0x8e5 0x00 0x8bb 0x00 0x8b6 0x00 0x89a 0x00 0x895 0x00 0x7eb 0x00 0x718 0x00 0x8a7 0x00 0x8b1 0x00 0x8b1 0x00 0x892 0x00 0x8da 0x00 0x8d9 0x00 0x845 0x00 0x871 0x00 0x87d 0x00 0xad5 0x00 0xad6>;
					drxx_spec = <0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8>;
					yy_ref = <0x00 0xa2b 0x00 0xa28 0x00 0x7d4 0x00 0x7f7 0x00 0x7f6 0x00 0x723 0x00 0x81b 0x00 0x81c 0x00 0xf7e 0x00 0xfb9 0x00 0xfb4 0x00 0x440 0x00 0x386 0x00 0x387 0x00 0x38d 0x00 0x354 0x00 0x32f 0x00 0x551 0x00 0x550>;
					dryy_spec = <0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8>;
					xy_spec = <0x00 0x748 0x00 0x788 0x00 0x75e 0x00 0x740 0x00 0x74e 0x00 0x734 0x00 0x71a 0x00 0x705 0x00 0x6d9 0x00 0x6d0 0x00 0x76b 0x00 0x513 0x00 0x66e 0x00 0x63a 0x00 0x659 0x00 0x6a5 0x00 0x6ef 0x00 0x73f 0x00 0x60c 0x00 0x65f 0x00 0x677 0x00 0x738 0x00 0x77a>;
					dryx_spec = <0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0>;
					spec_ver = <0x03 0x01>;
					xy_ref_edg = <0x00 0xa5 0x00 0xcb 0x00 0x66 0x00 0x4c 0x00 0x4c 0x00 0x57 0x00 0x59 0x00 0x4e 0x00 0x4b 0x00 0x53 0x00 0x64 0x00 0x7d 0x00 0x49 0x00 0x4a 0x00 0x30 0x00 0x26 0x00 0x38 0x00 0x55 0x00 0x61 0x00 0x61 0x00 0x6a 0x00 0xca 0x00 0xae>;
					yx_ref_edg = <0x00 0x4b5 0x00 0x49d 0x00 0x458 0x00 0x496 0x00 0x48e 0x00 0x480 0x00 0x4ff 0x00 0x528 0x00 0x442 0x00 0x41b 0x00 0x469 0x00 0xbd 0x00 0x49 0x00 0x58 0x00 0x51 0x00 0x56 0x00 0x38 0x00 0xc4 0x00 0xad>;
					xx_spec_self = <0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4>;
					drxy_spec_edg = <0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c>;
					yy_spec = <0x00 0xe08 0x00 0xe04 0x00 0xacd 0x00 0xafe 0x00 0xafd 0x00 0x9d9 0x00 0xb30 0x00 0xb31 0x00 0x1560 0x00 0x15b3 0x00 0x15ab 0x00 0x5dd 0x00 0x4dd 0x00 0x4df 0x00 0x4e6 0x00 0x498 0x00 0x465 0x00 0x756 0x00 0x754>;
					yx_spec = <0x00 0x77b 0x00 0x744 0x00 0x75f 0x00 0x725 0x00 0x737 0x00 0x6e2 0x00 0x76c 0x00 0x769 0x00 0x5f3 0x00 0x5c1 0x00 0x665 0x00 0x126 0x00 0x8d 0x00 0xdd 0x00 0x8a 0x00 0xa2 0x00 0x8a 0x00 0x118 0x00 0xfa>;
					rxx_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
				};

				wacom_elec3 {
					rxy_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
					yy_spec_self = <0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x3a98 0x00 0x36b0 0x00 0x36b0 0x00 0x36b0 0x00 0x36b0 0x00 0x36b0 0x00 0x36b0 0x00 0x38a4>;
					ryy_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
					dryx_spec_edg = <0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c>;
					xy_ref = <0x00 0x5b9 0x00 0x5eb 0x00 0x5d4 0x00 0x5af 0x00 0x5c6 0x00 0x591 0x00 0x568 0x00 0x552 0x00 0x537 0x00 0x534 0x00 0x5c1 0x00 0x3e5 0x00 0x4d6 0x00 0x4be 0x00 0x4da 0x00 0x535 0x00 0x569 0x00 0x5a9 0x00 0x4a5 0x00 0x4db 0x00 0x4fc 0x00 0x58f 0x00 0x5cd>;
					shift_value = <0x04>;
					drxy_spec = <0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8>;
					ryx_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
					yx_ref = <0x00 0x5e2 0x00 0x5bd 0x00 0x5b6 0x00 0x5aa 0x00 0x5b9 0x00 0x570 0x00 0x5c3 0x00 0x5a4 0x00 0x46b 0x00 0x448 0x00 0x4d1 0x00 0xce 0x00 0x69 0x00 0xc5 0x00 0x79 0x00 0x8b 0x00 0x6a 0x00 0xdd 0x00 0xc9>;
					xx_spec = <0x00 0x1002 0x00 0xfff 0x00 0xcdc 0x00 0xcdc 0x00 0xcfe 0x00 0xcfc 0x00 0xc99 0x00 0xc78 0x00 0xc62 0x00 0xc59 0x00 0xb50 0x00 0xa34 0x00 0xc89 0x00 0xca4 0x00 0xca6 0x00 0xc94 0x00 0xce3 0x00 0xce4 0x00 0xbff 0x00 0xc31 0x00 0xc43 0x00 0xf85 0x00 0xf86>;
					max_channel = <0x17 0x13>;
					xx_ref = <0x00 0xb9a 0x00 0xb98 0x00 0x951 0x00 0x952 0x00 0x96a 0x00 0x969 0x00 0x921 0x00 0x909 0x00 0x8f9 0x00 0x8f3 0x00 0x833 0x00 0x765 0x00 0x916 0x00 0x929 0x00 0x92a 0x00 0x91d 0x00 0x957 0x00 0x957 0x00 0x8b1 0x00 0x8d6 0x00 0x8e3 0x00 0xb3f 0x00 0xb40>;
					drxx_spec = <0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8>;
					yy_ref = <0x00 0xa99 0x00 0xa96 0x00 0x855 0x00 0x87a 0x00 0x87b 0x00 0x785 0x00 0x88c 0x00 0x88b 0x00 0xe32 0x00 0xe96 0x00 0xe91 0x00 0x600 0x00 0x620 0x00 0x620 0x00 0x5e8 0x00 0x57e 0x00 0x629 0x00 0x911 0x00 0x912>;
					dryy_spec = <0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8>;
					xy_spec = <0x00 0x7e6 0x00 0x82b 0x00 0x80a 0x00 0x7d8 0x00 0x7f8 0x00 0x7ae 0x00 0x776 0x00 0x757 0x00 0x732 0x00 0x72e 0x00 0x7f0 0x00 0x560 0x00 0x6ac 0x00 0x68b 0x00 0x6b2 0x00 0x730 0x00 0x777 0x00 0x7cf 0x00 0x669 0x00 0x6b3 0x00 0x6e1 0x00 0x7ab 0x00 0x802>;
					dryx_spec = <0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xed8 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0>;
					spec_ver = <0x04 0x00>;
					xy_ref_edg = <0x00 0xb4 0x00 0xde 0x00 0x68 0x00 0x53 0x00 0x61 0x00 0x69 0x00 0x64 0x00 0x55 0x00 0x55 0x00 0x5b 0x00 0x66 0x00 0x7d 0x00 0x44 0x00 0x59 0x00 0x5a 0x00 0x57 0x00 0x5b 0x00 0x62 0x00 0x65 0x00 0x65 0x00 0x69 0x00 0xcc 0x00 0xa9>;
					yx_ref_edg = <0x00 0x506 0x00 0x4f1 0x00 0x4aa 0x00 0x4ec 0x00 0x4df 0x00 0x4cd 0x00 0x546 0x00 0x572 0x00 0x463 0x00 0x433 0x00 0x494 0x00 0xb6 0x00 0x54 0x00 0x5f 0x00 0x58 0x00 0x5d 0x00 0x3f 0x00 0xcb 0x00 0xb1>;
					xx_spec_self = <0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4>;
					drxy_spec_edg = <0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c 0x00 0x189c>;
					yy_spec = <0x00 0xe9f 0x00 0xe9c 0x00 0xb7f 0x00 0xbb3 0x00 0xbb4 0x00 0xa61 0x00 0xbcc 0x00 0xbca 0x00 0x1397 0x00 0x1420 0x00 0x1419 0x00 0x848 0x00 0x874 0x00 0x874 0x00 0x826 0x00 0x794 0x00 0x880 0x00 0xc83 0x00 0xc84>;
					yx_spec = <0x00 0x81e 0x00 0x7eb 0x00 0x7e1 0x00 0x7d1 0x00 0x7e6 0x00 0x781 0x00 0x7f3 0x00 0x7c9 0x00 0x618 0x00 0x5e8 0x00 0x6a6 0x00 0x11c 0x00 0x90 0x00 0x10f 0x00 0xa7 0x00 0xc0 0x00 0x92 0x00 0x131 0x00 0x116>;
					rxx_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
				};

				wacom_elec0 {
					rxy_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
					yy_spec_self = <0x00 0x57e4 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x57e4 0x00 0x59d8 0x00 0x57e4 0x00 0x2ee0 0x00 0x2ee0 0x00 0x2ee0 0x00 0x2ee0 0x00 0x2ee0 0x00 0x2ee0 0x00 0x2ee0 0x00 0x2ee0>;
					ryy_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
					dryx_spec_edg = <0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1d4c 0x00 0x1d4c 0x00 0x1d4c 0x00 0x1d4c 0x00 0x1d4c 0x00 0x1d4c 0x00 0x1d4c>;
					xy_ref = <0x00 0x2a4 0x00 0x2e3 0x00 0x2ad 0x00 0x28b 0x00 0x2ad 0x00 0x2b0 0x00 0x292 0x00 0x297 0x00 0x284 0x00 0x283 0x00 0x29f 0x00 0x20b 0x00 0x27c 0x00 0x256 0x00 0x255 0x00 0x240 0x00 0x26c 0x00 0x26f 0x00 0x253 0x00 0x275 0x00 0x272 0x00 0x2d9 0x00 0x2d7>;
					shift_value = <0x04>;
					drxy_spec = <0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0>;
					ryx_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
					yx_ref = <0x00 0x2b8 0x00 0x2a4 0x00 0x297 0x00 0x295 0x00 0x277 0x00 0x2a0 0x00 0x2df 0x00 0x2e8 0x00 0x287 0x00 0x247 0x00 0x26e 0x00 0xd3 0x00 0x75 0x00 0xc7 0x00 0x80 0x00 0x93 0x00 0x78 0x00 0xe6 0x00 0xd0>;
					xx_spec = <0x00 0xba1 0x00 0xb9f 0x00 0x831 0x00 0x830 0x00 0x868 0x00 0x867 0x00 0x832 0x00 0x82f 0x00 0x80a 0x00 0x806 0x00 0x7c2 0x00 0x7b2 0x00 0x889 0x00 0x889 0x00 0x87a 0x00 0x851 0x00 0x865 0x00 0x870 0x00 0x896 0x00 0x896 0x00 0x87f 0x00 0xb79 0x00 0xb78>;
					max_channel = <0x17 0x13>;
					xx_ref = <0x00 0x89d 0x00 0x89c 0x00 0x611 0x00 0x611 0x00 0x63a 0x00 0x639 0x00 0x612 0x00 0x610 0x00 0x5f5 0x00 0x5f2 0x00 0x5bf 0x00 0x5b3 0x00 0x652 0x00 0x652 0x00 0x648 0x00 0x629 0x00 0x638 0x00 0x640 0x00 0x65c 0x00 0x65c 0x00 0x64b 0x00 0x87f 0x00 0x87f>;
					drxx_spec = <0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0>;
					yy_ref = <0x00 0x7b2 0x00 0x7b7 0x00 0x52f 0x00 0x570 0x00 0x571 0x00 0x4f9 0x00 0x599 0x00 0x5a3 0x00 0xce6 0x00 0xd16 0x00 0xd11 0x00 0x483 0x00 0x3f0 0x00 0x3f7 0x00 0x3ee 0x00 0x3ef 0x00 0x3f8 0x00 0x613 0x00 0x615>;
					dryy_spec = <0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0>;
					xy_spec = <0x00 0x391 0x00 0x3e6 0x00 0x39d 0x00 0x36f 0x00 0x39c 0x00 0x3a0 0x00 0x379 0x00 0x37f 0x00 0x365 0x00 0x363 0x00 0x389 0x00 0x2c2 0x00 0x35a 0x00 0x327 0x00 0x326 0x00 0x30a 0x00 0x345 0x00 0x349 0x00 0x323 0x00 0x351 0x00 0x34c 0x00 0x3d8 0x00 0x3d6>;
					dryx_spec = <0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0xfa0 0x00 0x1194 0x00 0x1194 0x00 0x1194 0x00 0x1194 0x00 0x1194 0x00 0x1194 0x00 0x1194 0x00 0x1194>;
					spec_ver = <0x01 0x01>;
					xy_ref_edg = <0x00 0xbc 0x00 0xe5 0x00 0x6f 0x00 0x62 0x00 0x6b 0x00 0x75 0x00 0x6d 0x00 0x60 0x00 0x5f 0x00 0x61 0x00 0x67 0x00 0x6e 0x00 0x4b 0x00 0x5c 0x00 0x5a 0x00 0x5e 0x00 0x65 0x00 0x6c 0x00 0x6c 0x00 0x6b 0x00 0x76 0x00 0xd9 0x00 0xb7>;
					yx_ref_edg = <0x00 0x27a 0x00 0x270 0x00 0x232 0x00 0x257 0x00 0x259 0x00 0x24c 0x00 0x2ac 0x00 0x2cf 0x00 0x278 0x00 0x23b 0x00 0x263 0x00 0xbf 0x00 0x5b 0x00 0x68 0x00 0x63 0x00 0x65 0x00 0x4c 0x00 0xd7 0x00 0xc0>;
					xx_spec_self = <0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5dc0 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4 0x00 0x5fb4>;
					drxy_spec_edg = <0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1964 0x00 0x1964>;
					yy_spec = <0x00 0xa64 0x00 0xa6b 0x00 0x6ff 0x00 0x757 0x00 0x758 0x00 0x6b6 0x00 0x78f 0x00 0x79c 0x00 0x1169 0x00 0x11aa 0x00 0x11a4 0x00 0x617 0x00 0x550 0x00 0x55b 0x00 0x54e 0x00 0x550 0x00 0x55c 0x00 0x834 0x00 0x836>;
					yx_spec = <0x00 0x3ab 0x00 0x390 0x00 0x37f 0x00 0x37c 0x00 0x353 0x00 0x38c 0x00 0x3e0 0x00 0x3ed 0x00 0x369 0x00 0x313 0x00 0x348 0x00 0x132 0x00 0xaa 0x00 0x120 0x00 0xba 0x00 0xd6 0x00 0xae 0x00 0x14d 0x00 0x12e>;
					rxx_ref = <0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710 0x00 0x2710>;
				};
			};
		};

		cti@10c09000 {
			clock-names = "apb_pclk";
			reg = <0x10c09000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3d4>;
			coresight-name = "coresight-cti-dlmm_cti0";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		i2c@88c000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg = <0x88c000 0x4000>;
			qcom,clk-freq-out = <0xf4240>;
			pinctrl-1 = <0x115>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x7e 0x24 0x8a 0x24 0x8b>;
			interrupts = <0x00 0x249 0x04>;
			qcom,wrapper-core = <0x103>;
			pinctrl-0 = <0x114>;
			dmas = <0x102 0x00 0x03 0x03 0x40 0x00 0x102 0x01 0x03 0x03 0x40 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x375>;
			status = "ok";
			#address-cells = <0x01>;
			compatible = "qcom,i2c-geni";

			qcom,ois@62 {
				gpio-reset = <0x00>;
				qcom,cam-power-seq-type = "cam_vdig\0cam_vana\0cam_vaf\0cam_v_custom1\0cam_vio\0cam_reset";
				pole-values = <0x01 0x00 0x00 0x01 0x00 0x00>;
				qcom,cam-power-seq-cfg-val = <0x01 0x01 0x01 0x01 0x01 0x01>;
				reg = <0x62>;
				cam_v_custom1-supply = <0x5b8>;
				rgltr-min-voltage = <0x30d400 0x2ab980 0x1b7740 0x2ab980 0x30d400>;
				gyro-orientation = <0x10>;
				pinctrl-1 = <0x5c7>;
				gpio-custom1 = <0x01>;
				gpios = <0x3c 0x61 0x00 0x3c 0x63 0x00>;
				regulator-names = "cam_vaf\0cam_v_custom1\0cam_vio\0cam_vana\0cam_vdig";
				pinctrl-0 = <0x5c6>;
				slave-addr = <0xc4>;
				cam_vaf-supply = <0x59b>;
				rgltr-cntrl-support;
				cam_vana-supply = <0x306>;
				cell-index = <0x00>;
				gpio-req-tbl-num = <0x00 0x01>;
				rgltr-load-current = <0x1388 0x1388 0x1388 0x1388 0x1388>;
				pinctrl-names = "cam_default\0cam_suspend";
				qcom,cam-power-seq-delay = <0x01 0x01 0x01 0x01 0x01 0x0e>;
				cam_vio-supply = <0x5c4>;
				phandle = <0x58c>;
				cam_vdig-supply = <0x5c5>;
				rgltr-max-voltage = <0x30d400 0x2ab980 0x1b7740 0x2ab980 0x30d400>;
				status = "ok";
				gpio-req-tbl-label = "MCU_RESET0\0MCU_BOOT0";
				gpio-req-tbl-flags = <0x00 0x00>;
				compatible = "qcom,ois";
			};
		};

		rx_mclk2_2x_clk {
			qcom,codec-lpass-clk-id = <0x318>;
			#clock-cells = <0x01>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			phandle = <0x731>;
			qcom,codec-ext-clk-src = <0x10>;
			compatible = "qcom,audio-ref-clk";
		};

		qcom,sps {
			qcom,pipe-attr-ee;
			compatible = "qcom,msm-sps-4k";
		};

		qcom,msm-dai-tdm-sen-rx {
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-id = <0x9150>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9050>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			phandle = <0x4ac>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			compatible = "qcom,msm-dai-tdm";

			qcom,msm-dai-q6-tdm-sen-rx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9050>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x4ad>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		qcom,gdsc@af0b000 {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <0x1f4>;
			reg = <0xaf0b000 0x04>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			regulator-name = "disp_cc_mdss_core_int2_gdsc";
			clocks = <0x24 0x1b>;
			parent-supply = <0x22>;
			phandle = <0x275>;
			compatible = "qcom,gdsc";
		};

		qcom,csid-lite0@acc6000 {
			src-clock-name = "ife_lite_csid_clk_src";
			clock-names = "ife_lite_ahb\0ife_lite_csid_clk_src\0ife_lite_csid_clk\0ife_lite_cphy_rx_clk\0ife_lite_clk\0cam_cc_cpas_ife_lite_clk";
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			reg-names = "csid-lite";
			reg = <0xacc6000 0xa00>;
			clocks = <0x27 0x3e 0x27 0x43 0x27 0x42 0x27 0x41 0x27 0x3f 0x27 0x12>;
			interrupts = <0x00 0x1d4 0x01>;
			gdsc-supply = <0x274>;
			interrupt-names = "csid-lite";
			regulator-names = "gdsc";
			reg-cam-base = "\0\f`";
			clock-rates = <0x00 0x17d78400 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00>;
			cell-index = <0x03>;
			clock-control-debugfs = "true";
			phandle = <0x711>;
			shared-clks = <0x00 0x01 0x00 0x00 0x00 0x00>;
			status = "ok";
			compatible = "qcom,csid-lite680_110";
		};

		qcom,mdss_dsi_ctrl1@ae96000 {
			clock-names = "byte_clk\0byte_clk_rcg\0byte_intf_clk\0pixel_clk\0pixel_clk_rcg\0esc_clk\0xo";
			reg-names = "dsi_ctrl\0disp_cc_base\0mdp_intf_base";
			interrupt-parent = <0x50f>;
			reg = <0xae96000 0x400 0xaf0f000 0x04 0xae37000 0x300>;
			label = "dsi-ctrl-1";
			vdda-1p2-supply = <0x234>;
			clocks = <0x26 0x07 0x26 0x08 0x26 0x0a 0x26 0x43 0x26 0x44 0x26 0x39 0x20 0x00>;
			interrupts = <0x05 0x00>;
			frame-threshold-time-us = <0x320>;
			cell-index = <0x01>;
			phandle = <0x517>;
			compatible = "qcom,dsi-ctrl-hw-v2.6";
			qcom,split-link-supported;

			qcom,ctrl-supply-entries {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-disable-load = <0x00>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-enable-load = <0x40d8>;
					qcom,supply-max-voltage = <0x13e5c0>;
					qcom,supply-min-voltage = <0x124f80>;
				};
			};
		};

		qcom,cpu-pause {
			compatible = "qcom,thermal-pause";

			cpu3-pause {
				qcom,cpus = <0x18>;
				phandle = <0x74>;
				#cooling-cells = <0x02>;
			};

			cpu0-pause {
				qcom,cpus = <0x15>;
				phandle = <0x6e>;
				#cooling-cells = <0x02>;
			};

			pause-cpu0 {
				qcom,cdev-alias = "pause-cpu0";
				qcom,cpus = <0x15>;
			};

			pause-cpu2 {
				qcom,cdev-alias = "pause-cpu2";
				qcom,cpus = <0x17>;
			};

			pause-cpu6 {
				qcom,cdev-alias = "pause-cpu6";
				qcom,cpus = <0x1b>;
			};

			cpu5-pause {
				qcom,cpus = <0x1a>;
				phandle = <0x60>;
				#cooling-cells = <0x02>;
			};

			cpu6-pause {
				qcom,cpus = <0x1b>;
				phandle = <0x63>;
				#cooling-cells = <0x02>;
			};

			pause-cpu7 {
				qcom,cdev-alias = "pause-cpu7";
				qcom,cpus = <0x1c>;
			};

			pause-cpu5 {
				qcom,cdev-alias = "pause-cpu5";
				qcom,cpus = <0x1a>;
			};

			apc1-pause {
				qcom,cpus = <0x1a 0x1b 0x1c>;
				phandle = <0x41d>;
				#cooling-cells = <0x02>;
			};

			pause-cpu3 {
				qcom,cdev-alias = "pause-cpu3";
				qcom,cpus = <0x18>;
			};

			cpu-6-7-pause {
				qcom,cpus = <0x1b 0x1c>;
				phandle = <0x41e>;
				#cooling-cells = <0x02>;
			};

			cpu7-pause {
				qcom,cpus = <0x1c>;
				phandle = <0x66>;
				#cooling-cells = <0x02>;
			};

			cpu1-pause {
				qcom,cpus = <0x16>;
				phandle = <0x70>;
				#cooling-cells = <0x02>;
			};

			pause-cpu1 {
				qcom,cdev-alias = "pause-cpu1";
				qcom,cpus = <0x16>;
			};

			cpu2-pause {
				qcom,cpus = <0x17>;
				phandle = <0x72>;
				#cooling-cells = <0x02>;
			};
		};

		qrng@10c3000 {
			qcom,no-qrng-config;
			reg = <0x10c3000 0x1000>;
			qcom,no-clock-support;
			phandle = <0x32e>;
			compatible = "qcom,msm-rng";
		};

		cti@10d11000 {
			clock-names = "apb_pclk";
			reg = <0x10d11000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3fc>;
			status = "disabled";
			coresight-name = "coresight-cti-ddrss_shrm2";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		cti@12080000 {
			clock-names = "apb_pclk";
			reg = <0x12080000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x406>;
			coresight-name = "coresight-cti-cpu7";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		tpdm@10d00000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10d00000 0x1000>;
			atid = <0x4e>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x186>;
			status = "disabled";
			coresight-name = "coresight-tpdm-ddr";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x138>;
						phandle = <0x17f>;
					};
				};
			};
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			qcom,msm-dai-q6-bt-sco-tx {
				qcom,msm-dai-q6-dev-id = <0x3001>;
				phandle = <0x47d>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-usb-audio-rx {
				qcom,msm-dai-q6-dev-id = <0x7000>;
				phandle = <0x48b>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-proxy-tx {
				qcom,msm-dai-q6-dev-id = <0x2003>;
				phandle = <0x48a>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-incall-music-2-rx {
				qcom,msm-dai-q6-dev-id = <0x8002>;
				phandle = <0x487>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-sb-7-tx {
				qcom,msm-dai-q6-slim-dev-id = <0x00>;
				qcom,msm-dai-q6-dev-id = <0x400f>;
				phandle = <0x47a>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-int-fm-tx {
				qcom,msm-dai-q6-dev-id = <0x3005>;
				phandle = <0x47f>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-incall-record-rx {
				qcom,msm-dai-q6-dev-id = <0x8003>;
				phandle = <0x484>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-int-fm-rx {
				qcom,msm-dai-q6-dev-id = <0x3004>;
				phandle = <0x47e>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-afe-proxy-tx {
				qcom,msm-dai-q6-dev-id = <0xf0>;
				phandle = <0x483>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-sb-8-tx {
				qcom,msm-dai-q6-slim-dev-id = <0x00>;
				qcom,msm-dai-q6-dev-id = <0x4011>;
				phandle = <0x47b>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-be-afe-pcm-rx {
				qcom,msm-dai-q6-dev-id = <0xe0>;
				phandle = <0x480>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-sb-7-rx {
				qcom,msm-dai-q6-slim-dev-id = <0x00>;
				qcom,msm-dai-q6-dev-id = <0x400e>;
				phandle = <0x479>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-incall-music-rx {
				qcom,msm-dai-q6-dev-id = <0x8005>;
				phandle = <0x486>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-usb-audio-tx {
				qcom,msm-dai-q6-dev-id = <0x7001>;
				phandle = <0x48c>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-incall-record-tx {
				qcom,msm-dai-q6-dev-id = <0x8004>;
				phandle = <0x485>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-be-afe-pcm-tx {
				qcom,msm-dai-q6-dev-id = <0xe1>;
				phandle = <0x481>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-bt-sco-rx {
				qcom,msm-dai-q6-dev-id = <0x3000>;
				phandle = <0x47c>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-afe-proxy-rx {
				qcom,msm-dai-q6-dev-id = <0xf1>;
				phandle = <0x482>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-afe-proxy-tx-1 {
				qcom,msm-dai-q6-dev-id = <0xf2>;
				phandle = <0x488>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			qcom,msm-dai-q6-proxy-rx {
				qcom,msm-dai-q6-dev-id = <0x2002>;
				phandle = <0x489>;
				compatible = "qcom,msm-dai-q6-dev";
			};
		};

		interconnect@1500000 {
			qcom,bcm-voters = <0xa8>;
			qcom,bcm-voter-names = "hlos";
			reg = <0x1500000 0x1c000>;
			#interconnect-cells = <0x01>;
			phandle = <0xa3>;
			compatible = "qcom,waipio-config_noc";
		};

		qcom,tmecom-qmp-client {
			label = "tmecom";
			mbox-names = "tmecom";
			mboxes = <0xb0 0x00>;
			depends-on-supply = <0xb0>;
			compatible = "qcom,tmecom-qmp-client";
		};

		cti@12020000 {
			clock-names = "apb_pclk";
			reg = <0x12020000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x400>;
			coresight-name = "coresight-cti-cpu1";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		power-controller@c300000 {
			interrupt-parent = <0x90>;
			reg = <0xc300000 0x400>;
			interrupts = <0x00 0x00 0x01>;
			mboxes = <0x90 0x00 0x00>;
			#clock-cells = <0x00>;
			phandle = <0x8d>;
			#power-domain-cells = <0x01>;
			compatible = "qcom,waipio-aoss-qmp";
		};

		cti@10cc6000 {
			clock-names = "apb_pclk";
			reg = <0x10cc6000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3f8>;
			status = "disabled";
			coresight-name = "coresight-cti-tmess_cti_4";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		qcom,msm-dai-tdm-quat-rx {
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			phandle = <0x4a4>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			compatible = "qcom,msm-dai-tdm";

			qcom,msm-dai-q6-tdm-quat-rx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x4a5>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		qcom,msm-dai-q6-afe-loopback-tx {
			qcom,msm-dai-q6-dev-id = <0x6001>;
			phandle = <0x4b4>;
			compatible = "qcom,msm-dai-q6-dev";
		};

		qcom,msm-compress-dsp {
			phandle = <0x44f>;
			compatible = "qcom,msm-compress-dsp";
		};

		interconnect@320C0000 {
			qcom,bcm-voters = <0xa8>;
			qcom,bcm-voter-names = "hlos";
			reg = <0x320c0000 0x10000>;
			#interconnect-cells = <0x01>;
			phandle = <0x9a>;
			compatible = "qcom,waipio-nsp_noc";
		};

		tpdm@10c38000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10c38000 0x1000>;
			atid = <0x4e>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x1a0>;
			coresight-name = "coresight-tpdm-rdpm";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x13d>;
						phandle = <0x197>;
					};
				};
			};
		};

		qcom,ipa_fws {
			qcom,pas-id = <0x0f>;
			qcom,firmware-name = "ipa_fws";
			status = "disabled";
			qcom,pil-force-shutdown;
			compatible = "qcom,pil-tz-generic";
		};

		interconnect@1 {
			qcom,bcm-voters = <0xa8 0xa9>;
			qcom,bcm-voter-names = "hlos\0disp";
			#interconnect-cells = <0x01>;
			phandle = <0x46>;
			compatible = "qcom,waipio-mc_virt";
		};

		funnel@10c2f000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x10c2f000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb908>;
			phandle = <0x3c2>;
			coresight-name = "coresight-funnel-dl_center";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1e0>;
						phandle = <0x1df>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x1e2>;
						phandle = <0x193>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x1e1>;
						phandle = <0x189>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1e3>;
						phandle = <0x1ef>;
					};
				};
			};
		};

		qcom,ipcc@ed18000 {
			#interrupt-cells = <0x03>;
			reg = <0xed18000 0x1000>;
			#mbox-cells = <0x02>;
			interrupt-controller;
			interrupts = <0x00 0xe5 0x04>;
			phandle = <0x90>;
			compatible = "qcom,ipcc";
		};

		qcom,smp2p-adsp {
			qcom,local-pid = <0x00>;
			interrupt-parent = <0x90>;
			interrupts = <0x03 0x02 0x01>;
			qcom,smem = <0x1bb 0x1ad>;
			mboxes = <0x90 0x03 0x02>;
			qcom,remote-pid = <0x02>;
			compatible = "qcom,smp2p";

			slave-kernel {
				#interrupt-cells = <0x02>;
				interrupt-controller;
				qcom,entry-name = "slave-kernel";
				phandle = <0x97>;
			};

			qcom,smp2p-rdbg2-in {
				#interrupt-cells = <0x02>;
				interrupt-controller;
				qcom,entry-name = "rdbg";
				phandle = <0x249>;
			};

			qcom,smp2p-rdbg2-out {
				#qcom,smem-state-cells = <0x01>;
				qcom,entry-name = "rdbg";
				phandle = <0x248>;
			};

			master-kernel {
				#qcom,smem-state-cells = <0x01>;
				qcom,entry-name = "master-kernel";
				phandle = <0x98>;
			};
		};

		i2c@98c000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg = <0x98c000 0x4000>;
			pinctrl-1 = <0xd3>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x5c 0x24 0x86 0x24 0x87>;
			interrupts = <0x00 0x25c 0x04>;
			gpios = <0x3c 0x0c 0x00 0x3c 0x0d 0x00>;
			qcom,wrapper-core = <0xc4>;
			clock-frequency = <0x61a80>;
			pinctrl-0 = <0xd2>;
			dmas = <0xc7 0x00 0x03 0x03 0x40 0x00 0xc7 0x01 0x03 0x03 0x40 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x356>;
			status = "okay";
			#address-cells = <0x01>;
			compatible = "qcom,i2c-geni";

			s2asl01-limiter-sub@39 {
				reg = <0x39>;
				limiter,limiter_name = "s2asl01-limiter-sub";
				pinctrl-0 = <0x539>;
				pinctrl-names = "default";
				limiter,sub_bat_enb_gpio = <0x3c 0x2b 0x00>;
				limiter,sub_bat_det_gpio = <0x3c 0x79 0x00>;
				limiter,bat_type = <0x02>;
				phandle = <0x67f>;
				status = "okay";
				compatible = "samsung,s2asl01-limiter";
			};

			sx938x_sub-i2c@28 {
				sx938x_sub,gnrl_ctrl2_reg = <0x32>;
				sx938x_sub,gnrl_ctrl0_reg = <0x03>;
				sx938x_sub,proxctrl0_phr_reg = <0x22>;
				sx938x_sub,proxctrl5_reg = <0x30>;
				sx938x_sub,afe_param1_phm_reg = <0x52>;
				interrupt-parent = <0x3c>;
				reg = <0x28>;
				sx938x_sub,refcorr1_reg = <0x00>;
				sx938x_sub,usefilter0_reg = <0x00>;
				sx938x_sub,unknown_sel = <0x00>;
				sx938x_sub,proxctrl3_reg = <0x0c>;
				sx938x_sub,usefilter3_reg = <0x00>;
				interrupts = <0x99 0x00 0x00>;
				sx938x_sub,usefilter2_reg = <0x00>;
				sx938x_sub,gnrl_ctrl1_reg = <0x00>;
				sx938x_sub,proxctrl1_reg = <0x20>;
				sx938x_sub,irqcfg_reg = <0x00>;
				pinctrl-0 = <0x54a>;
				sx938x_sub,irq_enable_reg = <0x0e>;
				sx938x_sub,usefilter1_reg = <0x00>;
				sx938x_sub,usefilter4_reg = <0x00>;
				sx938x_sub,proxctrl2_reg = <0x60>;
				sx938x_sub,afe_param0_phr_reg = <0x0f>;
				sx938x_sub,refcorr0_reg = <0x00>;
				sx938x_sub,proxctrl0_phm_reg = <0x0a>;
				pinctrl-names = "default";
				sx938x_sub,proxctrl4_reg = <0x15>;
				phandle = <0x682>;
				sx938x_sub,afe_param1_phr_reg = <0x36>;
				sx938x_sub,dvdd_vreg_name = "s2mpb02_sub-l12";
				sx938x_sub,nirq-gpio = <0x3c 0x99 0x00>;
				status = "okay";
				sx938x_sub,afe_param0_phm_reg = <0x0f>;
				Semtech,reg-num = <0x18>;
				sx938x_sub,afe_ctrl1_reg = <0x00>;
				compatible = "sx938x_sub";
			};
		};

		qcom,logbuf-vendor-hooks {
			phandle = <0x343>;
			compatible = "qcom,logbuf-vendor-hooks";
		};

		qcom,glink {
			compatible = "qcom,glink";
		};

		qcom,dsi-display@0 {
			label = "ss_dsi_panel_PBA_BOOTING_FHD";
			phandle = <0x69b>;
		};

		tpdm@13860000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x13860000 0x1000>;
			atid = <0x42>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x39c>;
			coresight-name = "coresight-tpdm-actpm";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x158>;
						phandle = <0x1c3>;
					};
				};
			};
		};

		syscon@3d9958c {
			reg = <0x3d9958c 0x04>;
			phandle = <0x34>;
			compatible = "syscon";
		};

		modem2_etm0 {
			atid = <0x27>;
			qcom,inst-id = <0x0b>;
			coresight-name = "coresight-modem2-etm0";
			compatible = "qcom,coresight-remote-etm";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x15d>;
						phandle = <0x1bd>;
					};
				};
			};
		};

		tpda@10ac1000 {
			clock-names = "apb_pclk";
			qcom,dsb-elem-size = <0x02 0x20>;
			reg-names = "tpda-base";
			reg = <0x10ac1000 0x1000>;
			clocks = <0x8d>;
			qcom,cmb-elem-size = <0x01 0x20>;
			arm,primecell-periphid = <0xbb969>;
			phandle = <0x3b9>;
			qcom,tpda-atid = <0x61>;
			coresight-name = "coresight-tpda-dl_north";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x1af>;
						phandle = <0x154>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1ae>;
						phandle = <0x15f>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1b0>;
						phandle = <0x1b1>;
					};
				};
			};
		};

		tpdm@10c22000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10c22000 0x1000>;
			atid = <0x4e>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x38b>;
			status = "disabled";
			coresight-name = "coresight-tpdm-ipa";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x146>;
						phandle = <0x1d2>;
					};
				};
			};
		};

		modem_diag {
			atid = <0x32>;
			qcom,dummy-source;
			phandle = <0x3a0>;
			coresight-name = "coresight-modem-diag";
			compatible = "qcom,coresight-dummy";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x15e>;
						phandle = <0x1bb>;
					};
				};
			};
		};

		qcom,gdsc@adf0004 {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <0x1f4>;
			reg = <0xadf0004 0x04>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			regulator-name = "cam_cc_bps_gdsc";
			clocks = <0x24 0x0f>;
			parent-supply = <0x2b>;
			phandle = <0x26c>;
			compatible = "qcom,gdsc";
		};

		qcom,trust_ui_vm@e50fc000 {
			reg = <0xe50fc000 0x104000>;
			shared-buffers = <0x55 0x56>;
			vm_name = "trustedvm";
			phandle = <0x57>;
		};

		samsung,qcom-wdt_core {
			sec,panic_notifier-priority = <0xffff>;
			sec,qcom_wdt_core_dev_name = "hypervisor:qcom,gh-watchdog";
			phandle = <0x6b3>;
			status = "okay";
			compatible = "samsung,qcom-wdt_core";
		};

		qcom,cci0@ac15000 {
			src-clock-name = "cci_0_clk_src";
			clock-names = "cci_0_clk_src\0cci_0_clk";
			clock-cntl-level = "lowsvs";
			reg-names = "cci";
			reg = <0xac15000 0x1000>;
			pctrl-map-names = "m0\0m1";
			pinctrl-1 = <0x580>;
			clocks = <0x27 0x08 0x27 0x07>;
			interrupts = <0x00 0x1cc 0x01>;
			interrupt-names = "cci0";
			regulator-names = "gdscr";
			reg-cam-base = <0x15000>;
			pinctrl-2 = <0x581>;
			pinctrl-0 = <0x57f>;
			clock-rates = <0x23c3460 0x00>;
			cell-index = <0x00>;
			pinctrl-names = "m0_active\0m0_suspend\0m1_active\0m1_suspend";
			phandle = <0x6d0>;
			pinctrl-3 = <0x582>;
			gdscr-supply = <0x274>;
			status = "ok";
			pctrl-idx-mapping = <0x00 0x01>;
			compatible = "qcom,cci\0simple-bus";

			qcom,cam-sensor3 {
				ois-src = <0x58c>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				csiphy-sd-index = <0x05>;
				gpio-reset = <0x01>;
				cam,valid = <0x01>;
				sensor-position-pitch = <0x00>;
				eeprom-src = <0x58b>;
				cam,isp = <0x00>;
				rgltr-min-voltage = <0x100590 0x1b7740 0x2ab980 0x00>;
				pinctrl-1 = <0x593 0x594>;
				clocks = <0x27 0x52>;
				cam,fw_dump = <0x00>;
				sensor-position-roll = <0x5a>;
				gpios = <0x3c 0x67 0x00 0x3c 0x78 0x00>;
				cam,dual_open = <0x00>;
				regulator-names = "cam_vdig\0cam_vio\0cam_vana\0cam_clk";
				cam,cal_memory = <0x02>;
				sensor-mode = <0x00>;
				cam,companion_chip = <0x00>;
				pinctrl-0 = <0x591 0x592>;
				cam_clk-supply = <0x274>;
				rgltr-cntrl-support;
				cam_vana-supply = <0x590>;
				clock-rates = <0x124f800>;
				cam,ois = <0x01>;
				cell-index = <0x03>;
				gpio-req-tbl-num = <0x00 0x01>;
				actuator-src = <0x58d>;
				cam,upgrade = <0x00>;
				rgltr-load-current = <0x30d40 0x30d40 0x1388 0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				cci-master = <0x01>;
				cam,fw_write = <0x00>;
				cam_vio-supply = <0x583>;
				phandle = <0x6d6>;
				cam_vdig-supply = <0x58f>;
				cam,core_voltage = <0x00>;
				rgltr-max-voltage = <0x100590 0x1b7740 0x2ab980 0x00>;
				status = "ok";
				sensor-position-yaw = <0xb4>;
				gpio-no-mux = <0x00>;
				led-flash-src = <0x58e>;
				cam,read_version = <0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK3\0CAM_RESET3";
				gpio-req-tbl-flags = <0x01 0x00>;
				compatible = "qcom,cam-sensor";
			};

			qcom,i2c_standard_mode {
				hw-tsu-sto = <0xcc>;
				hw-scl-stretch-en = <0x00>;
				hw-tsu-sta = <0xe7>;
				hw-thd-dat = <0x16>;
				cci-clk-src = <0x23c3460>;
				hw-trdhld = <0x06>;
				hw-tlow = <0xae>;
				hw-thd-sta = <0xa2>;
				hw-tbuf = <0xe3>;
				phandle = <0x6d1>;
				status = "ok";
				hw-tsp = <0x03>;
				hw-thigh = <0xc9>;
			};

			qcom,cam-sensor2 {
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				csiphy-sd-index = <0x00>;
				gpio-reset = <0x01>;
				cam,valid = <0x01>;
				sensor-position-pitch = <0x00>;
				eeprom-src = <0x584>;
				cam,isp = <0x00>;
				rgltr-min-voltage = <0x124f80 0x1b7740 0x2932e0 0x00>;
				pinctrl-1 = <0x589 0x58a>;
				clocks = <0x27 0x4e>;
				cam,fw_dump = <0x00>;
				sensor-position-roll = <0x5a>;
				gpios = <0x3c 0x65 0x00 0x3c 0x6a 0x00>;
				cam,dual_open = <0x00>;
				regulator-names = "cam_vdig\0cam_vio\0cam_vana\0cam_clk";
				cam,cal_memory = <0x02>;
				sensor-mode = <0x00>;
				cam,companion_chip = <0x00>;
				pinctrl-0 = <0x587 0x588>;
				cam_clk-supply = <0x274>;
				rgltr-cntrl-support;
				cam_vana-supply = <0x586>;
				clock-rates = <0x124f800>;
				cam,ois = <0x00>;
				cell-index = <0x02>;
				gpio-req-tbl-num = <0x00 0x01>;
				cam,upgrade = <0x00>;
				rgltr-load-current = <0x30d40 0x30d40 0x1388 0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				cci-master = <0x00>;
				cam,fw_write = <0x00>;
				cam_vio-supply = <0x583>;
				phandle = <0x6d5>;
				cam_vdig-supply = <0x585>;
				cam,core_voltage = <0x00>;
				rgltr-max-voltage = <0x124f80 0x1b7740 0x2932e0 0x00>;
				status = "ok";
				sensor-position-yaw = <0xb4>;
				gpio-no-mux = <0x00>;
				cam,read_version = <0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK1\0CAM_RESET2";
				gpio-req-tbl-flags = <0x01 0x00>;
				compatible = "qcom,cam-sensor";
			};

			qcom,i2c_fast_mode {
				hw-tsu-sto = <0x28>;
				hw-scl-stretch-en = <0x00>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				cci-clk-src = <0x23c3460>;
				hw-trdhld = <0x06>;
				hw-tlow = <0x38>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				phandle = <0x6d2>;
				status = "ok";
				hw-tsp = <0x03>;
				hw-thigh = <0x26>;
			};

			qcom,i2c_custom_mode {
				hw-tsu-sto = <0x11>;
				hw-scl-stretch-en = <0x01>;
				hw-tsu-sta = <0x12>;
				hw-thd-dat = <0x10>;
				cci-clk-src = <0x23c3460>;
				hw-trdhld = <0x03>;
				hw-tlow = <0x16>;
				hw-thd-sta = <0x0f>;
				hw-tbuf = <0x18>;
				phandle = <0x6d3>;
				status = "ok";
				hw-tsp = <0x03>;
				hw-thigh = <0x10>;
			};

			qcom,eeprom2 {
				reg = <0x02>;
				rgltr-min-voltage = <0x1b7740>;
				regulator-names = "cam_vio";
				slave-addr = <0xa2>;
				rgltr-cntrl-support;
				cell-index = <0x02>;
				rgltr-load-current = <0x1d4c0>;
				cci-master = <0x00>;
				cam_vio-supply = <0x583>;
				phandle = <0x584>;
				rgltr-max-voltage = <0x1b7740>;
				status = "ok";
				compatible = "qcom,eeprom";
			};

			qcom,i2c_fast_plus_mode {
				hw-tsu-sto = <0x11>;
				hw-scl-stretch-en = <0x00>;
				hw-tsu-sta = <0x12>;
				hw-thd-dat = <0x10>;
				cci-clk-src = <0x23c3460>;
				hw-trdhld = <0x03>;
				hw-tlow = <0x16>;
				hw-thd-sta = <0x0f>;
				hw-tbuf = <0x18>;
				phandle = <0x6d4>;
				status = "ok";
				hw-tsp = <0x03>;
				hw-thigh = <0x10>;
			};
		};

		usb_nop_phy {
			phandle = <0x43b>;
			compatible = "usb-nop-xceiv";
		};

		interconnect@19100000 {
			qcom,bcm-voters = <0xa8 0xa9>;
			qcom,bcm-voter-names = "hlos\0disp";
			reg = <0x19100000 0xbb800>;
			#interconnect-cells = <0x01>;
			phandle = <0x49>;
			compatible = "qcom,waipio-gem_noc";
		};

		samsung,qcom-debug_partition {
			sec,part_table = <0x00 0x1000 0x1000 0x1000 0x2000 0x1000 0x3000 0x1000 0x4000 0xa000 0xe000 0x1000 0xf000 0x80000 0x8f000 0x1000 0x90000 0x3000 0x93000 0x1000 0x94000 0x1000 0x95000 0x1000 0xfe000 0x2000 0x100000 0x200000 0x300000 0x200000 0x500000 0x300000>;
			phandle = <0x6b5>;
			sec,bdev_path = "PARTUUID=a17d0ddb-cec4-4a80-9e22-7d43fec26358";
			status = "okay";
			compatible = "samsung,qcom-debug_partition";
		};

		replicator@10b06000 {
			clock-names = "apb_pclk";
			reg-names = "replicator-base";
			reg = <0x10b06000 0x1000>;
			clocks = <0x8d>;
			qcom,replicator-loses-context;
			arm,primecell-periphid = <0xbb909>;
			phandle = <0x3cb>;
			coresight-name = "coresight-replicator_swao";
			compatible = "arm,primecell";

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x202>;
						phandle = <0x201>;
					};
				};
			};

			out-ports {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				port@0 {

					endpoint {
						remote-endpoint = <0x203>;
						phandle = <0x205>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x204>;
						phandle = <0x1ff>;
					};
				};
			};
		};

		spi@a80000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0xa80000 0x4000>;
			pinctrl-1 = <0x56c 0x56d 0x56e>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x68 0x24 0x88 0x24 0x89>;
			interrupts = <0x00 0x161 0x04>;
			qcom,la-vm;
			qcom,wrapper-core = <0xe5>;
			pinctrl-0 = <0x569 0x56a 0x56b>;
			dmas = <0xe4 0x00 0x00 0x01 0x40 0x02 0xe4 0x01 0x00 0x01 0x40 0x02>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x360>;
			status = "ok";
			#address-cells = <0x01>;
			compatible = "qcom,spi-geni";

			touchscreen@0 {
				sec,bringup = <0x00>;
				support_dex_mode;
				sec,ss_touch_num = <0x01>;
				trusted-touch-mode = "vm_mode";
				tsp_avdd_ldo-supply = <0x572>;
				spi-max-frequency = <0x989680>;
				reg = <0x00>;
				trusted-touch-io-bases = <0xf11c000 0xf11d000 0xf11e000 0xf11f000 0xf12e000 0xa80000 0xa10000>;
				support_mis_calibration_test;
				pinctrl-1 = <0x570>;
				support_open_short_test;
				support_input_monitor;
				sec,enable_sysinput_enabled;
				sec,max_coords = <0x1000 0x1000>;
				trusted-touch-spi-irq = <0x242>;
				trusted-touch-io-sizes = <0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x4000>;
				sec,irq_gpio = <0x3c 0x2e 0x00>;
				sec,gpio_spi_cs = <0x3c 0x1f 0x00>;
				trusted-touch-type = "primary";
				pinctrl-0 = <0x56f>;
				sec,afe_base = <0x06>;
				pinctrl-names = "on_state\0off_state";
				sec,support_rawdata_motion_aivf;
				support_ear_detect_mode;
				support_rawdata_map_num = <0x05>;
				sec,firmware_name = "tsp_stm/fst2ca78y_q4.bin";
				phandle = <0x690>;
				sec,support_dual_foldable = <0x01>;
				sec,tclm_level = <0x02>;
				tsp_io_ldo-supply = <0x571>;
				status = "ok";
				enable_settings_aot;
				support_flex_mode;
				sec,dump_ic_ver = <0x01>;
				sec,project_name = "q4q";
				sec,area-size = <0x85 0x10a 0x155>;
				touch-environment = "pvm";
				compatible = "stm,stm_ts_spi";
			};
		};

		cti@10c0a000 {
			clock-names = "apb_pclk";
			reg = <0x10c0a000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3d5>;
			coresight-name = "coresight-cti-dlmm_cti1";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		samsung,qcom-user_reset {
			phandle = <0x6b8>;
			status = "okay";
			compatible = "samsung,qcom-user_reset";
		};

		dload_mode {
			compatible = "qcom,dload-mode";
		};

		qcom,audio-pkt-core-platform {
			phandle = <0x48e>;
			compatible = "qcom,audio-pkt-core-platform";
		};

		tpdm@10ac0000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10ac0000 0x1000>;
			atid = <0x61>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x398>;
			coresight-name = "coresight-tpdm-dl-north";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x154>;
						phandle = <0x1af>;
					};
				};
			};
		};

		samsung,crashkey-long {
			sec,panic_msg = "Long Key Press";
			sec,expire_msec = <0x19c8>;
			sec,used_key = <0x72 0x74>;
			phandle = <0x6b0>;
			status = "okay";
			compatible = "samsung,crashkey-long";
		};

		cti@10cc3000 {
			clock-names = "apb_pclk";
			reg = <0x10cc3000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3f5>;
			status = "disabled";
			coresight-name = "coresight-cti-tmess_cti_1";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		qcom,cam_smmu {
			force_cache_allocs;
			need_shared_buffer_padding;
			status = "ok";
			compatible = "qcom,msm-cam-smmu\0simple-bus";

			msm_cam_smmu_secure {
				cam-smmu-label = "cam-secure";
				qcom,secure-cb;
				compatible = "qcom,msm-cam-smmu-cb";
			};

			msm_cam_smmu_icp {
				dma-coherent;
				iommus = <0x5c 0x2020 0x420 0x5c 0x2000 0x420 0x5c 0x2420 0x420 0x5c 0x2400 0x420 0x5c 0x2040 0x420 0x5c 0x2060 0x420 0x5c 0x2440 0x420 0x5c 0x2460 0x420 0x5c 0x2100 0x420 0x5c 0x2500 0x420 0x5c 0x2080 0x400 0x5c 0x2480 0x400 0x5c 0x2120 0x420 0x5c 0x2520 0x420>;
				cam-smmu-label = "icp";
				iova-region-discard = <0xe0000000 0x800000>;
				qcom,iommu-dma-addr-pool = <0x10c00000 0xee300000>;
				compatible = "qcom,msm-cam-smmu-cb";

				iova-mem-map {
					phandle = <0x6e0>;

					iova-mem-region-fwuncached-region {
						iova-region-start = <0x10400000>;
						iova-region-len = <0x700000>;
						iova-region-name = "fw_uncached";
						status = "ok";
						iova-region-id = <0x06>;
					};

					iova-mem-region-io {
						iova-region-start = <0x10c00000>;
						iova-region-len = <0xee300000>;
						iova-region-name = "io";
						iova-region-discard = <0xe0000000 0x800000>;
						status = "ok";
						iova-region-id = <0x03>;
					};

					iova-mem-qdss-region {
						iova-region-start = <0x10b00000>;
						iova-region-len = <0x100000>;
						iova-region-name = "qdss";
						qdss-phy-addr = <0x16790000>;
						status = "ok";
						iova-region-id = <0x05>;
					};

					iova-mem-region-shared {
						iova-region-start = <0x800000>;
						iova-region-len = <0xfc00000>;
						iova-region-name = "shared";
						status = "ok";
						iova-region-id = <0x01>;
					};
				};
			};

			msm_cam_smmu_cpas_cdm {
				dma-coherent;
				iommus = <0x5c 0x20c0 0x400 0x5c 0x24c0 0x400 0x5c 0x20a0 0x400 0x5c 0x24a0 0x400>;
				cam-smmu-label = "cpas-cdm\0rt-cdm";
				multiple-client-devices;
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;
				compatible = "qcom,msm-cam-smmu-cb";

				iova-mem-map {
					phandle = <0x6e1>;

					iova-mem-region-io {
						iova-region-start = <0x100000>;
						iova-region-len = <0xffe00000>;
						iova-region-name = "io";
						status = "ok";
						iova-region-id = <0x03>;
					};
				};
			};

			msm_cam_smmu_ife {
				dma-coherent;
				iommus = <0x5c 0x800 0x460 0x5c 0x820 0x460 0x5c 0xc00 0x460 0x5c 0xc20 0x460 0x5c 0x840 0x460 0x5c 0x860 0x460 0x5c 0xc40 0x460 0x5c 0xc60 0x460>;
				cam-smmu-label = "ife\0sfe";
				multiple-client-devices;
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;
				compatible = "qcom,msm-cam-smmu-cb";

				iova-mem-map {
					phandle = <0x6de>;

					iova-mem-region-io {
						iova-region-start = <0x100000>;
						iova-region-len = <0xffe00000>;
						iova-region-name = "io";
						status = "ok";
						iova-region-id = <0x03>;
					};
				};
			};

			msm_cam_smmu_jpeg {
				dma-coherent;
				iommus = <0x5c 0x20e0 0x400 0x5c 0x24e0 0x400>;
				cam-smmu-label = "jpeg";
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;
				compatible = "qcom,msm-cam-smmu-cb";

				iova-mem-map {
					phandle = <0x6df>;

					iova-mem-region-io {
						iova-region-start = <0x100000>;
						iova-region-len = <0xffe00000>;
						iova-region-name = "io";
						status = "ok";
						iova-region-id = <0x03>;
					};
				};
			};
		};

		ipcc-self-ping-cdsp {
			interrupts-extended = <0x90 0x06 0x03 0x04>;
			mboxes = <0x90 0x06 0x03>;
			phandle = <0x442>;
			compatible = "qcom,ipcc-self-ping";
		};

		qcom,smp2p-cdsp {
			qcom,local-pid = <0x00>;
			interrupt-parent = <0x90>;
			interrupts = <0x06 0x02 0x01>;
			qcom,smem = <0x5e 0x1b0>;
			mboxes = <0x90 0x06 0x02>;
			qcom,remote-pid = <0x05>;
			compatible = "qcom,smp2p";

			slave-kernel {
				#interrupt-cells = <0x02>;
				interrupt-controller;
				qcom,entry-name = "slave-kernel";
				phandle = <0x9b>;
			};

			qcom,smp2p-rdbg5-out {
				#qcom,smem-state-cells = <0x01>;
				qcom,entry-name = "rdbg";
				phandle = <0x24a>;
			};

			qcom,smp2p-rdbg5-in {
				#interrupt-cells = <0x02>;
				interrupt-controller;
				qcom,entry-name = "rdbg";
				phandle = <0x24b>;
			};

			master-kernel {
				#qcom,smem-state-cells = <0x01>;
				qcom,entry-name = "master-kernel";
				phandle = <0x9c>;
			};
		};

		ipcc-self-ping-apss {
			interrupts-extended = <0x90 0x08 0x02 0x04>;
			mboxes = <0x90 0x08 0x02>;
			phandle = <0x441>;
			compatible = "qcom,ipcc-self-ping";
		};

		clock-controller@aaf0000 {
			clock-names = "bi_tcxo\0sleep_clk\0iface";
			reg = <0xaaf0000 0x10000>;
			vdd_mm-supply = <0x22>;
			clocks = <0x20 0x00 0x21 0x24 0xb5>;
			#clock-cells = <0x01>;
			vdd_mxc-supply = <0x23>;
			phandle = <0x25>;
			reg-name = "cc_base";
			#reset-cells = <0x01>;
			compatible = "qcom,cape-videocc\0syscon";
		};

		samsung,sec_debug {
			sec,panic_notifier-priority = <0x7f>;
			phandle = <0x6a1>;
			status = "okay";
			compatible = "samsung,sec_debug";
		};

		cti@10984000 {
			clock-names = "apb_pclk";
			reg = <0x10984000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3e4>;
			coresight-name = "coresight-cti-turing_dl_cti_2";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		qcom,msm_hdcp {
			phandle = <0x640>;
			compatible = "qcom,msm-hdcp";
		};

		qcom,msm-pri-auxpcm {
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			phandle = <0x48f>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-auxpcm-interface = "primary";
		};

		spi@894000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0x894000 0x4000>;
			pinctrl-1 = <0x11f>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x82 0x24 0x8a 0x24 0x8b>;
			interrupts = <0x00 0x24b 0x04>;
			qcom,wrapper-core = <0x103>;
			pinctrl-0 = <0x11e>;
			dmas = <0x102 0x00 0x05 0x01 0x40 0x00 0x102 0x01 0x05 0x01 0x40 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x37a>;
			status = "disabled";
			#address-cells = <0x01>;
			compatible = "qcom,spi-geni";
		};

		va_core_clk {
			qcom,codec-lpass-clk-id = <0x307>;
			#clock-cells = <0x01>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			phandle = <0x72b>;
			qcom,codec-ext-clk-src = <0x02>;
			compatible = "qcom,audio-ref-clk";
		};

		qcom,cpufreq-hw {
			clock-names = "xo\0alternate";
			reg-names = "freq-domain0\0freq-domain1\0freq-domain2\0pdmem-domain0\0pdmem-domain1\0pdmem-domain2";
			#freq-domain-cells = <0x02>;
			qcom,lut-row-size = <0x04>;
			reg = <0x17d91000 0x1000 0x17d92000 0x1000 0x17d93000 0x1000 0x17d09804 0x04 0x17d09808 0x04 0x17d0980c 0x04>;
			clocks = <0x20 0x00 0x24 0x26>;
			interrupts = <0x00 0x1e 0x04 0x00 0x1f 0x04 0x00 0x13 0x04>;
			interrupt-names = "dcvsh0_int\0dcvsh1_int\0dcvsh2_int";
			qcom,perf-lock-support;
			qcom,skip-enable-check;
			phandle = <0x06>;
			compatible = "qcom,cpufreq-hw-epss";
		};

		tpdm@1000f000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x1000f000 0x1000>;
			atid = <0x41>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb968>;
			phandle = <0x391>;
			coresight-name = "coresight-tpdm-spdm";
			compatible = "arm,primecell";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x14c>;
						phandle = <0x1e4>;
					};
				};
			};
		};

		i2c@a90000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg = <0xa90000 0x4000>;
			qcom,clk-freq-out = <0x61a80>;
			pinctrl-1 = <0xf5>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x70 0x24 0x88 0x24 0x89>;
			interrupts = <0x00 0x165 0x04>;
			qcom,wrapper-core = <0xe5>;
			pinctrl-0 = <0xf4>;
			dmas = <0xe4 0x00 0x04 0x03 0x40 0x00 0xe4 0x01 0x04 0x03 0x40 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x367>;
			status = "ok";
			#address-cells = <0x01>;
			compatible = "qcom,i2c-geni";

			qcom,actuator3 {
				qcom,cam-power-seq-type = "cam_vio\0cam_vaf";
				qcom,cam-power-seq-cfg-val = <0x01 0x01>;
				reg = <0x1e>;
				rgltr-min-voltage = <0x2ab980 0x1b7740>;
				regulator-names = "cam_vaf\0cam_vio";
				slave-addr = <0x1e>;
				cam_vaf-supply = <0x5b8>;
				rgltr-cntrl-support;
				cell-index = <0x03>;
				rgltr-load-current = <0x2710 0x2710>;
				qcom,cam-power-seq-delay = <0x01 0x0c>;
				cam_vio-supply = <0x583>;
				phandle = <0x58d>;
				rgltr-max-voltage = <0x2ab980 0x1b7740>;
				status = "ok";
				compatible = "qcom,actuator";
			};

			qcom,eeprom3 {
				reg = <0x03>;
				rgltr-min-voltage = <0x1b7740>;
				i2c-freq-mode = <0x01>;
				regulator-names = "cam_vio";
				sensor-mode = <0x00>;
				slave-addr = <0xa4>;
				sensor-position = <0x01>;
				rgltr-cntrl-support;
				cell-index = <0x03>;
				rgltr-load-current = <0x1d4c0>;
				cam_vio-supply = <0x583>;
				phandle = <0x58b>;
				rgltr-max-voltage = <0x1b7740>;
				status = "ok";
				gpio-no-mux = <0x00>;
				compatible = "qcom,eeprom";
			};
		};

		qcom,gdsc@adf31dc {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <0x1f4>;
			reg = <0xadf31dc 0x04>;
			qcom,retain-regs;
			regulator-name = "cam_cc_titan_top_gdsc";
			clocks = <0x24 0x0f>;
			parent-supply = <0x2b>;
			phandle = <0x274>;
			compatible = "qcom,gdsc";
		};

		msm_cdc_pinctrl@32 {
			pinctrl-1 = <0x2bb>;
			pinctrl-0 = <0x2ba>;
			pinctrl-names = "aud_active\0aud_sleep";
			phandle = <0x738>;
			status = "disabled";
			compatible = "qcom,msm-cdc-pinctrl";
		};

		qcom,gh_vm_loader_sec@e0b00000 {
			memory-region = <0xb8>;
			qcom,pas-id = <0x1c>;
			qcom,firmware-name = "trustedvm";
			qcom,vmid = <0x2d>;
			compatible = "qcom,gh-vm-loader-sec";
		};

		funnel@10d22000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x10d22000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb908>;
			phandle = <0x3ac>;
			coresight-name = "coresight-funnel-ddr_ch02";
			compatible = "arm,primecell";

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x175>;
						phandle = <0x136>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x176>;
						phandle = <0x17d>;
					};
				};
			};
		};

		funnel@10cc8000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x10cc8000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb908>;
			phandle = <0x3b8>;
			status = "disabled";
			coresight-name = "coresight-funnel-tmess";
			compatible = "arm,primecell";

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x1ac>;
						phandle = <0x1ab>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1ad>;
						phandle = <0x1b3>;
					};
				};
			};
		};

		tpdm_lpass_lpi {
			atid = <0x1a>;
			qcom,dummy-source;
			phandle = <0x37e>;
			coresight-name = "coresight-tpdm-lpass-lpi";
			compatible = "qcom,coresight-dummy";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x12e>;
						phandle = <0x169>;
					};
				};
			};
		};

		qcom,msm-pcm-voice {
			phandle = <0x451>;
			qcom,destroy-cvd;
			compatible = "qcom,msm-pcm-voice";
		};

		lpass_stm {
			atid = <0x19>;
			qcom,dummy-source;
			phandle = <0x37f>;
			coresight-name = "coresight-lpass-stm";
			compatible = "qcom,coresight-dummy";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x12f>;
						phandle = <0x168>;
					};
				};
			};
		};

		gladiator {
			atid = <0x60>;
			qcom,dummy-source;
			phandle = <0x3ae>;
			coresight-name = "coresight-gladiator";
			compatible = "qcom,coresight-dummy";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x179>;
						phandle = <0x17a>;
					};
				};
			};
		};

		qcom,pcie@1c08000 {
			#interrupt-cells = <0x01>;
			vreg-qref-supply = <0x233>;
			interconnect-names = "icc_path";
			interrupt-map = <0x00 0x00 0x00 0x00 0x01 0x00 0x132 0x04 0x00 0x00 0x00 0x01 0x01 0x00 0x1b2 0x04 0x00 0x00 0x00 0x02 0x01 0x00 0x1b3 0x04 0x00 0x00 0x00 0x03 0x01 0x00 0x1b6 0x04 0x00 0x00 0x00 0x04 0x01 0x00 0x1b7 0x04>;
			clock-names = "pcie_1_pipe_clk\0pcie_1_ref_clk_src\0pcie_1_aux_clk\0pcie_1_cfg_ahb_clk\0pcie_1_mstr_axi_clk\0pcie_1_slv_axi_clk\0pcie_1_ldo\0pcie_1_slv_q2a_axi_clk\0pcie_phy_refgen_clk\0pcie_ddrss_sf_tbu_clk\0pcie_aggre_noc_1_axi_clk\0pcie_pipe_clk_mux\0pcie_pipe_clk_ext_src\0pcie_phy_aux_clk\0pcie_phy_aux_clk_mux";
			dma-coherent;
			qcom,phy-status-offset = <0x214>;
			reg-names = "parf\0phy\0dm_core\0elbi\0iatu\0conf";
			qcom,vreg-1p8-voltage-level = <0x124f80 0x124f80 0x652c>;
			wake-gpio = <0x3c 0x63 0x00>;
			interrupt-map-mask = <0x00 0x00 0x00 0xffffffff>;
			interrupt-parent = <0x240>;
			reg = <0x1c08000 0x3000 0x1c0e000 0x2000 0x40000000 0xf1d 0x40000f20 0xa8 0x40001000 0x1000 0x40100000 0x100000>;
			perst-gpio = <0x3c 0x61 0x00>;
			ranges = <0x1000000 0x00 0x40200000 0x40200000 0x00 0x100000 0x2000000 0x00 0x40300000 0x40300000 0x00 0x1fd00000>;
			qcom,drv-supported;
			qcom,bw-scale = <0x40 0x40 0x124f800 0x40 0x40 0x124f800 0x40 0x40 0x5f5e100>;
			vreg-cx-supply = <0x1e>;
			pinctrl-1 = <0x242 0x245 0x244>;
			qcom,num-parf-testbus-sel = <0xb9>;
			qcom,link-speed-cap-offset = <0x03>;
			clocks = <0x24 0x43 0x20 0x00 0x24 0x3a 0x24 0x3c 0x24 0x3e 0x24 0x45 0x24 0x3d 0x24 0x46 0x24 0x41 0x24 0x1a 0x24 0x09 0x24 0x44 0x24 0x03 0x24 0x3f 0x24 0x40>;
			interrupts = <0x00 0x01 0x02 0x03 0x04>;
			qcom,phy-sequence = <0x240 0x03 0x00 0xc0 0x01 0x00 0xcc 0x31 0x00 0xd0 0x01 0x00 0x60 0xde 0x00 0x64 0x07 0x00 0x00 0x4c 0x00 0x04 0x06 0x00 0xe0 0x90 0x00 0xe4 0x82 0x00 0xf4 0x07 0x00 0x70 0x02 0x00 0x10 0x02 0x00 0x74 0x16 0x00 0x14 0x16 0x00 0x78 0x36 0x00 0x18 0x36 0x00 0x110 0x08 0x00 0xbc 0x0e 0x00 0x120 0x42 0x00 0x80 0x0a 0x00 0x84 0x1a 0x00 0x20 0x14 0x00 0x24 0x34 0x00 0x88 0x82 0x00 0x28 0x68 0x00 0x90 0x55 0x00 0x94 0x55 0x00 0x98 0x03 0x00 0x30 0xab 0x00 0x34 0xaa 0x00 0x38 0x02 0x00 0x140 0x14 0x00 0x164 0x34 0x00 0x3c 0x01 0x00 0x1c 0x04 0x00 0x174 0x16 0x00 0x1bc 0x0f 0x00 0x170 0xa0 0x00 0x11a4 0x38 0x00 0x10dc 0x11 0x00 0x1160 0xbf 0x00 0x1164 0xbf 0x00 0x1168 0xb7 0x00 0x116c 0xea 0x00 0x115c 0x3f 0x00 0x1174 0x5c 0x00 0x1178 0x9c 0x00 0x117c 0x1a 0x00 0x1180 0x89 0x00 0x1170 0xdc 0x00 0x1188 0x94 0x00 0x118c 0x5b 0x00 0x1190 0x1a 0x00 0x1194 0x89 0x00 0x10cc 0xf0 0x00 0x1008 0x09 0x00 0x1014 0x05 0x00 0x104c 0x08 0x00 0x1050 0x08 0x00 0x10d8 0x0f 0x00 0x1118 0x1c 0x00 0x10f8 0x07 0x00 0x11f8 0x08 0x00 0xe84 0x15 0x00 0xe90 0x3f 0x00 0xee4 0x02 0x00 0xe40 0x06 0x00 0xe3c 0x17 0x00 0x19a4 0x38 0x00 0x18dc 0x11 0x00 0x1960 0xbf 0x00 0x1964 0xbf 0x00 0x1968 0xb7 0x00 0x196c 0xea 0x00 0x195c 0x3f 0x00 0x1974 0x5c 0x00 0x1978 0x9c 0x00 0x197c 0x1a 0x00 0x1980 0x89 0x00 0x1970 0xdc 0x00 0x1988 0x94 0x00 0x198c 0x5b 0x00 0x1990 0x1a 0x00 0x1994 0x89 0x00 0x18cc 0xf0 0x00 0x1808 0x09 0x00 0x1814 0x05 0x00 0x184c 0x08 0x00 0x1850 0x08 0x00 0x18d8 0x0f 0x00 0x1918 0x1c 0x00 0x18f8 0x07 0x00 0x19f8 0x08 0x00 0x1684 0x15 0x00 0x1690 0x3f 0x00 0x16e4 0x02 0x00 0x1640 0x06 0x00 0x163c 0x17 0x00 0x2dc 0x05 0x00 0x388 0x77 0x00 0x398 0x0b 0x00 0x3e0 0x0f 0x00 0x60c 0x1d 0x00 0x614 0x07 0x00 0x620 0xc1 0x00 0x694 0x00 0x00 0x3d0 0x8c 0x00 0x1424 0x00 0x00 0x1428 0x00 0x00 0x200 0x00 0x00 0x244 0x03 0x00>;
			interrupt-names = "int_global_int\0int_a\0int_b\0int_c\0int_d";
			gdsc-vdd-supply = <0x246>;
			qcom,slv-addr-space-size = <0x20000000>;
			qcom,eq-fmdc-t-min-phase23 = <0x01>;
			reset-names = "pcie_1_core_reset\0pcie_1_phy_reset";
			interconnects = <0xbf 0x34 0x46 0x200>;
			qcom,l1-2-th-scale = <0x02>;
			qcom,phy-status-bit = <0x06>;
			pinctrl-0 = <0x242 0x243 0x244>;
			qcom,boot-option = <0x01>;
			vreg-1p8-supply = <0x234>;
			linux,pci-domain = <0x01>;
			cell-index = <0x01>;
			max-clock-frequency-hz = <0x00 0x00 0x124f800 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x5f5e100 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			msi-parent = <0x241>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x02>;
			qcom,vreg-mx-voltage-level = <0xffff 0x40 0x00>;
			qcom,ep-latency = <0x0a>;
			resets = <0x24 0x09 0x24 0x0c>;
			qcom,drv-l1ss-timeout-us = <0x1388>;
			qcom,phy-power-down-offset = <0x240>;
			phandle = <0x240>;
			qcom,target-link-speed = <0x03>;
			qcom,vreg-cx-voltage-level = <0xffff 0x40 0x00>;
			iommu-map = <0x00 0x5c 0x1c80 0x01 0x100 0x5c 0x1c81 0x01>;
			status = "disabled";
			qcom,pcie-phy-ver = <0x60>;
			qcom,vreg-0p9-voltage-level = <0xd6d80 0xd6d80 0x2de60>;
			qcom,vreg-qref-voltage-level = <0xd6d80 0xd6d80 0x514>;
			#address-cells = <0x03>;
			qcom,aux-clk-freq = <0x11>;
			msi-map = <0x00 0x238 0x5a00 0x01 0x100 0x238 0x5a01 0x01>;
			qcom,l1-2-th-value = <0x96>;
			vreg-0p9-supply = <0x247>;
			qcom,smmu-sid-base = <0x1c80>;
			qcom,no-l0s-supported;
			compatible = "qcom,pci-msm";
			vreg-mx-supply = <0x1f>;

			pcie1_rp {
				reg = <0x00 0x00 0x00 0x00 0x00>;
				phandle = <0x43f>;
			};
		};

		samsung,qcom-qcom_reboot_reason {
			sec,reboot_notifier-priority = <0xdc>;
			nvmem-cell-names = "restart_reason\0pon_reason";
			nvmem-cells = <0x4e7 0x578>;
			phandle = <0x6b4>;
			status = "okay";
			compatible = "samsung,qcom-qcom_reboot_reason";
		};

		usb_audio_qmi_dev {
			iommus = <0x5c 0x180f 0x00>;
			qcom,usb-audio-stream-id = <0x0f>;
			qcom,usb-audio-intr-num = <0x02>;
			qcom,iommu-dma = "disabled";
			compatible = "qcom,usb-audio-qmi-dev";
		};

		snoc {
			atid = <0x7d>;
			qcom,dummy-source;
			phandle = <0x390>;
			coresight-name = "coresight-snoc";
			compatible = "qcom,coresight-dummy";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x14b>;
						phandle = <0x1e7>;
					};
				};
			};
		};

		qcom,tpg14@acf7000 {
			src-clock-name = "cphy_rx_clk_src";
			clock-names = "cphy_rx_clk_src\0csid_csiphy_rx_clk";
			clock-cntl-level = "lowsvs\0nominal";
			reg-names = "tpg1\0cam_cpas_top";
			reg = <0xacf7000 0x400 0xac13000 0x1000>;
			clocks = <0x27 0x17 0x27 0x26>;
			interrupts = <0x00 0x1a0 0x01>;
			gdsc-supply = <0x274>;
			interrupt-names = "tpg1";
			regulator-names = "gdsc";
			reg-cam-base = <0xf7000 0x13000>;
			clock-rates = <0x17d78400 0x00 0x1c9c3800 0x00>;
			cell-index = <0x0e>;
			phandle = <0x716>;
			shared-clks = <0x01 0x00>;
			status = "ok";
			phy-id = <0x01>;
			compatible = "qcom,cam-tpg103";
		};

		spi@880000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0x880000 0x4000>;
			pinctrl-1 = <0x105>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x78 0x24 0x8a 0x24 0x8b>;
			interrupts = <0x00 0x175 0x04>;
			qcom,wrapper-core = <0x103>;
			pinctrl-0 = <0x104>;
			dmas = <0x102 0x00 0x00 0x01 0x40 0x00 0x102 0x01 0x00 0x01 0x40 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x36e>;
			status = "disabled";
			#address-cells = <0x01>;
			compatible = "qcom,spi-geni";
		};

		qmi-ts-sensors {
			#thermal-sensor-cells = <0x01>;
			phandle = <0x5d>;
			compatible = "qcom,qmi-sensors";

			cdsp {
				qcom,qmi-sensor-names = "isense_trim";
				qcom,instance-id = <0x43>;
			};

			modem {
				qcom,qmi-sensor-names = "pa\0pa_1\0sys_therm1\0sys_therm2\0modem_bcl_warn\0modem_tsens\0modem_tsens1\0sdr0_pa\0sdr0\0sdr1_pa\0sdr1\0sdr_mmw_therm\0mmw0\0mmw1\0mmw2\0mmw3\0mmw_pa1\0mmw_pa2\0mmw_pa3\0mmw_ific0\0sub1_modem_cfg\0sub1_lte_cc\0sub1_mcg_fr1_cc\0sub1_mcg_fr2_cc\0sub1_scg_fr1_cc\0sub1_scg_fr2_cc";
				qcom,instance-id = <0x00>;
			};
		};

		disp_rdump_region@e1000000 {
			reg = <0xb8000000 0x1500000>;
			label = "disp_rdump_region";
			phandle = <0x650>;
		};

		interconnect@0 {
			qcom,bcm-voters = <0xa8>;
			qcom,bcm-voter-names = "hlos";
			#interconnect-cells = <0x01>;
			phandle = <0xc0>;
			compatible = "qcom,waipio-clk_virt";
		};

		qcom,msm-eud@88e0000 {
			clock-names = "eud_clkref_clk";
			reg-names = "eud_base\0eud_mode_mgr2";
			interrupt-parent = <0x42>;
			reg = <0x88e0000 0x2000 0x88e2000 0x1000>;
			clocks = <0x24 0x1f>;
			interrupts = <0x0b 0x04>;
			interrupt-names = "eud_irq";
			qcom,secure-eud-en;
			phandle = <0x230>;
			status = "ok";
			compatible = "qcom,msm-eud";
		};

		syscon@162128 {
			reg = <0x162128 0x04>;
			phandle = <0x2d>;
			compatible = "syscon";
		};

		qcom,pmic_glink_log {
			qcom,pmic-glink-channel = "PMIC_LOGS_ADSP_APPS";
			compatible = "qcom,pmic-glink";

			qcom,battery_debug {
				compatible = "qcom,battery-debug";
			};

			qcom,spmi_glink_debug {
				depends-on-supply = <0x8e>;
				#size-cells = <0x00>;
				#address-cells = <0x01>;
				compatible = "qcom,spmi-glink-debug";

				spmi@1 {
					reg = <0x01>;
					#size-cells = <0x00>;
					#address-cells = <0x02>;

					qcom,smb1396-debug@d {
						qcom,can-sleep;
						reg = <0x0d 0x00>;
						compatible = "qcom,spmi-pmic";
					};

					qcom,smb1394-debug@9 {
						qcom,can-sleep;
						reg = <0x09 0x00>;
						phandle = <0x8f>;
						compatible = "qcom,spmi-pmic";
					};

					qcom,smb1394-debug@b {
						qcom,can-sleep;
						reg = <0x0b 0x00>;
						compatible = "qcom,spmi-pmic";
					};
				};

				spmi@0 {
					reg = <0x00>;
					#size-cells = <0x00>;
					#address-cells = <0x02>;

					qcom,pm8350b-debug@3 {
						qcom,can-sleep;
						reg = <0x03 0x00>;
						compatible = "qcom,spmi-pmic";
					};
				};
			};

			qcom,charger_ulog_glink {
				compatible = "qcom,charger-ulog-glink";
			};
		};

		qcom,gdsc@3d9905c {
			sw-reset = <0x32 0x33 0x34>;
			qcom,reset-aon-logic;
			qcom,gds-timeout = <0x1f4>;
			reg = <0x3d9905c 0x04>;
			qcom,retain-regs;
			domain-addr = <0x31>;
			regulator-name = "gpu_cc_gx_gdsc";
			parent-supply = <0x35>;
			phandle = <0x22c>;
			compatible = "qcom,gdsc";
		};

		qcom,camera-flash0 {
			pinctrl-1 = <0x5b7>;
			pinctrl-0 = <0x5b6>;
			cell-index = <0x00>;
			pinctrl-names = "cam_default\0cam_suspend";
			phandle = <0x5bb>;
			status = "ok";
			compatible = "qcom,camera-flash";
		};

		spi@98c000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0x98c000 0x4000>;
			pinctrl-1 = <0xd5>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x5c 0x24 0x86 0x24 0x87>;
			interrupts = <0x00 0x25c 0x04>;
			qcom,wrapper-core = <0xc4>;
			pinctrl-0 = <0xd4>;
			dmas = <0xc7 0x00 0x03 0x01 0x40 0x00 0xc7 0x01 0x03 0x01 0x40 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x357>;
			status = "disabled";
			#address-cells = <0x01>;
			compatible = "qcom,spi-geni";
		};

		i2c@a88000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg = <0xa88000 0x4000>;
			pinctrl-1 = <0xed>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x6c 0x24 0x88 0x24 0x89>;
			interrupts = <0x00 0x163 0x04>;
			qcom,wrapper-core = <0xe5>;
			pinctrl-0 = <0xec>;
			dmas = <0xe4 0x00 0x02 0x03 0x40 0x00 0xe4 0x01 0x02 0x03 0x40 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x363>;
			status = "disabled";
			#address-cells = <0x01>;
			compatible = "qcom,i2c-geni";
		};

		samsung,security_mz1@146aaa94 {
			reg = <0x146aaa94 0x04>;
			phandle = <0x71d>;
			compatible = "samsung,security_mz1";
		};

		cti@10b4b000 {
			clock-names = "apb_pclk";
			reg = <0x10b4b000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb922>;
			phandle = <0x3ed>;
			status = "disabled";
			coresight-name = "coresight-cti-lpass_q6_cti";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		spi@88c000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0x88c000 0x4000>;
			pinctrl-1 = <0x117>;
			dma-names = "tx\0rx";
			clocks = <0x24 0x7e 0x24 0x8a 0x24 0x8b>;
			interrupts = <0x00 0x249 0x04>;
			qcom,wrapper-core = <0x103>;
			pinctrl-0 = <0x116>;
			dmas = <0x102 0x00 0x03 0x01 0x40 0x00 0x102 0x01 0x03 0x01 0x40 0x00>;
			pinctrl-names = "default\0sleep";
			#size-cells = <0x00>;
			phandle = <0x376>;
			status = "disabled";
			#address-cells = <0x01>;
			compatible = "qcom,spi-geni";
		};

		qcom,gpi-dma@a00000 {
			qcom,ev-factor = <0x02>;
			dma-coherent;
			reg-names = "gpi-top";
			iommus = <0x5c 0x56 0x00>;
			reg = <0xa00000 0x60000>;
			qcom,static-gpii-mask = <0x01>;
			interrupts = <0x00 0x117 0x04 0x00 0x118 0x04 0x00 0x119 0x04 0x00 0x11a 0x04 0x00 0x11b 0x04 0x00 0x11c 0x04 0x00 0x125 0x04 0x00 0x126 0x04 0x00 0x127 0x04 0x00 0x128 0x04 0x00 0x129 0x04 0x00 0x12a 0x04>;
			#dma-cells = <0x05>;
			qcom,max-num-gpii = <0x0c>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			phandle = <0xe4>;
			status = "ok";
			qcom,gpii-mask = <0x3e>;
			compatible = "qcom,gpi-dma";
		};

		qcom,rimps_log@17d09c00 {
			reg = <0x17d09c00 0x200 0x17d09e00 0x200>;
			mboxes = <0x92 0x01>;
			phandle = <0x339>;
			compatible = "qcom,rimps-log";
		};

		cti@10010000 {
			clock-names = "apb_pclk";
			reg = <0x10010000 0x1000>;
			clocks = <0x8d>;
			pinctrl-0 = <0x20d>;
			pinctrl-names = "cti-trigout-pctrl";
			arm,primecell-periphid = <0xbb922>;
			qcom,cti-gpio-trigout = <0x10>;
			phandle = <0x3d1>;
			qcom,extended_cti;
			coresight-name = "coresight-cti-qc_cti";
			compatible = "arm,coresight-cti\0arm,primecell";
		};

		funnel@10804000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x10804000 0x1000>;
			clocks = <0x8d>;
			arm,primecell-periphid = <0xbb908>;
			phandle = <0x3be>;
			coresight-name = "coresight-funnel-modem";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0x00>;
				#address-cells = <0x01>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1be>;
						phandle = <0x1b7>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1bd>;
						phandle = <0x15d>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x1bf>;
						phandle = <0x1bc>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1c0>;
						phandle = <0x1ee>;
					};
				};
			};
		};

		ufshc@1d84000 {
			interconnect-names = "ufs-ddr\0cpu-ufs";
			vdd-hba-supply = <0x2e>;
			dev-ref-clk-freq = <0x00>;
			qcom,bus-vector-names = "MIN\0PWM_G1_L1\0PWM_G2_L1\0PWM_G3_L1\0PWM_G4_L1\0PWM_G1_L2\0PWM_G2_L2\0PWM_G3_L2\0PWM_G4_L2\0HS_RA_G1_L1\0HS_RA_G2_L1\0HS_RA_G3_L1\0HS_RA_G4_L1\0HS_RA_G1_L2\0HS_RA_G2_L2\0HS_RA_G3_L2\0HS_RA_G4_L2\0HS_RB_G1_L1\0HS_RB_G2_L1\0HS_RB_G3_L1\0HS_RB_G4_L1\0HS_RB_G1_L2\0HS_RB_G2_L2\0HS_RB_G3_L2\0HS_RB_G4_L2\0MAX";
			ice-turbo-l1-clk-freq = <0x32a9f880>;
			clock-names = "core_clk\0bus_aggr_clk\0iface_clk\0core_clk_unipro\0core_clk_ice\0ref_clk\0tx_lane0_sync_clk\0rx_lane0_sync_clk\0rx_lane1_sync_clk";
			dma-coherent;
			axi-turbo-l1-clk-freq = <0x32a9f880>;
			spm-level = <0x03>;
			freq-table-hz = <0x47868c0 0x32a9f880 0x00 0x00 0x00 0x00 0x47868c0 0x32a9f880 0x47868c0 0x32a9f880 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			reg-names = "ufs_mem\0ufs_ice\0ufs_ice_hwkm";
			ice-turbo-clk-freq = <0x32a9f880>;
			iommus = <0x5c 0xe0 0x00>;
			sec,streamid-enable;
			sec,wb-up-threshold-block = <0xc00>;
			reg = <0x1d84000 0x3000 0x1d88000 0x8000 0x1d90000 0x9000>;
			vcc-supply = <0x2fa>;
			qcom,vddp-ref-clk-max-microamp = <0x64>;
			sec,wb-enable;
			multi-level-clk-scaling-support;
			reset-gpios = <0x3c 0xd2 0x01>;
			clocks = <0x24 0x97 0x24 0x0a 0x24 0x96 0x24 0xa6 0x24 0x9a 0x20 0x00 0x24 0xa4 0x24 0xa0 0x24 0xa2>;
			interrupts = <0x00 0x109 0x04>;
			qcom,ufs-bus-bw,vectors-KBps = <0x00 0x00 0x00 0x00 0x39a 0x00 0x3e8 0x00 0x734 0x00 0x3e8 0x00 0xe68 0x00 0x3e8 0x00 0x1cd0 0x00 0x3e8 0x00 0x734 0x00 0x3e8 0x00 0xe68 0x00 0x3e8 0x00 0x1cd0 0x00 0x3e8 0x00 0x39a0 0x00 0x3e8 0x00 0x1f334 0x00 0x3e8 0x00 0x3e667 0x00 0x3e8 0x00 0x16c666 0x00 0x19000 0x00 0x2c7b80 0x00 0x32000 0x00 0x3e667 0x00 0x3e8 0x00 0x7cccd 0x00 0x3e8 0x00 0x16c666 0x00 0x32000 0x00 0x2c7b80 0x00 0x64000 0x00 0x247ae 0x00 0x3e8 0x00 0x48ccd 0x00 0x3e8 0x00 0x16c666 0x00 0x19000 0x00 0x2c7b80 0x00 0x32000 0x00 0x48ccd 0x00 0x3e8 0x00 0x9199a 0x00 0x3e8 0x00 0x16c666 0x00 0x32000 0x64000 0x2c7b80 0x00 0x64000 0x64000 0x74a000 0xb71b00 0x64000 0x64000>;
			phy-names = "ufsphy";
			reset-names = "rst";
			sec,wb-off-delay-ms = <0x1194>;
			interconnects = <0xa7 0x39 0x46 0x200 0x49 0x02 0xa3 0x229>;
			sec,wb-down-threshold-rqs = <0x19>;
			sec,wb-up-threshold-rqs = <0x1e>;
			axi-turbo-clk-freq = <0x32a9f880>;
			unipro-turbo-clk-freq = <0x32a9f880>;
			phys = <0xa6>;
			qcom,vddp-ref-clk-supply = <0x2fb>;
			disable-cgc;
			vccq-supply = <0x2fb>;
			qcom,ufs-bus-bw,num-paths = <0x02>;
			qcom,ufs-bus-bw,name = "ufshc_mem";
			resets = <0x24 0x19>;
			vccq-max-microamp = <0x124f80>;
			sec,wb-disable-threshold-lt = <0x07>;
			qcom,ufs-bus-bw,num-cases = <0x1a>;
			phandle = <0xa5>;
			sec,wb-down-threshold-block = <0x600>;
			#reset-cells = <0x01>;
			rpm-level = <0x03>;
			status = "ok";
			qcom,iommu-dma = "bypass";
			vcc-max-microamp = <0x10c8e0>;
			lanes-per-direction = <0x02>;
			sec,wb-on-delay-ms = <0x5c>;
			unipro-turbo-l1-clk-freq = <0x32a9f880>;
			compatible = "qcom,ufshc";

			qos1 {
				vote = <0x2c>;
				mask = <0x0f>;
			};

			qos0 {
				vote = <0x2c>;
				perf;
				mask = <0xf0>;
			};
		};

		self_display_XA2_dtsi {
			samsung,self_dispaly_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 07 76 00 00 00 00 01 11 29 01 00 00 00 00 08 85 a3 00 0f 0f 00 00 1f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_setting_pre_revA = [29 01 00 00 00 00 02 7a 00 29 01 00 00 00 00 03 75 10 01];
			samsung,self_dispaly_off_revA = [29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 7d 00 00 29 01 00 00 00 00 03 83 00 00 29 01 00 00 00 00 03 77 00 00 29 01 00 00 00 00 03 80 00 00 29 01 00 00 00 00 03 81 00 00 29 01 00 00 00 00 02 85 00 29 01 00 00 00 00 07 76 00 00 00 00 00 00 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 fc a5 a5];
			label = "self_display_XA2_dtsi";
			samsung,self_aclock_hide_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 77 00 01 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_check_tx_post_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 1b 7a 05 00 00 00 06 e8 06 e9 06 ea 06 eb 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 01 00 00 00 00 0a bf 00 07 ff 00 00 10 00 00 00 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			samsung,self_move_reset_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 7d 10 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_check_rx_cmds_revA = [06 01 00 00 00 00 01 14 02 00 00];
			samsung,self_mask_on_revA = <0x29010000 0x3f0 0x5a5a2901 0x00 0x157a0500 0x20000 0x1f30684 0x6e7000f 0x18b005a 0x1db2901 0x00 0x3f0a5a5>;
			samsung,self_partial_hlpm_scan_set_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 08 85 a3 00 0f 0f 00 00 1f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_time_set_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 0b 81 00 03 0a 0a 1e 00 de 03 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_setting_post_revA = [29 01 00 00 00 00 02 75 00];
			samsung,self_mask_check_tx_pre1_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 04 b0 00 35 d8 29 01 00 00 00 00 02 d8 15 29 01 00 00 00 00 0a bf 01 07 00 00 00 10 00 00 00 29 01 00 00 00 00 03 75 10 01 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			samsung,self_disp_debug_rx_cmds_revA = [06 01 00 00 00 00 01 7f 21 00 00];
			samsung,self_aclock_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 77 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_aclock_setting_post_revA = [29 01 00 00 00 00 02 75 00];
			samsung,self_mask_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 7a 00 29 01 00 00 00 00 03 f0 a5 a5];
			phandle = <0x50d>;
			samsung,mask_crc_pass_data = [22 db];
			samsung,self_aclock_setting_pre_revA = [29 01 00 00 00 00 03 75 01 01];
			samsung,self_mask_on_factory_revA = <0x29010000 0x3f0 0x5a5a2901 0x00 0xd7a0500 0x206e8 0x6e906ea 0x6eb2901 0x00 0x3f0a5a5>;
			samsung,self_mask_check_tx_pre2_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 02 75 00 29 01 00 00 00 00 1b 7a 05 00 00 00 01 f4 02 33 06 e8 06 e9 00 00 00 00 00 00 00 00 00 00 3f ff ff ff 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			samsung,self_aclock_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 75 00 29 01 00 00 00 00 0f 77 00 03 02 00 02 00 03 00 50 13 50 13 50 13 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_move_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 7d 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_move_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 3f 7d 00 01 00 00 23 27 23 77 73 27 33 17 73 77 23 27 23 77 73 27 33 17 73 77 23 27 23 77 73 27 33 17 73 10 10 10 10 01 50 50 50 50 05 10 10 10 10 01 50 50 50 50 05 10 10 10 10 01 50 50 50 50 29 01 00 00 00 00 03 f0 a5 a5];
		};
	};

	sec_pm_debug {
		chg_det_gpio = <0x4fa 0x05 0x01>;
		phandle = <0x67a>;
		status = "okay";
		compatible = "samsung,sec-ap-pmic";
	};

	sram@17D09400 {
		reg = <0x00 0x17d09400 0x00 0x400>;
		ranges = <0x00 0x00 0x00 0x17d09400 0x00 0x400>;
		#size-cells = <0x02>;
		phandle = <0x267>;
		#address-cells = <0x02>;
		compatible = "mmio-sram";

		scp-shmem@0 {
			reg = <0x00 0x00 0x00 0x400>;
			phandle = <0x93>;
			compatible = "arm,scp-shmem";
		};
	};

	hypervisor {
		#size-cells = <0x00>;
		#address-cells = <0x02>;
		compatible = "qcom,gunyah-hypervisor-1.0\0qcom,gunyah-hypervisor\0simple-bus";

		qcom,gh-watchdog {
			interrupts = <0x00 0x00 0x01>;
			compatible = "qcom,gh-watchdog";
		};

		qcom,resource-manager-rpc@40eec4ebe00e6a9d {
			qcom,is-full-duplex;
			qcom,rx-message-size = <0xf0>;
			reg = <0x40eec4eb 0xe00e6a9d 0x40eec4eb 0xe00e50be>;
			qcom,tx-message-size = <0xf0>;
			qcom,free-irq-start = <0x3c0>;
			qcom,tx-queue-depth = <0x08>;
			interrupts = <0x00 0x3a0 0x01 0x00 0x3a1 0x01>;
			qcom,rx-queue-depth = <0x08>;
			compatible = "qcom,resource-manager-1-0\0qcom,resource-manager\0qcom,gunyah-message-queue\0qcom,gunyah-capability";
		};

		qcom,gunyah-vm {
			qcom,vendor = "Qualcomm";
			qcom,vmid = <0x03>;
			compatible = "qcom,gunyah-vm-id-1.0\0qcom,gunyah-vm-id";
		};
	};

	reserved-memory {
		ranges;
		#size-cells = <0x02>;
		phandle = <0x250>;
		#address-cells = <0x02>;

		tme_crash_dump_region@808a0000 {
			reg = <0x00 0x808a0000 0x00 0x40000>;
			no-map;
			phandle = <0x257>;
		};

		cpusys_vm_region@e0600000 {
			reg = <0x00 0xe0600000 0x00 0x400000>;
			no-map;
			phandle = <0xb9>;
		};

		smem_region@80900000 {
			reg = <0x00 0x80900000 0x00 0x200000>;
			no-map;
			phandle = <0xac>;
		};

		hyp_region@80000000 {
			reg = <0x00 0x80000000 0x00 0x600000>;
			no-map;
			phandle = <0x251>;
		};

		rbin {
			expand_size = <0x00 0x40000000>;
			alloc-ranges = <0x08 0x00 0x01 0x80000000 0x00 0x80000000 0x00 0x80000000>;
			reusable;
			size = <0x00 0x32000000>;
			alignment = <0x00 0x2000000>;
			phandle = <0x57a>;
		};

		adsp_heap_region {
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			size = <0x00 0xc00000>;
			alignment = <0x00 0x400000>;
			phandle = <0xbb>;
			compatible = "shared-dma-pool";
		};

		sec_qcom_rdx_bootdev_region@800C00000 {
			reg = <0x08 0xc00000 0x00 0xad00000>;
			phandle = <0x579>;
			compatible = "samsung,carve-out";
		};

		video_region@85700000 {
			reg = <0x00 0x83e00000 0x00 0x700000>;
			no-map;
			phandle = <0x25b>;
		};

		cdsp_secure_heap_region@80c00000 {
			reg = <0x00 0x80c00000 0x00 0x600000>;
			no-map;
			phandle = <0x223>;
		};

		trust_ui_vm_region@e0b00000 {
			reg = <0x00 0xe0b00000 0x00 0x45f2000>;
			no-map;
			phandle = <0xb8>;
		};

		mem_dump_region {
			alloc-ranges = <0x01 0x00 0xfffffffe 0xffffffff>;
			reusable;
			size = <0x00 0x2c00000>;
			alignment = <0x00 0x400000>;
			phandle = <0x21f>;
			compatible = "shared-dma-pool";
		};

		ipa_gsi_region@8b910000 {
			reg = <0x00 0x8b910000 0x00 0xa000>;
			no-map;
			phandle = <0xb5>;
		};

		trusted_apps_region@ea000000 {
			reg = <0x00 0xea000000 0x00 0x3900000>;
			no-map;
			phandle = <0x263>;
			status = "disabled";
		};

		mpss_region@8bc00000 {
			reg = <0x00 0x8bc00000 0x00 0x13200000>;
			no-map;
			phandle = <0x9e>;
		};

		spss_region_region@8ba00000 {
			reg = <0x00 0x8ba00000 0x00 0x180000>;
			no-map;
			phandle = <0xa1>;
		};

		uh_guest_region {
			reg = <0x00 0xb1000000 0x00 0x1a00000>;
		};

		splash_region {
			reg = <0x00 0xb8000000 0x00 0x2b00000>;
			label = "cont_splash_region";
			phandle = <0x651>;
		};

		tags_region@e8900000 {
			reg = <0x00 0xe8900000 0x00 0x1200000>;
			no-map;
			phandle = <0x261>;
		};

		camera_region@9f500000 {
			reg = <0x00 0x9f500000 0x00 0x800000>;
			no-map;
			phandle = <0x25d>;
		};

		user_contig_region {
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			size = <0x00 0x1000000>;
			alignment = <0x00 0x400000>;
			phandle = <0x5a>;
			compatible = "shared-dma-pool";
		};

		sec_debug_region_log@8001FF000 {
			reg = <0x08 0x1ff000 0x00 0x901000>;
			phandle = <0x576>;
			compatible = "samsung,carve-out";
		};

		linux,cma {
			linux,cma-default;
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			size = <0x00 0x2000000>;
			alignment = <0x00 0x400000>;
			phandle = <0x221>;
			compatible = "shared-dma-pool";
		};

		global_sync_region@a6f00000 {
			reg = <0x00 0xa6f00000 0x00 0x100000>;
			no-map;
			phandle = <0x25f>;
			status = "disabled";
		};

		xbl_ramdump_region@80640000 {
			reg = <0x00 0xa7d00000 0x00 0x300000>;
			no-map;
			phandle = <0x253>;
		};

		va_md_mem_region {
			alloc-ranges = <0x01 0x00 0xfffffffe 0xffffffff>;
			reusable;
			size = <0x00 0x1000000>;
			phandle = <0xaa>;
			compatible = "shared-dma-pool";
		};

		trust_ui_vm_swiotlb@e5100000 {
			reg = <0x00 0xe5100000 0x00 0x100000>;
			gunyah-label = <0x12>;
			no-map;
			phandle = <0x56>;
		};

		trust_ui_vm_qrtr@e50f3000 {
			reg = <0x00 0xe50f3000 0x00 0x9000>;
			no-map;
			phandle = <0x53>;
		};

		adsp_region@85e00000 {
			reg = <0x00 0x84500000 0x00 0x3b00000>;
			no-map;
			phandle = <0x96>;
		};

		ipa_fw_region@8b900000 {
			reg = <0x00 0x8b900000 0x00 0x10000>;
			no-map;
			phandle = <0x25c>;
		};

		qseecom_region {
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			size = <0x00 0x1c00000>;
			alignment = <0x00 0x400000>;
			phandle = <0x58>;
			compatible = "shared-dma-pool";
		};

		kaslr_region {
			reg = <0x00 0xb01ff000 0x00 0x1000>;
			no-map = <0x00 0x00>;
		};

		cvp_region@9ee00000 {
			reg = <0x00 0x9ee00000 0x00 0x700000>;
			no-map;
			phandle = <0x24d>;
		};

		tme_log_region@808e0000 {
			reg = <0x00 0x808e0000 0x00 0x4000>;
			no-map;
			phandle = <0x258>;
		};

		aop_cmd_db_region@80860000 {
			reg = <0x00 0x80860000 0x00 0x20000>;
			no-map;
			phandle = <0x255>;
			compatible = "qcom,cmd-db";
		};

		gpu_microcode_region@8b91a000 {
			reg = <0x00 0x8b91a000 0x00 0x2000>;
			no-map;
			phandle = <0x22b>;
		};

		sdsp_region {
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			size = <0x00 0x800000>;
			alignment = <0x00 0x400000>;
			phandle = <0x224>;
			compatible = "shared-dma-pool";
		};

		demura_heap_region {
			alloc-ranges = <0x01 0x00 0xfffffffe 0xffffffff>;
			reusable;
			size = <0x00 0x2800000>;
			alignment = <0x00 0x400000>;
			phandle = <0x229>;
			compatible = "shared-dma-pool";
		};

		ramoops_region {
			alloc-ranges = <0x00 0x00 0xffffffff 0xffffffff>;
			pmsg-size = <0x200000>;
			mem-type = <0x02>;
			size = <0x00 0x200000>;
			phandle = <0x265>;
			status = "disabled";
			compatible = "ramoops";
		};

		non_secure_display_region {
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			size = <0x00 0xa400000>;
			alignment = <0x00 0x400000>;
			phandle = <0x228>;
			compatible = "shared-dma-pool";
		};

		google_debug_kinfo_region@800B00000 {
			reg = <0x08 0xb00000 0x00 0x1000>;
			no-map;
			phandle = <0x574>;
			compatible = "samsung,carve-out";
		};

		slpi_region@88000000 {
			reg = <0x00 0x88000000 0x00 0x1700000>;
			no-map;
			phandle = <0xb1>;
		};

		trust_ui_vm_dump@e50f2000 {
			reg = <0x00 0xe50f2000 0x00 0x1000>;
			no-map;
			phandle = <0x54>;
		};

		uh_heap_region {
			reg = <0x00 0xb0200000 0x00 0x40000>;
		};

		qseecom_ta_region {
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			size = <0x00 0x2000000>;
			alignment = <0x00 0x400000>;
			phandle = <0x59>;
			compatible = "shared-dma-pool";
		};

		uefi_log_region@808e4000 {
			reg = <0x00 0x808e4000 0x00 0x10000>;
			no-map;
			phandle = <0x259>;
		};

		aop_config_region@80880000 {
			reg = <0x00 0x80880000 0x00 0x20000>;
			no-map;
			phandle = <0x256>;
		};

		sec_debug_region_pool@800100000 {
			reg = <0x08 0x100000 0x00 0xff000>;
			phandle = <0x575>;
			compatible = "samsung,carve-out";
		};

		qtee_region@e9b00000 {
			reg = <0x00 0xe9b00000 0x00 0x500000>;
			no-map;
			phandle = <0x262>;
		};

		cpucp_fw_region@80b00000 {
			reg = <0x00 0x80b00000 0x00 0x100000>;
			no-map;
			phandle = <0x25a>;
		};

		sp_region {
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			size = <0x00 0x1000000>;
			alignment = <0x00 0x400000>;
			phandle = <0x225>;
			compatible = "shared-dma-pool";
		};

		cdsp_eva_region {
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			size = <0x00 0x400000>;
			alignment = <0x00 0x400000>;
			phandle = <0x24e>;
			compatible = "shared-dma-pool";
		};

		xbl_sc_region@a6e00000 {
			reg = <0x00 0xa6e00000 0x00 0x40000>;
			no-map;
			phandle = <0x25e>;
		};

		trust_ui_vm_vblk0_ring@e50fc000 {
			reg = <0x00 0xe50fc000 0x00 0x4000>;
			gunyah-label = <0x11>;
			no-map;
			phandle = <0x55>;
		};

		cnss_wlan_region {
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			size = <0x00 0x1800000>;
			alignment = <0x00 0x400000>;
			phandle = <0x23f>;
			compatible = "shared-dma-pool";
		};

		spu_modem_shared_mem@8bbe0000 {
			reg = <0x00 0x8bbe0000 0x00 0x20000>;
			no-map;
			phandle = <0x226>;
		};

		cdsp_region@89900000 {
			reg = <0x00 0x89900000 0x00 0x2000000>;
			no-map;
			phandle = <0x99>;
		};

		aop_image_region@80800000 {
			reg = <0x00 0x80800000 0x00 0x60000>;
			no-map;
			phandle = <0x254>;
		};

		trusted_apps_ext_region@ed900000 {
			reg = <0x00 0xed900000 0x00 0x3b00000>;
			no-map;
			phandle = <0x264>;
			status = "disabled";
		};

		spu_tz_shared_mem@8bb80000 {
			reg = <0x00 0x8bb80000 0x00 0x60000>;
			no-map;
			phandle = <0x227>;
		};

		audio_cma_region {
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			size = <0x00 0x1c00000>;
			alignment = <0x00 0x400000>;
			phandle = <0x22a>;
			compatible = "shared-dma-pool";
		};

		xbl_dtlog_region@80600000 {
			reg = <0x00 0x80600000 0x00 0x40000>;
			no-map;
			phandle = <0x252>;
		};

		hdm_region@800B01000 {
			reg = <0x08 0xb01000 0x00 0x1000>;
			no-map;
			phandle = <0x577>;
			compatible = "removed-dma-pool";
		};

		tz_stat_region@e8800000 {
			reg = <0x00 0xe8800000 0x00 0x100000>;
			no-map;
			phandle = <0x260>;
		};
	};

	muic {
		muic,support-list = "TA\0USB\0CDP\0JIG UART OFF\0JIG UART OFF/VB\0JIG UART ON\0JIG UART ON/VB\0JIG USB OFF\0JIG USB ON\0OTG\0Unofficial TA\0DCD Timeout\0AFC Charger";
		status = "okay";
	};

	ddr-regions {
		region2 = <0x09 0x00 0x01 0x80000000 0x00 0x00 0x00 0x08 0x00 0x400>;
		region0 = <0x00 0x80000000 0x00 0x80000000 0x00 0x00 0x00 0x00 0x00 0x400>;
		region1 = <0x08 0x00 0x01 0x00 0x00 0x00 0x00 0x02 0x00 0x400>;
	};

	i2c@35 {
		#i2c-gpio,delay-us = <0x02>;
		gpios = <0x3c 0x94 0x00 0x3c 0x95 0x00>;
		pinctrl-0 = <0x525 0x526>;
		cell-index = <0x23>;
		pinctrl-names = "default";
		#size-cells = <0x00>;
		phandle = <0x652>;
		status = "okay";
		#address-cells = <0x01>;
		compatible = "i2c-gpio";

		pca953x@22 {
			#interrupt-cells = <0x02>;
			pca953x,pba_conn_det_gpio = <0x3c 0x6b 0x01>;
			pca953x,irq-gpio = <0x3c 0x3e 0x01>;
			reg = <0x22>;
			pca953x,gpio_num = <0x18>;
			interrupt-controller;
			reset-gpios = <0x3c 0x69 0x01>;
			pca953x,gpio_start = <0xd2>;
			gpio-controller;
			pinctrl-0 = <0x527 0x528>;
			#gpio-cells = <0x02>;
			pinctrl-names = "default";
			phandle = <0x4d0>;
			compatible = "nxp,pca953x";

			panel_br01_ubcon_active {
				bias-disable;
				phandle = <0x653>;
				function = "normal";
				drive-strength = <0x00>;
				input-enable;
				pins = "gpio3";
			};

			panel_xa2_bq01_ubcon_active {
				bias-disable;
				phandle = <0x657>;
				function = "normal";
				drive-strength = <0x00>;
				input-enable;
				pins = "gpio4";
			};

			panel_xa2_ze01_ubcon_active {
				bias-disable;
				phandle = <0x659>;
				function = "normal";
				drive-strength = <0x00>;
				input-enable;
				pins = "gpio4";
			};

			panel_xa2_bq01_ubcon_suspend {
				bias-disable;
				phandle = <0x658>;
				function = "normal";
				drive-strength = <0x00>;
				input-enable;
				pins = "gpio4";
			};

			panel_xa2_ze01_ubcon_suspend {
				bias-disable;
				phandle = <0x65a>;
				function = "normal";
				drive-strength = <0x00>;
				input-enable;
				pins = "gpio4";
			};

			panel_br01_ubcon_suspend {
				bias-disable;
				phandle = <0x654>;
				function = "normal";
				drive-strength = <0x00>;
				input-enable;
				pins = "gpio3";
			};

			detect_conn_exp_setting {
				bias-disable;
				power-source = <0x00>;
				phandle = <0x4d3>;
				function = "normal";
				input-enable;
				pins = "gpio5";
			};

			panel_zf01_ubcon_active {
				bias-disable;
				phandle = <0x655>;
				function = "normal";
				drive-strength = <0x00>;
				input-enable;
				pins = "gpio3";
			};

			panel_zf01_ubcon_suspend {
				bias-disable;
				phandle = <0x656>;
				function = "normal";
				drive-strength = <0x00>;
				input-enable;
				pins = "gpio3";
			};

			s2dos05_irq {
				bias-disable;
				phandle = <0x536>;
				function = "normal";
				input-enable;
				pins = "gpio8";
			};
		};
	};

	cpus {
		#size-cells = <0x00>;
		#address-cells = <0x02>;

		cpu@100 {
			capacity-dmips-mhz = <0x400>;
			cpu-idle-states = <0x04>;
			dynamic-power-coefficient = <0x64>;
			reg = <0x00 0x100>;
			device_type = "cpu";
			qcom,freq-domain = <0x06 0x00 0x04>;
			power-domains = <0x08>;
			enable-method = "psci";
			phandle = <0x16>;
			next-level-cache = <0x03>;
			compatible = "qcom,kryo";
			power-domain-names = "psci";
		};

		cpu@700 {
			capacity-dmips-mhz = <0x952>;
			cpu-idle-states = <0x0d>;
			dynamic-power-coefficient = <0x1fd>;
			reg = <0x00 0x700>;
			device_type = "cpu";
			qcom,freq-domain = <0x06 0x02 0x04>;
			power-domains = <0x14>;
			enable-method = "psci";
			phandle = <0x1c>;
			next-level-cache = <0x13>;
			#cooling-cells = <0x02>;
			compatible = "qcom,kryo";
			power-domain-names = "psci";

			l2-cache {
				cache-level = <0x02>;
				phandle = <0x13>;
				next-level-cache = <0x07>;
				compatible = "arm,arch-cache";
			};
		};

		cpu@0 {
			capacity-dmips-mhz = <0x400>;
			cpu-idle-states = <0x04>;
			dynamic-power-coefficient = <0x64>;
			reg = <0x00 0x00>;
			device_type = "cpu";
			qcom,freq-domain = <0x06 0x00 0x04>;
			power-domains = <0x05>;
			enable-method = "psci";
			phandle = <0x15>;
			next-level-cache = <0x03>;
			#cooling-cells = <0x02>;
			compatible = "qcom,kryo";
			power-domain-names = "psci";

			l2-cache {
				cache-level = <0x02>;
				phandle = <0x03>;
				next-level-cache = <0x07>;
				compatible = "arm,arch-cache";

				l3-cache {
					cache-level = <0x03>;
					phandle = <0x07>;
					compatible = "arm,arch-cache";
				};
			};
		};

		cpu@600 {
			capacity-dmips-mhz = <0x8cd>;
			cpu-idle-states = <0x0d>;
			dynamic-power-coefficient = <0x101>;
			reg = <0x00 0x600>;
			device_type = "cpu";
			qcom,freq-domain = <0x06 0x01 0x04>;
			power-domains = <0x12>;
			enable-method = "psci";
			phandle = <0x1b>;
			next-level-cache = <0x11>;
			compatible = "qcom,kryo";
			power-domain-names = "psci";

			l2-cache {
				cache-level = <0x02>;
				phandle = <0x11>;
				next-level-cache = <0x07>;
				compatible = "arm,arch-cache";
			};
		};

		cpu-map {

			cluster1 {

				core0 {
					cpu = <0x19>;
				};

				core1 {
					cpu = <0x1a>;
				};

				core2 {
					cpu = <0x1b>;
				};
			};

			cluster0 {

				core0 {
					cpu = <0x15>;
				};

				core1 {
					cpu = <0x16>;
				};

				core2 {
					cpu = <0x17>;
				};

				core3 {
					cpu = <0x18>;
				};
			};

			cluster2 {

				core0 {
					cpu = <0x1c>;
				};
			};
		};

		cpu@200 {
			capacity-dmips-mhz = <0x400>;
			cpu-idle-states = <0x04>;
			dynamic-power-coefficient = <0x64>;
			reg = <0x00 0x200>;
			device_type = "cpu";
			qcom,freq-domain = <0x06 0x00 0x04>;
			power-domains = <0x0a>;
			enable-method = "psci";
			phandle = <0x17>;
			next-level-cache = <0x09>;
			compatible = "qcom,kryo";
			power-domain-names = "psci";

			l2-cache {
				cache-level = <0x02>;
				phandle = <0x09>;
				next-level-cache = <0x07>;
				compatible = "arm,arch-cache";
			};
		};

		cpu@400 {
			capacity-dmips-mhz = <0x8cd>;
			cpu-idle-states = <0x0d>;
			dynamic-power-coefficient = <0x101>;
			reg = <0x00 0x400>;
			device_type = "cpu";
			qcom,freq-domain = <0x06 0x01 0x04>;
			power-domains = <0x0e>;
			enable-method = "psci";
			phandle = <0x19>;
			next-level-cache = <0x0c>;
			#cooling-cells = <0x02>;
			compatible = "qcom,kryo";
			power-domain-names = "psci";

			l2-cache {
				cache-level = <0x02>;
				phandle = <0x0c>;
				next-level-cache = <0x07>;
				compatible = "arm,arch-cache";
			};
		};

		cpu@500 {
			capacity-dmips-mhz = <0x8cd>;
			cpu-idle-states = <0x0d>;
			dynamic-power-coefficient = <0x101>;
			reg = <0x00 0x500>;
			device_type = "cpu";
			qcom,freq-domain = <0x06 0x01 0x04>;
			power-domains = <0x10>;
			enable-method = "psci";
			phandle = <0x1a>;
			next-level-cache = <0x0f>;
			compatible = "qcom,kryo";
			power-domain-names = "psci";

			l2-cache {
				cache-level = <0x02>;
				phandle = <0x0f>;
				next-level-cache = <0x07>;
				compatible = "arm,arch-cache";
			};
		};

		cpu@300 {
			capacity-dmips-mhz = <0x400>;
			cpu-idle-states = <0x04>;
			dynamic-power-coefficient = <0x64>;
			reg = <0x00 0x300>;
			device_type = "cpu";
			qcom,freq-domain = <0x06 0x00 0x04>;
			power-domains = <0x0b>;
			enable-method = "psci";
			phandle = <0x18>;
			next-level-cache = <0x09>;
			compatible = "qcom,kryo";
			power-domain-names = "psci";
		};
	};

	i2c@32 {
		#i2c-gpio,delay-us = <0x02>;
		gpios = <0x3c 0x75 0x00 0x3c 0x76 0x00>;
		clock-frequency = <0x186a0>;
		pinctrl-0 = <0x529 0x52a>;
		cell-index = <0x20>;
		pinctrl-names = "default";
		#size-cells = <0x00>;
		phandle = <0x65b>;
		status = "okay";
		#address-cells = <0x01>;
		compatible = "i2c-gpio";

		cps4038-charger@38 {
			battery,wireless_charger_name = "cps4038-charger";
			battery,wc_cover_rpp = <0x44>;
			battery,phone_fod_threshold = <0x3b>;
			battery,mis_align_guide;
			reg = <0x38>;
			battery,wpc_vout_ctrl_full = <0x0d>;
			battery,fuelgauge_name = "max77705-fuelgauge";
			battery,charger_name = "max77705-charger";
			pinctrl-0 = <0x52b 0x52c 0x52d 0x52e>;
			battery,buds_fod_ta_thresh = <0x898>;
			battery,wpc_int = <0x3c 0x5a 0x01>;
			battery,wireless20_vout_list = <0x08 0x08 0x08 0x08 0x08>;
			pinctrl-names = "default";
			battery,wireless20_max_power_list = <0x02 0x03 0x03 0x03 0x03>;
			battery,wpc_det = <0x4cf 0x01 0x00>;
			battery,mis_align_target_vout = <0x1388>;
			battery,wpc_en = <0x3c 0xaa 0x00>;
			battery,wireless20_vrect_list = <0x0a 0x0b 0x0b 0x0b 0x0b>;
			phandle = <0x65c>;
			status = "okay";
			battery,wpc_pdrc = <0x4cf 0x08 0x01>;
			compatible = "cps,cps4038-charger";

			fod_list {
				count = <0x01>;

				pad_0x00 {
					hv = <0x62 0x37 0x62 0x37 0x62 0x2f 0x62 0x2f 0x62 0x2f 0x62 0x2f 0x62 0x2f 0x62 0x2f 0x62 0x2f 0x62 0x2f>;
					flag = <0x1121>;
					full = <0xff 0x7f 0xff 0x7f 0xff 0x7f 0xff 0x7f 0xff 0x7f 0xff 0x7f 0xff 0x7f 0xff 0x7f 0xff 0x7f 0xff 0x7f>;
					cc = <0x4e 0x0f 0x4e 0x10 0x4e 0x0c 0x4e 0x0c 0x4e 0x0c 0x4e 0x0c 0x4e 0x0d 0x4e 0x0d 0x4e 0x0d 0x4e 0x0d>;
				};
			};
		};
	};

	firmware {
		phandle = <0x268>;

		android {
			compatible = "android,firmware";

			vbmeta {
				parts = "vbmeta,boot,system,vendor,dtbo,recovery";
				compatible = "android,vbmeta";
			};

			fstab {
				compatible = "android,fstab";
			};
		};

		qcom_smcinvoke {
			compatible = "qcom,smcinvoke";
		};

		qtee_shmbridge {
			compatible = "qcom,tee-shared-memory-bridge";
		};

		qcom_scm {
			qcom,dload-mode = <0x02 0x13000>;
			qcom,max-queues = <0x02>;
			interrupts = <0x00 0x3a2 0x01>;
			compatible = "qcom,scm-v1.1\0qcom,scm";
		};
	};

	i2c@34 {
		#i2c-gpio,delay-us = <0x02>;
		gpios = <0x3c 0x14 0x00 0x3c 0x15 0x00>;
		pinctrl-0 = <0x534 0x535>;
		cell-index = <0x22>;
		pinctrl-names = "default";
		#size-cells = <0x00>;
		phandle = <0x666>;
		status = "okay";
		#address-cells = <0x01>;
		compatible = "i2c-gpio";

		s2dos05_pmic@60 {
			reg = <0x60>;
			adc_sync_mode = <0x02>;
			adc_mode = <0x00>;
			pinctrl-0 = <0x536>;
			pinctrl-names = "default";
			s2dos05,s2dos05_int = <0x4d0 0x08 0x00>;
			s2dos05,wakeup;
			compatible = "samsung,s2dos05pmic";

			regulators {

				s2dos05-ldo3 {
					regulator-name = "s2dos05-l3";
					regulator-max-microvolt = <0x2dc6c0>;
					phandle = <0x572>;
					regulator-min-microvolt = <0x2dc6c0>;
				};

				s2dos05-buck1 {
					regulator-boot-on;
					regulator-name = "panel_vddr";
					regulator-max-microvolt = <0x200b20>;
					phandle = <0x675>;
					regulator-min-microvolt = <0xcf850>;
				};

				s2dos05-ldo2 {
					regulator-name = "s2dos05-l2";
					regulator-max-microvolt = <0x1b7740>;
					phandle = <0x571>;
					regulator-min-microvolt = <0x1b7740>;
				};

				s2dos05-elvss-ssd {
					regulator-min-microamp = <0x00>;
					regulator-name = "elvss_ssd";
					regulator-max-microamp = <0x1f40>;
					phandle = <0x678>;
				};

				s2dos05-ldo1 {
					regulator-boot-on;
					regulator-name = "panel_vdd3";
					regulator-max-microvolt = <0x1e8480>;
					phandle = <0x676>;
					regulator-min-microvolt = <0x16e360>;
				};

				s2dos05-ldo4 {
					regulator-boot-on;
					regulator-name = "panel_vci";
					regulator-max-microvolt = <0x399a18>;
					phandle = <0x677>;
					regulator-min-microvolt = <0x2932e0>;
				};

				s2dos05-avdd-elvdd-elvss-fd {
					regulator-name = "panel_aee_fd";
					phandle = <0x679>;
				};
			};
		};

		s2mpb02_pmic@59 {
			s2mpb02,need_recovery;
			reg = <0x59>;
			s2mpb02,wakeup;
			s2mpb02,mfd-cell = "s2mpb02-sub-reg";
			phandle = <0x667>;
			compatible = "s2mpb02,s2mpb02mfd";

			regulators {

				s2mpb02-ldo16 {
					regulator-name = "s2mpb02_sub-l16";
					regulator-max-microvolt = <0x2ab980>;
					phandle = <0x671>;
					regulator-min-microvolt = <0x2ab980>;
				};

				s2mpb02-ldo17 {
					regulator-name = "s2mpb02_sub-l17";
					regulator-max-microvolt = <0x2d0370>;
					phandle = <0x672>;
					regulator-min-microvolt = <0x2d0370>;
				};

				s2mpb02-ldo5 {
					regulator-name = "s2mpb02_sub-l5";
					regulator-max-microvolt = <0x124f80>;
					phandle = <0x66b>;
					regulator-min-microvolt = <0x124f80>;
				};

				s2mpb02-ldo13 {
					regulator-name = "s2mpb02_sub-l13";
					regulator-max-microvolt = <0x2ab980>;
					phandle = <0x59f>;
					regulator-min-microvolt = <0x2ab980>;
				};

				s2mpb02-bb {
					regulator-allowed-modes = <0x01 0x02>;
					regulator-always-on;
					regulator-name = "s2mpb02_sub-bb";
					regulator-max-microvolt = <0x3567e0>;
					phandle = <0x674>;
					regulator-min-microvolt = <0x3567e0>;
				};

				s2mpb02-ldo6 {
					regulator-boot-on;
					regulator-name = "panel_vddr_sub";
					regulator-max-microvolt = <0x1b7740>;
					phandle = <0x66c>;
					regulator-min-microvolt = <0x186a00>;
				};

				s2mpb02-ldo10 {
					regulator-boot-on;
					regulator-name = "panel_vdd3_sub";
					regulator-max-microvolt = <0x1b7740>;
					phandle = <0x66d>;
					regulator-min-microvolt = <0x1b7740>;
				};

				s2mpb02-ldo3 {
					regulator-name = "s2mpb02_sub-l3";
					regulator-max-microvolt = <0x100590>;
					phandle = <0x59e>;
					regulator-min-microvolt = <0x100590>;
				};

				s2mpb02-ldo11 {
					regulator-name = "s2mpb02_sub-l11";
					regulator-max-microvolt = <0x2ab980>;
					phandle = <0x66e>;
					regulator-min-microvolt = <0x2ab980>;
				};

				s2mpb02-ldo18 {
					regulator-name = "s2mpb02_sub-l18";
					regulator-max-microvolt = <0x325aa0>;
					phandle = <0x673>;
					regulator-min-microvolt = <0x325aa0>;
				};

				s2mpb02-ldo4 {
					regulator-name = "s2mpb02_sub-l4";
					regulator-max-microvolt = <0x124f80>;
					phandle = <0x66a>;
					regulator-min-microvolt = <0x124f80>;
				};

				s2mpb02-ldo9 {
					regulator-name = "s2mpb02_sub-l9";
					regulator-max-microvolt = <0x1b7740>;
					phandle = <0x5b4>;
					regulator-min-microvolt = <0x1b7740>;
				};

				s2mpb02-buck2 {
					regulator-allowed-modes = <0x01 0x02>;
					regulator-always-on;
					regulator-name = "s2mpb02_sub-b2";
					regulator-max-microvolt = <0x149970>;
					phandle = <0x5d1>;
					regulator-min-microvolt = <0x149970>;
				};

				s2mpb02-ldo8 {
					regulator-name = "s2mpb02_sub-l8";
					regulator-max-microvolt = <0x1b7740>;
					phandle = <0x561>;
					regulator-min-microvolt = <0x1b7740>;
				};

				s2mpb02-ldo12 {
					regulator-name = "s2mpb02_sub-l12";
					regulator-max-microvolt = <0x2f4d60>;
					phandle = <0x66f>;
					regulator-min-microvolt = <0x2f4d60>;
				};

				s2mpb02-ldo15 {
					regulator-boot-on;
					regulator-name = "panel_vci_sub";
					regulator-max-microvolt = <0x2dc6c0>;
					phandle = <0x670>;
					regulator-min-microvolt = <0x2dc6c0>;
				};

				s2mpb02-ldo7 {
					regulator-name = "s2mpb02_sub-l7";
					regulator-max-microvolt = <0x1b7740>;
					phandle = <0x59c>;
					regulator-min-microvolt = <0x1b7740>;
				};

				s2mpb02-ldo1 {
					regulator-name = "s2mpb02_sub-l1";
					regulator-max-microvolt = <0xdbba0>;
					phandle = <0x668>;
					regulator-min-microvolt = <0xdbba0>;
				};

				s2mpb02-ldo14 {
					regulator-name = "s2mpb02_sub-l14";
					regulator-max-microvolt = <0x2ab980>;
					phandle = <0x562>;
					regulator-min-microvolt = <0x2ab980>;
				};

				s2mpb02-ldo2 {
					regulator-name = "s2mpb02_sub-l2";
					regulator-max-microvolt = <0xf4240>;
					phandle = <0x669>;
					regulator-min-microvolt = <0xf4240>;
				};

				s2mpb02-buck1 {
					regulator-allowed-modes = <0x01 0x02>;
					regulator-name = "s2mpb02_sub-b1";
					regulator-max-microvolt = <0xf7314>;
					phandle = <0x5d0>;
					regulator-min-microvolt = <0xf7314>;
				};
			};
		};
	};

	samsung_mobile_device {
		phandle = <0x5d4>;
		compatible = "simple-bus";

		sec_thermistor@1 {
			thermistor_name = "sec-cf-thermistor";
			use_iio_processed;
			id = <0x01>;
			adc_array = <0x124f8 0x13b04 0x174cc 0x1b97b 0x20a53 0x267d7 0x2d697 0x356d4 0x3e991 0x494a2 0x552f6 0x6240b 0x70760 0x7f5db 0x8ecf4 0x9e654 0xad91e 0xbbcb4 0xc8dc9 0xd47ce 0xde6f6 0xe6d07 0xedc49>;
			io-channel-names = "cf_therm";
			pinctrl-0 = <0x4ce>;
			io-channels = <0x4c7 0x14a>;
			pinctrl-names = "default";
			io-channel-ranges;
			phandle = <0x5da>;
			temp_array = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			status = "okay";
			compatible = "samsung,sec-thermistor";
		};

		pass-through {
			init_delay = <0x1388>;
			max_icl = <0xbb8>;
			min_cap = <0xc8>;
			fixed_sc_cap = <0x384>;
			start_delay = <0x1388>;
			vfloat = <0x1158>;
		};

		battery {
			battery,wireless_cool3_current = <0x15e>;
			battery,ttf_wireless_charge_current = <0x38e>;
			battery,wireless_cool2_current = <0x320>;
			battery,wpc_step_limit_temp = <0x186 0x172>;
			battery,dchg_charging_limit_current = <0x7d0>;
			battery,wireless_charger_name = "mfc-charger";
			battery,ttf_dc25_charge_current = <0xe74>;
			battery,full_condition_vcell = <0x1126>;
			battery,chg_thermal_source = <0x02>;
			battery,cv_data = <0x921 0x337 0x5f5 0x8c2 0x341 0x5b3 0x848 0x34b 0x570 0x7c6 0x355 0x52c 0x71f 0x35f 0x4dd 0x6af 0x368 0x491 0x638 0x372 0x43a 0x592 0x37c 0x3dd 0x50e 0x386 0x371 0x484 0x390 0x2fc 0x416 0x39a 0x275 0x3a6 0x3a3 0x1e5 0x33b 0x3ae 0x13b 0x2ef 0x3b9 0xf7 0x2cf 0x3c6 0x9f 0x2ad 0x3cc 0x6f 0x296 0x3d8 0x18 0x291 0x3e8 0x00>;
			battery,topoff_time = <0x46>;
			battery,wire_cool3_current = <0x15e>;
			battery,store_mode_buckoff;
			battery,wpc_flicker_wa_input_limit_current = <0x1f4>;
			battery,dc_step_chg_cond_soc = <0x19 0x2d 0x64 0x19 0x2d 0x64 0x19 0x2d 0x64 0x19 0x2d 0x64 0x19 0x2d 0x64>;
			battery,tx_minduty_default = <0x14>;
			battery,siop_hv_icl_2nd = <0x226>;
			battery,sub_bat_thermal_source = <0x02>;
			battery,limiter_sub_cool3_current = <0xc8>;
			battery,dis_auto_shipmode_temp_ctrl;
			battery,rp_current_rp3 = <0xbb8>;
			battery,dchg_input_limit_current = <0x3e8>;
			battery,wc_full_input_limit_current = <0x64>;
			battery,dchg_high_temp_recovery = <0x3e8 0x3e8 0x26c 0x1e0>;
			battery,recharge_check_count = <0x01>;
			battery,tx_mfc_iout_lcd_on = <0x384>;
			battery,store_mode_charging_max = <0x46>;
			battery,siop_apdo_fcc = <0x7d0>;
			battery,recharge_condition_vcell = <0x10fe>;
			battery,siop_curr_type_num = <0x03>;
			battery,wireless_cool1_current = <0xaf0>;
			battery,wire_cool1_normal_thresh = <0xb4>;
			battery,inbat_ocv_type = <0x00>;
			battery,sc_vbat_thresh = <0x1176>;
			battery,tx_stop_capacity = <0x1e>;
			battery,wpc_store_high_temp_recovery = <0x154>;
			battery,sub_bat_temp_check_type = <0x02>;
			battery,wire_cool1_current = <0xaf0>;
			battery,wpc_temp_check_type = <0x02>;
			battery,tx_high_threshold = <0x1f4>;
			battery,chg_float_voltage = <0x1158>;
			battery,wpc_lcd_on_input_limit_current = <0x258>;
			battery,pd_charging_charge_power = <0x3a98>;
			battery,wpc_step_limit_fcc_15w = <0x708 0x898>;
			battery,age_data = <0x00 0x1158 0x10fe 0x1126 0x5d 0x12c 0x1144 0x10ea 0x1112 0x5c 0x190 0x1130 0x10d6 0x10fe 0x5b 0x2bc 0x111c 0x10c2 0x10ea 0x5a 0x3e8 0x10ea 0x1090 0x10b8 0x59>;
			battery,temp_check_type = <0x02>;
			battery,temp_check_count = <0x01>;
			battery,wireless_warm_current = <0x320>;
			battery,wireless_otg_input_current = <0x384>;
			battery,temp_table_LRP_45W = <0x181 0x16d>;
			battery,dc_step_chg_charge_power = <0x55f0>;
			battery,chg_temp_table_data = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			battery,limiter_sub_cool2_current = <0x1f4>;
			battery,limiter_main_cool2_current = <0x1c2>;
			battery,wpc_step_limit_fcc_12w = <0x9f6 0x9f6>;
			battery,siop_fcc_20 = <0xffff 0xffff 0xffff>;
			battery,ovp_uvlo_check_type = <0x03>;
			battery,pre_wc_afc_work_delay = <0xfa0>;
			battery,low_temp_float = <0x1158>;
			battery,sleep_mode_limit_current = <0x320>;
			battery,ta_alert_wa;
			battery,full_check_type = <0x02>;
			battery,temp_table_adc = <0x14696 0x17714 0x1a51e 0x1e935 0x239f8 0x296fb 0x304a1 0x384de 0x3fb63 0x4a162 0x57aeb 0x64ad2 0x72b87 0x817fb 0x90723 0x9fe52 0xaeb5e 0xbcb92 0xc9899 0xd4f11 0xdee24 0xe75cf 0xef485>;
			battery,full_check_type_2nd = <0x08>;
			battery,dchg_high_temp = <0x3e8 0x3e8 0x294 0x23a>;
			battery,rp_current_rdu_rp3 = <0x834>;
			battery,limiter_main_warm_current = <0x2bc>;
			battery,siop_icl_20 = <0x3e8 0x3e8 0x3e8>;
			battery,wire_warm_overheat_thresh = <0x1f4>;
			battery,dchg_high_batt_temp_recovery = <0x3e8 0x3e8 0x3e8 0x186>;
			battery,dc_step_chg_cond_vol = <0x1082 0x10e4 0x1158>;
			battery,pre_afc_work_delay = <0x7d0>;
			battery,limiter_sub_warm_current = <0x320>;
			battery,full_condition_soc = <0x5d>;
			battery,store_mode_charging_min = <0x3c>;
			battery,fcc_by_tx_gear = <0x320>;
			battery,wpc_temp_table_adc = <0x14696 0x17714 0x1a51e 0x1e935 0x239f8 0x296fb 0x304a1 0x384de 0x3fb63 0x4a162 0x57aeb 0x64ad2 0x72b87 0x817fb 0x90723 0x9fe52 0xaeb5e 0xbcb92 0xc9899 0xd4f11 0xdee24 0xe75cf 0xef485>;
			io-channel-names = "adc-temp\0adc-chg-temp\0adc-wpc-temp\0adc-usb-temp\0adc-sub-bat";
			battery,standard_curr = <0xbb8>;
			battery,wireless_cold_cool3_thresh = <0x00>;
			battery,siop_fcc_0 = <0x64 0x64 0x64>;
			battery,tx_mfc_iout_phone = <0x44c>;
			battery,cisd_alg_index = <0x08>;
			battery,chg_ocp_current = <0x00>;
			battery,monitor_initial_count = <0x00>;
			battery,wireless_cc_cv = <0x55>;
			battery,pre_wc_afc_input_current = <0x1f4>;
			battery,chg_ocp_dtc = <0x64>;
			battery,wpc_temp_table_data = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			battery,dctp_bootmode_en;
			battery,wireless_cool1_normal_thresh = <0xb4>;
			battery,siop_icl_0 = <0xffff 0xffff 0xffff>;
			battery,siop_scenarios = <0x14 0x00>;
			battery,wpc_charging_limit_current = <0x3e8>;
			battery,tx_minduty_5V = <0x32>;
			battery,overheatlimit_threshold = <0x2bc>;
			battery,full_check_count = <0x01>;
			battery,dchg_temp_table_adc = <0x66 0x7f 0x92 0xb1 0xd0 0xfd 0x129 0x164 0x19f 0x1ec 0x238 0x295 0x2f1 0x35a 0x3c3 0x42f 0x49b 0x4fb 0x55b 0x5a8 0x5f4 0x62c 0x663>;
			battery,max_input_voltage = <0x2328>;
			battery,chg_charging_limit_current = <0x76c>;
			battery,ignore_cisd_index = <0x00 0x00>;
			battery,overheatlimit_recovery = <0x2a8>;
			battery,dchg_temp_table_data = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			battery,temp_adc_type = <0x01>;
			battery,full_condition_type = <0x09>;
			battery,mix_high_temp = <0x1a4>;
			battery,fuelgauge_name = "max77705-fuelgauge";
			battery,battery_check_type = <0x00>;
			battery,wpc_temp_control_source = <0x01>;
			battery,chg_temp_table_adc = <0x105cb 0x137f9 0x17181 0x1b43d 0x2015e 0x26181 0x2ce4f 0x34b6c 0x3daf3 0x484ab 0x54076 0x61006 0x6ee89 0x7d704 0x8cee0 0x9c800 0xabe97 0xb9aa8 0xc6806 0xd26b0 0xdc84b 0xe5254 0xec39d>;
			battery,max_charging_charge_power = <0x61a8>;
			battery,chg_high_temp = <0x1e0>;
			battery,wpc_input_limit_current = <0x258>;
			battery,wpc_thermal_source = <0x02>;
			battery,wpc_store_lcd_on_high_temp = <0x168>;
			battery,wireless_cool2_cool1_thresh = <0x96>;
			battery,phm_vout_ctrl_dev = <0x08>;
			battery,siop_hv_wpc_fcc = <0x3e8 0x1f4 0x64>;
			battery,wpc_store_lcd_on_charging_limit_current = <0x190>;
			battery,rp_current_rp2 = <0x5dc>;
			battery,recharge_condition_type = <0x08>;
			battery,polling_time = <0x0a 0x1e 0x1e 0x1e 0xe10>;
			battery,dchg_high_batt_temp = <0x3e8 0x3e8 0x3e8 0x190>;
			battery,wpc_vout_ctrl_lcd_on;
			battery,ttf_hv_charge_current = <0xaf0>;
			battery,wire_warm_current = <0x546>;
			battery,sub_bat_temp_table_data = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			battery,charger_name = "sec-direct-charger";
			battery,technology = <0x02>;
			battery,thermal_source = <0x02>;
			battery,adc_check_count = <0x05>;
			battery,dc_step_chg_cond_vol_sub = <0x1085 0x10e9 0x1158>;
			battery,limiter_main_cool1_current = <0x5aa>;
			battery,batt_data_version = <0x03>;
			battery,temp_table_LRP_25W = <0x190 0x186 0x17c 0x172 0x190 0x17c 0x17c 0x168 0x6a4 0xd48 0x44c 0x898>;
			battery,usb_temp_check_type = <0x02>;
			pinctrl-0 = <0x4c8 0x4c9 0x4ca 0x4cb>;
			battery,wireless_cool3_cool2_thresh = <0x32>;
			battery,expired_time = <0x2c88>;
			battery,chg_input_limit_current = <0x3e8>;
			battery,otg_name = "max77705-otg";
			battery,wireless_warm_overheat_thresh = <0x1f4>;
			battery,tx_5v_disable;
			battery,limiter_main_cool3_current = <0xc8>;
			battery,tx_low_threshold = <0x00>;
			battery,siop_fcc = <0x708>;
			battery,cable_check_type = <0x04>;
			battery,step_chg_type = <0x00>;
			battery,siop_store_hv_wpc_icl = <0x1c2>;
			battery,pre_afc_input_current = <0x1f4>;
			battery,wire_cool2_cool1_thresh = <0x96>;
			battery,dc_step_chg_val_vfloat = <0x10cc 0x1158 0x1158>;
			battery,chg_polarity_full_check = <0x01>;
			battery,tx_uno_iout = <0x5dc>;
			battery,charging_reset_time = <0x00>;
			battery,max_charging_current = <0xbb8>;
			battery,ttf_capacity = <0xfa0>;
			io-channels = <0x4c7 0x14b 0x4c7 0x148 0x4c7 0x14b 0x4c7 0x145 0x4c7 0x146>;
			battery,tx_low_recovery = <0x32>;
			battery,wire_cool3_cool2_thresh = <0x32>;
			battery,chg_gpio_full_check = <0x00>;
			battery,rp_current_rp1 = <0x1f4>;
			battery,rp_current_abnormal_rp3 = <0x708>;
			battery,usb_temp_table_data = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			battery,siop_wpc_icl = <0x258>;
			battery,dual_battery_name = "sec-dual-battery";
			battery,usb_thermal_source = <0x02>;
			battery,wire_normal_warm_thresh = <0x1a4>;
			battery,siop_hv_wpc_icl = <0x258>;
			battery,dc_step_chg_iin_check_cnt = <0x03>;
			battery,tx_mfc_iout_phone_5v = <0x12c>;
			battery,wpc_store_lcd_on_high_temp_rec = <0x12c>;
			pinctrl-names = "default";
			battery,recharge_condition_soc = <0x62>;
			battery,dc_step_chg_step = <0x03>;
			battery,recharging_expired_time = <0x1518>;
			battery,chg_temp_check_type = <0x02>;
			battery,tx_mfc_iout_gear = <0x5dc>;
			battery,siop_wpc_fcc = <0x3e8 0x1f4 0x64>;
			battery,dc_step_chg_val_iout = <0x132e 0xf0a 0xc12>;
			battery,siop_hv_icl = <0x2bc>;
			battery,fcc_by_tx = <0x320>;
			battery,tx_high_recovery = <0x1c2>;
			battery,max_input_current = <0xbb8>;
			battery,cable_source_type = <0x01>;
			battery,wireless_normal_warm_thresh = <0x1a4>;
			battery,siop_apdo_icl = <0x3e8>;
			battery,sub_bat_temp_table_adc = <0x11b6b 0x14c40 0x18737 0x1cdec 0x21f5c 0x27ee7 0x2ede8 0x36faa 0x3ebd9 0x49604 0x56ed7 0x6415b 0x7242e 0x81293 0x900cd 0x9f6e3 0xae17b 0xbbf67 0xc88b7 0xd3d29 0xddcfe 0xe63d1 0xef3b9>;
			battery,polling_type = <0x01>;
			battery,mix_high_temp_recovery = <0x186>;
			battery,swelling_high_rechg_voltage = <0xfd2>;
			battery,wpc_high_temp_recovery = <0x172>;
			phandle = <0x4d4>;
			battery,chip_vendor = "QCOM";
			battery,cisd_max_voltage_thr = <0x125c>;
			battery,high_temp_float = <0x1068>;
			battery,prepare_ta_delay = <0x00>;
			battery,dchg_thermal_source = <0x03>;
			battery,siop_hv_fcc = <0x708>;
			battery,wpc_store_charging_limit_current = <0x190>;
			battery,wpc_temp_lcd_on_control_source = <0x01>;
			status = "okay";
			battery,mix_high_chg_temp = <0x1f4>;
			battery,nv_wc_headroom = <0x06>;
			battery,swelling_low_rechg_voltage = <0x10ae>;
			battery,ttf_hv_wireless_charge_current = <0x532>;
			battery,wire_cold_cool3_thresh = <0x00>;
			battery,lrp_temp_check_type = <0x02>;
			battery,wpc_step_limit_fcc = <0x9f6 0x9f6>;
			battery,vendor = "Battery";
			battery,chg_high_temp_recovery = <0x1cc>;
			battery,battery_full_capacity = <0x1130>;
			battery,temp_table_data = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			battery,health_condition = <0x384 0x4b 0x4b0 0x41 0x5dc 0x37>;
			battery,limiter_sub_cool1_current = <0x640>;
			battery,wpc_store_high_temp = <0x168>;
			battery,siop_icl = <0x4b0>;
			battery,dchg_temp_check_type = <0x02>;
			battery,temp_table_LRP_NORMAL = <0x384 0x17c 0x17c 0x172 0x384 0x17c 0x17c 0x168 0x3e8 0x7d0 0x3e8 0x7d0>;
			battery,wire_cool2_current = <0x320>;
			battery,wpc_high_temp = <0x190>;
			battery,ignore_cisd_index_d = <0x00 0x50>;
			battery,usb_temp_table_adc = <0x1235c 0x15487 0x19015 0x1d4c3 0x2259c 0x28490 0x2f47f 0x375a9 0x408e8 0x4b28a 0x56f9a 0x640af 0x720f8 0x80e5a 0x8ff5e 0x9f812 0xaeb9f 0xbc511 0xc92da 0xd4b44 0xdea41 0xe6d1c 0xeda82>;
			compatible = "samsung,sec-battery";
			battery,dc_step_chg_type = <0xa9>;
			battery,fgsrc_switch_name = "max77705-charger";
		};

		max77705-fuelgauge {
			fuelgauge,capacity_calculation_type = <0x5c>;
			fuelgauge,fuel_alert_soc = <0x01>;
			fuelgauge,fg_resistor = <0x05>;
			fuelgauge,lost_soc_trig_d_soc = <0x14>;
			fuelgauge,repeated_fuelalert;
			fuelgauge,using_hw_vempty;
			fuelgauge,sw_v_empty_voltage_cisd = <0xc1c>;
			fuelgauge,bat_id_gpio = <0x3c 0x9a 0x00>;
			fuelgauge,sw_v_empty_voltage = <0xc80>;
			fuelgauge,sub_bat_id_gpio = <0x3c 0x9b 0x00>;
			fuelgauge,lost_soc_trig_soc = <0x3e8>;
			fuelgauge,jig_gpio = <0x3c 0xb5 0x00>;
			fuelgauge,capacity_max_margin = <0x12c>;
			fuelgauge,lost_soc_trig_scale = <0x02>;
			phandle = <0x5d7>;
			fuelgauge,jig_low_active;
			fuelgauge,sw_v_empty_recover_voltage = <0xd98>;
			fuelgauge,capacity_min = <0x00>;
			status = "okay";
			fuelgauge,using_temp_compensation;
			fuelgauge,lost_soc_guarantee_soc = <0x1e>;
			fuelgauge,vempty_recover_time = <0xb4>;
			fuelgauge,lost_soc_min_vol = <0xc80>;
			fuelgauge,low_temp_limit = <0x64>;
			fuelgauge,capacity_max = <0x3e8>;

			battery_params {
				battery1,data_ver = <0x02>;
				battery2,v_empty_origin = <0x7d54>;
				battery3,coff_charging = <0x00>;
				battery2,coff_charging = <0x00>;
				battery2,selected_reg = <0x02 0x7f80 0x12 0x5000 0x1e 0x326 0x21 0x6200 0x22 0x2580 0x2a 0x23c 0x2c 0xe3e1 0x2d 0x290f 0x32 0x1000 0x33 0xffff 0x37 0x5e0 0x42 0xf00 0xb4 0x7f80 0xb8 0x00 0xb9 0x6b 0xba 0x90c>;
				battery1,capacity = <0x62e>;
				battery1,cgain_charging = <0x3fb>;
				battery0,cgain_charging = <0x3fb>;
				battery0,v_empty = <0xa7e2>;
				battery0,fg_reset_wa_data = <0x62e 0x3200 0x18b 0x56 0x1128>;
				battery0,capacity = <0x62e>;
				battery0,selected_reg = <0x02 0x7f80 0x12 0x5000 0x1e 0x326 0x21 0x6200 0x22 0x2580 0x2a 0x23c 0x2c 0xe3e1 0x2d 0x290f 0x32 0x1000 0x33 0xffff 0x37 0x5e0 0x42 0xf00 0xb4 0x7f80 0xb8 0x00 0xb9 0x6b 0xba 0x90c>;
				battery3,cgain_charging = <0x3fb>;
				battery0,coff_origin = <0x00>;
				battery3,selected_reg = <0x02 0x7f80 0x12 0x5000 0x1e 0x326 0x21 0x6200 0x22 0x2580 0x2a 0x23c 0x2c 0xe3e1 0x2d 0x290f 0x32 0x1000 0x33 0xffff 0x37 0x5e0 0x42 0xf00 0xb4 0x7f80 0xb8 0x00 0xb9 0x6b 0xba 0x90c>;
				battery0,coff_charging = <0x00>;
				battery3,fg_reset_wa_data = <0x62e 0x3200 0x18b 0x56 0x1128>;
				battery3,capacity = <0x62e>;
				battery1,v_empty = <0xa7e2>;
				battery1,selected_reg = <0x02 0x7f80 0x12 0x5000 0x1e 0x326 0x21 0x6200 0x22 0x2580 0x2a 0x23c 0x2c 0xe3e1 0x2d 0x290f 0x32 0x1000 0x33 0xffff 0x37 0x5e0 0x42 0xf00 0xb4 0x7f80 0xb8 0x00 0xb9 0x6b 0xba 0x90c>;
				battery0,data_ver = <0x09>;
				battery2,fg_reset_wa_data = <0x62e 0x3200 0x18b 0x58 0x1128>;
				battery2,capacity = <0x62e>;
				battery3,coff_origin = <0x00>;
				battery0,cgain_origin = <0x400>;
				battery2,cgain_origin = <0x400>;
				battery2,cgain_charging = <0x3fb>;
				battery2,coff_origin = <0x00>;
				battery1,cgain_origin = <0x400>;
				battery1,v_empty_origin = <0x7d54>;
				battery3,cgain_origin = <0x400>;
				battery2,v_empty = <0xa7e2>;
				battery0,v_empty_origin = <0x7d54>;
				battery2,data_ver = <0x04>;
				battery3,v_empty = <0xa7e2>;
				battery1,coff_origin = <0x00>;
				battery3,v_empty_origin = <0x7d54>;
				battery3,data_ver = <0x02>;
				battery1,coff_charging = <0x00>;
				battery1,fg_reset_wa_data = <0x62e 0x3200 0x18b 0x51 0x1128>;
			};
		};

		sec_thermistor@0 {
			thermistor_name = "sec-ap-thermistor";
			use_iio_processed;
			id = <0x00>;
			adc_array = <0x124f8 0x12bcf 0x1671d 0x1aa46 0x1fba0 0x25924 0x2c65f 0x3469c 0x3d814 0x484ec 0x542be 0x61351 0x6f561 0x7e298 0x8db77 0x9d4d8 0xac9ea 0xbad7f 0xc7ed5 0xd39de 0xddc10 0xe6428 0xeceda>;
			io-channel-names = "ap_therm";
			io-channels = <0x4c7 0x144>;
			io-channel-ranges;
			phandle = <0x5db>;
			temp_array = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			status = "okay";
			compatible = "samsung,sec-thermistor";
		};

		abc_hub {
			status = "okay";
			compatible = "samsung,abc_hub";

			bootc {
				bootc,time_spec_eng = <0x249f0>;
				bootc,time_spec_fac = <0x186a0>;
				bootc,time_spec_user = <0x186a0>;
			};
		};

		sec-dual-battery {
			battery,sub_current_limiter = "s2asl01-limiter-sub";
			battery,max_sub_limiter_current = <0xbb8>;
			battery,min_sub_limiter_current = <0xc8>;
			battery,sub_zone3_current_rate = <0x38>;
			battery,zone2_limiter_current = <0x4b0>;
			battery,main_full_condition_eoc = <0x7d>;
			battery,main_zone3_current_rate = <0x32>;
			battery,sub_zone1_current_rate = <0x708>;
			battery,max_main_limiter_current = <0x992>;
			battery,force_recharge_margin = <0x8c>;
			battery,main_zone1_current_rate = <0x5dc>;
			battery,main_zone2_current_rate = <0x5dc>;
			battery,main_current_limiter = "s2asl01-limiter-main";
			battery,sub_full_condition_vcell = <0x1130 0x111c 0x1108 0x10f4 0x10c2>;
			battery,sub_full_condition_eoc = <0x7d>;
			battery,sub_zone2_current_rate = <0x708>;
			battery,min_main_limiter_current = <0xc8>;
			battery,main_full_condition_vcell = <0x1130 0x111c 0x1108 0x10f4 0x10c2>;
			status = "okay";
			battery,zone1_limiter_current = <0x64>;
			compatible = "samsung,sec-dual-battery";
			battery,zone3_limiter_current = <0xbb8>;
		};

		sec_ext_tm {
			batt_node = <0x4d4>;
			types = <0x01 0x02>;
			chans = <0x145 0x14b>;
			status = "okay";
			compatible = "samsung,ext-tm";
		};

		max77705-charger {
			charger,fac_vsys = <0x1130>;
			charger,fsw = <0x00>;
			phandle = <0x5d5>;
			charger,enable_sysovlo_irq;
		};

		sec-cisd {
			ovp_signal = <0x3c 0x55 0x00>;
			ovp_power = <0x3c 0x54 0x00>;
		};

		vibrator_info {
			functions = "INTENSITY\0HAPTIC_ENGINE\0INDEX_HAPTIC_PATTERN\0CAPABILITY_EXTERNAL_CONTROL\0PRIMITIVE_EFFECT_COMPOSE";
			samsung,haptic_intensities = <0x00 0xbb8 0xfa0 0x1770 0x1f40 0x2710>;
			samsung,intensities = <0x00 0x7d0 0xfa0 0x1770 0x1f40 0x2710>;
			phandle = <0x5d6>;
			status = "okay";
			compatible = "samsung,vib-info";
		};

		sec_abc_detect_conn {
			sec,det_exp_conn_name = "SUB_LOWER_DETECT";
			pinctrl-1 = <0x4d2>;
			sec,det_conn_gpios = <0x3c 0x79 0x00 0x3c 0x7a 0x00 0x3c 0xb3 0x00 0x3c 0x6b 0x00>;
			sec,det_conn_name = "SUB_BAT_DETECT\0MAIN_BAT_DETECT\0MAIN_DIGITIZER_DETECT\0UPPER_C2C_DETECT";
			pinctrl-2 = <0x4d3>;
			pinctrl-0 = <0x4d1>;
			sec,det_pm_conn_gpios = <0x4cf 0x03 0x00>;
			sec,det_exp_conn_gpios = <0x4d0 0x05 0x00>;
			pinctrl-names = "det_ap_connect\0det_pm_connect\0det_exp_connect";
			sec,det_pm_conn_name = "LOWER_C2C_DETECT";
			status = "okay";
			compatible = "samsung,sec_abc_detect_conn";
		};

		input_booster {
			resValcount = "2";
			max_cluster_count = "3";
			allowed_resources = "0,1,2,3";
			ib_release_values = "-1,0,-2,0";
			cpu_cluster_policy = "7,4,0";
			#size-cells = <0x00>;
			status = "okay";
			#address-cells = <0x01>;
			max_resource_count = "4";
			compatible = "input_booster";

			booster_key@1 {
				input_booster,tail_time = <0x00>;
				input_booster,head_time = <0x1f4>;
				input_booster,type = <0x00>;
				input_booster,label = "key";

				inputbooster,resource {
					compatible = "resource";

					resource@4 {
						resource,value = <0x00 0x00>;
						resource,label = "LPM";
					};

					resource@2 {
						resource,value = <0x00 0x00>;
						resource,label = "DDR";
					};

					resource@1 {
						resource,value = <0x122a00 0x00>;
						resource,label = "CPU";
					};

					resource@3 {
						resource,value = <0x02 0x00>;
						resource,label = "HMP";
					};
				};
			};

			booster_key@6 {
				input_booster,tail_time = <0x12c>;
				input_booster,head_time = <0xc8>;
				input_booster,type = <0x05>;
				input_booster,label = "MOUSE";

				inputbooster,resource {
					compatible = "resource";

					resource@4 {
						resource,value = <0x00 0x00>;
						resource,label = "LPM";
					};

					resource@2 {
						resource,value = <0x00 0x00>;
						resource,label = "DDR";
					};

					resource@1 {
						resource,value = <0x122a00 0x77880>;
						resource,label = "CPU";
					};

					resource@3 {
						resource,value = <0x02 0x00>;
						resource,label = "HMP";
					};
				};
			};

			booster_key@5 {
				input_booster,tail_time = <0x82>;
				input_booster,head_time = <0x82>;
				input_booster,type = <0x04>;
				input_booster,label = "keyboard";

				inputbooster,resource {
					compatible = "resource";

					resource@4 {
						resource,value = <0x00 0x00>;
						resource,label = "LPM";
					};

					resource@2 {
						resource,value = <0x00 0x00>;
						resource,label = "DDR";
					};

					resource@1 {
						resource,value = <0x122a00 0x122a00>;
						resource,label = "CPU";
					};

					resource@3 {
						resource,value = <0x02 0x02>;
						resource,label = "HMP";
					};
				};
			};

			booster_key@8 {
				input_booster,tail_time = <0x1f4>;
				input_booster,head_time = <0x82>;
				input_booster,type = <0x07>;
				input_booster,label = "pen_hover";

				inputbooster,resource {
					compatible = "resource";

					resource@4 {
						resource,value = <0x00 0x00>;
						resource,label = "LPM";
					};

					resource@2 {
						resource,value = <0x00 0x00>;
						resource,label = "DDR";
					};

					resource@1 {
						resource,value = <0x122a00 0xe5b00>;
						resource,label = "CPU";
					};

					resource@3 {
						resource,value = <0x02 0x00>;
						resource,label = "HMP";
					};
				};
			};

			booster_key@7 {
				input_booster,tail_time = <0x00>;
				input_booster,head_time = <0xc8>;
				input_booster,type = <0x06>;
				input_booster,label = "mouse_wheel";

				inputbooster,resource {
					compatible = "resource";

					resource@4 {
						resource,value = <0x00 0x00>;
						resource,label = "LPM";
					};

					resource@2 {
						resource,value = <0x00 0x00>;
						resource,label = "DDR";
					};

					resource@1 {
						resource,value = <0x122a00 0x00>;
						resource,label = "CPU";
					};

					resource@3 {
						resource,value = <0x02 0x00>;
						resource,label = "HMP";
					};
				};
			};

			booster_key@2 {
				input_booster,tail_time = <0x1f4>;
				input_booster,head_time = <0x01>;
				input_booster,type = <0x01>;
				input_booster,label = "touchkey";

				inputbooster,resource {
					compatible = "resource";

					resource@4 {
						resource,value = <0x00 0x00>;
						resource,label = "LPM";
					};

					resource@2 {
						resource,value = <0x00 0x00>;
						resource,label = "DDR";
					};

					resource@1 {
						resource,value = <0x122a00 0x00>;
						resource,label = "CPU";
					};

					resource@3 {
						resource,value = <0x02 0x00>;
						resource,label = "HMP";
					};
				};
			};

			booster_key@3 {
				input_booster,tail_time = <0x12c>;
				input_booster,head_time = <0xc8>;
				input_booster,type = <0x02>;
				input_booster,label = "touch";

				inputbooster,resource {
					compatible = "resource";

					resource@4 {
						resource,value = <0x05 0x05>;
						resource,label = "LPM";
					};

					resource@2 {
						resource,value = <0x3f9 0x3f9>;
						resource,label = "DDR";
					};

					resource@1 {
						resource,value = <0x11df00 0x106800>;
						resource,label = "CPU";
					};

					resource@3 {
						resource,value = <0x02 0x02>;
						resource,label = "HMP";
					};
				};
			};

			booster_key@4 {
				input_booster,tail_time = <0x320>;
				input_booster,head_time = <0xc8>;
				input_booster,type = <0x03>;
				input_booster,label = "multitouch";

				inputbooster,resource {
					compatible = "resource";

					resource@4 {
						resource,value = <0x00 0x00>;
						resource,label = "LPM";
					};

					resource@2 {
						resource,value = <0x00 0x00>;
						resource,label = "DDR";
					};

					resource@1 {
						resource,value = <0x1e2d00 0x156300>;
						resource,label = "CPU";
					};

					resource@3 {
						resource,value = <0x02 0x02>;
						resource,label = "HMP";
					};
				};
			};

			booster_key@9 {
				input_booster,tail_time = <0x258>;
				input_booster,head_time = <0xc8>;
				input_booster,type = <0x08>;
				input_booster,label = "pen";

				inputbooster,resource {
					compatible = "resource";

					resource@4 {
						resource,value = <0x05 0x05>;
						resource,label = "LPM";
					};

					resource@2 {
						resource,value = <0x00 0x00>;
						resource,label = "DDR";
					};

					resource@1 {
						resource,value = <0x18e700 0xea600>;
						resource,label = "CPU";
					};

					resource@3 {
						resource,value = <0x02 0x02>;
						resource,label = "HMP";
					};
				};
			};
		};

		cpufreq_limit {
			limit,vol_based_clk;
			status = "okay";
			compatible = "cpufreq_limit";
		};

		wireless-power-info {
			count = <0x05>;
			phandle = <0x5dd>;

			current_group_1 {
				rx_power = <0x1d4c>;
				ttf_charge_current = <0x532>;
				wireless_power_class = <0x02>;
				vout = <0x2710>;
				input_current_limit = <0x28a>;
				fast_charging_current = <0xbb8>;
			};

			current_group_4 {
				rx_power = <0x3a98>;
				ttf_charge_current = <0x7d0>;
				wireless_power_class = <0x02>;
				vout = <0x2710>;
				input_current_limit = <0x3e8>;
				fast_charging_current = <0xbb8>;
			};

			current_group_2 {
				rx_power = <0x2ee0>;
				ttf_charge_current = <0x7d0>;
				wireless_power_class = <0x02>;
				vout = <0x2710>;
				input_current_limit = <0x3e8>;
				fast_charging_current = <0xbb8>;
			};

			current_group_3 {
				rx_power = <0x2ee0>;
				ttf_charge_current = <0x7d0>;
				wireless_power_class = <0x02>;
				vout = <0x2710>;
				input_current_limit = <0x3e8>;
				fast_charging_current = <0xbb8>;
			};

			current_group_0 {
				rx_power = <0x1d4c>;
				ttf_charge_current = <0x532>;
				wireless_power_class = <0x02>;
				vout = <0x2328>;
				input_current_limit = <0x28a>;
				fast_charging_current = <0xbb8>;
			};
		};

		cable-info {
			full_check_current_1st = <0x28a>;
			default_charging_current = <0x834>;
			full_check_current_2nd = <0xfa>;
			default_input_current = <0x708>;
			phandle = <0x5dc>;

			current_group_1 {
				input_current = <0x1f4>;
				charging_current = <0x1f4>;
				cable_number = <0x02 0x13 0x15 0x16 0x17 0x1e>;
			};

			current_group_11 {
				input_current = <0x1f4>;
				charging_current = <0x578>;
				cable_number = <0x1d 0x24 0x25>;
			};

			current_group_10 {
				input_current = <0x28a>;
				charging_current = <0xbb8>;
				cable_number = <0x0b 0x0e 0x10 0x1c>;
			};

			current_group_6 {
				input_current = <0x320>;
				charging_current = <0xbb8>;
				cable_number = <0x0a 0x0c 0x0f 0x1b 0x23>;
			};

			current_group_8 {
				input_current = <0x3e8>;
				charging_current = <0x1c2>;
				cable_number = <0x18>;
			};

			current_group_13 {
				input_current = <0x1f4>;
				charging_current = <0xbb8>;
				cable_number = <0x22>;
			};

			current_group_7 {
				input_current = <0x320>;
				charging_current = <0xbb8>;
				cable_number = <0x0d>;
			};

			current_group_5 {
				input_current = <0x672>;
				charging_current = <0xbb8>;
				cable_number = <0x09>;
			};

			current_group_4 {
				input_current = <0x672>;
				charging_current = <0xbb8>;
				cable_number = <0x06 0x07 0x08>;
			};

			current_group_9 {
				input_current = <0x7d0>;
				charging_current = <0x708>;
				cable_number = <0x1a>;
			};

			current_group_2 {
				input_current = <0x3e8>;
				charging_current = <0x3e8>;
				cable_number = <0x19 0x1f>;
			};

			current_group_3 {
				input_current = <0x5dc>;
				charging_current = <0x5dc>;
				cable_number = <0x05 0x20>;
			};

			current_group_12 {
				input_current = <0x1db>;
				charging_current = <0x226>;
				cable_number = <0x01 0x04>;
			};

			current_group_14 {
				input_current = <0x320>;
				charging_current = <0xbb8>;
				cable_number = <0x21>;
			};
		};

		sec-direct-charger {
			charger,direct_charger = "sm5451-charger";
			charger,dchg_min_current = <0x7d0>;
			charger,battery_name = "battery";
			charger,main_charger = "max77705-charger";
			status = "okay";
			charger,sc_vbat_thresh = <0x1144>;
			charger,ta_alert_wa;
			compatible = "samsung,sec-direct-charger";
		};

		hall_ic {
			pinctrl-0 = <0x4cc 0x4cd>;
			pinctrl-names = "default";
			phandle = <0x5d8>;
			status = "okay";
			compatible = "hall_ic";

			flip {
				event = <0x00>;
				gpios = <0x3c 0xa9 0x01>;
				phandle = <0x5d9>;
			};
		};

		sec_abc {
			status = "okay";
			compatible = "samsung,sec_abc";

			abc_spec_type1 {
				threshold_time = <0x4b0 0x4b0 0x4b0 0x00 0x00 0x05 0x05 0x05>;
				module_list = "gpu\0gpu_qc\0gpu_qc\0camera\0camera\0vib\0tsp\0tsp_sub";
				threshold_cnt = <0x14 0x02 0x14 0x01 0x01 0x19 0x0a 0x0a>;
				name_list = "gpu_fault\0gpu_fault\0gpu_page_fault\0mipi_overflow\0i2c_fail\0int_gnd_short\0tsp_int_fault\0tsp_int_fault";
			};
		};

		sb-tx {
			phandle = <0x5de>;

			aov {
				high_freq = <0x90>;
			};
		};
	};

	chosen {
		kaslr-seed = <0x00 0x00>;
		stdout-path = "/soc/qcom,qup_uart@99c000:115200n8";
		bootargs = "loglevel=6 kpti=0 log_buf_len=256K kernel.panic_on_rcu_stall=1 swiotlb=noforce loop.max_part=7 cgroup.memory=nokmem,nosocket pcie_ports=compat msm_rtb.filter=0x237 allow_mismatched_32bit_el0 kasan=off rcupdate.rcu_expedited=1 rcu_nocbs=0-7 pstore.compress=none cpufreq.default_governor=performance can.stats_timer=0  video=vfb:640x400,bpp=32,memsize=3072000 printk.devkmsg=on firmware_class.path=/vendor/firmware_mnt/image console=null bootconfig androidboot.hardware=qcom hardware=qcom androidboot.memcg=1 androidboot.usbcontroller=a600000.dwc3 androidboot.init_fatal_panic=true androidboot.selinux=permissive loop.max_part=7 buildvariant=eng androidboot.verifiedbootstate=orange androidboot.keymaster=1  androidboot.ulcnt=1  androidboot.bootdevice=1d84000.ufshc androidboot.fstab_suffix=default androidboot.boot_devices=soc/1d84000.ufshc androidboot.serialno=RFCT70Y816L androidboot.baseband=msm msm_drm.dsi_display0=Q4_S6E3XA2_AMF756BQ01: msm_drm.dsi_display1=Q4_S6E3FAC_AMB619BR01: msm_drm.lcd_id=B10003 sec_common_fn.lcd_id=B10003 msm_drm.lcd_id1=A10004 sec_common_fn.lcd_id1=A10004 androidboot.dtbo_idx=10 androidboot.dtb_idx=0 androidboot.sec_atd.tty=/dev/ttyHS5 nohyp_uart androidboot.revision=13 androidboot.subpcb=5 androidboot.slavepcb=3 androidboot.appcb=255 androidboot.ap_serial=0x0000043B501907F4 common_muic.muic_param_pdic_info=1 common_muic.muic_param_pmic_info=3 pdic_notifier_module.pdic_param_lpcharge=0 nfc_sec.nfc_param_lpcharge=0 androidboot.cm.param.offset=9437632 common_muic.muic_param_afc_mode=0x00 sec-battery.charging_mode=0x00 abc.qet_loaded=0 sb-mfc.wireless_ic=0x201920 p9320_charger.wireless_ic=0x201920 s2miw04_charger.wireless_ic=0x201920 cps4038_charger.wireless_ic=0x201920 androidboot.wc.param.offset=9437228 androidboot.debug_level=0x4f4c msm_rtb.enable=0 androidboot.cp_debug_level=0x55FF softdog.soft_margin=100 softdog.soft_panic=1 androidboot.cp_reserved_mem=off androidboot.reserve_mem_region=0x0 androidboot.force_upload=0x0 androidboot.upload_offset=9438196 androidboot.boot_recovery=1 androidboot.first_stage_console=2 androidboot.carrierid.param.offset=9437644 androidboot.carrierid=EUX androidboot.sales.param.offset=9437648 androidboot.sales_code=EUX sec-battery.sales_code=EUX androidboot.prototype.param.offset=9437660 androidboot.im.param.offset=9437232 androidboot.me.param.offset=9437312 androidboot.sn.param.offset=9437392 androidboot.pr.param.offset=9437472 androidboot.sku.param.offset=9437552 androidboot.prodcode.param.offset=9445416 androidboot.windowcolor.param.offset=9445496 androidboot.kg=0x6 androidboot.kg.bit=00 androidboot.kg.ap=AAAA0000000000000000043B501907F4 androidboot.fastbootd=false androidboot.warranty_bit=1 androidboot.wb.hs=E03 androidboot.wb.snapQB=71150145R androidboot.ucs_mode=0 androidboot.swp_config=0 androidboot.rp=4 androidboot.svb.ver=SVB1.0 androidboot.em.did=20043B501907F411 androidboot.em.model=SM-F936B androidboot.em.status=0x0 androidboot.sb.debug0=0x0,0,0,0 androidboot.em.rdx_dump=false androidboot.bootloader=F936BXXS4EWL5 androidboot.edtbo_ver=-1 sec_sysup.edtbo_ver=-1 sapa=0 sec_pon_alarm.rtcalarm=0 sec_pon_alarm.lpcharge=0 androidboot.hdm_status=NONE hdm.status=NONE androidboot.ddr_start_type=1 androidboot.dram_info=01,08,00,12G androidboot.edtbo_offset=9438216 frpc-adsprpc.signoff=0x7277 sec_debug.debug_level=0x4f4c sec_debug.enable=0 sec_debug.enable_user=0 sec_debug.force_upload=0x0 sec_debug.ap_serial=0x0000043B501907F4 sec_debug.dump_sink=0x0 sec_debug.reboot_multicmd=0x1 sec_qc_hw_param.revision=13 sec_qc_user_reset.boot_recovery=1 androidboot.cp_force_ssr=0xDEADDEAD";
		linux,initrd-end = <0x00 0xb7ffe784>;
		phandle = <0x24f>;
		linux,initrd-start = <0x00 0xb64c5000>;
	};

	aliases {
		i2c32 = "/i2c@32";
		swr0 = "/soc/spf_core_platform/lpass-cdc/wsa-macro@3240000/wsa_swr_master";
		i2c35 = "/i2c@35";
		mmc1 = "/soc/sdhci@8804000";
		hsuart5 = "/soc/qcom,qup_hsuart@99c000";
		ufshc1 = "/soc/ufshc@1d84000";
		i2c34 = "/i2c@34";
		swr3 = "/soc/spf_core_platform/lpass-cdc/wsa2-macro@31E0000/wsa2_swr_master";
		swr1 = "/soc/spf_core_platform/lpass-cdc/rx-macro@3200000/rx_swr_master";
		i2c33 = "/i2c@33";
		hsuart0 = "/soc/qcom,qup_uart@894000";
		i2c18 = "/soc/i2c@990000";
		swr2 = "/soc/spf_core_platform/lpass-cdc/va-macro@33F0000/va_swr_master";
		serial0 = "/soc/qcom,qup_uart@99c000";
		phandle = <0x266>;
		i2c31 = "/i2c@31";
	};

	memory {
		reg = <0x00 0x80000000 0x00 0x6a000000 0x00 0xee500000 0x00 0x11b00000 0x08 0x00 0x00 0x39500000 0x09 0x00 0x01 0x80000000 0x08 0x40000000 0x00 0xc0000000 0x08 0x39b00000 0x00 0x1e00000>;
		device_type = "memory";
		ddr_device_type = <0x08>;
	};

	cluster-device {
		power-domains = <0x1d>;
		compatible = "qcom,lpm-cluster-dev";
	};

	__symbols__ {
		S10B = "/soc/rsc@17a00000/rpmh-regulator-smpb10/regulator-pm8350-s10";
		smp2p_ipa_1_out = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-out";
		qupv3_se4_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sleep";
		sp_mem = "/reserved-memory/sp_region";
		swao_csr = "/soc/csr@10b11000";
		tpdm_dlct = "/soc/tpdm@10c28000";
		funnel_aoss_in_funnel_qdss = "/soc/funnel@10b04000/in-ports/port@7/endpoint";
		S6C_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level";
		VDD_GFX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-gfxlvl/regulator-pm8350-s5-level";
		dai_tert_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-0";
		ddr_ch13_dl_cti_0 = "/soc/cti@10d31000";
		tpda_dl_south_1_in_tpdm_sdcc4 = "/soc/tpda@109c1000/in-ports/port@1/endpoint";
		CPU2 = "/cpus/cpu@200";
		tpdm_gcc_out_tpda_dl_center_21 = "/soc/tpdm@1082c000/out-ports/port/endpoint";
		pri_aux_pcm_clk_active = "/soc/pinctrl@f000000/pri_aux_pcm_clk/pri_aux_pcm_clk_active";
		ete1_out_funnel_ete = "/soc/ete1/out-ports/port/endpoint";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@3da0000";
		S3E = "/soc/rsc@17a00000/rpmh-regulator-smpe3/regulator-pmr735a-s3";
		qupv3_se19_i2c_active = "/soc/pinctrl@f000000/qupv3_se19_i2c_pins/qupv3_se19_i2c_active";
		cpu3 = "/soc/cti@12040000";
		qupv3_se20_4uart = "/soc/qcom,qup_uart@894000";
		cpufreq_hw = "/soc/qcom,cpufreq-hw";
		spkr_1_sd_n_sleep = "/soc/pinctrl@f000000/spkr_1_sd_n/spkr_1_sd_n_sleep";
		pcie1_msi = "/soc/qcom,pcie1_msi@0x17110040";
		pm8350_l3 = "/soc/rsc@17a00000/rpmh-regulator-ldob3/regulator-pm8350-l3";
		dai_sec_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-sec-rx";
		tpda_apss_2_in_tpdm_apss_llm = "/soc/tpda@13863000/in-ports/port@2/endpoint";
		tpdm_tmess_0_out_tpda_tmess_1 = "/soc/tpdm@10cc1000/out-ports/port/endpoint";
		funnel_ddr_dl0_out_funnel_dl_center = "/soc/funnel@10d05000/out-ports/port@4/endpoint";
		soc = "/soc";
		hyp_mem = "/reserved-memory/hyp_region@80000000";
		pcm_noirq = "/soc/qcom,msm-pcm-dsp-noirq";
		pm8350c_s2_level_ao = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-level-ao";
		funnel_modem_q6_dup_in_modem_etm0 = "/soc/funnel@1080d000/in-ports/port@0/endpoint";
		funnel_in1_in_funnel_apss = "/soc/funnel@10042000/in-ports/port@4/endpoint";
		funnel_apss_in_tpda_apss = "/soc/funnel@13810000/in-ports/port@2/endpoint";
		tert_aux_pcm_dout_sleep = "/soc/pinctrl@f000000/tert_aux_pcm_dout/tert_aux_pcm_dout_sleep";
		qupv3_se8_spi_sleep = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_sleep";
		L8C = "/soc/rsc@17a00000/rpmh-regulator-ldoc8/regulator-pm8350c-l8";
		gcc_ufs_phy_gdsc = "/soc/qcom,gdsc@187004";
		L2E = "/soc/rsc@17a00000/rpmh-regulator-ldoe2/regulator-pmr735a-l2";
		tme_log_mem = "/reserved-memory/tme_log_region@808e0000";
		pa_nr_sdr1_scg_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr1_scg_kr";
		dai_mi2s4 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin";
		tpdm_video = "/soc/tpdm@10830000";
		S2C_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-level-ao";
		pri_mi2s_sck_active = "/soc/pinctrl@f000000/pri_mi2s_sck/pri_mi2s_sck_active";
		eusb2_phy0 = "/soc/hsphy@88e3000";
		funnel_dl_west_out_tpda_dl_center_13 = "/soc/funnel@10c3a000/out-ports/port@3/endpoint";
		qupv3_se1_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sleep";
		xbl_dtlog_mem = "/reserved-memory/xbl_dtlog_region@80600000";
		tpdm_apss_llm_out_tpda_apss_2 = "/soc/tpdm@138c0000/out-ports/port/endpoint";
		pm8350c_l4 = "/soc/rsc@17a00000/rpmh-regulator-ldoc4/regulator-pm8350c-l4";
		pm8350c_l13 = "/soc/rsc@17a00000/rpmh-regulator-ldoc13/regulator-pm8350c-l13";
		qupv3_se0_i2c = "/soc/i2c@980000";
		qupv3_se15_i3c_pins = "/soc/pinctrl@f000000/qupv3_se15_i3c_pins";
		qmp_tme = "/soc/qcom,qmp-tme";
		hostless = "/soc/qcom,msm-pcm-hostless";
		pm8350c_s6_level = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level";
		msm_vidc = "/soc/qcom,vidc@aa00000";
		funnel_lpass_lpi_in_tpdm_lpass_lpi = "/soc/funnel@10b44000/in-ports/port@5/endpoint";
		qupv3_se17_i2c = "/soc/i2c@888000";
		rx_cdc_dma_3_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-3-rx";
		qupv3_se11_i2c_active = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_active";
		pm8350c_l2 = "/soc/rsc@17a00000/rpmh-regulator-ldoc2/regulator-pm8350c-l2";
		funnel_tmess = "/soc/funnel@10cc8000";
		pm8350_l9 = "/soc/rsc@17a00000/rpmh-regulator-ldob9/regulator-pm8350-l9";
		pm8350c_l12 = "/soc/rsc@17a00000/rpmh-regulator-ldoc12/regulator-pm8350c-l12";
		funnel_turing_out_tpda_dl_center_15 = "/soc/funnel@10985000/out-ports/port@0/endpoint";
		qupv3_se20_i2c_pins = "/soc/pinctrl@f000000/qupv3_se20_i2c_pins";
		pcie0_msi = "/soc/qcom,pcie0_msi@0x17110040";
		CPU_PD6 = "/soc/psci/cpu-pd6";
		replicator_swao_in_tmc_etf = "/soc/replicator@10b06000/in-ports/port/endpoint";
		funnel_in1 = "/soc/funnel@10042000";
		tlmm = "/soc/pinctrl@f000000";
		pm8450_l2 = "/soc/rsc@17a00000/rpmh-regulator-ldoh2/regulator-pm8450-l2";
		msm_gpu = "/soc/qcom,kgsl-3d0@3d00000";
		pmr735b_l1 = "/soc/rsc@17a00000/rpmh-regulator-ldof1/regulator-pmr735b-l1";
		tmess_cti_1 = "/soc/cti@10cc3000";
		tpda_dl_center_4_in_funnel_lpass = "/soc/tpda@10c2e000/in-ports/port@4/endpoint";
		slimbus = "/soc/slim@3340000/ngd@1/btfmslim-driver";
		cti0 = "/soc/cti@10c2a000";
		S12B = "/soc/rsc@17a00000/rpmh-regulator-smpb12/regulator-pm8350-s12";
		pcm0 = "/soc/qcom,msm-pcm";
		qcom_cedev = "/soc/qcedev@1de0000";
		spmi_bus = "/soc/qcom,spmi@c42d000";
		sf_0_tbu = "/soc/apps-smmu@15000000/sf_0_tbu@151f1000";
		mmss_noc = "/soc/interconnect@1740000";
		tpdm_rdpm = "/soc/tpdm@10c38000";
		cpu6_emerg1 = "/soc/thermal-zones/cpu-1-5/trips/cpu6-emerg1-cfg";
		voip = "/soc/qcom,msm-voip-dsp";
		wsa2_macro = "/soc/spf_core_platform/lpass-cdc/wsa2-macro@31E0000";
		CPU1 = "/cpus/cpu@100";
		gcc_apcs_gdsc_vote_ctrl = "/soc/syscon@162128";
		lpass_dl_cti = "/soc/cti@10845000";
		tpda_apss_4_in_tpdm_apps1 = "/soc/tpda@13863000/in-ports/port@4/endpoint";
		int_fm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-tx";
		cnss_wlan_en_active = "/soc/pinctrl@f000000/cnss_pins/cnss_wlan_en_active";
		cpu0_pause = "/soc/qcom,cpu-pause/cpu0-pause";
		qmi_wlan = "/soc/qmi-tmd-devices/modem/wlan";
		qupv3_se20_i2c = "/soc/i2c@894000";
		gpu_cc_gx_acd_reset = "/soc/syscon@3d99358";
		cpu3_emerg = "/soc/thermal-zones/cpu-0-3/trips/cpu3-emerg-cfg";
		funnel_in1_out_funnel_qdss = "/soc/funnel@10042000/out-ports/port/endpoint";
		pm8450_l4 = "/soc/rsc@17a00000/rpmh-regulator-ldoh4/regulator-pm8450-l4";
		tpdm_ddr_ch13 = "/soc/tpdm@10d30000";
		qupv3_se10_spi_active = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_active";
		scmi_c1dcvs = "/soc/qcom,scmi/protocol@87";
		tmc_etf_out_replicator_swao = "/soc/tmc@10b05000/out-ports/port/endpoint";
		mx_pe = "/soc/mx_rdpm_pe@637000";
		gpu_cc_gx_acd_iroot_reset = "/soc/syscon@3d9958c";
		dai_mi2s3 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat";
		VDD_MM_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8450-s4-level-ao";
		qupv3_se15_i3c_sleep = "/soc/pinctrl@f000000/qupv3_se15_i3c_pins/qupv3_se15_i3c_sleep";
		modem2_etm0_out_funnel_modem = "/soc/modem2_etm0/out-ports/port/endpoint";
		pa_nr_sdr0_scg_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr0_scg_kr";
		funnel_gfx_dl_out_tpda_dl_center_17 = "/soc/funnel@10902000/out-ports/port/endpoint";
		qupv3_se13_spi = "/soc/spi@a94000";
		qupv3_se7_2uart_active = "/soc/pinctrl@f000000/qupv3_se7_2uart_pins/qupv3_se7_2uart_active";
		qupv3_se4_i2c_pins = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins";
		qupv3_se2_spi_sleep = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_sleep";
		qupv3_se8_i2c_pins = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins";
		tpdm_dcc = "/soc/tpdm@10003000";
		dummy_eud = "/soc/dummy_sink";
		pcie0_perst_default = "/soc/pinctrl@f000000/pcie0/pcie0_perst_default";
		CPU4 = "/cpus/cpu@400";
		tpdm_swao_prio_3_out_tpda_aoss_3 = "/soc/tpdm@10b0c000/out-ports/port/endpoint";
		pm8350c_l5 = "/soc/rsc@17a00000/rpmh-regulator-ldoc5/regulator-pm8350c-l5";
		afe_proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx";
		gpu_cc_gx_gdsc = "/soc/qcom,gdsc@3d9905c";
		ssc_sensors = "/soc/qcom,msm-ssc-sensors";
		va_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-2-tx";
		VDD_MM_MXC_VOTER_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-mmcx-voter-level";
		pm8350b_l1 = "/soc/rsc@17a00000/rpmh-regulator-ldod1/regulator-pm8350b-l1";
		slimbam = "/soc/bamdma@3304000";
		tpdm_sdcc2 = "/soc/tpdm@10c21000";
		clock_camcc = "/soc/clock-controller@ade0000";
		tpda_dl_center_5_in_funnel_ddr_dl0 = "/soc/tpda@10c2e000/in-ports/port@5/endpoint";
		video_cc_mvs1_gdsc = "/soc/qcom,gdsc@aaf80c0";
		qupv3_se8_i2c_active = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_active";
		gfx_0_tbu = "/soc/kgsl-smmu@3da0000/gfx_0_tbu@3de9000";
		tpdm_swao_prio_1 = "/soc/tpdm@10b0a000";
		pcie0_rp = "/soc/qcom,pcie@1c00000/pcie0_rp";
		pri_aux_pcm_dout_active = "/soc/pinctrl@f000000/pri_aux_pcm_dout/pri_aux_pcm_dout_active";
		qupv3_se7_2uart_sleep = "/soc/pinctrl@f000000/qupv3_se7_2uart_pins/qupv3_se7_2uart_sleep";
		wsa_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-rx";
		qupv3_se8_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sleep";
		replicator_swao_out_replicator_qdss = "/soc/replicator@10b06000/out-ports/port@0/endpoint";
		qupv3_se16_spi_sleep = "/soc/pinctrl@f000000/qupv3_se16_spi_pins/qupv3_se16_spi_sleep";
		tmc_etr = "/soc/tmc@10048000";
		L4F = "/soc/rsc@17a00000/rpmh-regulator-ldof4/regulator-pmr735b-l4";
		qupv3_se21_spi_sleep = "/soc/pinctrl@f000000/qupv3_se21_spi_pins/qupv3_se21_spi_sleep";
		S10C = "/soc/rsc@17a00000/rpmh-regulator-smpc10/regulator-pm8350c-s10";
		tpdm_tmess_0 = "/soc/tpdm@10cc1000";
		dai_pri_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-pri-rx";
		funnel_qdss_out_funnel_aoss = "/soc/funnel@10045000/out-ports/port/endpoint";
		VDD_MXC_MMCX_VOTER_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-mmcx-voter-level";
		pm8450_s6_level = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pm8450-s6-level";
		L5B = "/soc/rsc@17a00000/rpmh-regulator-ldob5/regulator-pm8350-l5";
		smb1394_glink_debug = "/soc/qcom,pmic_glink_log/qcom,spmi_glink_debug/spmi@1/qcom,smb1394-debug@9";
		clock_gpucc = "/soc/clock-controller@3d90000";
		dai_sec_auxpcm = "/soc/qcom,msm-sec-auxpcm";
		qupv3_se4_i2c = "/soc/i2c@990000";
		tmc_etf = "/soc/tmc@10b05000";
		funnel_ssc_in_sensor_stm = "/soc/funnel@10b24000/in-ports/port@1/endpoint";
		sdr0_nr_dsc = "/soc/qmi-tmd-devices/modem/sdr0_nr_dsc_kr";
		qupv3_se15_i2c_pins = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins";
		tert_mi2s_sck_active = "/soc/pinctrl@f000000/tert_mi2s_sck/tert_mi2s_sck_active";
		tert_tdm_clk_sleep = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_clk_sleep";
		funnel_apss = "/soc/funnel@13810000";
		funnel_modem = "/soc/funnel@10804000";
		tpda_dl_center_19_in_tpdm_prng = "/soc/tpda@10c2e000/in-ports/port@13/endpoint";
		dai_quat_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-0";
		funnel_turing_out_tpda_dl_center_16 = "/soc/funnel@10985000/out-ports/port@1/endpoint";
		L2C = "/soc/rsc@17a00000/rpmh-regulator-ldoc2/regulator-pm8350c-l2";
		turing_dl_cti_0 = "/soc/cti@10982000";
		tpdm_dlmm_out_funnel_multimedia = "/soc/tpdm@10c08000/out-ports/port/endpoint";
		tpda_aoss_3_in_tpdm_swao_prio_3 = "/soc/tpda@10b08000/in-ports/port@3/endpoint";
		VDD_MXC_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-level";
		dai_sen_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sen-tx/qcom,msm-dai-q6-tdm-sen-tx-0";
		mdp_1_tbu = "/soc/apps-smmu@15000000/mdp_1_tbu@151fd000";
		stm = "/soc/stm@10002000";
		funnel_ddr_ch13_out_funnel_ddr_dl0 = "/soc/funnel@10d32000/out-ports/port/endpoint";
		swr0 = "/soc/spf_core_platform/lpass-cdc/wsa-macro@3240000/wsa_swr_master";
		ddr_dl_0_cti_0 = "/soc/cti@10d02000";
		mmw3_dsc = "/soc/qmi-tmd-devices/modem/mmw3_dsc_kr";
		mdp_0_tbu = "/soc/apps-smmu@15000000/mdp_0_tbu@151f9000";
		usb_audio_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-rx";
		funnel_lpass_lpi_out_funnel_aoss = "/soc/funnel@10b44000/out-ports/port/endpoint";
		tpdm_apps1_out_tpda_apss_4 = "/soc/tpdm@13861000/out-ports/port/endpoint";
		mem_dump = "/soc/mem_dump";
		pmr735b_l6 = "/soc/rsc@17a00000/rpmh-regulator-ldof6/regulator-pmr735b-l6";
		tcsr = "/soc/syscon@1fc0000";
		funnel_modem_q6_dup = "/soc/funnel@1080d000";
		funnel_gfx_dl = "/soc/funnel@10902000";
		qupv3_se2_i2c_active = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_active";
		apss_cti2 = "/soc/cti@13900000";
		pcie0 = "/soc/qcom,pcie@1c00000";
		dai_quin_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quin-rx/qcom,msm-dai-q6-tdm-quin-rx-0";
		qmp_aop = "/soc/qcom,qmp-aop";
		qupv3_se9_spi_sleep = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_sleep";
		pm8008i_active = "/soc/pinctrl@f000000/pm8008i_active";
		qupv3_se12_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_sleep";
		GOLD_OFF = "/idle-states/gold-c4";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-in";
		aop_cmd_db_mem = "/reserved-memory/aop_cmd_db_region@80860000";
		gpu_cc_cx_gdsc = "/soc/qcom,gdsc@3d99108";
		turing_etm0_out_funnel_turing_dup = "/soc/turing_etm0/out-ports/port/endpoint";
		ete7_out_funnel_ete = "/soc/ete7/out-ports/port/endpoint";
		sec_mi2s_mclk_sleep = "/soc/pinctrl@f000000/sec_mi2s_mclk/sec_mi2s_mclk_sleep";
		tpdm_modem_1_out_tpda_modem_1 = "/soc/tpdm@10801000/out-ports/port/endpoint";
		cdsp_smp2p_in = "/soc/qcom,smp2p-cdsp/slave-kernel";
		lpass_core_hw_vote = "/soc/vote_lpass_core_hw";
		qupv3_se10_spi = "/soc/spi@a88000";
		routing = "/soc/qcom,msm-pcm-routing";
		pmr735a_l2 = "/soc/rsc@17a00000/rpmh-regulator-ldoe2/regulator-pmr735a-l2";
		S11B = "/soc/rsc@17a00000/rpmh-regulator-smpb11/regulator-pm8350-s11";
		nfc_enable_suspend = "/soc/pinctrl@f000000/nfc/nfc_enable_suspend";
		funnel_modem_q6_in_modem_diag = "/soc/funnel@1080c000/in-ports/port@2/endpoint";
		tpdm_spdm = "/soc/tpdm@1000f000";
		L7E = "/soc/rsc@17a00000/rpmh-regulator-ldoe7/regulator-pmr735a-l7";
		VDD_MXA_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pm8450-s6-level";
		cpu0_emerg = "/soc/thermal-zones/cpu-0-0/trips/cpu0-emerg-cfg";
		L2B = "/soc/rsc@17a00000/rpmh-regulator-ldob2/regulator-pm8350-l2";
		L1H_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-lmxlvl/regulator-pm8450-l1-level";
		cdsp_hw = "/soc/qmi-tmd-devices/cdsp/cdsp_hw";
		tpda_dl_center_9_in_funnel_dl_west = "/soc/tpda@10c2e000/in-ports/port@9/endpoint";
		cpu6 = "/soc/cti@12070000";
		cam_1_tbu = "/soc/apps-smmu@15000000/cam_1_tbu@151dd000";
		msm_cdsp_rm = "/soc/remoteproc-cdsp@32300000/glink-edge/qcom,msm_cdsprm_rpmsg/qcom,msm_cdsp_rm";
		pri_mi2s_sd1_sleep = "/soc/pinctrl@f000000/pri_mi2s_sd1/pri_mi2s_sd1_sleep";
		tpdm_pimem_out_tpda_dl_center_25 = "/soc/tpdm@10850000/out-ports/port/endpoint";
		modem_vdd = "/soc/qmi-tmd-devices/modem/modem_vdd";
		rimps = "/soc/qcom,rimps@17400000";
		pm8450_s4_level_ao = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8450-s4-level-ao";
		nspss_2_config = "/soc/thermal-zones/nspss-2/trips/junction-config";
		ete2_out_funnel_ete = "/soc/ete2/out-ports/port/endpoint";
		funnel_multimedia_in_tpdm_dlmm = "/soc/funnel@10c0b000/in-ports/port@3/endpoint";
		qupv3_se9_i2c = "/soc/i2c@a84000";
		trans_loopback = "/soc/qcom,msm-transcode-loopback";
		cpucp_fw_mem = "/reserved-memory/cpucp_fw_region@80b00000";
		msm_audio_ion_cma = "/soc/spf_core_platform/qcom,msm-audio-ion-cma";
		tpda_tmess_0_in_tpdm_tmess_prng = "/soc/tpda@10cc7000/in-ports/port@0/endpoint";
		spf_core_platform = "/soc/spf_core_platform";
		wcd938x_reset_sleep = "/soc/pinctrl@f000000/wcd938x_reset_sleep";
		audio_cma_mem = "/reserved-memory/audio_cma_region";
		qupv3_se19_i2c_pins = "/soc/pinctrl@f000000/qupv3_se19_i2c_pins";
		pri_mi2s_sd1_active = "/soc/pinctrl@f000000/pri_mi2s_sd1/pri_mi2s_sd1_active";
		tpdm_dl_south_out_tpda_dl_south_2 = "/soc/tpdm@109c0000/out-ports/port/endpoint";
		tx_cdc_dma_5_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-5-tx";
		tpda_aoss_4_in_tpdm_swao = "/soc/tpda@10b08000/in-ports/port@4/endpoint";
		qupv3_se20_i2c_active = "/soc/pinctrl@f000000/qupv3_se20_i2c_pins/qupv3_se20_i2c_active";
		tmess_cti_3 = "/soc/cti@10cc5000";
		pm8350_l8_level = "/soc/rsc@17a00000/rpmh-regulator-lcxlvl/regulator-pm8350-l8-level";
		trust_ui_vm_swiotlb = "/reserved-memory/trust_ui_vm_swiotlb@e5100000";
		spss_cti = "/soc/cti@10881000";
		tpdm_prng = "/soc/tpdm@10841000";
		L10C = "/soc/rsc@17a00000/rpmh-regulator-ldoc10/regulator-pm8350c-l10";
		tpda_dl_center_27_in_tpdm_ipcc = "/soc/tpda@10c2e000/in-ports/port@1b/endpoint";
		tpdm_video_out_funnel_video = "/soc/tpdm@10830000/out-ports/port/endpoint";
		adsp_mem = "/reserved-memory/adsp_region@85e00000";
		qupv3_se19_spi_active = "/soc/pinctrl@f000000/qupv3_se19_spi_pins/qupv3_se19_spi_active";
		ddr_dl_0_cti_2 = "/soc/cti@10d04000";
		ipcc_self_ping_slpi = "/soc/ipcc-self-ping-slpi";
		tpdm_mdss = "/soc/tpdm@10c60000";
		tpdm_spss = "/soc/tpdm@10880000";
		qupv3_se16_spi_active = "/soc/pinctrl@f000000/qupv3_se16_spi_pins/qupv3_se16_spi_active";
		mdmss1_config1 = "/soc/thermal-zones/mdmss-1/trips/mdmss1-config1";
		rimps_log = "/soc/qcom,rimps_log@17d09c00";
		qupv3_se0_spi_pins = "/soc/pinctrl@f000000/qupv3_se0_spi_pins";
		funnel_ddr_ch13 = "/soc/funnel@10d32000";
		qcom_dcvs = "/soc/qcom,dcvs";
		qupv3_se14_i2c_active = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins/qupv3_se14_i2c_active";
		dai_mi2s0 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim";
		pm8350_s5_level = "/soc/rsc@17a00000/rpmh-regulator-gfxlvl/regulator-pm8350-s5-level";
		funnel_ddr_ch02 = "/soc/funnel@10d22000";
		pri_mi2s_sd0_active = "/soc/pinctrl@f000000/pri_mi2s_sd0/pri_mi2s_sd0_active";
		qtee_mem = "/reserved-memory/qtee_region@e9b00000";
		qupv3_se20_spi_sleep = "/soc/pinctrl@f000000/qupv3_se20_spi_pins/qupv3_se20_spi_sleep";
		usb3phy_portselect_default = "/soc/pinctrl@f000000/usb_phy_ps/usb3phy_portselect_default";
		dai_quin_auxpcm = "/soc/qcom,msm-quin-auxpcm";
		wsa_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-tx";
		csr = "/soc/csr@10001000";
		qupv3_se16_i2c_active = "/soc/pinctrl@f000000/qupv3_se16_i2c_pins/qupv3_se16_i2c_active";
		va_md_mem = "/reserved-memory/va_md_mem_region";
		ts_release = "/soc/pinctrl@f000000/pmx_ts_release/ts_release";
		L2_5 = "/cpus/cpu@500/l2-cache";
		xbl_sc_mem = "/reserved-memory/xbl_sc_region@a6e00000";
		tpdm_ipa = "/soc/tpdm@10c22000";
		CLUSTER_PWR_DN = "/idle-states/cluster-d4";
		pm8350_l1 = "/soc/rsc@17a00000/rpmh-regulator-ldob1/regulator-pm8350-l1";
		funnel_ete_in_ete7 = "/soc/funnel_ete/in-ports/port@7/endpoint";
		nsp_noc = "/soc/interconnect@320C0000";
		tert_aux_pcm_ws_sleep = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_ws_sleep";
		pri_aux_pcm_dout_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_dout/pri_aux_pcm_dout_sleep";
		tpdm_mdss_out_funnel_multimedia = "/soc/tpdm@10c60000/out-ports/port/endpoint";
		qupv3_se1_i2c_active = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_active";
		qupv3_se5_spi = "/soc/spi@994000";
		spss_utils = "/soc/qcom,spss_utils";
		qupv3_se20_spi_active = "/soc/pinctrl@f000000/qupv3_se20_spi_pins/qupv3_se20_spi_active";
		qupv3_se2_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sleep";
		compute_0_tbu = "/soc/apps-smmu@15000000/compute_0_tbu@151e5000";
		mmw1_dsc = "/soc/qmi-tmd-devices/modem/mmw1_dsc_kr";
		ramoops_mem = "/reserved-memory/ramoops_region";
		ipcc_self_ping_cdsp = "/soc/ipcc-self-ping-cdsp";
		modem_smp2p_out = "/soc/qcom,smp2p-modem/master-kernel";
		qupv3_se16_i2c = "/soc/i2c@884000";
		qupv3_se11_spi = "/soc/spi@a8c000";
		ddr_ch02_dl_cti_0 = "/soc/cti@10d21000";
		adsp_mem_heap = "/reserved-memory/adsp_heap_region";
		tmc_etr1_in_replicator_etr = "/soc/tmc@1004f000/in-ports/port/endpoint";
		replicator_qdss_in_replicator_swao = "/soc/replicator@10046000/in-ports/port/endpoint";
		funnel_dl_north = "/soc/funnel@10ac2000";
		L4H = "/soc/rsc@17a00000/rpmh-regulator-ldoh4/regulator-pm8450-l4";
		qupv3_se8_spi = "/soc/spi@a80000";
		tert_aux_pcm_ws_active = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_ws_active";
		apss_atb_cti = "/soc/cti@13862000";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp/slave-kernel";
		tpdm_ddr = "/soc/tpdm@10d00000";
		tpdm_llm_gold_out_tpda_apss_1 = "/soc/tpdm@138b0000/out-ports/port/endpoint";
		funnel_dl_center_in_funnel_ddr_dl0 = "/soc/funnel@10c2f000/in-ports/port@4/endpoint";
		tdm_pri_rx = "/soc/qcom,msm-dai-tdm-pri-rx";
		ddrqos_gold_lat = "/soc/qcom,memlat/ddrqos/gold";
		mmw_ific_dsc = "/soc/qmi-tmd-devices/modem/mmw_ific_dsc_kr";
		ssc_cti0_q6 = "/soc/cti@10b2b000";
		qupv3_se0_spi_sleep = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_sleep";
		tpdm_ipa_out_tpda_dl_center_23 = "/soc/tpdm@10c22000/out-ports/port/endpoint";
		tert_aux_pcm_dout_active = "/soc/pinctrl@f000000/tert_aux_pcm_dout/tert_aux_pcm_dout_active";
		funnel_modem_q6_in_funnel_modem_q6_dup = "/soc/funnel@1080c000/in-ports/port@1/endpoint";
		VDD_EBI_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-ebilvl/regulator-pm8450-s2-level";
		funnel_dl_north_out_funnel_in1 = "/soc/funnel@10ac2000/out-ports/port/endpoint";
		pcie1_clkreq_default = "/soc/pinctrl@f000000/pcie1/pcie1_clkreq_default";
		qupv3_se9_spi_active = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_active";
		ipa_hw = "/soc/qcom,ipa@3e00000";
		i3c1 = "/soc/i3c-master@a84000";
		pmr735a_l5 = "/soc/rsc@17a00000/rpmh-regulator-ldoe5/regulator-pmr735a-l5";
		funnel_gfx_dl_in_tpdm_gpu = "/soc/funnel@10902000/in-ports/port/endpoint";
		spmi1_bus = "/soc/qcom,spmi@c432000";
		qupv3_se9_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_sleep";
		spkr_1_sd_n_active = "/soc/pinctrl@f000000/spkr_1_sd_n/spkr_1_sd_n_active";
		tpdm_actpm = "/soc/tpdm@13860000";
		S5B_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-gfxlvl/regulator-pm8350-s5-level";
		tpdm_spdm_out_tpda_qdss_1 = "/soc/tpdm@1000f000/out-ports/port/endpoint";
		trust_ui_vm_dump = "/reserved-memory/trust_ui_vm_dump@e50f2000";
		L10C_AO = "/soc/rsc@17a00000/rpmh-regulator-ldoc10/regulator-pm8350c-l10-ao";
		pa_lte_sdr1_dsc = "/soc/qmi-tmd-devices/modem/pa_lte_sdr1_dsc_kr";
		tmess_cti_2 = "/soc/cti@10cc4000";
		tpda_apss_0_in_tpdm_llm_silver = "/soc/tpda@13863000/in-ports/port@0/endpoint";
		spkr2_1_sd_n_active = "/soc/pinctrl@f000000/spkr2_1_sd_n/spkr2_1_sd_n_active";
		tert_aux_pcm_clk_sleep = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_clk_sleep";
		pri_aux_pcm_din_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_din/pri_aux_pcm_din_sleep";
		qupv3_se4_i2c_active = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_active";
		dai_sec_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-sec-tx";
		sp_sc300 = "/soc/cti@10884000";
		trust_ui_vm_mem = "/reserved-memory/trust_ui_vm_region@e0b00000";
		lpi_tlmm = "/soc/spf_core_platform/lpi_pinctrl@3440000";
		pm8450_s4_level = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8450-s4-level";
		VDD_MXA_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pm8450-s6-level-ao";
		replicator_etr_out_tmc_etr1 = "/soc/replicator@1004e000/out-ports/port@1/endpoint";
		compress = "/soc/qcom,msm-compress-dsp";
		funnel_ete_in_ete6 = "/soc/funnel_ete/in-ports/port@6/endpoint";
		pri_tdm_dout_active = "/soc/pinctrl@f000000/pri_tdm_dout/pri_tdm_dout_active";
		qupv3_se15_spi_pins = "/soc/pinctrl@f000000/qupv3_se15_spi_pins";
		va_macro = "/soc/spf_core_platform/lpass-cdc/va-macro@33F0000";
		tpdm_ddr_dl0_1_out_funnel_ddr_dl0 = "/soc/tpdm@10d01000/out-ports/port/endpoint";
		L2H = "/soc/rsc@17a00000/rpmh-regulator-ldoh2/regulator-pm8450-l2";
		ete0_out_funnel_ete = "/soc/ete0/out-ports/port/endpoint";
		dai_pri_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-0";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp/master-kernel";
		xbl_ramdump_mem = "/reserved-memory/xbl_ramdump_region@80640000";
		L3B = "/soc/rsc@17a00000/rpmh-regulator-ldob3/regulator-pm8350-l3";
		tme_crash_dump_mem = "/reserved-memory/tme_crash_dump_region@808a0000";
		L2_4 = "/cpus/cpu@400/l2-cache";
		gpu_microcode_mem = "/reserved-memory/gpu_microcode_region@8b91a000";
		qupv3_se13_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_sleep";
		pcie1_clkreq_sleep = "/soc/pinctrl@f000000/pcie1/pcie1_clkreq_sleep";
		qmi_sensor = "/soc/qmi-ts-sensors";
		cpu5_hotplug = "/soc/qcom,cpu-hotplug/cpu5-hotplug";
		trust_ui_vm_qrtr = "/reserved-memory/trust_ui_vm_qrtr@e50f3000";
		funnel_tmess_in_tpda_tmess = "/soc/funnel@10cc8000/in-ports/port/endpoint";
		mx_pe_config2 = "/soc/thermal-zones/mx-pe/trips/mx-pe-config2";
		audio_prm = "/soc/remoteproc-adsp@03000000/glink-edge/qcom,gpr/q6prm";
		tpdm_gpu_out_funnel_gfx_dl = "/soc/tpdm@10900000/out-ports/port/endpoint";
		L1E = "/soc/rsc@17a00000/rpmh-regulator-ldoe1/regulator-pmr735a-l1";
		funnel_ete_in_ete2 = "/soc/funnel_ete/in-ports/port@2/endpoint";
		tpdm_ipcc_out_tpda_dl_center_27 = "/soc/tpdm@10c29000/out-ports/port/endpoint";
		spkr2_2_sd_n_sleep = "/soc/pinctrl@f000000/spkr2_2_sd_n/spkr2_2_sd_n_sleep";
		funnel_in1_in_funnel_dl_center = "/soc/funnel@10042000/in-ports/port@6/endpoint";
		bwmon_llcc = "/soc/qcom,bwmon-llcc@190b6400";
		dai_quat_auxpcm = "/soc/qcom,msm-quat-auxpcm";
		sensor_stm_out_funnel_ssc = "/soc/sensor_stm/out-ports/port/endpoint";
		qupv3_se10_spi_sleep = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_sleep";
		pm8350_s11 = "/soc/rsc@17a00000/rpmh-regulator-smpb11/regulator-pm8350-s11";
		sram = "/sram@17D09400";
		i3c0 = "/soc/i3c-master@880000";
		qupv3_se14_i2c = "/soc/i2c@a98000";
		VDD_MMCX_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8450-s4-level-ao";
		L5F = "/soc/rsc@17a00000/rpmh-regulator-ldof5/regulator-pmr735b-l5";
		cpu6_emerg0 = "/soc/thermal-zones/cpu-1-4/trips/cpu6-emerg0-cfg";
		ipcc_self_ping_apss = "/soc/ipcc-self-ping-apss";
		qupv3_se15_spi = "/soc/spi@880000";
		qupv3_se3_spi_active = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_active";
		S6C_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level-ao";
		cpu0_hotplug = "/soc/qcom,cpu-hotplug/cpu0-hotplug";
		VDD_CX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level";
		tpda_dl_north_1_in_tpdm_sdcc2 = "/soc/tpda@10ac1000/in-ports/port@1/endpoint";
		pm8350c_l8 = "/soc/rsc@17a00000/rpmh-regulator-ldoc8/regulator-pm8350c-l8";
		CPU7 = "/cpus/cpu@700";
		funnel_turing_in_funnel_turing_dup = "/soc/funnel@10985000/in-ports/port@4/endpoint";
		funnel_ete_in_ete4 = "/soc/funnel_ete/in-ports/port@4/endpoint";
		tpda_apss_1_in_tpdm_llm_gold = "/soc/tpda@13863000/in-ports/port@1/endpoint";
		nspss_0_config = "/soc/thermal-zones/nspss-0/trips/junction-config";
		cnss_pci = "/soc/qcom,pcie@1c00000/pcie0_rp/cnss_pci";
		qupv3_se11_spi_pins = "/soc/pinctrl@f000000/qupv3_se11_spi_pins";
		lpass_stm_out_funnel_lpass_lpi = "/soc/lpass_stm/out-ports/port/endpoint";
		pm8350_l6 = "/soc/rsc@17a00000/rpmh-regulator-ldob6/regulator-pm8350-l6";
		sdsp_mem = "/reserved-memory/sdsp_region";
		trusted_apps_ext_mem = "/reserved-memory/trusted_apps_ext_region@ed900000";
		ete6_out_funnel_ete = "/soc/ete6/out-ports/port/endpoint";
		qupv3_0 = "/soc/qcom,qupv3_0_geni_se@9c0000";
		CLUSTER_PD = "/soc/psci/cluster-pd";
		va_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-1-tx";
		VDD_CX_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level-ao";
		dlmm_cti1 = "/soc/cti@10c0a000";
		cti1 = "/soc/cti@10c2b000";
		L11C = "/soc/rsc@17a00000/rpmh-regulator-ldoc11/regulator-pm8350c-l11";
		funnel_ete_in_ete3 = "/soc/funnel_ete/in-ports/port@3/endpoint";
		gpu_cc_gx_domain_addr = "/soc/syscon@3d99504";
		pm8008j_active = "/soc/pinctrl@f000000/pm8008j_active";
		pri_aux_pcm_clk_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_clk/pri_aux_pcm_clk_sleep";
		tpdm_rdpm_mx = "/soc/tpdm@10c39000";
		funnel_turing_dup_in_turing_etm0 = "/soc/funnel@10986000/in-ports/port@3/endpoint";
		tdm_sen_rx = "/soc/qcom,msm-dai-tdm-sen-rx";
		CPU_PD0 = "/soc/psci/cpu-pd0";
		qupv3_se9_spi_pins = "/soc/pinctrl@f000000/qupv3_se9_spi_pins";
		replicator_qdss_out_replicator_etr = "/soc/replicator@10046000/out-ports/port@0/endpoint";
		tpda_dl_center_6_in_funnel_ddr_dl0 = "/soc/tpda@10c2e000/in-ports/port@6/endpoint";
		modem_smp2p_in = "/soc/qcom,smp2p-modem/slave-kernel";
		qupv3_se3_spi = "/soc/spi@98c000";
		qupv3_se21_i2c = "/soc/i2c@898000";
		tpda_dl_south = "/soc/tpda@109c1000";
		funnel_tmess_out_funnel_dl_north = "/soc/funnel@10cc8000/out-ports/port/endpoint";
		rx_cdc_dma_7_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-7-rx";
		tx_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-1-tx";
		funnel_ssc = "/soc/funnel@10b24000";
		tert_mi2s_sd0_active = "/soc/pinctrl@f000000/tert_mi2s_sd0/tert_mi2s_sd0_active";
		spmi0_bus = "/soc/qcom,spmi@c42d000";
		qupv3_se17_spi_sleep = "/soc/pinctrl@f000000/qupv3_se17_spi_pins/qupv3_se17_spi_sleep";
		tpdm_mm = "/soc/tpdm@10c08000";
		sleepstate_smp2p_in = "/soc/qcom,smp2p-dsps/qcom,sleepstate-in";
		funnel_aoss_in_tpda_aoss = "/soc/funnel@10b04000/in-ports/port@6/endpoint";
		S4C_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-msslvl/regulator-pm8350c-s4-level";
		trusted_apps_mem = "/reserved-memory/trusted_apps_region@ea000000";
		tert_mi2s_sd1_sleep = "/soc/pinctrl@f000000/tert_mi2s_sd1/tert_mi2s_sd1_sleep";
		mdmss1_config0 = "/soc/thermal-zones/mdmss-1/trips/mdmss1-config0";
		tpdm_qm_out_tpda_dl_center_20 = "/soc/tpdm@109d0000/out-ports/port/endpoint";
		L12C = "/soc/rsc@17a00000/rpmh-regulator-ldoc12/regulator-pm8350c-l12";
		modem_lte_dsc = "/soc/qmi-tmd-devices/modem/mmodem_lte_dsc_kr";
		funnel_dl_north_in_funnel_spss = "/soc/funnel@10ac2000/in-ports/port@3/endpoint";
		tpdm_pimem = "/soc/tpdm@10850000";
		qupv3_se2_spi_active = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_active";
		dai_pri_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-0";
		cpu7_emerg2 = "/soc/thermal-zones/cpu-1-8/trips/cpu7-emerg2-cfg";
		funnel_video_out_funnel_multimedia = "/soc/funnel@10832000/out-ports/port/endpoint";
		qupv3_se14_spi_active = "/soc/pinctrl@f000000/qupv3_se14_spi_pins/qupv3_se14_spi_active";
		qupv3_se19_spi_pins = "/soc/pinctrl@f000000/qupv3_se19_spi_pins";
		tpdm_sdcc4 = "/soc/tpdm@10c20000";
		cam_cc_ife_1_gdsc = "/soc/qcom,gdsc@adf2004";
		pm8350_l5_ao = "/soc/rsc@17a00000/rpmh-regulator-ldob5/regulator-pm8350-l5-ao";
		qupv3_se9_spi = "/soc/spi@a84000";
		funnel_turing_dup_out_funnel_turing = "/soc/funnel@10986000/out-ports/port/endpoint";
		funnel_ddr_dl0_out_tpda_dl_center_5 = "/soc/funnel@10d05000/out-ports/port@0/endpoint";
		tpda_modem_out_funnel_modem = "/soc/tpda@10803000/out-ports/port/endpoint";
		funnel_multimedia = "/soc/funnel@10c0b000";
		tpda_qdss_1_in_tpdm_spdm = "/soc/tpda@10004000/in-ports/port@1/endpoint";
		cam_0_tbu = "/soc/apps-smmu@15000000/cam_0_tbu@151d9000";
		qupv3_se21_i2c_active = "/soc/pinctrl@f000000/qupv3_se21_i2c_pins/qupv3_se21_i2c_active";
		battery_charger = "/soc/qcom,pmic_glink/qcom,battery_charger";
		mss_vq6_cti = "/soc/cti@10813000";
		qupv3_se2_spi_pins = "/soc/pinctrl@f000000/qupv3_se2_spi_pins";
		funnel_video = "/soc/funnel@10832000";
		pri_tdm_din_active = "/soc/pinctrl@f000000/pri_tdm_din/pri_tdm_din_active";
		funnel_dl_center_in_tpda_dl_center = "/soc/funnel@10c2f000/in-ports/port@0/endpoint";
		aggre2_noc = "/soc/interconnect@1700000";
		qupv3_se13_i2c_active = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_active";
		pmr735a_l6 = "/soc/rsc@17a00000/rpmh-regulator-ldoe6/regulator-pmr735a-l6";
		disp_rsc = "/soc/rsc@af20000";
		spu_modem_shared_mem = "/reserved-memory/spu_modem_shared_mem@8bbe0000";
		qupv3_se9_i2c_active = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_active";
		cnss_pci_iommu_group = "/soc/qcom,pcie@1c00000/pcie0_rp/cnss_pci/cnss_pci_iommu_group";
		qupv3_se6_spi_pins = "/soc/pinctrl@f000000/qupv3_se6_spi_pins";
		qupv3_se12_i2c_pins = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins";
		funnel_dl_west_in_tpdm_dlwt0 = "/soc/funnel@10c3a000/in-ports/port@1/endpoint";
		funnel_modem_in_tpda_modem = "/soc/funnel@10804000/in-ports/port@0/endpoint";
		clock_videocc = "/soc/clock-controller@aaf0000";
		mx_pe_config3 = "/soc/thermal-zones/mx-pe/trips/mx-pe-config3";
		cortex_m3 = "/soc/cti@10b13000";
		qupv3_se17_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se17_i2c_pins/qupv3_se17_i2c_sleep";
		tpdm_apss = "/soc/tpdm@13861000";
		smp2p_ipa_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-in";
		qupv3_2 = "/soc/qcom,qupv3_2_geni_se@8c0000";
		replicator_qdss = "/soc/replicator@10046000";
		tpda_dl_center_out_funnel_dl_center = "/soc/tpda@10c2e000/out-ports/port/endpoint";
		tpdm_swao_1 = "/soc/tpdm@10b0d000";
		funnel_modem_in_modem2_etm0 = "/soc/funnel@10804000/in-ports/port@1/endpoint";
		stm_out_funnel_in0 = "/soc/stm@10002000/out-ports/port/endpoint";
		qupv3_se5_i2c = "/soc/i2c@994000";
		L13C = "/soc/rsc@17a00000/rpmh-regulator-ldoc13/regulator-pm8350c-l13";
		tpda_spss_out_funnel_spss = "/soc/tpda@10882000/out-ports/port/endpoint";
		pcie_tbu = "/soc/apps-smmu@15000000/pcie_tbu@151ed000";
		pri_mi2s_sd0_sleep = "/soc/pinctrl@f000000/pri_mi2s_sd0/pri_mi2s_sd0_sleep";
		funnel_dl_south_out_funnel_in1 = "/soc/funnel@109c2000/out-ports/port/endpoint";
		qupv3_se11_i2c = "/soc/i2c@a8c000";
		rx_cdc_dma_5_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-5-rx";
		qupv3_se3_i2c_active = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_active";
		pm8450_s3 = "/soc/rsc@17a00000/rpmh-regulator-smph3/regulator-pm8450-s3";
		pm8350c_l9 = "/soc/rsc@17a00000/rpmh-regulator-ldoc9/regulator-pm8350c-l9";
		qupv3_se1_spi = "/soc/spi@984000";
		ddr_cdev = "/soc/qcom,ddr-cdev";
		qupv3_se17_spi = "/soc/spi@888000";
		qcom_tzlog = "/soc/tz-log@146AA720";
		L3E = "/soc/rsc@17a00000/rpmh-regulator-ldoe3/regulator-pmr735a-l3";
		tmc_etr1 = "/soc/tmc@1004f000";
		tpdm_modem_0 = "/soc/tpdm@10800000";
		VDD_MODEM_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-msslvl/regulator-pm8350c-s4-level";
		funnel_apss_out_funnel_in1 = "/soc/funnel@13810000/out-ports/port/endpoint";
		uefi_log_mem = "/reserved-memory/uefi_log_region@808e4000";
		gpu_cc_gx_sw_reset = "/soc/syscon@3d99058";
		L2_0 = "/cpus/cpu@0/l2-cache";
		cpu1_hotplug = "/soc/qcom,cpu-hotplug/cpu1-hotplug";
		L2_7 = "/cpus/cpu@700/l2-cache";
		lpass_tbu = "/soc/apps-smmu@15000000/lpass_tbu@151e9000";
		dai_dp1 = "/soc/qcom,msm-dai-q6-dp1";
		smp2p_rdbg5_in = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-in";
		rx_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-1-rx";
		video_cc_mvs1c_gdsc = "/soc/qcom,gdsc@aaf8074";
		pri_mi2s_ws_sleep = "/soc/pinctrl@f000000/pri_mi2s_ws/pri_mi2s_ws_sleep";
		lpass_q6_cti = "/soc/cti@10b4b000";
		funnel_modem_in_funnel_modem_q6 = "/soc/funnel@10804000/in-ports/port@3/endpoint";
		L1B = "/soc/rsc@17a00000/rpmh-regulator-ldob1/regulator-pm8350-l1";
		tpdm_sdcc2_out_tpda_dl_north_1 = "/soc/tpdm@10c21000/out-ports/port/endpoint";
		pm8350c_s10 = "/soc/rsc@17a00000/rpmh-regulator-smpc10/regulator-pm8350c-s10";
		VDD_MXC_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-level-ao";
		qcom_qseecom = "/soc/qseecom@c1700000";
		tpdm_vsense = "/soc/tpdm@10840000";
		dsps_smp2p_in = "/soc/qcom,smp2p-dsps/slave-kernel";
		tpdm_llm_silver_out_tpda_apss_0 = "/soc/tpdm@138a0000/out-ports/port/endpoint";
		S2E = "/soc/rsc@17a00000/rpmh-regulator-smpe2/regulator-pmr735a-s2";
		tx_cdc_dma_4_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-4-tx";
		sdr1_lte_dsc = "/soc/qmi-tmd-devices/modem/sdr1_lte_dsc_kr";
		ipa_smmu_uc = "/soc/qcom,ipa@3e00000/ipa_smmu_uc";
		funnel_dl_west_out_tpda_dl_center_14 = "/soc/funnel@10c3a000/out-ports/port@4/endpoint";
		funnel_lpass_in_tpdm_lpass = "/soc/funnel@10846000/in-ports/port/endpoint";
		sensor_stm = "/soc/sensor_stm";
		pm8450_s2_level = "/soc/rsc@17a00000/rpmh-regulator-ebilvl/regulator-pm8450-s2-level";
		anoc_2_tbu = "/soc/apps-smmu@15000000/anoc_2_tbu@151d5000";
		funnel_dl_south = "/soc/funnel@109c2000";
		pm8450_l3 = "/soc/rsc@17a00000/rpmh-regulator-ldoh3/regulator-pm8450-l3";
		cpu3_hotplug = "/soc/qcom,cpu-hotplug/cpu3-hotplug";
		funnel_dl_north_in_tpda_dl_north = "/soc/funnel@10ac2000/in-ports/port@0/endpoint";
		scmi = "/soc/qcom,scmi";
		tmess_cpu = "/soc/cti@10cd1000";
		sb_7_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-rx";
		pcie1 = "/soc/qcom,pcie@1c08000";
		funnel_qdss_in_funnel_in1 = "/soc/funnel@10045000/in-ports/port@1/endpoint";
		L5E = "/soc/rsc@17a00000/rpmh-regulator-ldoe5/regulator-pmr735a-l5";
		qupv3_se1_spi_pins = "/soc/pinctrl@f000000/qupv3_se1_spi_pins";
		mdmss3_config0 = "/soc/thermal-zones/mdmss-3/trips/mdmss3-config0";
		dai_quat_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-0";
		tert_mi2s_ws_sleep = "/soc/pinctrl@f000000/tert_mi2s_ws/tert_mi2s_ws_sleep";
		tpdm_dlwt1_out_funnel_dl_west = "/soc/tpdm@10c39000/out-ports/port/endpoint";
		qupv3_se10_i2c_pins = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins";
		ts_reset_suspend = "/soc/pinctrl@f000000/pmx_ts_reset_suspend/ts_reset_suspend";
		tdm_tert_rx = "/soc/qcom,msm-dai-tdm-tert-rx";
		qupv3_se11_i2c_pins = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins";
		clock_mccc = "/soc/syscon@190ba000";
		disp_cc_mdss_core_int2_gdsc = "/soc/qcom,gdsc@af0b000";
		tsens1 = "/soc/thermal-sensor@c265000";
		tert_aux_pcm_clk_active = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_clk_active";
		qcom_ddr_dcvs_hw = "/soc/qcom,dcvs/ddr";
		pmr735a_l7 = "/soc/rsc@17a00000/rpmh-regulator-ldoe7/regulator-pmr735a-l7";
		pm8350c_l6 = "/soc/rsc@17a00000/rpmh-regulator-ldoc6/regulator-pm8350c-l6";
		funnel_turing_in_tpdm_turing_llm = "/soc/funnel@10985000/in-ports/port@1/endpoint";
		VDD_GFX_MXC_VOTER_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-gfx-voter-level";
		tz_stat_mem = "/reserved-memory/tz_stat_region@e8800000";
		funnel_dl_west_out_tpda_dl_center_9 = "/soc/funnel@10c3a000/out-ports/port@0/endpoint";
		sdc2_on = "/soc/pinctrl@f000000/sdc2_on";
		qupv3_se16_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se16_i2c_pins/qupv3_se16_i2c_sleep";
		modem_tp_cti = "/soc/cti@10802000";
		bluetooth = "/soc/bt_qca6490";
		cpu2 = "/soc/cti@12030000";
		llcc_dcvs_fp = "/soc/qcom,dcvs/llcc/fp";
		tpdm_apss_llm = "/soc/tpdm@138c0000";
		nfc_int_active = "/soc/pinctrl@f000000/nfc/nfc_int_active";
		tpda_apss_3_in_tpdm_apss0 = "/soc/tpda@13863000/in-ports/port@3/endpoint";
		pri_mi2s_sck_sleep = "/soc/pinctrl@f000000/pri_mi2s_sck/pri_mi2s_sck_sleep";
		qupv3_se15_spi_sleep = "/soc/pinctrl@f000000/qupv3_se15_spi_pins/qupv3_se15_spi_sleep";
		afe_proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-rx";
		spmi0_debug_bus = "/soc/qcom,spmi-debug@10b14000";
		tpda_dl_north_2_in_tpdm_dl_north = "/soc/tpda@10ac1000/in-ports/port@2/endpoint";
		qcom_pmu = "/soc/qcom,pmu";
		tert_tdm_din_sleep = "/soc/pinctrl@f000000/tert_tdm_din/tert_tdm_din_sleep";
		gfx_1_tbu = "/soc/kgsl-smmu@3da0000/gfx_1_tbu@3ded000";
		ucsi = "/soc/qcom,pmic_glink/qcom,ucsi";
		funnel_dl_center = "/soc/funnel@10c2f000";
		tpda_dl_center = "/soc/tpda@10c2e000";
		adsp_loader = "/soc/qcom,msm-adsp-loader";
		cdsp_smp2p_out = "/soc/qcom,smp2p-cdsp/master-kernel";
		incall_record_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-tx";
		tpda_dl_center_23_in_tpdm_ipa = "/soc/tpda@10c2e000/in-ports/port@17/endpoint";
		funnel_ddr_dl1_out_funnel_ddr_dl0 = "/soc/funnel@10d0f000/out-ports/port@0/endpoint";
		msm_mmrm = "/soc/qcom,mmrm";
		pcie0_clkreq_sleep = "/soc/pinctrl@f000000/pcie0/pcie0_clkreq_sleep";
		VDD_MXC_GFX_VOTER_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-gfx-voter-level";
		msm_cvp = "/soc/qcom,cvp@ab00000";
		qupv3_se0_spi_active = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_active";
		qupv3_se8_spi_active = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_active";
		tx_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-2-tx";
		tert_mi2s_sd0_sleep = "/soc/pinctrl@f000000/tert_mi2s_sd0/tert_mi2s_sd0_sleep";
		nfc_int_suspend = "/soc/pinctrl@f000000/nfc/nfc_int_suspend";
		wcd938x_reset_active = "/soc/pinctrl@f000000/wcd938x_reset_active";
		cpu1_emerg = "/soc/thermal-zones/cpu-0-1/trips/cpu1-emerg-cfg";
		ipa_gsi_mem = "/reserved-memory/ipa_gsi_region@8b910000";
		ddr_dcvs_sp = "/soc/qcom,dcvs/ddr/sp";
		funnel_in1_in_funnel_dl_south = "/soc/funnel@10042000/in-ports/port@0/endpoint";
		cam_cc_bps_gdsc = "/soc/qcom,gdsc@adf0004";
		video_cc_mvs0c_gdsc = "/soc/qcom,gdsc@aaf804c";
		dai_sen_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sen-rx/qcom,msm-dai-q6-tdm-sen-rx-0";
		incall_music_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-rx";
		riscv_cti = "/soc/cti@1382b000";
		cdsp_mem = "/reserved-memory/cdsp_region@89900000";
		funnel_ddr_dl0_in_funnel_ddr_dl1 = "/soc/funnel@10d05000/in-ports/port@4/endpoint";
		tpda_aoss_out_funnel_aoss = "/soc/tpda@10b08000/out-ports/port/endpoint";
		spkr2_1_sd_n_sleep = "/soc/pinctrl@f000000/spkr2_1_sd_n/spkr2_1_sd_n_sleep";
		tpda_spss = "/soc/tpda@10882000";
		arch_timer = "/soc/timer";
		proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-rx";
		qupv3_se0_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sleep";
		spss_pas = "/soc/remoteproc-spss@1880000";
		swr3 = "/soc/spf_core_platform/lpass-cdc/wsa2-macro@31E0000/wsa2_swr_master";
		bt_en_sleep = "/soc/pinctrl@f000000/bt_en_sleep";
		funnel_in0_in_snoc = "/soc/funnel@10041000/in-ports/port@0/endpoint";
		qupv3_se3_i2c_pins = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins";
		qupv3_se17_i2c_active = "/soc/pinctrl@f000000/qupv3_se17_i2c_pins/qupv3_se17_i2c_active";
		VDD_MM_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8450-s4-level";
		sleepstate_smp2p_out = "/soc/qcom,smp2p-dsps/sleepstate-out";
		tpdm_swao_prio_0 = "/soc/tpdm@10b09000";
		cpu4_emerg1 = "/soc/thermal-zones/cpu-1-1/trips/cpu4-emerg1-cfg";
		cpu7_pause = "/soc/qcom,cpu-pause/cpu7-pause";
		qupv3_se5_i2c_pins = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins";
		funnel_ete_in_ete0 = "/soc/funnel_ete/in-ports/port@0/endpoint";
		swr1 = "/soc/spf_core_platform/lpass-cdc/rx-macro@3200000/rx_swr_master";
		tpda_dl_center_12_in_funnel_dl_west = "/soc/tpda@10c2e000/in-ports/port@c/endpoint";
		dai_quin_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quin-tx/qcom,msm-dai-q6-tdm-quin-tx-0";
		tert_mi2s_sck_sleep = "/soc/pinctrl@f000000/tert_mi2s_sck/tert_mi2s_sck_sleep";
		tpdm_dcc_out_tpda_qdss_0 = "/soc/tpdm@10003000/out-ports/port/endpoint";
		pm8350c_l7 = "/soc/rsc@17a00000/rpmh-regulator-ldoc7/regulator-pm8350c-l7";
		bwmon_ddr = "/soc/qcom,bwmon-ddr@19091000";
		reserved_memory = "/reserved-memory";
		dai_mi2s1 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec";
		ddrqos_freq_table = "/soc/ddrqos-freq-table";
		funnel_ddr_dl0 = "/soc/funnel@10d05000";
		replicator_swao = "/soc/replicator@10b06000";
		qupv3_se6_spi = "/soc/spi@998000";
		funnel_ddr_ch02_out_funnel_ddr_dl0 = "/soc/funnel@10d22000/out-ports/port/endpoint";
		qupv3_se9_i3c_pins = "/soc/pinctrl@f000000/qupv3_se9_i3c_pins";
		config_noc = "/soc/interconnect@1500000";
		tpdm_turing_llm = "/soc/tpdm_turing_llm";
		tpda_dl_center_17_in_funnel_gfx_dl = "/soc/tpda@10c2e000/in-ports/port@11/endpoint";
		int_fm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-rx";
		voice = "/soc/qcom,msm-pcm-voice";
		L5C = "/soc/rsc@17a00000/rpmh-regulator-ldoc5/regulator-pm8350c-l5";
		qupv3_se13_i2c = "/soc/i2c@a94000";
		qupv3_se0_spi = "/soc/spi@980000";
		gcc_pcie_1_gdsc = "/soc/qcom,gdsc@19d004";
		qupv3_se3_spi_pins = "/soc/pinctrl@f000000/qupv3_se3_spi_pins";
		funnel_dl_west = "/soc/funnel@10c3a000";
		global_sync_mem = "/reserved-memory/global_sync_region@a6f00000";
		apc1_cluster = "/soc/qcom,cpu-voltage-cdev/qcom,apc1-cluster";
		funnel_ddr_dl1_in_gladiator = "/soc/funnel@10d0f000/in-ports/port@6/endpoint";
		tpda_dl_south_2_in_tpdm_dl_south = "/soc/tpda@109c1000/in-ports/port@2/endpoint";
		BOB_AO = "/soc/rsc@17a00000/rpmh-regulator-bobc1/regulator-pm8350c-bob-ao";
		gmu = "/soc/qcom,gmu@3d69000";
		pm8350_s10 = "/soc/rsc@17a00000/rpmh-regulator-smpb10/regulator-pm8350-s10";
		pmr735b_l5 = "/soc/rsc@17a00000/rpmh-regulator-ldof5/regulator-pmr735b-l5";
		pri_aux_pcm_sync_active = "/soc/pinctrl@f000000/pri_aux_pcm_sync/pri_aux_pcm_sync_active";
		qupv3_se9_i3c_active = "/soc/pinctrl@f000000/qupv3_se9_i3c_pins/qupv3_se9_i3c_active";
		funnel_lpass_lpi = "/soc/funnel@10b44000";
		gpi_dma1 = "/soc/qcom,gpi-dma@a00000";
		tpdm_swao_prio_0_out_tpda_aoss_0 = "/soc/tpdm@10b09000/out-ports/port/endpoint";
		funnel_modem_q6 = "/soc/funnel@1080c000";
		pa_nr_sdr0_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr0_dsc_kr";
		tx_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-0-tx";
		tpda_dl_center_26_in_tpdm_dlct = "/soc/tpda@10c2e000/in-ports/port@1a/endpoint";
		sb_8_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-tx";
		gpu0_tj_cfg = "/soc/thermal-zones/gpuss-0/trips/tj_cfg";
		llcc_dcvs_sp = "/soc/qcom,dcvs/llcc/sp";
		gpi_dma0 = "/soc/qcom,gpi-dma@900000";
		rx_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-0-rx";
		CPU_PD2 = "/soc/psci/cpu-pd2";
		aop_image_mem = "/reserved-memory/aop_image_region@80800000";
		dcvs_fp = "/soc/rsc@17a00000/qcom,dcvs-fp";
		lpass_ag_noc = "/soc/interconnect@3c40000";
		pmr735a_l3 = "/soc/rsc@17a00000/rpmh-regulator-ldoe3/regulator-pmr735a-l3";
		mpss_mem = "/reserved-memory/mpss_region@8bc00000";
		dai_sec_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-0";
		tpda_modem_1_in_tpdm_modem_1 = "/soc/tpda@10803000/in-ports/port@1/endpoint";
		L7C = "/soc/rsc@17a00000/rpmh-regulator-ldoc7/regulator-pm8350c-l7";
		qupv3_se20_4uart_pins = "/soc/pinctrl@f000000/qupv3_se20_4uart_pins";
		qupv3_se1_i2c_pins = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins";
		cpu7_hotplug = "/soc/qcom,cpu-hotplug/cpu7-hotplug";
		usb0 = "/soc/ssusb@a600000";
		eud_in_replicator_swao = "/soc/dummy_sink/in-ports/port/endpoint";
		cpu4 = "/soc/cti@12050000";
		audio_gpr = "/soc/remoteproc-adsp@03000000/glink-edge/qcom,gpr";
		tpda_dl_center_25_in_tpdm_pimem = "/soc/tpda@10c2e000/in-ports/port@19/endpoint";
		usb_qmp_dp_phy = "/soc/ssphy@88e8000";
		modem_diag_out_funnel_modem_q6 = "/soc/modem_diag/out-ports/port/endpoint";
		tpdm_swao_prio_3 = "/soc/tpdm@10b0c000";
		clk_virt = "/soc/interconnect@0";
		qupv3_se5_spi_sleep = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_sleep";
		msm_audio_ion = "/soc/spf_core_platform/qcom,msm-audio-ion";
		tpda_aoss_1_in_tpdm_swao_prio_1 = "/soc/tpda@10b08000/in-ports/port@1/endpoint";
		tert_tdm_ws_active = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_ws_active";
		L5B_AO = "/soc/rsc@17a00000/rpmh-regulator-ldob5/regulator-pm8350-l5-ao";
		gladiator_out_funnel_ddr_dl1 = "/soc/gladiator/out-ports/port/endpoint";
		cpu7_emerg0 = "/soc/thermal-zones/cpu-1-6/trips/cpu7-emerg0-cfg";
		afe_proxy_tx_1 = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx-1";
		qcom_rng = "/soc/qrng@10c3000";
		cpu5 = "/soc/cti@112060000";
		cpu2_pause = "/soc/qcom,cpu-pause/cpu2-pause";
		qupv3_se19_spi = "/soc/spi@890000";
		tcsr_mutex_block = "/soc/syscon@1f40000";
		apps_smmu = "/soc/apps-smmu@15000000";
		L2_2 = "/cpus/cpu@200/l2-cache";
		pa_lte_sdr0_dsc = "/soc/qmi-tmd-devices/modem/pa_lte_sdr0_dsc_kr";
		dai_tert_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-0";
		ddrss_shrm2 = "/soc/cti@10d11000";
		pdc = "/soc/interrupt-controller@b220000";
		tpdm_ddr_ch13_out_funnel_ddr_ch13 = "/soc/tpdm@10d30000/out-ports/port/endpoint";
		adsp_notify = "/soc/qcom,msm-adsp-notify";
		mx_pe_config1 = "/soc/thermal-zones/mx-pe/trips/mx-pe-config1";
		qcom_ddrqos_dcvs_hw = "/soc/qcom,dcvs/ddrqos";
		pri_tdm_sync_active = "/soc/pinctrl@f000000/pri_tdm_sync/pri_tdm_sync_active";
		S4H_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8450-s4-level";
		cam_cc_sbi_gdsc = "/soc/qcom,gdsc@adf00d0";
		tpda_dl_center_13_in_funnel_dl_west = "/soc/tpda@10c2e000/in-ports/port@d/endpoint";
		funnel_dl_west_out_tpda_dl_center_10 = "/soc/funnel@10c3a000/out-ports/port@1/endpoint";
		cpu7_emerg1 = "/soc/thermal-zones/cpu-1-7/trips/cpu7-emerg1-cfg";
		gpu_isdb_cti = "/soc/cti@10961000";
		pm8350_s12 = "/soc/rsc@17a00000/rpmh-regulator-smpb12/regulator-pm8350-s12";
		tpdm_tmess_prng_out_tpda_tmess_0 = "/soc/tpdm@10cc9000/out-ports/port/endpoint";
		tpdm_vsense_out_tpda_dl_center_22 = "/soc/tpdm@10840000/out-ports/port/endpoint";
		qupv3_se14_i2c_pins = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins";
		cpu_scp_lpri = "/sram@17D09400/scp-shmem@0";
		tpdm_swao_out_tpda_aoss_4 = "/soc/tpdm@10b0d000/out-ports/port/endpoint";
		funnel_turing = "/soc/funnel@10985000";
		CPU_PD1 = "/soc/psci/cpu-pd1";
		tpdm_gpu = "/soc/tpdm@10900000";
		llcc_pmu = "/soc/llcc-pmu@19095000";
		qupv3_se16_spi_pins = "/soc/pinctrl@f000000/qupv3_se16_spi_pins";
		ufsphy_mem = "/soc/ufsphy_mem@1d80000";
		mdmss2_config1 = "/soc/thermal-zones/mdmss-2/trips/mdmss2-config1";
		loopback1 = "/soc/qcom,msm-pcm-loopback-low-latency";
		tpdm_apss0_out_tpda_apss_3 = "/soc/tpdm@13860000/out-ports/port/endpoint";
		funnel_multimedia_in_funnel_video = "/soc/funnel@10c0b000/in-ports/port@0/endpoint";
		pcie1_perst_default = "/soc/pinctrl@f000000/pcie1/pcie1_perst_default";
		funnel_dl_center_in_funnel_turing = "/soc/funnel@10c2f000/in-ports/port@6/endpoint";
		qupv3_se20_default_cts = "/soc/pinctrl@f000000/qupv3_se20_4uart_pins/qupv3_se20_default_cts";
		VDD_LPI_CX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-lcxlvl/regulator-pm8350-l8-level";
		tdm_quin_rx = "/soc/qcom,msm-dai-tdm-quin-rx";
		tpda_tmess_1_in_tpdm_tmess_0 = "/soc/tpda@10cc7000/in-ports/port@1/endpoint";
		firmware = "/firmware";
		qcom_llcc_dcvs_hw = "/soc/qcom,dcvs/llcc";
		cpu7 = "/soc/cti@12080000";
		funnel_ddr_dl0_out_tpda_dl_center_7 = "/soc/funnel@10d05000/out-ports/port@2/endpoint";
		qupv3_1 = "/soc/qcom,qupv3_1_geni_se@ac0000";
		trust_ui_vm = "/soc/qcom,trust_ui_vm@e50fc000";
		pm8350_l5 = "/soc/rsc@17a00000/rpmh-regulator-ldob5/regulator-pm8350-l5";
		sdc2_off = "/soc/pinctrl@f000000/sdc2_off";
		intc = "/soc/interrupt-controller@17100000";
		tpdm_spss_out_tpda_spss = "/soc/tpdm@10880000/out-ports/port/endpoint";
		tpda_modem_0_in_tpdm_modem_0 = "/soc/tpda@10803000/in-ports/port@0/endpoint";
		nspss_1_config = "/soc/thermal-zones/nspss-1/trips/junction-config";
		funnel_modem_q6_out_funnel_modem = "/soc/funnel@1080c000/out-ports/port/endpoint";
		spkr2_2_sd_n_active = "/soc/pinctrl@f000000/spkr2_2_sd_n/spkr2_2_sd_n_active";
		S3H = "/soc/rsc@17a00000/rpmh-regulator-smph3/regulator-pm8450-s3";
		pm8350c_s6_level_ao = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level-ao";
		qupv3_se18_spi = "/soc/spi@88c000";
		tpdm_lpass_out_funnel_lpass = "/soc/tpdm@10844000/out-ports/port/endpoint";
		funnel_lpass_lpi_in_audio_etm0 = "/soc/funnel@10b44000/in-ports/port@0/endpoint";
		aop_config_mem = "/reserved-memory/aop_config_region@80880000";
		msm_dai_mi2s = "/soc/qcom,msm-dai-mi2s";
		tpdm_swao_prio_2_out_tpda_aoss_2 = "/soc/tpdm@10b0b000/out-ports/port/endpoint";
		glink_edge = "/soc/remoteproc-adsp@03000000/glink-edge";
		qupv3_se0_i2c_pins = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins";
		ufshc_mem = "/soc/ufshc@1d84000";
		qupv3_se13_spi_active = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_active";
		funnel_dl_west_in_funnel_multimedia = "/soc/funnel@10c3a000/in-ports/port@0/endpoint";
		qupv3_se20_tx = "/soc/pinctrl@f000000/qupv3_se20_4uart_pins/qupv3_se20_tx";
		qupv3_se15_i2c_active = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins/qupv3_se15_i2c_active";
		tpda_tmess_out_funnel_tmess = "/soc/tpda@10cc7000/out-ports/port/endpoint";
		wsa_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-tx";
		usb3phy_portselect_gpio = "/soc/pinctrl@f000000/usb_phy_ps/usb3phy_portselect_gpio";
		apps_rsc = "/soc/rsc@17a00000";
		thermal_ddr_freq_table = "/soc/thermal-ddr-freq-table";
		ipa_smmu_wlan = "/soc/qcom,ipa@3e00000/ipa_smmu_wlan";
		qupv3_se14_spi = "/soc/spi@a98000";
		qupv3_se15_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins/qupv3_se15_i2c_sleep";
		pri_tdm_din_sleep = "/soc/pinctrl@f000000/pri_tdm_din/pri_tdm_din_sleep";
		qupv3_se4_spi_active = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_active";
		funnel_in1_in_funnel_modem = "/soc/funnel@10042000/in-ports/port@5/endpoint";
		sdhc_2 = "/soc/sdhci@8804000";
		pa_nr_sdr1_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr1_dsc_kr";
		audio_pkt_core_platform = "/soc/qcom,audio-pkt-core-platform";
		tert_aux_pcm_din_active = "/soc/pinctrl@f000000/tert_aux_pcm_din/tert_aux_pcm_din_active";
		qupv3_se4_spi_pins = "/soc/pinctrl@f000000/qupv3_se4_spi_pins";
		cam_cc_titan_top_gdsc = "/soc/qcom,gdsc@adf31dc";
		S2H_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-ebilvl/regulator-pm8450-s2-level";
		display_fps = "/soc/qcom,userspace-cdev/display-fps";
		tpda_dl_north_out_funnel_dl_north = "/soc/tpda@10ac1000/out-ports/port/endpoint";
		pm8350c_s4_level = "/soc/rsc@17a00000/rpmh-regulator-msslvl/regulator-pm8350c-s4-level";
		L6B = "/soc/rsc@17a00000/rpmh-regulator-ldob6/regulator-pm8350-l6";
		cpu2_emerg = "/soc/thermal-zones/cpu-0-2/trips/cpu2-emerg-cfg";
		qupv3_se18_spi_sleep = "/soc/pinctrl@f000000/qupv3_se18_spi_pins/qupv3_se18_spi_sleep";
		ddr_freq_table = "/soc/ddr-freq-table";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		video_cc_mvs0_gdsc = "/soc/qcom,gdsc@aaf809c";
		tert_mi2s_ws_active = "/soc/pinctrl@f000000/tert_mi2s_ws/tert_mi2s_ws_active";
		modem_nr_dsc = "/soc/qmi-tmd-devices/modem/modem_nr_dsc_kr";
		qupv3_se11_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_sleep";
		funnel_spss = "/soc/funnel@10883000";
		pm8350c_bob = "/soc/rsc@17a00000/rpmh-regulator-bobc1/regulator-pm8350c-bob";
		cam_cc_ipe_0_gdsc = "/soc/qcom,gdsc@adf0078";
		CPU6 = "/cpus/cpu@600";
		modem_pas = "/soc/remoteproc-mss@04080000";
		logbuf = "/soc/qcom,logbuf-vendor-hooks";
		qupv3_se15_i3c_disable = "/soc/pinctrl@f000000/qupv3_se15_i3c_pins/qupv3_se15_i3c_disable";
		pm8450_l1_level = "/soc/rsc@17a00000/rpmh-regulator-lmxlvl/regulator-pm8450-l1-level";
		turing_dl_cti_2 = "/soc/cti@10984000";
		tpdm_turing_llm_out_funnel_turing = "/soc/tpdm_turing_llm/out-ports/port/endpoint";
		usb_audio_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-tx";
		pcie1_wake_default = "/soc/pinctrl@f000000/pcie1/pcie1_wake_default";
		aggre1_noc = "/soc/interconnect@16e0000";
		qupv3_se1_spi_active = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_active";
		pcie0_wake_default = "/soc/pinctrl@f000000/pcie0/pcie0_wake_default";
		funnel_ssc_out_funnel_aoss = "/soc/funnel@10b24000/out-ports/port/endpoint";
		pcie_noc = "/soc/interconnect@16c0000";
		tpdm_modem_0_out_tpda_modem_0 = "/soc/tpdm@10800000/out-ports/port/endpoint";
		VDD_MMCX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8450-s4-level";
		tdm_tert_tx = "/soc/qcom,msm-dai-tdm-tert-tx";
		funnel_in0_in_tpda_qdss = "/soc/funnel@10041000/in-ports/port@6/endpoint";
		tdm_quin_tx = "/soc/qcom,msm-dai-tdm-quin-tx";
		L3_0 = "/cpus/cpu@0/l2-cache/l3-cache";
		cpu6_hotplug = "/soc/qcom,cpu-hotplug/cpu6-hotplug";
		camera_mem = "/reserved-memory/camera_region@9f500000";
		tpda_qdss_0_in_tpdm_dcc = "/soc/tpda@10004000/in-ports/port@0/endpoint";
		L9C = "/soc/rsc@17a00000/rpmh-regulator-ldoc9/regulator-pm8350c-l9";
		qupv3_se17_spi_active = "/soc/pinctrl@f000000/qupv3_se17_spi_pins/qupv3_se17_spi_active";
		smem = "/soc/qcom,smem";
		tsens0 = "/soc/thermal-sensor@c263000";
		lsm = "/soc/qcom,msm-lsm-client";
		gem_noc = "/soc/interconnect@19100000";
		cpu1 = "/soc/cti@12020000";
		tpda_dl_center_16_in_funnel_turing = "/soc/tpda@10c2e000/in-ports/port@10/endpoint";
		ssc_etm0_out_funnel_ssc = "/soc/ssc_etm0/out-ports/port/endpoint";
		tpda_apss_out_funnel_apss = "/soc/tpda@13863000/out-ports/port/endpoint";
		qupv3_se0_i2c_active = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_active";
		qupv3_se20_default_rtsrx = "/soc/pinctrl@f000000/qupv3_se20_4uart_pins/qupv3_se20_default_rtsrx";
		compr = "/soc/qcom,msm-compr-dsp";
		tdm_pri_tx = "/soc/qcom,msm-dai-tdm-pri-tx";
		tpda_qdss = "/soc/tpda@10004000";
		waipio_snd = "/soc/spf_core_platform/sound";
		ddrqos_prime_latfloor = "/soc/qcom,memlat/ddrqos/prime-latfloor";
		slim_msm = "/soc/slim@3340000";
		qupv3_se18_spi_pins = "/soc/pinctrl@f000000/qupv3_se18_spi_pins";
		l3_dcvs_sp = "/soc/qcom,dcvs/l3/sp";
		qupv3_se4_spi_sleep = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_sleep";
		cam_cc_ife_2_gdsc = "/soc/qcom,gdsc@adf2050";
		tdm_sen_tx = "/soc/qcom,msm-dai-tdm-sen-tx";
		pm8350c_bob_ao = "/soc/rsc@17a00000/rpmh-regulator-bobc1/regulator-pm8350c-bob-ao";
		compute_1_tbu = "/soc/apps-smmu@15000000/compute_1_tbu@151e1000";
		qupv3_se13_spi_sleep = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_sleep";
		modem_nr_scg_dsc = "/soc/qmi-tmd-devices/modem/modem_nr_scg_dsc_kr";
		funnel_turing_out_funnel_dl_center = "/soc/funnel@10985000/out-ports/port@2/endpoint";
		wlan = "/soc/qcom,cnss-qca6490@b0000000";
		tpdm_shrm = "/soc/tpdm@10d01000";
		funnel_aoss = "/soc/funnel@10b04000";
		slpi_pas = "/soc/remoteproc-slpi@02400000";
		mdmss0_config0 = "/soc/thermal-zones/mdmss-0/trips/mdmss0-config0";
		dai_dp = "/soc/qcom,msm-dai-q6-dp";
		incall_record_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-rx";
		tpdm_dl_north = "/soc/tpdm@10ac0000";
		cvp_mem = "/reserved-memory/cvp_region@9ee00000";
		CPU_PD7 = "/soc/psci/cpu-pd7";
		tpda_tmess = "/soc/tpda@10cc7000";
		dai_sec_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-0";
		tpdm_tmess_1 = "/soc/tpdm@10cc0000";
		sb_7_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-tx";
		swr2 = "/soc/spf_core_platform/lpass-cdc/va-macro@33F0000/va_swr_master";
		funnel_turing_in_tpdm_turing = "/soc/funnel@10985000/in-ports/port@0/endpoint";
		funnel_ddr_dl0_in_tpdm_ddr_dl0_1 = "/soc/funnel@10d05000/in-ports/port@3/endpoint";
		S1C = "/soc/rsc@17a00000/rpmh-regulator-smpc1/regulator-pm8350c-s1";
		ipcb_tgu = "/soc/tgu@10b0e000";
		ete5_out_funnel_ete = "/soc/ete5/out-ports/port/endpoint";
		funnel_aoss_in_funnel_lpass_lpi = "/soc/funnel@10b04000/in-ports/port@5/endpoint";
		qupv3_se11_spi_active = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_active";
		qseecom_mem = "/reserved-memory/qseecom_region";
		dlmm_cti0 = "/soc/cti@10c09000";
		qcom_l3_dcvs_hw = "/soc/qcom,dcvs/l3";
		wsa_macro = "/soc/spf_core_platform/lpass-cdc/wsa-macro@3240000";
		tpda_dl_south_out_funnel_dl_south = "/soc/tpda@109c1000/out-ports/port/endpoint";
		chosen = "/chosen";
		dai_pri_auxpcm = "/soc/qcom,msm-pri-auxpcm";
		qupv3_se20_rx_wake = "/soc/pinctrl@f000000/qupv3_se20_4uart_pins/qupv3_se20_rx_wake";
		system_cma = "/reserved-memory/linux,cma";
		pri_mi2s_mclk_active = "/soc/pinctrl@f000000/pri_mi2s_mclk/pri_mi2s_mclk_active";
		rx_cdc_dma_2_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-2-rx";
		pm8350c_s1 = "/soc/rsc@17a00000/rpmh-regulator-smpc1/regulator-pm8350c-s1";
		cnss_pins = "/soc/pinctrl@f000000/cnss_pins";
		hdmi_dba = "/soc/qcom,msm-hdmi-dba-codec-rx";
		qupv3_se12_i2c_active = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_active";
		cpu4_emerg0 = "/soc/thermal-zones/cpu-1-0/trips/cpu4-emerg0-cfg";
		funnel_apss_in_funnel_ete = "/soc/funnel@13810000/in-ports/port@0/endpoint";
		qupv3_se21_spi = "/soc/spi@898000";
		aliases = "/aliases";
		qupv3_se1_spi_sleep = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_sleep";
		qupv3_se6_spi_active = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_active";
		lpass_cdc = "/soc/spf_core_platform/lpass-cdc";
		qupv3_se17_i2c_pins = "/soc/pinctrl@f000000/qupv3_se17_i2c_pins";
		tx_macro = "/soc/spf_core_platform/lpass-cdc/tx-macro@3220000";
		tmc_etr_in_replicator_etr = "/soc/tmc@10048000/in-ports/port/endpoint";
		ssc_cti_noc = "/soc/cti@10b2e000";
		turing_q6_cti = "/soc/cti@1098b000";
		ssc_cortex_m3 = "/soc/cti@10b20000";
		qupv3_se12_spi_active = "/soc/pinctrl@f000000/qupv3_se12_spi_pins/qupv3_se12_spi_active";
		L6F = "/soc/rsc@17a00000/rpmh-regulator-ldof6/regulator-pmr735b-l6";
		tert_mi2s_sd1_active = "/soc/pinctrl@f000000/tert_mi2s_sd1/tert_mi2s_sd1_active";
		tpdm_dl_south = "/soc/tpdm@109c0000";
		qupv3_se13_i2c_pins = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins";
		proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-tx";
		qupv3_se14_spi_sleep = "/soc/pinctrl@f000000/qupv3_se14_spi_pins/qupv3_se14_spi_sleep";
		clock_dispcc = "/soc/clock-controller@af00000";
		afe = "/soc/qcom,msm-pcm-afe";
		ipcc_self_ping_adsp = "/soc/ipcc-self-ping-adsp";
		tpdm_llm_gold = "/soc/tpdm@138b0000";
		altmode = "/soc/qcom,pmic_glink/qcom,altmode";
		qupv3_se7_2uart_pins = "/soc/pinctrl@f000000/qupv3_se7_2uart_pins";
		ipa_fw_mem = "/reserved-memory/ipa_fw_region@8b900000";
		pcie0_clkreq_default = "/soc/pinctrl@f000000/pcie0/pcie0_clkreq_default";
		funnel_multimedia_in_tpdm_mdss = "/soc/funnel@10c0b000/in-ports/port@1/endpoint";
		cpusys_vm_mem = "/reserved-memory/cpusys_vm_region@e0600000";
		adsp_pas = "/soc/remoteproc-adsp@03000000";
		tpda_dl_center_22_in_tpdm_vsense = "/soc/tpda@10c2e000/in-ports/port@16/endpoint";
		tpdm_turing_out_funnel_turing = "/soc/tpdm@10980000/out-ports/port/endpoint";
		L1F = "/soc/rsc@17a00000/rpmh-regulator-ldof1/regulator-pmr735b-l1";
		tdm_sec_tx = "/soc/qcom,msm-dai-tdm-sec-tx";
		funnel_dl_south_in_tpda_dl_south = "/soc/funnel@109c2000/in-ports/port/endpoint";
		gic_its = "/soc/interrupt-controller@17100000/msi-controller@17140000";
		rx_cdc_dma_6_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-6-rx";
		pm8350c_s2_level = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-level";
		tpda_dl_center_7_in_funnel_ddr_dl0 = "/soc/tpda@10c2e000/in-ports/port@7/endpoint";
		pri_aux_pcm_sync_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_sync/pri_aux_pcm_sync_sleep";
		funnel_in1_in_funnel_dl_north = "/soc/funnel@10042000/in-ports/port@1/endpoint";
		gcc_usb30_prim_gdsc = "/soc/qcom,gdsc@149004";
		apss_cti1 = "/soc/cti@138f0000";
		usb_phy_ps = "/soc/pinctrl@f000000/usb_phy_ps";
		qupv3_se9_i2c_pins = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins";
		ddr_dl_1_cti_1 = "/soc/cti@10d0d000";
		qupv3_se6_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sleep";
		slpi_mem = "/reserved-memory/slpi_region@88000000";
		pmr735a_l4 = "/soc/rsc@17a00000/rpmh-regulator-ldoe4/regulator-pmr735a-l4";
		kgsl_smmu = "/soc/kgsl-smmu@3da0000";
		qupv3_se19_spi_sleep = "/soc/pinctrl@f000000/qupv3_se19_spi_pins/qupv3_se19_spi_sleep";
		ete4_out_funnel_ete = "/soc/ete4/out-ports/port/endpoint";
		pri_tdm_sync_sleep = "/soc/pinctrl@f000000/pri_tdm_sync/pri_tdm_sync_sleep";
		rx_cdc_dma_4_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-4-rx";
		funnel_lpass_lpi_in_lpass_stm = "/soc/funnel@10b44000/in-ports/port@1/endpoint";
		qcom_memlat = "/soc/qcom,memlat";
		sdr1_nr_dsc = "/soc/qmi-tmd-devices/modem/sdr1_nr_dsc_kr";
		qupv3_se1_i2c = "/soc/i2c@984000";
		replicator_etr_out_tmc_etr = "/soc/replicator@1004e000/out-ports/port@0/endpoint";
		funnel_ddr_dl0_in_tpdm_ddr_dl0_0 = "/soc/funnel@10d05000/in-ports/port@2/endpoint";
		sf_1_tbu = "/soc/apps-smmu@15000000/sf_1_tbu@151f5000";
		ipcc_mproc = "/soc/qcom,ipcc@ed18000";
		S6H_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pm8450-s6-level-ao";
		qupv3_se3_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_sleep";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_secure";
		ddr_dl_0_cti_1 = "/soc/cti@10d03000";
		tmess_cti_0 = "/soc/cti@10cc2000";
		tpda_aoss_2_in_tpdm_swao_prio_2 = "/soc/tpda@10b08000/in-ports/port@2/endpoint";
		turing_etm0 = "/soc/turing_etm0";
		afe_pcm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-tx";
		msm_dai_cdc_dma = "/soc/qcom,msm-dai-cdc-dma";
		qupv3_se4_spi = "/soc/spi@990000";
		funnel_ddr_dl0_in_funnel_ddr_ch02 = "/soc/funnel@10d05000/in-ports/port@0/endpoint";
		sleep_clk = "/soc/clocks/sleep_clk";
		cpu6_pause = "/soc/qcom,cpu-pause/cpu6-pause";
		qupv3_se18_i2c = "/soc/i2c@88c000";
		CPU3 = "/cpus/cpu@300";
		qupv3_se10_spi_pins = "/soc/pinctrl@f000000/qupv3_se10_spi_pins";
		BOB = "/soc/rsc@17a00000/rpmh-regulator-bobc1/regulator-pm8350c-bob";
		cam_cc_sfe_0_gdsc = "/soc/qcom,gdsc@adf3050";
		qupv3_se12_spi = "/soc/spi@a90000";
		ddr_config0 = "/soc/thermal-zones/ddr/trips/ddr0-config";
		tpda_dl_center_15_in_funnel_turing = "/soc/tpda@10c2e000/in-ports/port@f/endpoint";
		tpdm_prng_out_tpda_dl_center_19 = "/soc/tpdm@10841000/out-ports/port/endpoint";
		qupv3_se13_spi_pins = "/soc/pinctrl@f000000/qupv3_se13_spi_pins";
		funnel_dl_north_in_funnel_tmess = "/soc/funnel@10ac2000/in-ports/port@4/endpoint";
		tpda_aoss_0_in_tpdm_swao_prio_0 = "/soc/tpda@10b08000/in-ports/port@0/endpoint";
		dai_mi2s2 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert";
		demura_heap_memory = "/reserved-memory/demura_heap_region";
		qupv3_se21_i2c_pins = "/soc/pinctrl@f000000/qupv3_se21_i2c_pins";
		pm8350_l2 = "/soc/rsc@17a00000/rpmh-regulator-ldob2/regulator-pm8350-l2";
		qupv3_se3_i2c = "/soc/i2c@98c000";
		spss_region_mem = "/reserved-memory/spss_region_region@8ba00000";
		VDD_CX_MMCX_SUPPLY_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-mmcx-sup-level";
		clock_gcc = "/soc/clock-controller@100000";
		qmi_tmd = "/soc/qmi-tmd-devices";
		cdsp_secure_heap = "/reserved-memory/cdsp_secure_heap_region@80c00000";
		qupv3_se21_spi_active = "/soc/pinctrl@f000000/qupv3_se21_spi_pins/qupv3_se21_spi_active";
		incall_music_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-2-rx";
		dcc = "/soc/dcc_v2@100ff000";
		funnel_ddr_dl0_out_tpda_dl_center_6 = "/soc/funnel@10d05000/out-ports/port@1/endpoint";
		qupv3_se10_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_sleep";
		pmr735a_s3 = "/soc/rsc@17a00000/rpmh-regulator-smpe3/regulator-pmr735a-s3";
		L2F = "/soc/rsc@17a00000/rpmh-regulator-ldof2/regulator-pmr735b-l2";
		pcm1 = "/soc/qcom,msm-pcm-low-latency";
		tpdm_modem_1 = "/soc/tpdm@10801000";
		scmi_plh = "/soc/qcom,scmi/protocol@81";
		non_secure_display_memory = "/reserved-memory/non_secure_display_region";
		funnel_ddr_ch02_in_tpdm_ddr_ch02 = "/soc/funnel@10d22000/in-ports/port/endpoint";
		funnel_spss_out_funnel_dl_north = "/soc/funnel@10883000/out-ports/port/endpoint";
		qupv3_se21_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se21_i2c_pins/qupv3_se21_i2c_sleep";
		tcsr_mutex = "/soc/hwlock";
		VDD_LPI_MX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-lmxlvl/regulator-pm8450-l1-level";
		tert_tdm_dout_active = "/soc/pinctrl@f000000/tert_tdm_dout/tert_tdm_dout_active";
		lpass_lpi_cti = "/soc/cti@10b41000";
		ddr_dl_1_cti_0 = "/soc/cti@10d0c000";
		qupv3_se19_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se19_i2c_pins/qupv3_se19_i2c_sleep";
		L3C = "/soc/rsc@17a00000/rpmh-regulator-ldoc3/regulator-pm8350c-l3";
		qupv3_se5_spi_pins = "/soc/pinctrl@f000000/qupv3_se5_spi_pins";
		tx_cdc_dma_3_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-3-tx";
		L4E = "/soc/rsc@17a00000/rpmh-regulator-ldoe4/regulator-pmr735a-l4";
		mmw2_dsc = "/soc/qmi-tmd-devices/modem/mmw2_dsc_kr";
		SILVER_OFF = "/idle-states/silver-c4";
		cnss_wlan_mem = "/reserved-memory/cnss_wlan_region";
		pri_mi2s_mclk_sleep = "/soc/pinctrl@f000000/pri_mi2s_mclk/pri_mi2s_mclk_sleep";
		cam_cc_ife_0_gdsc = "/soc/qcom,gdsc@adf1004";
		L8B_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-lcxlvl/regulator-pm8350-l8-level";
		dai_pri_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-pri-tx";
		qupv3_se12_spi_sleep = "/soc/pinctrl@f000000/qupv3_se12_spi_pins/qupv3_se12_spi_sleep";
		tdm_sec_rx = "/soc/qcom,msm-dai-tdm-sec-rx";
		tert_tdm_dout_sleep = "/soc/pinctrl@f000000/tert_tdm_dout/tert_tdm_dout_sleep";
		qupv3_se2_i2c_pins = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins";
		trigout_a = "/soc/pinctrl@f000000/trigout_a";
		tpda_modem = "/soc/tpda@10803000";
		L1D = "/soc/rsc@17a00000/rpmh-regulator-ldod1/regulator-pm8350b-l1";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-out";
		pri_tdm_clk_active = "/soc/pinctrl@f000000/pri_tdm_clk/pri_tdm_clk_active";
		loopback = "/soc/qcom,msm-pcm-loopback";
		funnel_aoss_out_tmc_etf = "/soc/funnel@10b04000/out-ports/port/endpoint";
		funnel_dl_west_out_tpda_dl_center_12 = "/soc/funnel@10c3a000/out-ports/port@2/endpoint";
		qupv3_se18_spi_active = "/soc/pinctrl@f000000/qupv3_se18_spi_pins/qupv3_se18_spi_active";
		pm8350c_l10_ao = "/soc/rsc@17a00000/rpmh-regulator-ldoc10/regulator-pm8350c-l10-ao";
		funnel_multimedia_out_funnel_dl_west = "/soc/funnel@10c0b000/out-ports/port/endpoint";
		cdsp_eva_mem = "/reserved-memory/cdsp_eva_region";
		cam_cc_sfe_1_gdsc = "/soc/qcom,gdsc@adf3098";
		lpass_audio_hw_vote = "/soc/vote_lpass_audio_hw";
		qupv3_se11_spi_sleep = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_sleep";
		replicator_etr = "/soc/replicator@1004e000";
		video_mem = "/reserved-memory/video_region@85700000";
		qupv3_se6_i2c_active = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_active";
		funnel_ddr_dl1 = "/soc/funnel@10d0f000";
		user_contig_mem = "/reserved-memory/user_contig_region";
		tpda_dl_center_20_in_tpdm_qm = "/soc/tpda@10c2e000/in-ports/port@14/endpoint";
		qupv3_se16_spi = "/soc/spi@884000";
		dai_sen_auxpcm = "/soc/qcom,msm-sen-auxpcm";
		thermal_zones = "/soc/thermal-zones";
		sdr0_lte_dsc = "/soc/qmi-tmd-devices/modem/sdr0_lte_dsc_kr";
		llcc_freq_table = "/soc/llcc-freq-table";
		tags_mem = "/reserved-memory/tags_region@e8900000";
		L7B = "/soc/rsc@17a00000/rpmh-regulator-ldob7/regulator-pm8350-l7";
		cdsp_sw = "/soc/qmi-tmd-devices/cdsp/cdsp";
		tpda_qdss_out_funnel_in0 = "/soc/tpda@10004000/out-ports/port/endpoint";
		cpu3_pause = "/soc/qcom,cpu-pause/cpu3-pause";
		funnel_qdss_in_funnel_in0 = "/soc/funnel@10045000/in-ports/port@0/endpoint";
		VDD_MXC_MM_VOTER_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-mmcx-voter-level";
		ts_int_suspend = "/soc/pinctrl@f000000/pmx_ts_int_suspend/ts_int_suspend";
		qc_cti = "/soc/cti@10010000";
		tpdm_ddr_ch02 = "/soc/tpdm@10d20000";
		pmr735a_l1 = "/soc/rsc@17a00000/rpmh-regulator-ldoe1/regulator-pmr735a-l1";
		funnel_ssc_in_ssc_etm0 = "/soc/funnel@10b24000/in-ports/port@0/endpoint";
		aoss_qmp = "/soc/power-controller@c300000";
		funnel_qdss = "/soc/funnel@10045000";
		qupv3_se5_spi_active = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_active";
		clock_rpmh = "/soc/rsc@17a00000/qcom,rpmhclk";
		tpdm_turing = "/soc/tpdm@10980000";
		funnel_video_in_tpdm_video = "/soc/funnel@10832000/in-ports/port/endpoint";
		pm8350c_l11 = "/soc/rsc@17a00000/rpmh-regulator-ldoc11/regulator-pm8350c-l11";
		dai_mi2s5 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary";
		tpda_aoss = "/soc/tpda@10b08000";
		mdss_dl_cti = "/soc/cti@10c61000";
		qupv3_se20_rx_active = "/soc/pinctrl@f000000/qupv3_se20_4uart_pins/qupv3_se20_rx_active";
		CPU_PD3 = "/soc/psci/cpu-pd3";
		funnel_aoss_in_funnel_ssc = "/soc/funnel@10b04000/in-ports/port@3/endpoint";
		funnel_modem_q6_dup_out_funnel_modem_q6 = "/soc/funnel@1080d000/out-ports/port/endpoint";
		ddrqos_dcvs_sp = "/soc/qcom,dcvs/ddrqos/sp";
		CPU0 = "/cpus/cpu@0";
		fsa4480 = "/soc/i2c@994000/fsa4480@42";
		tpda_spss_in_tpdm_spss = "/soc/tpda@10882000/in-ports/port@0/endpoint";
		qupv3_se8_i2c = "/soc/i2c@a80000";
		qupv3_se14_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins/qupv3_se14_i2c_sleep";
		tpda_apss = "/soc/tpda@13863000";
		tpdm_tmess_1_out_tpda_tmess_2 = "/soc/tpdm@10cc0000/out-ports/port/endpoint";
		qupv3_se2_spi = "/soc/spi@988000";
		pri_mi2s_ws_active = "/soc/pinctrl@f000000/pri_mi2s_ws/pri_mi2s_ws_active";
		smem_mem = "/reserved-memory/smem_region@80900000";
		ete3_out_funnel_ete = "/soc/ete3/out-ports/port/endpoint";
		cpu_pmu = "/soc/cpu-pmu";
		isense_trim_trip = "/soc/thermal-zones/isense_trim/trips/isense-trim-config";
		qupv3_se8_spi_pins = "/soc/pinctrl@f000000/qupv3_se8_spi_pins";
		dsps_smp2p_out = "/soc/qcom,smp2p-dsps/master-kernel";
		rx_macro = "/soc/spf_core_platform/lpass-cdc/rx-macro@3200000";
		gpi_dma2 = "/soc/qcom,gpi-dma@800000";
		qupv3_se18_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se18_i2c_pins/qupv3_se18_i2c_sleep";
		qupv3_se15_i3c_active = "/soc/pinctrl@f000000/qupv3_se15_i3c_pins/qupv3_se15_i3c_active";
		qupv3_se7_2uart = "/soc/qcom,qup_uart@99c000";
		funnel_ete_in_ete1 = "/soc/funnel_ete/in-ports/port@1/endpoint";
		bt_sco_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-rx";
		mss_q6_cti = "/soc/cti@1080b000";
		tpda_dl_center_10_in_funnel_dl_west = "/soc/tpda@10c2e000/in-ports/port@a/endpoint";
		funnel_ete_out_funnel_apss = "/soc/funnel_ete/out-ports/port/endpoint";
		tpda_dl_center_8_in_funnel_ddr_dl0 = "/soc/tpda@10c2e000/in-ports/port@8/endpoint";
		dai_tert_auxpcm = "/soc/qcom,msm-tert-auxpcm";
		gpu1_tj_cfg = "/soc/thermal-zones/gpuss-1/trips/tj_cfg";
		funnel_lpass_out_tpda_dl_center_4 = "/soc/funnel@10846000/out-ports/port/endpoint";
		cpu2_hotplug = "/soc/qcom,cpu-hotplug/cpu2-hotplug";
		tpdm_lpass_lpi_out_funnel_lpass_lpi = "/soc/tpdm_lpass_lpi/out-ports/port/endpoint";
		tpdm_gcc = "/soc/tpdm@1082c000";
		ipa_smmu_11ad = "/soc/qcom,ipa@3e00000/ipa_smmu_11ad";
		gpu_cc_cx_hw_ctrl = "/soc/syscon@3d9953c";
		wsa_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-2-tx";
		S4H_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8450-s4-level-ao";
		mc_virt = "/soc/interconnect@1";
		pri_tdm_clk_sleep = "/soc/pinctrl@f000000/pri_tdm_clk/pri_tdm_clk_sleep";
		cpu_6_7_pause = "/soc/qcom,cpu-pause/cpu-6-7-pause";
		eud = "/soc/qcom,msm-eud@88e0000";
		tpda_dl_north = "/soc/tpda@10ac1000";
		anoc_1_tbu = "/soc/apps-smmu@15000000/anoc_1_tbu@151d1000";
		funnel_ete_in_ete5 = "/soc/funnel_ete/in-ports/port@5/endpoint";
		ddr_dcvs_fp = "/soc/qcom,dcvs/ddr/fp";
		tpdm_qm = "/soc/tpdm@109d0000";
		afe_loopback_tx = "/soc/qcom,msm-dai-q6-afe-loopback-tx";
		CPU_PD4 = "/soc/psci/cpu-pd4";
		funnel_in0 = "/soc/funnel@10041000";
		replicator_etr_in_replicator_qdss = "/soc/replicator@1004e000/in-ports/port/endpoint";
		CPU5 = "/cpus/cpu@500";
		qupv3_se6_i2c = "/soc/i2c@998000";
		tpdm_swao_prio_1_out_tpda_aoss_1 = "/soc/tpdm@10b0a000/out-ports/port/endpoint";
		qupv3_se18_i2c_active = "/soc/pinctrl@f000000/qupv3_se18_i2c_pins/qupv3_se18_i2c_active";
		pcm2 = "/soc/qcom,msm-ultra-low-latency";
		spkr_2_sd_n_sleep = "/soc/pinctrl@f000000/spkr_2_sd_n/spkr_2_sd_n_sleep";
		funnel_ddr_dl0_out_tpda_dl_center_8 = "/soc/funnel@10d05000/out-ports/port@3/endpoint";
		tpdm_dl_north_out_tpda_dl_north_2 = "/soc/tpdm@10ac0000/out-ports/port/endpoint";
		qupv3_se5_i2c_active = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_active";
		qupv3_se2_i2c = "/soc/i2c@988000";
		mmw0_dsc = "/soc/qmi-tmd-devices/modem/mmw0_dsc_kr";
		disp_bcm_voter = "/soc/rsc@af20000/bcm_voter";
		dai_hdmi = "/soc/qcom,msm-dai-q6-hdmi";
		ddr_dl_1_cti_2 = "/soc/cti@10d0e000";
		pcie1_rp = "/soc/qcom,pcie@1c08000/pcie1_rp";
		qupv3_se20_rts = "/soc/pinctrl@f000000/qupv3_se20_4uart_pins/qupv3_se20_rts";
		APC1_pause = "/soc/qcom,cpu-pause/apc1-pause";
		mdmss2_config0 = "/soc/thermal-zones/mdmss-2/trips/mdmss2-config0";
		cpu5_pause = "/soc/qcom,cpu-pause/cpu5-pause";
		xo_board = "/soc/clocks/xo_board";
		dump_mem = "/reserved-memory/mem_dump_region";
		afe_pcm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-rx";
		gfx3d_user = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_user";
		funnel_modem_out_funnel_in1 = "/soc/funnel@10804000/out-ports/port/endpoint";
		qupv3_se16_i2c_pins = "/soc/pinctrl@f000000/qupv3_se16_i2c_pins";
		va_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-0-tx";
		tert_tdm_ws_sleep = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_ws_sleep";
		qupv3_se10_i2c_active = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_active";
		apss_cti0 = "/soc/cti@138e0000";
		nfc_enable_active = "/soc/pinctrl@f000000/nfc/nfc_enable_active";
		tpdm_lpass = "/soc/tpdm@10844000";
		spu_tz_shared_mem = "/reserved-memory/spu_tz_shared_mem@8bb80000";
		modem_diag = "/soc/modem_diag";
		qupv3_se20_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se20_i2c_pins/qupv3_se20_i2c_sleep";
		funnel_ddr_ch13_in_tpdm_ddr_ch13 = "/soc/funnel@10d32000/in-ports/port/endpoint";
		clock_apsscc = "/soc/syscon@17a80000";
		mdmss0_config1 = "/soc/thermal-zones/mdmss-0/trips/mdmss0-config1";
		funnel_spss_in_tpda_spss = "/soc/funnel@10883000/in-ports/port/endpoint";
		tpdm_dlwt0_out_funnel_dl_west = "/soc/tpdm@10c38000/out-ports/port/endpoint";
		L2_6 = "/cpus/cpu@600/l2-cache";
		swao_cti = "/soc/cti@10b00000";
		tpda_tmess_2_in_tpdm_tmess_1 = "/soc/tpda@10cc7000/in-ports/port@2/endpoint";
		qupv3_se3_spi_sleep = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_sleep";
		usb_nop_phy = "/soc/usb_nop_phy";
		S2C_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-level";
		ipa_smmu_ap = "/soc/qcom,ipa@3e00000/ipa_smmu_ap";
		tpda_dl_center_14_in_funnel_dl_west = "/soc/tpda@10c2e000/in-ports/port@e/endpoint";
		vendor_hooks = "/soc/qcom,cpu-vendor-hooks";
		funnel_in0_out_funnel_qdss = "/soc/funnel@10041000/out-ports/port/endpoint";
		smp2p_rdbg5_out = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-out";
		tmc_etf_in_funnel_aoss = "/soc/tmc@10b05000/in-ports/port/endpoint";
		qupv3_se9_i3c_disable = "/soc/pinctrl@f000000/qupv3_se9_i3c_pins/qupv3_se9_i3c_disable";
		tpdm_llm_silver = "/soc/tpdm@138a0000";
		funnel_dl_west_in_tpdm_dlwt1 = "/soc/funnel@10c3a000/in-ports/port@2/endpoint";
		replicator_swao_out_eud = "/soc/replicator@10b06000/out-ports/port@1/endpoint";
		tpdm_ddr_ch02_out_funnel_ddr_ch02 = "/soc/tpdm@10d20000/out-ports/port/endpoint";
		ts_active = "/soc/pinctrl@f000000/pmx_ts_active/ts_active";
		iris_dl_cti = "/soc/cti@10831000";
		L6C = "/soc/rsc@17a00000/rpmh-regulator-ldoc6/regulator-pm8350c-l6";
		L4C = "/soc/rsc@17a00000/rpmh-regulator-ldoc4/regulator-pm8350c-l4";
		tmess_cti_4 = "/soc/cti@10cc6000";
		qupv3_se15_i2c = "/soc/i2c@880000";
		tdm_quat_rx = "/soc/qcom,msm-dai-tdm-quat-rx";
		bt_sco_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-tx";
		funnel_in0_in_stm = "/soc/funnel@10041000/in-ports/port@7/endpoint";
		sec_mi2s_mclk_active = "/soc/pinctrl@f000000/sec_mi2s_mclk/sec_mi2s_mclk_active";
		tdm_quat_tx = "/soc/qcom,msm-dai-tdm-quat-tx";
		APSS_OFF = "/idle-states/cluster-e3";
		system_noc = "/soc/interconnect@1680000";
		qupv3_se21_spi_pins = "/soc/pinctrl@f000000/qupv3_se21_spi_pins";
		cpu1_pause = "/soc/qcom,cpu-pause/cpu1-pause";
		gcc_pcie_0_gdsc = "/soc/qcom,gdsc@17b004";
		cpu0 = "/soc/cti@12010000";
		qupv3_se20_cts = "/soc/pinctrl@f000000/qupv3_se20_4uart_pins/qupv3_se20_cts";
		qupv3_se9_i3c_sleep = "/soc/pinctrl@f000000/qupv3_se9_i3c_pins/qupv3_se9_i3c_sleep";
		hyp_core_ctl = "/soc/qcom,hyp-core-ctl";
		funnel_dl_center_out_funnel_in1 = "/soc/funnel@10c2f000/out-ports/port/endpoint";
		qupv3_se6_i2c_pins = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins";
		trust_ui_vm_vblk0_ring = "/reserved-memory/trust_ui_vm_vblk0_ring@e50fc000";
		tpda_dl_center_21_in_tpdm_gcc = "/soc/tpda@10c2e000/in-ports/port@15/endpoint";
		memtimer = "/soc/timer@17420000";
		L6E = "/soc/rsc@17a00000/rpmh-regulator-ldoe6/regulator-pmr735a-l6";
		qupv3_se12_spi_pins = "/soc/pinctrl@f000000/qupv3_se12_spi_pins";
		modem_etm0_out_funnel_modem_q6_dup = "/soc/modem_etm0/out-ports/port/endpoint";
		tpdm_ddr_dl0_0_out_funnel_ddr_dl0 = "/soc/tpdm@10d00000/out-ports/port/endpoint";
		apps_bcm_voter = "/soc/rsc@17a00000/bcm_voter";
		S6H_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pm8450-s6-level";
		funnel_turing_dup = "/soc/funnel@10986000";
		funnel_lpass = "/soc/funnel@10846000";
		tpdm_swao_prio_2 = "/soc/tpdm@10b0b000";
		gfx3d_lpac = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_lpac";
		pm8450_s6_level_ao = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pm8450-s6-level-ao";
		tpdm_ipcc = "/soc/tpdm@10c29000";
		qupv3_se20_default_tx = "/soc/pinctrl@f000000/qupv3_se20_4uart_pins/qupv3_se20_default_tx";
		tpdm_lpass_lpi = "/soc/tpdm_lpass_lpi";
		tpdm_tmess_prng = "/soc/tpdm@10cc9000";
		gpu_cortex_m3 = "/soc/cti@10962000";
		pri_aux_pcm_din_active = "/soc/pinctrl@f000000/pri_aux_pcm_din/pri_aux_pcm_din_active";
		cdsp_pas = "/soc/remoteproc-cdsp@32300000";
		lpass_stm = "/soc/lpass_stm";
		cpu5_emerg1 = "/soc/thermal-zones/cpu-1-3/trips/cpu5-emerg1-cfg";
		gladiator = "/soc/gladiator";
		wsa_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-rx";
		pcm_dtmf = "/soc/qcom,msm-pcm-dtmf";
		mdmss3_config1 = "/soc/thermal-zones/mdmss-3/trips/mdmss3-config1";
		pm8350c_l3 = "/soc/rsc@17a00000/rpmh-regulator-ldoc3/regulator-pm8350c-l3";
		snoc_out_funnel_in0 = "/soc/snoc/out-ports/port/endpoint";
		snoc = "/soc/snoc";
		qupv3_se20_spi_pins = "/soc/pinctrl@f000000/qupv3_se20_spi_pins";
		disp_cc_mdss_core_gdsc = "/soc/qcom,gdsc@af09000";
		qupv3_se10_i2c = "/soc/i2c@a88000";
		qupv3_se6_spi_sleep = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_sleep";
		tert_tdm_clk_active = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_clk_active";
		qupv3_se17_spi_pins = "/soc/pinctrl@f000000/qupv3_se17_spi_pins";
		msm_fastrpc = "/soc/qcom,msm_fastrpc";
		ssc_cti1 = "/soc/cti@10b21000";
		qupv3_se15_spi_active = "/soc/pinctrl@f000000/qupv3_se15_spi_pins/qupv3_se15_spi_active";
		clock_debugcc = "/soc/clock-controller@0";
		cnss_wlan_en_sleep = "/soc/pinctrl@f000000/cnss_pins/cnss_wlan_en_sleep";
		cpu5_emerg0 = "/soc/thermal-zones/cpu-1-2/trips/cpu5-emerg0-cfg";
		audio_etm0_out_funnel_lpass_lpi = "/soc/audio_etm0/out-ports/port/endpoint";
		qupv3_se14_spi_pins = "/soc/pinctrl@f000000/qupv3_se14_spi_pins";
		tert_tdm_din_active = "/soc/pinctrl@f000000/tert_tdm_din/tert_tdm_din_active";
		qupv3_se12_i2c = "/soc/i2c@a90000";
		L3H = "/soc/rsc@17a00000/rpmh-regulator-ldoh3/regulator-pm8450-l3";
		pri_tdm_dout_sleep = "/soc/pinctrl@f000000/pri_tdm_dout/pri_tdm_dout_sleep";
		funnel_ddr_dl0_in_funnel_ddr_ch13 = "/soc/funnel@10d05000/in-ports/port@1/endpoint";
		qupv3_se20_spi = "/soc/spi@894000";
		tert_aux_pcm_din_sleep = "/soc/pinctrl@f000000/tert_aux_pcm_din/tert_aux_pcm_din_sleep";
		L9B = "/soc/rsc@17a00000/rpmh-regulator-ldob9/regulator-pm8350-l9";
		spkr_2_sd_n_active = "/soc/pinctrl@f000000/spkr_2_sd_n/spkr_2_sd_n_active";
		qupv3_se18_i2c_pins = "/soc/pinctrl@f000000/qupv3_se18_i2c_pins";
		tpdm_dlct_out_tpda_dl_center_26 = "/soc/tpdm@10c28000/out-ports/port/endpoint";
		pmr735b_l2 = "/soc/rsc@17a00000/rpmh-regulator-ldof2/regulator-pmr735b-l2";
		stub_codec = "/soc/qcom,msm-stub-codec";
		tpdm_sdcc4_out_tpda_dl_south_1 = "/soc/tpdm@10c20000/out-ports/port/endpoint";
		qupv3_se5_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_sleep";
		pm8350c_l10 = "/soc/rsc@17a00000/rpmh-regulator-ldoc10/regulator-pm8350c-l10";
		CPU_PD5 = "/soc/psci/cpu-pd5";
		qupv3_se19_i2c = "/soc/i2c@890000";
		sdhc2_opp_table = "/soc/sdhc2-opp-table";
		pm8350_l7 = "/soc/rsc@17a00000/rpmh-regulator-ldob7/regulator-pm8350-l7";
		pmr735a_s2 = "/soc/rsc@17a00000/rpmh-regulator-smpe2/regulator-pmr735a-s2";
		pmr735b_l4 = "/soc/rsc@17a00000/rpmh-regulator-ldof4/regulator-pmr735b-l4";
	};

	idle-states {

		cluster-e3 {
			idle-state-name = "llcc-off";
			arm,psci-suspend-param = <0x4100c344>;
			min-residency-us = <0x3687>;
			entry-latency-us = <0xa8c>;
			exit-latency-us = <0xdac>;
			phandle = <0x39>;
			compatible = "domain-idle-state";
		};

		gold-c4 {
			idle-state-name = "rail-pc";
			arm,psci-suspend-param = <0x40000004>;
			min-residency-us = <0x12b7>;
			entry-latency-us = <0x258>;
			local-timer-stop;
			exit-latency-us = <0x60e>;
			phandle = <0x0d>;
			compatible = "arm,idle-state";
		};

		silver-c4 {
			idle-state-name = "rail-pc";
			arm,psci-suspend-param = <0x40000004>;
			min-residency-us = <0xffa>;
			entry-latency-us = <0x320>;
			local-timer-stop;
			exit-latency-us = <0x2ee>;
			phandle = <0x04>;
			compatible = "arm,idle-state";
		};

		cluster-d4 {
			idle-state-name = "l3-off";
			arm,psci-suspend-param = <0x41000044>;
			min-residency-us = <0x14bd>;
			entry-latency-us = <0x41a>;
			exit-latency-us = <0x9c4>;
			phandle = <0x38>;
			compatible = "domain-idle-state";
		};
	};

	i2c@31 {
		#i2c-gpio,delay-us = <0x02>;
		gpios = <0x3c 0xaf 0x00 0x3c 0xb0 0x00>;
		pinctrl-0 = <0x52f 0x530>;
		cell-index = <0x1f>;
		pinctrl-names = "default";
		#size-cells = <0x00>;
		phandle = <0x65d>;
		status = "okay";
		#address-cells = <0x01>;
		compatible = "i2c-gpio";

		s2mpb02_pmic@59 {
			reg = <0x59>;
			s2mpb02,wakeup;
			phandle = <0x65e>;
			compatible = "s2mpb02,s2mpb02mfd";

			torch {
				status = "okay";

				s2mpb02-leds1 {
					ledname = "leds-sec1";
					id = <0x00>;
					default-trigger = "flash_trigger";
					timeout = <0x07>;
					brightness = <0x0a>;
					phandle = <0x662>;
				};

				s2mpb02-leds2 {
					ledname = "torch-sec1";
					id = <0x01>;
					default-trigger = "torch_trigger";
					timeout = <0x0f>;
					brightness = <0x09>;
					phandle = <0x663>;
				};
			};

			regulators {

				s2mpb02-ldo16 {
					regulator-boot-on;
					regulator-name = "s2mpb02-l16";
					regulator-max-microvolt = <0x325aa0>;
					phandle = <0x568>;
					regulator-min-microvolt = <0x325aa0>;
				};

				s2mpb02-ldo17 {
					regulator-name = "s2mpb02-l17";
					regulator-max-microvolt = <0x2ab980>;
					phandle = <0x590>;
					regulator-min-microvolt = <0x2ab980>;
				};

				s2mpb02-ldo5 {
					regulator-name = "s2mpb02-l5";
					regulator-max-microvolt = <0x100590>;
					phandle = <0x5ca>;
					regulator-min-microvolt = <0x100590>;
				};

				s2mpb02-ldo13 {
					regulator-name = "s2mpb02-l13";
					regulator-max-microvolt = <0x30d400>;
					phandle = <0x59b>;
					regulator-min-microvolt = <0x30d400>;
				};

				s2mpb02-bb {
					regulator-allowed-modes = <0x01 0x02>;
					regulator-always-on;
					regulator-name = "s2mpb02-bb";
					regulator-max-microvolt = <0x3567e0>;
					phandle = <0x661>;
					regulator-min-microvolt = <0x3567e0>;
				};

				s2mpb02-ldo6 {
					regulator-name = "s2mpb02-l6";
					regulator-max-microvolt = <0x1b7740>;
					phandle = <0x583>;
					regulator-min-microvolt = <0x1b7740>;
				};

				s2mpb02-ldo10 {
					regulator-name = "s2mpb02-l10";
					regulator-max-microvolt = <0x1b7740>;
					phandle = <0x5c4>;
					regulator-min-microvolt = <0x1b7740>;
				};

				s2mpb02-ldo3 {
					regulator-name = "s2mpb02-l3";
					regulator-max-microvolt = <0x100590>;
					phandle = <0x58f>;
					regulator-min-microvolt = <0x100590>;
				};

				s2mpb02-ldo11 {
					qcom,init-voltage = <0x325aa0>;
					regulator-name = "VDD_BTP_3P3";
					regulator-max-microvolt = <0x325aa0>;
					phandle = <0x566>;
					regulator-min-microvolt = <0x325aa0>;
				};

				s2mpb02-ldo18 {
					regulator-name = "s2mpb02-l18";
					regulator-max-microvolt = <0x30d400>;
					phandle = <0x5c5>;
					regulator-min-microvolt = <0x30d400>;
				};

				s2mpb02-ldo4 {
					regulator-name = "s2mpb02-l4";
					regulator-max-microvolt = <0x124f80>;
					phandle = <0x585>;
					regulator-min-microvolt = <0x124f80>;
				};

				s2mpb02-ldo9 {
					regulator-name = "s2mpb02-l9";
					regulator-max-microvolt = <0x1b7740>;
					phandle = <0x5c8>;
					regulator-min-microvolt = <0x1b7740>;
				};

				s2mpb02-buck2 {
					regulator-allowed-modes = <0x01 0x02>;
					regulator-always-on;
					regulator-name = "s2mpb02-b2";
					regulator-max-microvolt = <0x13d620>;
					phandle = <0x660>;
					regulator-min-microvolt = <0x13d620>;
				};

				s2mpb02-ldo8 {
					regulator-name = "s2mpb02-l8";
					regulator-max-microvolt = <0x1b7740>;
					phandle = <0x5d3>;
					regulator-min-microvolt = <0x1b7740>;
				};

				s2mpb02-ldo12 {
					regulator-name = "s2mpb02-l12";
					regulator-max-microvolt = <0x2932e0>;
					phandle = <0x586>;
					regulator-min-microvolt = <0x2932e0>;
				};

				s2mpb02-ldo15 {
					regulator-name = "s2mpb02-l15";
					regulator-max-microvolt = <0x2ab980>;
					phandle = <0x5cb>;
					regulator-min-microvolt = <0x2ab980>;
				};

				s2mpb02-ldo7 {
					regulator-name = "s2mpb02-l7";
					regulator-max-microvolt = <0x1b7740>;
					phandle = <0x59a>;
					regulator-min-microvolt = <0x1b7740>;
				};

				s2mpb02-ldo1 {
					regulator-name = "s2mpb02-l1";
					regulator-max-microvolt = <0xe1d48>;
					phandle = <0x5bd>;
					regulator-min-microvolt = <0xe1d48>;
				};

				s2mpb02-ldo14 {
					regulator-name = "s2mpb02-l14";
					regulator-max-microvolt = <0x2191c0>;
					phandle = <0x599>;
					regulator-min-microvolt = <0x2191c0>;
				};

				s2mpb02-ldo2 {
					regulator-name = "s2mpb02-l2";
					regulator-max-microvolt = <0xf4240>;
					phandle = <0x65f>;
					regulator-min-microvolt = <0xf4240>;
				};

				s2mpb02-buck1 {
					regulator-allowed-modes = <0x01 0x02>;
					regulator-name = "s2mpb02-b1";
					regulator-max-microvolt = <0xe1d48>;
					phandle = <0x5bc>;
					regulator-min-microvolt = <0xe1d48>;
				};
			};
		};
	};

	i2c@33 {
		#i2c-gpio,delay-us = <0x02>;
		gpios = <0x3c 0xba 0x00 0x3c 0xbb 0x00>;
		clock-frequency = <0x61a80>;
		pinctrl-0 = <0x531 0x532>;
		cell-index = <0x21>;
		pinctrl-names = "default";
		#size-cells = <0x00>;
		phandle = <0x664>;
		status = "okay";
		#address-cells = <0x01>;
		compatible = "i2c-gpio";

		sx938x-i2c@28 {
			sx938x,usefilter4_reg = <0x00>;
			sx938x,dvdd_vreg_name = "pm8350c_l6";
			sx938x,gnrl_ctrl1_reg = <0x00>;
			sx938x,usefilter2_reg = <0x00>;
			sx938x,afe_ctrl1_reg = <0x00>;
			interrupt-parent = <0x3c>;
			reg = <0x28>;
			sx938x,afe_param1_phr_reg = <0x36>;
			sx938x,nirq-gpio = <0x3c 0xb6 0x00>;
			sx938x,gnrl_ctrl0_reg = <0x03>;
			sx938x,usefilter0_reg = <0x00>;
			interrupts = <0xb6 0x00 0x00>;
			sx938x,unknown_sel = <0x01>;
			sx938x,proxctrl0_phr_reg = <0x22>;
			sx938x,irqcfg_reg = <0x00>;
			sx938x,usefilter3_reg = <0x00>;
			sx938x,gnrl_ctrl2_reg = <0x32>;
			sx938x,proxctrl0_phm_reg = <0x0a>;
			sx938x,afe_param1_phm_reg = <0x00>;
			pinctrl-0 = <0x533>;
			sx938x,usefilter1_reg = <0x00>;
			sx938x,refcorr1_reg = <0x00>;
			sx938x,proxctrl4_reg = <0x15>;
			sx938x,afe_param0_phr_reg = <0x0f>;
			sx938x,afe_param0_phm_reg = <0x0f>;
			pinctrl-names = "default";
			phandle = <0x665>;
			sx938x,proxctrl2_reg = <0x60>;
			sx938x,refcorr0_reg = <0x00>;
			sx938x,proxctrl5_reg = <0x23>;
			status = "okay";
			sx938x,irq_enable_reg = <0x0e>;
			Semtech,reg-num = <0x18>;
			sx938x,proxctrl3_reg = <0x0c>;
			sx938x,proxctrl1_reg = <0x20>;
			compatible = "sx938x";
		};
	};
};
