
---------- Begin Simulation Statistics ----------
final_tick                                14001323500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 258189                       # Simulator instruction rate (inst/s)
host_mem_usage                                4434548                       # Number of bytes of host memory used
host_op_rate                                   425921                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    48.19                       # Real time elapsed on the host
host_tick_rate                              290533880                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    12442564                       # Number of instructions simulated
sim_ops                                      20525850                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014001                       # Number of seconds simulated
sim_ticks                                 14001323500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               86                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     86                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           10                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    2442564                       # Number of instructions committed
system.cpu0.committedOps                      3597919                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             11.464433                       # CPI: cycles per instruction
system.cpu0.discardedOps                       501095                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     473497                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        86052                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1694883                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         6613                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       22999062                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.087226                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                     581718                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          250                       # TLB misses on write requests
system.cpu0.numCycles                        28002612                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               1997      0.06%      0.06% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                1345850     37.41%     37.46% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    36      0.00%     37.46% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1447      0.04%     37.50% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               251889      7.00%     44.50% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     44.50% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  112      0.00%     44.51% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     44.51% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     44.51% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     44.51% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     44.51% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     44.51% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1140      0.03%     44.54% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     44.54% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1367      0.04%     44.58% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     44.58% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1866      0.05%     44.63% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                 1287      0.04%     44.66% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     44.66% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     44.66% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 426      0.01%     44.68% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     44.68% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     44.68% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     44.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     44.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     44.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     44.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                2      0.00%     44.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     44.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     44.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     44.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     44.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     44.68% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     44.68% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     44.68% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     44.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     44.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     44.68% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     44.68% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     44.68% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     44.68% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     44.68% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     44.68% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     44.68% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     44.68% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     44.68% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     44.68% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 42409      1.18%     45.86% # Class of committed instruction
system.cpu0.op_class_0::MemWrite                98869      2.75%     48.60% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           253971      7.06%     55.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         1595239     44.34%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 3597919                       # Class of committed instruction
system.cpu0.tickCycles                        5003550                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   40                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               89                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     89                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           17                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              2.800265                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2872106                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    4157454                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2423                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    2003230                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1717                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        5075154                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.357109                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2443292                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          208                       # TLB misses on write requests
system.cpu1.numCycles                        28002647                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16927931                       # Class of committed instruction
system.cpu1.tickCycles                       22927493                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   43                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       232104                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        465252                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       467099                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          290                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       934264                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            290                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              15253                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       217533                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14571                       # Transaction distribution
system.membus.trans_dist::ReadExReq            217895                       # Transaction distribution
system.membus.trans_dist::ReadExResp           217893                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15253                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       698398                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       698398                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 698398                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     28843456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     28843456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                28843456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            233148                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  233148    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              233148                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1421910500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              10.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1220719250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14001323500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst       570551                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          570551                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       570551                       # number of overall hits
system.cpu0.icache.overall_hits::total         570551                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        11100                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11100                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        11100                       # number of overall misses
system.cpu0.icache.overall_misses::total        11100                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    329579500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    329579500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    329579500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    329579500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       581651                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       581651                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       581651                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       581651                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.019084                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.019084                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.019084                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.019084                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 29691.846847                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 29691.846847                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 29691.846847                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 29691.846847                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11084                       # number of writebacks
system.cpu0.icache.writebacks::total            11084                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11100                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11100                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11100                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11100                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    318479500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    318479500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    318479500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    318479500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.019084                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.019084                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.019084                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.019084                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 28691.846847                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 28691.846847                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 28691.846847                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 28691.846847                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11084                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       570551                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         570551                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        11100                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11100                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    329579500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    329579500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       581651                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       581651                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.019084                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.019084                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 29691.846847                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 29691.846847                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11100                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11100                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    318479500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    318479500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.019084                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.019084                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 28691.846847                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 28691.846847                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14001323500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999023                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             581651                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11100                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            52.400991                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999023                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4664308                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4664308                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14001323500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14001323500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14001323500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14001323500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14001323500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14001323500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1729861                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1729861                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1729861                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1729861                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       347970                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        347970                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       347970                       # number of overall misses
system.cpu0.dcache.overall_misses::total       347970                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  23312536000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23312536000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  23312536000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23312536000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      2077831                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2077831                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      2077831                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2077831                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.167468                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.167468                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.167468                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.167468                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 66995.821479                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 66995.821479                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 66995.821479                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 66995.821479                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       213815                       # number of writebacks
system.cpu0.dcache.writebacks::total           213815                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       127139                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       127139                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       127139                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       127139                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       220831                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       220831                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       220831                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       220831                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  18455557000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  18455557000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  18455557000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  18455557000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.106280                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.106280                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.106280                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.106280                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 83573.216623                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 83573.216623                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 83573.216623                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 83573.216623                       # average overall mshr miss latency
system.cpu0.dcache.replacements                220813                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       377635                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         377635                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         9377                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9377                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    394426000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    394426000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       387012                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       387012                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.024229                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.024229                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 42063.133198                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 42063.133198                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          335                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          335                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         9042                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9042                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    370698500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    370698500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.023364                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.023364                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 40997.401017                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40997.401017                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1352226                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1352226                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       338593                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       338593                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  22918110000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  22918110000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1690819                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1690819                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.200254                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.200254                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67686.307750                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67686.307750                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       126804                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       126804                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       211789                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       211789                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  18084858500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  18084858500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.125258                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125258                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 85390.924458                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 85390.924458                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14001323500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999081                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1950690                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           220829                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.833487                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999081                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999943                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999943                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         16843477                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        16843477                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14001323500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  14001323500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14001323500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2429391                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2429391                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2429391                       # number of overall hits
system.cpu1.icache.overall_hits::total        2429391                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        13854                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13854                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        13854                       # number of overall misses
system.cpu1.icache.overall_misses::total        13854                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    313453000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    313453000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    313453000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    313453000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2443245                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2443245                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2443245                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2443245                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005670                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005670                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005670                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005670                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 22625.451133                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22625.451133                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 22625.451133                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22625.451133                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        13838                       # number of writebacks
system.cpu1.icache.writebacks::total            13838                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        13854                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        13854                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        13854                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        13854                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    299599000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    299599000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    299599000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    299599000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005670                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005670                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005670                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005670                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 21625.451133                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21625.451133                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 21625.451133                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21625.451133                       # average overall mshr miss latency
system.cpu1.icache.replacements                 13838                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2429391                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2429391                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        13854                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13854                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    313453000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    313453000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2443245                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2443245                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005670                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005670                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 22625.451133                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22625.451133                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        13854                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        13854                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    299599000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    299599000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005670                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005670                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 21625.451133                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21625.451133                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14001323500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998978                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2443245                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13854                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           176.356648                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998978                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19559814                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19559814                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14001323500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14001323500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14001323500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14001323500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14001323500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14001323500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5861213                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5861213                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5861611                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5861611                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       226728                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        226728                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       233721                       # number of overall misses
system.cpu1.dcache.overall_misses::total       233721                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4108170478                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4108170478                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4108170478                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4108170478                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6087941                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6087941                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6095332                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6095332                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.037242                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.037242                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.038344                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.038344                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 18119.378630                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 18119.378630                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 17577.241574                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 17577.241574                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         6070                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              105                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    57.809524                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        60983                       # number of writebacks
system.cpu1.dcache.writebacks::total            60983                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         9091                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9091                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         9091                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9091                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       217637                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       217637                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       221380                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       221380                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   3627004000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3627004000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   3958589500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3958589500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035749                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035749                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036320                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036320                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 16665.383184                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16665.383184                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 17881.423344                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17881.423344                       # average overall mshr miss latency
system.cpu1.dcache.replacements                221364                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3982995                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3982995                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       163257                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       163257                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   2426520499                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2426520499                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4146252                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4146252                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.039375                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039375                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 14863.194221                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14863.194221                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          622                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          622                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       162635                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       162635                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   2233295000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2233295000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039225                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039225                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 13731.945768                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13731.945768                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1878218                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1878218                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        63471                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        63471                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1681649979                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1681649979                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032689                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032689                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 26494.776811                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 26494.776811                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8469                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8469                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        55002                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        55002                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1393709000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1393709000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 25339.242209                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25339.242209                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          398                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          398                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         6993                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         6993                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.946151                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.946151                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data    331585500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    331585500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 88588.164574                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 88588.164574                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14001323500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.998892                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6082991                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           221380                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            27.477600                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.998892                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999931                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999931                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         48984036                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        48984036                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14001323500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  14001323500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14001323500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                8551                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                6899                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               12048                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              206519                       # number of demand (read+write) hits
system.l2.demand_hits::total                   234017                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               8551                       # number of overall hits
system.l2.overall_hits::.cpu0.data               6899                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              12048                       # number of overall hits
system.l2.overall_hits::.cpu1.data             206519                       # number of overall hits
system.l2.overall_hits::total                  234017                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2549                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            213932                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1806                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             14861                       # number of demand (read+write) misses
system.l2.demand_misses::total                 233148                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2549                       # number of overall misses
system.l2.overall_misses::.cpu0.data           213932                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1806                       # number of overall misses
system.l2.overall_misses::.cpu1.data            14861                       # number of overall misses
system.l2.overall_misses::total                233148                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    206518500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  18047530000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    147668000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   1307273000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19708989500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    206518500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  18047530000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    147668000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   1307273000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19708989500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11100                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          220831                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           13854                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          221380                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               467165                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11100                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         220831                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          13854                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         221380                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              467165                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.229640                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.968759                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.130359                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.067129                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.499070                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.229640                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.968759                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.130359                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.067129                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.499070                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81019.419380                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84361.058654                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81765.227021                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 87966.691340                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84534.242198                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81019.419380                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84361.058654                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81765.227021                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 87966.691340                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84534.242198                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              217533                       # number of writebacks
system.l2.writebacks::total                    217533                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         2549                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       213932                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        14861                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            233148                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2549                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       213932                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        14861                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           233148                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    181028500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  15908230000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    129608000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1158663000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17377529500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    181028500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  15908230000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    129608000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1158663000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17377529500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.229640                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.968759                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.130359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.067129                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.499070                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.229640                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.968759                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.130359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.067129                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.499070                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71019.419380                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 74361.152142                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71765.227021                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 77966.691340                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74534.327981                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71019.419380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 74361.152142                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71765.227021                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 77966.691340                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74534.327981                       # average overall mshr miss latency
system.l2.replacements                         232312                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       274798                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           274798                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       274798                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       274798                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        24922                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            24922                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        24922                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        24922                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           82                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            82                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             1332                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            47564                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 48896                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         210457                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           7438                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              217895                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  17751162000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    664826000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18415988000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       211789                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        55002                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            266791                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.993711                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.135231                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.816725                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84345.790351                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 89382.360850                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84517.717249                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       210457                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         7438                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         217895                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  15646612000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    590446000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16237058000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.993711                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.135231                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.816725                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 74345.885383                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 79382.360850                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74517.809036                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          8551                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         12048                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              20599                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2549                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1806                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    206518500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    147668000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    354186500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11100                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        13854                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          24954                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.229640                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.130359                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.174521                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81019.419380                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81765.227021                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81328.702641                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2549                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1806                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    181028500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    129608000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    310636500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.229640                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.130359                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.174521                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71019.419380                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71765.227021                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71328.702641                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         5567                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       158955                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            164522                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         3475                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         7423                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           10898                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    296368000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    642447000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    938815000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         9042                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       166378                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        175420                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.384318                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.044615                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.062125                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85285.755396                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 86548.161121                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86145.623050                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         3475                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         7423                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        10898                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    261618000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    568217000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    829835000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.384318                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.044615                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.062125                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 75285.755396                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 76548.161121                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76145.623050                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14001323500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.068900                       # Cycle average of tags in use
system.l2.tags.total_refs                      934179                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    233336                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.003579                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.191418                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.903975                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      250.867732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       90.076953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      673.028822                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004789                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.244988                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.087966                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.657255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998114                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          163                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          199                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          406                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7707440                       # Number of tag accesses
system.l2.tags.data_accesses                  7707440                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14001323500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        163136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      13691520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        115584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data        951104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14921344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       163136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       115584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        278720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13922112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13922112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2549                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         213930                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1806                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          14861                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              233146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       217533                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             217533                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         11651470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        977873270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8255220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         67929578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1065709538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     11651470                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8255220                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19906690                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      994342571                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            994342571                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      994342571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        11651470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       977873270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8255220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        67929578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2060052109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    217510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2549.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    213821.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1806.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     14838.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000155235250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        13563                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        13563                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              657259                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             204257                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      233148                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     217533                       # Number of write requests accepted
system.mem_ctrls.readBursts                    233148                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   217533                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    134                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    23                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13569                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3404589500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1165070000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7773602000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14611.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33361.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   211456                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  200920                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.37                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                233148                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               217533                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  138266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   90719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  13688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  13645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  13817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  14831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        38118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    756.364552                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   561.491220                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   382.360569                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3831     10.05%     10.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4072     10.68%     20.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1302      3.42%     24.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1139      2.99%     27.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1367      3.59%     30.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          941      2.47%     33.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          887      2.33%     35.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1021      2.68%     38.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        23558     61.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        38118                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        13563                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.179164                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.573776                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.267212                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          13433     99.04%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            64      0.47%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            22      0.16%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           16      0.12%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            6      0.04%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            7      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            6      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         13563                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        13563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.034874                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.032138                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.315797                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            13355     98.47%     98.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               65      0.48%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               67      0.49%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               41      0.30%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               27      0.20%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         13563                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14912896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13918784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14921472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13922112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1065.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       994.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1065.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    994.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14001305000                       # Total gap between requests
system.mem_ctrls.avgGap                      31067.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       163136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     13684544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       115584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data       949632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     13918784                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 11651469.948537366465                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 977375031.724679470062                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8255219.586919765919                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 67824445.310473695397                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 994104878.728071689606                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2549                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       213932                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1806                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        14861                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       217533                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     76488250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   7095404000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     55490000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    546219750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 349615440000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30007.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     33166.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30725.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     36755.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1607183.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            132189960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             70256835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           825369720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          565002360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1105122720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5219707740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        980964960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         8898614295                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        635.555224                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2478976750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    467480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11054866750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            139979700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             74400975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           838350240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          570248460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1105122720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5212819290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        986765760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         8927687145                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.631660                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2493601500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    467480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11040242000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14001323500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            200374                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       492331                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        24922                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          182158                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           266791                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          266789                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         24954                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       175420                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33284                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       662473                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        41546                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       664124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1401427                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1419776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     27817216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1772288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     18071232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               49080512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          232312                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13922112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           699477                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000416                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020392                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 699186     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    291      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             699477                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          766852000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         332089461                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          20789483                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         332089803                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16676447                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14001323500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
