\doxysection{Class List}
Here are the classes, structs, unions and interfaces with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\mbox{\hyperlink{struct_g_p_i_ox___typedef}{GPIOx\+\_\+\+Typedef}} \\*GPIO port register structure }{\pageref{struct_g_p_i_ox___typedef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structhal__clock__config__t}{hal\+\_\+clock\+\_\+config\+\_\+t}} \\*System clock configuration structure }{\pageref{structhal__clock__config__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structhal__i2c__config__t}{hal\+\_\+i2c\+\_\+config\+\_\+t}} \\*I²C configuration structure }{\pageref{structhal__i2c__config__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structhal__pll__config__t}{hal\+\_\+pll\+\_\+config\+\_\+t}} \\*PLL (Phase Locked Loop) configuration structure }{\pageref{structhal__pll__config__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i2_c___reg___typedef}{I2\+C\+\_\+\+Reg\+\_\+\+Typedef}} \\*I²C peripheral register map }{\pageref{struct_i2_c___reg___typedef}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_n_v_i_c___typedef}{NVIC\+\_\+\+Typedef}} \\*NVIC register map }{\pageref{struct_n_v_i_c___typedef}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_p_w_m___handle}{PWM\+\_\+\+Handle}} \\*PWM handle structure linking timer and channel }{\pageref{struct_p_w_m___handle}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_c___typedef}{RCC\+\_\+\+Typedef}} \\*RCC register map structure }{\pageref{struct_r_c_c___typedef}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_mx___reg___typedef}{TIMx\+\_\+\+Reg\+\_\+\+Typedef}} }{\pageref{struct_t_i_mx___reg___typedef}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_a_r_tx___reg___typedef}{UARTx\+\_\+\+Reg\+\_\+\+Typedef}} \\*UART peripheral register map for STM32\+F4 }{\pageref{struct_u_a_r_tx___reg___typedef}}{}
\end{DoxyCompactList}
