/********************************************************************
 * Copyright (C) 2018 Texas Instruments Incorporated.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 *  Name        : cslr_rc_cfg_cbass.h
*/
#ifndef CSLR_RC_CFG_CBASS_H_
#define CSLR_RC_CFG_CBASS_H_

#ifdef __cplusplus
extern "C"
{
#endif
#include <ti/csl/cslr.h>
#include <stdint.h>

/**************************************************************************
* Hardware Region  : Global Config port MMR
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t PID;                       /* Revision Register */
    volatile uint32_t DESTINATION_ID;            /* Destination ID Register */
    volatile uint8_t  Resv_32[24];
    volatile uint32_t EXCEPTION_LOGGING_CONTROL;   /* Exception Logging Control Register */
    volatile uint32_t EXCEPTION_LOGGING_HEADER0;   /* Exception Logging Header 0 Register */
    volatile uint32_t EXCEPTION_LOGGING_HEADER1;   /* Exception Logging Header 1 Register */
    volatile uint32_t EXCEPTION_LOGGING_DATA0;   /* Exception Logging Data 0 Register */
    volatile uint32_t EXCEPTION_LOGGING_DATA1;   /* Exception Logging Data 1 Register */
    volatile uint32_t EXCEPTION_LOGGING_DATA2;   /* Exception Logging Data 2 Register */
    volatile uint32_t EXCEPTION_LOGGING_DATA3;   /* Exception Logging Data 3 Register */
    volatile uint8_t  Resv_64[4];
    volatile uint32_t EXCEPTION_PEND_SET;        /* Exception Logging Pending Set Register */
    volatile uint32_t EXCEPTION_PEND_CLEAR;      /* Exception Logging Pending Clear Register */
} CSL_rc_cfg_cbass_glbRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_RC_CFG_CBASS_GLB_PID                                                      (0x00000000U)
#define CSL_RC_CFG_CBASS_GLB_DESTINATION_ID                                           (0x00000004U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_CONTROL                                (0x00000020U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER0                                (0x00000024U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER1                                (0x00000028U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA0                                  (0x0000002CU)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA1                                  (0x00000030U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2                                  (0x00000034U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA3                                  (0x00000038U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_PEND_SET                                       (0x00000040U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_PEND_CLEAR                                     (0x00000044U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* PID */

#define CSL_RC_CFG_CBASS_GLB_PID_MINOR_MASK                                           (0x0000003FU)
#define CSL_RC_CFG_CBASS_GLB_PID_MINOR_SHIFT                                          (0x00000000U)
#define CSL_RC_CFG_CBASS_GLB_PID_MINOR_RESETVAL                                       (0x00000001U)
#define CSL_RC_CFG_CBASS_GLB_PID_MINOR_MAX                                            (0x0000003FU)

#define CSL_RC_CFG_CBASS_GLB_PID_CUSTOM_MASK                                          (0x000000C0U)
#define CSL_RC_CFG_CBASS_GLB_PID_CUSTOM_SHIFT                                         (0x00000006U)
#define CSL_RC_CFG_CBASS_GLB_PID_CUSTOM_RESETVAL                                      (0x00000000U)
#define CSL_RC_CFG_CBASS_GLB_PID_CUSTOM_MAX                                           (0x00000003U)

#define CSL_RC_CFG_CBASS_GLB_PID_MAJOR_MASK                                           (0x00000700U)
#define CSL_RC_CFG_CBASS_GLB_PID_MAJOR_SHIFT                                          (0x00000008U)
#define CSL_RC_CFG_CBASS_GLB_PID_MAJOR_RESETVAL                                       (0x00000001U)
#define CSL_RC_CFG_CBASS_GLB_PID_MAJOR_MAX                                            (0x00000007U)

#define CSL_RC_CFG_CBASS_GLB_PID_RTL_MASK                                             (0x0000F800U)
#define CSL_RC_CFG_CBASS_GLB_PID_RTL_SHIFT                                            (0x0000000BU)
#define CSL_RC_CFG_CBASS_GLB_PID_RTL_RESETVAL                                         (0x00000007U)
#define CSL_RC_CFG_CBASS_GLB_PID_RTL_MAX                                              (0x0000001FU)

#define CSL_RC_CFG_CBASS_GLB_PID_FUNC_MASK                                            (0x0FFF0000U)
#define CSL_RC_CFG_CBASS_GLB_PID_FUNC_SHIFT                                           (0x00000010U)
#define CSL_RC_CFG_CBASS_GLB_PID_FUNC_RESETVAL                                        (0x00000600U)
#define CSL_RC_CFG_CBASS_GLB_PID_FUNC_MAX                                             (0x00000FFFU)

#define CSL_RC_CFG_CBASS_GLB_PID_BU_MASK                                              (0x30000000U)
#define CSL_RC_CFG_CBASS_GLB_PID_BU_SHIFT                                             (0x0000001CU)
#define CSL_RC_CFG_CBASS_GLB_PID_BU_RESETVAL                                          (0x00000002U)
#define CSL_RC_CFG_CBASS_GLB_PID_BU_MAX                                               (0x00000003U)

#define CSL_RC_CFG_CBASS_GLB_PID_SCHEME_MASK                                          (0xC0000000U)
#define CSL_RC_CFG_CBASS_GLB_PID_SCHEME_SHIFT                                         (0x0000001EU)
#define CSL_RC_CFG_CBASS_GLB_PID_SCHEME_RESETVAL                                      (0x00000001U)
#define CSL_RC_CFG_CBASS_GLB_PID_SCHEME_MAX                                           (0x00000003U)

#define CSL_RC_CFG_CBASS_GLB_PID_RESETVAL                                             (0x66003901U)

/* DESTINATION_ID */

#define CSL_RC_CFG_CBASS_GLB_DESTINATION_ID_DEST_ID_MASK                              (0x000000FFU)
#define CSL_RC_CFG_CBASS_GLB_DESTINATION_ID_DEST_ID_SHIFT                             (0x00000000U)
#define CSL_RC_CFG_CBASS_GLB_DESTINATION_ID_DEST_ID_RESETVAL                          (0x00000000U)
#define CSL_RC_CFG_CBASS_GLB_DESTINATION_ID_DEST_ID_MAX                               (0x000000FFU)

#define CSL_RC_CFG_CBASS_GLB_DESTINATION_ID_RESETVAL                                  (0x00000000U)

/* EXCEPTION_LOGGING_CONTROL */

#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_CONTROL_DISABLE_F_MASK                 (0x00000001U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_CONTROL_DISABLE_F_SHIFT                (0x00000000U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_CONTROL_DISABLE_F_RESETVAL             (0x00000000U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_CONTROL_DISABLE_F_MAX                  (0x00000001U)

#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_CONTROL_DISABLE_PEND_MASK              (0x00000002U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_CONTROL_DISABLE_PEND_SHIFT             (0x00000001U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_CONTROL_DISABLE_PEND_RESETVAL          (0x00000000U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_CONTROL_DISABLE_PEND_MAX               (0x00000001U)

#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_CONTROL_RESETVAL                       (0x00000000U)

/* EXCEPTION_LOGGING_HEADER0 */

#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_DEST_ID_MASK                   (0x000000FFU)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_DEST_ID_SHIFT                  (0x00000000U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_DEST_ID_RESETVAL               (0x00000000U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_DEST_ID_MAX                    (0x000000FFU)

#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_SRC_ID_MASK                    (0x00FFFF00U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_SRC_ID_SHIFT                   (0x00000008U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_SRC_ID_RESETVAL                (0x00000000U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_SRC_ID_MAX                     (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_TYPE_F_MASK                    (0xFF000000U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_TYPE_F_SHIFT                   (0x00000018U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_TYPE_F_RESETVAL                (0x00000000U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_TYPE_F_MAX                     (0x000000FFU)

#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_RESETVAL                       (0x00000000U)

/* EXCEPTION_LOGGING_HEADER1 */

#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER1_CODE_MASK                      (0x00FF0000U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER1_CODE_SHIFT                     (0x00000010U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER1_CODE_RESETVAL                  (0x00000000U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER1_CODE_MAX                       (0x000000FFU)

#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER1_GROUP_MASK                     (0xFF000000U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER1_GROUP_SHIFT                    (0x00000018U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER1_GROUP_RESETVAL                 (0x00000000U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER1_GROUP_MAX                      (0x000000FFU)

#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_HEADER1_RESETVAL                       (0x00000000U)

/* EXCEPTION_LOGGING_DATA0 */

#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA0_ADDR_L_MASK                      (0xFFFFFFFFU)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA0_ADDR_L_SHIFT                     (0x00000000U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA0_ADDR_L_RESETVAL                  (0x00000000U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA0_ADDR_L_MAX                       (0xFFFFFFFFU)

#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA0_RESETVAL                         (0x00000000U)

/* EXCEPTION_LOGGING_DATA1 */

#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA1_ADDR_H_MASK                      (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA1_ADDR_H_SHIFT                     (0x00000000U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA1_ADDR_H_RESETVAL                  (0x00000000U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA1_ADDR_H_MAX                       (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA1_RESETVAL                         (0x00000000U)

/* EXCEPTION_LOGGING_DATA2 */

#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_PRIV_ID_MASK                     (0x000000FFU)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_PRIV_ID_SHIFT                    (0x00000000U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_PRIV_ID_RESETVAL                 (0x00000000U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_PRIV_ID_MAX                      (0x000000FFU)

#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_SECURE_MASK                      (0x00000100U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_SECURE_SHIFT                     (0x00000008U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_SECURE_RESETVAL                  (0x00000000U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_SECURE_MAX                       (0x00000001U)

#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_PRIV_MASK                        (0x00000200U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_PRIV_SHIFT                       (0x00000009U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_PRIV_RESETVAL                    (0x00000000U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_PRIV_MAX                         (0x00000001U)

#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_CACHEABLE_MASK                   (0x00000400U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_CACHEABLE_SHIFT                  (0x0000000AU)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_CACHEABLE_RESETVAL               (0x00000000U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_CACHEABLE_MAX                    (0x00000001U)

#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_DEBUG_MASK                       (0x00000800U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_DEBUG_SHIFT                      (0x0000000BU)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_DEBUG_RESETVAL                   (0x00000000U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_DEBUG_MAX                        (0x00000001U)

#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_READ_MASK                        (0x00001000U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_READ_SHIFT                       (0x0000000CU)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_READ_RESETVAL                    (0x00000000U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_READ_MAX                         (0x00000001U)

#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_WRITE_MASK                       (0x00002000U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_WRITE_SHIFT                      (0x0000000DU)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_WRITE_RESETVAL                   (0x00000000U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_WRITE_MAX                        (0x00000001U)

#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_ROUTEID_MASK                     (0x0FFF0000U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_ROUTEID_SHIFT                    (0x00000010U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_ROUTEID_RESETVAL                 (0x00000000U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_ROUTEID_MAX                      (0x00000FFFU)

#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA2_RESETVAL                         (0x00000000U)

/* EXCEPTION_LOGGING_DATA3 */

#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA3_BYTECNT_MASK                     (0x000003FFU)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA3_BYTECNT_SHIFT                    (0x00000000U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA3_BYTECNT_RESETVAL                 (0x00000000U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA3_BYTECNT_MAX                      (0x000003FFU)

#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_LOGGING_DATA3_RESETVAL                         (0x00000000U)

/* EXCEPTION_PEND_SET */

#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_PEND_SET_PEND_SET_MASK                         (0x00000001U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_PEND_SET_PEND_SET_SHIFT                        (0x00000000U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_PEND_SET_PEND_SET_RESETVAL                     (0x00000000U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_PEND_SET_PEND_SET_MAX                          (0x00000001U)

#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_PEND_SET_RESETVAL                              (0x00000000U)

/* EXCEPTION_PEND_CLEAR */

#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_PEND_CLEAR_PEND_CLR_MASK                       (0x00000001U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_PEND_CLEAR_PEND_CLR_SHIFT                      (0x00000000U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_PEND_CLEAR_PEND_CLR_RESETVAL                   (0x00000000U)
#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_PEND_CLEAR_PEND_CLR_MAX                        (0x00000001U)

#define CSL_RC_CFG_CBASS_GLB_EXCEPTION_PEND_CLEAR_RESETVAL                            (0x00000000U)

/**************************************************************************
* Hardware Region  : Config port MMR
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t ARMSS0_CPU0_CFG_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t ARMSS0_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t ARMSS0_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t ARMSS0_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t ARMSS0_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t ARMSS0_CPU0_CFG_SLV_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t ARMSS0_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t ARMSS0_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t ARMSS0_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t ARMSS0_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint8_t  Resv_1024[960];
    volatile uint32_t ARMSS0_CPU1_CFG_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t ARMSS0_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t ARMSS0_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t ARMSS0_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t ARMSS0_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_2048[992];
    volatile uint32_t ARMSS1_CPU0_CFG_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t ARMSS1_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t ARMSS1_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t ARMSS1_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t ARMSS1_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t ARMSS1_CPU0_CFG_SLV_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t ARMSS1_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t ARMSS1_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t ARMSS1_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t ARMSS1_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint8_t  Resv_3072[960];
    volatile uint32_t ARMSS1_CPU1_CFG_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t ARMSS1_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t ARMSS1_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t ARMSS1_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t ARMSS1_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_8192[5088];
    volatile uint32_t C66_COREPAC0_VBUSP_CFG_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t C66_COREPAC0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t C66_COREPAC0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t C66_COREPAC0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t C66_COREPAC0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_9216[992];
    volatile uint32_t C66_COREPAC1_VBUSP_CFG_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t C66_COREPAC1_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t C66_COREPAC1_VBUSP_CFG_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t C66_COREPAC1_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t C66_COREPAC1_VBUSP_CFG_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_12288[3040];
    volatile uint32_t MMCSD1_EMMCSDSS_CFG_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t MMCSD1_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t MMCSD1_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t MMCSD1_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t MMCSD1_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t MMCSD1_EMMCSDSS_CFG_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t MMCSD1_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t MMCSD1_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t MMCSD1_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t MMCSD1_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t MMCSD1_EMMCSDSS_CFG_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t MMCSD1_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t MMCSD1_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t MMCSD1_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t MMCSD1_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t MMCSD1_EMMCSDSS_CFG_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t MMCSD1_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t MMCSD1_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t MMCSD1_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t MMCSD1_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint8_t  Resv_13312[896];
    volatile uint32_t MMCSD2_EMMCSDSS_CFG_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t MMCSD2_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t MMCSD2_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t MMCSD2_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t MMCSD2_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t MMCSD2_EMMCSDSS_CFG_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t MMCSD2_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t MMCSD2_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t MMCSD2_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t MMCSD2_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t MMCSD2_EMMCSDSS_CFG_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t MMCSD2_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t MMCSD2_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t MMCSD2_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t MMCSD2_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t MMCSD2_EMMCSDSS_CFG_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t MMCSD2_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t MMCSD2_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t MMCSD2_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t MMCSD2_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint8_t  Resv_16384[2944];
    volatile uint32_t ELM0_ELM_CBA_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t ELM0_ELM_CBA_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t ELM0_ELM_CBA_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t ELM0_ELM_CBA_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t ELM0_ELM_CBA_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_18432[2016];
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_4_CONTROL;   /* Firewall Region 4 Control Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0;   /* Firewall Region 4 Permission 0 Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1;   /* Firewall Region 4 Permission 1 Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2;   /* Firewall Region 4 Permission 2 Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_4_START_ADDRESS_L;   /* Firewall Region 4 Start Address Low Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_4_START_ADDRESS_H;   /* Firewall Region 4 Start Address High Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_4_END_ADDRESS_L;   /* Firewall Region 4 End Address Low Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_4_END_ADDRESS_H;   /* Firewall Region 4 End Address High Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_5_CONTROL;   /* Firewall Region 5 Control Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0;   /* Firewall Region 5 Permission 0 Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1;   /* Firewall Region 5 Permission 1 Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2;   /* Firewall Region 5 Permission 2 Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_5_START_ADDRESS_L;   /* Firewall Region 5 Start Address Low Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_5_START_ADDRESS_H;   /* Firewall Region 5 Start Address High Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_5_END_ADDRESS_L;   /* Firewall Region 5 End Address Low Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_5_END_ADDRESS_H;   /* Firewall Region 5 End Address High Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_6_CONTROL;   /* Firewall Region 6 Control Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0;   /* Firewall Region 6 Permission 0 Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1;   /* Firewall Region 6 Permission 1 Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2;   /* Firewall Region 6 Permission 2 Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_6_START_ADDRESS_L;   /* Firewall Region 6 Start Address Low Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_6_START_ADDRESS_H;   /* Firewall Region 6 Start Address High Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_6_END_ADDRESS_L;   /* Firewall Region 6 End Address Low Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_6_END_ADDRESS_H;   /* Firewall Region 6 End Address High Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_7_CONTROL;   /* Firewall Region 7 Control Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0;   /* Firewall Region 7 Permission 0 Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1;   /* Firewall Region 7 Permission 1 Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2;   /* Firewall Region 7 Permission 2 Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_7_START_ADDRESS_L;   /* Firewall Region 7 Start Address Low Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_7_START_ADDRESS_H;   /* Firewall Region 7 Start Address High Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_7_END_ADDRESS_L;   /* Firewall Region 7 End Address Low Register */
    volatile uint32_t PRU_ICSSG0_PR1_SLV_FW_REGION_7_END_ADDRESS_H;   /* Firewall Region 7 End Address High Register */
    volatile uint8_t  Resv_19456[768];
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_4_CONTROL;   /* Firewall Region 4 Control Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0;   /* Firewall Region 4 Permission 0 Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1;   /* Firewall Region 4 Permission 1 Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2;   /* Firewall Region 4 Permission 2 Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_4_START_ADDRESS_L;   /* Firewall Region 4 Start Address Low Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_4_START_ADDRESS_H;   /* Firewall Region 4 Start Address High Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_4_END_ADDRESS_L;   /* Firewall Region 4 End Address Low Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_4_END_ADDRESS_H;   /* Firewall Region 4 End Address High Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_5_CONTROL;   /* Firewall Region 5 Control Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0;   /* Firewall Region 5 Permission 0 Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1;   /* Firewall Region 5 Permission 1 Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2;   /* Firewall Region 5 Permission 2 Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_5_START_ADDRESS_L;   /* Firewall Region 5 Start Address Low Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_5_START_ADDRESS_H;   /* Firewall Region 5 Start Address High Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_5_END_ADDRESS_L;   /* Firewall Region 5 End Address Low Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_5_END_ADDRESS_H;   /* Firewall Region 5 End Address High Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_6_CONTROL;   /* Firewall Region 6 Control Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0;   /* Firewall Region 6 Permission 0 Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1;   /* Firewall Region 6 Permission 1 Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2;   /* Firewall Region 6 Permission 2 Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_6_START_ADDRESS_L;   /* Firewall Region 6 Start Address Low Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_6_START_ADDRESS_H;   /* Firewall Region 6 Start Address High Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_6_END_ADDRESS_L;   /* Firewall Region 6 End Address Low Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_6_END_ADDRESS_H;   /* Firewall Region 6 End Address High Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_7_CONTROL;   /* Firewall Region 7 Control Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0;   /* Firewall Region 7 Permission 0 Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1;   /* Firewall Region 7 Permission 1 Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2;   /* Firewall Region 7 Permission 2 Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_7_START_ADDRESS_L;   /* Firewall Region 7 Start Address Low Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_7_START_ADDRESS_H;   /* Firewall Region 7 Start Address High Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_7_END_ADDRESS_L;   /* Firewall Region 7 End Address Low Register */
    volatile uint32_t PRU_ICSSG1_PR1_SLV_FW_REGION_7_END_ADDRESS_H;   /* Firewall Region 7 End Address High Register */
    volatile uint8_t  Resv_22528[2816];
    volatile uint32_t CPSW0_S_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t CPSW0_S_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t CPSW0_S_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t CPSW0_S_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t CPSW0_S_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t CPSW0_S_VBUSP_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t CPSW0_S_VBUSP_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t CPSW0_S_VBUSP_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t CPSW0_S_VBUSP_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t CPSW0_S_VBUSP_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint8_t  Resv_24576[1984];
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_4_CONTROL;   /* Firewall Region 4 Control Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0;   /* Firewall Region 4 Permission 0 Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1;   /* Firewall Region 4 Permission 1 Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2;   /* Firewall Region 4 Permission 2 Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_4_START_ADDRESS_L;   /* Firewall Region 4 Start Address Low Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_4_START_ADDRESS_H;   /* Firewall Region 4 Start Address High Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_4_END_ADDRESS_L;   /* Firewall Region 4 End Address Low Register */
    volatile uint32_t SA2_UL0_SA_UL_CFG_FW_REGION_4_END_ADDRESS_H;   /* Firewall Region 4 End Address High Register */
    volatile uint8_t  Resv_26624[1888];
    volatile uint32_t VPFE0_RATCFG_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t VPFE0_RATCFG_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t VPFE0_RATCFG_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t VPFE0_RATCFG_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t VPFE0_RATCFG_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t VPFE0_RATCFG_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t VPFE0_RATCFG_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t VPFE0_RATCFG_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_27648[992];
    volatile uint32_t VPFE0_VBUSP_CFG_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t VPFE0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t VPFE0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t VPFE0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t VPFE0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_28672[992];
    volatile uint32_t VPE0_RATCFG_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t VPE0_RATCFG_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t VPE0_RATCFG_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t VPE0_RATCFG_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t VPE0_RATCFG_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t VPE0_RATCFG_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t VPE0_RATCFG_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t VPE0_RATCFG_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_29696[992];
    volatile uint32_t VPE0_VPECFG_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_4_CONTROL;   /* Firewall Region 4 Control Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_4_PERMISSION_0;   /* Firewall Region 4 Permission 0 Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_4_PERMISSION_1;   /* Firewall Region 4 Permission 1 Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_4_PERMISSION_2;   /* Firewall Region 4 Permission 2 Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_4_START_ADDRESS_L;   /* Firewall Region 4 Start Address Low Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_4_START_ADDRESS_H;   /* Firewall Region 4 Start Address High Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_4_END_ADDRESS_L;   /* Firewall Region 4 End Address Low Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_4_END_ADDRESS_H;   /* Firewall Region 4 End Address High Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_5_CONTROL;   /* Firewall Region 5 Control Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_5_PERMISSION_0;   /* Firewall Region 5 Permission 0 Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_5_PERMISSION_1;   /* Firewall Region 5 Permission 1 Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_5_PERMISSION_2;   /* Firewall Region 5 Permission 2 Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_5_START_ADDRESS_L;   /* Firewall Region 5 Start Address Low Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_5_START_ADDRESS_H;   /* Firewall Region 5 Start Address High Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_5_END_ADDRESS_L;   /* Firewall Region 5 End Address Low Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_5_END_ADDRESS_H;   /* Firewall Region 5 End Address High Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_6_CONTROL;   /* Firewall Region 6 Control Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_6_PERMISSION_0;   /* Firewall Region 6 Permission 0 Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_6_PERMISSION_1;   /* Firewall Region 6 Permission 1 Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_6_PERMISSION_2;   /* Firewall Region 6 Permission 2 Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_6_START_ADDRESS_L;   /* Firewall Region 6 Start Address Low Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_6_START_ADDRESS_H;   /* Firewall Region 6 Start Address High Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_6_END_ADDRESS_L;   /* Firewall Region 6 End Address Low Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_6_END_ADDRESS_H;   /* Firewall Region 6 End Address High Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_7_CONTROL;   /* Firewall Region 7 Control Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_7_PERMISSION_0;   /* Firewall Region 7 Permission 0 Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_7_PERMISSION_1;   /* Firewall Region 7 Permission 1 Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_7_PERMISSION_2;   /* Firewall Region 7 Permission 2 Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_7_START_ADDRESS_L;   /* Firewall Region 7 Start Address Low Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_7_START_ADDRESS_H;   /* Firewall Region 7 Start Address High Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_7_END_ADDRESS_L;   /* Firewall Region 7 End Address Low Register */
    volatile uint32_t VPE0_VPECFG_FW_REGION_7_END_ADDRESS_H;   /* Firewall Region 7 End Address High Register */
    volatile uint8_t  Resv_30720[768];
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_4_CONTROL;   /* Firewall Region 4 Control Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0;   /* Firewall Region 4 Permission 0 Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1;   /* Firewall Region 4 Permission 1 Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2;   /* Firewall Region 4 Permission 2 Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_4_START_ADDRESS_L;   /* Firewall Region 4 Start Address Low Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_4_START_ADDRESS_H;   /* Firewall Region 4 Start Address High Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_4_END_ADDRESS_L;   /* Firewall Region 4 End Address Low Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_4_END_ADDRESS_H;   /* Firewall Region 4 End Address High Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_5_CONTROL;   /* Firewall Region 5 Control Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0;   /* Firewall Region 5 Permission 0 Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1;   /* Firewall Region 5 Permission 1 Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2;   /* Firewall Region 5 Permission 2 Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_5_START_ADDRESS_L;   /* Firewall Region 5 Start Address Low Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_5_START_ADDRESS_H;   /* Firewall Region 5 Start Address High Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_5_END_ADDRESS_L;   /* Firewall Region 5 End Address Low Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_5_END_ADDRESS_H;   /* Firewall Region 5 End Address High Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_6_CONTROL;   /* Firewall Region 6 Control Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0;   /* Firewall Region 6 Permission 0 Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1;   /* Firewall Region 6 Permission 1 Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2;   /* Firewall Region 6 Permission 2 Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_6_START_ADDRESS_L;   /* Firewall Region 6 Start Address Low Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_6_START_ADDRESS_H;   /* Firewall Region 6 Start Address High Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_6_END_ADDRESS_L;   /* Firewall Region 6 End Address Low Register */
    volatile uint32_t NAVSS0_NBSS_CFG_FW_REGION_6_END_ADDRESS_H;   /* Firewall Region 6 End Address High Register */
    volatile uint8_t  Resv_32768[1824];
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_CONTROL;   /* Firewall Region 4 Control Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0;   /* Firewall Region 4 Permission 0 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1;   /* Firewall Region 4 Permission 1 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2;   /* Firewall Region 4 Permission 2 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_START_ADDRESS_L;   /* Firewall Region 4 Start Address Low Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_START_ADDRESS_H;   /* Firewall Region 4 Start Address High Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_END_ADDRESS_L;   /* Firewall Region 4 End Address Low Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_END_ADDRESS_H;   /* Firewall Region 4 End Address High Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_CONTROL;   /* Firewall Region 5 Control Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0;   /* Firewall Region 5 Permission 0 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1;   /* Firewall Region 5 Permission 1 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2;   /* Firewall Region 5 Permission 2 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_START_ADDRESS_L;   /* Firewall Region 5 Start Address Low Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_START_ADDRESS_H;   /* Firewall Region 5 Start Address High Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_END_ADDRESS_L;   /* Firewall Region 5 End Address Low Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_END_ADDRESS_H;   /* Firewall Region 5 End Address High Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_CONTROL;   /* Firewall Region 6 Control Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0;   /* Firewall Region 6 Permission 0 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1;   /* Firewall Region 6 Permission 1 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2;   /* Firewall Region 6 Permission 2 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_START_ADDRESS_L;   /* Firewall Region 6 Start Address Low Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_START_ADDRESS_H;   /* Firewall Region 6 Start Address High Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_END_ADDRESS_L;   /* Firewall Region 6 End Address Low Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_END_ADDRESS_H;   /* Firewall Region 6 End Address High Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_CONTROL;   /* Firewall Region 7 Control Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0;   /* Firewall Region 7 Permission 0 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1;   /* Firewall Region 7 Permission 1 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2;   /* Firewall Region 7 Permission 2 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_START_ADDRESS_L;   /* Firewall Region 7 Start Address Low Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_START_ADDRESS_H;   /* Firewall Region 7 Start Address High Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_END_ADDRESS_L;   /* Firewall Region 7 End Address Low Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_END_ADDRESS_H;   /* Firewall Region 7 End Address High Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_CONTROL;   /* Firewall Region 8 Control Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0;   /* Firewall Region 8 Permission 0 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1;   /* Firewall Region 8 Permission 1 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2;   /* Firewall Region 8 Permission 2 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_START_ADDRESS_L;   /* Firewall Region 8 Start Address Low Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_START_ADDRESS_H;   /* Firewall Region 8 Start Address High Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_END_ADDRESS_L;   /* Firewall Region 8 End Address Low Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_END_ADDRESS_H;   /* Firewall Region 8 End Address High Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_CONTROL;   /* Firewall Region 9 Control Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0;   /* Firewall Region 9 Permission 0 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1;   /* Firewall Region 9 Permission 1 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2;   /* Firewall Region 9 Permission 2 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_START_ADDRESS_L;   /* Firewall Region 9 Start Address Low Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_START_ADDRESS_H;   /* Firewall Region 9 Start Address High Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_END_ADDRESS_L;   /* Firewall Region 9 End Address Low Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_END_ADDRESS_H;   /* Firewall Region 9 End Address High Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_CONTROL;   /* Firewall Region 10 Control Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0;   /* Firewall Region 10 Permission 0 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1;   /* Firewall Region 10 Permission 1 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2;   /* Firewall Region 10 Permission 2 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_START_ADDRESS_L;   /* Firewall Region 10 Start Address Low Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_START_ADDRESS_H;   /* Firewall Region 10 Start Address High Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_END_ADDRESS_L;   /* Firewall Region 10 End Address Low Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_END_ADDRESS_H;   /* Firewall Region 10 End Address High Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_CONTROL;   /* Firewall Region 11 Control Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0;   /* Firewall Region 11 Permission 0 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1;   /* Firewall Region 11 Permission 1 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2;   /* Firewall Region 11 Permission 2 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_START_ADDRESS_L;   /* Firewall Region 11 Start Address Low Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_START_ADDRESS_H;   /* Firewall Region 11 Start Address High Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_END_ADDRESS_L;   /* Firewall Region 11 End Address Low Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_END_ADDRESS_H;   /* Firewall Region 11 End Address High Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_CONTROL;   /* Firewall Region 12 Control Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0;   /* Firewall Region 12 Permission 0 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1;   /* Firewall Region 12 Permission 1 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2;   /* Firewall Region 12 Permission 2 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_START_ADDRESS_L;   /* Firewall Region 12 Start Address Low Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_START_ADDRESS_H;   /* Firewall Region 12 Start Address High Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_END_ADDRESS_L;   /* Firewall Region 12 End Address Low Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_END_ADDRESS_H;   /* Firewall Region 12 End Address High Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_CONTROL;   /* Firewall Region 13 Control Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0;   /* Firewall Region 13 Permission 0 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1;   /* Firewall Region 13 Permission 1 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2;   /* Firewall Region 13 Permission 2 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_START_ADDRESS_L;   /* Firewall Region 13 Start Address Low Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_START_ADDRESS_H;   /* Firewall Region 13 Start Address High Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_END_ADDRESS_L;   /* Firewall Region 13 End Address Low Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_END_ADDRESS_H;   /* Firewall Region 13 End Address High Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_CONTROL;   /* Firewall Region 14 Control Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0;   /* Firewall Region 14 Permission 0 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1;   /* Firewall Region 14 Permission 1 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2;   /* Firewall Region 14 Permission 2 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_START_ADDRESS_L;   /* Firewall Region 14 Start Address Low Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_START_ADDRESS_H;   /* Firewall Region 14 Start Address High Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_END_ADDRESS_L;   /* Firewall Region 14 End Address Low Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_END_ADDRESS_H;   /* Firewall Region 14 End Address High Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_CONTROL;   /* Firewall Region 15 Control Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0;   /* Firewall Region 15 Permission 0 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1;   /* Firewall Region 15 Permission 1 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2;   /* Firewall Region 15 Permission 2 Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_START_ADDRESS_L;   /* Firewall Region 15 Start Address Low Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_START_ADDRESS_H;   /* Firewall Region 15 Start Address High Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_END_ADDRESS_L;   /* Firewall Region 15 End Address Low Register */
    volatile uint32_t COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_END_ADDRESS_H;   /* Firewall Region 15 End Address High Register */
    volatile uint8_t  Resv_34816[1536];
    volatile uint32_t IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_40960[6112];
    volatile uint32_t ECC_AGGR11_CFG_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t ECC_AGGR11_CFG_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t ECC_AGGR11_CFG_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t ECC_AGGR11_CFG_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t ECC_AGGR11_CFG_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_41984[992];
    volatile uint32_t ECC_AGGR4_CFG_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t ECC_AGGR4_CFG_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t ECC_AGGR4_CFG_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t ECC_AGGR4_CFG_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t ECC_AGGR4_CFG_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_43008[992];
    volatile uint32_t ECC_AGGR16_CFG_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t ECC_AGGR16_CFG_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t ECC_AGGR16_CFG_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t ECC_AGGR16_CFG_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t ECC_AGGR16_CFG_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_44032[992];
    volatile uint32_t ECC_AGGR17_CFG_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t ECC_AGGR17_CFG_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t ECC_AGGR17_CFG_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t ECC_AGGR17_CFG_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t ECC_AGGR17_CFG_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_45056[992];
    volatile uint32_t ECC_AGGR18_CFG_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t ECC_AGGR18_CFG_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t ECC_AGGR18_CFG_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t ECC_AGGR18_CFG_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t ECC_AGGR18_CFG_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_46080[992];
    volatile uint32_t ECC_AGGR19_CFG_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t ECC_AGGR19_CFG_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t ECC_AGGR19_CFG_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t ECC_AGGR19_CFG_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t ECC_AGGR19_CFG_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_47104[992];
    volatile uint32_t ECC_AGGR7_CFG_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t ECC_AGGR7_CFG_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t ECC_AGGR7_CFG_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t ECC_AGGR7_CFG_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t ECC_AGGR7_CFG_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_48128[992];
    volatile uint32_t ECC_AGGR10_CFG_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t ECC_AGGR10_CFG_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t ECC_AGGR10_CFG_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t ECC_AGGR10_CFG_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t ECC_AGGR10_CFG_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_49152[992];
    volatile uint32_t PBIST7_CFG_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t PBIST7_CFG_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t PBIST7_CFG_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t PBIST7_CFG_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t PBIST7_CFG_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t PBIST7_CFG_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t PBIST7_CFG_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t PBIST7_CFG_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_50176[992];
    volatile uint32_t PBIST8_CFG_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t PBIST8_CFG_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t PBIST8_CFG_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t PBIST8_CFG_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t PBIST8_CFG_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t PBIST8_CFG_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t PBIST8_CFG_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t PBIST8_CFG_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_51200[992];
    volatile uint32_t PBIST9_CFG_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t PBIST9_CFG_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t PBIST9_CFG_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t PBIST9_CFG_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t PBIST9_CFG_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t PBIST9_CFG_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t PBIST9_CFG_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t PBIST9_CFG_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_52224[992];
    volatile uint32_t PBIST10_CFG_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t PBIST10_CFG_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t PBIST10_CFG_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t PBIST10_CFG_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t PBIST10_CFG_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t PBIST10_CFG_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t PBIST10_CFG_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t PBIST10_CFG_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_53248[992];
    volatile uint32_t PBIST11_CFG_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t PBIST11_CFG_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t PBIST11_CFG_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t PBIST11_CFG_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t PBIST11_CFG_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t PBIST11_CFG_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t PBIST11_CFG_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t PBIST11_CFG_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_63488[10208];
    volatile uint32_t CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_64512[992];
    volatile uint32_t CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
} CSL_rc_cfg_cbass_fwRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_CONTROL        (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0   (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1   (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2   (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_L (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_H (0x00000014U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_L  (0x00000018U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_H  (0x0000001CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_CONTROL        (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0   (0x00000024U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1   (0x00000028U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2   (0x0000002CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_L (0x00000030U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_H (0x00000034U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_L  (0x00000038U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_H  (0x0000003CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_CONTROL        (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0   (0x00000404U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1   (0x00000408U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2   (0x0000040CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_L (0x00000410U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_H (0x00000414U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_L  (0x00000418U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_H  (0x0000041CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_CONTROL        (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0   (0x00000804U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1   (0x00000808U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2   (0x0000080CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_L (0x00000810U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_H (0x00000814U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_L  (0x00000818U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_H  (0x0000081CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_CONTROL        (0x00000820U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0   (0x00000824U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1   (0x00000828U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2   (0x0000082CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_L (0x00000830U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_H (0x00000834U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_L  (0x00000838U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_H  (0x0000083CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_CONTROL        (0x00000C00U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0   (0x00000C04U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1   (0x00000C08U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2   (0x00000C0CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_L (0x00000C10U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_H (0x00000C14U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_L  (0x00000C18U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_H  (0x00000C1CU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_CONTROL      (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0 (0x00002004U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1 (0x00002008U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2 (0x0000200CU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L (0x00002010U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_H (0x00002014U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L (0x00002018U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_H (0x0000201CU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_CONTROL      (0x00002400U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0 (0x00002404U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1 (0x00002408U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2 (0x0000240CU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L (0x00002410U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_START_ADDRESS_H (0x00002414U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L (0x00002418U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_END_ADDRESS_H (0x0000241CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_CONTROL        (0x00003000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0   (0x00003004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1   (0x00003008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2   (0x0000300CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_L (0x00003010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_H (0x00003014U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_L  (0x00003018U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_H  (0x0000301CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_CONTROL        (0x00003020U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0   (0x00003024U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1   (0x00003028U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2   (0x0000302CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_L (0x00003030U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_H (0x00003034U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_L  (0x00003038U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_H  (0x0000303CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_CONTROL        (0x00003040U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0   (0x00003044U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1   (0x00003048U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2   (0x0000304CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_L (0x00003050U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_H (0x00003054U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_L  (0x00003058U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_H  (0x0000305CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_CONTROL        (0x00003060U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0   (0x00003064U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1   (0x00003068U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2   (0x0000306CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_L (0x00003070U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_H (0x00003074U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_L  (0x00003078U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_H  (0x0000307CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_CONTROL        (0x00003400U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0   (0x00003404U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1   (0x00003408U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2   (0x0000340CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_L (0x00003410U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_H (0x00003414U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_L  (0x00003418U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_H  (0x0000341CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_CONTROL        (0x00003420U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0   (0x00003424U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1   (0x00003428U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2   (0x0000342CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_L (0x00003430U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_H (0x00003434U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_L  (0x00003438U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_H  (0x0000343CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_CONTROL        (0x00003440U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0   (0x00003444U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1   (0x00003448U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2   (0x0000344CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_L (0x00003450U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_H (0x00003454U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_L  (0x00003458U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_H  (0x0000345CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_CONTROL        (0x00003460U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0   (0x00003464U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1   (0x00003468U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2   (0x0000346CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_L (0x00003470U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_H (0x00003474U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_L  (0x00003478U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_H  (0x0000347CU)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_CONTROL                   (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0              (0x00004004U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1              (0x00004008U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2              (0x0000400CU)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_START_ADDRESS_L           (0x00004010U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_START_ADDRESS_H           (0x00004014U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_END_ADDRESS_L             (0x00004018U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_END_ADDRESS_H             (0x0000401CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_CONTROL          (0x00004800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0     (0x00004804U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1     (0x00004808U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2     (0x0000480CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_START_ADDRESS_L  (0x00004810U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_START_ADDRESS_H  (0x00004814U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_END_ADDRESS_L    (0x00004818U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_END_ADDRESS_H    (0x0000481CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_CONTROL          (0x00004820U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0     (0x00004824U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1     (0x00004828U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2     (0x0000482CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_START_ADDRESS_L  (0x00004830U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_START_ADDRESS_H  (0x00004834U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_END_ADDRESS_L    (0x00004838U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_END_ADDRESS_H    (0x0000483CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_CONTROL          (0x00004840U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0     (0x00004844U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1     (0x00004848U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2     (0x0000484CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_START_ADDRESS_L  (0x00004850U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_START_ADDRESS_H  (0x00004854U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_END_ADDRESS_L    (0x00004858U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_END_ADDRESS_H    (0x0000485CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_CONTROL          (0x00004860U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0     (0x00004864U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1     (0x00004868U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2     (0x0000486CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_START_ADDRESS_L  (0x00004870U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_START_ADDRESS_H  (0x00004874U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_END_ADDRESS_L    (0x00004878U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_END_ADDRESS_H    (0x0000487CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_CONTROL          (0x00004880U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0     (0x00004884U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1     (0x00004888U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2     (0x0000488CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_START_ADDRESS_L  (0x00004890U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_START_ADDRESS_H  (0x00004894U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_END_ADDRESS_L    (0x00004898U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_END_ADDRESS_H    (0x0000489CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_CONTROL          (0x000048A0U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0     (0x000048A4U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1     (0x000048A8U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2     (0x000048ACU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_START_ADDRESS_L  (0x000048B0U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_START_ADDRESS_H  (0x000048B4U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_END_ADDRESS_L    (0x000048B8U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_END_ADDRESS_H    (0x000048BCU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_CONTROL          (0x000048C0U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0     (0x000048C4U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1     (0x000048C8U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2     (0x000048CCU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_START_ADDRESS_L  (0x000048D0U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_START_ADDRESS_H  (0x000048D4U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_END_ADDRESS_L    (0x000048D8U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_END_ADDRESS_H    (0x000048DCU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_CONTROL          (0x000048E0U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0     (0x000048E4U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1     (0x000048E8U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2     (0x000048ECU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_START_ADDRESS_L  (0x000048F0U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_START_ADDRESS_H  (0x000048F4U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_END_ADDRESS_L    (0x000048F8U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_END_ADDRESS_H    (0x000048FCU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_CONTROL          (0x00004C00U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0     (0x00004C04U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1     (0x00004C08U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2     (0x00004C0CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_START_ADDRESS_L  (0x00004C10U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_START_ADDRESS_H  (0x00004C14U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_END_ADDRESS_L    (0x00004C18U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_END_ADDRESS_H    (0x00004C1CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_CONTROL          (0x00004C20U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0     (0x00004C24U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1     (0x00004C28U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2     (0x00004C2CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_START_ADDRESS_L  (0x00004C30U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_START_ADDRESS_H  (0x00004C34U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_END_ADDRESS_L    (0x00004C38U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_END_ADDRESS_H    (0x00004C3CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_CONTROL          (0x00004C40U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0     (0x00004C44U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1     (0x00004C48U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2     (0x00004C4CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_START_ADDRESS_L  (0x00004C50U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_START_ADDRESS_H  (0x00004C54U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_END_ADDRESS_L    (0x00004C58U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_END_ADDRESS_H    (0x00004C5CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_CONTROL          (0x00004C60U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0     (0x00004C64U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1     (0x00004C68U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2     (0x00004C6CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_START_ADDRESS_L  (0x00004C70U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_START_ADDRESS_H  (0x00004C74U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_END_ADDRESS_L    (0x00004C78U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_END_ADDRESS_H    (0x00004C7CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_CONTROL          (0x00004C80U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0     (0x00004C84U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1     (0x00004C88U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2     (0x00004C8CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_START_ADDRESS_L  (0x00004C90U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_START_ADDRESS_H  (0x00004C94U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_END_ADDRESS_L    (0x00004C98U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_END_ADDRESS_H    (0x00004C9CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_CONTROL          (0x00004CA0U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0     (0x00004CA4U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1     (0x00004CA8U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2     (0x00004CACU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_START_ADDRESS_L  (0x00004CB0U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_START_ADDRESS_H  (0x00004CB4U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_END_ADDRESS_L    (0x00004CB8U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_END_ADDRESS_H    (0x00004CBCU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_CONTROL          (0x00004CC0U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0     (0x00004CC4U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1     (0x00004CC8U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2     (0x00004CCCU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_START_ADDRESS_L  (0x00004CD0U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_START_ADDRESS_H  (0x00004CD4U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_END_ADDRESS_L    (0x00004CD8U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_END_ADDRESS_H    (0x00004CDCU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_CONTROL          (0x00004CE0U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0     (0x00004CE4U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1     (0x00004CE8U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2     (0x00004CECU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_START_ADDRESS_L  (0x00004CF0U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_START_ADDRESS_H  (0x00004CF4U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_END_ADDRESS_L    (0x00004CF8U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_END_ADDRESS_H    (0x00004CFCU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_CONTROL            (0x00005800U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0       (0x00005804U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1       (0x00005808U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2       (0x0000580CU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_START_ADDRESS_L    (0x00005810U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_START_ADDRESS_H    (0x00005814U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_END_ADDRESS_L      (0x00005818U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_END_ADDRESS_H      (0x0000581CU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_CONTROL            (0x00005820U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0       (0x00005824U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1       (0x00005828U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2       (0x0000582CU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_START_ADDRESS_L    (0x00005830U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_START_ADDRESS_H    (0x00005834U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_END_ADDRESS_L      (0x00005838U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_END_ADDRESS_H      (0x0000583CU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_CONTROL              (0x00006000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0         (0x00006004U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1         (0x00006008U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2         (0x0000600CU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_START_ADDRESS_L      (0x00006010U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_START_ADDRESS_H      (0x00006014U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_END_ADDRESS_L        (0x00006018U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_END_ADDRESS_H        (0x0000601CU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_CONTROL              (0x00006020U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0         (0x00006024U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1         (0x00006028U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2         (0x0000602CU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_START_ADDRESS_L      (0x00006030U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_START_ADDRESS_H      (0x00006034U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_END_ADDRESS_L        (0x00006038U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_END_ADDRESS_H        (0x0000603CU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_CONTROL              (0x00006040U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0         (0x00006044U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1         (0x00006048U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2         (0x0000604CU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_START_ADDRESS_L      (0x00006050U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_START_ADDRESS_H      (0x00006054U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_END_ADDRESS_L        (0x00006058U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_END_ADDRESS_H        (0x0000605CU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_CONTROL              (0x00006060U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0         (0x00006064U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1         (0x00006068U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2         (0x0000606CU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_START_ADDRESS_L      (0x00006070U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_START_ADDRESS_H      (0x00006074U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_END_ADDRESS_L        (0x00006078U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_END_ADDRESS_H        (0x0000607CU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_CONTROL              (0x00006080U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0         (0x00006084U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1         (0x00006088U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2         (0x0000608CU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_START_ADDRESS_L      (0x00006090U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_START_ADDRESS_H      (0x00006094U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_END_ADDRESS_L        (0x00006098U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_END_ADDRESS_H        (0x0000609CU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_CONTROL                   (0x00006800U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0              (0x00006804U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1              (0x00006808U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2              (0x0000680CU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_START_ADDRESS_L           (0x00006810U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_START_ADDRESS_H           (0x00006814U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_END_ADDRESS_L             (0x00006818U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_END_ADDRESS_H             (0x0000681CU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_CONTROL                (0x00006C00U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0           (0x00006C04U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1           (0x00006C08U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2           (0x00006C0CU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L        (0x00006C10U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_H        (0x00006C14U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L          (0x00006C18U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_H          (0x00006C1CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_CONTROL                    (0x00007000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0               (0x00007004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1               (0x00007008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2               (0x0000700CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_START_ADDRESS_L            (0x00007010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_START_ADDRESS_H            (0x00007014U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_END_ADDRESS_L              (0x00007018U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_END_ADDRESS_H              (0x0000701CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_CONTROL                    (0x00007400U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0               (0x00007404U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1               (0x00007408U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2               (0x0000740CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_START_ADDRESS_L            (0x00007410U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_START_ADDRESS_H            (0x00007414U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_END_ADDRESS_L              (0x00007418U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_END_ADDRESS_H              (0x0000741CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_CONTROL                    (0x00007420U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0               (0x00007424U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1               (0x00007428U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2               (0x0000742CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_START_ADDRESS_L            (0x00007430U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_START_ADDRESS_H            (0x00007434U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_END_ADDRESS_L              (0x00007438U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_END_ADDRESS_H              (0x0000743CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_CONTROL                    (0x00007440U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0               (0x00007444U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1               (0x00007448U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2               (0x0000744CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_START_ADDRESS_L            (0x00007450U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_START_ADDRESS_H            (0x00007454U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_END_ADDRESS_L              (0x00007458U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_END_ADDRESS_H              (0x0000745CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_CONTROL                    (0x00007460U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0               (0x00007464U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1               (0x00007468U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2               (0x0000746CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_START_ADDRESS_L            (0x00007470U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_START_ADDRESS_H            (0x00007474U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_END_ADDRESS_L              (0x00007478U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_END_ADDRESS_H              (0x0000747CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_CONTROL                    (0x00007480U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0               (0x00007484U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1               (0x00007488U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2               (0x0000748CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_START_ADDRESS_L            (0x00007490U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_START_ADDRESS_H            (0x00007494U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_END_ADDRESS_L              (0x00007498U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_END_ADDRESS_H              (0x0000749CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_CONTROL                    (0x000074A0U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0               (0x000074A4U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1               (0x000074A8U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2               (0x000074ACU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_START_ADDRESS_L            (0x000074B0U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_START_ADDRESS_H            (0x000074B4U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_END_ADDRESS_L              (0x000074B8U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_END_ADDRESS_H              (0x000074BCU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_CONTROL                    (0x000074C0U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0               (0x000074C4U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1               (0x000074C8U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2               (0x000074CCU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_START_ADDRESS_L            (0x000074D0U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_START_ADDRESS_H            (0x000074D4U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_END_ADDRESS_L              (0x000074D8U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_END_ADDRESS_H              (0x000074DCU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_CONTROL                    (0x000074E0U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0               (0x000074E4U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1               (0x000074E8U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2               (0x000074ECU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_START_ADDRESS_L            (0x000074F0U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_START_ADDRESS_H            (0x000074F4U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_END_ADDRESS_L              (0x000074F8U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_END_ADDRESS_H              (0x000074FCU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_CONTROL            (0x00007800U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0       (0x00007804U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1       (0x00007808U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2       (0x0000780CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_START_ADDRESS_L    (0x00007810U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_START_ADDRESS_H    (0x00007814U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_END_ADDRESS_L      (0x00007818U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_END_ADDRESS_H      (0x0000781CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_CONTROL            (0x00007820U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0       (0x00007824U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1       (0x00007828U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2       (0x0000782CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_START_ADDRESS_L    (0x00007830U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_START_ADDRESS_H    (0x00007834U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_END_ADDRESS_L      (0x00007838U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_END_ADDRESS_H      (0x0000783CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_CONTROL            (0x00007840U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0       (0x00007844U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1       (0x00007848U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2       (0x0000784CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_START_ADDRESS_L    (0x00007850U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_START_ADDRESS_H    (0x00007854U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_END_ADDRESS_L      (0x00007858U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_END_ADDRESS_H      (0x0000785CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_CONTROL            (0x00007860U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0       (0x00007864U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1       (0x00007868U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2       (0x0000786CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_START_ADDRESS_L    (0x00007870U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_START_ADDRESS_H    (0x00007874U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_END_ADDRESS_L      (0x00007878U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_END_ADDRESS_H      (0x0000787CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_CONTROL            (0x00007880U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0       (0x00007884U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1       (0x00007888U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2       (0x0000788CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_START_ADDRESS_L    (0x00007890U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_START_ADDRESS_H    (0x00007894U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_END_ADDRESS_L      (0x00007898U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_END_ADDRESS_H      (0x0000789CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_CONTROL            (0x000078A0U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0       (0x000078A4U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1       (0x000078A8U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2       (0x000078ACU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_START_ADDRESS_L    (0x000078B0U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_START_ADDRESS_H    (0x000078B4U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_END_ADDRESS_L      (0x000078B8U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_END_ADDRESS_H      (0x000078BCU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_CONTROL            (0x000078C0U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0       (0x000078C4U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1       (0x000078C8U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2       (0x000078CCU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_START_ADDRESS_L    (0x000078D0U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_START_ADDRESS_H    (0x000078D4U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_END_ADDRESS_L      (0x000078D8U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_END_ADDRESS_H      (0x000078DCU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_CONTROL (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0 (0x00008004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1 (0x00008008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2 (0x0000800CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L (0x00008010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_H (0x00008014U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L (0x00008018U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_H (0x0000801CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_CONTROL (0x00008020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0 (0x00008024U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1 (0x00008028U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2 (0x0000802CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_START_ADDRESS_L (0x00008030U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_START_ADDRESS_H (0x00008034U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_END_ADDRESS_L (0x00008038U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_END_ADDRESS_H (0x0000803CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_CONTROL (0x00008040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0 (0x00008044U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1 (0x00008048U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2 (0x0000804CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_START_ADDRESS_L (0x00008050U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_START_ADDRESS_H (0x00008054U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_END_ADDRESS_L (0x00008058U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_END_ADDRESS_H (0x0000805CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_CONTROL (0x00008060U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0 (0x00008064U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1 (0x00008068U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2 (0x0000806CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_START_ADDRESS_L (0x00008070U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_START_ADDRESS_H (0x00008074U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_END_ADDRESS_L (0x00008078U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_END_ADDRESS_H (0x0000807CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_CONTROL (0x00008080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0 (0x00008084U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1 (0x00008088U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2 (0x0000808CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_START_ADDRESS_L (0x00008090U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_START_ADDRESS_H (0x00008094U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_END_ADDRESS_L (0x00008098U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_END_ADDRESS_H (0x0000809CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_CONTROL (0x000080A0U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0 (0x000080A4U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1 (0x000080A8U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2 (0x000080ACU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_START_ADDRESS_L (0x000080B0U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_START_ADDRESS_H (0x000080B4U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_END_ADDRESS_L (0x000080B8U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_END_ADDRESS_H (0x000080BCU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_CONTROL (0x000080C0U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0 (0x000080C4U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1 (0x000080C8U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2 (0x000080CCU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_START_ADDRESS_L (0x000080D0U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_START_ADDRESS_H (0x000080D4U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_END_ADDRESS_L (0x000080D8U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_END_ADDRESS_H (0x000080DCU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_CONTROL (0x000080E0U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0 (0x000080E4U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1 (0x000080E8U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2 (0x000080ECU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_START_ADDRESS_L (0x000080F0U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_START_ADDRESS_H (0x000080F4U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_END_ADDRESS_L (0x000080F8U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_END_ADDRESS_H (0x000080FCU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_CONTROL (0x00008100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0 (0x00008104U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1 (0x00008108U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2 (0x0000810CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_START_ADDRESS_L (0x00008110U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_START_ADDRESS_H (0x00008114U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_END_ADDRESS_L (0x00008118U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_END_ADDRESS_H (0x0000811CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_CONTROL (0x00008120U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0 (0x00008124U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1 (0x00008128U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2 (0x0000812CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_START_ADDRESS_L (0x00008130U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_START_ADDRESS_H (0x00008134U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_END_ADDRESS_L (0x00008138U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_END_ADDRESS_H (0x0000813CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_CONTROL (0x00008140U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0 (0x00008144U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1 (0x00008148U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2 (0x0000814CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_START_ADDRESS_L (0x00008150U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_START_ADDRESS_H (0x00008154U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_END_ADDRESS_L (0x00008158U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_END_ADDRESS_H (0x0000815CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_CONTROL (0x00008160U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0 (0x00008164U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1 (0x00008168U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2 (0x0000816CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_START_ADDRESS_L (0x00008170U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_START_ADDRESS_H (0x00008174U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_END_ADDRESS_L (0x00008178U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_END_ADDRESS_H (0x0000817CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_CONTROL (0x00008180U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0 (0x00008184U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1 (0x00008188U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2 (0x0000818CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_START_ADDRESS_L (0x00008190U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_START_ADDRESS_H (0x00008194U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_END_ADDRESS_L (0x00008198U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_END_ADDRESS_H (0x0000819CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_CONTROL (0x000081A0U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0 (0x000081A4U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1 (0x000081A8U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2 (0x000081ACU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_START_ADDRESS_L (0x000081B0U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_START_ADDRESS_H (0x000081B4U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_END_ADDRESS_L (0x000081B8U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_END_ADDRESS_H (0x000081BCU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_CONTROL (0x000081C0U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0 (0x000081C4U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1 (0x000081C8U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2 (0x000081CCU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_START_ADDRESS_L (0x000081D0U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_START_ADDRESS_H (0x000081D4U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_END_ADDRESS_L (0x000081D8U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_END_ADDRESS_H (0x000081DCU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_CONTROL (0x000081E0U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0 (0x000081E4U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1 (0x000081E8U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2 (0x000081ECU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_START_ADDRESS_L (0x000081F0U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_START_ADDRESS_H (0x000081F4U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_END_ADDRESS_L (0x000081F8U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_END_ADDRESS_H (0x000081FCU)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_CONTROL             (0x00008800U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0        (0x00008804U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1        (0x00008808U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2        (0x0000880CU)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_START_ADDRESS_L     (0x00008810U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_START_ADDRESS_H     (0x00008814U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_END_ADDRESS_L       (0x00008818U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_END_ADDRESS_H       (0x0000881CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_CONTROL (0x0000A000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0 (0x0000A004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1 (0x0000A008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2 (0x0000A00CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_START_ADDRESS_L (0x0000A010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_START_ADDRESS_H (0x0000A014U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_END_ADDRESS_L (0x0000A018U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_END_ADDRESS_H (0x0000A01CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_CONTROL   (0x0000A400U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0 (0x0000A404U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1 (0x0000A408U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2 (0x0000A40CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_START_ADDRESS_L (0x0000A410U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_START_ADDRESS_H (0x0000A414U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_END_ADDRESS_L (0x0000A418U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_END_ADDRESS_H (0x0000A41CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_CONTROL (0x0000A800U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0 (0x0000A804U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1 (0x0000A808U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2 (0x0000A80CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_START_ADDRESS_L (0x0000A810U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_START_ADDRESS_H (0x0000A814U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_END_ADDRESS_L (0x0000A818U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_END_ADDRESS_H (0x0000A81CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_CONTROL (0x0000AC00U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0 (0x0000AC04U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1 (0x0000AC08U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2 (0x0000AC0CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_START_ADDRESS_L (0x0000AC10U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_START_ADDRESS_H (0x0000AC14U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_END_ADDRESS_L (0x0000AC18U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_END_ADDRESS_H (0x0000AC1CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_CONTROL (0x0000B000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0 (0x0000B004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1 (0x0000B008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2 (0x0000B00CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_START_ADDRESS_L (0x0000B010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_START_ADDRESS_H (0x0000B014U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_END_ADDRESS_L (0x0000B018U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_END_ADDRESS_H (0x0000B01CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_CONTROL (0x0000B400U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0 (0x0000B404U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1 (0x0000B408U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2 (0x0000B40CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_START_ADDRESS_L (0x0000B410U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_START_ADDRESS_H (0x0000B414U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_END_ADDRESS_L (0x0000B418U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_END_ADDRESS_H (0x0000B41CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_CONTROL (0x0000B800U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0 (0x0000B804U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1 (0x0000B808U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2 (0x0000B80CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_START_ADDRESS_L (0x0000B810U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_START_ADDRESS_H (0x0000B814U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_END_ADDRESS_L (0x0000B818U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_END_ADDRESS_H (0x0000B81CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_CONTROL (0x0000BC00U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0 (0x0000BC04U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1 (0x0000BC08U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2 (0x0000BC0CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_START_ADDRESS_L (0x0000BC10U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_START_ADDRESS_H (0x0000BC14U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_END_ADDRESS_L (0x0000BC18U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_END_ADDRESS_H (0x0000BC1CU)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_CONTROL (0x0000C000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0 (0x0000C004U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1 (0x0000C008U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2 (0x0000C00CU)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_START_ADDRESS_L (0x0000C010U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_START_ADDRESS_H (0x0000C014U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_END_ADDRESS_L (0x0000C018U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_END_ADDRESS_H (0x0000C01CU)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_CONTROL   (0x0000C400U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0 (0x0000C404U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1 (0x0000C408U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2 (0x0000C40CU)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_START_ADDRESS_L (0x0000C410U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_START_ADDRESS_H (0x0000C414U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_END_ADDRESS_L (0x0000C418U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_END_ADDRESS_H (0x0000C41CU)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_CONTROL (0x0000C800U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0 (0x0000C804U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1 (0x0000C808U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2 (0x0000C80CU)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_START_ADDRESS_L (0x0000C810U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_START_ADDRESS_H (0x0000C814U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_END_ADDRESS_L (0x0000C818U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_END_ADDRESS_H (0x0000C81CU)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_CONTROL (0x0000CC00U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0 (0x0000CC04U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1 (0x0000CC08U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2 (0x0000CC0CU)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_START_ADDRESS_L (0x0000CC10U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_START_ADDRESS_H (0x0000CC14U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_END_ADDRESS_L (0x0000CC18U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_END_ADDRESS_H (0x0000CC1CU)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_CONTROL (0x0000D000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0 (0x0000D004U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1 (0x0000D008U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2 (0x0000D00CU)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_START_ADDRESS_L (0x0000D010U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_START_ADDRESS_H (0x0000D014U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_END_ADDRESS_L (0x0000D018U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_END_ADDRESS_H (0x0000D01CU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL     (0x0000F800U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0 (0x0000F804U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1 (0x0000F808U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2 (0x0000F80CU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L (0x0000F810U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H (0x0000F814U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L (0x0000F818U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H (0x0000F81CU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL (0x0000FC00U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0 (0x0000FC04U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1 (0x0000FC08U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2 (0x0000FC0CU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L (0x0000FC10U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H (0x0000FC14U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L (0x0000FC18U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H (0x0000FC1CU)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* ARMSS0_CPU0_CFG_SLV_FW_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A68U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02A68000U)

/* ARMSS0_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A68U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02A68FFFU)

/* ARMSS0_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_CFG_SLV_FW_REGION_1_CONTROL */

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_CONTROL_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00005B00U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x05B00000U)

/* ARMSS0_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00005B00U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x05B00FFFU)

/* ARMSS0_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_CPU1_CFG_SLV_FW_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* ARMSS0_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00005B10U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x05B10000U)

/* ARMSS0_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00005B10U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x05B10FFFU)

/* ARMSS0_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS0_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_CFG_SLV_FW_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A69U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02A69000U)

/* ARMSS1_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A69U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02A69FFFU)

/* ARMSS1_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_CFG_SLV_FW_REGION_1_CONTROL */

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_CONTROL_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00005B20U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x05B20000U)

/* ARMSS1_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00005B20U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x05B20FFFU)

/* ARMSS1_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU0_CFG_SLV_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_CPU1_CFG_SLV_FW_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* ARMSS1_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00005B30U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x05B30000U)

/* ARMSS1_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00005B30U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x05B30FFFU)

/* ARMSS1_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_ARMSS1_CPU1_CFG_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* C66_COREPAC0_VBUSP_CFG_FW_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* C66_COREPAC0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00080000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x80000000U)

/* C66_COREPAC0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x0000004DU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x0000004DU)

/* C66_COREPAC0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0008000FU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x8000FFFFU)

/* C66_COREPAC0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x0000004DU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x0000004DU)

/* C66_COREPAC1_VBUSP_CFG_FW_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* C66_COREPAC1_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00081000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x81000000U)

/* C66_COREPAC1_VBUSP_CFG_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x0000004DU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x0000004DU)

/* C66_COREPAC1_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0008100FU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x8100FFFFU)

/* C66_COREPAC1_VBUSP_CFG_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x0000004DU)
#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_C66_COREPAC1_VBUSP_CFG_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x0000004DU)

/* MMCSD1_EMMCSDSS_CFG_FW_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00004FB8U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x04FB8000U)

/* MMCSD1_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00004FB8U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x04FB8FFFU)

/* MMCSD1_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_CFG_FW_REGION_1_CONTROL */

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_CONTROL_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00004FB0U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x04FB0000U)

/* MMCSD1_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00004FB0U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x04FB0FFFU)

/* MMCSD1_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_CFG_FW_REGION_2_CONTROL */

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_CONTROL_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A27U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x02A27000U)

/* MMCSD1_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A27U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x02A27FFFU)

/* MMCSD1_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_CFG_FW_REGION_3_CONTROL */

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_CONTROL_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A26U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x02A26000U)

/* MMCSD1_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MMCSD1_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A26U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x02A26FFFU)

/* MMCSD1_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD1_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_CFG_FW_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00004F90U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x04F90000U)

/* MMCSD2_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00004F90U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x04F90FFFU)

/* MMCSD2_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_CFG_FW_REGION_1_CONTROL */

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_CONTROL_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00004F98U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x04F98000U)

/* MMCSD2_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00004F98U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x04F98FFFU)

/* MMCSD2_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_CFG_FW_REGION_2_CONTROL */

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_CONTROL_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A70U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x02A70000U)

/* MMCSD2_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A70U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x02A70FFFU)

/* MMCSD2_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_CFG_FW_REGION_3_CONTROL */

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_CONTROL_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A71U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x02A71000U)

/* MMCSD2_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MMCSD2_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A71U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x02A71FFFU)

/* MMCSD2_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_MMCSD2_EMMCSDSS_CFG_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ELM0_ELM_CBA_FW_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_CONTROL_ENABLE_MASK       (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_CONTROL_ENABLE_SHIFT      (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_CONTROL_ENABLE_RESETVAL   (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_CONTROL_ENABLE_MAX        (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_CONTROL_LOCK_MASK         (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_CONTROL_LOCK_SHIFT        (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_CONTROL_LOCK_RESETVAL     (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_CONTROL_LOCK_MAX          (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_CONTROL_BACKGROUND_MASK   (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_CONTROL_BACKGROUND_SHIFT  (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_CONTROL_BACKGROUND_MAX    (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_CONTROL_CACHE_MODE_MASK   (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT  (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_CONTROL_CACHE_MODE_MAX    (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_CONTROL_RESETVAL          (0x00000000U)

/* ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX  (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_0_RESETVAL     (0x00000000U)

/* ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX  (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_1_RESETVAL     (0x00000000U)

/* ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX  (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_PERMISSION_2_RESETVAL     (0x00000000U)

/* ELM0_ELM_CBA_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00005380U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_START_ADDRESS_L_RESETVAL  (0x05380000U)

/* ELM0_ELM_CBA_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_START_ADDRESS_H_RESETVAL  (0x00000000U)

/* ELM0_ELM_CBA_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00005380U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_END_ADDRESS_L_RESETVAL    (0x05380FFFU)

/* ELM0_ELM_CBA_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_ELM0_ELM_CBA_FW_REGION_0_END_ADDRESS_H_RESETVAL    (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x0000BF00U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x0BF00000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000BF00U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x0BF00FFFU)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_1_CONTROL */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_CONTROL_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_1_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x0000B02CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x0B02C000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_1_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_1_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000B02CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x0B02CFFFU)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_1_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_2_CONTROL */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_CONTROL_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_2_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x0000B027U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x0B027000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_2_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_2_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000B027U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x0B027FFFU)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_2_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_3_CONTROL */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_CONTROL_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_3_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x0000B03CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x0B03C000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_3_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_3_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000B03CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x0B03CFFFU)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_3_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_4_CONTROL */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_CONTROL_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_0_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_1_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_PERMISSION_2_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_4_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x0000B024U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_START_ADDRESS_L_RESETVAL (0x0B024000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_4_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_4_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000B024U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_END_ADDRESS_L_RESETVAL (0x0B024FFFU)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_4_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_4_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_5_CONTROL */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_CONTROL_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_0_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_1_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_PERMISSION_2_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_5_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x0000B02AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_START_ADDRESS_L_RESETVAL (0x0B02A000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_5_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_5_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000B02AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_END_ADDRESS_L_RESETVAL (0x0B02AFFFU)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_5_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_5_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_6_CONTROL */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_CONTROL_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_0_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_1_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_PERMISSION_2_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_6_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x0000B02AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_START_ADDRESS_L_RESETVAL (0x0B02A000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_6_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_6_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000B02AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_END_ADDRESS_L_RESETVAL (0x0B02AFFFU)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_6_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_6_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_7_CONTROL */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_CONTROL_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_0_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_1_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_PERMISSION_2_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_7_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x0000B02AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_START_ADDRESS_L_RESETVAL (0x0B02A000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_7_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_7_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000B02AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_END_ADDRESS_L_RESETVAL (0x0B02AFFFU)

/* PRU_ICSSG0_PR1_SLV_FW_REGION_7_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG0_PR1_SLV_FW_REGION_7_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x0000BF01U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x0BF01000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000BF01U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x0BF01FFFU)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_1_CONTROL */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_CONTROL_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_1_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x0000B12CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x0B12C000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_1_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_1_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000B12CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x0B12CFFFU)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_1_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_2_CONTROL */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_CONTROL_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_2_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x0000B127U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x0B127000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_2_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_2_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000B127U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x0B127FFFU)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_2_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_3_CONTROL */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_CONTROL_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_3_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x0000B13CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x0B13C000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_3_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_3_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000B13CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x0B13CFFFU)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_3_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_4_CONTROL */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_CONTROL_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_0_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_1_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_PERMISSION_2_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_4_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x0000B124U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_START_ADDRESS_L_RESETVAL (0x0B124000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_4_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_4_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000B124U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_END_ADDRESS_L_RESETVAL (0x0B124FFFU)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_4_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_4_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_5_CONTROL */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_CONTROL_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_0_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_1_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_PERMISSION_2_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_5_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x0000B12AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_START_ADDRESS_L_RESETVAL (0x0B12A000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_5_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_5_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000B12AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_END_ADDRESS_L_RESETVAL (0x0B12AFFFU)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_5_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_5_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_6_CONTROL */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_CONTROL_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_0_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_1_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_PERMISSION_2_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_6_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x0000B12AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_START_ADDRESS_L_RESETVAL (0x0B12A000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_6_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_6_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000B12AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_END_ADDRESS_L_RESETVAL (0x0B12AFFFU)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_6_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_6_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_7_CONTROL */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_CONTROL_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_0_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_1_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_PERMISSION_2_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_7_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x0000B12AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_START_ADDRESS_L_RESETVAL (0x0B12A000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_7_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_7_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000B12AU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_END_ADDRESS_L_RESETVAL (0x0B12AFFFU)

/* PRU_ICSSG1_PR1_SLV_FW_REGION_7_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PRU_ICSSG1_PR1_SLV_FW_REGION_7_END_ADDRESS_H_RESETVAL (0x00000000U)

/* CPSW0_S_VBUSP_FW_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_CONTROL_RESETVAL   (0x00000000U)

/* CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* CPSW0_S_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x0000C000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x0C000000U)

/* CPSW0_S_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* CPSW0_S_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000C1FFU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x0C1FFFFFU)

/* CPSW0_S_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* CPSW0_S_VBUSP_FW_REGION_1_CONTROL */

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_CONTROL_RESETVAL   (0x00000000U)

/* CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* CPSW0_S_VBUSP_FW_REGION_1_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A21U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x02A21000U)

/* CPSW0_S_VBUSP_FW_REGION_1_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* CPSW0_S_VBUSP_FW_REGION_1_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A21U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x02A21FFFU)

/* CPSW0_S_VBUSP_FW_REGION_1_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_CPSW0_S_VBUSP_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* SA2_UL0_SA_UL_CFG_FW_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_CONTROL_ENABLE_MASK  (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_CONTROL_ENABLE_MAX   (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_CONTROL_LOCK_MASK    (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_CONTROL_LOCK_SHIFT   (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_CONTROL_LOCK_MAX     (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_CONTROL_RESETVAL     (0x00000000U)

/* SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* SA2_UL0_SA_UL_CFG_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00004E00U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x04E00000U)

/* SA2_UL0_SA_UL_CFG_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* SA2_UL0_SA_UL_CFG_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00004E00U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x04E00FFFU)

/* SA2_UL0_SA_UL_CFG_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* SA2_UL0_SA_UL_CFG_FW_REGION_1_CONTROL */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_CONTROL_ENABLE_MASK  (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_CONTROL_ENABLE_MAX   (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_CONTROL_LOCK_MASK    (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_CONTROL_LOCK_SHIFT   (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_CONTROL_LOCK_MAX     (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_CONTROL_RESETVAL     (0x00000000U)

/* SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* SA2_UL0_SA_UL_CFG_FW_REGION_1_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00004E01U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x04E01000U)

/* SA2_UL0_SA_UL_CFG_FW_REGION_1_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* SA2_UL0_SA_UL_CFG_FW_REGION_1_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00004E01U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x04E01FFFU)

/* SA2_UL0_SA_UL_CFG_FW_REGION_1_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* SA2_UL0_SA_UL_CFG_FW_REGION_2_CONTROL */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_CONTROL_ENABLE_MASK  (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_CONTROL_ENABLE_MAX   (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_CONTROL_LOCK_MASK    (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_CONTROL_LOCK_SHIFT   (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_CONTROL_LOCK_MAX     (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_CONTROL_RESETVAL     (0x00000000U)

/* SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* SA2_UL0_SA_UL_CFG_FW_REGION_2_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A23U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x02A23000U)

/* SA2_UL0_SA_UL_CFG_FW_REGION_2_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* SA2_UL0_SA_UL_CFG_FW_REGION_2_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A23U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x02A23FFFU)

/* SA2_UL0_SA_UL_CFG_FW_REGION_2_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* SA2_UL0_SA_UL_CFG_FW_REGION_3_CONTROL */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_CONTROL_ENABLE_MASK  (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_CONTROL_ENABLE_MAX   (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_CONTROL_LOCK_MASK    (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_CONTROL_LOCK_SHIFT   (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_CONTROL_LOCK_MAX     (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_CONTROL_RESETVAL     (0x00000000U)

/* SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* SA2_UL0_SA_UL_CFG_FW_REGION_3_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00004E10U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x04E10000U)

/* SA2_UL0_SA_UL_CFG_FW_REGION_3_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* SA2_UL0_SA_UL_CFG_FW_REGION_3_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00004E10U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x04E10FFFU)

/* SA2_UL0_SA_UL_CFG_FW_REGION_3_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* SA2_UL0_SA_UL_CFG_FW_REGION_4_CONTROL */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_CONTROL_ENABLE_MASK  (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_CONTROL_ENABLE_MAX   (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_CONTROL_LOCK_MASK    (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_CONTROL_LOCK_SHIFT   (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_CONTROL_LOCK_MAX     (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_CONTROL_RESETVAL     (0x00000000U)

/* SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_0_RESETVAL (0x00000000U)

/* SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_1_RESETVAL (0x00000000U)

/* SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_PERMISSION_2_RESETVAL (0x00000000U)

/* SA2_UL0_SA_UL_CFG_FW_REGION_4_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00004E20U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_START_ADDRESS_L_RESETVAL (0x04E20000U)

/* SA2_UL0_SA_UL_CFG_FW_REGION_4_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_START_ADDRESS_H_RESETVAL (0x00000000U)

/* SA2_UL0_SA_UL_CFG_FW_REGION_4_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00004E2FU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_END_ADDRESS_L_RESETVAL (0x04E2FFFFU)

/* SA2_UL0_SA_UL_CFG_FW_REGION_4_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_SA2_UL0_SA_UL_CFG_FW_REGION_4_END_ADDRESS_H_RESETVAL (0x00000000U)

/* VPFE0_RATCFG_FW_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_CONTROL_ENABLE_MASK       (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_CONTROL_ENABLE_SHIFT      (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_CONTROL_ENABLE_RESETVAL   (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_CONTROL_ENABLE_MAX        (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_CONTROL_LOCK_MASK         (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_CONTROL_LOCK_SHIFT        (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_CONTROL_LOCK_RESETVAL     (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_CONTROL_LOCK_MAX          (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_CONTROL_BACKGROUND_MASK   (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_CONTROL_BACKGROUND_SHIFT  (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_CONTROL_BACKGROUND_MAX    (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_CONTROL_CACHE_MODE_MASK   (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT  (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_CONTROL_CACHE_MODE_MAX    (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_CONTROL_RESETVAL          (0x00000000U)

/* VPFE0_RATCFG_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX  (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_0_RESETVAL     (0x00000000U)

/* VPFE0_RATCFG_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX  (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_1_RESETVAL     (0x00000000U)

/* VPFE0_RATCFG_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX  (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_PERMISSION_2_RESETVAL     (0x00000000U)

/* VPFE0_RATCFG_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002F00U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_START_ADDRESS_L_RESETVAL  (0x02F00000U)

/* VPFE0_RATCFG_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_START_ADDRESS_H_RESETVAL  (0x00000000U)

/* VPFE0_RATCFG_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002F00U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_END_ADDRESS_L_RESETVAL    (0x02F00FFFU)

/* VPFE0_RATCFG_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_VPFE0_RATCFG_FW_REGION_0_END_ADDRESS_H_RESETVAL    (0x00000000U)

/* VPFE0_VBUSP_CFG_FW_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_CONTROL_ENABLE_MASK    (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_CONTROL_ENABLE_SHIFT   (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_CONTROL_ENABLE_MAX     (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_CONTROL_LOCK_MASK      (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_CONTROL_LOCK_SHIFT     (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_CONTROL_LOCK_RESETVAL  (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_CONTROL_LOCK_MAX       (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_CONTROL_RESETVAL       (0x00000000U)

/* VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_RESETVAL  (0x00000000U)

/* VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_RESETVAL  (0x00000000U)

/* VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_RESETVAL  (0x00000000U)

/* VPFE0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002F08U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02F08000U)

/* VPFE0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* VPFE0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002F08U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02F08FFFU)

/* VPFE0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_VPFE0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* VPE0_RATCFG_FW_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_CONTROL_ENABLE_MASK        (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_CONTROL_ENABLE_SHIFT       (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_CONTROL_ENABLE_RESETVAL    (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_CONTROL_ENABLE_MAX         (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_CONTROL_LOCK_MASK          (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_CONTROL_LOCK_SHIFT         (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_CONTROL_LOCK_RESETVAL      (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_CONTROL_LOCK_MAX           (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_CONTROL_BACKGROUND_MASK    (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_CONTROL_BACKGROUND_SHIFT   (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_CONTROL_BACKGROUND_MAX     (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_CONTROL_CACHE_MODE_MASK    (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT   (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_CONTROL_CACHE_MODE_MAX     (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_CONTROL_RESETVAL           (0x00000000U)

/* VPE0_RATCFG_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK  (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX   (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_0_RESETVAL      (0x00000000U)

/* VPE0_RATCFG_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK  (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX   (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_1_RESETVAL      (0x00000000U)

/* VPE0_RATCFG_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK  (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX   (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_PERMISSION_2_RESETVAL      (0x00000000U)

/* VPE0_RATCFG_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002E10U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_START_ADDRESS_L_RESETVAL   (0x02E10000U)

/* VPE0_RATCFG_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_START_ADDRESS_H_RESETVAL   (0x00000000U)

/* VPE0_RATCFG_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002E10U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_END_ADDRESS_L_RESETVAL     (0x02E10FFFU)

/* VPE0_RATCFG_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_RATCFG_FW_REGION_0_END_ADDRESS_H_RESETVAL     (0x00000000U)

/* VPE0_VPECFG_FW_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_CONTROL_ENABLE_MASK        (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_CONTROL_ENABLE_SHIFT       (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_CONTROL_ENABLE_RESETVAL    (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_CONTROL_ENABLE_MAX         (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_CONTROL_LOCK_MASK          (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_CONTROL_LOCK_SHIFT         (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_CONTROL_LOCK_RESETVAL      (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_CONTROL_LOCK_MAX           (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_CONTROL_BACKGROUND_MASK    (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_CONTROL_BACKGROUND_SHIFT   (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_CONTROL_BACKGROUND_MAX     (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_CONTROL_CACHE_MODE_MASK    (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT   (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_CONTROL_CACHE_MODE_MAX     (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_CONTROL_RESETVAL           (0x00000000U)

/* VPE0_VPECFG_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK  (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX   (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_0_RESETVAL      (0x00000000U)

/* VPE0_VPECFG_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK  (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX   (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_1_RESETVAL      (0x00000000U)

/* VPE0_VPECFG_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK  (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX   (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_PERMISSION_2_RESETVAL      (0x00000000U)

/* VPE0_VPECFG_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002E00U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_START_ADDRESS_L_RESETVAL   (0x02E00000U)

/* VPE0_VPECFG_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_START_ADDRESS_H_RESETVAL   (0x00000000U)

/* VPE0_VPECFG_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002E00U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_END_ADDRESS_L_RESETVAL     (0x02E00FFFU)

/* VPE0_VPECFG_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_0_END_ADDRESS_H_RESETVAL     (0x00000000U)

/* VPE0_VPECFG_FW_REGION_1_CONTROL */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_CONTROL_ENABLE_MASK        (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_CONTROL_ENABLE_SHIFT       (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_CONTROL_ENABLE_RESETVAL    (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_CONTROL_ENABLE_MAX         (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_CONTROL_LOCK_MASK          (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_CONTROL_LOCK_SHIFT         (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_CONTROL_LOCK_RESETVAL      (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_CONTROL_LOCK_MAX           (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_CONTROL_BACKGROUND_MASK    (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_CONTROL_BACKGROUND_SHIFT   (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_CONTROL_BACKGROUND_MAX     (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_CONTROL_CACHE_MODE_MASK    (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT   (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_CONTROL_CACHE_MODE_MAX     (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_CONTROL_RESETVAL           (0x00000000U)

/* VPE0_VPECFG_FW_REGION_1_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK  (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX   (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_0_RESETVAL      (0x00000000U)

/* VPE0_VPECFG_FW_REGION_1_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK  (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX   (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_1_RESETVAL      (0x00000000U)

/* VPE0_VPECFG_FW_REGION_1_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK  (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX   (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_PERMISSION_2_RESETVAL      (0x00000000U)

/* VPE0_VPECFG_FW_REGION_1_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002E00U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_START_ADDRESS_L_RESETVAL   (0x02E00000U)

/* VPE0_VPECFG_FW_REGION_1_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_START_ADDRESS_H_RESETVAL   (0x00000000U)

/* VPE0_VPECFG_FW_REGION_1_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002E00U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_END_ADDRESS_L_RESETVAL     (0x02E00FFFU)

/* VPE0_VPECFG_FW_REGION_1_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_1_END_ADDRESS_H_RESETVAL     (0x00000000U)

/* VPE0_VPECFG_FW_REGION_2_CONTROL */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_CONTROL_ENABLE_MASK        (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_CONTROL_ENABLE_SHIFT       (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_CONTROL_ENABLE_RESETVAL    (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_CONTROL_ENABLE_MAX         (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_CONTROL_LOCK_MASK          (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_CONTROL_LOCK_SHIFT         (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_CONTROL_LOCK_RESETVAL      (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_CONTROL_LOCK_MAX           (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_CONTROL_BACKGROUND_MASK    (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_CONTROL_BACKGROUND_SHIFT   (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_CONTROL_BACKGROUND_MAX     (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_CONTROL_CACHE_MODE_MASK    (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT   (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_CONTROL_CACHE_MODE_MAX     (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_CONTROL_RESETVAL           (0x00000000U)

/* VPE0_VPECFG_FW_REGION_2_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK  (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX   (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_0_RESETVAL      (0x00000000U)

/* VPE0_VPECFG_FW_REGION_2_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK  (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX   (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_1_RESETVAL      (0x00000000U)

/* VPE0_VPECFG_FW_REGION_2_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK  (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX   (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_PERMISSION_2_RESETVAL      (0x00000000U)

/* VPE0_VPECFG_FW_REGION_2_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002E00U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_START_ADDRESS_L_RESETVAL   (0x02E00000U)

/* VPE0_VPECFG_FW_REGION_2_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_START_ADDRESS_H_RESETVAL   (0x00000000U)

/* VPE0_VPECFG_FW_REGION_2_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002E00U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_END_ADDRESS_L_RESETVAL     (0x02E00FFFU)

/* VPE0_VPECFG_FW_REGION_2_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_2_END_ADDRESS_H_RESETVAL     (0x00000000U)

/* VPE0_VPECFG_FW_REGION_3_CONTROL */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_CONTROL_ENABLE_MASK        (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_CONTROL_ENABLE_SHIFT       (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_CONTROL_ENABLE_RESETVAL    (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_CONTROL_ENABLE_MAX         (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_CONTROL_LOCK_MASK          (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_CONTROL_LOCK_SHIFT         (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_CONTROL_LOCK_RESETVAL      (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_CONTROL_LOCK_MAX           (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_CONTROL_BACKGROUND_MASK    (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_CONTROL_BACKGROUND_SHIFT   (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_CONTROL_BACKGROUND_MAX     (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_CONTROL_CACHE_MODE_MASK    (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT   (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_CONTROL_CACHE_MODE_MAX     (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_CONTROL_RESETVAL           (0x00000000U)

/* VPE0_VPECFG_FW_REGION_3_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK  (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX   (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_0_RESETVAL      (0x00000000U)

/* VPE0_VPECFG_FW_REGION_3_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK  (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX   (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_1_RESETVAL      (0x00000000U)

/* VPE0_VPECFG_FW_REGION_3_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK  (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX   (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_PERMISSION_2_RESETVAL      (0x00000000U)

/* VPE0_VPECFG_FW_REGION_3_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002E00U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_START_ADDRESS_L_RESETVAL   (0x02E00000U)

/* VPE0_VPECFG_FW_REGION_3_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_START_ADDRESS_H_RESETVAL   (0x00000000U)

/* VPE0_VPECFG_FW_REGION_3_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002E00U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_END_ADDRESS_L_RESETVAL     (0x02E00FFFU)

/* VPE0_VPECFG_FW_REGION_3_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_3_END_ADDRESS_H_RESETVAL     (0x00000000U)

/* VPE0_VPECFG_FW_REGION_4_CONTROL */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_CONTROL_ENABLE_MASK        (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_CONTROL_ENABLE_SHIFT       (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_CONTROL_ENABLE_RESETVAL    (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_CONTROL_ENABLE_MAX         (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_CONTROL_LOCK_MASK          (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_CONTROL_LOCK_SHIFT         (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_CONTROL_LOCK_RESETVAL      (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_CONTROL_LOCK_MAX           (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_CONTROL_BACKGROUND_MASK    (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_CONTROL_BACKGROUND_SHIFT   (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_CONTROL_BACKGROUND_MAX     (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_CONTROL_CACHE_MODE_MASK    (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_CONTROL_CACHE_MODE_SHIFT   (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_CONTROL_CACHE_MODE_MAX     (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_CONTROL_RESETVAL           (0x00000000U)

/* VPE0_VPECFG_FW_REGION_4_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_PRIV_ID_MASK  (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_PRIV_ID_MAX   (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_0_RESETVAL      (0x00000000U)

/* VPE0_VPECFG_FW_REGION_4_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_PRIV_ID_MASK  (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_PRIV_ID_MAX   (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_1_RESETVAL      (0x00000000U)

/* VPE0_VPECFG_FW_REGION_4_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_PRIV_ID_MASK  (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_PRIV_ID_MAX   (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_PERMISSION_2_RESETVAL      (0x00000000U)

/* VPE0_VPECFG_FW_REGION_4_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002E00U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_START_ADDRESS_L_RESETVAL   (0x02E00000U)

/* VPE0_VPECFG_FW_REGION_4_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_START_ADDRESS_H_RESETVAL   (0x00000000U)

/* VPE0_VPECFG_FW_REGION_4_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002E00U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_END_ADDRESS_L_RESETVAL     (0x02E00FFFU)

/* VPE0_VPECFG_FW_REGION_4_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_4_END_ADDRESS_H_RESETVAL     (0x00000000U)

/* VPE0_VPECFG_FW_REGION_5_CONTROL */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_CONTROL_ENABLE_MASK        (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_CONTROL_ENABLE_SHIFT       (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_CONTROL_ENABLE_RESETVAL    (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_CONTROL_ENABLE_MAX         (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_CONTROL_LOCK_MASK          (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_CONTROL_LOCK_SHIFT         (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_CONTROL_LOCK_RESETVAL      (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_CONTROL_LOCK_MAX           (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_CONTROL_BACKGROUND_MASK    (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_CONTROL_BACKGROUND_SHIFT   (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_CONTROL_BACKGROUND_MAX     (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_CONTROL_CACHE_MODE_MASK    (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_CONTROL_CACHE_MODE_SHIFT   (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_CONTROL_CACHE_MODE_MAX     (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_CONTROL_RESETVAL           (0x00000000U)

/* VPE0_VPECFG_FW_REGION_5_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_PRIV_ID_MASK  (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_PRIV_ID_MAX   (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_0_RESETVAL      (0x00000000U)

/* VPE0_VPECFG_FW_REGION_5_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_PRIV_ID_MASK  (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_PRIV_ID_MAX   (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_1_RESETVAL      (0x00000000U)

/* VPE0_VPECFG_FW_REGION_5_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_PRIV_ID_MASK  (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_PRIV_ID_MAX   (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_PERMISSION_2_RESETVAL      (0x00000000U)

/* VPE0_VPECFG_FW_REGION_5_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002E00U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_START_ADDRESS_L_RESETVAL   (0x02E00000U)

/* VPE0_VPECFG_FW_REGION_5_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_START_ADDRESS_H_RESETVAL   (0x00000000U)

/* VPE0_VPECFG_FW_REGION_5_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002E00U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_END_ADDRESS_L_RESETVAL     (0x02E00FFFU)

/* VPE0_VPECFG_FW_REGION_5_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_5_END_ADDRESS_H_RESETVAL     (0x00000000U)

/* VPE0_VPECFG_FW_REGION_6_CONTROL */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_CONTROL_ENABLE_MASK        (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_CONTROL_ENABLE_SHIFT       (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_CONTROL_ENABLE_RESETVAL    (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_CONTROL_ENABLE_MAX         (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_CONTROL_LOCK_MASK          (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_CONTROL_LOCK_SHIFT         (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_CONTROL_LOCK_RESETVAL      (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_CONTROL_LOCK_MAX           (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_CONTROL_BACKGROUND_MASK    (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_CONTROL_BACKGROUND_SHIFT   (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_CONTROL_BACKGROUND_MAX     (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_CONTROL_CACHE_MODE_MASK    (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_CONTROL_CACHE_MODE_SHIFT   (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_CONTROL_CACHE_MODE_MAX     (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_CONTROL_RESETVAL           (0x00000000U)

/* VPE0_VPECFG_FW_REGION_6_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_PRIV_ID_MASK  (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_PRIV_ID_MAX   (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_0_RESETVAL      (0x00000000U)

/* VPE0_VPECFG_FW_REGION_6_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_PRIV_ID_MASK  (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_PRIV_ID_MAX   (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_1_RESETVAL      (0x00000000U)

/* VPE0_VPECFG_FW_REGION_6_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_PRIV_ID_MASK  (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_PRIV_ID_MAX   (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_PERMISSION_2_RESETVAL      (0x00000000U)

/* VPE0_VPECFG_FW_REGION_6_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002E05U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_START_ADDRESS_L_RESETVAL   (0x02E05000U)

/* VPE0_VPECFG_FW_REGION_6_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_START_ADDRESS_H_RESETVAL   (0x00000000U)

/* VPE0_VPECFG_FW_REGION_6_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002E05U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_END_ADDRESS_L_RESETVAL     (0x02E05FFFU)

/* VPE0_VPECFG_FW_REGION_6_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_6_END_ADDRESS_H_RESETVAL     (0x00000000U)

/* VPE0_VPECFG_FW_REGION_7_CONTROL */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_CONTROL_ENABLE_MASK        (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_CONTROL_ENABLE_SHIFT       (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_CONTROL_ENABLE_RESETVAL    (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_CONTROL_ENABLE_MAX         (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_CONTROL_LOCK_MASK          (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_CONTROL_LOCK_SHIFT         (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_CONTROL_LOCK_RESETVAL      (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_CONTROL_LOCK_MAX           (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_CONTROL_BACKGROUND_MASK    (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_CONTROL_BACKGROUND_SHIFT   (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_CONTROL_BACKGROUND_MAX     (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_CONTROL_CACHE_MODE_MASK    (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_CONTROL_CACHE_MODE_SHIFT   (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_CONTROL_CACHE_MODE_MAX     (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_CONTROL_RESETVAL           (0x00000000U)

/* VPE0_VPECFG_FW_REGION_7_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_PRIV_ID_MASK  (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_PRIV_ID_MAX   (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_0_RESETVAL      (0x00000000U)

/* VPE0_VPECFG_FW_REGION_7_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_PRIV_ID_MASK  (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_PRIV_ID_MAX   (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_1_RESETVAL      (0x00000000U)

/* VPE0_VPECFG_FW_REGION_7_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_PRIV_ID_MASK  (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_PRIV_ID_MAX   (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_PERMISSION_2_RESETVAL      (0x00000000U)

/* VPE0_VPECFG_FW_REGION_7_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002E0DU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_START_ADDRESS_L_RESETVAL   (0x02E0D000U)

/* VPE0_VPECFG_FW_REGION_7_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_START_ADDRESS_H_RESETVAL   (0x00000000U)

/* VPE0_VPECFG_FW_REGION_7_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002E0DU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_END_ADDRESS_L_RESETVAL     (0x02E0DFFFU)

/* VPE0_VPECFG_FW_REGION_7_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_VPE0_VPECFG_FW_REGION_7_END_ADDRESS_H_RESETVAL     (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_CONTROL_RESETVAL   (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00003801U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x03801000U)

/* NAVSS0_NBSS_CFG_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00003801U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x03801FFFU)

/* NAVSS0_NBSS_CFG_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_1_CONTROL */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_CONTROL_RESETVAL   (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_1_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00003820U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x03820000U)

/* NAVSS0_NBSS_CFG_FW_REGION_1_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_1_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00003820U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x03820FFFU)

/* NAVSS0_NBSS_CFG_FW_REGION_1_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_2_CONTROL */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_CONTROL_RESETVAL   (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_2_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00003820U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x03820000U)

/* NAVSS0_NBSS_CFG_FW_REGION_2_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_2_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00003820U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x03820FFFU)

/* NAVSS0_NBSS_CFG_FW_REGION_2_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_3_CONTROL */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_CONTROL_RESETVAL   (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_3_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00003840U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x03840000U)

/* NAVSS0_NBSS_CFG_FW_REGION_3_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_3_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00003840U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x03840FFFU)

/* NAVSS0_NBSS_CFG_FW_REGION_3_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_4_CONTROL */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_CONTROL_RESETVAL   (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_0_RESETVAL (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_1_RESETVAL (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_PERMISSION_2_RESETVAL (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_4_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00003840U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_START_ADDRESS_L_RESETVAL (0x03840000U)

/* NAVSS0_NBSS_CFG_FW_REGION_4_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_START_ADDRESS_H_RESETVAL (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_4_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00003840U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_END_ADDRESS_L_RESETVAL (0x03840FFFU)

/* NAVSS0_NBSS_CFG_FW_REGION_4_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_4_END_ADDRESS_H_RESETVAL (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_5_CONTROL */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_CONTROL_RESETVAL   (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_0_RESETVAL (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_1_RESETVAL (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_PERMISSION_2_RESETVAL (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_5_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00003810U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_START_ADDRESS_L_RESETVAL (0x03810000U)

/* NAVSS0_NBSS_CFG_FW_REGION_5_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_START_ADDRESS_H_RESETVAL (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_5_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00003810U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_END_ADDRESS_L_RESETVAL (0x03810FFFU)

/* NAVSS0_NBSS_CFG_FW_REGION_5_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_5_END_ADDRESS_H_RESETVAL (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_6_CONTROL */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_CONTROL_RESETVAL   (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_0_RESETVAL (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_1_RESETVAL (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_PERMISSION_2_RESETVAL (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_6_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00003800U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_START_ADDRESS_L_RESETVAL (0x03800000U)

/* NAVSS0_NBSS_CFG_FW_REGION_6_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_START_ADDRESS_H_RESETVAL (0x00000000U)

/* NAVSS0_NBSS_CFG_FW_REGION_6_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00003800U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_END_ADDRESS_L_RESETVAL (0x03800FFFU)

/* NAVSS0_NBSS_CFG_FW_REGION_6_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_NAVSS0_NBSS_CFG_FW_REGION_6_END_ADDRESS_H_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00010010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x10010000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x0000004DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x0000004DU)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0001001FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x1001FFFFU)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x0000004DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x0000004DU)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_CONTROL */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_CONTROL_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00020010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x20010000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x0000004DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x0000004DU)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0002001FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x2001FFFFU)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x0000004DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x0000004DU)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_CONTROL */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_CONTROL_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00020010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x20010000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x0000004DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x0000004DU)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00020020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x20020FFFU)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x0000004DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x0000004DU)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_CONTROL */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_CONTROL_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00020010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x20010000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x0000004DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x0000004DU)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00020020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x20020FFFU)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x0000004DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x0000004DU)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_CONTROL */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_CONTROL_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_0_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_1_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_PERMISSION_2_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00010050U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_START_ADDRESS_L_RESETVAL (0x10050000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x0000004DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_START_ADDRESS_H_RESETVAL (0x0000004DU)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00010050U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_END_ADDRESS_L_RESETVAL (0x10050FFFU)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x0000004DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_4_END_ADDRESS_H_RESETVAL (0x0000004DU)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_CONTROL */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_CONTROL_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_0_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_1_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_PERMISSION_2_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00020050U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_START_ADDRESS_L_RESETVAL (0x20050000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x0000004DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_START_ADDRESS_H_RESETVAL (0x0000004DU)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00020050U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_END_ADDRESS_L_RESETVAL (0x20050FFFU)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x0000004DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_5_END_ADDRESS_H_RESETVAL (0x0000004DU)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_CONTROL */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_CONTROL_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_0_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_1_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_PERMISSION_2_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00020000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_START_ADDRESS_L_RESETVAL (0x20000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x0000004DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_START_ADDRESS_H_RESETVAL (0x0000004DU)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00020000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_END_ADDRESS_L_RESETVAL (0x20000FFFU)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x0000004DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_6_END_ADDRESS_H_RESETVAL (0x0000004DU)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_CONTROL */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_CONTROL_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_0_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_1_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_PERMISSION_2_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00020000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_START_ADDRESS_L_RESETVAL (0x20000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x0000004DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_START_ADDRESS_H_RESETVAL (0x0000004DU)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00020000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_END_ADDRESS_L_RESETVAL (0x20000FFFU)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x0000004DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_7_END_ADDRESS_H_RESETVAL (0x0000004DU)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_CONTROL */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_CONTROL_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_0_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_1_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_PERMISSION_2_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00020000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_START_ADDRESS_L_RESETVAL (0x20000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x0000004DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_START_ADDRESS_H_RESETVAL (0x0000004DU)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00020000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_END_ADDRESS_L_RESETVAL (0x20000FFFU)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x0000004DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_8_END_ADDRESS_H_RESETVAL (0x0000004DU)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_CONTROL */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_CONTROL_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_0_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_1_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_PERMISSION_2_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00010000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_START_ADDRESS_L_RESETVAL (0x10000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x0000004DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_START_ADDRESS_H_RESETVAL (0x0000004DU)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0001000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_END_ADDRESS_L_RESETVAL (0x1000FFFFU)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x0000004DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_9_END_ADDRESS_H_RESETVAL (0x0000004DU)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_CONTROL */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_CONTROL_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_0_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_1_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_PERMISSION_2_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00001800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_START_ADDRESS_L_RESETVAL (0x01800000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_START_ADDRESS_H_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000180FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_END_ADDRESS_L_RESETVAL (0x0180FFFFU)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_10_END_ADDRESS_H_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_CONTROL */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_CONTROL_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_0_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_1_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_PERMISSION_2_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00001810U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_START_ADDRESS_L_RESETVAL (0x01810000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_START_ADDRESS_H_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000181FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_END_ADDRESS_L_RESETVAL (0x0181FFFFU)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_11_END_ADDRESS_H_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_CONTROL */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_CONTROL_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_0_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_1_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_PERMISSION_2_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00001820U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_START_ADDRESS_L_RESETVAL (0x01820000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_START_ADDRESS_H_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000182FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_END_ADDRESS_L_RESETVAL (0x0182FFFFU)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_12_END_ADDRESS_H_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_CONTROL */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_CONTROL_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_0_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_1_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_PERMISSION_2_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00001900U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_START_ADDRESS_L_RESETVAL (0x01900000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_START_ADDRESS_H_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000190FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_END_ADDRESS_L_RESETVAL (0x0190FFFFU)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_13_END_ADDRESS_H_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_CONTROL */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_CONTROL_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_0_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_1_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_PERMISSION_2_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00001910U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_START_ADDRESS_L_RESETVAL (0x01910000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_START_ADDRESS_H_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000191FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_END_ADDRESS_L_RESETVAL (0x0191FFFFU)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_14_END_ADDRESS_H_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_CONTROL */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_CONTROL_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_0_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_1_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_PERMISSION_2_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00001920U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_START_ADDRESS_L_RESETVAL (0x01920000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_START_ADDRESS_H_RESETVAL (0x00000000U)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000192FU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_END_ADDRESS_L_RESETVAL (0x0192FFFFU)

/* COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_COMPUTE_CLUSTER0_VBUSP_CFG_FW_REGION_15_END_ADDRESS_H_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_CONTROL_ENABLE_MAX  (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_CONTROL_LOCK_MASK   (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_CONTROL_LOCK_SHIFT  (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_CONTROL_LOCK_MAX    (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_CONTROL_RESETVAL    (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A2FU)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02A2F000U)

/* IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A2FU)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02A2FFFFU)

/* IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_IMSRAM32KX256E_MAIN_0_CFG_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ECC_AGGR11_CFG_FW_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* ECC_AGGR11_CFG_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002AFBU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02AFB000U)

/* ECC_AGGR11_CFG_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ECC_AGGR11_CFG_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002AFBU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02AFBFFFU)

/* ECC_AGGR11_CFG_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR11_CFG_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ECC_AGGR4_CFG_FW_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* ECC_AGGR4_CFG_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002AF4U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02AF4000U)

/* ECC_AGGR4_CFG_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ECC_AGGR4_CFG_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002AF4U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02AF4FFFU)

/* ECC_AGGR4_CFG_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR4_CFG_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ECC_AGGR16_CFG_FW_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* ECC_AGGR16_CFG_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002AF0U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02AF0000U)

/* ECC_AGGR16_CFG_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ECC_AGGR16_CFG_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002AF0U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02AF0FFFU)

/* ECC_AGGR16_CFG_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR16_CFG_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ECC_AGGR17_CFG_FW_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* ECC_AGGR17_CFG_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002AF1U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02AF1000U)

/* ECC_AGGR17_CFG_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ECC_AGGR17_CFG_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002AF1U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02AF1FFFU)

/* ECC_AGGR17_CFG_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR17_CFG_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ECC_AGGR18_CFG_FW_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* ECC_AGGR18_CFG_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002AF2U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02AF2000U)

/* ECC_AGGR18_CFG_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ECC_AGGR18_CFG_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002AF2U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02AF2FFFU)

/* ECC_AGGR18_CFG_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR18_CFG_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ECC_AGGR19_CFG_FW_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* ECC_AGGR19_CFG_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002AF3U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02AF3000U)

/* ECC_AGGR19_CFG_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ECC_AGGR19_CFG_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002AF3U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02AF3FFFU)

/* ECC_AGGR19_CFG_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR19_CFG_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ECC_AGGR7_CFG_FW_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* ECC_AGGR7_CFG_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002AF7U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02AF7000U)

/* ECC_AGGR7_CFG_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ECC_AGGR7_CFG_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002AF7U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02AF7FFFU)

/* ECC_AGGR7_CFG_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR7_CFG_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ECC_AGGR10_CFG_FW_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* ECC_AGGR10_CFG_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002AFAU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02AFA000U)

/* ECC_AGGR10_CFG_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ECC_AGGR10_CFG_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002AFAU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02AFAFFFU)

/* ECC_AGGR10_CFG_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_ECC_AGGR10_CFG_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PBIST7_CFG_FW_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* PBIST7_CFG_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* PBIST7_CFG_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* PBIST7_CFG_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* PBIST7_CFG_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00003360U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x03360000U)

/* PBIST7_CFG_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PBIST7_CFG_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00003360U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x03360FFFU)

/* PBIST7_CFG_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PBIST7_CFG_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PBIST8_CFG_FW_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* PBIST8_CFG_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* PBIST8_CFG_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* PBIST8_CFG_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* PBIST8_CFG_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00003350U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x03350000U)

/* PBIST8_CFG_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PBIST8_CFG_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00003350U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x03350FFFU)

/* PBIST8_CFG_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PBIST8_CFG_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PBIST9_CFG_FW_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* PBIST9_CFG_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* PBIST9_CFG_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* PBIST9_CFG_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* PBIST9_CFG_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00003380U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x03380000U)

/* PBIST9_CFG_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PBIST9_CFG_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00003380U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x03380FFFU)

/* PBIST9_CFG_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PBIST9_CFG_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PBIST10_CFG_FW_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* PBIST10_CFG_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* PBIST10_CFG_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* PBIST10_CFG_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* PBIST10_CFG_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00003390U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x03390000U)

/* PBIST10_CFG_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PBIST10_CFG_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00003390U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x03390FFFU)

/* PBIST10_CFG_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PBIST10_CFG_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PBIST11_CFG_FW_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* PBIST11_CFG_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* PBIST11_CFG_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* PBIST11_CFG_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* PBIST11_CFG_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x000033B0U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x033B0000U)

/* PBIST11_CFG_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PBIST11_CFG_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x000033B0U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x033B0FFFU)

/* PBIST11_CFG_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_PBIST11_CFG_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A8CU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02A8C000U)

/* CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A8CU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02A8CFFFU)

/* CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A8DU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02A8D000U)

/* CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A8DU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02A8DFFFU)

/* CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_FW_CBASS_RC_CFG0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/**************************************************************************
* Hardware Region  : Config port MMR
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_16[12];
    volatile uint32_t ARMSS0_CPU0_PMST_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t ARMSS0_CPU0_PMST_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t ARMSS0_CPU0_PMST_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t ARMSS0_CPU0_PMST_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL;   /* ISC Region 1 Control Register */
    volatile uint8_t  Resv_48[12];
    volatile uint32_t ARMSS0_CPU0_PMST_ISC_REGION_1_START_ADDRESS_L;   /* ISC Region 1 Start Address Low Register */
    volatile uint32_t ARMSS0_CPU0_PMST_ISC_REGION_1_START_ADDRESS_H;   /* ISC Region 1 Start Address High Register */
    volatile uint32_t ARMSS0_CPU0_PMST_ISC_REGION_1_END_ADDRESS_L;   /* ISC Region 1 End Address Low Register */
    volatile uint32_t ARMSS0_CPU0_PMST_ISC_REGION_1_END_ADDRESS_H;   /* ISC Region 1 End Address High Register */
    volatile uint32_t ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL;   /* ISC Region 2 Control Register */
    volatile uint8_t  Resv_80[12];
    volatile uint32_t ARMSS0_CPU0_PMST_ISC_REGION_2_START_ADDRESS_L;   /* ISC Region 2 Start Address Low Register */
    volatile uint32_t ARMSS0_CPU0_PMST_ISC_REGION_2_START_ADDRESS_H;   /* ISC Region 2 Start Address High Register */
    volatile uint32_t ARMSS0_CPU0_PMST_ISC_REGION_2_END_ADDRESS_L;   /* ISC Region 2 End Address Low Register */
    volatile uint32_t ARMSS0_CPU0_PMST_ISC_REGION_2_END_ADDRESS_H;   /* ISC Region 2 End Address High Register */
    volatile uint32_t ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL;   /* ISC Region 3 Control Register */
    volatile uint8_t  Resv_112[12];
    volatile uint32_t ARMSS0_CPU0_PMST_ISC_REGION_3_START_ADDRESS_L;   /* ISC Region 3 Start Address Low Register */
    volatile uint32_t ARMSS0_CPU0_PMST_ISC_REGION_3_START_ADDRESS_H;   /* ISC Region 3 Start Address High Register */
    volatile uint32_t ARMSS0_CPU0_PMST_ISC_REGION_3_END_ADDRESS_L;   /* ISC Region 3 End Address Low Register */
    volatile uint32_t ARMSS0_CPU0_PMST_ISC_REGION_3_END_ADDRESS_H;   /* ISC Region 3 End Address High Register */
    volatile uint32_t ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_1024[892];
    volatile uint32_t ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_1040[12];
    volatile uint32_t ARMSS0_CPU1_PMST_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t ARMSS0_CPU1_PMST_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t ARMSS0_CPU1_PMST_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t ARMSS0_CPU1_PMST_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL;   /* ISC Region 1 Control Register */
    volatile uint8_t  Resv_1072[12];
    volatile uint32_t ARMSS0_CPU1_PMST_ISC_REGION_1_START_ADDRESS_L;   /* ISC Region 1 Start Address Low Register */
    volatile uint32_t ARMSS0_CPU1_PMST_ISC_REGION_1_START_ADDRESS_H;   /* ISC Region 1 Start Address High Register */
    volatile uint32_t ARMSS0_CPU1_PMST_ISC_REGION_1_END_ADDRESS_L;   /* ISC Region 1 End Address Low Register */
    volatile uint32_t ARMSS0_CPU1_PMST_ISC_REGION_1_END_ADDRESS_H;   /* ISC Region 1 End Address High Register */
    volatile uint32_t ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL;   /* ISC Region 2 Control Register */
    volatile uint8_t  Resv_1104[12];
    volatile uint32_t ARMSS0_CPU1_PMST_ISC_REGION_2_START_ADDRESS_L;   /* ISC Region 2 Start Address Low Register */
    volatile uint32_t ARMSS0_CPU1_PMST_ISC_REGION_2_START_ADDRESS_H;   /* ISC Region 2 Start Address High Register */
    volatile uint32_t ARMSS0_CPU1_PMST_ISC_REGION_2_END_ADDRESS_L;   /* ISC Region 2 End Address Low Register */
    volatile uint32_t ARMSS0_CPU1_PMST_ISC_REGION_2_END_ADDRESS_H;   /* ISC Region 2 End Address High Register */
    volatile uint32_t ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL;   /* ISC Region 3 Control Register */
    volatile uint8_t  Resv_1136[12];
    volatile uint32_t ARMSS0_CPU1_PMST_ISC_REGION_3_START_ADDRESS_L;   /* ISC Region 3 Start Address Low Register */
    volatile uint32_t ARMSS0_CPU1_PMST_ISC_REGION_3_START_ADDRESS_H;   /* ISC Region 3 Start Address High Register */
    volatile uint32_t ARMSS0_CPU1_PMST_ISC_REGION_3_END_ADDRESS_L;   /* ISC Region 3 End Address Low Register */
    volatile uint32_t ARMSS0_CPU1_PMST_ISC_REGION_3_END_ADDRESS_H;   /* ISC Region 3 End Address High Register */
    volatile uint32_t ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_2048[892];
    volatile uint32_t ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_2064[12];
    volatile uint32_t ARMSS1_CPU0_PMST_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t ARMSS1_CPU0_PMST_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t ARMSS1_CPU0_PMST_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t ARMSS1_CPU0_PMST_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL;   /* ISC Region 1 Control Register */
    volatile uint8_t  Resv_2096[12];
    volatile uint32_t ARMSS1_CPU0_PMST_ISC_REGION_1_START_ADDRESS_L;   /* ISC Region 1 Start Address Low Register */
    volatile uint32_t ARMSS1_CPU0_PMST_ISC_REGION_1_START_ADDRESS_H;   /* ISC Region 1 Start Address High Register */
    volatile uint32_t ARMSS1_CPU0_PMST_ISC_REGION_1_END_ADDRESS_L;   /* ISC Region 1 End Address Low Register */
    volatile uint32_t ARMSS1_CPU0_PMST_ISC_REGION_1_END_ADDRESS_H;   /* ISC Region 1 End Address High Register */
    volatile uint32_t ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL;   /* ISC Region 2 Control Register */
    volatile uint8_t  Resv_2128[12];
    volatile uint32_t ARMSS1_CPU0_PMST_ISC_REGION_2_START_ADDRESS_L;   /* ISC Region 2 Start Address Low Register */
    volatile uint32_t ARMSS1_CPU0_PMST_ISC_REGION_2_START_ADDRESS_H;   /* ISC Region 2 Start Address High Register */
    volatile uint32_t ARMSS1_CPU0_PMST_ISC_REGION_2_END_ADDRESS_L;   /* ISC Region 2 End Address Low Register */
    volatile uint32_t ARMSS1_CPU0_PMST_ISC_REGION_2_END_ADDRESS_H;   /* ISC Region 2 End Address High Register */
    volatile uint32_t ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL;   /* ISC Region 3 Control Register */
    volatile uint8_t  Resv_2160[12];
    volatile uint32_t ARMSS1_CPU0_PMST_ISC_REGION_3_START_ADDRESS_L;   /* ISC Region 3 Start Address Low Register */
    volatile uint32_t ARMSS1_CPU0_PMST_ISC_REGION_3_START_ADDRESS_H;   /* ISC Region 3 Start Address High Register */
    volatile uint32_t ARMSS1_CPU0_PMST_ISC_REGION_3_END_ADDRESS_L;   /* ISC Region 3 End Address Low Register */
    volatile uint32_t ARMSS1_CPU0_PMST_ISC_REGION_3_END_ADDRESS_H;   /* ISC Region 3 End Address High Register */
    volatile uint32_t ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
    volatile uint8_t  Resv_3072[892];
    volatile uint32_t ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL;   /* ISC Region 0 Control Register */
    volatile uint8_t  Resv_3088[12];
    volatile uint32_t ARMSS1_CPU1_PMST_ISC_REGION_0_START_ADDRESS_L;   /* ISC Region 0 Start Address Low Register */
    volatile uint32_t ARMSS1_CPU1_PMST_ISC_REGION_0_START_ADDRESS_H;   /* ISC Region 0 Start Address High Register */
    volatile uint32_t ARMSS1_CPU1_PMST_ISC_REGION_0_END_ADDRESS_L;   /* ISC Region 0 End Address Low Register */
    volatile uint32_t ARMSS1_CPU1_PMST_ISC_REGION_0_END_ADDRESS_H;   /* ISC Region 0 End Address High Register */
    volatile uint32_t ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL;   /* ISC Region 1 Control Register */
    volatile uint8_t  Resv_3120[12];
    volatile uint32_t ARMSS1_CPU1_PMST_ISC_REGION_1_START_ADDRESS_L;   /* ISC Region 1 Start Address Low Register */
    volatile uint32_t ARMSS1_CPU1_PMST_ISC_REGION_1_START_ADDRESS_H;   /* ISC Region 1 Start Address High Register */
    volatile uint32_t ARMSS1_CPU1_PMST_ISC_REGION_1_END_ADDRESS_L;   /* ISC Region 1 End Address Low Register */
    volatile uint32_t ARMSS1_CPU1_PMST_ISC_REGION_1_END_ADDRESS_H;   /* ISC Region 1 End Address High Register */
    volatile uint32_t ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL;   /* ISC Region 2 Control Register */
    volatile uint8_t  Resv_3152[12];
    volatile uint32_t ARMSS1_CPU1_PMST_ISC_REGION_2_START_ADDRESS_L;   /* ISC Region 2 Start Address Low Register */
    volatile uint32_t ARMSS1_CPU1_PMST_ISC_REGION_2_START_ADDRESS_H;   /* ISC Region 2 Start Address High Register */
    volatile uint32_t ARMSS1_CPU1_PMST_ISC_REGION_2_END_ADDRESS_L;   /* ISC Region 2 End Address Low Register */
    volatile uint32_t ARMSS1_CPU1_PMST_ISC_REGION_2_END_ADDRESS_H;   /* ISC Region 2 End Address High Register */
    volatile uint32_t ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL;   /* ISC Region 3 Control Register */
    volatile uint8_t  Resv_3184[12];
    volatile uint32_t ARMSS1_CPU1_PMST_ISC_REGION_3_START_ADDRESS_L;   /* ISC Region 3 Start Address Low Register */
    volatile uint32_t ARMSS1_CPU1_PMST_ISC_REGION_3_START_ADDRESS_H;   /* ISC Region 3 Start Address High Register */
    volatile uint32_t ARMSS1_CPU1_PMST_ISC_REGION_3_END_ADDRESS_L;   /* ISC Region 3 End Address Low Register */
    volatile uint32_t ARMSS1_CPU1_PMST_ISC_REGION_3_END_ADDRESS_H;   /* ISC Region 3 End Address High Register */
    volatile uint32_t ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL;   /* ISC Default Region Control Register */
} CSL_rc_cfg_cbass_iscRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL         (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_START_ADDRESS_L (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_START_ADDRESS_H (0x00000014U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_END_ADDRESS_L   (0x00000018U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_END_ADDRESS_H   (0x0000001CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL         (0x00000020U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_START_ADDRESS_L (0x00000030U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_START_ADDRESS_H (0x00000034U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_END_ADDRESS_L   (0x00000038U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_END_ADDRESS_H   (0x0000003CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL         (0x00000040U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_START_ADDRESS_L (0x00000050U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_START_ADDRESS_H (0x00000054U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_END_ADDRESS_L   (0x00000058U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_END_ADDRESS_H   (0x0000005CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL         (0x00000060U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_START_ADDRESS_L (0x00000070U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_START_ADDRESS_H (0x00000074U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_END_ADDRESS_L   (0x00000078U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_END_ADDRESS_H   (0x0000007CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL       (0x00000080U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL         (0x00000400U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_START_ADDRESS_L (0x00000410U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_START_ADDRESS_H (0x00000414U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_END_ADDRESS_L   (0x00000418U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_END_ADDRESS_H   (0x0000041CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL         (0x00000420U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_START_ADDRESS_L (0x00000430U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_START_ADDRESS_H (0x00000434U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_END_ADDRESS_L   (0x00000438U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_END_ADDRESS_H   (0x0000043CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL         (0x00000440U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_START_ADDRESS_L (0x00000450U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_START_ADDRESS_H (0x00000454U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_END_ADDRESS_L   (0x00000458U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_END_ADDRESS_H   (0x0000045CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL         (0x00000460U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_START_ADDRESS_L (0x00000470U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_START_ADDRESS_H (0x00000474U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_END_ADDRESS_L   (0x00000478U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_END_ADDRESS_H   (0x0000047CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL       (0x00000480U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL         (0x00000800U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_START_ADDRESS_L (0x00000810U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_START_ADDRESS_H (0x00000814U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_END_ADDRESS_L   (0x00000818U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_END_ADDRESS_H   (0x0000081CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL         (0x00000820U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_START_ADDRESS_L (0x00000830U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_START_ADDRESS_H (0x00000834U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_END_ADDRESS_L   (0x00000838U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_END_ADDRESS_H   (0x0000083CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL         (0x00000840U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_START_ADDRESS_L (0x00000850U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_START_ADDRESS_H (0x00000854U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_END_ADDRESS_L   (0x00000858U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_END_ADDRESS_H   (0x0000085CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL         (0x00000860U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_START_ADDRESS_L (0x00000870U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_START_ADDRESS_H (0x00000874U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_END_ADDRESS_L   (0x00000878U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_END_ADDRESS_H   (0x0000087CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL       (0x00000880U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL         (0x00000C00U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_START_ADDRESS_L (0x00000C10U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_START_ADDRESS_H (0x00000C14U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_END_ADDRESS_L   (0x00000C18U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_END_ADDRESS_H   (0x00000C1CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL         (0x00000C20U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_START_ADDRESS_L (0x00000C30U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_START_ADDRESS_H (0x00000C34U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_END_ADDRESS_L   (0x00000C38U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_END_ADDRESS_H   (0x00000C3CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL         (0x00000C40U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_START_ADDRESS_L (0x00000C50U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_START_ADDRESS_H (0x00000C54U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_END_ADDRESS_L   (0x00000C58U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_END_ADDRESS_H   (0x00000C5CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL         (0x00000C60U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_START_ADDRESS_L (0x00000C70U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_START_ADDRESS_H (0x00000C74U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_END_ADDRESS_L   (0x00000C78U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_END_ADDRESS_H   (0x00000C7CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL       (0x00000C80U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000D4U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_CONTROL_RESETVAL (0x0000D400U)

/* ARMSS0_CPU0_PMST_ISC_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_PMST_ISC_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_PMST_ISC_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_CPU0_PMST_ISC_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_PRIV_ID_RESETVAL (0x000000D4U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_CONTROL_RESETVAL (0x0000D400U)

/* ARMSS0_CPU0_PMST_ISC_REGION_1_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_PMST_ISC_REGION_1_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_PMST_ISC_REGION_1_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_CPU0_PMST_ISC_REGION_1_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_PRIV_ID_RESETVAL (0x000000D4U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_CONTROL_RESETVAL (0x0000D400U)

/* ARMSS0_CPU0_PMST_ISC_REGION_2_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_PMST_ISC_REGION_2_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_PMST_ISC_REGION_2_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_CPU0_PMST_ISC_REGION_2_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_PRIV_ID_RESETVAL (0x000000D4U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_CONTROL_RESETVAL (0x0000D400U)

/* ARMSS0_CPU0_PMST_ISC_REGION_3_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_PMST_ISC_REGION_3_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_PMST_ISC_REGION_3_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_CPU0_PMST_ISC_REGION_3_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000D4U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU0_PMST_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000D44AU)

/* ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000D5U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_CONTROL_RESETVAL (0x0000D500U)

/* ARMSS0_CPU1_PMST_ISC_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_CPU1_PMST_ISC_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_CPU1_PMST_ISC_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_CPU1_PMST_ISC_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_PRIV_ID_RESETVAL (0x000000D5U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_CONTROL_RESETVAL (0x0000D500U)

/* ARMSS0_CPU1_PMST_ISC_REGION_1_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_CPU1_PMST_ISC_REGION_1_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_CPU1_PMST_ISC_REGION_1_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_CPU1_PMST_ISC_REGION_1_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_PRIV_ID_RESETVAL (0x000000D5U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_CONTROL_RESETVAL (0x0000D500U)

/* ARMSS0_CPU1_PMST_ISC_REGION_2_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_CPU1_PMST_ISC_REGION_2_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_CPU1_PMST_ISC_REGION_2_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_CPU1_PMST_ISC_REGION_2_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_PRIV_ID_RESETVAL (0x000000D5U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_CONTROL_RESETVAL (0x0000D500U)

/* ARMSS0_CPU1_PMST_ISC_REGION_3_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS0_CPU1_PMST_ISC_REGION_3_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_CPU1_PMST_ISC_REGION_3_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS0_CPU1_PMST_ISC_REGION_3_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL */

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000D5U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS0_CPU1_PMST_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000D54AU)

/* ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000D6U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_CONTROL_RESETVAL (0x0000D600U)

/* ARMSS1_CPU0_PMST_ISC_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_PMST_ISC_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_PMST_ISC_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_CPU0_PMST_ISC_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_PRIV_ID_RESETVAL (0x000000D6U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_CONTROL_RESETVAL (0x0000D600U)

/* ARMSS1_CPU0_PMST_ISC_REGION_1_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_PMST_ISC_REGION_1_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_PMST_ISC_REGION_1_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_CPU0_PMST_ISC_REGION_1_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_PRIV_ID_RESETVAL (0x000000D6U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_CONTROL_RESETVAL (0x0000D600U)

/* ARMSS1_CPU0_PMST_ISC_REGION_2_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_PMST_ISC_REGION_2_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_PMST_ISC_REGION_2_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_CPU0_PMST_ISC_REGION_2_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_PRIV_ID_RESETVAL (0x000000D6U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_CONTROL_RESETVAL (0x0000D600U)

/* ARMSS1_CPU0_PMST_ISC_REGION_3_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_PMST_ISC_REGION_3_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_PMST_ISC_REGION_3_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_CPU0_PMST_ISC_REGION_3_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000D6U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU0_PMST_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000D64AU)

/* ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_PRIV_ID_RESETVAL (0x000000D7U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_CONTROL_RESETVAL (0x0000D700U)

/* ARMSS1_CPU1_PMST_ISC_REGION_0_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_CPU1_PMST_ISC_REGION_0_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_CPU1_PMST_ISC_REGION_0_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_CPU1_PMST_ISC_REGION_0_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_PRIV_ID_RESETVAL (0x000000D7U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_CONTROL_RESETVAL (0x0000D700U)

/* ARMSS1_CPU1_PMST_ISC_REGION_1_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_CPU1_PMST_ISC_REGION_1_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_CPU1_PMST_ISC_REGION_1_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_CPU1_PMST_ISC_REGION_1_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_PRIV_ID_RESETVAL (0x000000D7U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_CONTROL_RESETVAL (0x0000D700U)

/* ARMSS1_CPU1_PMST_ISC_REGION_2_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_CPU1_PMST_ISC_REGION_2_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_CPU1_PMST_ISC_REGION_2_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_CPU1_PMST_ISC_REGION_2_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_DEF_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_PRIV_ID_RESETVAL (0x000000D7U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_CONTROL_RESETVAL (0x0000D700U)

/* ARMSS1_CPU1_PMST_ISC_REGION_3_START_ADDRESS_L */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_START_ADDRESS_L_RESETVAL (0x00000000U)

/* ARMSS1_CPU1_PMST_ISC_REGION_3_START_ADDRESS_H */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_CPU1_PMST_ISC_REGION_3_END_ADDRESS_L */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_END_ADDRESS_L_RESETVAL (0x00000FFFU)

/* ARMSS1_CPU1_PMST_ISC_REGION_3_END_ADDRESS_H */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL */

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_ENABLE_RESETVAL (0x0000000AU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_CH_MODE_MASK (0x00000020U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_CH_MODE_SHIFT (0x00000005U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_CH_MODE_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_CH_MODE_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_DEF_MASK (0x00000040U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_DEF_SHIFT (0x00000006U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_DEF_RESETVAL (0x00000001U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_DEF_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_PRIV_ID_MASK (0x0000FF00U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_PRIV_ID_SHIFT (0x00000008U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_PRIV_ID_RESETVAL (0x000000D7U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_PRIV_ID_MAX (0x000000FFU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_SEC_MASK (0x000F0000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_SEC_SHIFT (0x00000010U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_SEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_SEC_MAX (0x0000000FU)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_NONSEC_MASK (0x00100000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_NONSEC_SHIFT (0x00000014U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_NONSEC_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_NONSEC_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_PASS_MASK (0x00200000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_PASS_SHIFT (0x00000015U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_PASS_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_PASS_MAX (0x00000001U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_PRIV_MASK (0x03000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_PRIV_SHIFT (0x00000018U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_PRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_PRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_NOPRIV_MASK (0x0C000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_NOPRIV_SHIFT (0x0000001AU)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_NOPRIV_RESETVAL (0x00000000U)
#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_NOPRIV_MAX (0x00000003U)

#define CSL_RC_CFG_CBASS_ISC_ARMSS1_CPU1_PMST_ISC_REGION_DEF_CONTROL_RESETVAL (0x0000D74AU)

/**************************************************************************
* Hardware Region  : Config port MMR
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint8_t  Resv_256[256];
    volatile uint32_t ARMSS0_CPU0_PMST_MAP0;   /* Map Register */
    volatile uint8_t  Resv_1280[1020];
    volatile uint32_t ARMSS0_CPU1_PMST_MAP0;   /* Map Register */
    volatile uint8_t  Resv_2304[1020];
    volatile uint32_t ARMSS1_CPU0_PMST_MAP0;   /* Map Register */
    volatile uint8_t  Resv_3328[1020];
    volatile uint32_t ARMSS1_CPU1_PMST_MAP0;   /* Map Register */
} CSL_rc_cfg_cbass_qosRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU0_PMST_MAP0                         (0x00000100U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU1_PMST_MAP0                         (0x00000500U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU0_PMST_MAP0                         (0x00000900U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU1_PMST_MAP0                         (0x00000D00U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* ARMSS0_CPU0_PMST_MAP0 */

#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU0_PMST_MAP0_QOS_MASK                (0x00000007U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU0_PMST_MAP0_QOS_SHIFT               (0x00000000U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU0_PMST_MAP0_QOS_RESETVAL            (0x00000000U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU0_PMST_MAP0_QOS_MAX                 (0x00000007U)

#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU0_PMST_MAP0_ORDERID_MASK            (0x000000F0U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU0_PMST_MAP0_ORDERID_SHIFT           (0x00000004U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU0_PMST_MAP0_ORDERID_RESETVAL        (0x00000000U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU0_PMST_MAP0_ORDERID_MAX             (0x0000000FU)

#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU0_PMST_MAP0_EPRIORITY_MASK          (0x00007000U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU0_PMST_MAP0_EPRIORITY_SHIFT         (0x0000000CU)
#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU0_PMST_MAP0_EPRIORITY_RESETVAL      (0x00000007U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU0_PMST_MAP0_EPRIORITY_MAX           (0x00000007U)

#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU0_PMST_MAP0_VIRTID_MASK             (0x0FFF0000U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU0_PMST_MAP0_VIRTID_SHIFT            (0x00000010U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU0_PMST_MAP0_VIRTID_RESETVAL         (0x00000000U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU0_PMST_MAP0_VIRTID_MAX              (0x00000FFFU)

#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU0_PMST_MAP0_ATYPE_MASK              (0x30000000U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU0_PMST_MAP0_ATYPE_SHIFT             (0x0000001CU)
#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU0_PMST_MAP0_ATYPE_RESETVAL          (0x00000000U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU0_PMST_MAP0_ATYPE_MAX               (0x00000003U)

#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU0_PMST_MAP0_RESETVAL                (0x00007000U)

/* ARMSS0_CPU1_PMST_MAP0 */

#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU1_PMST_MAP0_QOS_MASK                (0x00000007U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU1_PMST_MAP0_QOS_SHIFT               (0x00000000U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU1_PMST_MAP0_QOS_RESETVAL            (0x00000000U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU1_PMST_MAP0_QOS_MAX                 (0x00000007U)

#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU1_PMST_MAP0_ORDERID_MASK            (0x000000F0U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU1_PMST_MAP0_ORDERID_SHIFT           (0x00000004U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU1_PMST_MAP0_ORDERID_RESETVAL        (0x00000000U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU1_PMST_MAP0_ORDERID_MAX             (0x0000000FU)

#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU1_PMST_MAP0_EPRIORITY_MASK          (0x00007000U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU1_PMST_MAP0_EPRIORITY_SHIFT         (0x0000000CU)
#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU1_PMST_MAP0_EPRIORITY_RESETVAL      (0x00000007U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU1_PMST_MAP0_EPRIORITY_MAX           (0x00000007U)

#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU1_PMST_MAP0_VIRTID_MASK             (0x0FFF0000U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU1_PMST_MAP0_VIRTID_SHIFT            (0x00000010U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU1_PMST_MAP0_VIRTID_RESETVAL         (0x00000000U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU1_PMST_MAP0_VIRTID_MAX              (0x00000FFFU)

#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU1_PMST_MAP0_ATYPE_MASK              (0x30000000U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU1_PMST_MAP0_ATYPE_SHIFT             (0x0000001CU)
#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU1_PMST_MAP0_ATYPE_RESETVAL          (0x00000000U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU1_PMST_MAP0_ATYPE_MAX               (0x00000003U)

#define CSL_RC_CFG_CBASS_QOS_ARMSS0_CPU1_PMST_MAP0_RESETVAL                (0x00007000U)

/* ARMSS1_CPU0_PMST_MAP0 */

#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU0_PMST_MAP0_QOS_MASK                (0x00000007U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU0_PMST_MAP0_QOS_SHIFT               (0x00000000U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU0_PMST_MAP0_QOS_RESETVAL            (0x00000000U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU0_PMST_MAP0_QOS_MAX                 (0x00000007U)

#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU0_PMST_MAP0_ORDERID_MASK            (0x000000F0U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU0_PMST_MAP0_ORDERID_SHIFT           (0x00000004U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU0_PMST_MAP0_ORDERID_RESETVAL        (0x00000000U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU0_PMST_MAP0_ORDERID_MAX             (0x0000000FU)

#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU0_PMST_MAP0_EPRIORITY_MASK          (0x00007000U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU0_PMST_MAP0_EPRIORITY_SHIFT         (0x0000000CU)
#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU0_PMST_MAP0_EPRIORITY_RESETVAL      (0x00000007U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU0_PMST_MAP0_EPRIORITY_MAX           (0x00000007U)

#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU0_PMST_MAP0_VIRTID_MASK             (0x0FFF0000U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU0_PMST_MAP0_VIRTID_SHIFT            (0x00000010U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU0_PMST_MAP0_VIRTID_RESETVAL         (0x00000000U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU0_PMST_MAP0_VIRTID_MAX              (0x00000FFFU)

#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU0_PMST_MAP0_ATYPE_MASK              (0x30000000U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU0_PMST_MAP0_ATYPE_SHIFT             (0x0000001CU)
#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU0_PMST_MAP0_ATYPE_RESETVAL          (0x00000000U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU0_PMST_MAP0_ATYPE_MAX               (0x00000003U)

#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU0_PMST_MAP0_RESETVAL                (0x00007000U)

/* ARMSS1_CPU1_PMST_MAP0 */

#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU1_PMST_MAP0_QOS_MASK                (0x00000007U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU1_PMST_MAP0_QOS_SHIFT               (0x00000000U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU1_PMST_MAP0_QOS_RESETVAL            (0x00000000U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU1_PMST_MAP0_QOS_MAX                 (0x00000007U)

#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU1_PMST_MAP0_ORDERID_MASK            (0x000000F0U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU1_PMST_MAP0_ORDERID_SHIFT           (0x00000004U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU1_PMST_MAP0_ORDERID_RESETVAL        (0x00000000U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU1_PMST_MAP0_ORDERID_MAX             (0x0000000FU)

#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU1_PMST_MAP0_EPRIORITY_MASK          (0x00007000U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU1_PMST_MAP0_EPRIORITY_SHIFT         (0x0000000CU)
#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU1_PMST_MAP0_EPRIORITY_RESETVAL      (0x00000007U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU1_PMST_MAP0_EPRIORITY_MAX           (0x00000007U)

#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU1_PMST_MAP0_VIRTID_MASK             (0x0FFF0000U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU1_PMST_MAP0_VIRTID_SHIFT            (0x00000010U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU1_PMST_MAP0_VIRTID_RESETVAL         (0x00000000U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU1_PMST_MAP0_VIRTID_MAX              (0x00000FFFU)

#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU1_PMST_MAP0_ATYPE_MASK              (0x30000000U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU1_PMST_MAP0_ATYPE_SHIFT             (0x0000001CU)
#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU1_PMST_MAP0_ATYPE_RESETVAL          (0x00000000U)
#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU1_PMST_MAP0_ATYPE_MAX               (0x00000003U)

#define CSL_RC_CFG_CBASS_QOS_ARMSS1_CPU1_PMST_MAP0_RESETVAL                (0x00007000U)

/**************************************************************************
* Hardware Region  : Error Config port MMR
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t PID;                       /* Revision Register */
    volatile uint32_t DESTINATION_ID;            /* Destination ID Register */
    volatile uint8_t  Resv_36[28];
    volatile uint32_t EXCEPTION_LOGGING_HEADER0;   /* Exception Logging Header 0 Register */
    volatile uint32_t EXCEPTION_LOGGING_HEADER1;   /* Exception Logging Header 1 Register */
    volatile uint32_t EXCEPTION_LOGGING_DATA0;   /* Exception Logging Data 0 Register */
    volatile uint32_t EXCEPTION_LOGGING_DATA1;   /* Exception Logging Data 1 Register */
    volatile uint32_t EXCEPTION_LOGGING_DATA2;   /* Exception Logging Data 2 Register */
    volatile uint32_t EXCEPTION_LOGGING_DATA3;   /* Exception Logging Data 3 Register */
    volatile uint8_t  Resv_80[20];
    volatile uint32_t ERR_INTR_RAW_STAT;         /* Global Interrupt Raw Status Register */
    volatile uint32_t ERR_INTR_ENABLED_STAT;     /* Global Interrupt Enabled Status Register */
    volatile uint32_t ERR_INTR_ENABLE_SET;       /* Interrupt Enable Set Register */
    volatile uint32_t ERR_INTR_ENABLE_CLR;       /* Interrupt Enable Clear Register */
    volatile uint32_t EOI;                       /* EOI Register */
} CSL_rc_cfg_cbass_errRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_RC_CFG_CBASS_ERR_PID                                                      (0x00000000U)
#define CSL_RC_CFG_CBASS_ERR_DESTINATION_ID                                           (0x00000004U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER0                                (0x00000024U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER1                                (0x00000028U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA0                                  (0x0000002CU)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA1                                  (0x00000030U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2                                  (0x00000034U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA3                                  (0x00000038U)
#define CSL_RC_CFG_CBASS_ERR_ERR_INTR_RAW_STAT                                        (0x00000050U)
#define CSL_RC_CFG_CBASS_ERR_ERR_INTR_ENABLED_STAT                                    (0x00000054U)
#define CSL_RC_CFG_CBASS_ERR_ERR_INTR_ENABLE_SET                                      (0x00000058U)
#define CSL_RC_CFG_CBASS_ERR_ERR_INTR_ENABLE_CLR                                      (0x0000005CU)
#define CSL_RC_CFG_CBASS_ERR_EOI                                                      (0x00000060U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* PID */

#define CSL_RC_CFG_CBASS_ERR_PID_MINOR_MASK                                           (0x0000003FU)
#define CSL_RC_CFG_CBASS_ERR_PID_MINOR_SHIFT                                          (0x00000000U)
#define CSL_RC_CFG_CBASS_ERR_PID_MINOR_RESETVAL                                       (0x00000000U)
#define CSL_RC_CFG_CBASS_ERR_PID_MINOR_MAX                                            (0x0000003FU)

#define CSL_RC_CFG_CBASS_ERR_PID_CUSTOM_MASK                                          (0x000000C0U)
#define CSL_RC_CFG_CBASS_ERR_PID_CUSTOM_SHIFT                                         (0x00000006U)
#define CSL_RC_CFG_CBASS_ERR_PID_CUSTOM_RESETVAL                                      (0x00000000U)
#define CSL_RC_CFG_CBASS_ERR_PID_CUSTOM_MAX                                           (0x00000003U)

#define CSL_RC_CFG_CBASS_ERR_PID_MAJOR_MASK                                           (0x00000700U)
#define CSL_RC_CFG_CBASS_ERR_PID_MAJOR_SHIFT                                          (0x00000008U)
#define CSL_RC_CFG_CBASS_ERR_PID_MAJOR_RESETVAL                                       (0x00000001U)
#define CSL_RC_CFG_CBASS_ERR_PID_MAJOR_MAX                                            (0x00000007U)

#define CSL_RC_CFG_CBASS_ERR_PID_RTL_MASK                                             (0x0000F800U)
#define CSL_RC_CFG_CBASS_ERR_PID_RTL_SHIFT                                            (0x0000000BU)
#define CSL_RC_CFG_CBASS_ERR_PID_RTL_RESETVAL                                         (0x00000007U)
#define CSL_RC_CFG_CBASS_ERR_PID_RTL_MAX                                              (0x0000001FU)

#define CSL_RC_CFG_CBASS_ERR_PID_FUNC_MASK                                            (0x0FFF0000U)
#define CSL_RC_CFG_CBASS_ERR_PID_FUNC_SHIFT                                           (0x00000010U)
#define CSL_RC_CFG_CBASS_ERR_PID_FUNC_RESETVAL                                        (0x00000600U)
#define CSL_RC_CFG_CBASS_ERR_PID_FUNC_MAX                                             (0x00000FFFU)

#define CSL_RC_CFG_CBASS_ERR_PID_BU_MASK                                              (0x30000000U)
#define CSL_RC_CFG_CBASS_ERR_PID_BU_SHIFT                                             (0x0000001CU)
#define CSL_RC_CFG_CBASS_ERR_PID_BU_RESETVAL                                          (0x00000002U)
#define CSL_RC_CFG_CBASS_ERR_PID_BU_MAX                                               (0x00000003U)

#define CSL_RC_CFG_CBASS_ERR_PID_SCHEME_MASK                                          (0xC0000000U)
#define CSL_RC_CFG_CBASS_ERR_PID_SCHEME_SHIFT                                         (0x0000001EU)
#define CSL_RC_CFG_CBASS_ERR_PID_SCHEME_RESETVAL                                      (0x00000001U)
#define CSL_RC_CFG_CBASS_ERR_PID_SCHEME_MAX                                           (0x00000003U)

#define CSL_RC_CFG_CBASS_ERR_PID_RESETVAL                                             (0x66003900U)

/* DESTINATION_ID */

#define CSL_RC_CFG_CBASS_ERR_DESTINATION_ID_DEST_ID_MASK                              (0x000000FFU)
#define CSL_RC_CFG_CBASS_ERR_DESTINATION_ID_DEST_ID_SHIFT                             (0x00000000U)
#define CSL_RC_CFG_CBASS_ERR_DESTINATION_ID_DEST_ID_RESETVAL                          (0x00000000U)
#define CSL_RC_CFG_CBASS_ERR_DESTINATION_ID_DEST_ID_MAX                               (0x000000FFU)

#define CSL_RC_CFG_CBASS_ERR_DESTINATION_ID_RESETVAL                                  (0x00000000U)

/* EXCEPTION_LOGGING_HEADER0 */

#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_DEST_ID_MASK                   (0x000000FFU)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_DEST_ID_SHIFT                  (0x00000000U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_DEST_ID_RESETVAL               (0x00000000U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_DEST_ID_MAX                    (0x000000FFU)

#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_SRC_ID_MASK                    (0x00FFFF00U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_SRC_ID_SHIFT                   (0x00000008U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_SRC_ID_RESETVAL                (0x00000000U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_SRC_ID_MAX                     (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_TYPE_F_MASK                    (0xFF000000U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_TYPE_F_SHIFT                   (0x00000018U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_TYPE_F_RESETVAL                (0x00000000U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_TYPE_F_MAX                     (0x000000FFU)

#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_RESETVAL                       (0x00000000U)

/* EXCEPTION_LOGGING_HEADER1 */

#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_CODE_MASK                      (0x00FF0000U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_CODE_SHIFT                     (0x00000010U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_CODE_RESETVAL                  (0x00000000U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_CODE_MAX                       (0x000000FFU)

#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_GROUP_MASK                     (0xFF000000U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_GROUP_SHIFT                    (0x00000018U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_GROUP_RESETVAL                 (0x00000000U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_GROUP_MAX                      (0x000000FFU)

#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_RESETVAL                       (0x00000000U)

/* EXCEPTION_LOGGING_DATA0 */

#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA0_ADDR_L_MASK                      (0xFFFFFFFFU)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA0_ADDR_L_SHIFT                     (0x00000000U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA0_ADDR_L_RESETVAL                  (0x00000000U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA0_ADDR_L_MAX                       (0xFFFFFFFFU)

#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA0_RESETVAL                         (0x00000000U)

/* EXCEPTION_LOGGING_DATA1 */

#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA1_ADDR_H_MASK                      (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA1_ADDR_H_SHIFT                     (0x00000000U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA1_ADDR_H_RESETVAL                  (0x00000000U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA1_ADDR_H_MAX                       (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA1_RESETVAL                         (0x00000000U)

/* EXCEPTION_LOGGING_DATA2 */

#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_ID_MASK                     (0x000000FFU)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_ID_SHIFT                    (0x00000000U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_ID_RESETVAL                 (0x00000000U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_ID_MAX                      (0x000000FFU)

#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_SECURE_MASK                      (0x00000100U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_SECURE_SHIFT                     (0x00000008U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_SECURE_RESETVAL                  (0x00000000U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_SECURE_MAX                       (0x00000001U)

#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_MASK                        (0x00000200U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_SHIFT                       (0x00000009U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_RESETVAL                    (0x00000000U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_MAX                         (0x00000001U)

#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_CACHEABLE_MASK                   (0x00000400U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_CACHEABLE_SHIFT                  (0x0000000AU)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_CACHEABLE_RESETVAL               (0x00000000U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_CACHEABLE_MAX                    (0x00000001U)

#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_DEBUG_MASK                       (0x00000800U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_DEBUG_SHIFT                      (0x0000000BU)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_DEBUG_RESETVAL                   (0x00000000U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_DEBUG_MAX                        (0x00000001U)

#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_READ_MASK                        (0x00001000U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_READ_SHIFT                       (0x0000000CU)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_READ_RESETVAL                    (0x00000000U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_READ_MAX                         (0x00000001U)

#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_WRITE_MASK                       (0x00002000U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_WRITE_SHIFT                      (0x0000000DU)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_WRITE_RESETVAL                   (0x00000000U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_WRITE_MAX                        (0x00000001U)

#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_ROUTEID_MASK                     (0x0FFF0000U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_ROUTEID_SHIFT                    (0x00000010U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_ROUTEID_RESETVAL                 (0x00000000U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_ROUTEID_MAX                      (0x00000FFFU)

#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA2_RESETVAL                         (0x00000000U)

/* EXCEPTION_LOGGING_DATA3 */

#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA3_BYTECNT_MASK                     (0x000003FFU)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA3_BYTECNT_SHIFT                    (0x00000000U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA3_BYTECNT_RESETVAL                 (0x00000000U)
#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA3_BYTECNT_MAX                      (0x000003FFU)

#define CSL_RC_CFG_CBASS_ERR_EXCEPTION_LOGGING_DATA3_RESETVAL                         (0x00000000U)

/* ERR_INTR_RAW_STAT */

#define CSL_RC_CFG_CBASS_ERR_ERR_INTR_RAW_STAT_INTR_MASK                              (0x00000001U)
#define CSL_RC_CFG_CBASS_ERR_ERR_INTR_RAW_STAT_INTR_SHIFT                             (0x00000000U)
#define CSL_RC_CFG_CBASS_ERR_ERR_INTR_RAW_STAT_INTR_RESETVAL                          (0x00000000U)
#define CSL_RC_CFG_CBASS_ERR_ERR_INTR_RAW_STAT_INTR_MAX                               (0x00000001U)

#define CSL_RC_CFG_CBASS_ERR_ERR_INTR_RAW_STAT_RESETVAL                               (0x00000000U)

/* ERR_INTR_ENABLED_STAT */

#define CSL_RC_CFG_CBASS_ERR_ERR_INTR_ENABLED_STAT_ENABLED_INTR_MASK                  (0x00000001U)
#define CSL_RC_CFG_CBASS_ERR_ERR_INTR_ENABLED_STAT_ENABLED_INTR_SHIFT                 (0x00000000U)
#define CSL_RC_CFG_CBASS_ERR_ERR_INTR_ENABLED_STAT_ENABLED_INTR_RESETVAL              (0x00000000U)
#define CSL_RC_CFG_CBASS_ERR_ERR_INTR_ENABLED_STAT_ENABLED_INTR_MAX                   (0x00000001U)

#define CSL_RC_CFG_CBASS_ERR_ERR_INTR_ENABLED_STAT_RESETVAL                           (0x00000000U)

/* ERR_INTR_ENABLE_SET */

#define CSL_RC_CFG_CBASS_ERR_ERR_INTR_ENABLE_SET_INTR_ENABLE_SET_MASK                 (0x00000001U)
#define CSL_RC_CFG_CBASS_ERR_ERR_INTR_ENABLE_SET_INTR_ENABLE_SET_SHIFT                (0x00000000U)
#define CSL_RC_CFG_CBASS_ERR_ERR_INTR_ENABLE_SET_INTR_ENABLE_SET_RESETVAL             (0x00000000U)
#define CSL_RC_CFG_CBASS_ERR_ERR_INTR_ENABLE_SET_INTR_ENABLE_SET_MAX                  (0x00000001U)

#define CSL_RC_CFG_CBASS_ERR_ERR_INTR_ENABLE_SET_RESETVAL                             (0x00000000U)

/* ERR_INTR_ENABLE_CLR */

#define CSL_RC_CFG_CBASS_ERR_ERR_INTR_ENABLE_CLR_INTR_ENABLE_CLR_MASK                 (0x00000001U)
#define CSL_RC_CFG_CBASS_ERR_ERR_INTR_ENABLE_CLR_INTR_ENABLE_CLR_SHIFT                (0x00000000U)
#define CSL_RC_CFG_CBASS_ERR_ERR_INTR_ENABLE_CLR_INTR_ENABLE_CLR_RESETVAL             (0x00000000U)
#define CSL_RC_CFG_CBASS_ERR_ERR_INTR_ENABLE_CLR_INTR_ENABLE_CLR_MAX                  (0x00000001U)

#define CSL_RC_CFG_CBASS_ERR_ERR_INTR_ENABLE_CLR_RESETVAL                             (0x00000000U)

/* EOI */

#define CSL_RC_CFG_CBASS_ERR_EOI_WR_MASK                                              (0x0000FFFFU)
#define CSL_RC_CFG_CBASS_ERR_EOI_WR_SHIFT                                             (0x00000000U)
#define CSL_RC_CFG_CBASS_ERR_EOI_WR_RESETVAL                                          (0x00000000U)
#define CSL_RC_CFG_CBASS_ERR_EOI_WR_MAX                                               (0x0000FFFFU)

#define CSL_RC_CFG_CBASS_ERR_EOI_RESETVAL                                             (0x00000000U)

#ifdef __cplusplus
}
#endif
#endif
