<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3709" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3709{left:782px;bottom:68px;letter-spacing:0.1px;}
#t2_3709{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3709{left:712px;bottom:1076px;letter-spacing:0.26px;word-spacing:0.56px;}
#t4_3709{left:535px;bottom:1051px;letter-spacing:0.25px;word-spacing:0.57px;}
#t5_3709{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t6_3709{left:69px;bottom:979px;letter-spacing:-0.12px;}
#t7_3709{left:440px;bottom:939px;letter-spacing:-0.13px;}
#t8_3709{left:123px;bottom:918px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t9_3709{left:477px;bottom:918px;letter-spacing:-0.15px;}
#ta_3709{left:716px;bottom:918px;}
#tb_3709{left:123px;bottom:897px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tc_3709{left:123px;bottom:880px;letter-spacing:-0.21px;word-spacing:-0.39px;}
#td_3709{left:123px;bottom:863px;letter-spacing:-0.15px;}
#te_3709{left:363px;bottom:863px;}
#tf_3709{left:69px;bottom:795px;letter-spacing:0.16px;}
#tg_3709{left:150px;bottom:795px;letter-spacing:0.22px;word-spacing:-0.03px;}
#th_3709{left:69px;bottom:770px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ti_3709{left:69px;bottom:753px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tj_3709{left:69px;bottom:736px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tk_3709{left:69px;bottom:719px;letter-spacing:-0.13px;}
#tl_3709{left:69px;bottom:695px;letter-spacing:-0.14px;word-spacing:-1px;}
#tm_3709{left:69px;bottom:678px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tn_3709{left:69px;bottom:661px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_3709{left:69px;bottom:645px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tp_3709{left:69px;bottom:620px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tq_3709{left:69px;bottom:603px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tr_3709{left:69px;bottom:587px;letter-spacing:-0.14px;word-spacing:-1px;}
#ts_3709{left:69px;bottom:570px;letter-spacing:-0.15px;word-spacing:-1.15px;}
#tt_3709{left:69px;bottom:553px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tu_3709{left:69px;bottom:529px;letter-spacing:-0.14px;word-spacing:-1.07px;}
#tv_3709{left:69px;bottom:512px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tw_3709{left:69px;bottom:495px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tx_3709{left:69px;bottom:478px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ty_3709{left:69px;bottom:461px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_3709{left:69px;bottom:444px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#t10_3709{left:69px;bottom:428px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t11_3709{left:673px;bottom:428px;letter-spacing:-0.14px;}
#t12_3709{left:69px;bottom:411px;letter-spacing:-0.15px;}
#t13_3709{left:69px;bottom:386px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t14_3709{left:69px;bottom:370px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t15_3709{left:69px;bottom:353px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t16_3709{left:69px;bottom:336px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#t17_3709{left:69px;bottom:319px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t18_3709{left:69px;bottom:295px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t19_3709{left:95px;bottom:270px;}
#t1a_3709{left:121px;bottom:270px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1b_3709{left:95px;bottom:246px;}
#t1c_3709{left:121px;bottom:246px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1d_3709{left:121px;bottom:219px;}
#t1e_3709{left:147px;bottom:221px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1f_3709{left:121px;bottom:195px;}
#t1g_3709{left:147px;bottom:197px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1h_3709{left:121px;bottom:170px;}
#t1i_3709{left:147px;bottom:173px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#t1j_3709{left:121px;bottom:146px;}
#t1k_3709{left:147px;bottom:148px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1l_3709{left:121px;bottom:122px;}
#t1m_3709{left:147px;bottom:124px;letter-spacing:-0.17px;word-spacing:-0.45px;}

.s1_3709{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3709{font-size:24px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s3_3709{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3709{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3709{font-size:14px;font-family:Verdana_b5t;color:#0860A8;}
.s6_3709{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3709{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3709" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3709Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3709" style="-webkit-user-select: none;"><object width="935" height="1210" data="3709/3709.svg" type="image/svg+xml" id="pdf3709" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3709" class="t s1_3709">Vol. 3B </span><span id="t2_3709" class="t s1_3709">20-1 </span>
<span id="t3_3709" class="t s2_3709">CHAPTER 20 </span>
<span id="t4_3709" class="t s2_3709">PERFORMANCE MONITORING </span>
<span id="t5_3709" class="t s3_3709">Intel 64 and IA-32 architectures provide facilities for monitoring performance via a PMU (Performance Monitoring </span>
<span id="t6_3709" class="t s3_3709">Unit). </span>
<span id="t7_3709" class="t s4_3709">NOTE </span>
<span id="t8_3709" class="t s3_3709">Performance monitoring events can be found here: </span><span id="t9_3709" class="t s5_3709">https://perfmon-events.intel.com/ </span><span id="ta_3709" class="t s3_3709">. </span>
<span id="tb_3709" class="t s3_3709">Additionally, performance monitoring event files for Intel processors are hosted by the Intel Open </span>
<span id="tc_3709" class="t s3_3709">Source Technology Center. These files can be downloaded here: </span>
<span id="td_3709" class="t s5_3709">https://download.01.org/perfmon/ </span><span id="te_3709" class="t s3_3709">. </span>
<span id="tf_3709" class="t s6_3709">20.1 </span><span id="tg_3709" class="t s6_3709">PERFORMANCE MONITORING OVERVIEW </span>
<span id="th_3709" class="t s3_3709">Performance monitoring was introduced in the Pentium processor with a set of model-specific performance-moni- </span>
<span id="ti_3709" class="t s3_3709">toring counter MSRs. These counters permit selection of processor performance parameters to be monitored and </span>
<span id="tj_3709" class="t s3_3709">measured. The information obtained from these counters can be used for tuning system and compiler perfor- </span>
<span id="tk_3709" class="t s3_3709">mance. </span>
<span id="tl_3709" class="t s3_3709">In Intel P6 family of processors, the performance monitoring mechanism was enhanced to permit a wider selection </span>
<span id="tm_3709" class="t s3_3709">of events to be monitored and to allow greater control events to be monitored. Next, Intel processors based on </span>
<span id="tn_3709" class="t s3_3709">Intel NetBurst microarchitecture introduced a distributed style of performance monitoring mechanism and perfor- </span>
<span id="to_3709" class="t s3_3709">mance events. </span>
<span id="tp_3709" class="t s3_3709">The performance monitoring mechanisms and performance events defined for the Pentium, P6 family, and Intel </span>
<span id="tq_3709" class="t s3_3709">processors based on Intel NetBurst microarchitecture are not architectural. They are all model specific (not </span>
<span id="tr_3709" class="t s3_3709">compatible among processor families). Intel Core Solo and Intel Core Duo processors support a set of architectural </span>
<span id="ts_3709" class="t s3_3709">performance events and a set of non-architectural performance events. Newer Intel processor generations support </span>
<span id="tt_3709" class="t s3_3709">enhanced architectural performance events and non-architectural performance events. </span>
<span id="tu_3709" class="t s3_3709">Starting with Intel Core Solo and Intel Core Duo processors, there are two classes of performance monitoring capa- </span>
<span id="tv_3709" class="t s3_3709">bilities. The first class supports events for monitoring performance using counting or interrupt-based event </span>
<span id="tw_3709" class="t s3_3709">sampling usage. These events are non-architectural and vary from one processor model to another. They are </span>
<span id="tx_3709" class="t s3_3709">similar to those available in Pentium M processors. These non-architectural performance monitoring events are </span>
<span id="ty_3709" class="t s3_3709">specific to the microarchitecture and may change with enhancements. They are discussed in Section 20.6.3, </span>
<span id="tz_3709" class="t s3_3709">“Performance Monitoring (Processors Based on Intel NetBurst® Microarchitecture).” Non-architectural events for a </span>
<span id="t10_3709" class="t s3_3709">given microarchitecture cannot be enumerated using CPUID; and they can be found at: </span><span id="t11_3709" class="t s5_3709">https://perfmon- </span>
<span id="t12_3709" class="t s5_3709">events.intel.com/. </span>
<span id="t13_3709" class="t s3_3709">The second class of performance monitoring capabilities is referred to as architectural performance monitoring. </span>
<span id="t14_3709" class="t s3_3709">This class supports the same counting and Interrupt-based event sampling usages, with a smaller set of available </span>
<span id="t15_3709" class="t s3_3709">events. The visible behavior of architectural performance events is consistent across processor implementations. </span>
<span id="t16_3709" class="t s3_3709">Availability of architectural performance monitoring capabilities is enumerated using the CPUID.0AH. These events </span>
<span id="t17_3709" class="t s3_3709">are discussed in Section 20.2. </span>
<span id="t18_3709" class="t s3_3709">See also: </span>
<span id="t19_3709" class="t s3_3709">— </span><span id="t1a_3709" class="t s3_3709">Section 20.2, “Architectural Performance Monitoring.” </span>
<span id="t1b_3709" class="t s3_3709">— </span><span id="t1c_3709" class="t s3_3709">Section 20.3, “Performance Monitoring (Intel® Core™ Processors and Intel® Xeon® Processors).” </span>
<span id="t1d_3709" class="t s7_3709">• </span><span id="t1e_3709" class="t s3_3709">Section 20.3.1, “Performance Monitoring for Processors Based on Nehalem Microarchitecture.” </span>
<span id="t1f_3709" class="t s7_3709">• </span><span id="t1g_3709" class="t s3_3709">Section 20.3.2, “Performance Monitoring for Processors Based on Westmere Microarchitecture.” </span>
<span id="t1h_3709" class="t s7_3709">• </span><span id="t1i_3709" class="t s3_3709">Section 20.3.3, “Intel® Xeon® Processor E7 Family Performance Monitoring Facility.” </span>
<span id="t1j_3709" class="t s7_3709">• </span><span id="t1k_3709" class="t s3_3709">Section 20.3.4, “Performance Monitoring for Processors Based on Sandy Bridge Microarchitecture.” </span>
<span id="t1l_3709" class="t s7_3709">• </span><span id="t1m_3709" class="t s3_3709">Section 20.3.5, “3rd Generation Intel® Core™ Processor Performance Monitoring Facility.” </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
