$date
	Sat Mar 11 12:27:28 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module timer_test $end
$var wire 1 ! irq $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ rst_n $end
$scope module timer0 $end
$var wire 1 " clk $end
$var wire 8 % cnt_added [7:0] $end
$var wire 8 & cnt_next [7:0] $end
$var wire 1 # enable $end
$var wire 1 $ rst_n $end
$var wire 1 ! irq $end
$var reg 8 ' cnt [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b1 &
b1 %
0$
1#
0"
0!
$end
#500
1"
#1000
1$
0"
#1500
b10 &
b10 %
b1 '
1"
#2000
0"
#2500
b11 &
b11 %
b10 '
1"
#3000
0"
#3500
b100 &
b100 %
b11 '
1"
#4000
0"
#4500
b101 &
b101 %
b100 '
1"
#5000
0"
#5500
b110 &
b110 %
b101 '
1"
#6000
0"
#6500
b111 &
b111 %
b110 '
1"
#7000
0"
#7500
b1000 &
b1000 %
b111 '
1"
#8000
0"
#8500
b1001 &
b1001 %
b1000 '
1"
#9000
0"
#9500
b1010 &
b1010 %
b1001 '
1"
#10000
0"
#10500
b1011 &
b1011 %
b1010 '
1"
#11000
0"
#11500
b1100 &
b1100 %
b1011 '
1"
#12000
0"
#12500
b1101 &
b1101 %
b1100 '
1"
#13000
0"
#13500
b1110 &
b1110 %
b1101 '
1"
#14000
0"
#14500
b1 &
b1 %
1!
b1110 '
1"
#15000
0"
#15500
b10 &
b10 %
0!
b1 '
1"
#16000
0"
#16500
b11 &
b11 %
b10 '
1"
#17000
b10 &
0#
0"
#17500
1"
#18000
0"
#18500
1"
#19000
0"
#19500
1"
#20000
0"
#20500
1"
#21000
b11 &
1#
0"
#21500
b100 &
b100 %
b11 '
1"
#22000
0"
#22500
b101 &
b101 %
b100 '
1"
#23000
0"
#23500
b110 &
b110 %
b101 '
1"
#24000
0"
#24500
b111 &
b111 %
b110 '
1"
#25000
0"
#25500
b1000 &
b1000 %
b111 '
1"
#26000
0"
#26500
b1001 &
b1001 %
b1000 '
1"
#27000
0"
#27500
b1010 &
b1010 %
b1001 '
1"
#28000
0"
#28500
b1011 &
b1011 %
b1010 '
1"
#29000
0"
#29500
b1100 &
b1100 %
b1011 '
1"
#30000
0"
#30500
b1101 &
b1101 %
b1100 '
1"
#31000
0"
#31500
b1110 &
b1110 %
b1101 '
1"
#32000
0"
#32500
b1 &
b1 %
1!
b1110 '
1"
#33000
0"
#33500
b10 &
b10 %
0!
b1 '
1"
#34000
0"
#34500
b11 &
b11 %
b10 '
1"
#35000
0"
#35500
b100 &
b100 %
b11 '
1"
#36000
0"
#36500
b101 &
b101 %
b100 '
1"
#37000
0"
#37500
b110 &
b110 %
b101 '
1"
#38000
0"
#38500
b111 &
b111 %
b110 '
1"
#39000
0"
#39500
b1000 &
b1000 %
b111 '
1"
#40000
0"
#40500
b1001 &
b1001 %
b1000 '
1"
#41000
0"
#41500
b1010 &
b1010 %
b1001 '
1"
#42000
0"
#42500
b1011 &
b1011 %
b1010 '
1"
#43000
0"
#43500
b1100 &
b1100 %
b1011 '
1"
#44000
0"
#44500
b1101 &
b1101 %
b1100 '
1"
#45000
0"
#45500
b1110 &
b1110 %
b1101 '
1"
#46000
0"
#46500
b1 &
b1 %
1!
b1110 '
1"
#47000
0"
#47500
b10 &
b10 %
0!
b1 '
1"
#48000
0"
#48500
b11 &
b11 %
b10 '
1"
#49000
0"
#49500
b100 &
b100 %
b11 '
1"
#50000
0"
#50500
b101 &
b101 %
b100 '
1"
#51000
0"
#51500
b110 &
b110 %
b101 '
1"
#52000
0"
#52500
b111 &
b111 %
b110 '
1"
#53000
0"
#53500
b1000 &
b1000 %
b111 '
1"
#54000
0"
#54500
b1001 &
b1001 %
b1000 '
1"
#55000
0"
#55500
b1010 &
b1010 %
b1001 '
1"
#56000
0"
#56500
b1011 &
b1011 %
b1010 '
1"
#57000
0"
#57500
b1100 &
b1100 %
b1011 '
1"
#58000
0"
#58500
b1101 &
b1101 %
b1100 '
1"
#59000
0"
#59500
b1110 &
b1110 %
b1101 '
1"
#60000
0"
#60500
b1 &
b1 %
1!
b1110 '
1"
#61000
0"
#61500
b10 &
b10 %
0!
b1 '
1"
#62000
0"
#62500
b11 &
b11 %
b10 '
1"
#63000
0"
#63500
b100 &
b100 %
b11 '
1"
#64000
0"
#64500
b101 &
b101 %
b100 '
1"
#65000
0"
#65500
b110 &
b110 %
b101 '
1"
#66000
0"
#66500
b111 &
b111 %
b110 '
1"
#67000
0"
#67500
b1000 &
b1000 %
b111 '
1"
#68000
0"
#68500
b1001 &
b1001 %
b1000 '
1"
#69000
0"
