

Run edifparser ...

{D:/ICEcube2/sbt_backend/bin/win32/opt/edifparser} {D:/ICEcube2/sbt_backend/devices\ICE40T05.dev} {D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//SPI.edf} {D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//sbt/netlist}  -p"SG48"  {-c} --devicename  iCE40UP5K

Lattice Semiconductor Corporation  Edif Parser

Release:        2017.08.27940

Build Date:     Sep 11 2017 16:51:25



Parsing edif file: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//SPI.edf...

start to read sdc/scf file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//SPI.scf

sdc_reader OK D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//SPI.scf

Stored edif netlist at D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//sbt/netlist\oadb-SPI_TEST_MODULE...



write Timing Constraint to D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//sbt/Temp/sbt_temp.sdc



EDIF Parser succeeded

Top module is: SPI_TEST_MODULE



EDF Parser run-time: 1 (sec)





Run sbtplacer ...

{D:/ICEcube2/sbt_backend/bin/win32/opt/sbtplacer} --des-lib {D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//sbt/netlist/oadb-SPI_TEST_MODULE}  --outdir {D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//sbt/outputs/placer} --device-file {D:/ICEcube2/sbt_backend/devices\ICE40T05.dev} --package {SG48} --lib-file {D:/ICEcube2/sbt_backend/devices/ice40UP5K.lib}  --sdc-file {D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//sbt/Temp/sbt_temp.sdc} --out-sdc-file {D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//sbt/outputs/placer/SPI_TEST_MODULE_pl.sdc} --deviceMarketName {iCE40UP5K}

Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//sbt/netlist/oadb-SPI_TEST_MODULE --outdir D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//sbt/outputs/placer --device-file D:/ICEcube2/sbt_backend/devices\ICE40T05.dev --package SG48 --lib-file D:/ICEcube2/sbt_backend/devices/ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//sbt/Temp/sbt_temp.sdc --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//sbt/outputs/placer/SPI_TEST_MODULE_pl.sdc --deviceMarketName iCE40UP5K

Lattice Semiconductor Corporation  Placer

Release:        2017.08.27940

Build Date:     Sep 11 2017 17:12:23



I2004: Option and Settings Summary

=============================================================

Device file          - D:/ICEcube2/sbt_backend/devices\ICE40T05.dev

Package              - SG48

Design database      - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//sbt/netlist/oadb-SPI_TEST_MODULE

SDC file             - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//sbt/Temp/sbt_temp.sdc

Output directory     - D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//sbt/outputs/placer

Timing library       - D:/ICEcube2/sbt_backend/devices/ice40UP5K.lib

Effort level         - std



I2050: Starting reading inputs for placer

=============================================================

I2100: Reading design library: D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//sbt/netlist/oadb-SPI_TEST_MODULE/BFPGA_DESIGN_ep

I2065: Reading device file : D:/ICEcube2/sbt_backend/devices\ICE40T05.dev

I2051: Reading of inputs for placer completed successfully



I2053: Starting placement of the design

=============================================================



Input Design Statistics

    Number of LUTs      	:	18

    Number of DFFs      	:	36

    Number of DFFs packed to IO	:	0

    Number of Carrys    	:	0

    Number of RAMs      	:	0

    Number of ROMs      	:	0

    Number of IOs       	:	6

    Number of GBIOs     	:	0

    Number of GBs       	:	1

    Number of WarmBoot  	:	0

    Number of PLLs      	:	1

    Number of I2Cs      	:	0

    Number of SPIs      	:	0

    Number of DSPs     	:	0

    Number of SBIOODs     	:	0

    Number of LEDDAIPs     	:	0

    Number of RGBADRVs     	:	0

    Number of LFOSCs     	:	0

    Number of HFOSCs     	:	0

    Number of FILTER_50NSs     	:	0

    Number of SPRAMs     	:	0





Phase 1

I2077: Start design legalization



Design Legalization Statistics

    Number of feedthru LUTs inserted to legalize input of DFFs     	:	21

    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0

    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0

    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0

    Number of feedthru LUTs inserted to legalize global signals    	:	0

    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0

    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0

    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0

    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0

    Total LUTs inserted                                            	:	21

    Total CARRYs inserted                                          	:	0





I2078: Design legalization is completed successfully

I2088: Phase 1, elapsed time : 0.0 (sec)





Phase 2

I2088: Phase 2, elapsed time : 0.0 (sec)



Phase 3

Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE

Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL



Design Statistics after Packing

    Number of LUTs      	:	40

    Number of DFFs      	:	33

    Number of DFFs packed to IO	:	3

    Number of Carrys    	:	0



Device Utilization Summary after Packing

    Sequential LogicCells

        LUT and DFF      	:	33

        LUT, DFF and CARRY	:	0

    Combinational LogicCells

        Only LUT         	:	7

        CARRY Only       	:	0

        LUT with CARRY   	:	0

    LogicCells                  :	40/5280

    PLBs                        :	5/660

    BRAMs                       :	0/30

    IOs and GBIOs               :	6/36

    PLLs                        :	1/1

    I2Cs                        :	0/2

    SPIs                        :	0/2

    DSPs                        :	0/8

    SBIOODs                     :	0/3

    RGBADRVs                    :	0/1

    LEDDAIPs                    :	0/1

    LFOSCs                      :	0/1

    HFOSCs                      :	0/1

    SPRAMs                      :	0/4

    FILTER50NSs                 :	0/2





I2088: Phase 3, elapsed time : 0.4 (sec)



Phase 4

I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device

I2088: Phase 4, elapsed time : 0.2 (sec)



Phase 5

I2088: Phase 5, elapsed time : 0.0 (sec)



Phase 6

I2088: Phase 6, elapsed time : 6.5 (sec)



Final Design Statistics

    Number of LUTs      	:	40

    Number of DFFs      	:	33

    Number of DFFs packed to IO	:	3

    Number of Carrys    	:	0

    Number of RAMs      	:	0

    Number of ROMs      	:	0

    Number of IOs       	:	6

    Number of GBIOs     	:	0

    Number of GBs       	:	1

    Number of WarmBoot  	:	0

    Number of PLLs      	:	1

    Number of I2Cs      	:	0

    Number of SPIs      	:	0

    Number of DSPs     	:	0

    Number of SBIOODs     	:	0

    Number of LEDDAIPs     	:	0

    Number of RGBADRVs     	:	0

    Number of LFOSCs     	:	0

    Number of HFOSCs     	:	0

    Number of FILTER_50NSs     	:	0

    Number of SPRAMs     	:	0



Device Utilization Summary

    LogicCells                  :	40/5280

    PLBs                        :	11/660

    BRAMs                       :	0/30

    IOs and GBIOs               :	6/36

    PLLs                        :	1/1

    I2Cs                        :	0/2

    SPIs                        :	0/2

    DSPs                        :	0/8

    SBIOODs                     :	0/3

    RGBADRVs                    :	0/1

    LEDDAIPs                    :	0/1

    LFOSCs                      :	0/1

    HFOSCs                      :	0/1

    SPRAMs                      :	0/4

    FILTER50NSs                 :	0/2







#####################################################################

Placement Timing Summary



The timing summary is based on estimated routing delays after

placement. For final timing report, please carry out the timing

analysis after routing.

=====================================================================



#####################################################################

                     Clock Summary 

=====================================================================

Number of clocks: 3

Clock: SPI_TEST_MODULE|clk | Frequency: N/A | Target: 12.00 MHz

Clock: mypll_inst.mypll_inst/PLLOUTCORE | Frequency: 139.84 MHz | Target: 48.00 MHz

Clock: mypll_inst.mypll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 48.00 MHz



=====================================================================

                     End of Clock Summary

#####################################################################



I2054: Placement of design completed successfully



I2076: Placer run-time: 7.4 sec.



W2731: The terminal LEDR_obuf:OUTPUTENABLE is not connected
W2729: set_io_ff -oe constraint specified on 'LEDR' pin is infeasible. Ignoring the constraint
W2731: The terminal LEDG_obuf:OUTPUTENABLE is not connected
W2729: set_io_ff -oe constraint specified on 'LEDG' pin is infeasible. Ignoring the constraint




Run packer ...

{D:/ICEcube2/sbt_backend/bin/win32/opt/packer} {D:/ICEcube2/sbt_backend/devices\ICE40T05.dev} {D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//sbt/netlist/oadb-SPI_TEST_MODULE} --outdir  {D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//sbt/outputs/packer} --package {SG48} --basename SPI   --src_sdc_file {D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//sbt/outputs/placer/SPI_TEST_MODULE_pl.sdc} --dst_sdc_file {D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//SPI_TEST_MODULE_pk.sdc} --translator {D:/ICEcube2/sbt_backend/bin/sdc_translator.tcl}   --devicename {iCE40UP5K} 

Lattice Semiconductor Corporation  Packer

Release:        2017.08.27940

Build Date:     Sep 11 2017 16:52:47



Begin Packing...

initializing finish

Total HPWL cost is 112

used logic cells: 40

Translating sdc file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//sbt/outputs/placer/SPI_TEST_MODULE_pl.sdc...

Translated sdc file is D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//SPI_TEST_MODULE_pk.sdc

Packer succeeded



Packer run-time: 1 (sec)



Ignore not existing derating file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1/pr_1_Impl/pr_1_init.tcl



Run sbrouter ...

{D:/ICEcube2/sbt_backend/bin/win32/opt/sbrouter} {D:/ICEcube2/sbt_backend/devices\ICE40T05.dev} {D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//sbt/netlist/oadb-SPI_TEST_MODULE} {D:/ICEcube2/sbt_backend/devices/ice40UP5K.lib} {D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//SPI_TEST_MODULE_pk.sdc}  --outdir {D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//sbt/outputs/router}  --sdf_file  {D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//SPI_TEST_MODULE_sbt.sdf}   --pin_permutation

SJRouter....

Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:/ICEcube2/sbt_backend/devices\ICE40T05.dev D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//sbt/netlist/oadb-SPI_TEST_MODULE D:/ICEcube2/sbt_backend/devices/ice40UP5K.lib D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//SPI_TEST_MODULE_pk.sdc --outdir D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//sbt/outputs/router --sdf_file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//SPI_TEST_MODULE_sbt.sdf --pin_permutation 

Lattice Semiconductor Corporation  Router

Release:        2017.08.27940

Build Date:     Sep 11 2017 17:02:50



I1203: Reading Design SPI_TEST_MODULE

Read design time: 0

I1202: Reading Architecture of device iCE40UP5K

Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTCORE

Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst/PLLOUTGLOBAL

Read device time: 5

I1209: Started routing

I1223: Total Nets : 48 

I1212: Iteration  1 :     4 unrouted : 0 seconds

I1212: Iteration  2 :     0 unrouted : 0 seconds

I1215: Routing is successful

Routing time: 0

I1206: Completed routing

I1204: Writing Design SPI_TEST_MODULE

Lib Closed

I1210: Writing routes

I1218: Exiting the router

I1224: Router run-time : 5 seconds





Run bitmap ...

{D:/ICEcube2/sbt_backend/bin/win32/opt/bitmap}  {D:/ICEcube2/sbt_backend/devices\ICE40T05.dev} --design {D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//sbt/netlist/oadb-SPI_TEST_MODULE} --outdir {D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//sbt/outputs/bitmap} --device_name {iCE40UP5K} --package {SG48}    --low_power on --init_ram on --init_ram_bank 1111 --warm_boot on --frequency low 

Lattice Semiconductor Corporation  Bit Stream Generator

Release:        2017.08.27940

Build Date:     Sep 11 2017 17:29:39



Bit Stream File Size: 832584 (813K 72 Bits)

Bit Stream Generator succeeded



Bitmap run-time: 0 (sec)





Run netlister ...

{D:/ICEcube2/sbt_backend/bin/win32/opt/netlister} --device {D:/ICEcube2/sbt_backend/devices\ICE40T05.dev} --view rt --lib {D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//sbt/netlist/oadb-SPI_TEST_MODULE} --verilog {D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//SPI_TEST_MODULE_sbt.v} --vhdl {D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//SPI_TEST_MODULE_sbt.vhd} --in-sdc-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//SPI_TEST_MODULE_pk.sdc --out-sdc-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//SPI_TEST_MODULE_sbt.sdc --splitio

Lattice Semiconductor Corporation  Verilog & VHDL Netlister

Release:        2017.08.27940

Build Date:     Sep 11 2017 17:30:26



Generating Verilog & VHDL netlist files ...

Writing D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//SPI_TEST_MODULE_sbt.v

Writing D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//SPI_TEST_MODULE_sbt.vhd

Netlister succeeded.



Netlister run-time: 1 (sec)





Run sbtimer ...

{D:/ICEcube2/sbt_backend/bin/win32/opt/sbtimer} --des-lib {D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//sbt/netlist/oadb-SPI_TEST_MODULE} --lib-file {D:/ICEcube2/sbt_backend/devices/ice40UP5K.lib} --sdc-file  {D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//SPI_TEST_MODULE_sbt.sdc} --sdf-file {D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//SPI_TEST_MODULE_sbt.sdf}  --report-file  {D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//sbt/outputs/router/SPI_TEST_MODULE_timing.rpt} --device-file {D:/ICEcube2/sbt_backend/devices\ICE40T05.dev}  --timing-summary

Executing : D:\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//sbt/netlist/oadb-SPI_TEST_MODULE --lib-file D:/ICEcube2/sbt_backend/devices/ice40UP5K.lib --sdc-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//SPI_TEST_MODULE_sbt.sdc --sdf-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//SPI_TEST_MODULE_sbt.sdf --report-file D:/ICEcube2/sbt_backend/Projects/SPI/SPI_Implmnt/pr_1//sbt/outputs/router/SPI_TEST_MODULE_timing.rpt --device-file D:/ICEcube2/sbt_backend/devices\ICE40T05.dev --timing-summary

Lattice Semiconductor Corporation  Timer

Release:        2017.08.27940

Build Date:     Sep 11 2017 17:01:05



Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTCORE

Info-1404: Inferred PLL generated clock at mypll_inst.mypll_inst_pll/PLLOUTGLOBAL

Timer run-time: 1 seconds



