$date
	Tue Jan 02 23:48:23 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_2 $end
$var wire 1 ! i_in0 $end
$var wire 1 " i_in1 $end
$var wire 1 # i_s $end
$var wire 1 $ o_out $end
$upscope $end
$scope module mux_8_4_tb $end
$var wire 4 % l_out [3:0] $end
$var reg 4 & l_a [3:0] $end
$var reg 4 ' l_b [3:0] $end
$var reg 1 ( l_ctrl $end
$scope module m_dut $end
$var wire 4 ) i_a [3:0] $end
$var wire 4 * i_b [3:0] $end
$var wire 1 ( i_s $end
$var wire 4 + o_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 +
b1111 *
b0 )
1(
b1111 '
b0 &
b0 %
z$
z#
z"
z!
$end
#10
b11 %
b11 +
0(
b11 '
b11 *
b1 &
b1 )
#20
b1100 %
b1100 +
1(
b1100 &
b1100 )
#30
