Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Jun 10 11:37:45 2024
| Host         : LAPTOP-LCA5B7K9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     54          
TIMING-16  Warning           Large setup violation           56          
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (62)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (100)
5. checking no_input_delay (3)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (62)
-------------------------
 There are 54 register/latch pins with no clock driven by root clock pin: divider/clk25MHZ_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: game0/FSM_onehot_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (100)
--------------------------------------------------
 There are 100 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.849     -151.884                     56                  792        0.146        0.000                      0                  792        4.600        0.000                       0                   389  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -2.849     -151.884                     56                  792        0.146        0.000                      0                  792        4.600        0.000                       0                   389  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           56  Failing Endpoints,  Worst Slack       -2.849ns,  Total Violation     -151.884ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.849ns  (required time - arrival time)
  Source:                 game0/gamestart/score_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/next_y_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.582ns  (logic 7.607ns (60.459%)  route 4.975ns (39.541%))
  Logic Levels:           44  (CARRY4=34 DSP48E1=1 LUT1=1 LUT2=2 LUT3=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns = ( 14.259 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.628     4.643    game0/gamestart/clk_IBUF_BUFG
    SLICE_X16Y2          FDRE                                         r  game0/gamestart/score_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.236     4.879 r  game0/gamestart/score_reg[7]/Q
                         net (fo=3, routed)           0.350     5.229    game0/gamestart/score[7]
    SLICE_X17Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.318     5.547 r  game0/gamestart/state2_i_115/CO[3]
                         net (fo=1, routed)           0.000     5.547    game0/gamestart/state2_i_115_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.658 f  game0/gamestart/state2_i_80/O[0]
                         net (fo=7, routed)           0.372     6.030    game0/gamestart/state5[9]
    SLICE_X18Y2          LUT1 (Prop_lut1_I0_O)        0.124     6.154 r  game0/gamestart/state2_i_78/O
                         net (fo=1, routed)           0.000     6.154    game0/gamestart/state2_i_78_n_0
    SLICE_X18Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.410 r  game0/gamestart/state2_i_36/CO[3]
                         net (fo=1, routed)           0.000     6.410    game0/gamestart/state2_i_36_n_0
    SLICE_X18Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.464 r  game0/gamestart/state2_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.464    game0/gamestart/state2_i_14_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     6.540 r  game0/gamestart/state2_i_8/CO[1]
                         net (fo=22, routed)          0.424     6.964    game0/gamestart/state4[5]
    SLICE_X15Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.088 r  game0/gamestart/state2_i_151/O
                         net (fo=1, routed)           0.000     7.088    game0/gamestart/state2_i_151_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.355 r  game0/gamestart/state2_i_116/CO[3]
                         net (fo=1, routed)           0.000     7.355    game0/gamestart/state2_i_116_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.408 r  game0/gamestart/state2_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.408    game0/gamestart/state2_i_81_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.461 r  game0/gamestart/state2_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.461    game0/gamestart/state2_i_46_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.514 r  game0/gamestart/state2_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.514    game0/gamestart/state2_i_17_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     7.624 r  game0/gamestart/state2_i_9/CO[2]
                         net (fo=24, routed)          0.492     8.117    game0/gamestart/state4[4]
    SLICE_X16Y3          LUT3 (Prop_lut3_I0_O)        0.129     8.246 r  game0/gamestart/state2_i_154/O
                         net (fo=1, routed)           0.000     8.246    game0/gamestart/state2_i_154_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     8.429 r  game0/gamestart/state2_i_121/CO[3]
                         net (fo=1, routed)           0.000     8.429    game0/gamestart/state2_i_121_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.483 r  game0/gamestart/state2_i_86/CO[3]
                         net (fo=1, routed)           0.000     8.483    game0/gamestart/state2_i_86_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.537 r  game0/gamestart/state2_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.537    game0/gamestart/state2_i_51_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.591 r  game0/gamestart/state2_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.591    game0/gamestart/state2_i_21_n_0
    SLICE_X16Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     8.701 r  game0/gamestart/state2_i_10/CO[2]
                         net (fo=25, routed)          0.319     9.020    game0/gamestart/state4[3]
    SLICE_X17Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     9.392 r  game0/gamestart/state2_i_127/CO[3]
                         net (fo=1, routed)           0.000     9.392    game0/gamestart/state2_i_127_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.445 r  game0/gamestart/state2_i_92/CO[3]
                         net (fo=1, routed)           0.000     9.445    game0/gamestart/state2_i_92_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.498 r  game0/gamestart/state2_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.498    game0/gamestart/state2_i_57_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.551 r  game0/gamestart/state2_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.551    game0/gamestart/state2_i_26_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     9.661 r  game0/gamestart/state2_i_13/CO[2]
                         net (fo=25, routed)          0.421    10.082    game0/gamestart/state4[2]
    SLICE_X18Y5          LUT2 (Prop_lut2_I0_O)        0.129    10.211 r  game0/gamestart/state2_i_158/O
                         net (fo=1, routed)           0.000    10.211    game0/gamestart/state2_i_158_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.467 r  game0/gamestart/state2_i_126/CO[3]
                         net (fo=1, routed)           0.000    10.467    game0/gamestart/state2_i_126_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.521 r  game0/gamestart/state2_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.521    game0/gamestart/state2_i_91_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.575 r  game0/gamestart/state2_i_56/CO[3]
                         net (fo=1, routed)           0.000    10.575    game0/gamestart/state2_i_56_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.629 r  game0/gamestart/state2_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.629    game0/gamestart/state2_i_25_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    10.739 r  game0/gamestart/state2_i_11/CO[2]
                         net (fo=27, routed)          0.394    11.133    game0/gamestart/state4[1]
    SLICE_X18Y10         LUT3 (Prop_lut3_I0_O)        0.128    11.261 r  game0/gamestart/state2_i_166/O
                         net (fo=1, routed)           0.000    11.261    game0/gamestart/state2_i_166_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.517 r  game0/gamestart/state2_i_136/CO[3]
                         net (fo=1, routed)           0.000    11.517    game0/gamestart/state2_i_136_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.571 r  game0/gamestart/state2_i_101/CO[3]
                         net (fo=1, routed)           0.000    11.571    game0/gamestart/state2_i_101_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.625 r  game0/gamestart/state2_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.625    game0/gamestart/state2_i_66_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.679 r  game0/gamestart/state2_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.679    game0/gamestart/state2_i_30_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    11.755 r  game0/gamestart/state2_i_12/CO[1]
                         net (fo=7, routed)           0.403    12.158    game0/gamestart/state4[0]
    SLICE_X21Y11         LUT3 (Prop_lut3_I1_O)        0.124    12.282 r  game0/gamestart/state2_i_5/O
                         net (fo=1, routed)           0.304    12.586    game0/gamestart/B[2]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[2]_P[0])
                                                      2.607    15.193 r  game0/gamestart/state2/P[0]
                         net (fo=2, routed)           0.552    15.746    game0/gamestart/state2_n_105
    SLICE_X20Y10         LUT4 (Prop_lut4_I2_O)        0.043    15.789 r  game0/gamestart/count_time[31]_i_39/O
                         net (fo=1, routed)           0.000    15.789    game0/gamestart/count_time[31]_i_39_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    16.035 r  game0/gamestart/count_time_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.035    game0/gamestart/count_time_reg[31]_i_23_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.089 r  game0/gamestart/count_time_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.089    game0/gamestart/count_time_reg[31]_i_14_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.143 r  game0/gamestart/count_time_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.143    game0/gamestart/count_time_reg[31]_i_6_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.197 f  game0/gamestart/count_time_reg[31]_i_4/CO[3]
                         net (fo=4, routed)           0.347    16.543    pkd/CO[0]
    SLICE_X20Y14         LUT3 (Prop_lut3_I1_O)        0.043    16.586 f  pkd/act[1]_i_3/O
                         net (fo=2, routed)           0.193    16.779    game0/gamestart/next_x_reg[0]_0
    SLICE_X23Y14         LUT6 (Prop_lut6_I5_O)        0.043    16.822 r  game0/gamestart/act[1]_i_1/O
                         net (fo=12, routed)          0.404    17.225    game0/gamestart/act[1]_i_1_n_0
    SLICE_X20Y16         FDRE                                         r  game0/gamestart/next_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.484    14.259    game0/gamestart/clk_IBUF_BUFG
    SLICE_X20Y16         FDRE                                         r  game0/gamestart/next_y_reg[0]/C
                         clock pessimism              0.330    14.589    
                         clock uncertainty           -0.035    14.554    
    SLICE_X20Y16         FDRE (Setup_fdre_C_CE)      -0.178    14.376    game0/gamestart/next_y_reg[0]
  -------------------------------------------------------------------
                         required time                         14.376    
                         arrival time                         -17.225    
  -------------------------------------------------------------------
                         slack                                 -2.849    

Slack (VIOLATED) :        -2.812ns  (required time - arrival time)
  Source:                 game0/gamestart/score_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/count_time_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.444ns  (logic 7.564ns (60.785%)  route 4.880ns (39.215%))
  Logic Levels:           43  (CARRY4=34 DSP48E1=1 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.628     4.643    game0/gamestart/clk_IBUF_BUFG
    SLICE_X16Y2          FDRE                                         r  game0/gamestart/score_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.236     4.879 r  game0/gamestart/score_reg[7]/Q
                         net (fo=3, routed)           0.350     5.229    game0/gamestart/score[7]
    SLICE_X17Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.318     5.547 r  game0/gamestart/state2_i_115/CO[3]
                         net (fo=1, routed)           0.000     5.547    game0/gamestart/state2_i_115_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.658 f  game0/gamestart/state2_i_80/O[0]
                         net (fo=7, routed)           0.372     6.030    game0/gamestart/state5[9]
    SLICE_X18Y2          LUT1 (Prop_lut1_I0_O)        0.124     6.154 r  game0/gamestart/state2_i_78/O
                         net (fo=1, routed)           0.000     6.154    game0/gamestart/state2_i_78_n_0
    SLICE_X18Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.410 r  game0/gamestart/state2_i_36/CO[3]
                         net (fo=1, routed)           0.000     6.410    game0/gamestart/state2_i_36_n_0
    SLICE_X18Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.464 r  game0/gamestart/state2_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.464    game0/gamestart/state2_i_14_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     6.540 r  game0/gamestart/state2_i_8/CO[1]
                         net (fo=22, routed)          0.424     6.964    game0/gamestart/state4[5]
    SLICE_X15Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.088 r  game0/gamestart/state2_i_151/O
                         net (fo=1, routed)           0.000     7.088    game0/gamestart/state2_i_151_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.355 r  game0/gamestart/state2_i_116/CO[3]
                         net (fo=1, routed)           0.000     7.355    game0/gamestart/state2_i_116_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.408 r  game0/gamestart/state2_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.408    game0/gamestart/state2_i_81_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.461 r  game0/gamestart/state2_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.461    game0/gamestart/state2_i_46_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.514 r  game0/gamestart/state2_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.514    game0/gamestart/state2_i_17_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     7.624 r  game0/gamestart/state2_i_9/CO[2]
                         net (fo=24, routed)          0.492     8.117    game0/gamestart/state4[4]
    SLICE_X16Y3          LUT3 (Prop_lut3_I0_O)        0.129     8.246 r  game0/gamestart/state2_i_154/O
                         net (fo=1, routed)           0.000     8.246    game0/gamestart/state2_i_154_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     8.429 r  game0/gamestart/state2_i_121/CO[3]
                         net (fo=1, routed)           0.000     8.429    game0/gamestart/state2_i_121_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.483 r  game0/gamestart/state2_i_86/CO[3]
                         net (fo=1, routed)           0.000     8.483    game0/gamestart/state2_i_86_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.537 r  game0/gamestart/state2_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.537    game0/gamestart/state2_i_51_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.591 r  game0/gamestart/state2_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.591    game0/gamestart/state2_i_21_n_0
    SLICE_X16Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     8.701 r  game0/gamestart/state2_i_10/CO[2]
                         net (fo=25, routed)          0.319     9.020    game0/gamestart/state4[3]
    SLICE_X17Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     9.392 r  game0/gamestart/state2_i_127/CO[3]
                         net (fo=1, routed)           0.000     9.392    game0/gamestart/state2_i_127_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.445 r  game0/gamestart/state2_i_92/CO[3]
                         net (fo=1, routed)           0.000     9.445    game0/gamestart/state2_i_92_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.498 r  game0/gamestart/state2_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.498    game0/gamestart/state2_i_57_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.551 r  game0/gamestart/state2_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.551    game0/gamestart/state2_i_26_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     9.661 r  game0/gamestart/state2_i_13/CO[2]
                         net (fo=25, routed)          0.421    10.082    game0/gamestart/state4[2]
    SLICE_X18Y5          LUT2 (Prop_lut2_I0_O)        0.129    10.211 r  game0/gamestart/state2_i_158/O
                         net (fo=1, routed)           0.000    10.211    game0/gamestart/state2_i_158_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.467 r  game0/gamestart/state2_i_126/CO[3]
                         net (fo=1, routed)           0.000    10.467    game0/gamestart/state2_i_126_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.521 r  game0/gamestart/state2_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.521    game0/gamestart/state2_i_91_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.575 r  game0/gamestart/state2_i_56/CO[3]
                         net (fo=1, routed)           0.000    10.575    game0/gamestart/state2_i_56_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.629 r  game0/gamestart/state2_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.629    game0/gamestart/state2_i_25_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    10.739 r  game0/gamestart/state2_i_11/CO[2]
                         net (fo=27, routed)          0.394    11.133    game0/gamestart/state4[1]
    SLICE_X18Y10         LUT3 (Prop_lut3_I0_O)        0.128    11.261 r  game0/gamestart/state2_i_166/O
                         net (fo=1, routed)           0.000    11.261    game0/gamestart/state2_i_166_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.517 r  game0/gamestart/state2_i_136/CO[3]
                         net (fo=1, routed)           0.000    11.517    game0/gamestart/state2_i_136_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.571 r  game0/gamestart/state2_i_101/CO[3]
                         net (fo=1, routed)           0.000    11.571    game0/gamestart/state2_i_101_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.625 r  game0/gamestart/state2_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.625    game0/gamestart/state2_i_66_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.679 r  game0/gamestart/state2_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.679    game0/gamestart/state2_i_30_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    11.755 r  game0/gamestart/state2_i_12/CO[1]
                         net (fo=7, routed)           0.403    12.158    game0/gamestart/state4[0]
    SLICE_X21Y11         LUT3 (Prop_lut3_I1_O)        0.124    12.282 r  game0/gamestart/state2_i_5/O
                         net (fo=1, routed)           0.304    12.586    game0/gamestart/B[2]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[2]_P[0])
                                                      2.607    15.193 r  game0/gamestart/state2/P[0]
                         net (fo=2, routed)           0.552    15.746    game0/gamestart/state2_n_105
    SLICE_X20Y10         LUT4 (Prop_lut4_I2_O)        0.043    15.789 r  game0/gamestart/count_time[31]_i_39/O
                         net (fo=1, routed)           0.000    15.789    game0/gamestart/count_time[31]_i_39_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    16.035 r  game0/gamestart/count_time_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.035    game0/gamestart/count_time_reg[31]_i_23_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.089 r  game0/gamestart/count_time_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.089    game0/gamestart/count_time_reg[31]_i_14_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.143 r  game0/gamestart/count_time_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.143    game0/gamestart/count_time_reg[31]_i_6_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.197 f  game0/gamestart/count_time_reg[31]_i_4/CO[3]
                         net (fo=4, routed)           0.432    16.628    game0/gamestart/CO[0]
    SLICE_X17Y13         LUT5 (Prop_lut5_I2_O)        0.043    16.671 r  game0/gamestart/count_time[31]_i_1/O
                         net (fo=31, routed)          0.416    17.087    game0/gamestart/count_time[31]_i_1_n_0
    SLICE_X19Y12         FDRE                                         r  game0/gamestart/count_time_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.488    14.263    game0/gamestart/clk_IBUF_BUFG
    SLICE_X19Y12         FDRE                                         r  game0/gamestart/count_time_reg[17]/C
                         clock pessimism              0.351    14.614    
                         clock uncertainty           -0.035    14.579    
    SLICE_X19Y12         FDRE (Setup_fdre_C_R)       -0.304    14.275    game0/gamestart/count_time_reg[17]
  -------------------------------------------------------------------
                         required time                         14.275    
                         arrival time                         -17.087    
  -------------------------------------------------------------------
                         slack                                 -2.812    

Slack (VIOLATED) :        -2.812ns  (required time - arrival time)
  Source:                 game0/gamestart/score_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/count_time_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.444ns  (logic 7.564ns (60.785%)  route 4.880ns (39.215%))
  Logic Levels:           43  (CARRY4=34 DSP48E1=1 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.628     4.643    game0/gamestart/clk_IBUF_BUFG
    SLICE_X16Y2          FDRE                                         r  game0/gamestart/score_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.236     4.879 r  game0/gamestart/score_reg[7]/Q
                         net (fo=3, routed)           0.350     5.229    game0/gamestart/score[7]
    SLICE_X17Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.318     5.547 r  game0/gamestart/state2_i_115/CO[3]
                         net (fo=1, routed)           0.000     5.547    game0/gamestart/state2_i_115_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.658 f  game0/gamestart/state2_i_80/O[0]
                         net (fo=7, routed)           0.372     6.030    game0/gamestart/state5[9]
    SLICE_X18Y2          LUT1 (Prop_lut1_I0_O)        0.124     6.154 r  game0/gamestart/state2_i_78/O
                         net (fo=1, routed)           0.000     6.154    game0/gamestart/state2_i_78_n_0
    SLICE_X18Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.410 r  game0/gamestart/state2_i_36/CO[3]
                         net (fo=1, routed)           0.000     6.410    game0/gamestart/state2_i_36_n_0
    SLICE_X18Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.464 r  game0/gamestart/state2_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.464    game0/gamestart/state2_i_14_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     6.540 r  game0/gamestart/state2_i_8/CO[1]
                         net (fo=22, routed)          0.424     6.964    game0/gamestart/state4[5]
    SLICE_X15Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.088 r  game0/gamestart/state2_i_151/O
                         net (fo=1, routed)           0.000     7.088    game0/gamestart/state2_i_151_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.355 r  game0/gamestart/state2_i_116/CO[3]
                         net (fo=1, routed)           0.000     7.355    game0/gamestart/state2_i_116_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.408 r  game0/gamestart/state2_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.408    game0/gamestart/state2_i_81_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.461 r  game0/gamestart/state2_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.461    game0/gamestart/state2_i_46_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.514 r  game0/gamestart/state2_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.514    game0/gamestart/state2_i_17_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     7.624 r  game0/gamestart/state2_i_9/CO[2]
                         net (fo=24, routed)          0.492     8.117    game0/gamestart/state4[4]
    SLICE_X16Y3          LUT3 (Prop_lut3_I0_O)        0.129     8.246 r  game0/gamestart/state2_i_154/O
                         net (fo=1, routed)           0.000     8.246    game0/gamestart/state2_i_154_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     8.429 r  game0/gamestart/state2_i_121/CO[3]
                         net (fo=1, routed)           0.000     8.429    game0/gamestart/state2_i_121_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.483 r  game0/gamestart/state2_i_86/CO[3]
                         net (fo=1, routed)           0.000     8.483    game0/gamestart/state2_i_86_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.537 r  game0/gamestart/state2_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.537    game0/gamestart/state2_i_51_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.591 r  game0/gamestart/state2_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.591    game0/gamestart/state2_i_21_n_0
    SLICE_X16Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     8.701 r  game0/gamestart/state2_i_10/CO[2]
                         net (fo=25, routed)          0.319     9.020    game0/gamestart/state4[3]
    SLICE_X17Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     9.392 r  game0/gamestart/state2_i_127/CO[3]
                         net (fo=1, routed)           0.000     9.392    game0/gamestart/state2_i_127_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.445 r  game0/gamestart/state2_i_92/CO[3]
                         net (fo=1, routed)           0.000     9.445    game0/gamestart/state2_i_92_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.498 r  game0/gamestart/state2_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.498    game0/gamestart/state2_i_57_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.551 r  game0/gamestart/state2_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.551    game0/gamestart/state2_i_26_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     9.661 r  game0/gamestart/state2_i_13/CO[2]
                         net (fo=25, routed)          0.421    10.082    game0/gamestart/state4[2]
    SLICE_X18Y5          LUT2 (Prop_lut2_I0_O)        0.129    10.211 r  game0/gamestart/state2_i_158/O
                         net (fo=1, routed)           0.000    10.211    game0/gamestart/state2_i_158_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.467 r  game0/gamestart/state2_i_126/CO[3]
                         net (fo=1, routed)           0.000    10.467    game0/gamestart/state2_i_126_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.521 r  game0/gamestart/state2_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.521    game0/gamestart/state2_i_91_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.575 r  game0/gamestart/state2_i_56/CO[3]
                         net (fo=1, routed)           0.000    10.575    game0/gamestart/state2_i_56_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.629 r  game0/gamestart/state2_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.629    game0/gamestart/state2_i_25_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    10.739 r  game0/gamestart/state2_i_11/CO[2]
                         net (fo=27, routed)          0.394    11.133    game0/gamestart/state4[1]
    SLICE_X18Y10         LUT3 (Prop_lut3_I0_O)        0.128    11.261 r  game0/gamestart/state2_i_166/O
                         net (fo=1, routed)           0.000    11.261    game0/gamestart/state2_i_166_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.517 r  game0/gamestart/state2_i_136/CO[3]
                         net (fo=1, routed)           0.000    11.517    game0/gamestart/state2_i_136_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.571 r  game0/gamestart/state2_i_101/CO[3]
                         net (fo=1, routed)           0.000    11.571    game0/gamestart/state2_i_101_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.625 r  game0/gamestart/state2_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.625    game0/gamestart/state2_i_66_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.679 r  game0/gamestart/state2_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.679    game0/gamestart/state2_i_30_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    11.755 r  game0/gamestart/state2_i_12/CO[1]
                         net (fo=7, routed)           0.403    12.158    game0/gamestart/state4[0]
    SLICE_X21Y11         LUT3 (Prop_lut3_I1_O)        0.124    12.282 r  game0/gamestart/state2_i_5/O
                         net (fo=1, routed)           0.304    12.586    game0/gamestart/B[2]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[2]_P[0])
                                                      2.607    15.193 r  game0/gamestart/state2/P[0]
                         net (fo=2, routed)           0.552    15.746    game0/gamestart/state2_n_105
    SLICE_X20Y10         LUT4 (Prop_lut4_I2_O)        0.043    15.789 r  game0/gamestart/count_time[31]_i_39/O
                         net (fo=1, routed)           0.000    15.789    game0/gamestart/count_time[31]_i_39_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    16.035 r  game0/gamestart/count_time_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.035    game0/gamestart/count_time_reg[31]_i_23_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.089 r  game0/gamestart/count_time_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.089    game0/gamestart/count_time_reg[31]_i_14_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.143 r  game0/gamestart/count_time_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.143    game0/gamestart/count_time_reg[31]_i_6_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.197 f  game0/gamestart/count_time_reg[31]_i_4/CO[3]
                         net (fo=4, routed)           0.432    16.628    game0/gamestart/CO[0]
    SLICE_X17Y13         LUT5 (Prop_lut5_I2_O)        0.043    16.671 r  game0/gamestart/count_time[31]_i_1/O
                         net (fo=31, routed)          0.416    17.087    game0/gamestart/count_time[31]_i_1_n_0
    SLICE_X19Y12         FDRE                                         r  game0/gamestart/count_time_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.488    14.263    game0/gamestart/clk_IBUF_BUFG
    SLICE_X19Y12         FDRE                                         r  game0/gamestart/count_time_reg[18]/C
                         clock pessimism              0.351    14.614    
                         clock uncertainty           -0.035    14.579    
    SLICE_X19Y12         FDRE (Setup_fdre_C_R)       -0.304    14.275    game0/gamestart/count_time_reg[18]
  -------------------------------------------------------------------
                         required time                         14.275    
                         arrival time                         -17.087    
  -------------------------------------------------------------------
                         slack                                 -2.812    

Slack (VIOLATED) :        -2.812ns  (required time - arrival time)
  Source:                 game0/gamestart/score_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/count_time_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.444ns  (logic 7.564ns (60.785%)  route 4.880ns (39.215%))
  Logic Levels:           43  (CARRY4=34 DSP48E1=1 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.628     4.643    game0/gamestart/clk_IBUF_BUFG
    SLICE_X16Y2          FDRE                                         r  game0/gamestart/score_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.236     4.879 r  game0/gamestart/score_reg[7]/Q
                         net (fo=3, routed)           0.350     5.229    game0/gamestart/score[7]
    SLICE_X17Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.318     5.547 r  game0/gamestart/state2_i_115/CO[3]
                         net (fo=1, routed)           0.000     5.547    game0/gamestart/state2_i_115_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.658 f  game0/gamestart/state2_i_80/O[0]
                         net (fo=7, routed)           0.372     6.030    game0/gamestart/state5[9]
    SLICE_X18Y2          LUT1 (Prop_lut1_I0_O)        0.124     6.154 r  game0/gamestart/state2_i_78/O
                         net (fo=1, routed)           0.000     6.154    game0/gamestart/state2_i_78_n_0
    SLICE_X18Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.410 r  game0/gamestart/state2_i_36/CO[3]
                         net (fo=1, routed)           0.000     6.410    game0/gamestart/state2_i_36_n_0
    SLICE_X18Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.464 r  game0/gamestart/state2_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.464    game0/gamestart/state2_i_14_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     6.540 r  game0/gamestart/state2_i_8/CO[1]
                         net (fo=22, routed)          0.424     6.964    game0/gamestart/state4[5]
    SLICE_X15Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.088 r  game0/gamestart/state2_i_151/O
                         net (fo=1, routed)           0.000     7.088    game0/gamestart/state2_i_151_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.355 r  game0/gamestart/state2_i_116/CO[3]
                         net (fo=1, routed)           0.000     7.355    game0/gamestart/state2_i_116_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.408 r  game0/gamestart/state2_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.408    game0/gamestart/state2_i_81_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.461 r  game0/gamestart/state2_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.461    game0/gamestart/state2_i_46_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.514 r  game0/gamestart/state2_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.514    game0/gamestart/state2_i_17_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     7.624 r  game0/gamestart/state2_i_9/CO[2]
                         net (fo=24, routed)          0.492     8.117    game0/gamestart/state4[4]
    SLICE_X16Y3          LUT3 (Prop_lut3_I0_O)        0.129     8.246 r  game0/gamestart/state2_i_154/O
                         net (fo=1, routed)           0.000     8.246    game0/gamestart/state2_i_154_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     8.429 r  game0/gamestart/state2_i_121/CO[3]
                         net (fo=1, routed)           0.000     8.429    game0/gamestart/state2_i_121_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.483 r  game0/gamestart/state2_i_86/CO[3]
                         net (fo=1, routed)           0.000     8.483    game0/gamestart/state2_i_86_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.537 r  game0/gamestart/state2_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.537    game0/gamestart/state2_i_51_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.591 r  game0/gamestart/state2_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.591    game0/gamestart/state2_i_21_n_0
    SLICE_X16Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     8.701 r  game0/gamestart/state2_i_10/CO[2]
                         net (fo=25, routed)          0.319     9.020    game0/gamestart/state4[3]
    SLICE_X17Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     9.392 r  game0/gamestart/state2_i_127/CO[3]
                         net (fo=1, routed)           0.000     9.392    game0/gamestart/state2_i_127_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.445 r  game0/gamestart/state2_i_92/CO[3]
                         net (fo=1, routed)           0.000     9.445    game0/gamestart/state2_i_92_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.498 r  game0/gamestart/state2_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.498    game0/gamestart/state2_i_57_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.551 r  game0/gamestart/state2_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.551    game0/gamestart/state2_i_26_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     9.661 r  game0/gamestart/state2_i_13/CO[2]
                         net (fo=25, routed)          0.421    10.082    game0/gamestart/state4[2]
    SLICE_X18Y5          LUT2 (Prop_lut2_I0_O)        0.129    10.211 r  game0/gamestart/state2_i_158/O
                         net (fo=1, routed)           0.000    10.211    game0/gamestart/state2_i_158_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.467 r  game0/gamestart/state2_i_126/CO[3]
                         net (fo=1, routed)           0.000    10.467    game0/gamestart/state2_i_126_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.521 r  game0/gamestart/state2_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.521    game0/gamestart/state2_i_91_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.575 r  game0/gamestart/state2_i_56/CO[3]
                         net (fo=1, routed)           0.000    10.575    game0/gamestart/state2_i_56_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.629 r  game0/gamestart/state2_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.629    game0/gamestart/state2_i_25_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    10.739 r  game0/gamestart/state2_i_11/CO[2]
                         net (fo=27, routed)          0.394    11.133    game0/gamestart/state4[1]
    SLICE_X18Y10         LUT3 (Prop_lut3_I0_O)        0.128    11.261 r  game0/gamestart/state2_i_166/O
                         net (fo=1, routed)           0.000    11.261    game0/gamestart/state2_i_166_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.517 r  game0/gamestart/state2_i_136/CO[3]
                         net (fo=1, routed)           0.000    11.517    game0/gamestart/state2_i_136_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.571 r  game0/gamestart/state2_i_101/CO[3]
                         net (fo=1, routed)           0.000    11.571    game0/gamestart/state2_i_101_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.625 r  game0/gamestart/state2_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.625    game0/gamestart/state2_i_66_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.679 r  game0/gamestart/state2_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.679    game0/gamestart/state2_i_30_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    11.755 r  game0/gamestart/state2_i_12/CO[1]
                         net (fo=7, routed)           0.403    12.158    game0/gamestart/state4[0]
    SLICE_X21Y11         LUT3 (Prop_lut3_I1_O)        0.124    12.282 r  game0/gamestart/state2_i_5/O
                         net (fo=1, routed)           0.304    12.586    game0/gamestart/B[2]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[2]_P[0])
                                                      2.607    15.193 r  game0/gamestart/state2/P[0]
                         net (fo=2, routed)           0.552    15.746    game0/gamestart/state2_n_105
    SLICE_X20Y10         LUT4 (Prop_lut4_I2_O)        0.043    15.789 r  game0/gamestart/count_time[31]_i_39/O
                         net (fo=1, routed)           0.000    15.789    game0/gamestart/count_time[31]_i_39_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    16.035 r  game0/gamestart/count_time_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.035    game0/gamestart/count_time_reg[31]_i_23_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.089 r  game0/gamestart/count_time_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.089    game0/gamestart/count_time_reg[31]_i_14_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.143 r  game0/gamestart/count_time_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.143    game0/gamestart/count_time_reg[31]_i_6_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.197 f  game0/gamestart/count_time_reg[31]_i_4/CO[3]
                         net (fo=4, routed)           0.432    16.628    game0/gamestart/CO[0]
    SLICE_X17Y13         LUT5 (Prop_lut5_I2_O)        0.043    16.671 r  game0/gamestart/count_time[31]_i_1/O
                         net (fo=31, routed)          0.416    17.087    game0/gamestart/count_time[31]_i_1_n_0
    SLICE_X19Y12         FDRE                                         r  game0/gamestart/count_time_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.488    14.263    game0/gamestart/clk_IBUF_BUFG
    SLICE_X19Y12         FDRE                                         r  game0/gamestart/count_time_reg[19]/C
                         clock pessimism              0.351    14.614    
                         clock uncertainty           -0.035    14.579    
    SLICE_X19Y12         FDRE (Setup_fdre_C_R)       -0.304    14.275    game0/gamestart/count_time_reg[19]
  -------------------------------------------------------------------
                         required time                         14.275    
                         arrival time                         -17.087    
  -------------------------------------------------------------------
                         slack                                 -2.812    

Slack (VIOLATED) :        -2.812ns  (required time - arrival time)
  Source:                 game0/gamestart/score_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/count_time_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.444ns  (logic 7.564ns (60.785%)  route 4.880ns (39.215%))
  Logic Levels:           43  (CARRY4=34 DSP48E1=1 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.628     4.643    game0/gamestart/clk_IBUF_BUFG
    SLICE_X16Y2          FDRE                                         r  game0/gamestart/score_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.236     4.879 r  game0/gamestart/score_reg[7]/Q
                         net (fo=3, routed)           0.350     5.229    game0/gamestart/score[7]
    SLICE_X17Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.318     5.547 r  game0/gamestart/state2_i_115/CO[3]
                         net (fo=1, routed)           0.000     5.547    game0/gamestart/state2_i_115_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.658 f  game0/gamestart/state2_i_80/O[0]
                         net (fo=7, routed)           0.372     6.030    game0/gamestart/state5[9]
    SLICE_X18Y2          LUT1 (Prop_lut1_I0_O)        0.124     6.154 r  game0/gamestart/state2_i_78/O
                         net (fo=1, routed)           0.000     6.154    game0/gamestart/state2_i_78_n_0
    SLICE_X18Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.410 r  game0/gamestart/state2_i_36/CO[3]
                         net (fo=1, routed)           0.000     6.410    game0/gamestart/state2_i_36_n_0
    SLICE_X18Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.464 r  game0/gamestart/state2_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.464    game0/gamestart/state2_i_14_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     6.540 r  game0/gamestart/state2_i_8/CO[1]
                         net (fo=22, routed)          0.424     6.964    game0/gamestart/state4[5]
    SLICE_X15Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.088 r  game0/gamestart/state2_i_151/O
                         net (fo=1, routed)           0.000     7.088    game0/gamestart/state2_i_151_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.355 r  game0/gamestart/state2_i_116/CO[3]
                         net (fo=1, routed)           0.000     7.355    game0/gamestart/state2_i_116_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.408 r  game0/gamestart/state2_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.408    game0/gamestart/state2_i_81_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.461 r  game0/gamestart/state2_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.461    game0/gamestart/state2_i_46_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.514 r  game0/gamestart/state2_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.514    game0/gamestart/state2_i_17_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     7.624 r  game0/gamestart/state2_i_9/CO[2]
                         net (fo=24, routed)          0.492     8.117    game0/gamestart/state4[4]
    SLICE_X16Y3          LUT3 (Prop_lut3_I0_O)        0.129     8.246 r  game0/gamestart/state2_i_154/O
                         net (fo=1, routed)           0.000     8.246    game0/gamestart/state2_i_154_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     8.429 r  game0/gamestart/state2_i_121/CO[3]
                         net (fo=1, routed)           0.000     8.429    game0/gamestart/state2_i_121_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.483 r  game0/gamestart/state2_i_86/CO[3]
                         net (fo=1, routed)           0.000     8.483    game0/gamestart/state2_i_86_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.537 r  game0/gamestart/state2_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.537    game0/gamestart/state2_i_51_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.591 r  game0/gamestart/state2_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.591    game0/gamestart/state2_i_21_n_0
    SLICE_X16Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     8.701 r  game0/gamestart/state2_i_10/CO[2]
                         net (fo=25, routed)          0.319     9.020    game0/gamestart/state4[3]
    SLICE_X17Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     9.392 r  game0/gamestart/state2_i_127/CO[3]
                         net (fo=1, routed)           0.000     9.392    game0/gamestart/state2_i_127_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.445 r  game0/gamestart/state2_i_92/CO[3]
                         net (fo=1, routed)           0.000     9.445    game0/gamestart/state2_i_92_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.498 r  game0/gamestart/state2_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.498    game0/gamestart/state2_i_57_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.551 r  game0/gamestart/state2_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.551    game0/gamestart/state2_i_26_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     9.661 r  game0/gamestart/state2_i_13/CO[2]
                         net (fo=25, routed)          0.421    10.082    game0/gamestart/state4[2]
    SLICE_X18Y5          LUT2 (Prop_lut2_I0_O)        0.129    10.211 r  game0/gamestart/state2_i_158/O
                         net (fo=1, routed)           0.000    10.211    game0/gamestart/state2_i_158_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.467 r  game0/gamestart/state2_i_126/CO[3]
                         net (fo=1, routed)           0.000    10.467    game0/gamestart/state2_i_126_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.521 r  game0/gamestart/state2_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.521    game0/gamestart/state2_i_91_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.575 r  game0/gamestart/state2_i_56/CO[3]
                         net (fo=1, routed)           0.000    10.575    game0/gamestart/state2_i_56_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.629 r  game0/gamestart/state2_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.629    game0/gamestart/state2_i_25_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    10.739 r  game0/gamestart/state2_i_11/CO[2]
                         net (fo=27, routed)          0.394    11.133    game0/gamestart/state4[1]
    SLICE_X18Y10         LUT3 (Prop_lut3_I0_O)        0.128    11.261 r  game0/gamestart/state2_i_166/O
                         net (fo=1, routed)           0.000    11.261    game0/gamestart/state2_i_166_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.517 r  game0/gamestart/state2_i_136/CO[3]
                         net (fo=1, routed)           0.000    11.517    game0/gamestart/state2_i_136_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.571 r  game0/gamestart/state2_i_101/CO[3]
                         net (fo=1, routed)           0.000    11.571    game0/gamestart/state2_i_101_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.625 r  game0/gamestart/state2_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.625    game0/gamestart/state2_i_66_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.679 r  game0/gamestart/state2_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.679    game0/gamestart/state2_i_30_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    11.755 r  game0/gamestart/state2_i_12/CO[1]
                         net (fo=7, routed)           0.403    12.158    game0/gamestart/state4[0]
    SLICE_X21Y11         LUT3 (Prop_lut3_I1_O)        0.124    12.282 r  game0/gamestart/state2_i_5/O
                         net (fo=1, routed)           0.304    12.586    game0/gamestart/B[2]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[2]_P[0])
                                                      2.607    15.193 r  game0/gamestart/state2/P[0]
                         net (fo=2, routed)           0.552    15.746    game0/gamestart/state2_n_105
    SLICE_X20Y10         LUT4 (Prop_lut4_I2_O)        0.043    15.789 r  game0/gamestart/count_time[31]_i_39/O
                         net (fo=1, routed)           0.000    15.789    game0/gamestart/count_time[31]_i_39_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    16.035 r  game0/gamestart/count_time_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.035    game0/gamestart/count_time_reg[31]_i_23_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.089 r  game0/gamestart/count_time_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.089    game0/gamestart/count_time_reg[31]_i_14_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.143 r  game0/gamestart/count_time_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.143    game0/gamestart/count_time_reg[31]_i_6_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.197 f  game0/gamestart/count_time_reg[31]_i_4/CO[3]
                         net (fo=4, routed)           0.432    16.628    game0/gamestart/CO[0]
    SLICE_X17Y13         LUT5 (Prop_lut5_I2_O)        0.043    16.671 r  game0/gamestart/count_time[31]_i_1/O
                         net (fo=31, routed)          0.416    17.087    game0/gamestart/count_time[31]_i_1_n_0
    SLICE_X19Y12         FDRE                                         r  game0/gamestart/count_time_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.488    14.263    game0/gamestart/clk_IBUF_BUFG
    SLICE_X19Y12         FDRE                                         r  game0/gamestart/count_time_reg[20]/C
                         clock pessimism              0.351    14.614    
                         clock uncertainty           -0.035    14.579    
    SLICE_X19Y12         FDRE (Setup_fdre_C_R)       -0.304    14.275    game0/gamestart/count_time_reg[20]
  -------------------------------------------------------------------
                         required time                         14.275    
                         arrival time                         -17.087    
  -------------------------------------------------------------------
                         slack                                 -2.812    

Slack (VIOLATED) :        -2.806ns  (required time - arrival time)
  Source:                 game0/gamestart/score_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/count_time_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.439ns  (logic 7.564ns (60.809%)  route 4.875ns (39.191%))
  Logic Levels:           43  (CARRY4=34 DSP48E1=1 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 14.264 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.628     4.643    game0/gamestart/clk_IBUF_BUFG
    SLICE_X16Y2          FDRE                                         r  game0/gamestart/score_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.236     4.879 r  game0/gamestart/score_reg[7]/Q
                         net (fo=3, routed)           0.350     5.229    game0/gamestart/score[7]
    SLICE_X17Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.318     5.547 r  game0/gamestart/state2_i_115/CO[3]
                         net (fo=1, routed)           0.000     5.547    game0/gamestart/state2_i_115_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.658 f  game0/gamestart/state2_i_80/O[0]
                         net (fo=7, routed)           0.372     6.030    game0/gamestart/state5[9]
    SLICE_X18Y2          LUT1 (Prop_lut1_I0_O)        0.124     6.154 r  game0/gamestart/state2_i_78/O
                         net (fo=1, routed)           0.000     6.154    game0/gamestart/state2_i_78_n_0
    SLICE_X18Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.410 r  game0/gamestart/state2_i_36/CO[3]
                         net (fo=1, routed)           0.000     6.410    game0/gamestart/state2_i_36_n_0
    SLICE_X18Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.464 r  game0/gamestart/state2_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.464    game0/gamestart/state2_i_14_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     6.540 r  game0/gamestart/state2_i_8/CO[1]
                         net (fo=22, routed)          0.424     6.964    game0/gamestart/state4[5]
    SLICE_X15Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.088 r  game0/gamestart/state2_i_151/O
                         net (fo=1, routed)           0.000     7.088    game0/gamestart/state2_i_151_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.355 r  game0/gamestart/state2_i_116/CO[3]
                         net (fo=1, routed)           0.000     7.355    game0/gamestart/state2_i_116_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.408 r  game0/gamestart/state2_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.408    game0/gamestart/state2_i_81_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.461 r  game0/gamestart/state2_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.461    game0/gamestart/state2_i_46_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.514 r  game0/gamestart/state2_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.514    game0/gamestart/state2_i_17_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     7.624 r  game0/gamestart/state2_i_9/CO[2]
                         net (fo=24, routed)          0.492     8.117    game0/gamestart/state4[4]
    SLICE_X16Y3          LUT3 (Prop_lut3_I0_O)        0.129     8.246 r  game0/gamestart/state2_i_154/O
                         net (fo=1, routed)           0.000     8.246    game0/gamestart/state2_i_154_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     8.429 r  game0/gamestart/state2_i_121/CO[3]
                         net (fo=1, routed)           0.000     8.429    game0/gamestart/state2_i_121_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.483 r  game0/gamestart/state2_i_86/CO[3]
                         net (fo=1, routed)           0.000     8.483    game0/gamestart/state2_i_86_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.537 r  game0/gamestart/state2_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.537    game0/gamestart/state2_i_51_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.591 r  game0/gamestart/state2_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.591    game0/gamestart/state2_i_21_n_0
    SLICE_X16Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     8.701 r  game0/gamestart/state2_i_10/CO[2]
                         net (fo=25, routed)          0.319     9.020    game0/gamestart/state4[3]
    SLICE_X17Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     9.392 r  game0/gamestart/state2_i_127/CO[3]
                         net (fo=1, routed)           0.000     9.392    game0/gamestart/state2_i_127_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.445 r  game0/gamestart/state2_i_92/CO[3]
                         net (fo=1, routed)           0.000     9.445    game0/gamestart/state2_i_92_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.498 r  game0/gamestart/state2_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.498    game0/gamestart/state2_i_57_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.551 r  game0/gamestart/state2_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.551    game0/gamestart/state2_i_26_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     9.661 r  game0/gamestart/state2_i_13/CO[2]
                         net (fo=25, routed)          0.421    10.082    game0/gamestart/state4[2]
    SLICE_X18Y5          LUT2 (Prop_lut2_I0_O)        0.129    10.211 r  game0/gamestart/state2_i_158/O
                         net (fo=1, routed)           0.000    10.211    game0/gamestart/state2_i_158_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.467 r  game0/gamestart/state2_i_126/CO[3]
                         net (fo=1, routed)           0.000    10.467    game0/gamestart/state2_i_126_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.521 r  game0/gamestart/state2_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.521    game0/gamestart/state2_i_91_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.575 r  game0/gamestart/state2_i_56/CO[3]
                         net (fo=1, routed)           0.000    10.575    game0/gamestart/state2_i_56_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.629 r  game0/gamestart/state2_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.629    game0/gamestart/state2_i_25_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    10.739 r  game0/gamestart/state2_i_11/CO[2]
                         net (fo=27, routed)          0.394    11.133    game0/gamestart/state4[1]
    SLICE_X18Y10         LUT3 (Prop_lut3_I0_O)        0.128    11.261 r  game0/gamestart/state2_i_166/O
                         net (fo=1, routed)           0.000    11.261    game0/gamestart/state2_i_166_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.517 r  game0/gamestart/state2_i_136/CO[3]
                         net (fo=1, routed)           0.000    11.517    game0/gamestart/state2_i_136_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.571 r  game0/gamestart/state2_i_101/CO[3]
                         net (fo=1, routed)           0.000    11.571    game0/gamestart/state2_i_101_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.625 r  game0/gamestart/state2_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.625    game0/gamestart/state2_i_66_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.679 r  game0/gamestart/state2_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.679    game0/gamestart/state2_i_30_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    11.755 r  game0/gamestart/state2_i_12/CO[1]
                         net (fo=7, routed)           0.403    12.158    game0/gamestart/state4[0]
    SLICE_X21Y11         LUT3 (Prop_lut3_I1_O)        0.124    12.282 r  game0/gamestart/state2_i_5/O
                         net (fo=1, routed)           0.304    12.586    game0/gamestart/B[2]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[2]_P[0])
                                                      2.607    15.193 r  game0/gamestart/state2/P[0]
                         net (fo=2, routed)           0.552    15.746    game0/gamestart/state2_n_105
    SLICE_X20Y10         LUT4 (Prop_lut4_I2_O)        0.043    15.789 r  game0/gamestart/count_time[31]_i_39/O
                         net (fo=1, routed)           0.000    15.789    game0/gamestart/count_time[31]_i_39_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    16.035 r  game0/gamestart/count_time_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.035    game0/gamestart/count_time_reg[31]_i_23_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.089 r  game0/gamestart/count_time_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.089    game0/gamestart/count_time_reg[31]_i_14_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.143 r  game0/gamestart/count_time_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.143    game0/gamestart/count_time_reg[31]_i_6_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.197 f  game0/gamestart/count_time_reg[31]_i_4/CO[3]
                         net (fo=4, routed)           0.432    16.628    game0/gamestart/CO[0]
    SLICE_X17Y13         LUT5 (Prop_lut5_I2_O)        0.043    16.671 r  game0/gamestart/count_time[31]_i_1/O
                         net (fo=31, routed)          0.411    17.082    game0/gamestart/count_time[31]_i_1_n_0
    SLICE_X19Y10         FDRE                                         r  game0/gamestart/count_time_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.489    14.264    game0/gamestart/clk_IBUF_BUFG
    SLICE_X19Y10         FDRE                                         r  game0/gamestart/count_time_reg[9]/C
                         clock pessimism              0.351    14.615    
                         clock uncertainty           -0.035    14.580    
    SLICE_X19Y10         FDRE (Setup_fdre_C_R)       -0.304    14.276    game0/gamestart/count_time_reg[9]
  -------------------------------------------------------------------
                         required time                         14.276    
                         arrival time                         -17.082    
  -------------------------------------------------------------------
                         slack                                 -2.806    

Slack (VIOLATED) :        -2.796ns  (required time - arrival time)
  Source:                 game0/gamestart/next_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/square_x_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.470ns  (logic 4.660ns (37.371%)  route 7.810ns (62.629%))
  Logic Levels:           33  (CARRY4=20 LUT3=4 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.215ns = ( 14.215 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.620     4.635    game0/gamestart/clk_IBUF_BUFG
    SLICE_X20Y14         FDRE                                         r  game0/gamestart/next_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y14         FDRE (Prop_fdre_C_Q)         0.236     4.871 r  game0/gamestart/next_y_reg[1]/Q
                         net (fo=14, routed)          0.639     5.510    game0/gamestart/next_y[1]
    SLICE_X28Y17         LUT5 (Prop_lut5_I1_O)        0.126     5.636 r  game0/gamestart/state[2]_i_279/O
                         net (fo=1, routed)           0.000     5.636    game0/gamestart/state[2]_i_279_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     5.918 r  game0/gamestart/state_reg[2]_i_117/O[2]
                         net (fo=13, routed)          0.485     6.404    game0/gamestart/state_reg[2]_i_117_n_5
    SLICE_X27Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.276     6.680 r  game0/gamestart/state_reg[2]_i_291/CO[3]
                         net (fo=1, routed)           0.000     6.680    game0/gamestart/state_reg[2]_i_291_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.791 f  game0/gamestart/state_reg[2]_i_317/O[0]
                         net (fo=40, routed)          0.616     7.407    game0/gamestart/state_reg[2]_i_317_n_7
    SLICE_X24Y14         LUT3 (Prop_lut3_I0_O)        0.124     7.531 r  game0/gamestart/square_y[4]_i_2437/O
                         net (fo=3, routed)           0.543     8.074    game0/gamestart/square_y[4]_i_2437_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     8.324 r  game0/gamestart/square_y_reg[4]_i_3274/CO[3]
                         net (fo=1, routed)           0.000     8.324    game0/gamestart/square_y_reg[4]_i_3274_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.377 r  game0/gamestart/square_y_reg[4]_i_2937/CO[3]
                         net (fo=1, routed)           0.000     8.377    game0/gamestart/square_y_reg[4]_i_2937_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.430 r  game0/gamestart/square_y_reg[4]_i_2894/CO[3]
                         net (fo=1, routed)           0.000     8.430    game0/gamestart/square_y_reg[4]_i_2894_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.541 r  game0/gamestart/square_y_reg[4]_i_2884/O[0]
                         net (fo=3, routed)           0.447     8.988    game0/gamestart/square_y_reg[4]_i_2884_n_7
    SLICE_X20Y20         LUT3 (Prop_lut3_I0_O)        0.124     9.112 r  game0/gamestart/square_y[4]_i_2428/O
                         net (fo=1, routed)           0.453     9.565    game0/gamestart/square_y[4]_i_2428_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     9.834 r  game0/gamestart/square_y_reg[4]_i_1811/CO[3]
                         net (fo=1, routed)           0.000     9.834    game0/gamestart/square_y_reg[4]_i_1811_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.000 r  game0/gamestart/square_y_reg[4]_i_1288/O[1]
                         net (fo=3, routed)           0.476    10.475    game0/gamestart/square_y_reg[4]_i_1288_n_6
    SLICE_X16Y24         LUT3 (Prop_lut3_I0_O)        0.123    10.598 r  game0/gamestart/square_y[4]_i_1190/O
                         net (fo=1, routed)           0.448    11.046    game0/gamestart/square_y[4]_i_1190_n_0
    SLICE_X17Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    11.243 r  game0/gamestart/square_y_reg[4]_i_694/CO[3]
                         net (fo=1, routed)           0.000    11.243    game0/gamestart/square_y_reg[4]_i_694_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.409 r  game0/gamestart/square_y_reg[4]_i_401/O[1]
                         net (fo=5, routed)           0.491    11.900    game0/gamestart/square_y_reg[4]_i_401_n_6
    SLICE_X16Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.363    12.263 r  game0/gamestart/square_y_reg[4]_i_1998/CO[3]
                         net (fo=1, routed)           0.000    12.263    game0/gamestart/square_y_reg[4]_i_1998_n_0
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.428 r  game0/gamestart/square_y_reg[4]_i_1335/O[1]
                         net (fo=3, routed)           0.457    12.885    game0/gamestart/square_y_reg[4]_i_1335_n_6
    SLICE_X15Y23         LUT4 (Prop_lut4_I2_O)        0.125    13.010 r  game0/gamestart/square_y[4]_i_1996/O
                         net (fo=1, routed)           0.000    13.010    game0/gamestart/square_y[4]_i_1996_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.277 r  game0/gamestart/square_y_reg[4]_i_1326/CO[3]
                         net (fo=1, routed)           0.000    13.277    game0/gamestart/square_y_reg[4]_i_1326_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.330 r  game0/gamestart/square_y_reg[4]_i_762/CO[3]
                         net (fo=1, routed)           0.007    13.337    game0/gamestart/square_y_reg[4]_i_762_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.390 r  game0/gamestart/square_y_reg[4]_i_411/CO[3]
                         net (fo=1, routed)           0.000    13.390    game0/gamestart/square_y_reg[4]_i_411_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    13.467 r  game0/gamestart/square_y_reg[4]_i_195/CO[1]
                         net (fo=11, routed)          0.265    13.732    game0/gamestart/square_y_reg[4]_i_195_n_2
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.122    13.854 r  game0/gamestart/square_y[4]_i_202/O
                         net (fo=19, routed)          0.567    14.422    game0/gamestart/square_y[4]_i_202_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I4_O)        0.043    14.465 f  game0/gamestart/square_y[4]_i_374/O
                         net (fo=1, routed)           0.358    14.823    game0/gamestart/square_y[4]_i_374_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.043    14.866 r  game0/gamestart/square_y[4]_i_174/O
                         net (fo=1, routed)           0.000    14.866    game0/gamestart/square_y[4]_i_174_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.122 r  game0/gamestart/square_y_reg[4]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.122    game0/gamestart/square_y_reg[4]_i_77_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.176 r  game0/gamestart/square_y_reg[4]_i_44/CO[3]
                         net (fo=1, routed)           0.000    15.176    game0/gamestart/square_y_reg[4]_i_44_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    15.252 f  game0/gamestart/square_y_reg[4]_i_37/CO[1]
                         net (fo=1, routed)           0.630    15.882    game0/gamestart/isMovable23_out
    SLICE_X25Y23         LUT6 (Prop_lut6_I2_O)        0.124    16.006 f  game0/gamestart/square_y[4]_i_29/O
                         net (fo=1, routed)           0.333    16.338    game0/gamestart/square_y[4]_i_29_n_0
    SLICE_X24Y15         LUT6 (Prop_lut6_I1_O)        0.043    16.381 f  game0/gamestart/square_y[4]_i_20/O
                         net (fo=1, routed)           0.105    16.486    game0/gamestart/square_y[4]_i_20_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I4_O)        0.043    16.529 f  game0/gamestart/square_y[4]_i_10/O
                         net (fo=1, routed)           0.182    16.711    game0/gamestart/square_y[4]_i_10_n_0
    SLICE_X27Y15         LUT6 (Prop_lut6_I5_O)        0.043    16.754 f  game0/gamestart/square_y[4]_i_5/O
                         net (fo=2, routed)           0.199    16.953    game0/gamestart/square_y[4]_i_5_n_0
    SLICE_X24Y16         LUT4 (Prop_lut4_I1_O)        0.043    16.996 r  game0/gamestart/square_y[4]_i_2_comp/O
                         net (fo=6, routed)           0.109    17.105    game0/gamestart/square_y[4]_i_2_n_0
    SLICE_X24Y16         FDRE                                         r  game0/gamestart/square_x_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.440    14.215    game0/gamestart/clk_IBUF_BUFG
    SLICE_X24Y16         FDRE                                         r  game0/gamestart/square_x_reg[3]/C
                         clock pessimism              0.330    14.545    
                         clock uncertainty           -0.035    14.510    
    SLICE_X24Y16         FDRE (Setup_fdre_C_CE)      -0.201    14.309    game0/gamestart/square_x_reg[3]
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -17.105    
  -------------------------------------------------------------------
                         slack                                 -2.796    

Slack (VIOLATED) :        -2.796ns  (required time - arrival time)
  Source:                 game0/gamestart/next_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/square_x_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.470ns  (logic 4.660ns (37.371%)  route 7.810ns (62.629%))
  Logic Levels:           33  (CARRY4=20 LUT3=4 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.215ns = ( 14.215 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.620     4.635    game0/gamestart/clk_IBUF_BUFG
    SLICE_X20Y14         FDRE                                         r  game0/gamestart/next_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y14         FDRE (Prop_fdre_C_Q)         0.236     4.871 r  game0/gamestart/next_y_reg[1]/Q
                         net (fo=14, routed)          0.639     5.510    game0/gamestart/next_y[1]
    SLICE_X28Y17         LUT5 (Prop_lut5_I1_O)        0.126     5.636 r  game0/gamestart/state[2]_i_279/O
                         net (fo=1, routed)           0.000     5.636    game0/gamestart/state[2]_i_279_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     5.918 r  game0/gamestart/state_reg[2]_i_117/O[2]
                         net (fo=13, routed)          0.485     6.404    game0/gamestart/state_reg[2]_i_117_n_5
    SLICE_X27Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.276     6.680 r  game0/gamestart/state_reg[2]_i_291/CO[3]
                         net (fo=1, routed)           0.000     6.680    game0/gamestart/state_reg[2]_i_291_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.791 f  game0/gamestart/state_reg[2]_i_317/O[0]
                         net (fo=40, routed)          0.616     7.407    game0/gamestart/state_reg[2]_i_317_n_7
    SLICE_X24Y14         LUT3 (Prop_lut3_I0_O)        0.124     7.531 r  game0/gamestart/square_y[4]_i_2437/O
                         net (fo=3, routed)           0.543     8.074    game0/gamestart/square_y[4]_i_2437_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     8.324 r  game0/gamestart/square_y_reg[4]_i_3274/CO[3]
                         net (fo=1, routed)           0.000     8.324    game0/gamestart/square_y_reg[4]_i_3274_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.377 r  game0/gamestart/square_y_reg[4]_i_2937/CO[3]
                         net (fo=1, routed)           0.000     8.377    game0/gamestart/square_y_reg[4]_i_2937_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.430 r  game0/gamestart/square_y_reg[4]_i_2894/CO[3]
                         net (fo=1, routed)           0.000     8.430    game0/gamestart/square_y_reg[4]_i_2894_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.541 r  game0/gamestart/square_y_reg[4]_i_2884/O[0]
                         net (fo=3, routed)           0.447     8.988    game0/gamestart/square_y_reg[4]_i_2884_n_7
    SLICE_X20Y20         LUT3 (Prop_lut3_I0_O)        0.124     9.112 r  game0/gamestart/square_y[4]_i_2428/O
                         net (fo=1, routed)           0.453     9.565    game0/gamestart/square_y[4]_i_2428_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     9.834 r  game0/gamestart/square_y_reg[4]_i_1811/CO[3]
                         net (fo=1, routed)           0.000     9.834    game0/gamestart/square_y_reg[4]_i_1811_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.000 r  game0/gamestart/square_y_reg[4]_i_1288/O[1]
                         net (fo=3, routed)           0.476    10.475    game0/gamestart/square_y_reg[4]_i_1288_n_6
    SLICE_X16Y24         LUT3 (Prop_lut3_I0_O)        0.123    10.598 r  game0/gamestart/square_y[4]_i_1190/O
                         net (fo=1, routed)           0.448    11.046    game0/gamestart/square_y[4]_i_1190_n_0
    SLICE_X17Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    11.243 r  game0/gamestart/square_y_reg[4]_i_694/CO[3]
                         net (fo=1, routed)           0.000    11.243    game0/gamestart/square_y_reg[4]_i_694_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.409 r  game0/gamestart/square_y_reg[4]_i_401/O[1]
                         net (fo=5, routed)           0.491    11.900    game0/gamestart/square_y_reg[4]_i_401_n_6
    SLICE_X16Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.363    12.263 r  game0/gamestart/square_y_reg[4]_i_1998/CO[3]
                         net (fo=1, routed)           0.000    12.263    game0/gamestart/square_y_reg[4]_i_1998_n_0
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.428 r  game0/gamestart/square_y_reg[4]_i_1335/O[1]
                         net (fo=3, routed)           0.457    12.885    game0/gamestart/square_y_reg[4]_i_1335_n_6
    SLICE_X15Y23         LUT4 (Prop_lut4_I2_O)        0.125    13.010 r  game0/gamestart/square_y[4]_i_1996/O
                         net (fo=1, routed)           0.000    13.010    game0/gamestart/square_y[4]_i_1996_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.277 r  game0/gamestart/square_y_reg[4]_i_1326/CO[3]
                         net (fo=1, routed)           0.000    13.277    game0/gamestart/square_y_reg[4]_i_1326_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.330 r  game0/gamestart/square_y_reg[4]_i_762/CO[3]
                         net (fo=1, routed)           0.007    13.337    game0/gamestart/square_y_reg[4]_i_762_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.390 r  game0/gamestart/square_y_reg[4]_i_411/CO[3]
                         net (fo=1, routed)           0.000    13.390    game0/gamestart/square_y_reg[4]_i_411_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    13.467 r  game0/gamestart/square_y_reg[4]_i_195/CO[1]
                         net (fo=11, routed)          0.265    13.732    game0/gamestart/square_y_reg[4]_i_195_n_2
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.122    13.854 r  game0/gamestart/square_y[4]_i_202/O
                         net (fo=19, routed)          0.567    14.422    game0/gamestart/square_y[4]_i_202_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I4_O)        0.043    14.465 f  game0/gamestart/square_y[4]_i_374/O
                         net (fo=1, routed)           0.358    14.823    game0/gamestart/square_y[4]_i_374_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.043    14.866 r  game0/gamestart/square_y[4]_i_174/O
                         net (fo=1, routed)           0.000    14.866    game0/gamestart/square_y[4]_i_174_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.122 r  game0/gamestart/square_y_reg[4]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.122    game0/gamestart/square_y_reg[4]_i_77_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.176 r  game0/gamestart/square_y_reg[4]_i_44/CO[3]
                         net (fo=1, routed)           0.000    15.176    game0/gamestart/square_y_reg[4]_i_44_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    15.252 f  game0/gamestart/square_y_reg[4]_i_37/CO[1]
                         net (fo=1, routed)           0.630    15.882    game0/gamestart/isMovable23_out
    SLICE_X25Y23         LUT6 (Prop_lut6_I2_O)        0.124    16.006 f  game0/gamestart/square_y[4]_i_29/O
                         net (fo=1, routed)           0.333    16.338    game0/gamestart/square_y[4]_i_29_n_0
    SLICE_X24Y15         LUT6 (Prop_lut6_I1_O)        0.043    16.381 f  game0/gamestart/square_y[4]_i_20/O
                         net (fo=1, routed)           0.105    16.486    game0/gamestart/square_y[4]_i_20_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I4_O)        0.043    16.529 f  game0/gamestart/square_y[4]_i_10/O
                         net (fo=1, routed)           0.182    16.711    game0/gamestart/square_y[4]_i_10_n_0
    SLICE_X27Y15         LUT6 (Prop_lut6_I5_O)        0.043    16.754 f  game0/gamestart/square_y[4]_i_5/O
                         net (fo=2, routed)           0.199    16.953    game0/gamestart/square_y[4]_i_5_n_0
    SLICE_X24Y16         LUT4 (Prop_lut4_I1_O)        0.043    16.996 r  game0/gamestart/square_y[4]_i_2_comp/O
                         net (fo=6, routed)           0.109    17.105    game0/gamestart/square_y[4]_i_2_n_0
    SLICE_X24Y16         FDRE                                         r  game0/gamestart/square_x_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.440    14.215    game0/gamestart/clk_IBUF_BUFG
    SLICE_X24Y16         FDRE                                         r  game0/gamestart/square_x_reg[4]/C
                         clock pessimism              0.330    14.545    
                         clock uncertainty           -0.035    14.510    
    SLICE_X24Y16         FDRE (Setup_fdre_C_CE)      -0.201    14.309    game0/gamestart/square_x_reg[4]
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -17.105    
  -------------------------------------------------------------------
                         slack                                 -2.796    

Slack (VIOLATED) :        -2.796ns  (required time - arrival time)
  Source:                 game0/gamestart/next_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/square_y_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.470ns  (logic 4.660ns (37.371%)  route 7.810ns (62.629%))
  Logic Levels:           33  (CARRY4=20 LUT3=4 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.215ns = ( 14.215 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.620     4.635    game0/gamestart/clk_IBUF_BUFG
    SLICE_X20Y14         FDRE                                         r  game0/gamestart/next_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y14         FDRE (Prop_fdre_C_Q)         0.236     4.871 r  game0/gamestart/next_y_reg[1]/Q
                         net (fo=14, routed)          0.639     5.510    game0/gamestart/next_y[1]
    SLICE_X28Y17         LUT5 (Prop_lut5_I1_O)        0.126     5.636 r  game0/gamestart/state[2]_i_279/O
                         net (fo=1, routed)           0.000     5.636    game0/gamestart/state[2]_i_279_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     5.918 r  game0/gamestart/state_reg[2]_i_117/O[2]
                         net (fo=13, routed)          0.485     6.404    game0/gamestart/state_reg[2]_i_117_n_5
    SLICE_X27Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.276     6.680 r  game0/gamestart/state_reg[2]_i_291/CO[3]
                         net (fo=1, routed)           0.000     6.680    game0/gamestart/state_reg[2]_i_291_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.791 f  game0/gamestart/state_reg[2]_i_317/O[0]
                         net (fo=40, routed)          0.616     7.407    game0/gamestart/state_reg[2]_i_317_n_7
    SLICE_X24Y14         LUT3 (Prop_lut3_I0_O)        0.124     7.531 r  game0/gamestart/square_y[4]_i_2437/O
                         net (fo=3, routed)           0.543     8.074    game0/gamestart/square_y[4]_i_2437_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     8.324 r  game0/gamestart/square_y_reg[4]_i_3274/CO[3]
                         net (fo=1, routed)           0.000     8.324    game0/gamestart/square_y_reg[4]_i_3274_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.377 r  game0/gamestart/square_y_reg[4]_i_2937/CO[3]
                         net (fo=1, routed)           0.000     8.377    game0/gamestart/square_y_reg[4]_i_2937_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.430 r  game0/gamestart/square_y_reg[4]_i_2894/CO[3]
                         net (fo=1, routed)           0.000     8.430    game0/gamestart/square_y_reg[4]_i_2894_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.541 r  game0/gamestart/square_y_reg[4]_i_2884/O[0]
                         net (fo=3, routed)           0.447     8.988    game0/gamestart/square_y_reg[4]_i_2884_n_7
    SLICE_X20Y20         LUT3 (Prop_lut3_I0_O)        0.124     9.112 r  game0/gamestart/square_y[4]_i_2428/O
                         net (fo=1, routed)           0.453     9.565    game0/gamestart/square_y[4]_i_2428_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     9.834 r  game0/gamestart/square_y_reg[4]_i_1811/CO[3]
                         net (fo=1, routed)           0.000     9.834    game0/gamestart/square_y_reg[4]_i_1811_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.000 r  game0/gamestart/square_y_reg[4]_i_1288/O[1]
                         net (fo=3, routed)           0.476    10.475    game0/gamestart/square_y_reg[4]_i_1288_n_6
    SLICE_X16Y24         LUT3 (Prop_lut3_I0_O)        0.123    10.598 r  game0/gamestart/square_y[4]_i_1190/O
                         net (fo=1, routed)           0.448    11.046    game0/gamestart/square_y[4]_i_1190_n_0
    SLICE_X17Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    11.243 r  game0/gamestart/square_y_reg[4]_i_694/CO[3]
                         net (fo=1, routed)           0.000    11.243    game0/gamestart/square_y_reg[4]_i_694_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.409 r  game0/gamestart/square_y_reg[4]_i_401/O[1]
                         net (fo=5, routed)           0.491    11.900    game0/gamestart/square_y_reg[4]_i_401_n_6
    SLICE_X16Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.363    12.263 r  game0/gamestart/square_y_reg[4]_i_1998/CO[3]
                         net (fo=1, routed)           0.000    12.263    game0/gamestart/square_y_reg[4]_i_1998_n_0
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.428 r  game0/gamestart/square_y_reg[4]_i_1335/O[1]
                         net (fo=3, routed)           0.457    12.885    game0/gamestart/square_y_reg[4]_i_1335_n_6
    SLICE_X15Y23         LUT4 (Prop_lut4_I2_O)        0.125    13.010 r  game0/gamestart/square_y[4]_i_1996/O
                         net (fo=1, routed)           0.000    13.010    game0/gamestart/square_y[4]_i_1996_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.277 r  game0/gamestart/square_y_reg[4]_i_1326/CO[3]
                         net (fo=1, routed)           0.000    13.277    game0/gamestart/square_y_reg[4]_i_1326_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.330 r  game0/gamestart/square_y_reg[4]_i_762/CO[3]
                         net (fo=1, routed)           0.007    13.337    game0/gamestart/square_y_reg[4]_i_762_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.390 r  game0/gamestart/square_y_reg[4]_i_411/CO[3]
                         net (fo=1, routed)           0.000    13.390    game0/gamestart/square_y_reg[4]_i_411_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    13.467 r  game0/gamestart/square_y_reg[4]_i_195/CO[1]
                         net (fo=11, routed)          0.265    13.732    game0/gamestart/square_y_reg[4]_i_195_n_2
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.122    13.854 r  game0/gamestart/square_y[4]_i_202/O
                         net (fo=19, routed)          0.567    14.422    game0/gamestart/square_y[4]_i_202_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I4_O)        0.043    14.465 f  game0/gamestart/square_y[4]_i_374/O
                         net (fo=1, routed)           0.358    14.823    game0/gamestart/square_y[4]_i_374_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.043    14.866 r  game0/gamestart/square_y[4]_i_174/O
                         net (fo=1, routed)           0.000    14.866    game0/gamestart/square_y[4]_i_174_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.122 r  game0/gamestart/square_y_reg[4]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.122    game0/gamestart/square_y_reg[4]_i_77_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.176 r  game0/gamestart/square_y_reg[4]_i_44/CO[3]
                         net (fo=1, routed)           0.000    15.176    game0/gamestart/square_y_reg[4]_i_44_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    15.252 f  game0/gamestart/square_y_reg[4]_i_37/CO[1]
                         net (fo=1, routed)           0.630    15.882    game0/gamestart/isMovable23_out
    SLICE_X25Y23         LUT6 (Prop_lut6_I2_O)        0.124    16.006 f  game0/gamestart/square_y[4]_i_29/O
                         net (fo=1, routed)           0.333    16.338    game0/gamestart/square_y[4]_i_29_n_0
    SLICE_X24Y15         LUT6 (Prop_lut6_I1_O)        0.043    16.381 f  game0/gamestart/square_y[4]_i_20/O
                         net (fo=1, routed)           0.105    16.486    game0/gamestart/square_y[4]_i_20_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I4_O)        0.043    16.529 f  game0/gamestart/square_y[4]_i_10/O
                         net (fo=1, routed)           0.182    16.711    game0/gamestart/square_y[4]_i_10_n_0
    SLICE_X27Y15         LUT6 (Prop_lut6_I5_O)        0.043    16.754 f  game0/gamestart/square_y[4]_i_5/O
                         net (fo=2, routed)           0.199    16.953    game0/gamestart/square_y[4]_i_5_n_0
    SLICE_X24Y16         LUT4 (Prop_lut4_I1_O)        0.043    16.996 r  game0/gamestart/square_y[4]_i_2_comp/O
                         net (fo=6, routed)           0.109    17.105    game0/gamestart/square_y[4]_i_2_n_0
    SLICE_X24Y16         FDRE                                         r  game0/gamestart/square_y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.440    14.215    game0/gamestart/clk_IBUF_BUFG
    SLICE_X24Y16         FDRE                                         r  game0/gamestart/square_y_reg[1]/C
                         clock pessimism              0.330    14.545    
                         clock uncertainty           -0.035    14.510    
    SLICE_X24Y16         FDRE (Setup_fdre_C_CE)      -0.201    14.309    game0/gamestart/square_y_reg[1]
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -17.105    
  -------------------------------------------------------------------
                         slack                                 -2.796    

Slack (VIOLATED) :        -2.796ns  (required time - arrival time)
  Source:                 game0/gamestart/next_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/square_y_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.470ns  (logic 4.660ns (37.371%)  route 7.810ns (62.629%))
  Logic Levels:           33  (CARRY4=20 LUT3=4 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.215ns = ( 14.215 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.620     4.635    game0/gamestart/clk_IBUF_BUFG
    SLICE_X20Y14         FDRE                                         r  game0/gamestart/next_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y14         FDRE (Prop_fdre_C_Q)         0.236     4.871 r  game0/gamestart/next_y_reg[1]/Q
                         net (fo=14, routed)          0.639     5.510    game0/gamestart/next_y[1]
    SLICE_X28Y17         LUT5 (Prop_lut5_I1_O)        0.126     5.636 r  game0/gamestart/state[2]_i_279/O
                         net (fo=1, routed)           0.000     5.636    game0/gamestart/state[2]_i_279_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     5.918 r  game0/gamestart/state_reg[2]_i_117/O[2]
                         net (fo=13, routed)          0.485     6.404    game0/gamestart/state_reg[2]_i_117_n_5
    SLICE_X27Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.276     6.680 r  game0/gamestart/state_reg[2]_i_291/CO[3]
                         net (fo=1, routed)           0.000     6.680    game0/gamestart/state_reg[2]_i_291_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.791 f  game0/gamestart/state_reg[2]_i_317/O[0]
                         net (fo=40, routed)          0.616     7.407    game0/gamestart/state_reg[2]_i_317_n_7
    SLICE_X24Y14         LUT3 (Prop_lut3_I0_O)        0.124     7.531 r  game0/gamestart/square_y[4]_i_2437/O
                         net (fo=3, routed)           0.543     8.074    game0/gamestart/square_y[4]_i_2437_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     8.324 r  game0/gamestart/square_y_reg[4]_i_3274/CO[3]
                         net (fo=1, routed)           0.000     8.324    game0/gamestart/square_y_reg[4]_i_3274_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.377 r  game0/gamestart/square_y_reg[4]_i_2937/CO[3]
                         net (fo=1, routed)           0.000     8.377    game0/gamestart/square_y_reg[4]_i_2937_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.430 r  game0/gamestart/square_y_reg[4]_i_2894/CO[3]
                         net (fo=1, routed)           0.000     8.430    game0/gamestart/square_y_reg[4]_i_2894_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.541 r  game0/gamestart/square_y_reg[4]_i_2884/O[0]
                         net (fo=3, routed)           0.447     8.988    game0/gamestart/square_y_reg[4]_i_2884_n_7
    SLICE_X20Y20         LUT3 (Prop_lut3_I0_O)        0.124     9.112 r  game0/gamestart/square_y[4]_i_2428/O
                         net (fo=1, routed)           0.453     9.565    game0/gamestart/square_y[4]_i_2428_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     9.834 r  game0/gamestart/square_y_reg[4]_i_1811/CO[3]
                         net (fo=1, routed)           0.000     9.834    game0/gamestart/square_y_reg[4]_i_1811_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.000 r  game0/gamestart/square_y_reg[4]_i_1288/O[1]
                         net (fo=3, routed)           0.476    10.475    game0/gamestart/square_y_reg[4]_i_1288_n_6
    SLICE_X16Y24         LUT3 (Prop_lut3_I0_O)        0.123    10.598 r  game0/gamestart/square_y[4]_i_1190/O
                         net (fo=1, routed)           0.448    11.046    game0/gamestart/square_y[4]_i_1190_n_0
    SLICE_X17Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    11.243 r  game0/gamestart/square_y_reg[4]_i_694/CO[3]
                         net (fo=1, routed)           0.000    11.243    game0/gamestart/square_y_reg[4]_i_694_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.409 r  game0/gamestart/square_y_reg[4]_i_401/O[1]
                         net (fo=5, routed)           0.491    11.900    game0/gamestart/square_y_reg[4]_i_401_n_6
    SLICE_X16Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.363    12.263 r  game0/gamestart/square_y_reg[4]_i_1998/CO[3]
                         net (fo=1, routed)           0.000    12.263    game0/gamestart/square_y_reg[4]_i_1998_n_0
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.428 r  game0/gamestart/square_y_reg[4]_i_1335/O[1]
                         net (fo=3, routed)           0.457    12.885    game0/gamestart/square_y_reg[4]_i_1335_n_6
    SLICE_X15Y23         LUT4 (Prop_lut4_I2_O)        0.125    13.010 r  game0/gamestart/square_y[4]_i_1996/O
                         net (fo=1, routed)           0.000    13.010    game0/gamestart/square_y[4]_i_1996_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.277 r  game0/gamestart/square_y_reg[4]_i_1326/CO[3]
                         net (fo=1, routed)           0.000    13.277    game0/gamestart/square_y_reg[4]_i_1326_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.330 r  game0/gamestart/square_y_reg[4]_i_762/CO[3]
                         net (fo=1, routed)           0.007    13.337    game0/gamestart/square_y_reg[4]_i_762_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.390 r  game0/gamestart/square_y_reg[4]_i_411/CO[3]
                         net (fo=1, routed)           0.000    13.390    game0/gamestart/square_y_reg[4]_i_411_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    13.467 r  game0/gamestart/square_y_reg[4]_i_195/CO[1]
                         net (fo=11, routed)          0.265    13.732    game0/gamestart/square_y_reg[4]_i_195_n_2
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.122    13.854 r  game0/gamestart/square_y[4]_i_202/O
                         net (fo=19, routed)          0.567    14.422    game0/gamestart/square_y[4]_i_202_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I4_O)        0.043    14.465 f  game0/gamestart/square_y[4]_i_374/O
                         net (fo=1, routed)           0.358    14.823    game0/gamestart/square_y[4]_i_374_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.043    14.866 r  game0/gamestart/square_y[4]_i_174/O
                         net (fo=1, routed)           0.000    14.866    game0/gamestart/square_y[4]_i_174_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.122 r  game0/gamestart/square_y_reg[4]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.122    game0/gamestart/square_y_reg[4]_i_77_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.176 r  game0/gamestart/square_y_reg[4]_i_44/CO[3]
                         net (fo=1, routed)           0.000    15.176    game0/gamestart/square_y_reg[4]_i_44_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    15.252 f  game0/gamestart/square_y_reg[4]_i_37/CO[1]
                         net (fo=1, routed)           0.630    15.882    game0/gamestart/isMovable23_out
    SLICE_X25Y23         LUT6 (Prop_lut6_I2_O)        0.124    16.006 f  game0/gamestart/square_y[4]_i_29/O
                         net (fo=1, routed)           0.333    16.338    game0/gamestart/square_y[4]_i_29_n_0
    SLICE_X24Y15         LUT6 (Prop_lut6_I1_O)        0.043    16.381 f  game0/gamestart/square_y[4]_i_20/O
                         net (fo=1, routed)           0.105    16.486    game0/gamestart/square_y[4]_i_20_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I4_O)        0.043    16.529 f  game0/gamestart/square_y[4]_i_10/O
                         net (fo=1, routed)           0.182    16.711    game0/gamestart/square_y[4]_i_10_n_0
    SLICE_X27Y15         LUT6 (Prop_lut6_I5_O)        0.043    16.754 f  game0/gamestart/square_y[4]_i_5/O
                         net (fo=2, routed)           0.199    16.953    game0/gamestart/square_y[4]_i_5_n_0
    SLICE_X24Y16         LUT4 (Prop_lut4_I1_O)        0.043    16.996 r  game0/gamestart/square_y[4]_i_2_comp/O
                         net (fo=6, routed)           0.109    17.105    game0/gamestart/square_y[4]_i_2_n_0
    SLICE_X24Y16         FDRE                                         r  game0/gamestart/square_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.440    14.215    game0/gamestart/clk_IBUF_BUFG
    SLICE_X24Y16         FDRE                                         r  game0/gamestart/square_y_reg[2]/C
                         clock pessimism              0.330    14.545    
                         clock uncertainty           -0.035    14.510    
    SLICE_X24Y16         FDRE (Setup_fdre_C_CE)      -0.201    14.309    game0/gamestart/square_y_reg[2]
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -17.105    
  -------------------------------------------------------------------
                         slack                                 -2.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 divider/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/clk25MHZ_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.877%)  route 0.134ns (51.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.543     1.789    divider/clk_IBUF_BUFG
    SLICE_X53Y146        FDRE                                         r  divider/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y146        FDRE (Prop_fdre_C_Q)         0.100     1.889 r  divider/clkdiv_reg[1]/Q
                         net (fo=2, routed)           0.134     2.023    divider/clkdiv_reg[1]
    SLICE_X54Y146        LUT3 (Prop_lut3_I0_O)        0.028     2.051 r  divider/clk25MHZ_i_1/O
                         net (fo=1, routed)           0.000     2.051    divider/clk25MHZ_i_1_n_0
    SLICE_X54Y146        FDRE                                         r  divider/clk25MHZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.740     2.225    divider/clk_IBUF_BUFG
    SLICE_X54Y146        FDRE                                         r  divider/clk25MHZ_reg/C
                         clock pessimism             -0.407     1.818    
    SLICE_X54Y146        FDRE (Hold_fdre_C_D)         0.087     1.905    divider/clk25MHZ_reg
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 pkd/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pkd/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.266%)  route 0.127ns (49.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.706     1.952    pkd/clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  pkd/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.100     2.052 r  pkd/FSM_sequential_state_reg[1]/Q
                         net (fo=16, routed)          0.127     2.178    pkd/state[1]
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.028     2.206 r  pkd/ready_i_1/O
                         net (fo=1, routed)           0.000     2.206    pkd/ready_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  pkd/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.942     2.427    pkd/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  pkd/ready_reg/C
                         clock pessimism             -0.465     1.962    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.087     2.049    pkd/ready_reg
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 game0/gamestart/map_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/map_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.128ns (55.847%)  route 0.101ns (44.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.657     1.903    game0/gamestart/clk_IBUF_BUFG
    SLICE_X37Y1          FDRE                                         r  game0/gamestart/map_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDRE (Prop_fdre_C_Q)         0.100     2.003 r  game0/gamestart/map_reg[106]/Q
                         net (fo=11, routed)          0.101     2.104    game0/gamestart/map[106]
    SLICE_X37Y1          LUT6 (Prop_lut6_I5_O)        0.028     2.132 r  game0/gamestart/map[106]_i_1/O
                         net (fo=1, routed)           0.000     2.132    game0/gamestart/map[106]_i_1_n_0
    SLICE_X37Y1          FDRE                                         r  game0/gamestart/map_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.896     2.381    game0/gamestart/clk_IBUF_BUFG
    SLICE_X37Y1          FDRE                                         r  game0/gamestart/map_reg[106]/C
                         clock pessimism             -0.478     1.903    
    SLICE_X37Y1          FDRE (Hold_fdre_C_D)         0.060     1.963    game0/gamestart/map_reg[106]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 game0/gamestart/map_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/map_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.128ns (55.689%)  route 0.102ns (44.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.658     1.904    game0/gamestart/clk_IBUF_BUFG
    SLICE_X35Y1          FDRE                                         r  game0/gamestart/map_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.100     2.004 r  game0/gamestart/map_reg[120]/Q
                         net (fo=11, routed)          0.102     2.106    game0/gamestart/map[120]
    SLICE_X35Y1          LUT6 (Prop_lut6_I5_O)        0.028     2.134 r  game0/gamestart/map[120]_i_1/O
                         net (fo=1, routed)           0.000     2.134    game0/gamestart/map[120]_i_1_n_0
    SLICE_X35Y1          FDRE                                         r  game0/gamestart/map_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.897     2.382    game0/gamestart/clk_IBUF_BUFG
    SLICE_X35Y1          FDRE                                         r  game0/gamestart/map_reg[120]/C
                         clock pessimism             -0.478     1.904    
    SLICE_X35Y1          FDRE (Hold_fdre_C_D)         0.060     1.964    game0/gamestart/map_reg[120]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pkd/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/Fall_ready_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.118ns (47.540%)  route 0.130ns (52.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.705     1.951    pkd/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  pkd/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.118     2.069 r  pkd/ready_reg/Q
                         net (fo=2, routed)           0.130     2.199    game0/keyboard_ready
    SLICE_X2Y27          FDRE                                         r  game0/Fall_ready_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.944     2.429    game0/clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  game0/Fall_ready_reg[0]/C
                         clock pessimism             -0.465     1.964    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.063     2.027    game0/Fall_ready_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 game0/gamestart/map_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/map_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.146ns (56.103%)  route 0.114ns (43.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.655     1.901    game0/gamestart/clk_IBUF_BUFG
    SLICE_X38Y4          FDRE                                         r  game0/gamestart/map_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y4          FDRE (Prop_fdre_C_Q)         0.118     2.019 r  game0/gamestart/map_reg[91]/Q
                         net (fo=11, routed)          0.114     2.133    game0/gamestart/map[91]
    SLICE_X38Y4          LUT6 (Prop_lut6_I5_O)        0.028     2.161 r  game0/gamestart/map[91]_i_1/O
                         net (fo=1, routed)           0.000     2.161    game0/gamestart/map[91]_i_1_n_0
    SLICE_X38Y4          FDRE                                         r  game0/gamestart/map_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.894     2.379    game0/gamestart/clk_IBUF_BUFG
    SLICE_X38Y4          FDRE                                         r  game0/gamestart/map_reg[91]/C
                         clock pessimism             -0.478     1.901    
    SLICE_X38Y4          FDRE (Hold_fdre_C_D)         0.087     1.988    game0/gamestart/map_reg[91]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 game0/Fall_ready_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/Fall_ready_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.118ns (48.892%)  route 0.123ns (51.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.706     1.952    game0/clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  game0/Fall_ready_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.118     2.070 r  game0/Fall_ready_reg[0]/Q
                         net (fo=4, routed)           0.123     2.193    game0/gamestart/Fall_ready[0]
    SLICE_X4Y26          FDRE                                         r  game0/gamestart/Fall_ready_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.941     2.426    game0/gamestart/clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  game0/gamestart/Fall_ready_reg[1]/C
                         clock pessimism             -0.447     1.979    
    SLICE_X4Y26          FDRE (Hold_fdre_C_D)         0.040     2.019    game0/gamestart/Fall_ready_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 pkd/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pkd/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.615%)  route 0.106ns (45.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.706     1.952    pkd/clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  pkd/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.100     2.052 r  pkd/FSM_sequential_state_reg[1]/Q
                         net (fo=16, routed)          0.106     2.158    pkd/state[1]
    SLICE_X3Y27          LUT6 (Prop_lut6_I5_O)        0.028     2.186 r  pkd/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.186    pkd/FSM_sequential_state[1]_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  pkd/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.944     2.429    pkd/clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  pkd/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.477     1.952    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.060     2.012    pkd/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 pkd/PS2_shift_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pkd/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.118ns (50.582%)  route 0.115ns (49.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.704     1.950    pkd/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  pkd/PS2_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.118     2.068 r  pkd/PS2_shift_reg[7]/Q
                         net (fo=4, routed)           0.115     2.183    pkd/p_0_in[6]
    SLICE_X3Y26          FDRE                                         r  pkd/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.942     2.427    pkd/clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  pkd/data_reg[6]/C
                         clock pessimism             -0.465     1.962    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.044     2.006    pkd/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 game0/gamestart/map_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/map_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.660%)  route 0.111ns (46.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.657     1.903    game0/gamestart/clk_IBUF_BUFG
    SLICE_X29Y7          FDRE                                         r  game0/gamestart/map_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.100     2.003 r  game0/gamestart/map_reg[29]/Q
                         net (fo=12, routed)          0.111     2.113    game0/gamestart/map[29]
    SLICE_X29Y7          LUT6 (Prop_lut6_I5_O)        0.028     2.141 r  game0/gamestart/map[29]_i_1/O
                         net (fo=1, routed)           0.000     2.141    game0/gamestart/map[29]_i_1_n_0
    SLICE_X29Y7          FDRE                                         r  game0/gamestart/map_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.896     2.381    game0/gamestart/clk_IBUF_BUFG
    SLICE_X29Y7          FDRE                                         r  game0/gamestart/map_reg[29]/C
                         clock pessimism             -0.478     1.903    
    SLICE_X29Y7          FDRE (Hold_fdre_C_D)         0.061     1.964    game0/gamestart/map_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X6Y26    game0/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X23Y13   game0/gamestart/act_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X16Y14   game0/gamestart/count_time_reg[26]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X16Y14   game0/gamestart/count_time_reg[27]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X16Y14   game0/gamestart/count_time_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X16Y14   game0/gamestart/count_time_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X23Y13   game0/gamestart/next_x_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X23Y13   game0/gamestart/next_x_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X20Y14   game0/gamestart/next_y_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X6Y26    game0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X6Y26    game0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X23Y13   game0/gamestart/act_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X23Y13   game0/gamestart/act_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X16Y14   game0/gamestart/count_time_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X16Y14   game0/gamestart/count_time_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X16Y14   game0/gamestart/count_time_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X16Y14   game0/gamestart/count_time_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X16Y14   game0/gamestart/count_time_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X16Y14   game0/gamestart/count_time_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X6Y13    displaynumber/cl/div_res_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X6Y13    displaynumber/cl/div_res_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X6Y15    displaynumber/cl/div_res_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X6Y15    displaynumber/cl/div_res_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X6Y15    displaynumber/cl/div_res_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X6Y15    displaynumber/cl/div_res_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X6Y16    displaynumber/cl/div_res_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X6Y16    displaynumber/cl/div_res_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X6Y16    displaynumber/cl/div_res_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X6Y16    displaynumber/cl/div_res_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           114 Endpoints
Min Delay           114 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga0/row_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/color_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.824ns  (logic 5.325ns (24.400%)  route 16.499ns (75.600%))
  Logic Levels:           34  (CARRY4=16 FDRE=1 LUT2=1 LUT3=4 LUT4=4 LUT5=2 LUT6=5 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE                         0.000     0.000 r  vga0/row_reg[0]/C
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  vga0/row_reg[0]/Q
                         net (fo=139, routed)         2.851     3.074    vga0/row[0]
    SLICE_X0Y31          LUT4 (Prop_lut4_I1_O)        0.052     3.126 r  vga0/color_reg[11]_i_96/O
                         net (fo=22, routed)          1.090     4.216    vga0/color_reg[11]_i_96_n_0
    SLICE_X8Y35          LUT5 (Prop_lut5_I2_O)        0.140     4.356 f  vga0/color_reg[11]_i_462/O
                         net (fo=58, routed)          0.998     5.354    vga0/color_reg[11]_i_462_n_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I0_O)        0.134     5.488 r  vga0/color_reg[11]_i_439/O
                         net (fo=12, routed)          0.452     5.940    vga0/color_reg[11]_i_439_n_0
    SLICE_X2Y28          LUT4 (Prop_lut4_I0_O)        0.043     5.983 r  vga0/color_reg[11]_i_1010/O
                         net (fo=1, routed)           0.000     5.983    vga0/color_reg[11]_i_1010_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.239 r  vga0/color_reg[11]_i_911/CO[3]
                         net (fo=1, routed)           0.000     6.239    vga0/color_reg[11]_i_911_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.293 r  vga0/color_reg[11]_i_775/CO[3]
                         net (fo=1, routed)           0.000     6.293    vga0/color_reg[11]_i_775_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.426 r  vga0/color_reg[11]_i_643/CO[0]
                         net (fo=31, routed)          0.506     6.931    vga0/color_reg[11]_i_643_n_3
    SLICE_X4Y33          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.378     7.309 r  vga0/color_reg[11]_i_642/CO[2]
                         net (fo=4, routed)           0.206     7.515    vga0/color_reg[11]_i_642_n_1
    SLICE_X4Y34          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.379     7.894 r  vga0/color_reg[11]_i_644/CO[2]
                         net (fo=3, routed)           0.469     8.363    vga0/color_reg[11]_i_644_n_1
    SLICE_X6Y35          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.388     8.751 f  vga0/color_reg[11]_i_645/CO[2]
                         net (fo=34, routed)          0.655     9.406    vga0/color_reg[11]_i_645_n_1
    SLICE_X5Y36          LUT3 (Prop_lut3_I2_O)        0.136     9.542 r  vga0/color_reg[11]_i_982/O
                         net (fo=2, routed)           0.624    10.166    vga0/color_reg[11]_i_982_n_0
    SLICE_X5Y36          LUT4 (Prop_lut4_I0_O)        0.136    10.302 r  vga0/color_reg[11]_i_986/O
                         net (fo=1, routed)           0.000    10.302    vga0/color_reg[11]_i_986_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.569 r  vga0/color_reg[11]_i_875/CO[3]
                         net (fo=1, routed)           0.000    10.569    vga0/color_reg[11]_i_875_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.622 r  vga0/color_reg[11]_i_742/CO[3]
                         net (fo=1, routed)           0.000    10.622    vga0/color_reg[11]_i_742_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    10.771 r  vga0/color_reg[11]_i_596/O[3]
                         net (fo=2, routed)           0.538    11.309    vga0/color_reg[11]_i_596_n_4
    SLICE_X1Y38          LUT3 (Prop_lut3_I2_O)        0.130    11.439 r  vga0/color_reg[11]_i_418/O
                         net (fo=2, routed)           0.423    11.861    vga0/color_reg[11]_i_418_n_0
    SLICE_X1Y39          LUT4 (Prop_lut4_I3_O)        0.135    11.996 r  vga0/color_reg[11]_i_422/O
                         net (fo=1, routed)           0.000    11.996    vga0/color_reg[11]_i_422_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    12.255 r  vga0/color_reg[11]_i_287/CO[3]
                         net (fo=1, routed)           0.000    12.255    vga0/color_reg[11]_i_287_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.421 r  vga0/color_reg[11]_i_212/O[1]
                         net (fo=3, routed)           0.640    13.061    vga0/color_reg[11]_i_212_n_6
    SLICE_X2Y44          LUT2 (Prop_lut2_I1_O)        0.123    13.184 r  vga0/color_reg[11]_i_283/O
                         net (fo=1, routed)           0.000    13.184    vga0/color_reg[11]_i_283_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    13.367 r  vga0/color_reg[11]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.367    vga0/color_reg[11]_i_210_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    13.475 r  vga0/color_reg[11]_i_115/O[0]
                         net (fo=3, routed)           0.379    13.854    vga0/color_reg[11]_i_115_n_7
    SLICE_X3Y45          LUT3 (Prop_lut3_I2_O)        0.123    13.977 r  vga0/color_reg[11]_i_209/O
                         net (fo=1, routed)           0.000    13.977    vga0/color_reg[11]_i_209_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.231    14.208 f  vga0/color_reg[11]_i_114/CO[1]
                         net (fo=7, routed)           1.244    15.452    vga0/color_reg[11]_i_114_n_2
    SLICE_X29Y38         LUT3 (Prop_lut3_I0_O)        0.122    15.574 r  vga0/color_reg[11]_i_117/O
                         net (fo=6, routed)           0.286    15.861    vga0/color_reg[11]_i_117_n_0
    SLICE_X25Y38         LUT5 (Prop_lut5_I3_O)        0.043    15.904 r  vga0/color_reg[11]_i_74/O
                         net (fo=1, routed)           0.000    15.904    vga0/color_reg[11]_i_74_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109    16.013 r  vga0/color_reg[11]_i_26/O[1]
                         net (fo=2, routed)           0.322    16.335    vga0/color_reg[11]_i_26_n_6
    SLICE_X26Y38         LUT6 (Prop_lut6_I0_O)        0.123    16.458 r  vga0/color_reg[11]_i_55/O
                         net (fo=1, routed)           0.000    16.458    vga0/color_reg[11]_i_55_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117    16.575 r  vga0/color_reg[11]_i_19/O[2]
                         net (fo=12, routed)          1.796    18.371    game0/gamestart/color_reg[11]_i_3_0[2]
    SLICE_X24Y1          MUXF8 (Prop_muxf8_S_O)       0.220    18.591 r  game0/gamestart/color_reg[11]_i_21/O
                         net (fo=1, routed)           0.731    19.322    game0/gamestart/color_reg[11]_i_21_n_0
    SLICE_X23Y10         LUT6 (Prop_lut6_I0_O)        0.126    19.448 r  game0/gamestart/color_reg[11]_i_7/O
                         net (fo=1, routed)           0.361    19.808    game0/gamestart/color_reg[11]_i_7_n_0
    SLICE_X22Y11         LUT6 (Prop_lut6_I1_O)        0.043    19.851 r  game0/gamestart/color_reg[11]_i_3/O
                         net (fo=3, routed)           1.498    21.349    game0/gamestart/color_reg[11]_i_3_n_0
    SLICE_X18Y40         LUT6 (Prop_lut6_I5_O)        0.043    21.392 r  game0/gamestart/color_reg[2]_i_1/O
                         net (fo=1, routed)           0.432    21.824    dis/D[0]
    SLICE_X16Y40         LDCE                                         r  dis/color_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/row_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/color_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.742ns  (logic 5.325ns (24.492%)  route 16.417ns (75.508%))
  Logic Levels:           34  (CARRY4=16 FDRE=1 LUT2=1 LUT3=4 LUT4=4 LUT5=3 LUT6=4 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE                         0.000     0.000 r  vga0/row_reg[0]/C
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  vga0/row_reg[0]/Q
                         net (fo=139, routed)         2.851     3.074    vga0/row[0]
    SLICE_X0Y31          LUT4 (Prop_lut4_I1_O)        0.052     3.126 r  vga0/color_reg[11]_i_96/O
                         net (fo=22, routed)          1.090     4.216    vga0/color_reg[11]_i_96_n_0
    SLICE_X8Y35          LUT5 (Prop_lut5_I2_O)        0.140     4.356 f  vga0/color_reg[11]_i_462/O
                         net (fo=58, routed)          0.998     5.354    vga0/color_reg[11]_i_462_n_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I0_O)        0.134     5.488 r  vga0/color_reg[11]_i_439/O
                         net (fo=12, routed)          0.452     5.940    vga0/color_reg[11]_i_439_n_0
    SLICE_X2Y28          LUT4 (Prop_lut4_I0_O)        0.043     5.983 r  vga0/color_reg[11]_i_1010/O
                         net (fo=1, routed)           0.000     5.983    vga0/color_reg[11]_i_1010_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.239 r  vga0/color_reg[11]_i_911/CO[3]
                         net (fo=1, routed)           0.000     6.239    vga0/color_reg[11]_i_911_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.293 r  vga0/color_reg[11]_i_775/CO[3]
                         net (fo=1, routed)           0.000     6.293    vga0/color_reg[11]_i_775_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.426 r  vga0/color_reg[11]_i_643/CO[0]
                         net (fo=31, routed)          0.506     6.931    vga0/color_reg[11]_i_643_n_3
    SLICE_X4Y33          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.378     7.309 r  vga0/color_reg[11]_i_642/CO[2]
                         net (fo=4, routed)           0.206     7.515    vga0/color_reg[11]_i_642_n_1
    SLICE_X4Y34          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.379     7.894 r  vga0/color_reg[11]_i_644/CO[2]
                         net (fo=3, routed)           0.469     8.363    vga0/color_reg[11]_i_644_n_1
    SLICE_X6Y35          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.388     8.751 f  vga0/color_reg[11]_i_645/CO[2]
                         net (fo=34, routed)          0.655     9.406    vga0/color_reg[11]_i_645_n_1
    SLICE_X5Y36          LUT3 (Prop_lut3_I2_O)        0.136     9.542 r  vga0/color_reg[11]_i_982/O
                         net (fo=2, routed)           0.624    10.166    vga0/color_reg[11]_i_982_n_0
    SLICE_X5Y36          LUT4 (Prop_lut4_I0_O)        0.136    10.302 r  vga0/color_reg[11]_i_986/O
                         net (fo=1, routed)           0.000    10.302    vga0/color_reg[11]_i_986_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.569 r  vga0/color_reg[11]_i_875/CO[3]
                         net (fo=1, routed)           0.000    10.569    vga0/color_reg[11]_i_875_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.622 r  vga0/color_reg[11]_i_742/CO[3]
                         net (fo=1, routed)           0.000    10.622    vga0/color_reg[11]_i_742_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    10.771 r  vga0/color_reg[11]_i_596/O[3]
                         net (fo=2, routed)           0.538    11.309    vga0/color_reg[11]_i_596_n_4
    SLICE_X1Y38          LUT3 (Prop_lut3_I2_O)        0.130    11.439 r  vga0/color_reg[11]_i_418/O
                         net (fo=2, routed)           0.423    11.861    vga0/color_reg[11]_i_418_n_0
    SLICE_X1Y39          LUT4 (Prop_lut4_I3_O)        0.135    11.996 r  vga0/color_reg[11]_i_422/O
                         net (fo=1, routed)           0.000    11.996    vga0/color_reg[11]_i_422_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    12.255 r  vga0/color_reg[11]_i_287/CO[3]
                         net (fo=1, routed)           0.000    12.255    vga0/color_reg[11]_i_287_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.421 r  vga0/color_reg[11]_i_212/O[1]
                         net (fo=3, routed)           0.640    13.061    vga0/color_reg[11]_i_212_n_6
    SLICE_X2Y44          LUT2 (Prop_lut2_I1_O)        0.123    13.184 r  vga0/color_reg[11]_i_283/O
                         net (fo=1, routed)           0.000    13.184    vga0/color_reg[11]_i_283_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    13.367 r  vga0/color_reg[11]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.367    vga0/color_reg[11]_i_210_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    13.475 r  vga0/color_reg[11]_i_115/O[0]
                         net (fo=3, routed)           0.379    13.854    vga0/color_reg[11]_i_115_n_7
    SLICE_X3Y45          LUT3 (Prop_lut3_I2_O)        0.123    13.977 r  vga0/color_reg[11]_i_209/O
                         net (fo=1, routed)           0.000    13.977    vga0/color_reg[11]_i_209_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.231    14.208 f  vga0/color_reg[11]_i_114/CO[1]
                         net (fo=7, routed)           1.244    15.452    vga0/color_reg[11]_i_114_n_2
    SLICE_X29Y38         LUT3 (Prop_lut3_I0_O)        0.122    15.574 r  vga0/color_reg[11]_i_117/O
                         net (fo=6, routed)           0.286    15.861    vga0/color_reg[11]_i_117_n_0
    SLICE_X25Y38         LUT5 (Prop_lut5_I3_O)        0.043    15.904 r  vga0/color_reg[11]_i_74/O
                         net (fo=1, routed)           0.000    15.904    vga0/color_reg[11]_i_74_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109    16.013 r  vga0/color_reg[11]_i_26/O[1]
                         net (fo=2, routed)           0.322    16.335    vga0/color_reg[11]_i_26_n_6
    SLICE_X26Y38         LUT6 (Prop_lut6_I0_O)        0.123    16.458 r  vga0/color_reg[11]_i_55/O
                         net (fo=1, routed)           0.000    16.458    vga0/color_reg[11]_i_55_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117    16.575 r  vga0/color_reg[11]_i_19/O[2]
                         net (fo=12, routed)          1.796    18.371    game0/gamestart/color_reg[11]_i_3_0[2]
    SLICE_X24Y1          MUXF8 (Prop_muxf8_S_O)       0.220    18.591 f  game0/gamestart/color_reg[11]_i_21/O
                         net (fo=1, routed)           0.731    19.322    game0/gamestart/color_reg[11]_i_21_n_0
    SLICE_X23Y10         LUT6 (Prop_lut6_I0_O)        0.126    19.448 f  game0/gamestart/color_reg[11]_i_7/O
                         net (fo=1, routed)           0.361    19.808    game0/gamestart/color_reg[11]_i_7_n_0
    SLICE_X22Y11         LUT6 (Prop_lut6_I1_O)        0.043    19.851 f  game0/gamestart/color_reg[11]_i_3/O
                         net (fo=3, routed)           1.325    21.176    game0/gamestart/color_reg[11]_i_3_n_0
    SLICE_X20Y39         LUT5 (Prop_lut5_I0_O)        0.043    21.219 r  game0/gamestart/color_reg[11]_i_1/O
                         net (fo=1, routed)           0.523    21.742    dis/D[3]
    SLICE_X21Y40         LDCE                                         r  dis/color_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/row_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/color_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.575ns  (logic 5.325ns (24.682%)  route 16.250ns (75.318%))
  Logic Levels:           34  (CARRY4=16 FDRE=1 LUT2=1 LUT3=4 LUT4=4 LUT5=2 LUT6=5 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE                         0.000     0.000 r  vga0/row_reg[0]/C
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  vga0/row_reg[0]/Q
                         net (fo=139, routed)         2.851     3.074    vga0/row[0]
    SLICE_X0Y31          LUT4 (Prop_lut4_I1_O)        0.052     3.126 r  vga0/color_reg[11]_i_96/O
                         net (fo=22, routed)          1.090     4.216    vga0/color_reg[11]_i_96_n_0
    SLICE_X8Y35          LUT5 (Prop_lut5_I2_O)        0.140     4.356 f  vga0/color_reg[11]_i_462/O
                         net (fo=58, routed)          0.998     5.354    vga0/color_reg[11]_i_462_n_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I0_O)        0.134     5.488 r  vga0/color_reg[11]_i_439/O
                         net (fo=12, routed)          0.452     5.940    vga0/color_reg[11]_i_439_n_0
    SLICE_X2Y28          LUT4 (Prop_lut4_I0_O)        0.043     5.983 r  vga0/color_reg[11]_i_1010/O
                         net (fo=1, routed)           0.000     5.983    vga0/color_reg[11]_i_1010_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.239 r  vga0/color_reg[11]_i_911/CO[3]
                         net (fo=1, routed)           0.000     6.239    vga0/color_reg[11]_i_911_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.293 r  vga0/color_reg[11]_i_775/CO[3]
                         net (fo=1, routed)           0.000     6.293    vga0/color_reg[11]_i_775_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.426 r  vga0/color_reg[11]_i_643/CO[0]
                         net (fo=31, routed)          0.506     6.931    vga0/color_reg[11]_i_643_n_3
    SLICE_X4Y33          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.378     7.309 r  vga0/color_reg[11]_i_642/CO[2]
                         net (fo=4, routed)           0.206     7.515    vga0/color_reg[11]_i_642_n_1
    SLICE_X4Y34          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.379     7.894 r  vga0/color_reg[11]_i_644/CO[2]
                         net (fo=3, routed)           0.469     8.363    vga0/color_reg[11]_i_644_n_1
    SLICE_X6Y35          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.388     8.751 f  vga0/color_reg[11]_i_645/CO[2]
                         net (fo=34, routed)          0.655     9.406    vga0/color_reg[11]_i_645_n_1
    SLICE_X5Y36          LUT3 (Prop_lut3_I2_O)        0.136     9.542 r  vga0/color_reg[11]_i_982/O
                         net (fo=2, routed)           0.624    10.166    vga0/color_reg[11]_i_982_n_0
    SLICE_X5Y36          LUT4 (Prop_lut4_I0_O)        0.136    10.302 r  vga0/color_reg[11]_i_986/O
                         net (fo=1, routed)           0.000    10.302    vga0/color_reg[11]_i_986_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.569 r  vga0/color_reg[11]_i_875/CO[3]
                         net (fo=1, routed)           0.000    10.569    vga0/color_reg[11]_i_875_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.622 r  vga0/color_reg[11]_i_742/CO[3]
                         net (fo=1, routed)           0.000    10.622    vga0/color_reg[11]_i_742_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    10.771 r  vga0/color_reg[11]_i_596/O[3]
                         net (fo=2, routed)           0.538    11.309    vga0/color_reg[11]_i_596_n_4
    SLICE_X1Y38          LUT3 (Prop_lut3_I2_O)        0.130    11.439 r  vga0/color_reg[11]_i_418/O
                         net (fo=2, routed)           0.423    11.861    vga0/color_reg[11]_i_418_n_0
    SLICE_X1Y39          LUT4 (Prop_lut4_I3_O)        0.135    11.996 r  vga0/color_reg[11]_i_422/O
                         net (fo=1, routed)           0.000    11.996    vga0/color_reg[11]_i_422_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    12.255 r  vga0/color_reg[11]_i_287/CO[3]
                         net (fo=1, routed)           0.000    12.255    vga0/color_reg[11]_i_287_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.421 r  vga0/color_reg[11]_i_212/O[1]
                         net (fo=3, routed)           0.640    13.061    vga0/color_reg[11]_i_212_n_6
    SLICE_X2Y44          LUT2 (Prop_lut2_I1_O)        0.123    13.184 r  vga0/color_reg[11]_i_283/O
                         net (fo=1, routed)           0.000    13.184    vga0/color_reg[11]_i_283_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    13.367 r  vga0/color_reg[11]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.367    vga0/color_reg[11]_i_210_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    13.475 r  vga0/color_reg[11]_i_115/O[0]
                         net (fo=3, routed)           0.379    13.854    vga0/color_reg[11]_i_115_n_7
    SLICE_X3Y45          LUT3 (Prop_lut3_I2_O)        0.123    13.977 r  vga0/color_reg[11]_i_209/O
                         net (fo=1, routed)           0.000    13.977    vga0/color_reg[11]_i_209_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.231    14.208 f  vga0/color_reg[11]_i_114/CO[1]
                         net (fo=7, routed)           1.244    15.452    vga0/color_reg[11]_i_114_n_2
    SLICE_X29Y38         LUT3 (Prop_lut3_I0_O)        0.122    15.574 r  vga0/color_reg[11]_i_117/O
                         net (fo=6, routed)           0.286    15.861    vga0/color_reg[11]_i_117_n_0
    SLICE_X25Y38         LUT5 (Prop_lut5_I3_O)        0.043    15.904 r  vga0/color_reg[11]_i_74/O
                         net (fo=1, routed)           0.000    15.904    vga0/color_reg[11]_i_74_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109    16.013 r  vga0/color_reg[11]_i_26/O[1]
                         net (fo=2, routed)           0.322    16.335    vga0/color_reg[11]_i_26_n_6
    SLICE_X26Y38         LUT6 (Prop_lut6_I0_O)        0.123    16.458 r  vga0/color_reg[11]_i_55/O
                         net (fo=1, routed)           0.000    16.458    vga0/color_reg[11]_i_55_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117    16.575 r  vga0/color_reg[11]_i_19/O[2]
                         net (fo=12, routed)          1.796    18.371    game0/gamestart/color_reg[11]_i_3_0[2]
    SLICE_X24Y1          MUXF8 (Prop_muxf8_S_O)       0.220    18.591 f  game0/gamestart/color_reg[11]_i_21/O
                         net (fo=1, routed)           0.731    19.322    game0/gamestart/color_reg[11]_i_21_n_0
    SLICE_X23Y10         LUT6 (Prop_lut6_I0_O)        0.126    19.448 f  game0/gamestart/color_reg[11]_i_7/O
                         net (fo=1, routed)           0.361    19.808    game0/gamestart/color_reg[11]_i_7_n_0
    SLICE_X22Y11         LUT6 (Prop_lut6_I1_O)        0.043    19.851 f  game0/gamestart/color_reg[11]_i_3/O
                         net (fo=3, routed)           1.359    21.210    game0/gamestart/color_reg[11]_i_3_n_0
    SLICE_X18Y40         LUT6 (Prop_lut6_I0_O)        0.043    21.253 r  game0/gamestart/color_reg[3]_i_1/O
                         net (fo=1, routed)           0.322    21.575    dis/D[1]
    SLICE_X16Y40         LDCE                                         r  dis/color_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/row_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/color_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.338ns  (logic 0.587ns (8.000%)  route 6.751ns (92.000%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT4=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE                         0.000     0.000 r  vga0/row_reg[0]/C
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vga0/row_reg[0]/Q
                         net (fo=139, routed)         2.851     3.074    vga0/row[0]
    SLICE_X0Y31          LUT4 (Prop_lut4_I1_O)        0.052     3.126 f  vga0/color_reg[11]_i_96/O
                         net (fo=22, routed)          1.005     4.131    vga0/color_reg[11]_i_96_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I3_O)        0.136     4.267 f  vga0/color_reg[11]_i_38/O
                         net (fo=54, routed)          0.590     4.857    vga0/color_reg[11]_i_38_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I0_O)        0.043     4.900 r  vga0/color_reg[11]_i_11/O
                         net (fo=2, routed)           0.736     5.635    vga0/color_reg[11]_i_11_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.043     5.678 f  vga0/color_reg[11]_i_15/O
                         net (fo=1, routed)           0.654     6.332    vga0/color_reg[11]_i_15_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I3_O)        0.043     6.375 f  vga0/color_reg[11]_i_5/O
                         net (fo=4, routed)           0.603     6.979    game0/R_reg[3]
    SLICE_X20Y39         LUT3 (Prop_lut3_I2_O)        0.047     7.026 r  game0/color_reg[10]_i_1/O
                         net (fo=1, routed)           0.312     7.338    dis/D[2]
    SLICE_X21Y40         LDCE                                         r  dis/color_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/VS_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.558ns  (logic 3.199ns (57.552%)  route 2.359ns (42.448%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE                         0.000     0.000 r  vga0/VS_reg/C
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  vga0/VS_reg/Q
                         net (fo=1, routed)           2.359     2.618    VS_OBUF
    M21                  OBUF (Prop_obuf_I_O)         2.940     5.558 r  VS_OBUF_inst/O
                         net (fo=0)                   0.000     5.558    VS
    M21                                                               r  VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga0/h_count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.433ns  (logic 0.788ns (14.501%)  route 4.645ns (85.499%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rst_IBUF_inst/O
                         net (fo=56, routed)          4.133     4.877    vga0/rst_IBUF
    SLICE_X4Y38          LUT2 (Prop_lut2_I1_O)        0.043     4.920 r  vga0/h_count[9]_i_1/O
                         net (fo=10, routed)          0.513     5.433    vga0/h_count[9]_i_1_n_0
    SLICE_X4Y41          FDRE                                         r  vga0/h_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga0/h_count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.433ns  (logic 0.788ns (14.501%)  route 4.645ns (85.499%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rst_IBUF_inst/O
                         net (fo=56, routed)          4.133     4.877    vga0/rst_IBUF
    SLICE_X4Y38          LUT2 (Prop_lut2_I1_O)        0.043     4.920 r  vga0/h_count[9]_i_1/O
                         net (fo=10, routed)          0.513     5.433    vga0/h_count[9]_i_1_n_0
    SLICE_X4Y41          FDRE                                         r  vga0/h_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga0/h_count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.405ns  (logic 0.788ns (14.575%)  route 4.617ns (85.425%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rst_IBUF_inst/O
                         net (fo=56, routed)          4.133     4.877    vga0/rst_IBUF
    SLICE_X4Y38          LUT2 (Prop_lut2_I1_O)        0.043     4.920 r  vga0/h_count[9]_i_1/O
                         net (fo=10, routed)          0.485     5.405    vga0/h_count[9]_i_1_n_0
    SLICE_X4Y42          FDRE                                         r  vga0/h_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga0/h_count_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.347ns  (logic 0.788ns (14.735%)  route 4.559ns (85.265%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rst_IBUF_inst/O
                         net (fo=56, routed)          4.133     4.877    vga0/rst_IBUF
    SLICE_X4Y38          LUT2 (Prop_lut2_I1_O)        0.043     4.920 r  vga0/h_count[9]_i_1/O
                         net (fo=10, routed)          0.426     5.347    vga0/h_count[9]_i_1_n_0
    SLICE_X4Y40          FDRE                                         r  vga0/h_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga0/h_count_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.250ns  (logic 0.788ns (15.006%)  route 4.463ns (84.994%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rst_IBUF_inst/O
                         net (fo=56, routed)          4.133     4.877    vga0/rst_IBUF
    SLICE_X4Y38          LUT2 (Prop_lut2_I1_O)        0.043     4.920 r  vga0/h_count[9]_i_1/O
                         net (fo=10, routed)          0.330     5.250    vga0/h_count[9]_i_1_n_0
    SLICE_X5Y39          FDRE                                         r  vga0/h_count_reg[3]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga0/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga0/col_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.226ns  (logic 0.128ns (56.634%)  route 0.098ns (43.366%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE                         0.000     0.000 r  vga0/h_count_reg[4]/C
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga0/h_count_reg[4]/Q
                         net (fo=15, routed)          0.098     0.198    vga0/h_count_reg[4]
    SLICE_X4Y39          LUT6 (Prop_lut6_I4_O)        0.028     0.226 r  vga0/col[5]_i_1/O
                         net (fo=1, routed)           0.000     0.226    vga0/col_addr[5]
    SLICE_X4Y39          FDRE                                         r  vga0/col_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga0/h_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.457%)  route 0.121ns (48.543%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE                         0.000     0.000 r  vga0/h_count_reg[1]/C
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga0/h_count_reg[1]/Q
                         net (fo=10, routed)          0.121     0.221    vga0/h_count_reg[1]
    SLICE_X4Y40          LUT6 (Prop_lut6_I2_O)        0.028     0.249 r  vga0/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.249    vga0/h_count[5]_i_1_n_0
    SLICE_X4Y40          FDRE                                         r  vga0/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga0/h_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.157ns (60.026%)  route 0.105ns (39.974%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE                         0.000     0.000 r  vga0/h_count_reg[7]/C
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.091     0.091 r  vga0/h_count_reg[7]/Q
                         net (fo=10, routed)          0.105     0.196    vga0/h_count_reg[7]
    SLICE_X4Y37          LUT6 (Prop_lut6_I0_O)        0.066     0.262 r  vga0/h_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.262    vga0/h_count[8]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  vga0/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga0/h_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.128ns (47.309%)  route 0.143ns (52.691%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE                         0.000     0.000 r  vga0/h_count_reg[0]/C
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.100     0.100 f  vga0/h_count_reg[0]/Q
                         net (fo=11, routed)          0.143     0.243    vga0/h_count_reg[0]
    SLICE_X4Y42          LUT1 (Prop_lut1_I0_O)        0.028     0.271 r  vga0/col[0]_i_1/O
                         net (fo=2, routed)           0.000     0.271    vga0/col_addr[0]
    SLICE_X4Y42          FDRE                                         r  vga0/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga0/HS_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.128ns (46.230%)  route 0.149ns (53.770%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE                         0.000     0.000 r  vga0/h_count_reg[8]/C
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga0/h_count_reg[8]/Q
                         net (fo=7, routed)           0.149     0.249    vga0/h_count_reg[8]
    SLICE_X4Y38          LUT5 (Prop_lut5_I1_O)        0.028     0.277 r  vga0/HS_i_1/O
                         net (fo=1, routed)           0.000     0.277    vga0/h_sync
    SLICE_X4Y38          FDRE                                         r  vga0/HS_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga0/h_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.128ns (46.067%)  route 0.150ns (53.933%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE                         0.000     0.000 r  vga0/h_count_reg[1]/C
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga0/h_count_reg[1]/Q
                         net (fo=10, routed)          0.150     0.250    vga0/h_count_reg[1]
    SLICE_X4Y41          LUT2 (Prop_lut2_I1_O)        0.028     0.278 r  vga0/col[1]_i_1/O
                         net (fo=2, routed)           0.000     0.278    vga0/col_addr[1]
    SLICE_X4Y41          FDRE                                         r  vga0/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/v_count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga0/v_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.173ns (62.180%)  route 0.105ns (37.820%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDCE                         0.000     0.000 r  vga0/v_count_reg[3]/C
    SLICE_X18Y27         FDCE (Prop_fdce_C_Q)         0.107     0.107 r  vga0/v_count_reg[3]/Q
                         net (fo=12, routed)          0.105     0.212    vga0/v_count_reg_n_0_[3]
    SLICE_X18Y27         LUT6 (Prop_lut6_I2_O)        0.066     0.278 r  vga0/v_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.278    vga0/v_count[4]_i_1_n_0
    SLICE_X18Y27         FDCE                                         r  vga0/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga0/h_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.128ns (45.699%)  route 0.152ns (54.301%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE                         0.000     0.000 r  vga0/h_count_reg[6]/C
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga0/h_count_reg[6]/Q
                         net (fo=12, routed)          0.152     0.252    vga0/h_count_reg[6]
    SLICE_X4Y37          LUT4 (Prop_lut4_I3_O)        0.028     0.280 r  vga0/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.280    vga0/h_count[6]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  vga0/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga0/h_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.129ns (45.892%)  route 0.152ns (54.108%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE                         0.000     0.000 r  vga0/h_count_reg[6]/C
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga0/h_count_reg[6]/Q
                         net (fo=12, routed)          0.152     0.252    vga0/h_count_reg[6]
    SLICE_X4Y37          LUT5 (Prop_lut5_I3_O)        0.029     0.281 r  vga0/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.281    vga0/h_count[7]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  vga0/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga0/v_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.146ns (48.740%)  route 0.154ns (51.260%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDCE                         0.000     0.000 r  vga0/v_count_reg[5]/C
    SLICE_X12Y27         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  vga0/v_count_reg[5]/Q
                         net (fo=8, routed)           0.154     0.272    vga0/v_count_reg_n_0_[5]
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.028     0.300 r  vga0/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.300    vga0/v_count[5]_i_1_n_0
    SLICE_X12Y27         FDCE                                         r  vga0/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game0/gamestart/score_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.789ns  (logic 3.723ns (54.850%)  route 3.065ns (45.150%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.628     4.643    game0/gamestart/clk_IBUF_BUFG
    SLICE_X16Y2          FDRE                                         r  game0/gamestart/score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.259     4.902 r  game0/gamestart/score_reg[5]/Q
                         net (fo=3, routed)           0.939     5.841    game0/gamestart/score[5]
    SLICE_X6Y4           LUT6 (Prop_lut6_I5_O)        0.043     5.884 r  game0/gamestart/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.670     6.554    game0/gamestart/displaynumber/HEX[1]
    SLICE_X0Y5           LUT4 (Prop_lut4_I3_O)        0.050     6.604 r  game0/gamestart/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.456     8.060    SEG_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         3.371    11.432 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.432    SEG[5]
    AC24                                                              r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/score_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.776ns  (logic 3.624ns (53.483%)  route 3.152ns (46.517%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.628     4.643    game0/gamestart/clk_IBUF_BUFG
    SLICE_X16Y2          FDRE                                         r  game0/gamestart/score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.259     4.902 r  game0/gamestart/score_reg[5]/Q
                         net (fo=3, routed)           0.939     5.841    game0/gamestart/score[5]
    SLICE_X6Y4           LUT6 (Prop_lut6_I5_O)        0.043     5.884 r  game0/gamestart/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.671     6.556    game0/gamestart/displaynumber/HEX[1]
    SLICE_X0Y5           LUT4 (Prop_lut4_I3_O)        0.043     6.599 r  game0/gamestart/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.542     8.140    SEG_OBUF[6]
    AC23                 OBUF (Prop_obuf_I_O)         3.279    11.420 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.420    SEG[6]
    AC23                                                              r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.692ns  (logic 3.669ns (54.830%)  route 3.023ns (45.170%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.628     4.643    game0/gamestart/clk_IBUF_BUFG
    SLICE_X19Y0          FDRE                                         r  game0/gamestart/score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y0          FDRE (Prop_fdre_C_Q)         0.223     4.866 r  game0/gamestart/score_reg[0]/Q
                         net (fo=14, routed)          0.977     5.844    game0/gamestart/score[0]
    SLICE_X6Y4           LUT6 (Prop_lut6_I2_O)        0.043     5.887 r  game0/gamestart/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.546     6.432    game0/gamestart/displaynumber/HEX[0]
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.054     6.486 r  game0/gamestart/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.499     7.986    SEG_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         3.349    11.335 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.335    SEG[3]
    Y21                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/score_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.678ns  (logic 3.602ns (53.933%)  route 3.076ns (46.066%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.628     4.643    game0/gamestart/clk_IBUF_BUFG
    SLICE_X16Y2          FDRE                                         r  game0/gamestart/score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.259     4.902 f  game0/gamestart/score_reg[5]/Q
                         net (fo=3, routed)           0.939     5.841    game0/gamestart/score[5]
    SLICE_X6Y4           LUT6 (Prop_lut6_I5_O)        0.043     5.884 f  game0/gamestart/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.670     6.554    game0/gamestart/displaynumber/HEX[1]
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.043     6.597 r  game0/gamestart/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.467     8.064    SEG_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         3.257    11.321 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.321    SEG[4]
    W20                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.531ns  (logic 3.597ns (55.082%)  route 2.933ns (44.918%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.628     4.643    game0/gamestart/clk_IBUF_BUFG
    SLICE_X19Y0          FDRE                                         r  game0/gamestart/score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y0          FDRE (Prop_fdre_C_Q)         0.223     4.866 r  game0/gamestart/score_reg[0]/Q
                         net (fo=14, routed)          0.977     5.844    game0/gamestart/score[0]
    SLICE_X6Y4           LUT6 (Prop_lut6_I2_O)        0.043     5.887 r  game0/gamestart/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.540     6.427    game0/gamestart/displaynumber/HEX[0]
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.043     6.470 r  game0/gamestart/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.416     7.886    SEG_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         3.288    11.174 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.174    SEG[1]
    AD24                                                              r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.523ns  (logic 3.592ns (55.065%)  route 2.931ns (44.935%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.628     4.643    game0/gamestart/clk_IBUF_BUFG
    SLICE_X19Y0          FDRE                                         r  game0/gamestart/score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y0          FDRE (Prop_fdre_C_Q)         0.223     4.866 f  game0/gamestart/score_reg[0]/Q
                         net (fo=14, routed)          0.977     5.844    game0/gamestart/score[0]
    SLICE_X6Y4           LUT6 (Prop_lut6_I2_O)        0.043     5.887 f  game0/gamestart/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.546     6.432    game0/gamestart/displaynumber/HEX[0]
    SLICE_X0Y5           LUT4 (Prop_lut4_I1_O)        0.043     6.475 r  game0/gamestart/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.408     7.883    SEG_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         3.283    11.166 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.166    SEG[2]
    AD23                                                              r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.513ns  (logic 3.675ns (56.422%)  route 2.838ns (43.578%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.628     4.643    game0/gamestart/clk_IBUF_BUFG
    SLICE_X19Y0          FDRE                                         r  game0/gamestart/score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y0          FDRE (Prop_fdre_C_Q)         0.223     4.866 r  game0/gamestart/score_reg[0]/Q
                         net (fo=14, routed)          0.977     5.844    game0/gamestart/score[0]
    SLICE_X6Y4           LUT6 (Prop_lut6_I2_O)        0.043     5.887 r  game0/gamestart/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.540     6.427    game0/gamestart/displaynumber/HEX[0]
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.051     6.478 r  game0/gamestart/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.320     7.798    SEG_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.358    11.156 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.156    SEG[0]
    AB22                                                              r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/square_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/color_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.199ns  (logic 1.888ns (30.455%)  route 4.311ns (69.545%))
  Logic Levels:           14  (CARRY4=9 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.573     4.588    game0/gamestart/clk_IBUF_BUFG
    SLICE_X24Y16         FDRE                                         r  game0/gamestart/square_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y16         FDRE (Prop_fdre_C_Q)         0.223     4.811 r  game0/gamestart/square_y_reg[1]/Q
                         net (fo=20, routed)          1.108     5.919    game0/gamestart/square_y[1]
    SLICE_X15Y14         LUT5 (Prop_lut5_I0_O)        0.043     5.962 r  game0/gamestart/color_reg[3]_i_336/O
                         net (fo=1, routed)           0.000     5.962    game0/gamestart/color_reg[3]_i_336_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     6.258 r  game0/gamestart/color_reg[3]_i_215/O[3]
                         net (fo=7, routed)           1.412     7.670    game0/gamestart/dis/p_0_in__0[7]
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.120     7.790 r  game0/gamestart/color_reg[3]_i_312/O
                         net (fo=1, routed)           0.000     7.790    game0/gamestart/color_reg[3]_i_312_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.983 r  game0/gamestart/color_reg[3]_i_185/CO[3]
                         net (fo=1, routed)           0.000     7.983    game0/gamestart/color_reg[3]_i_185_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.036 r  game0/gamestart/color_reg[3]_i_184/CO[3]
                         net (fo=1, routed)           0.000     8.036    game0/gamestart/color_reg[3]_i_184_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.089 r  game0/gamestart/color_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000     8.089    game0/gamestart/color_reg[3]_i_88_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.142 r  game0/gamestart/color_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     8.142    game0/gamestart/color_reg[3]_i_87_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.195 r  game0/gamestart/color_reg[3]_i_86/CO[3]
                         net (fo=1, routed)           0.000     8.195    game0/gamestart/color_reg[3]_i_86_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.248 r  game0/gamestart/color_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.248    game0/gamestart/color_reg[3]_i_39_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.414 r  game0/gamestart/color_reg[3]_i_38/O[1]
                         net (fo=1, routed)           0.455     8.869    game0/gamestart/dis/color2[29]
    SLICE_X8Y44          LUT6 (Prop_lut6_I3_O)        0.123     8.992 r  game0/gamestart/color_reg[3]_i_13/O
                         net (fo=1, routed)           0.000     8.992    game0/gamestart/color_reg[3]_i_13_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.288     9.280 f  game0/gamestart/color_reg[3]_i_4/CO[2]
                         net (fo=1, routed)           0.554     9.834    game0/gamestart/color_reg[3]_i_4_n_1
    SLICE_X15Y43         LUT6 (Prop_lut6_I2_O)        0.128     9.962 f  game0/gamestart/color_reg[3]_i_2/O
                         net (fo=2, routed)           0.461    10.423    game0/gamestart/color_reg[3]_i_2_n_0
    SLICE_X18Y40         LUT6 (Prop_lut6_I5_O)        0.043    10.466 r  game0/gamestart/color_reg[3]_i_1/O
                         net (fo=1, routed)           0.322    10.787    dis/D[1]
    SLICE_X16Y40         LDCE                                         r  dis/color_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/square_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/color_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.170ns  (logic 1.888ns (30.599%)  route 4.282ns (69.401%))
  Logic Levels:           14  (CARRY4=9 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.573     4.588    game0/gamestart/clk_IBUF_BUFG
    SLICE_X24Y16         FDRE                                         r  game0/gamestart/square_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y16         FDRE (Prop_fdre_C_Q)         0.223     4.811 r  game0/gamestart/square_y_reg[1]/Q
                         net (fo=20, routed)          1.108     5.919    game0/gamestart/square_y[1]
    SLICE_X15Y14         LUT5 (Prop_lut5_I0_O)        0.043     5.962 r  game0/gamestart/color_reg[3]_i_336/O
                         net (fo=1, routed)           0.000     5.962    game0/gamestart/color_reg[3]_i_336_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     6.258 r  game0/gamestart/color_reg[3]_i_215/O[3]
                         net (fo=7, routed)           1.412     7.670    game0/gamestart/dis/p_0_in__0[7]
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.120     7.790 r  game0/gamestart/color_reg[3]_i_312/O
                         net (fo=1, routed)           0.000     7.790    game0/gamestart/color_reg[3]_i_312_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.983 r  game0/gamestart/color_reg[3]_i_185/CO[3]
                         net (fo=1, routed)           0.000     7.983    game0/gamestart/color_reg[3]_i_185_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.036 r  game0/gamestart/color_reg[3]_i_184/CO[3]
                         net (fo=1, routed)           0.000     8.036    game0/gamestart/color_reg[3]_i_184_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.089 r  game0/gamestart/color_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000     8.089    game0/gamestart/color_reg[3]_i_88_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.142 r  game0/gamestart/color_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     8.142    game0/gamestart/color_reg[3]_i_87_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.195 r  game0/gamestart/color_reg[3]_i_86/CO[3]
                         net (fo=1, routed)           0.000     8.195    game0/gamestart/color_reg[3]_i_86_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.248 r  game0/gamestart/color_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.248    game0/gamestart/color_reg[3]_i_39_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.414 r  game0/gamestart/color_reg[3]_i_38/O[1]
                         net (fo=1, routed)           0.455     8.869    game0/gamestart/dis/color2[29]
    SLICE_X8Y44          LUT6 (Prop_lut6_I3_O)        0.123     8.992 r  game0/gamestart/color_reg[3]_i_13/O
                         net (fo=1, routed)           0.000     8.992    game0/gamestart/color_reg[3]_i_13_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.288     9.280 f  game0/gamestart/color_reg[3]_i_4/CO[2]
                         net (fo=1, routed)           0.554     9.834    game0/gamestart/color_reg[3]_i_4_n_1
    SLICE_X15Y43         LUT6 (Prop_lut6_I2_O)        0.128     9.962 f  game0/gamestart/color_reg[3]_i_2/O
                         net (fo=2, routed)           0.322    10.284    game0/gamestart/color_reg[3]_i_2_n_0
    SLICE_X18Y40         LUT6 (Prop_lut6_I0_O)        0.043    10.327 r  game0/gamestart/color_reg[2]_i_1/O
                         net (fo=1, routed)           0.432    10.758    dis/D[0]
    SLICE_X16Y40         LDCE                                         r  dis/color_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displaynumber/cl/div_res_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.466ns  (logic 3.677ns (67.260%)  route 1.790ns (32.740%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.672     4.687    displaynumber/cl/clk_IBUF_BUFG
    SLICE_X6Y17          FDRE                                         r  displaynumber/cl/div_res_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.259     4.946 r  displaynumber/cl/div_res_reg[19]/Q
                         net (fo=9, routed)           0.666     5.612    displaynumber/cl/S[1]
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.049     5.661 r  displaynumber/cl/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.124     6.785    AN_OBUF[0]
    AD21                 OBUF (Prop_obuf_I_O)         3.369    10.154 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.154    AN[0]
    AD21                                                              r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/color_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.853ns  (logic 0.146ns (17.114%)  route 0.707ns (82.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.704     1.950    game0/clk_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  game0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.118     2.068 f  game0/FSM_onehot_state_reg[0]/Q
                         net (fo=14, routed)          0.484     2.552    game0/gamestart/FSM_onehot_state_reg[0]_0[0]
    SLICE_X18Y40         LUT6 (Prop_lut6_I1_O)        0.028     2.580 r  game0/gamestart/color_reg[2]_i_1/O
                         net (fo=1, routed)           0.223     2.803    dis/D[0]
    SLICE_X16Y40         LDCE                                         r  dis/color_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/color_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.896ns  (logic 0.146ns (16.291%)  route 0.750ns (83.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.704     1.950    game0/clk_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  game0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.118     2.068 f  game0/FSM_onehot_state_reg[0]/Q
                         net (fo=14, routed)          0.592     2.660    game0/gamestart/FSM_onehot_state_reg[0]_0[0]
    SLICE_X18Y40         LUT6 (Prop_lut6_I2_O)        0.028     2.688 r  game0/gamestart/color_reg[3]_i_1/O
                         net (fo=1, routed)           0.158     2.846    dis/D[1]
    SLICE_X16Y40         LDCE                                         r  dis/color_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/color_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.932ns  (logic 0.148ns (15.880%)  route 0.784ns (84.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.704     1.950    game0/clk_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  game0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.118     2.068 f  game0/FSM_onehot_state_reg[0]/Q
                         net (fo=14, routed)          0.631     2.698    game0/Q[0]
    SLICE_X20Y39         LUT3 (Prop_lut3_I0_O)        0.030     2.728 r  game0/color_reg[10]_i_1/O
                         net (fo=1, routed)           0.153     2.882    dis/D[2]
    SLICE_X21Y40         LDCE                                         r  dis/color_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/color_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.032ns  (logic 0.146ns (14.148%)  route 0.886ns (85.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.704     1.950    game0/clk_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  game0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.118     2.068 f  game0/FSM_onehot_state_reg[0]/Q
                         net (fo=14, routed)          0.620     2.687    game0/gamestart/FSM_onehot_state_reg[0]_0[0]
    SLICE_X20Y39         LUT5 (Prop_lut5_I2_O)        0.028     2.715 r  game0/gamestart/color_reg[11]_i_1/O
                         net (fo=1, routed)           0.266     2.982    dis/D[3]
    SLICE_X21Y40         LDCE                                         r  dis/color_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displaynumber/cl/div_res_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.080ns  (logic 1.516ns (72.890%)  route 0.564ns (27.110%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.710     1.956    displaynumber/cl/clk_IBUF_BUFG
    SLICE_X6Y17          FDRE                                         r  displaynumber/cl/div_res_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.118     2.074 f  displaynumber/cl/div_res_reg[19]/Q
                         net (fo=9, routed)           0.287     2.360    displaynumber/cl/S[1]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.028     2.388 r  displaynumber/cl/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.277     2.666    AN_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         1.370     4.035 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.035    AN[2]
    AB21                                                              r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displaynumber/cl/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.110ns  (logic 1.514ns (71.743%)  route 0.596ns (28.257%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.710     1.956    displaynumber/cl/clk_IBUF_BUFG
    SLICE_X6Y17          FDRE                                         r  displaynumber/cl/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.118     2.074 f  displaynumber/cl/div_res_reg[18]/Q
                         net (fo=9, routed)           0.278     2.352    displaynumber/cl/S[0]
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.028     2.380 r  displaynumber/cl/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.318     2.698    AN_OBUF[1]
    AC21                 OBUF (Prop_obuf_I_O)         1.368     4.066 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.066    AN[1]
    AC21                                                              r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displaynumber/cl/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.169ns  (logic 1.573ns (72.500%)  route 0.597ns (27.500%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.710     1.956    displaynumber/cl/clk_IBUF_BUFG
    SLICE_X6Y17          FDRE                                         r  displaynumber/cl/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.118     2.074 r  displaynumber/cl/div_res_reg[18]/Q
                         net (fo=9, routed)           0.278     2.352    displaynumber/cl/S[0]
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.030     2.382 r  displaynumber/cl/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.318     2.700    AN_OBUF[0]
    AD21                 OBUF (Prop_obuf_I_O)         1.425     4.125 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.125    AN[0]
    AD21                                                              r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displaynumber/cl/div_res_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.184ns  (logic 1.565ns (71.682%)  route 0.618ns (28.318%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.710     1.956    displaynumber/cl/clk_IBUF_BUFG
    SLICE_X6Y17          FDRE                                         r  displaynumber/cl/div_res_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.118     2.074 f  displaynumber/cl/div_res_reg[19]/Q
                         net (fo=9, routed)           0.287     2.360    displaynumber/cl/S[1]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.030     2.390 r  displaynumber/cl/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.332     2.722    AN_OBUF[3]
    AC22                 OBUF (Prop_obuf_I_O)         1.417     4.140 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.140    AN[3]
    AC22                                                              r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/score_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.565ns  (logic 1.571ns (61.246%)  route 0.994ns (38.754%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.685     1.931    game0/gamestart/clk_IBUF_BUFG
    SLICE_X15Y3          FDRE                                         r  game0/gamestart/score_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.100     2.031 r  game0/gamestart/score_reg[11]/Q
                         net (fo=3, routed)           0.328     2.359    game0/gamestart/score[11]
    SLICE_X6Y4           LUT6 (Prop_lut6_I0_O)        0.028     2.387 r  game0/gamestart/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.231     2.618    game0/gamestart/displaynumber/HEX[3]
    SLICE_X0Y5           LUT4 (Prop_lut4_I0_O)        0.029     2.647 r  game0/gamestart/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.434     3.082    SEG_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         1.414     4.496 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.496    SEG[0]
    AB22                                                              r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/score_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.570ns  (logic 1.547ns (60.186%)  route 1.023ns (39.814%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.685     1.931    game0/gamestart/clk_IBUF_BUFG
    SLICE_X15Y3          FDRE                                         r  game0/gamestart/score_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.100     2.031 r  game0/gamestart/score_reg[11]/Q
                         net (fo=3, routed)           0.328     2.359    game0/gamestart/score[11]
    SLICE_X6Y4           LUT6 (Prop_lut6_I0_O)        0.028     2.387 r  game0/gamestart/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.229     2.616    game0/gamestart/displaynumber/HEX[3]
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.028     2.644 r  game0/gamestart/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.466     3.110    SEG_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         1.391     4.501 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.501    SEG[2]
    AD23                                                              r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           654 Endpoints
Min Delay           654 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/map_reg[157]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.718ns  (logic 1.164ns (11.977%)  route 8.554ns (88.023%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        4.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.220ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=56, routed)          4.683     5.427    game0/gamestart/rst_IBUF
    SLICE_X5Y13          LUT3 (Prop_lut3_I2_O)        0.043     5.470 r  game0/gamestart/i[4]_i_5/O
                         net (fo=14, routed)          0.400     5.871    game0/gamestart/FSM_onehot_state_reg[1]
    SLICE_X9Y12          LUT6 (Prop_lut6_I2_O)        0.043     5.914 r  game0/gamestart/map[135]_i_8/O
                         net (fo=5, routed)           0.603     6.517    game0/gamestart/map[135]_i_8_n_0
    SLICE_X9Y1           LUT2 (Prop_lut2_I0_O)        0.053     6.570 r  game0/gamestart/map[199]_i_11/O
                         net (fo=32, routed)          2.389     8.959    game0/gamestart/map[199]_i_11_n_0
    SLICE_X29Y6          LUT3 (Prop_lut3_I2_O)        0.144     9.103 r  game0/gamestart/map[157]_i_3/O
                         net (fo=2, routed)           0.478     9.582    game0/gamestart/map[157]_i_3_n_0
    SLICE_X28Y6          LUT6 (Prop_lut6_I3_O)        0.136     9.718 r  game0/gamestart/map[157]_i_1/O
                         net (fo=1, routed)           0.000     9.718    game0/gamestart/map[157]_i_1_n_0
    SLICE_X28Y6          FDRE                                         r  game0/gamestart/map_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.445     4.220    game0/gamestart/clk_IBUF_BUFG
    SLICE_X28Y6          FDRE                                         r  game0/gamestart/map_reg[157]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/map_reg[188]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.693ns  (logic 1.167ns (12.038%)  route 8.526ns (87.962%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        4.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.220ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=56, routed)          4.683     5.427    game0/gamestart/rst_IBUF
    SLICE_X5Y13          LUT3 (Prop_lut3_I2_O)        0.043     5.470 r  game0/gamestart/i[4]_i_5/O
                         net (fo=14, routed)          0.400     5.871    game0/gamestart/FSM_onehot_state_reg[1]
    SLICE_X9Y12          LUT6 (Prop_lut6_I2_O)        0.043     5.914 r  game0/gamestart/map[135]_i_8/O
                         net (fo=5, routed)           0.603     6.517    game0/gamestart/map[135]_i_8_n_0
    SLICE_X9Y1           LUT2 (Prop_lut2_I0_O)        0.053     6.570 r  game0/gamestart/map[199]_i_11/O
                         net (fo=32, routed)          2.319     8.889    game0/gamestart/map[199]_i_11_n_0
    SLICE_X35Y6          LUT3 (Prop_lut3_I2_O)        0.146     9.035 r  game0/gamestart/map[189]_i_3/O
                         net (fo=2, routed)           0.521     9.556    game0/gamestart/map[189]_i_3_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I3_O)        0.137     9.693 r  game0/gamestart/map[188]_i_1/O
                         net (fo=1, routed)           0.000     9.693    game0/gamestart/map[188]_i_1_n_0
    SLICE_X32Y6          FDRE                                         r  game0/gamestart/map_reg[188]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.445     4.220    game0/gamestart/clk_IBUF_BUFG
    SLICE_X32Y6          FDRE                                         r  game0/gamestart/map_reg[188]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/map_reg[146]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.672ns  (logic 1.062ns (10.978%)  route 8.610ns (89.022%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        4.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.219ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=56, routed)          4.683     5.427    game0/gamestart/rst_IBUF
    SLICE_X5Y13          LUT3 (Prop_lut3_I2_O)        0.043     5.470 r  game0/gamestart/i[4]_i_5/O
                         net (fo=14, routed)          0.400     5.871    game0/gamestart/FSM_onehot_state_reg[1]
    SLICE_X9Y12          LUT6 (Prop_lut6_I2_O)        0.043     5.914 r  game0/gamestart/map[135]_i_8/O
                         net (fo=5, routed)           0.603     6.517    game0/gamestart/map[135]_i_8_n_0
    SLICE_X9Y1           LUT2 (Prop_lut2_I0_O)        0.053     6.570 r  game0/gamestart/map[199]_i_11/O
                         net (fo=32, routed)          2.657     9.227    game0/gamestart/map[199]_i_11_n_0
    SLICE_X34Y8          LUT3 (Prop_lut3_I2_O)        0.135     9.362 r  game0/gamestart/map[147]_i_3/O
                         net (fo=2, routed)           0.268     9.629    game0/gamestart/map[147]_i_3_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I3_O)        0.043     9.672 r  game0/gamestart/map[146]_i_1/O
                         net (fo=1, routed)           0.000     9.672    game0/gamestart/map[146]_i_1_n_0
    SLICE_X35Y8          FDRE                                         r  game0/gamestart/map_reg[146]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.444     4.219    game0/gamestart/clk_IBUF_BUFG
    SLICE_X35Y8          FDRE                                         r  game0/gamestart/map_reg[146]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/map_reg[176]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.672ns  (logic 1.062ns (10.979%)  route 8.610ns (89.021%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        4.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.220ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=56, routed)          4.683     5.427    game0/gamestart/rst_IBUF
    SLICE_X5Y13          LUT3 (Prop_lut3_I2_O)        0.043     5.470 r  game0/gamestart/i[4]_i_5/O
                         net (fo=14, routed)          0.400     5.871    game0/gamestart/FSM_onehot_state_reg[1]
    SLICE_X9Y12          LUT6 (Prop_lut6_I2_O)        0.043     5.914 r  game0/gamestart/map[135]_i_8/O
                         net (fo=5, routed)           0.603     6.517    game0/gamestart/map[135]_i_8_n_0
    SLICE_X9Y1           LUT2 (Prop_lut2_I0_O)        0.053     6.570 r  game0/gamestart/map[199]_i_11/O
                         net (fo=32, routed)          2.568     9.138    game0/gamestart/map[199]_i_11_n_0
    SLICE_X36Y4          LUT3 (Prop_lut3_I2_O)        0.135     9.273 r  game0/gamestart/map[177]_i_3/O
                         net (fo=2, routed)           0.356     9.629    game0/gamestart/map[177]_i_3_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I3_O)        0.043     9.672 r  game0/gamestart/map[176]_i_1/O
                         net (fo=1, routed)           0.000     9.672    game0/gamestart/map[176]_i_1_n_0
    SLICE_X37Y4          FDRE                                         r  game0/gamestart/map_reg[176]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.445     4.220    game0/gamestart/clk_IBUF_BUFG
    SLICE_X37Y4          FDRE                                         r  game0/gamestart/map_reg[176]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/map_reg[147]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.648ns  (logic 1.062ns (11.005%)  route 8.587ns (88.995%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        4.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.220ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=56, routed)          4.683     5.427    game0/gamestart/rst_IBUF
    SLICE_X5Y13          LUT3 (Prop_lut3_I2_O)        0.043     5.470 r  game0/gamestart/i[4]_i_5/O
                         net (fo=14, routed)          0.400     5.871    game0/gamestart/FSM_onehot_state_reg[1]
    SLICE_X9Y12          LUT6 (Prop_lut6_I2_O)        0.043     5.914 r  game0/gamestart/map[135]_i_8/O
                         net (fo=5, routed)           0.603     6.517    game0/gamestart/map[135]_i_8_n_0
    SLICE_X9Y1           LUT2 (Prop_lut2_I0_O)        0.053     6.570 r  game0/gamestart/map[199]_i_11/O
                         net (fo=32, routed)          2.657     9.227    game0/gamestart/map[199]_i_11_n_0
    SLICE_X34Y8          LUT3 (Prop_lut3_I2_O)        0.135     9.362 r  game0/gamestart/map[147]_i_3/O
                         net (fo=2, routed)           0.244     9.605    game0/gamestart/map[147]_i_3_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.043     9.648 r  game0/gamestart/map[147]_i_1/O
                         net (fo=1, routed)           0.000     9.648    game0/gamestart/map[147]_i_1_n_0
    SLICE_X34Y7          FDRE                                         r  game0/gamestart/map_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.445     4.220    game0/gamestart/clk_IBUF_BUFG
    SLICE_X34Y7          FDRE                                         r  game0/gamestart/map_reg[147]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/map_reg[149]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.629ns  (logic 1.062ns (11.027%)  route 8.567ns (88.973%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        4.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.220ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=56, routed)          4.683     5.427    game0/gamestart/rst_IBUF
    SLICE_X5Y13          LUT3 (Prop_lut3_I2_O)        0.043     5.470 r  game0/gamestart/i[4]_i_5/O
                         net (fo=14, routed)          0.400     5.871    game0/gamestart/FSM_onehot_state_reg[1]
    SLICE_X9Y12          LUT6 (Prop_lut6_I2_O)        0.043     5.914 r  game0/gamestart/map[135]_i_8/O
                         net (fo=5, routed)           0.603     6.517    game0/gamestart/map[135]_i_8_n_0
    SLICE_X9Y1           LUT2 (Prop_lut2_I0_O)        0.053     6.570 r  game0/gamestart/map[199]_i_11/O
                         net (fo=32, routed)          2.410     8.980    game0/gamestart/map[199]_i_11_n_0
    SLICE_X35Y7          LUT3 (Prop_lut3_I2_O)        0.135     9.115 r  game0/gamestart/map[149]_i_3/O
                         net (fo=2, routed)           0.471     9.586    game0/gamestart/map[149]_i_3_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I3_O)        0.043     9.629 r  game0/gamestart/map[149]_i_1/O
                         net (fo=1, routed)           0.000     9.629    game0/gamestart/map[149]_i_1_n_0
    SLICE_X35Y7          FDRE                                         r  game0/gamestart/map_reg[149]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.445     4.220    game0/gamestart/clk_IBUF_BUFG
    SLICE_X35Y7          FDRE                                         r  game0/gamestart/map_reg[149]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/map_reg[189]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.611ns  (logic 1.167ns (12.141%)  route 8.444ns (87.859%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        4.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.220ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=56, routed)          4.683     5.427    game0/gamestart/rst_IBUF
    SLICE_X5Y13          LUT3 (Prop_lut3_I2_O)        0.043     5.470 r  game0/gamestart/i[4]_i_5/O
                         net (fo=14, routed)          0.400     5.871    game0/gamestart/FSM_onehot_state_reg[1]
    SLICE_X9Y12          LUT6 (Prop_lut6_I2_O)        0.043     5.914 r  game0/gamestart/map[135]_i_8/O
                         net (fo=5, routed)           0.603     6.517    game0/gamestart/map[135]_i_8_n_0
    SLICE_X9Y1           LUT2 (Prop_lut2_I0_O)        0.053     6.570 r  game0/gamestart/map[199]_i_11/O
                         net (fo=32, routed)          2.319     8.889    game0/gamestart/map[199]_i_11_n_0
    SLICE_X35Y6          LUT3 (Prop_lut3_I2_O)        0.146     9.035 r  game0/gamestart/map[189]_i_3/O
                         net (fo=2, routed)           0.439     9.474    game0/gamestart/map[189]_i_3_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I3_O)        0.137     9.611 r  game0/gamestart/map[189]_i_1/O
                         net (fo=1, routed)           0.000     9.611    game0/gamestart/map[189]_i_1_n_0
    SLICE_X32Y6          FDRE                                         r  game0/gamestart/map_reg[189]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.445     4.220    game0/gamestart/clk_IBUF_BUFG
    SLICE_X32Y6          FDRE                                         r  game0/gamestart/map_reg[189]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/map_reg[160]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.603ns  (logic 1.062ns (11.057%)  route 8.541ns (88.943%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        4.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=56, routed)          4.683     5.427    game0/gamestart/rst_IBUF
    SLICE_X5Y13          LUT3 (Prop_lut3_I2_O)        0.043     5.470 r  game0/gamestart/i[4]_i_5/O
                         net (fo=14, routed)          0.400     5.871    game0/gamestart/FSM_onehot_state_reg[1]
    SLICE_X9Y12          LUT6 (Prop_lut6_I2_O)        0.043     5.914 r  game0/gamestart/map[135]_i_8/O
                         net (fo=5, routed)           0.603     6.517    game0/gamestart/map[135]_i_8_n_0
    SLICE_X9Y1           LUT2 (Prop_lut2_I0_O)        0.053     6.570 r  game0/gamestart/map[199]_i_11/O
                         net (fo=32, routed)          2.319     8.889    game0/gamestart/map[199]_i_11_n_0
    SLICE_X32Y2          LUT6 (Prop_lut6_I5_O)        0.135     9.024 r  game0/gamestart/map[161]_i_3/O
                         net (fo=2, routed)           0.536     9.560    game0/gamestart/map[161]_i_3_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I3_O)        0.043     9.603 r  game0/gamestart/map[160]_i_1/O
                         net (fo=1, routed)           0.000     9.603    game0/gamestart/map[160]_i_1_n_0
    SLICE_X32Y3          FDRE                                         r  game0/gamestart/map_reg[160]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.446     4.221    game0/gamestart/clk_IBUF_BUFG
    SLICE_X32Y3          FDRE                                         r  game0/gamestart/map_reg[160]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/map_reg[161]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.598ns  (logic 1.062ns (11.063%)  route 8.536ns (88.937%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        4.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=56, routed)          4.683     5.427    game0/gamestart/rst_IBUF
    SLICE_X5Y13          LUT3 (Prop_lut3_I2_O)        0.043     5.470 r  game0/gamestart/i[4]_i_5/O
                         net (fo=14, routed)          0.400     5.871    game0/gamestart/FSM_onehot_state_reg[1]
    SLICE_X9Y12          LUT6 (Prop_lut6_I2_O)        0.043     5.914 r  game0/gamestart/map[135]_i_8/O
                         net (fo=5, routed)           0.603     6.517    game0/gamestart/map[135]_i_8_n_0
    SLICE_X9Y1           LUT2 (Prop_lut2_I0_O)        0.053     6.570 r  game0/gamestart/map[199]_i_11/O
                         net (fo=32, routed)          2.319     8.889    game0/gamestart/map[199]_i_11_n_0
    SLICE_X32Y2          LUT6 (Prop_lut6_I5_O)        0.135     9.024 r  game0/gamestart/map[161]_i_3/O
                         net (fo=2, routed)           0.531     9.555    game0/gamestart/map[161]_i_3_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I3_O)        0.043     9.598 r  game0/gamestart/map[161]_i_1/O
                         net (fo=1, routed)           0.000     9.598    game0/gamestart/map[161]_i_1_n_0
    SLICE_X32Y3          FDRE                                         r  game0/gamestart/map_reg[161]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.446     4.221    game0/gamestart/clk_IBUF_BUFG
    SLICE_X32Y3          FDRE                                         r  game0/gamestart/map_reg[161]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/map_reg[148]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.594ns  (logic 1.062ns (11.068%)  route 8.532ns (88.932%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        4.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.220ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=56, routed)          4.683     5.427    game0/gamestart/rst_IBUF
    SLICE_X5Y13          LUT3 (Prop_lut3_I2_O)        0.043     5.470 r  game0/gamestart/i[4]_i_5/O
                         net (fo=14, routed)          0.400     5.871    game0/gamestart/FSM_onehot_state_reg[1]
    SLICE_X9Y12          LUT6 (Prop_lut6_I2_O)        0.043     5.914 r  game0/gamestart/map[135]_i_8/O
                         net (fo=5, routed)           0.603     6.517    game0/gamestart/map[135]_i_8_n_0
    SLICE_X9Y1           LUT2 (Prop_lut2_I0_O)        0.053     6.570 r  game0/gamestart/map[199]_i_11/O
                         net (fo=32, routed)          2.410     8.980    game0/gamestart/map[199]_i_11_n_0
    SLICE_X35Y7          LUT3 (Prop_lut3_I2_O)        0.135     9.115 r  game0/gamestart/map[149]_i_3/O
                         net (fo=2, routed)           0.437     9.551    game0/gamestart/map[149]_i_3_n_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I3_O)        0.043     9.594 r  game0/gamestart/map[148]_i_1/O
                         net (fo=1, routed)           0.000     9.594    game0/gamestart/map[148]_i_1_n_0
    SLICE_X34Y6          FDRE                                         r  game0/gamestart/map_reg[148]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.445     4.220    game0/gamestart/clk_IBUF_BUFG
    SLICE_X34Y6          FDRE                                         r  game0/gamestart/map_reg[148]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2C
                            (input port)
  Destination:            pkd/Fall_Clk_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.115ns  (logic 0.413ns (37.015%)  route 0.702ns (62.985%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  PS2C (IN)
                         net (fo=0)                   0.000     0.000    PS2C
    N18                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PS2C_IBUF_inst/O
                         net (fo=1, routed)           0.702     1.115    pkd/D[0]
    SLICE_X2Y29          FDRE                                         r  pkd/Fall_Clk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.946     2.431    pkd/clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  pkd/Fall_Clk_reg[0]/C

Slack:                    inf
  Source:                 PS2D
                            (input port)
  Destination:            pkd/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.123ns  (logic 0.454ns (40.447%)  route 0.669ns (59.553%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  PS2D (IN)
                         net (fo=0)                   0.000     0.000    PS2D
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 f  PS2D_IBUF_inst/O
                         net (fo=6, routed)           0.669     1.095    pkd/PS2D_IBUF
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.028     1.123 r  pkd/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.123    pkd/FSM_sequential_state[0]_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  pkd/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.944     2.429    pkd/clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  pkd/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 PS2D
                            (input port)
  Destination:            pkd/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.253ns  (logic 0.454ns (36.250%)  route 0.799ns (63.750%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2D (IN)
                         net (fo=0)                   0.000     0.000    PS2D
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  PS2D_IBUF_inst/O
                         net (fo=6, routed)           0.799     1.225    pkd/PS2D_IBUF
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.028     1.253 r  pkd/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.253    pkd/FSM_sequential_state[1]_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  pkd/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.944     2.429    pkd/clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  pkd/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 PS2D
                            (input port)
  Destination:            pkd/PS2_shift_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.454ns (32.711%)  route 0.934ns (67.289%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  PS2D (IN)
                         net (fo=0)                   0.000     0.000    PS2D
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 f  PS2D_IBUF_inst/O
                         net (fo=6, routed)           0.840     1.266    pkd/PS2D_IBUF
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.028     1.294 r  pkd/PS2_shift[9]_i_1/O
                         net (fo=10, routed)          0.094     1.388    pkd/PS2_shift_0
    SLICE_X2Y25          FDRE                                         r  pkd/PS2_shift_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.941     2.426    pkd/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  pkd/PS2_shift_reg[5]/C

Slack:                    inf
  Source:                 PS2D
                            (input port)
  Destination:            pkd/PS2_shift_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.454ns (32.711%)  route 0.934ns (67.289%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  PS2D (IN)
                         net (fo=0)                   0.000     0.000    PS2D
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 f  PS2D_IBUF_inst/O
                         net (fo=6, routed)           0.840     1.266    pkd/PS2D_IBUF
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.028     1.294 r  pkd/PS2_shift[9]_i_1/O
                         net (fo=10, routed)          0.094     1.388    pkd/PS2_shift_0
    SLICE_X2Y25          FDRE                                         r  pkd/PS2_shift_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.941     2.426    pkd/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  pkd/PS2_shift_reg[6]/C

Slack:                    inf
  Source:                 PS2D
                            (input port)
  Destination:            pkd/PS2_shift_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.454ns (32.711%)  route 0.934ns (67.289%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  PS2D (IN)
                         net (fo=0)                   0.000     0.000    PS2D
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 f  PS2D_IBUF_inst/O
                         net (fo=6, routed)           0.840     1.266    pkd/PS2D_IBUF
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.028     1.294 r  pkd/PS2_shift[9]_i_1/O
                         net (fo=10, routed)          0.094     1.388    pkd/PS2_shift_0
    SLICE_X2Y25          FDRE                                         r  pkd/PS2_shift_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.941     2.426    pkd/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  pkd/PS2_shift_reg[7]/C

Slack:                    inf
  Source:                 PS2D
                            (input port)
  Destination:            pkd/PS2_shift_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.454ns (32.711%)  route 0.934ns (67.289%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  PS2D (IN)
                         net (fo=0)                   0.000     0.000    PS2D
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 f  PS2D_IBUF_inst/O
                         net (fo=6, routed)           0.840     1.266    pkd/PS2D_IBUF
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.028     1.294 r  pkd/PS2_shift[9]_i_1/O
                         net (fo=10, routed)          0.094     1.388    pkd/PS2_shift_0
    SLICE_X2Y25          FDRE                                         r  pkd/PS2_shift_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.941     2.426    pkd/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  pkd/PS2_shift_reg[8]/C

Slack:                    inf
  Source:                 PS2D
                            (input port)
  Destination:            pkd/PS2_shift_reg[9]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.454ns (32.711%)  route 0.934ns (67.289%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  PS2D (IN)
                         net (fo=0)                   0.000     0.000    PS2D
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 f  PS2D_IBUF_inst/O
                         net (fo=6, routed)           0.840     1.266    pkd/PS2D_IBUF
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.028     1.294 r  pkd/PS2_shift[9]_i_1/O
                         net (fo=10, routed)          0.094     1.388    pkd/PS2_shift_0
    SLICE_X2Y25          FDSE                                         r  pkd/PS2_shift_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.941     2.426    pkd/clk_IBUF_BUFG
    SLICE_X2Y25          FDSE                                         r  pkd/PS2_shift_reg[9]/C

Slack:                    inf
  Source:                 PS2D
                            (input port)
  Destination:            pkd/PS2_shift_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.441ns  (logic 0.454ns (31.522%)  route 0.986ns (68.478%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  PS2D (IN)
                         net (fo=0)                   0.000     0.000    PS2D
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 f  PS2D_IBUF_inst/O
                         net (fo=6, routed)           0.840     1.266    pkd/PS2D_IBUF
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.028     1.294 r  pkd/PS2_shift[9]_i_1/O
                         net (fo=10, routed)          0.146     1.441    pkd/PS2_shift_0
    SLICE_X3Y25          FDRE                                         r  pkd/PS2_shift_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.941     2.426    pkd/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  pkd/PS2_shift_reg[0]/C

Slack:                    inf
  Source:                 PS2D
                            (input port)
  Destination:            pkd/PS2_shift_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.441ns  (logic 0.454ns (31.522%)  route 0.986ns (68.478%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  PS2D (IN)
                         net (fo=0)                   0.000     0.000    PS2D
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 f  PS2D_IBUF_inst/O
                         net (fo=6, routed)           0.840     1.266    pkd/PS2D_IBUF
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.028     1.294 r  pkd/PS2_shift[9]_i_1/O
                         net (fo=10, routed)          0.146     1.441    pkd/PS2_shift_0
    SLICE_X3Y25          FDRE                                         r  pkd/PS2_shift_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.941     2.426    pkd/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  pkd/PS2_shift_reg[1]/C





