Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Nov 24 16:45:33 2021
| Host         : DESKTOP-FSOE1PH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Booth_control_sets_placed.rpt
| Design       : Booth
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              24 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------+------------------+------------------+----------------+
|  Clock Signal  |  Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-----------------+------------------+------------------+----------------+
|  Clk_IBUF_BUFG | A[3]_i_1_n_0    |                  |                2 |              4 |
|  Clk_IBUF_BUFG |                 |                  |                4 |              6 |
|  Clk_IBUF_BUFG | c[31]_i_2_n_0   |                  |                5 |             10 |
|  Clk_IBUF_BUFG | num1[4]_i_1_n_0 |                  |                4 |             10 |
|  Clk_IBUF_BUFG | c[31]_i_2_n_0   | c[31]_i_1_n_0    |               10 |             32 |
+----------------+-----------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 6      |                     1 |
| 10     |                     2 |
| 16+    |                     1 |
+--------+-----------------------+


