
Efinity Interface Designer Timing Report
Version: 2023.2.307.5.10
Date: 2024-07-06 19:02

Copyright (C) 2013 - 2023 Efinix Inc. All rights reserved.

Device: Ti180M484
Project: UDP
Timing Model: C4 (final)

---------- 1. PLL Timing Report (begin) ----------

+--------------+----------+-----------------+--------------------------+---------+-------------------+---------------------------------+---------------------------------+
| PLL Instance | Resource | Reference Clock | Core Clock Reference Pin | FB Mode | Core Feedback Pin | PLL Compensation Delay Max (ns) | PLL Compensation Delay Min (ns) |
+--------------+----------+-----------------+--------------------------+---------+-------------------+---------------------------------+---------------------------------+
|  PLL_RCLK_0  | PLL_BR0  |     external    |                          |  local  |                   |              0.000              |              0.000              |
+--------------+----------+-----------------+--------------------------+---------+-------------------+---------------------------------+---------------------------------+

+---------------+-------------+----------------------------+-----------------------+----------+
|     Clock     | Period (ns) | Enable Dynamic Phase Shift | Phase Shift (degrees) | Inverted |
+---------------+-------------+----------------------------+-----------------------+----------+
|   PLL_RCLK_0  |    8.0000   |           False            |          0.0          |  false   |
| PLL_RCLK_0_90 |    8.0000   |           False            |          90.0         |  false   |
|    I2C_CLK    |   20.0000   |           False            |          0.0          |  false   |
+---------------+-------------+----------------------------+-----------------------+----------+

---------- PLL Timing Report (end) ----------

---------- 2. GPIO Timing Report (begin) ----------

Non-registered GPIO Configuration:
===================================

+---------------+-------------+-----------+----------+----------+
| Instance Name |   Pin Name  | Parameter | Max (ns) | Min (ns) |
+---------------+-------------+-----------+----------+----------+
|    MST_SCL    |  MST_SCL_IN |  GPIO_IN  |  1.907   |  1.271   |
|    MST_SCL    | MST_SCL_OUT |  GPIO_OUT |  4.740   |  2.493   |
|    MST_SCL    |  MST_SCL_OE |  GPIO_OUT |  3.984   |  2.656   |
|    MST_SDA    |  MST_SDA_IN |  GPIO_IN  |  1.907   |  1.271   |
|    MST_SDA    | MST_SDA_OUT |  GPIO_OUT |  4.740   |  2.493   |
|    MST_SDA    |  MST_SDA_OE |  GPIO_OUT |  3.984   |  2.656   |
+---------------+-------------+-----------+----------+----------+

---------- GPIO Timing Report (end) ----------

---------- 3. JTAG Timing Report (begin) ----------

+---------------+----------------+-----------+----------+----------+
| Instance Name |    Pin Name    | Parameter | Max (ns) | Min (ns) |
+---------------+----------------+-----------+----------+----------+
|   jtag_inst1  | jtag_inst1_TDI |  JTAG_IN  |  3.164   |  2.109   |
|   jtag_inst1  | jtag_inst1_TMS |  JTAG_IN  |  2.471   |  1.647   |
+---------------+----------------+-----------+----------+----------+

---------- JTAG Timing Report (end) ----------

---------- 4.1 HSIO GPIO Timing Report (begin) ----------

Non-registered HSIO GPIO Configuration:
========================================

+---------------+------------+-------------+----------+----------+
| Instance Name |  Pin Name  |  Parameter  | Max (ns) | Min (ns) |
+---------------+------------+-------------+----------+----------+
|     ARSTN     |   ARSTN    |   GPIO_IN   |  0.828   |  0.552   |
|    PHYRSTN    |  PHYRSTN   |   GPIO_IN   |  0.828   |  0.552   |
|     RCLK_0    |   RCLK_0   | GPIO_CLK_IN |  0.828   |  0.552   |
|   RCLK_PLL_0  | RCLK_PLL_0 |   GPIO_IN   |  0.828   |  0.552   |
|      LED2     |   LED[2]   |   GPIO_OUT  |  2.205   |  1.470   |
|      LED3     |   LED[3]   |   GPIO_OUT  |  2.205   |  1.470   |
|      LED4     |   LED[4]   |   GPIO_OUT  |  2.205   |  1.470   |
|      LED5     |   LED[5]   |   GPIO_OUT  |  2.205   |  1.470   |
|      LED6     |   LED[6]   |   GPIO_OUT  |  2.205   |  1.470   |
|      LED7     |   LED[7]   |   GPIO_OUT  |  2.205   |  1.470   |
|     RSTN_0    | RSTN_0_IN  |   GPIO_IN   |  0.828   |  0.552   |
|     RSTN_0    | RSTN_0_OUT |   GPIO_OUT  |  2.205   |  1.470   |
|     RSTN_0    |   RSTN_0   |   GPIO_OUT  |  1.953   |  1.302   |
+---------------+------------+-------------+----------+----------+

Registered HSIO GPIO Configuration:
====================================

+---------------+---------------+----------------+----------------+---------------+---------------+-----------------------+-----------------------+
| Instance Name |   Clock Pin   | Max Setup (ns) | Min Setup (ns) | Max Hold (ns) | Min Hold (ns) | Max Clock To Out (ns) | Min Clock To Out (ns) |
+---------------+---------------+----------------+----------------+---------------+---------------+-----------------------+-----------------------+
|     TCLK_0    | PLL_RCLK_0_90 |                |                |               |               |         2.226         |         1.484         |
|    TX_CTL_0   |   PLL_RCLK_0  |                |                |               |               |         2.226         |         1.484         |
|    TXD_0_40   |   PLL_RCLK_0  |                |                |               |               |         2.226         |         1.484         |
|    TXD_0_51   |   PLL_RCLK_0  |                |                |               |               |         2.226         |         1.484         |
|    TXD_0_62   |   PLL_RCLK_0  |                |                |               |               |         2.226         |         1.484         |
|    TXD_0_73   |   PLL_RCLK_0  |                |                |               |               |         2.226         |         1.484         |
+---------------+---------------+----------------+----------------+---------------+---------------+-----------------------+-----------------------+

---------- HSIO GPIO Timing Report (end) ----------

---------- 5. Clock Network Delay Report (begin) ----------

+---------------+----------+----------+
|   Clock Pin   | Max (ns) | Min (ns) |
+---------------+----------+----------+
|   PLL_RCLK_0  |  2.387   |  1.543   |
| PLL_RCLK_0_90 |  2.377   |  1.539   |
+---------------+----------+----------+

---------- Clock Network Delay Report (end) ----------
