#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1a58a20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1a560d0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x1a56d50 .functor NOT 1, L_0x1acfef0, C4<0>, C4<0>, C4<0>;
L_0x1a70540 .functor XOR 8, L_0x1acfa80, L_0x1acfc40, C4<00000000>, C4<00000000>;
L_0x1aa7a00 .functor XOR 8, L_0x1a70540, L_0x1acfd80, C4<00000000>, C4<00000000>;
v0x1acd660_0 .net *"_ivl_10", 7 0, L_0x1acfd80;  1 drivers
v0x1acd760_0 .net *"_ivl_12", 7 0, L_0x1aa7a00;  1 drivers
v0x1acd840_0 .net *"_ivl_2", 7 0, L_0x1acf9e0;  1 drivers
v0x1acd900_0 .net *"_ivl_4", 7 0, L_0x1acfa80;  1 drivers
v0x1acd9e0_0 .net *"_ivl_6", 7 0, L_0x1acfc40;  1 drivers
v0x1acdb10_0 .net *"_ivl_8", 7 0, L_0x1a70540;  1 drivers
v0x1acdbf0_0 .net "areset", 0 0, L_0x1a57160;  1 drivers
v0x1acdc90_0 .var "clk", 0 0;
v0x1acdd30_0 .net "predict_history_dut", 6 0, v0x1acc9f0_0;  1 drivers
v0x1acde80_0 .net "predict_history_ref", 6 0, L_0x1acf850;  1 drivers
v0x1acdf20_0 .net "predict_pc", 6 0, L_0x1aceae0;  1 drivers
v0x1acdfc0_0 .net "predict_taken_dut", 0 0, v0x1accc30_0;  1 drivers
v0x1ace060_0 .net "predict_taken_ref", 0 0, L_0x1acf690;  1 drivers
v0x1ace100_0 .net "predict_valid", 0 0, v0x1ac9800_0;  1 drivers
v0x1ace1a0_0 .var/2u "stats1", 223 0;
v0x1ace240_0 .var/2u "strobe", 0 0;
v0x1ace300_0 .net "tb_match", 0 0, L_0x1acfef0;  1 drivers
v0x1ace4b0_0 .net "tb_mismatch", 0 0, L_0x1a56d50;  1 drivers
v0x1ace550_0 .net "train_history", 6 0, L_0x1acf090;  1 drivers
v0x1ace610_0 .net "train_mispredicted", 0 0, L_0x1acef30;  1 drivers
v0x1ace6b0_0 .net "train_pc", 6 0, L_0x1acf220;  1 drivers
v0x1ace770_0 .net "train_taken", 0 0, L_0x1aced10;  1 drivers
v0x1ace810_0 .net "train_valid", 0 0, v0x1aca180_0;  1 drivers
v0x1ace8b0_0 .net "wavedrom_enable", 0 0, v0x1aca250_0;  1 drivers
v0x1ace950_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x1aca2f0_0;  1 drivers
v0x1ace9f0_0 .net "wavedrom_title", 511 0, v0x1aca3d0_0;  1 drivers
L_0x1acf9e0 .concat [ 7 1 0 0], L_0x1acf850, L_0x1acf690;
L_0x1acfa80 .concat [ 7 1 0 0], L_0x1acf850, L_0x1acf690;
L_0x1acfc40 .concat [ 7 1 0 0], v0x1acc9f0_0, v0x1accc30_0;
L_0x1acfd80 .concat [ 7 1 0 0], L_0x1acf850, L_0x1acf690;
L_0x1acfef0 .cmp/eeq 8, L_0x1acf9e0, L_0x1aa7a00;
S_0x1a5aa90 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x1a560d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x1aa66a0 .param/l "LNT" 0 3 22, C4<01>;
P_0x1aa66e0 .param/l "LT" 0 3 22, C4<10>;
P_0x1aa6720 .param/l "SNT" 0 3 22, C4<00>;
P_0x1aa6760 .param/l "ST" 0 3 22, C4<11>;
P_0x1aa67a0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x1a57640 .functor XOR 7, v0x1ac79a0_0, L_0x1aceae0, C4<0000000>, C4<0000000>;
L_0x1a817d0 .functor XOR 7, L_0x1acf090, L_0x1acf220, C4<0000000>, C4<0000000>;
v0x1a94be0_0 .net *"_ivl_11", 0 0, L_0x1acf5a0;  1 drivers
L_0x7f5282ed11c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1a94eb0_0 .net *"_ivl_12", 0 0, L_0x7f5282ed11c8;  1 drivers
L_0x7f5282ed1210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1a56dc0_0 .net *"_ivl_16", 6 0, L_0x7f5282ed1210;  1 drivers
v0x1a57000_0 .net *"_ivl_4", 1 0, L_0x1acf3b0;  1 drivers
v0x1a571d0_0 .net *"_ivl_6", 8 0, L_0x1acf4b0;  1 drivers
L_0x7f5282ed1180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1a57730_0 .net *"_ivl_9", 1 0, L_0x7f5282ed1180;  1 drivers
v0x1ac7680_0 .net "areset", 0 0, L_0x1a57160;  alias, 1 drivers
v0x1ac7740_0 .net "clk", 0 0, v0x1acdc90_0;  1 drivers
v0x1ac7800 .array "pht", 0 127, 1 0;
v0x1ac78c0_0 .net "predict_history", 6 0, L_0x1acf850;  alias, 1 drivers
v0x1ac79a0_0 .var "predict_history_r", 6 0;
v0x1ac7a80_0 .net "predict_index", 6 0, L_0x1a57640;  1 drivers
v0x1ac7b60_0 .net "predict_pc", 6 0, L_0x1aceae0;  alias, 1 drivers
v0x1ac7c40_0 .net "predict_taken", 0 0, L_0x1acf690;  alias, 1 drivers
v0x1ac7d00_0 .net "predict_valid", 0 0, v0x1ac9800_0;  alias, 1 drivers
v0x1ac7dc0_0 .net "train_history", 6 0, L_0x1acf090;  alias, 1 drivers
v0x1ac7ea0_0 .net "train_index", 6 0, L_0x1a817d0;  1 drivers
v0x1ac7f80_0 .net "train_mispredicted", 0 0, L_0x1acef30;  alias, 1 drivers
v0x1ac8040_0 .net "train_pc", 6 0, L_0x1acf220;  alias, 1 drivers
v0x1ac8120_0 .net "train_taken", 0 0, L_0x1aced10;  alias, 1 drivers
v0x1ac81e0_0 .net "train_valid", 0 0, v0x1aca180_0;  alias, 1 drivers
E_0x1a671c0 .event posedge, v0x1ac7680_0, v0x1ac7740_0;
L_0x1acf3b0 .array/port v0x1ac7800, L_0x1acf4b0;
L_0x1acf4b0 .concat [ 7 2 0 0], L_0x1a57640, L_0x7f5282ed1180;
L_0x1acf5a0 .part L_0x1acf3b0, 1, 1;
L_0x1acf690 .functor MUXZ 1, L_0x7f5282ed11c8, L_0x1acf5a0, v0x1ac9800_0, C4<>;
L_0x1acf850 .functor MUXZ 7, L_0x7f5282ed1210, v0x1ac79a0_0, v0x1ac9800_0, C4<>;
S_0x1a80b00 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x1a5aa90;
 .timescale -12 -12;
v0x1a947c0_0 .var/i "i", 31 0;
S_0x1ac8400 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x1a560d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x1ac85b0 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x1a57160 .functor BUFZ 1, v0x1ac98d0_0, C4<0>, C4<0>, C4<0>;
L_0x7f5282ed10a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1ac9090_0 .net *"_ivl_10", 0 0, L_0x7f5282ed10a8;  1 drivers
L_0x7f5282ed10f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1ac9170_0 .net *"_ivl_14", 6 0, L_0x7f5282ed10f0;  1 drivers
L_0x7f5282ed1138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1ac9250_0 .net *"_ivl_18", 6 0, L_0x7f5282ed1138;  1 drivers
L_0x7f5282ed1018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1ac9310_0 .net *"_ivl_2", 6 0, L_0x7f5282ed1018;  1 drivers
L_0x7f5282ed1060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1ac93f0_0 .net *"_ivl_6", 0 0, L_0x7f5282ed1060;  1 drivers
v0x1ac9520_0 .net "areset", 0 0, L_0x1a57160;  alias, 1 drivers
v0x1ac95c0_0 .net "clk", 0 0, v0x1acdc90_0;  alias, 1 drivers
v0x1ac9690_0 .net "predict_pc", 6 0, L_0x1aceae0;  alias, 1 drivers
v0x1ac9760_0 .var "predict_pc_r", 6 0;
v0x1ac9800_0 .var "predict_valid", 0 0;
v0x1ac98d0_0 .var "reset", 0 0;
v0x1ac9970_0 .net "tb_match", 0 0, L_0x1acfef0;  alias, 1 drivers
v0x1ac9a30_0 .net "train_history", 6 0, L_0x1acf090;  alias, 1 drivers
v0x1ac9b20_0 .var "train_history_r", 6 0;
v0x1ac9be0_0 .net "train_mispredicted", 0 0, L_0x1acef30;  alias, 1 drivers
v0x1ac9cb0_0 .var "train_mispredicted_r", 0 0;
v0x1ac9d50_0 .net "train_pc", 6 0, L_0x1acf220;  alias, 1 drivers
v0x1ac9f50_0 .var "train_pc_r", 6 0;
v0x1aca010_0 .net "train_taken", 0 0, L_0x1aced10;  alias, 1 drivers
v0x1aca0e0_0 .var "train_taken_r", 0 0;
v0x1aca180_0 .var "train_valid", 0 0;
v0x1aca250_0 .var "wavedrom_enable", 0 0;
v0x1aca2f0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x1aca3d0_0 .var "wavedrom_title", 511 0;
E_0x1a66660/0 .event negedge, v0x1ac7740_0;
E_0x1a66660/1 .event posedge, v0x1ac7740_0;
E_0x1a66660 .event/or E_0x1a66660/0, E_0x1a66660/1;
L_0x1aceae0 .functor MUXZ 7, L_0x7f5282ed1018, v0x1ac9760_0, v0x1ac9800_0, C4<>;
L_0x1aced10 .functor MUXZ 1, L_0x7f5282ed1060, v0x1aca0e0_0, v0x1aca180_0, C4<>;
L_0x1acef30 .functor MUXZ 1, L_0x7f5282ed10a8, v0x1ac9cb0_0, v0x1aca180_0, C4<>;
L_0x1acf090 .functor MUXZ 7, L_0x7f5282ed10f0, v0x1ac9b20_0, v0x1aca180_0, C4<>;
L_0x1acf220 .functor MUXZ 7, L_0x7f5282ed1138, v0x1ac9f50_0, v0x1aca180_0, C4<>;
S_0x1ac8670 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x1ac8400;
 .timescale -12 -12;
v0x1ac88d0_0 .var/2u "arfail", 0 0;
v0x1ac89b0_0 .var "async", 0 0;
v0x1ac8a70_0 .var/2u "datafail", 0 0;
v0x1ac8b10_0 .var/2u "srfail", 0 0;
E_0x1a66410 .event posedge, v0x1ac7740_0;
E_0x1a489f0 .event negedge, v0x1ac7740_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1a66410;
    %wait E_0x1a66410;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ac98d0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a66410;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1a489f0;
    %load/vec4 v0x1ac9970_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1ac8a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ac98d0_0, 0;
    %wait E_0x1a66410;
    %load/vec4 v0x1ac9970_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1ac88d0_0, 0, 1;
    %wait E_0x1a66410;
    %load/vec4 v0x1ac9970_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1ac8b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ac98d0_0, 0;
    %load/vec4 v0x1ac8b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1ac88d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1ac89b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1ac8a70_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1ac89b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1ac8bd0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x1ac8400;
 .timescale -12 -12;
v0x1ac8dd0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1ac8eb0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x1ac8400;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1aca650 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x1a560d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x1acb670_0 .net "areset", 0 0, L_0x1a57160;  alias, 1 drivers
v0x1acb780_0 .net "clk", 0 0, v0x1acdc90_0;  alias, 1 drivers
v0x1acb890_0 .var "global_history", 6 0;
v0x1acb930 .array "pht", 0 127, 1 0;
v0x1acc9f0_0 .var "predict_history", 6 0;
v0x1accb20_0 .net "predict_pc", 6 0, L_0x1aceae0;  alias, 1 drivers
v0x1accc30_0 .var "predict_taken", 0 0;
v0x1acccf0_0 .net "predict_valid", 0 0, v0x1ac9800_0;  alias, 1 drivers
v0x1accde0_0 .net "train_history", 6 0, L_0x1acf090;  alias, 1 drivers
v0x1accea0_0 .net "train_mispredicted", 0 0, L_0x1acef30;  alias, 1 drivers
v0x1accf90_0 .net "train_pc", 6 0, L_0x1acf220;  alias, 1 drivers
v0x1acd0a0_0 .net "train_taken", 0 0, L_0x1aced10;  alias, 1 drivers
v0x1acd190_0 .net "train_valid", 0 0, v0x1aca180_0;  alias, 1 drivers
v0x1acb930_0 .array/port v0x1acb930, 0;
v0x1acb930_1 .array/port v0x1acb930, 1;
E_0x1aacc20/0 .event anyedge, v0x1ac7d00_0, v0x1acb2a0_0, v0x1acb930_0, v0x1acb930_1;
v0x1acb930_2 .array/port v0x1acb930, 2;
v0x1acb930_3 .array/port v0x1acb930, 3;
v0x1acb930_4 .array/port v0x1acb930, 4;
v0x1acb930_5 .array/port v0x1acb930, 5;
E_0x1aacc20/1 .event anyedge, v0x1acb930_2, v0x1acb930_3, v0x1acb930_4, v0x1acb930_5;
v0x1acb930_6 .array/port v0x1acb930, 6;
v0x1acb930_7 .array/port v0x1acb930, 7;
v0x1acb930_8 .array/port v0x1acb930, 8;
v0x1acb930_9 .array/port v0x1acb930, 9;
E_0x1aacc20/2 .event anyedge, v0x1acb930_6, v0x1acb930_7, v0x1acb930_8, v0x1acb930_9;
v0x1acb930_10 .array/port v0x1acb930, 10;
v0x1acb930_11 .array/port v0x1acb930, 11;
v0x1acb930_12 .array/port v0x1acb930, 12;
v0x1acb930_13 .array/port v0x1acb930, 13;
E_0x1aacc20/3 .event anyedge, v0x1acb930_10, v0x1acb930_11, v0x1acb930_12, v0x1acb930_13;
v0x1acb930_14 .array/port v0x1acb930, 14;
v0x1acb930_15 .array/port v0x1acb930, 15;
v0x1acb930_16 .array/port v0x1acb930, 16;
v0x1acb930_17 .array/port v0x1acb930, 17;
E_0x1aacc20/4 .event anyedge, v0x1acb930_14, v0x1acb930_15, v0x1acb930_16, v0x1acb930_17;
v0x1acb930_18 .array/port v0x1acb930, 18;
v0x1acb930_19 .array/port v0x1acb930, 19;
v0x1acb930_20 .array/port v0x1acb930, 20;
v0x1acb930_21 .array/port v0x1acb930, 21;
E_0x1aacc20/5 .event anyedge, v0x1acb930_18, v0x1acb930_19, v0x1acb930_20, v0x1acb930_21;
v0x1acb930_22 .array/port v0x1acb930, 22;
v0x1acb930_23 .array/port v0x1acb930, 23;
v0x1acb930_24 .array/port v0x1acb930, 24;
v0x1acb930_25 .array/port v0x1acb930, 25;
E_0x1aacc20/6 .event anyedge, v0x1acb930_22, v0x1acb930_23, v0x1acb930_24, v0x1acb930_25;
v0x1acb930_26 .array/port v0x1acb930, 26;
v0x1acb930_27 .array/port v0x1acb930, 27;
v0x1acb930_28 .array/port v0x1acb930, 28;
v0x1acb930_29 .array/port v0x1acb930, 29;
E_0x1aacc20/7 .event anyedge, v0x1acb930_26, v0x1acb930_27, v0x1acb930_28, v0x1acb930_29;
v0x1acb930_30 .array/port v0x1acb930, 30;
v0x1acb930_31 .array/port v0x1acb930, 31;
v0x1acb930_32 .array/port v0x1acb930, 32;
v0x1acb930_33 .array/port v0x1acb930, 33;
E_0x1aacc20/8 .event anyedge, v0x1acb930_30, v0x1acb930_31, v0x1acb930_32, v0x1acb930_33;
v0x1acb930_34 .array/port v0x1acb930, 34;
v0x1acb930_35 .array/port v0x1acb930, 35;
v0x1acb930_36 .array/port v0x1acb930, 36;
v0x1acb930_37 .array/port v0x1acb930, 37;
E_0x1aacc20/9 .event anyedge, v0x1acb930_34, v0x1acb930_35, v0x1acb930_36, v0x1acb930_37;
v0x1acb930_38 .array/port v0x1acb930, 38;
v0x1acb930_39 .array/port v0x1acb930, 39;
v0x1acb930_40 .array/port v0x1acb930, 40;
v0x1acb930_41 .array/port v0x1acb930, 41;
E_0x1aacc20/10 .event anyedge, v0x1acb930_38, v0x1acb930_39, v0x1acb930_40, v0x1acb930_41;
v0x1acb930_42 .array/port v0x1acb930, 42;
v0x1acb930_43 .array/port v0x1acb930, 43;
v0x1acb930_44 .array/port v0x1acb930, 44;
v0x1acb930_45 .array/port v0x1acb930, 45;
E_0x1aacc20/11 .event anyedge, v0x1acb930_42, v0x1acb930_43, v0x1acb930_44, v0x1acb930_45;
v0x1acb930_46 .array/port v0x1acb930, 46;
v0x1acb930_47 .array/port v0x1acb930, 47;
v0x1acb930_48 .array/port v0x1acb930, 48;
v0x1acb930_49 .array/port v0x1acb930, 49;
E_0x1aacc20/12 .event anyedge, v0x1acb930_46, v0x1acb930_47, v0x1acb930_48, v0x1acb930_49;
v0x1acb930_50 .array/port v0x1acb930, 50;
v0x1acb930_51 .array/port v0x1acb930, 51;
v0x1acb930_52 .array/port v0x1acb930, 52;
v0x1acb930_53 .array/port v0x1acb930, 53;
E_0x1aacc20/13 .event anyedge, v0x1acb930_50, v0x1acb930_51, v0x1acb930_52, v0x1acb930_53;
v0x1acb930_54 .array/port v0x1acb930, 54;
v0x1acb930_55 .array/port v0x1acb930, 55;
v0x1acb930_56 .array/port v0x1acb930, 56;
v0x1acb930_57 .array/port v0x1acb930, 57;
E_0x1aacc20/14 .event anyedge, v0x1acb930_54, v0x1acb930_55, v0x1acb930_56, v0x1acb930_57;
v0x1acb930_58 .array/port v0x1acb930, 58;
v0x1acb930_59 .array/port v0x1acb930, 59;
v0x1acb930_60 .array/port v0x1acb930, 60;
v0x1acb930_61 .array/port v0x1acb930, 61;
E_0x1aacc20/15 .event anyedge, v0x1acb930_58, v0x1acb930_59, v0x1acb930_60, v0x1acb930_61;
v0x1acb930_62 .array/port v0x1acb930, 62;
v0x1acb930_63 .array/port v0x1acb930, 63;
v0x1acb930_64 .array/port v0x1acb930, 64;
v0x1acb930_65 .array/port v0x1acb930, 65;
E_0x1aacc20/16 .event anyedge, v0x1acb930_62, v0x1acb930_63, v0x1acb930_64, v0x1acb930_65;
v0x1acb930_66 .array/port v0x1acb930, 66;
v0x1acb930_67 .array/port v0x1acb930, 67;
v0x1acb930_68 .array/port v0x1acb930, 68;
v0x1acb930_69 .array/port v0x1acb930, 69;
E_0x1aacc20/17 .event anyedge, v0x1acb930_66, v0x1acb930_67, v0x1acb930_68, v0x1acb930_69;
v0x1acb930_70 .array/port v0x1acb930, 70;
v0x1acb930_71 .array/port v0x1acb930, 71;
v0x1acb930_72 .array/port v0x1acb930, 72;
v0x1acb930_73 .array/port v0x1acb930, 73;
E_0x1aacc20/18 .event anyedge, v0x1acb930_70, v0x1acb930_71, v0x1acb930_72, v0x1acb930_73;
v0x1acb930_74 .array/port v0x1acb930, 74;
v0x1acb930_75 .array/port v0x1acb930, 75;
v0x1acb930_76 .array/port v0x1acb930, 76;
v0x1acb930_77 .array/port v0x1acb930, 77;
E_0x1aacc20/19 .event anyedge, v0x1acb930_74, v0x1acb930_75, v0x1acb930_76, v0x1acb930_77;
v0x1acb930_78 .array/port v0x1acb930, 78;
v0x1acb930_79 .array/port v0x1acb930, 79;
v0x1acb930_80 .array/port v0x1acb930, 80;
v0x1acb930_81 .array/port v0x1acb930, 81;
E_0x1aacc20/20 .event anyedge, v0x1acb930_78, v0x1acb930_79, v0x1acb930_80, v0x1acb930_81;
v0x1acb930_82 .array/port v0x1acb930, 82;
v0x1acb930_83 .array/port v0x1acb930, 83;
v0x1acb930_84 .array/port v0x1acb930, 84;
v0x1acb930_85 .array/port v0x1acb930, 85;
E_0x1aacc20/21 .event anyedge, v0x1acb930_82, v0x1acb930_83, v0x1acb930_84, v0x1acb930_85;
v0x1acb930_86 .array/port v0x1acb930, 86;
v0x1acb930_87 .array/port v0x1acb930, 87;
v0x1acb930_88 .array/port v0x1acb930, 88;
v0x1acb930_89 .array/port v0x1acb930, 89;
E_0x1aacc20/22 .event anyedge, v0x1acb930_86, v0x1acb930_87, v0x1acb930_88, v0x1acb930_89;
v0x1acb930_90 .array/port v0x1acb930, 90;
v0x1acb930_91 .array/port v0x1acb930, 91;
v0x1acb930_92 .array/port v0x1acb930, 92;
v0x1acb930_93 .array/port v0x1acb930, 93;
E_0x1aacc20/23 .event anyedge, v0x1acb930_90, v0x1acb930_91, v0x1acb930_92, v0x1acb930_93;
v0x1acb930_94 .array/port v0x1acb930, 94;
v0x1acb930_95 .array/port v0x1acb930, 95;
v0x1acb930_96 .array/port v0x1acb930, 96;
v0x1acb930_97 .array/port v0x1acb930, 97;
E_0x1aacc20/24 .event anyedge, v0x1acb930_94, v0x1acb930_95, v0x1acb930_96, v0x1acb930_97;
v0x1acb930_98 .array/port v0x1acb930, 98;
v0x1acb930_99 .array/port v0x1acb930, 99;
v0x1acb930_100 .array/port v0x1acb930, 100;
v0x1acb930_101 .array/port v0x1acb930, 101;
E_0x1aacc20/25 .event anyedge, v0x1acb930_98, v0x1acb930_99, v0x1acb930_100, v0x1acb930_101;
v0x1acb930_102 .array/port v0x1acb930, 102;
v0x1acb930_103 .array/port v0x1acb930, 103;
v0x1acb930_104 .array/port v0x1acb930, 104;
v0x1acb930_105 .array/port v0x1acb930, 105;
E_0x1aacc20/26 .event anyedge, v0x1acb930_102, v0x1acb930_103, v0x1acb930_104, v0x1acb930_105;
v0x1acb930_106 .array/port v0x1acb930, 106;
v0x1acb930_107 .array/port v0x1acb930, 107;
v0x1acb930_108 .array/port v0x1acb930, 108;
v0x1acb930_109 .array/port v0x1acb930, 109;
E_0x1aacc20/27 .event anyedge, v0x1acb930_106, v0x1acb930_107, v0x1acb930_108, v0x1acb930_109;
v0x1acb930_110 .array/port v0x1acb930, 110;
v0x1acb930_111 .array/port v0x1acb930, 111;
v0x1acb930_112 .array/port v0x1acb930, 112;
v0x1acb930_113 .array/port v0x1acb930, 113;
E_0x1aacc20/28 .event anyedge, v0x1acb930_110, v0x1acb930_111, v0x1acb930_112, v0x1acb930_113;
v0x1acb930_114 .array/port v0x1acb930, 114;
v0x1acb930_115 .array/port v0x1acb930, 115;
v0x1acb930_116 .array/port v0x1acb930, 116;
v0x1acb930_117 .array/port v0x1acb930, 117;
E_0x1aacc20/29 .event anyedge, v0x1acb930_114, v0x1acb930_115, v0x1acb930_116, v0x1acb930_117;
v0x1acb930_118 .array/port v0x1acb930, 118;
v0x1acb930_119 .array/port v0x1acb930, 119;
v0x1acb930_120 .array/port v0x1acb930, 120;
v0x1acb930_121 .array/port v0x1acb930, 121;
E_0x1aacc20/30 .event anyedge, v0x1acb930_118, v0x1acb930_119, v0x1acb930_120, v0x1acb930_121;
v0x1acb930_122 .array/port v0x1acb930, 122;
v0x1acb930_123 .array/port v0x1acb930, 123;
v0x1acb930_124 .array/port v0x1acb930, 124;
v0x1acb930_125 .array/port v0x1acb930, 125;
E_0x1aacc20/31 .event anyedge, v0x1acb930_122, v0x1acb930_123, v0x1acb930_124, v0x1acb930_125;
v0x1acb930_126 .array/port v0x1acb930, 126;
v0x1acb930_127 .array/port v0x1acb930, 127;
E_0x1aacc20/32 .event anyedge, v0x1acb930_126, v0x1acb930_127, v0x1acb890_0;
E_0x1aacc20 .event/or E_0x1aacc20/0, E_0x1aacc20/1, E_0x1aacc20/2, E_0x1aacc20/3, E_0x1aacc20/4, E_0x1aacc20/5, E_0x1aacc20/6, E_0x1aacc20/7, E_0x1aacc20/8, E_0x1aacc20/9, E_0x1aacc20/10, E_0x1aacc20/11, E_0x1aacc20/12, E_0x1aacc20/13, E_0x1aacc20/14, E_0x1aacc20/15, E_0x1aacc20/16, E_0x1aacc20/17, E_0x1aacc20/18, E_0x1aacc20/19, E_0x1aacc20/20, E_0x1aacc20/21, E_0x1aacc20/22, E_0x1aacc20/23, E_0x1aacc20/24, E_0x1aacc20/25, E_0x1aacc20/26, E_0x1aacc20/27, E_0x1aacc20/28, E_0x1aacc20/29, E_0x1aacc20/30, E_0x1aacc20/31, E_0x1aacc20/32;
S_0x1acada0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 38, 4 38 0, S_0x1aca650;
 .timescale 0 0;
v0x1acafa0_0 .var/i "i", 31 0;
S_0x1acb0a0 .scope begin, "$unm_blk_2" "$unm_blk_2" 4 22, 4 22 0, S_0x1aca650;
 .timescale 0 0;
v0x1acb2a0_0 .var/i "index", 31 0;
S_0x1acb380 .scope begin, "$unm_blk_8" "$unm_blk_8" 4 42, 4 42 0, S_0x1aca650;
 .timescale 0 0;
v0x1acb590_0 .var/i "index", 31 0;
S_0x1acd440 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x1a560d0;
 .timescale -12 -12;
E_0x1aacf10 .event anyedge, v0x1ace240_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ace240_0;
    %nor/r;
    %assign/vec4 v0x1ace240_0, 0;
    %wait E_0x1aacf10;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ac8400;
T_4 ;
    %wait E_0x1a66410;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ac98d0_0, 0;
    %wait E_0x1a66410;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ac98d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ac9800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ac9cb0_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x1ac9b20_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1ac9f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1aca0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1aca180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ac9800_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1ac9760_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ac89b0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1ac8670;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1ac8eb0;
    %join;
    %wait E_0x1a66410;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ac98d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ac9800_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1ac9760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ac9800_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1ac9b20_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1ac9f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1aca0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1aca180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ac9cb0_0, 0;
    %wait E_0x1a489f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ac98d0_0, 0;
    %wait E_0x1a66410;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1aca180_0, 0;
    %wait E_0x1a66410;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x1ac9b20_0, 0;
    %wait E_0x1a66410;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1aca180_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a66410;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1ac9b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1aca0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1aca180_0, 0;
    %wait E_0x1a66410;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1aca180_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a66410;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1ac8eb0;
    %join;
    %wait E_0x1a66410;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ac98d0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1ac9760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ac9800_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1ac9b20_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1ac9f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1aca0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1aca180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ac9cb0_0, 0;
    %wait E_0x1a489f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ac98d0_0, 0;
    %wait E_0x1a66410;
    %wait E_0x1a66410;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1aca180_0, 0;
    %wait E_0x1a66410;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1aca180_0, 0;
    %wait E_0x1a66410;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1aca180_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x1ac9b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1aca0e0_0, 0;
    %wait E_0x1a66410;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1aca180_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a66410;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1ac9b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1aca0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1aca180_0, 0;
    %wait E_0x1a66410;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1aca180_0, 0;
    %wait E_0x1a66410;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1aca180_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x1ac9b20_0, 0;
    %wait E_0x1a66410;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1aca180_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a66410;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1ac8eb0;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a66660;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x1aca180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1aca0e0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1ac9f50_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1ac9760_0, 0;
    %assign/vec4 v0x1ac9800_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x1ac9b20_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x1ac9cb0_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1a5aa90;
T_5 ;
    %wait E_0x1a671c0;
    %load/vec4 v0x1ac7680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x1a80b00;
    %jmp t_0;
    .scope S_0x1a80b00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a947c0_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x1a947c0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x1a947c0_0;
    %store/vec4a v0x1ac7800, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x1a947c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1a947c0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x1a5aa90;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1ac79a0_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1ac7d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x1ac79a0_0;
    %load/vec4 v0x1ac7c40_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1ac79a0_0, 0;
T_5.5 ;
    %load/vec4 v0x1ac81e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x1ac7ea0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1ac7800, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x1ac8120_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x1ac7ea0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1ac7800, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x1ac7ea0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1ac7800, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x1ac7ea0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1ac7800, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x1ac8120_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x1ac7ea0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1ac7800, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x1ac7ea0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1ac7800, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x1ac7f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x1ac7dc0_0;
    %load/vec4 v0x1ac8120_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1ac79a0_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1acb0a0;
T_6 ;
    %load/vec4 v0x1accb20_0;
    %pad/u 32;
    %load/vec4 v0x1acb890_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0x1acb2a0_0, 0, 32;
    %end;
    .thread T_6, $init;
    .scope S_0x1aca650;
T_7 ;
    %wait E_0x1aacc20;
    %load/vec4 v0x1acccf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %fork t_3, S_0x1acb0a0;
    %jmp t_2;
    .scope S_0x1acb0a0;
t_3 ;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x1acb2a0_0;
    %parti/s 7, 0, 2;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1acb930, 4;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x1accc30_0, 0, 1;
    %load/vec4 v0x1acb890_0;
    %store/vec4 v0x1acc9f0_0, 0, 7;
    %end;
    .scope S_0x1aca650;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1accc30_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1acc9f0_0, 0, 7;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1acb380;
T_8 ;
    %load/vec4 v0x1accf90_0;
    %pad/u 32;
    %load/vec4 v0x1accde0_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0x1acb590_0, 0, 32;
    %end;
    .thread T_8, $init;
    .scope S_0x1aca650;
T_9 ;
    %wait E_0x1a671c0;
    %load/vec4 v0x1acb670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1acb890_0, 0;
    %fork t_5, S_0x1acada0;
    %jmp t_4;
    .scope S_0x1acada0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1acafa0_0, 0, 32;
T_9.2 ; Top of for-loop 
    %load/vec4 v0x1acafa0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x1acafa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1acb930, 0, 4;
T_9.4 ; for-loop step statement
    %load/vec4 v0x1acafa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1acafa0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ; for-loop exit label
    %end;
    .scope S_0x1aca650;
t_4 %join;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1acd190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %fork t_7, S_0x1acb380;
    %jmp t_6;
    .scope S_0x1acb380;
t_7 ;
    %load/vec4 v0x1acd0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %load/vec4 v0x1acb590_0;
    %parti/s 7, 0, 2;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1acb930, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.10, 8;
T_9.9 ; End of true expr.
    %load/vec4 v0x1acb590_0;
    %parti/s 7, 0, 2;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1acb930, 4;
    %addi 1, 0, 2;
    %jmp/0 T_9.10, 8;
 ; End of false expr.
    %blend;
T_9.10;
    %load/vec4 v0x1acb590_0;
    %parti/s 7, 0, 2;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1acb930, 0, 4;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v0x1acb590_0;
    %parti/s 7, 0, 2;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1acb930, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.11, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_9.12, 8;
T_9.11 ; End of true expr.
    %load/vec4 v0x1acb590_0;
    %parti/s 7, 0, 2;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1acb930, 4;
    %subi 1, 0, 2;
    %jmp/0 T_9.12, 8;
 ; End of false expr.
    %blend;
T_9.12;
    %load/vec4 v0x1acb590_0;
    %parti/s 7, 0, 2;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1acb930, 0, 4;
T_9.8 ;
    %load/vec4 v0x1accea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.13, 8;
    %load/vec4 v0x1accde0_0;
    %assign/vec4 v0x1acb890_0, 0;
    %jmp T_9.14;
T_9.13 ;
    %load/vec4 v0x1acb890_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x1acd0a0_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x1acb890_0, 0;
T_9.14 ;
    %end;
    .scope S_0x1aca650;
t_6 %join;
T_9.5 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1a560d0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1acdc90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ace240_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x1a560d0;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0x1acdc90_0;
    %inv;
    %store/vec4 v0x1acdc90_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x1a560d0;
T_12 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ac95c0_0, v0x1ace4b0_0, v0x1acdc90_0, v0x1acdbf0_0, v0x1ace100_0, v0x1acdf20_0, v0x1ace810_0, v0x1ace770_0, v0x1ace610_0, v0x1ace550_0, v0x1ace6b0_0, v0x1ace060_0, v0x1acdfc0_0, v0x1acde80_0, v0x1acdd30_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x1a560d0;
T_13 ;
    %load/vec4 v0x1ace1a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x1ace1a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ace1a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_13.1 ;
    %load/vec4 v0x1ace1a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x1ace1a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ace1a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_13.3 ;
    %load/vec4 v0x1ace1a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ace1a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ace1a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ace1a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_13, $final;
    .scope S_0x1a560d0;
T_14 ;
    %wait E_0x1a66660;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ace1a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ace1a0_0, 4, 32;
    %load/vec4 v0x1ace300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x1ace1a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ace1a0_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ace1a0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ace1a0_0, 4, 32;
T_14.0 ;
    %load/vec4 v0x1ace060_0;
    %load/vec4 v0x1ace060_0;
    %load/vec4 v0x1acdfc0_0;
    %xor;
    %load/vec4 v0x1ace060_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v0x1ace1a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ace1a0_0, 4, 32;
T_14.6 ;
    %load/vec4 v0x1ace1a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ace1a0_0, 4, 32;
T_14.4 ;
    %load/vec4 v0x1acde80_0;
    %load/vec4 v0x1acde80_0;
    %load/vec4 v0x1acdd30_0;
    %xor;
    %load/vec4 v0x1acde80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.8, 6;
    %load/vec4 v0x1ace1a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ace1a0_0, 4, 32;
T_14.10 ;
    %load/vec4 v0x1ace1a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ace1a0_0, 4, 32;
T_14.8 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth1/human/gshare/iter0/response0/top_module.sv";
