<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_2', Convolution2D/convolution2D.c:18) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'." projectName="Convolution2D" solutionName="solution1" date="2024-12-18T18:07:40.016+0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'convolution2D/output' to 'convolution2D/output_r' to avoid the conflict with HDL keywords or other object names." projectName="Convolution2D" solutionName="solution1" date="2024-12-18T18:07:39.685+0700" type="Warning"/>
        <logs message="WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1.1' (Convolution2D/convolution2D.c:14) because its parent loop or function is pipelined." projectName="Convolution2D" solutionName="solution1" date="2024-12-18T18:07:39.052+0700" type="Warning"/>
        <logs message="WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (Convolution2D/convolution2D.c:11) because its parent loop or function is pipelined." projectName="Convolution2D" solutionName="solution1" date="2024-12-18T18:07:39.008+0700" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set output_group [add_wave_group output(memory) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/output_r_d1 -into $output_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/output_r_we1 -into $output_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/output_r_ce1 -into $output_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/output_r_address1 -into $output_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/output_r_d0 -into $output_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/output_r_we0 -into $output_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/output_r_ce0 -into $output_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/output_r_address0 -into $output_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set kernel_group [add_wave_group kernel(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/kernel_2_2 -into $kernel_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/kernel_2_1 -into $kernel_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/kernel_2_0 -into $kernel_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/kernel_1_2 -into $kernel_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/kernel_1_1 -into $kernel_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/kernel_1_0 -into $kernel_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/kernel_0_2 -into $kernel_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/kernel_0_1 -into $kernel_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/kernel_0_0 -into $kernel_group -radix hex&#xD;&#xA;## set input_group [add_wave_group input(memory) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/input_2_q1 -into $input_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/input_2_ce1 -into $input_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/input_2_address1 -into $input_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/input_2_q0 -into $input_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/input_2_ce0 -into $input_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/input_2_address0 -into $input_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/input_1_q1 -into $input_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/input_1_ce1 -into $input_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/input_1_address1 -into $input_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/input_1_q0 -into $input_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/input_1_ce0 -into $input_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/input_1_address0 -into $input_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/input_0_q1 -into $input_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/input_0_ce1 -into $input_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/input_0_address1 -into $input_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/input_0_q0 -into $input_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/input_0_ce0 -into $input_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/input_0_address0 -into $input_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_convolution2D_top/AESL_inst_convolution2D/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_convolution2D_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/LENGTH_input_0 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/LENGTH_input_1 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/LENGTH_input_2 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/LENGTH_kernel_0_0 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/LENGTH_kernel_0_1 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/LENGTH_kernel_0_2 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/LENGTH_kernel_1_0 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/LENGTH_kernel_1_1 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/LENGTH_kernel_1_2 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/LENGTH_kernel_2_0 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/LENGTH_kernel_2_1 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/LENGTH_kernel_2_2 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/LENGTH_output_r -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_output_group [add_wave_group output(memory) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_convolution2D_top/output_r_d1 -into $tb_output_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/output_r_we1 -into $tb_output_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/output_r_ce1 -into $tb_output_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/output_r_address1 -into $tb_output_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/output_r_d0 -into $tb_output_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/output_r_we0 -into $tb_output_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/output_r_ce0 -into $tb_output_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/output_r_address0 -into $tb_output_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_kernel_group [add_wave_group kernel(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_convolution2D_top/kernel_2_2 -into $tb_kernel_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/kernel_2_1 -into $tb_kernel_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/kernel_2_0 -into $tb_kernel_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/kernel_1_2 -into $tb_kernel_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/kernel_1_1 -into $tb_kernel_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/kernel_1_0 -into $tb_kernel_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/kernel_0_2 -into $tb_kernel_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/kernel_0_1 -into $tb_kernel_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/kernel_0_0 -into $tb_kernel_group -radix hex&#xD;&#xA;## set tb_input_group [add_wave_group input(memory) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_convolution2D_top/input_2_q1 -into $tb_input_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/input_2_ce1 -into $tb_input_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/input_2_address1 -into $tb_input_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/input_2_q0 -into $tb_input_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/input_2_ce0 -into $tb_input_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/input_2_address0 -into $tb_input_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/input_1_q1 -into $tb_input_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/input_1_ce1 -into $tb_input_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/input_1_address1 -into $tb_input_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/input_1_q0 -into $tb_input_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/input_1_ce0 -into $tb_input_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/input_1_address0 -into $tb_input_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/input_0_q1 -into $tb_input_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/input_0_ce1 -into $tb_input_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/input_0_address1 -into $tb_input_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/input_0_q0 -into $tb_input_group -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/input_0_ce0 -into $tb_input_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_convolution2D_top/input_0_address0 -into $tb_input_group -radix hex&#xD;&#xA;## save_wave_config convolution2D.wcfg&#xD;&#xA;## run all&#xD;&#xA;Note: simulation done!&#xD;&#xA;Time: 975 ns  Iteration: 1  Process: /apatb_convolution2D_top/generate_sim_done_proc  File: F:/Workspace/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/solution1/sim/vhdl/convolution2D.autotb.vhd&#xD;&#xA;Failure: NORMAL EXIT (note: failure is to force the simulator to stop)&#xD;&#xA;Time: 975 ns  Iteration: 1  Process: /apatb_convolution2D_top/generate_sim_done_proc  File: F:/Workspace/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/solution1/sim/vhdl/convolution2D.autotb.vhd&#xD;&#xA;$finish called at time : 975 ns&#xD;&#xA;## quit" projectName="Convolution2D" solutionName="solution1" date="2024-12-18T18:09:43.130+0700" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
