                         Lattice Mapping Report File
Design:  vga_controller
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2023.1.0.43.3
Mapped on: Tue Dec 10 12:34:35 2024

Design Information
------------------

Command line:   map -i fruitSalad_impl_1_syn.udb -pdc
     Z:/es4/finalproj/fruitSalad/pin_layout.pdc -o fruitSalad_impl_1_map.udb -mp
     fruitSalad_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers: 413 out of  5280 (8%)
   Number of I/O registers:      1 out of   117 (1%)
   Number of LUT4s:           2516 out of  5280 (48%)
      Number of logic LUT4s:             2008
      Number of inserted feedthru LUT4s:  84
      Number of replicated LUT4s:          8
      Number of ripple logic:            208 (416 LUT4s)
   Number of IO sites used:   23 out of 39 (59%)
      Number of IO sites used for general PIO: 23
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 23 out of 36 (64%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 23 out of 39 (59%)
   Number of DSPs:             1 out of 8 (12%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             23 out of 30 (76%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  4
      Net clk: 357 loads, 357 rising, 0 falling (Driver: Pin
     firstblock.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
      Net nesblock.clk: 9 loads, 9 rising, 0 falling (Driver: Pin
     nesblock.instanceosc/CLKHF)
      Net CTRLclk_c: 8 loads, 8 rising, 0 falling (Driver: Pin
     nesblock.CTRLclk_c_I_0/Z)
      Net external_osc_c: 1 loads, 1 rising, 0 falling (Driver: Port
     external_osc)
   Number of Clock Enables:  32
      Net col_0__N_50: 6 loads, 6 SLICEs
      Net thirdblock.active_fruit_tl_col_0__N_247: 10 loads, 10 SLICEs
      Net thirdblock.fruit_type_6__0__N_782: 10 loads, 10 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net RGB_pad[1].vcc: 70 loads, 0 SLICEs
      Net thirdblock.fruit_type_7__0__N_784: 2 loads, 2 SLICEs
      Net thirdblock.fruit_type_8__0__N_786: 2 loads, 2 SLICEs
      Net thirdblock.fruit_type_9__0__N_788: 2 loads, 2 SLICEs
      Net thirdblock.fruit_type_10__0__N_790: 2 loads, 2 SLICEs
      Net thirdblock.fruit_tl_col_2__0__N_599: 10 loads, 10 SLICEs
      Net thirdblock.active_fruit_tl_row_0__N_227: 4 loads, 4 SLICEs
      Net thirdblock.fruit_tl_row_6__0__N_479: 10 loads, 10 SLICEs
      Net thirdblock.swap_fruit_1__N_167: 17 loads, 17 SLICEs
      Net thirdblock.fruit_tl_col_10__2__N_756: 12 loads, 12 SLICEs
      Net thirdblock.fruit_tl_col_9__2__N_736: 12 loads, 12 SLICEs
      Net thirdblock.fruit_tl_col_8__2__N_716: 12 loads, 12 SLICEs
      Net thirdblock.fruit_tl_col_7__2__N_696: 12 loads, 12 SLICEs
      Net thirdblock.fruit_tl_col_6__0__N_679: 10 loads, 10 SLICEs
      Net thirdblock.fruit_tl_col_5__0__N_659: 20 loads, 20 SLICEs
      Net thirdblock.fruit_tl_col_4__0__N_639: 20 loads, 20 SLICEs
      Net thirdblock.fruit_tl_col_3__0__N_619: 20 loads, 20 SLICEs
      Net thirdblock.fruit_tl_col_1__0__N_579: 20 loads, 20 SLICEs
      Net thirdblock.fruit_tl_row_2__0__N_399: 10 loads, 10 SLICEs
      Net thirdblock.flashing_counter_23__N_2105: 13 loads, 13 SLICEs
      Net thirdblock.score_0__N_198: 4 loads, 4 SLICEs
      Net thirdblock.game_state_0__N_74: 2 loads, 2 SLICEs
      Net thirdblock.fruit_tl_col_7__0__N_699: 8 loads, 8 SLICEs
      Net thirdblock.fruit_tl_col_8__0__N_719: 8 loads, 8 SLICEs
      Net thirdblock.active_fruit_tl_row_2__N_223: 6 loads, 6 SLICEs
      Net thirdblock.fruit_tl_col_9__0__N_739: 8 loads, 8 SLICEs
      Net thirdblock.fruit_tl_col_10__0__N_759: 8 loads, 8 SLICEs
      Net thirdblock.counter_0__N_2038: 9 loads, 9 SLICEs
      Net game_state_1__N_71: 1 loads, 1 SLICEs
   Number of LSRs:  29
      Net row_0__N_30: 6 loads, 6 SLICEs
      Net col_0__N_50: 6 loads, 6 SLICEs
      Net thirdblock.startscreen_relativecol[9]: 1 loads, 1 SLICEs
      Net thirdblock.active_fruit_type_0__N_251: 1 loads, 1 SLICEs
      Net thirdblock.falloop_counter_0__N_181: 1 loads, 1 SLICEs
      Net thirdblock.swap_fruit_0__N_171: 17 loads, 17 SLICEs
      Net thirdblock.falloop_counter_4__N_173: 1 loads, 1 SLICEs
      Net thirdblock.falloop_counter_3__N_175: 1 loads, 1 SLICEs
      Net thirdblock.falloop_counter_2__N_177: 1 loads, 1 SLICEs
      Net thirdblock.falloop_counter_1__N_179: 1 loads, 1 SLICEs
      Net thirdblock.active_fruit_type_1__N_249: 1 loads, 1 SLICEs
      Net thirdblock.score_0__N_199: 4 loads, 4 SLICEs
      Net thirdblock.fruit_tl_col_2__0__N_600: 3 loads, 3 SLICEs
      Net thirdblock.game_state_0__N_75: 2 loads, 2 SLICEs
      Net thirdblock.game_state_2__N_69: 1 loads, 1 SLICEs
      Net thirdblock.fruit_tl_row_6__0__N_480: 3 loads, 3 SLICEs
      Net thirdblock.fruit_tl_col_1__0__N_580: 6 loads, 6 SLICEs
      Net thirdblock.fruit_tl_row_2__0__N_400: 3 loads, 3 SLICEs
      Net thirdblock.fruit_tl_col_3__0__N_620: 6 loads, 6 SLICEs
      Net thirdblock.fruit_tl_col_4__0__N_640: 6 loads, 6 SLICEs
      Net thirdblock.fruit_tl_col_5__0__N_660: 5 loads, 5 SLICEs
      Net thirdblock.fruit_tl_col_7__0__N_700: 8 loads, 8 SLICEs
      Net thirdblock.fruit_tl_col_8__0__N_720: 8 loads, 8 SLICEs
      Net thirdblock.fruit_tl_col_9__0__N_740: 8 loads, 8 SLICEs
      Net thirdblock.fruit_tl_col_10__0__N_760: 8 loads, 8 SLICEs
      Net thirdblock.counter_1__N_2036: 8 loads, 8 SLICEs
      Net thirdblock.fruit_tl_col_6__0__N_680: 2 loads, 2 SLICEs

                                    Page 2





Design Summary (cont)
---------------------
      Net thirdblock.counter_0__N_2039: 1 loads, 1 SLICEs
      Net reset_random: 4 loads, 4 SLICEs
   Top 10 highest fanout non-clock nets:
      Net thirdblock.n3: 248 loads
      Net game_state[0]: 162 loads
      Net game_state[1]: 145 loads
      Net thirdblock.falloop_counter[0]: 132 loads
      Net RGB_pad[1].vcc: 91 loads
      Net game_state[2]: 73 loads
      Net thirdblock.n1397: 68 loads
      Net thirdblock.falloop_counter[2]: 45 loads
      Net thirdblock.n6357: 42 loads
      Net thirdblock.n6358: 41 loads




   Number of warnings:  0
   Number of errors:    0

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[1]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[2]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[3]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[4]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[5]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[0]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| HSYNC               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| VSYNC               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ext_osc_test        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| CTRLclk             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| NESclk              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| latch               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| buttonout[7]        | OUTPUT    |           |       |       |           |

                                    Page 3





IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+-------+-------+-----------+
| buttonout[6]        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| buttonout[5]        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| buttonout[4]        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| buttonout[3]        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| buttonout[2]        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| buttonout[1]        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| buttonout[0]        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led                 | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| external_osc        | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data                | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i1 was optimized away.

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            firstblock/lscc_pll_inst/u_PLL_B
  Input Reference Clock:               PIN      external_osc_c
  Output Clock(CoreA):                 PIN      ext_osc_test_c
  Output Clock(GlobalA):               NODE     clk
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE
       firstblock.lscc_pll_inst.feedback_w
  Internal Feedback output:            NODE
       firstblock.lscc_pll_inst.feedback_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                                  NONE
  Input Clock Frequency (MHz):                  NA
  Reference Divider:                            0
  Feedback Divider:                             66
  VCO Divider:                                  5
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          GENCLK
  PLLOUT_SELECT_PORTB:                          GENCLK
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED

                                    Page 4





PLL/DLL Summary (cont)
----------------------
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 1
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            nesblock/instanceosc
  Power UP:                            NODE     RGB_pad[1].vcc
  Enable Signal:                       NODE     RGB_pad[1].vcc
  OSC Output:                          NODE     nesblock.clk
  DIV Setting:                                  00

ASIC Components
---------------

Instance Name: thirdblock/start_screen/mux_100
         Type: EBR
Instance Name: thirdblock/start_screen/mux_98
         Type: EBR
Instance Name: thirdblock/start_screen/mux_97
         Type: EBR
Instance Name: thirdblock/start_screen/mux_96
         Type: EBR
Instance Name: thirdblock/start_screen/mux_99
         Type: EBR
Instance Name: thirdblock/start_screen/mux_101
         Type: EBR
Instance Name:
     thirdblock/gen_fruit_roms[9].fruit_rom_instance/fruit_rom_row_9__0__I_0
         Type: EBR
Instance Name:
     thirdblock/gen_fruit_roms[8].fruit_rom_instance/fruit_rom_row_8__0__I_0
         Type: EBR
Instance Name:
     thirdblock/gen_fruit_roms[7].fruit_rom_instance/fruit_rom_row_7__0__I_0
         Type: EBR
Instance Name:
     thirdblock/gen_fruit_roms[6].fruit_rom_instance/fruit_rom_row_6__0__I_0
         Type: EBR
Instance Name:
     thirdblock/gen_fruit_roms[5].fruit_rom_instance/fruit_rom_row_5__0__I_0
         Type: EBR
Instance Name:
     thirdblock/gen_fruit_roms[4].fruit_rom_instance/fruit_rom_row_4__0__I_0
         Type: EBR
Instance Name:
     thirdblock/gen_fruit_roms[3].fruit_rom_instance/fruit_rom_row_3__0__I_0
         Type: EBR
Instance Name:
     thirdblock/gen_fruit_roms[2].fruit_rom_instance/fruit_rom_row_2__0__I_0
         Type: EBR
Instance Name:
     thirdblock/gen_fruit_roms[1].fruit_rom_instance/fruit_rom_row_1__0__I_0
         Type: EBR

                                    Page 5





ASIC Components (cont)
----------------------
Instance Name:
     thirdblock/gen_fruit_roms[10].fruit_rom_instance/fruit_rom_row_10__0__I_0
         Type: EBR
Instance Name: thirdblock/flashstart_screen/mux_111
         Type: EBR
Instance Name: thirdblock/flashstart_screen/mux_110
         Type: EBR
Instance Name: thirdblock/flashstart_screen/mux_108
         Type: EBR
Instance Name: thirdblock/flashstart_screen/mux_107
         Type: EBR
Instance Name: thirdblock/flashstart_screen/mux_106
         Type: EBR
Instance Name: thirdblock/flashstart_screen/mux_109
         Type: EBR
Instance Name: thirdblock/dddd_instance/score_0__I_0
         Type: DSP
Instance Name: thirdblock/active_fruit/active_fruit_rom_row_0__I_0
         Type: EBR
Instance Name: nesblock/instanceshift/data_c_I_0
         Type: IOLOGIC
Instance Name: nesblock/instanceosc
         Type: HFOSC
Instance Name: firstblock/lscc_pll_inst/u_PLL_B
         Type: PLL

Constraint Summary
------------------

   Total number of constraints: 24
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 90 MB




















                                    Page 6


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor
     Corporation,  All rights reserved.
