
****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Study/Verilog/ComputerDesign/mymips28/mymips28.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Study/Verilog/ComputerDesign/mymips28/mymips28.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Thu Feb 21 11:12:29 2019. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 54.359 ; gain = 1.004
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 21 11:12:29 2019...
