
*** Running vivado
    with args -log pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1111.930 ; gain = 180.086 ; free physical = 932 ; free virtual = 10603
INFO: [Synth 8-638] synthesizing module 'pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_0_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_0_0/synth/pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice' [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ipshared/c49f/xlslice.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlslice' (1#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ipshared/c49f/xlslice.v:14]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_0_0' (2#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_0_0/synth/pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1152.398 ; gain = 220.555 ; free physical = 845 ; free virtual = 10515
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1152.398 ; gain = 220.555 ; free physical = 844 ; free virtual = 10514
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1397.805 ; gain = 0.000 ; free physical = 370 ; free virtual = 10040
Finished Constraint Validation : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 1397.805 ; gain = 465.961 ; free physical = 821 ; free virtual = 10488
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 1397.805 ; gain = 465.961 ; free physical = 821 ; free virtual = 10488
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 1397.805 ; gain = 465.961 ; free physical = 821 ; free virtual = 10488
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 1397.805 ; gain = 465.961 ; free physical = 821 ; free virtual = 10488
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 1397.805 ; gain = 465.961 ; free physical = 815 ; free virtual = 10486
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:25 ; elapsed = 00:01:33 . Memory (MB): peak = 1436.805 ; gain = 504.961 ; free physical = 525 ; free virtual = 10191
Finished Timing Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:01:33 . Memory (MB): peak = 1436.805 ; gain = 504.961 ; free physical = 525 ; free virtual = 10191
Finished Technology Mapping : Time (s): cpu = 00:01:25 ; elapsed = 00:01:33 . Memory (MB): peak = 1446.820 ; gain = 514.977 ; free physical = 515 ; free virtual = 10181
Finished IO Insertion : Time (s): cpu = 00:01:27 ; elapsed = 00:01:35 . Memory (MB): peak = 1446.820 ; gain = 514.977 ; free physical = 509 ; free virtual = 10173
Finished Renaming Generated Instances : Time (s): cpu = 00:01:27 ; elapsed = 00:01:35 . Memory (MB): peak = 1446.820 ; gain = 514.977 ; free physical = 509 ; free virtual = 10173
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:27 ; elapsed = 00:01:35 . Memory (MB): peak = 1446.820 ; gain = 514.977 ; free physical = 509 ; free virtual = 10173
Finished Renaming Generated Ports : Time (s): cpu = 00:01:27 ; elapsed = 00:01:35 . Memory (MB): peak = 1446.820 ; gain = 514.977 ; free physical = 508 ; free virtual = 10173
Finished Handling Custom Attributes : Time (s): cpu = 00:01:27 ; elapsed = 00:01:35 . Memory (MB): peak = 1446.820 ; gain = 514.977 ; free physical = 507 ; free virtual = 10171
Finished Renaming Generated Nets : Time (s): cpu = 00:01:27 ; elapsed = 00:01:35 . Memory (MB): peak = 1446.820 ; gain = 514.977 ; free physical = 507 ; free virtual = 10171

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:27 ; elapsed = 00:01:35 . Memory (MB): peak = 1446.820 ; gain = 514.977 ; free physical = 507 ; free virtual = 10171
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 1450.820 ; gain = 419.473 ; free physical = 456 ; free virtual = 10121
