#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Oct  9 12:18:11 2017
# Process ID: 3141119
# Current directory: /data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/impl_1
# Command line: vivado -log ctp7_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ctp7_top.tcl -notrace
# Log file: /data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/impl_1/ctp7_top.vdi
# Journal file: /data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source ctp7_top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/impl_1/.Xil/Vivado-3141119-uwlogin.cern.ch/ila_hls/ila_hls.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/impl_1/.Xil/Vivado-3141119-uwlogin.cern.ch/Make_LUT_MET_0/Make_LUT_MET_0.dcp]
INFO: [Project 1-454] Reading design checkpoint '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/impl_1/.Xil/Vivado-3141119-uwlogin.cern.ch/Make_LUT_MET_0/Make_LUT_MET_0.dcp' for cell 'i_Make_lut_met_0'
INFO: [Project 1-454] Reading design checkpoint '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/impl_1/.Xil/Vivado-3141119-uwlogin.cern.ch/ila_hls/ila_hls.dcp' for cell 'i_ila_hls'
INFO: [Project 1-454] Reading design checkpoint '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp' for cell 'i_pattern_io_engine/gen_OUTPUT_bRAM_1[0].OUTPUT_bram'
INFO: [Project 1-454] Reading design checkpoint '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'i_pattern_io_engine/i_ila_pattern_engine'
INFO: [Netlist 29-17] Analyzing 24385 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7vx690tffg1927-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0.xdc] for cell 'i_v7_bd/axi_chip2chip_0/inst'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0.xdc] for cell 'i_v7_bd/axi_chip2chip_0/inst'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_board.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_board.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 3040.773 ; gain = 843.602 ; free physical = 3334 ; free virtual = 72164
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0_board.xdc] for cell 'i_v7_bd/proc_sys_reset_0/U0'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0_board.xdc] for cell 'i_v7_bd/proc_sys_reset_0/U0'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0.xdc] for cell 'i_v7_bd/proc_sys_reset_0/U0'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0.xdc] for cell 'i_v7_bd/proc_sys_reset_0/U0'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0.xdc] for cell 'i_v7_bd/xadc_wiz_0/U0'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0.xdc] for cell 'i_v7_bd/xadc_wiz_0/U0'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'i_pattern_io_engine/i_ila_pattern_engine/U0'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'i_pattern_io_engine/i_ila_pattern_engine/U0'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/ila_hls/ila_v6_2/constraints/ila.xdc] for cell 'i_ila_hls/U0'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/ila_hls/ila_v6_2/constraints/ila.xdc] for cell 'i_ila_hls/U0'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/constrs_1/new/constraints.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_200_diff_in_clk_p' already exists, overwriting the previous clock with the same name. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/constrs_1/new/constraints.xdc:7]
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/pattern_bram/pattern_bram.dcp'
INFO: [Common 17-14] Message 'Project 1-538' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0_clocks.xdc] for cell 'i_v7_bd/axi_chip2chip_0/inst'
can't read "phy_time": no such variable
WARNING: [Vivado 12-2489] -delay contains time 3.333333 which will be rounded to 3.333 to ensure it is an integer multiple of 1 picosecond [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0_clocks.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~*master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_a*_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*rd_pntr_gc_reg[*]}'. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0_clocks.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[1].wr_stg_inst/Q_reg_reg[*]'. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0_clocks.xdc:14]
can't read "skew_value": no such variable
WARNING: [Vivado 12-2489] -delay contains time 3.333333 which will be rounded to 3.333 to ensure it is an integer multiple of 1 picosecond [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0_clocks.xdc:17]
WARNING: [Vivado 12-2489] -delay contains time 3.333333 which will be rounded to 3.333 to ensure it is an integer multiple of 1 picosecond [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0_clocks.xdc:18]
can't read "skew_value": no such variable
WARNING: [Vivado 12-2489] -delay contains time 3.333333 which will be rounded to 3.333 to ensure it is an integer multiple of 1 picosecond [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0_clocks.xdc:27]
WARNING: [Vivado 12-2489] -delay contains time 3.333333 which will be rounded to 3.333 to ensure it is an integer multiple of 1 picosecond [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0_clocks.xdc:33]
WARNING: [Vivado 12-2489] -delay contains time 3.333333 which will be rounded to 3.333 to ensure it is an integer multiple of 1 picosecond [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0_clocks.xdc:48]
WARNING: [Vivado 12-2489] -delay contains time 3.333333 which will be rounded to 3.333 to ensure it is an integer multiple of 1 picosecond [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0_clocks.xdc:50]
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0_clocks.xdc] for cell 'i_v7_bd/axi_chip2chip_0/inst'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_late.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/bd/v7_bd/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_late.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 836 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 812 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 8 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 12 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 4 instances

link_design: Time (s): cpu = 00:01:58 ; elapsed = 00:01:32 . Memory (MB): peak = 3061.773 ; gain = 1968.164 ; free physical = 3435 ; free virtual = 72134
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3151.809 ; gain = 80.035 ; free physical = 3429 ; free virtual = 72129
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data/skamat/HLS/METB/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/tools/Vivado/2016.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:2.0 for cell dbg_hub_CV.
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3151.809 ; gain = 0.000 ; free physical = 3579 ; free virtual = 72334
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3151.809 ; gain = 0.000 ; free physical = 3578 ; free virtual = 72333
Phase 1 Generate And Synthesize Debug Cores | Checksum: 11ab24db7

Time (s): cpu = 00:01:19 ; elapsed = 00:01:16 . Memory (MB): peak = 3151.809 ; gain = 0.000 ; free physical = 3578 ; free virtual = 72333
Implement Debug Cores | Checksum: 13fb340b1

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 7 inverter(s) to 13 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1f759583d

Time (s): cpu = 00:01:43 ; elapsed = 00:01:39 . Memory (MB): peak = 3151.809 ; gain = 0.000 ; free physical = 3492 ; free virtual = 72319

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 11164 cells.
Phase 3 Constant propagation | Checksum: 16040921f

Time (s): cpu = 00:02:16 ; elapsed = 00:02:13 . Memory (MB): peak = 3151.809 ; gain = 0.000 ; free physical = 3290 ; free virtual = 72242

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 76774 unconnected nets.
INFO: [Opt 31-11] Eliminated 19235 unconnected cells.
Phase 4 Sweep | Checksum: 17f47e13a

Time (s): cpu = 00:03:00 ; elapsed = 00:02:57 . Memory (MB): peak = 3151.809 ; gain = 0.000 ; free physical = 2825 ; free virtual = 71780

Phase 5 BUFG optimization
INFO: [Opt 31-12] Eliminated 3 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 5 BUFG optimization | Checksum: 122648861

Time (s): cpu = 00:03:15 ; elapsed = 00:03:12 . Memory (MB): peak = 3151.809 ; gain = 0.000 ; free physical = 2676 ; free virtual = 71641

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3151.809 ; gain = 0.000 ; free physical = 2676 ; free virtual = 71641
Ending Logic Optimization Task | Checksum: 122648861

Time (s): cpu = 00:03:17 ; elapsed = 00:03:14 . Memory (MB): peak = 3151.809 ; gain = 0.000 ; free physical = 2671 ; free virtual = 71636

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 165 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 92 WE to EN ports
Number of BRAM Ports augmented: 18 newly gated: 115 Total Ports: 330
Ending PowerOpt Patch Enables Task | Checksum: 113eac23e

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.64 . Memory (MB): peak = 4310.797 ; gain = 0.000 ; free physical = 1717 ; free virtual = 70693
Ending Power Optimization Task | Checksum: 113eac23e

Time (s): cpu = 00:01:17 ; elapsed = 00:00:35 . Memory (MB): peak = 4310.797 ; gain = 1158.988 ; free physical = 1713 ; free virtual = 70692
INFO: [Common 17-83] Releasing license: Implementation
141 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:04:56 ; elapsed = 00:03:58 . Memory (MB): peak = 4310.797 ; gain = 1249.020 ; free physical = 1713 ; free virtual = 70692
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4310.797 ; gain = 0.000 ; free physical = 1709 ; free virtual = 70691
INFO: [Common 17-1381] The checkpoint '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/impl_1/ctp7_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 4310.797 ; gain = 0.000 ; free physical = 1877 ; free virtual = 70917
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/impl_1/ctp7_top_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 4310.797 ; gain = 0.000 ; free physical = 1726 ; free virtual = 70766
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.38 . Memory (MB): peak = 4310.797 ; gain = 0.000 ; free physical = 1749 ; free virtual = 70769
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 4310.797 ; gain = 0.000 ; free physical = 1742 ; free virtual = 70763

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b54497ba

Time (s): cpu = 00:01:31 ; elapsed = 00:01:03 . Memory (MB): peak = 4310.797 ; gain = 0.000 ; free physical = 1596 ; free virtual = 70773

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 23e6b24b1

Time (s): cpu = 00:05:39 ; elapsed = 00:02:07 . Memory (MB): peak = 4310.797 ; gain = 0.000 ; free physical = 1593 ; free virtual = 70769

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 23e6b24b1

Time (s): cpu = 00:05:39 ; elapsed = 00:02:07 . Memory (MB): peak = 4310.797 ; gain = 0.000 ; free physical = 1593 ; free virtual = 70769
Phase 1 Placer Initialization | Checksum: 23e6b24b1

Time (s): cpu = 00:05:40 ; elapsed = 00:02:07 . Memory (MB): peak = 4310.797 ; gain = 0.000 ; free physical = 1593 ; free virtual = 70769

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 13ea346ae

Time (s): cpu = 00:12:06 ; elapsed = 00:04:18 . Memory (MB): peak = 4315.922 ; gain = 5.125 ; free physical = 7621 ; free virtual = 64704

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13ea346ae

Time (s): cpu = 00:12:11 ; elapsed = 00:04:19 . Memory (MB): peak = 4315.922 ; gain = 5.125 ; free physical = 7766 ; free virtual = 64848

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f021fd89

Time (s): cpu = 00:19:50 ; elapsed = 00:08:13 . Memory (MB): peak = 4315.922 ; gain = 5.125 ; free physical = 6361 ; free virtual = 63184

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 202a8af7f

Time (s): cpu = 00:19:56 ; elapsed = 00:08:16 . Memory (MB): peak = 4315.922 ; gain = 5.125 ; free physical = 5859 ; free virtual = 62680

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1aeb7ff08

Time (s): cpu = 00:19:57 ; elapsed = 00:08:17 . Memory (MB): peak = 4315.922 ; gain = 5.125 ; free physical = 5853 ; free virtual = 62659

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 200c5c3cb

Time (s): cpu = 00:20:23 ; elapsed = 00:08:26 . Memory (MB): peak = 4315.922 ; gain = 5.125 ; free physical = 6632 ; free virtual = 63455

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1dc175f94

Time (s): cpu = 00:20:30 ; elapsed = 00:08:31 . Memory (MB): peak = 4315.922 ; gain = 5.125 ; free physical = 6306 ; free virtual = 63136

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1ec65c146

Time (s): cpu = 00:21:25 ; elapsed = 00:09:20 . Memory (MB): peak = 4315.922 ; gain = 5.125 ; free physical = 7415 ; free virtual = 64222

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1f4e76f09

Time (s): cpu = 00:21:35 ; elapsed = 00:09:31 . Memory (MB): peak = 4315.922 ; gain = 5.125 ; free physical = 6768 ; free virtual = 63604

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 21641c4fa

Time (s): cpu = 00:21:40 ; elapsed = 00:09:34 . Memory (MB): peak = 4315.922 ; gain = 5.125 ; free physical = 7049 ; free virtual = 63872

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 21af00417

Time (s): cpu = 00:22:48 ; elapsed = 00:09:54 . Memory (MB): peak = 4315.922 ; gain = 5.125 ; free physical = 6638 ; free virtual = 63477
Phase 3 Detail Placement | Checksum: 21af00417

Time (s): cpu = 00:22:52 ; elapsed = 00:09:56 . Memory (MB): peak = 4315.922 ; gain = 5.125 ; free physical = 6836 ; free virtual = 63611

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.393. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 213ec7d05

Time (s): cpu = 00:27:42 ; elapsed = 00:13:20 . Memory (MB): peak = 4315.922 ; gain = 5.125 ; free physical = 6133 ; free virtual = 62997
Phase 4.1 Post Commit Optimization | Checksum: 213ec7d05

Time (s): cpu = 00:27:46 ; elapsed = 00:13:22 . Memory (MB): peak = 4315.922 ; gain = 5.125 ; free physical = 6576 ; free virtual = 63382

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 213ec7d05

Time (s): cpu = 00:27:50 ; elapsed = 00:13:24 . Memory (MB): peak = 4315.922 ; gain = 5.125 ; free physical = 6051 ; free virtual = 62920

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 213ec7d05

Time (s): cpu = 00:27:52 ; elapsed = 00:13:27 . Memory (MB): peak = 4315.922 ; gain = 5.125 ; free physical = 5907 ; free virtual = 62776

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 19f5cc5d1

Time (s): cpu = 00:27:54 ; elapsed = 00:13:28 . Memory (MB): peak = 4315.922 ; gain = 5.125 ; free physical = 5853 ; free virtual = 62720
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19f5cc5d1

Time (s): cpu = 00:27:56 ; elapsed = 00:13:30 . Memory (MB): peak = 4315.922 ; gain = 5.125 ; free physical = 5735 ; free virtual = 62607
Ending Placer Task | Checksum: f9cc54e8

Time (s): cpu = 00:27:56 ; elapsed = 00:13:30 . Memory (MB): peak = 4315.922 ; gain = 5.125 ; free physical = 5832 ; free virtual = 62709
INFO: [Common 17-83] Releasing license: Implementation
159 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:28:23 ; elapsed = 00:13:47 . Memory (MB): peak = 4315.922 ; gain = 5.125 ; free physical = 5832 ; free virtual = 62709
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:38 ; elapsed = 00:00:13 . Memory (MB): peak = 4315.922 ; gain = 0.000 ; free physical = 5894 ; free virtual = 63015
INFO: [Common 17-1381] The checkpoint '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/impl_1/ctp7_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:02 ; elapsed = 00:00:34 . Memory (MB): peak = 4315.922 ; gain = 0.000 ; free physical = 6681 ; free virtual = 63608
report_io: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.61 . Memory (MB): peak = 4315.922 ; gain = 0.000 ; free physical = 6905 ; free virtual = 63785
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4315.922 ; gain = 0.000 ; free physical = 6638 ; free virtual = 63557
report_control_sets: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.64 . Memory (MB): peak = 4315.922 ; gain = 0.000 ; free physical = 6505 ; free virtual = 63427
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 937e3564 ConstDB: 0 ShapeSum: 664e1f84 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ff6805ed

Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 4360.055 ; gain = 0.000 ; free physical = 5822 ; free virtual = 62732

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ff6805ed

Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 4360.055 ; gain = 0.000 ; free physical = 6218 ; free virtual = 63138

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ff6805ed

Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 4360.055 ; gain = 0.000 ; free physical = 5810 ; free virtual = 62727

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ff6805ed

Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 4360.055 ; gain = 0.000 ; free physical = 6068 ; free virtual = 62972
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 24d152787

Time (s): cpu = 00:03:02 ; elapsed = 00:01:23 . Memory (MB): peak = 4381.031 ; gain = 20.977 ; free physical = 6125 ; free virtual = 63053
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.437 | TNS=-43.941| WHS=-0.430 | THS=-3116.477|

Phase 2 Router Initialization | Checksum: 1b0bb71d7

Time (s): cpu = 00:04:20 ; elapsed = 00:01:42 . Memory (MB): peak = 4381.031 ; gain = 20.977 ; free physical = 5890 ; free virtual = 62809

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: d8c51836

Time (s): cpu = 00:05:40 ; elapsed = 00:01:58 . Memory (MB): peak = 4403.020 ; gain = 42.965 ; free physical = 6846 ; free virtual = 63772

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6594
 Number of Nodes with overlaps = 299
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1a61acf37

Time (s): cpu = 00:08:51 ; elapsed = 00:02:42 . Memory (MB): peak = 4403.020 ; gain = 42.965 ; free physical = 6953 ; free virtual = 63882
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.635 | TNS=-155.600| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 260150e62

Time (s): cpu = 00:09:01 ; elapsed = 00:02:48 . Memory (MB): peak = 4403.020 ; gain = 42.965 ; free physical = 6486 ; free virtual = 63432

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 233f68bff

Time (s): cpu = 00:09:11 ; elapsed = 00:02:59 . Memory (MB): peak = 4403.020 ; gain = 42.965 ; free physical = 6039 ; free virtual = 62982
Phase 4.1.2 GlobIterForTiming | Checksum: 1864b7ed7

Time (s): cpu = 00:09:15 ; elapsed = 00:03:01 . Memory (MB): peak = 4403.020 ; gain = 42.965 ; free physical = 6025 ; free virtual = 62960
Phase 4.1 Global Iteration 0 | Checksum: 1864b7ed7

Time (s): cpu = 00:09:15 ; elapsed = 00:03:01 . Memory (MB): peak = 4403.020 ; gain = 42.965 ; free physical = 5962 ; free virtual = 62897

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 522
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 15e400208

Time (s): cpu = 00:10:08 ; elapsed = 00:03:28 . Memory (MB): peak = 4403.020 ; gain = 42.965 ; free physical = 5967 ; free virtual = 62886
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.613 | TNS=-122.626| WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 2515e6441

Time (s): cpu = 00:10:14 ; elapsed = 00:03:32 . Memory (MB): peak = 4403.020 ; gain = 42.965 ; free physical = 6082 ; free virtual = 63020

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 1ceeeb77e

Time (s): cpu = 00:10:26 ; elapsed = 00:03:43 . Memory (MB): peak = 4403.020 ; gain = 42.965 ; free physical = 6200 ; free virtual = 63147
Phase 4.2.2 GlobIterForTiming | Checksum: 1e6f9c35c

Time (s): cpu = 00:10:32 ; elapsed = 00:03:48 . Memory (MB): peak = 4403.020 ; gain = 42.965 ; free physical = 5829 ; free virtual = 62757
Phase 4.2 Global Iteration 1 | Checksum: 1e6f9c35c

Time (s): cpu = 00:10:33 ; elapsed = 00:03:48 . Memory (MB): peak = 4403.020 ; gain = 42.965 ; free physical = 5824 ; free virtual = 62747

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 289
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 11fcf95bd

Time (s): cpu = 00:11:28 ; elapsed = 00:04:09 . Memory (MB): peak = 4403.020 ; gain = 42.965 ; free physical = 5530 ; free virtual = 62470
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.613 | TNS=-113.354| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: b95d76ad

Time (s): cpu = 00:11:31 ; elapsed = 00:04:11 . Memory (MB): peak = 4403.020 ; gain = 42.965 ; free physical = 5792 ; free virtual = 62729
Phase 4 Rip-up And Reroute | Checksum: b95d76ad

Time (s): cpu = 00:11:32 ; elapsed = 00:04:12 . Memory (MB): peak = 4403.020 ; gain = 42.965 ; free physical = 5702 ; free virtual = 62622

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 92c09d1b

Time (s): cpu = 00:11:49 ; elapsed = 00:04:16 . Memory (MB): peak = 4403.020 ; gain = 42.965 ; free physical = 6026 ; free virtual = 62956
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.600 | TNS=-57.342| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2144de4cd

Time (s): cpu = 00:12:08 ; elapsed = 00:04:22 . Memory (MB): peak = 4420.020 ; gain = 59.965 ; free physical = 5803 ; free virtual = 62726

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2144de4cd

Time (s): cpu = 00:12:08 ; elapsed = 00:04:23 . Memory (MB): peak = 4420.020 ; gain = 59.965 ; free physical = 5762 ; free virtual = 62693
Phase 5 Delay and Skew Optimization | Checksum: 2144de4cd

Time (s): cpu = 00:12:09 ; elapsed = 00:04:23 . Memory (MB): peak = 4420.020 ; gain = 59.965 ; free physical = 5736 ; free virtual = 62675

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1fb336dc6

Time (s): cpu = 00:12:30 ; elapsed = 00:04:30 . Memory (MB): peak = 4420.020 ; gain = 59.965 ; free physical = 6370 ; free virtual = 63303
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.600 | TNS=-36.608| WHS=0.034  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20e6b1540

Time (s): cpu = 00:12:31 ; elapsed = 00:04:30 . Memory (MB): peak = 4420.020 ; gain = 59.965 ; free physical = 6279 ; free virtual = 63212
Phase 6 Post Hold Fix | Checksum: 20e6b1540

Time (s): cpu = 00:12:31 ; elapsed = 00:04:31 . Memory (MB): peak = 4420.020 ; gain = 59.965 ; free physical = 6248 ; free virtual = 63184

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.32927 %
  Global Horizontal Routing Utilization  = 7.99281 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 90.0901%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X82Y158 -> INT_L_X82Y158
   INT_L_X82Y157 -> INT_L_X82Y157
   INT_R_X81Y154 -> INT_R_X81Y154
   INT_L_X82Y154 -> INT_L_X82Y154
   INT_L_X82Y145 -> INT_L_X82Y145
South Dir 1x1 Area, Max Cong = 90.991%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X92Y278 -> INT_L_X92Y278
   INT_L_X96Y238 -> INT_L_X96Y238
   INT_L_X92Y235 -> INT_L_X92Y235
   INT_R_X97Y230 -> INT_R_X97Y230
   INT_R_X83Y145 -> INT_R_X83Y145
East Dir 1x1 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X97Y244 -> INT_R_X97Y244
West Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X73Y207 -> INT_R_X73Y207
   INT_R_X59Y197 -> INT_R_X59Y197
Phase 7 Route finalize | Checksum: 251029df2

Time (s): cpu = 00:12:35 ; elapsed = 00:04:32 . Memory (MB): peak = 4420.020 ; gain = 59.965 ; free physical = 6606 ; free virtual = 63546

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 251029df2

Time (s): cpu = 00:12:36 ; elapsed = 00:04:33 . Memory (MB): peak = 4420.020 ; gain = 59.965 ; free physical = 6859 ; free virtual = 63797

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2769d130b

Time (s): cpu = 00:12:51 ; elapsed = 00:04:48 . Memory (MB): peak = 4420.020 ; gain = 59.965 ; free physical = 5756 ; free virtual = 62694

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.600 | TNS=-36.608| WHS=0.034  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2769d130b

Time (s): cpu = 00:12:52 ; elapsed = 00:04:49 . Memory (MB): peak = 4420.020 ; gain = 59.965 ; free physical = 5583 ; free virtual = 62514
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:13:11 ; elapsed = 00:04:53 . Memory (MB): peak = 4420.020 ; gain = 59.965 ; free physical = 5838 ; free virtual = 62773

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
174 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:13:41 ; elapsed = 00:05:12 . Memory (MB): peak = 4420.020 ; gain = 104.098 ; free physical = 5838 ; free virtual = 62773
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:43 ; elapsed = 00:00:14 . Memory (MB): peak = 4450.035 ; gain = 0.004 ; free physical = 5691 ; free virtual = 62931
INFO: [Common 17-1381] The checkpoint '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/impl_1/ctp7_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:05 ; elapsed = 00:00:35 . Memory (MB): peak = 4450.035 ; gain = 30.016 ; free physical = 7236 ; free virtual = 64226
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/impl_1/ctp7_top_drc_routed.rpt.
report_drc: Time (s): cpu = 00:01:03 ; elapsed = 00:00:21 . Memory (MB): peak = 4524.051 ; gain = 74.016 ; free physical = 5922 ; free virtual = 62881
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/impl_1/ctp7_top_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:02:51 ; elapsed = 00:00:47 . Memory (MB): peak = 4638.117 ; gain = 114.066 ; free physical = 6493 ; free virtual = 63506
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:01:04 ; elapsed = 00:00:24 . Memory (MB): peak = 4720.789 ; gain = 82.672 ; free physical = 5962 ; free virtual = 62959
Command: report_power -file ctp7_top_power_routed.rpt -pb ctp7_top_power_summary_routed.pb -rpx ctp7_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
184 Infos, 14 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:07 ; elapsed = 00:00:25 . Memory (MB): peak = 4937.117 ; gain = 216.328 ; free physical = 4474 ; free virtual = 61494
report_clock_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4937.117 ; gain = 0.000 ; free physical = 5988 ; free virtual = 63004
Command: write_bitstream -force -no_partial_bitfile ctp7_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U88/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U88/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U89/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U89/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U90/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U90/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U91/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U91/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U92/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U92/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U93/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U93/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_fmulvdy_U79/Make_LUT_MET_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input i_Make_lut_met_0/U0/Make_LUT_MET_fmulvdy_U79/Make_LUT_MET_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_fmulvdy_U80/Make_LUT_MET_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input i_Make_lut_met_0/U0/Make_LUT_MET_fmulvdy_U80/Make_LUT_MET_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_fmulvdy_U81/Make_LUT_MET_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input i_Make_lut_met_0/U0/Make_LUT_MET_fmulvdy_U81/Make_LUT_MET_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp10_reg_1575_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp10_reg_1575_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp10_reg_1575_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp10_reg_1575_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp11_reg_1621_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp11_reg_1621_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp12_reg_1626_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp12_reg_1626_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp13_reg_1606_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp13_reg_1606_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp13_reg_1606_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp13_reg_1606_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp18_reg_1646_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp18_reg_1646_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp19_reg_1651_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp19_reg_1651_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp19_reg_1651_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp19_reg_1651_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp20_reg_1631_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp20_reg_1631_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp21_reg_1701_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp21_reg_1701_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp22_reg_1656_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp22_reg_1656_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp23_reg_1706_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp23_reg_1706_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp24_reg_1737_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp24_reg_1737_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp25_reg_1742_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp25_reg_1742_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp26_reg_1747_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp26_reg_1747_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp8_reg_1522_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp8_reg_1522_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp8_reg_1522_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp8_reg_1522_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp9_reg_1570_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp9_reg_1570_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp_110_7_5_i_i_i_i_reg_1769_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2212/grp_range_redux_payne_ha_fu_548/tmp_110_7_5_i_i_i_i_reg_1769_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp10_reg_1575_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp10_reg_1575_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp10_reg_1575_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp10_reg_1575_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp11_reg_1621_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp11_reg_1621_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp12_reg_1626_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp12_reg_1626_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp13_reg_1606_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp13_reg_1606_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp13_reg_1606_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp13_reg_1606_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp18_reg_1646_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp18_reg_1646_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp19_reg_1651_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp19_reg_1651_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp19_reg_1651_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp19_reg_1651_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp20_reg_1631_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp20_reg_1631_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp21_reg_1701_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp21_reg_1701_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp22_reg_1656_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp22_reg_1656_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp23_reg_1706_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp23_reg_1706_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp24_reg_1737_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp24_reg_1737_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp25_reg_1742_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp25_reg_1742_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp26_reg_1747_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp26_reg_1747_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp8_reg_1522_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp8_reg_1522_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp8_reg_1522_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp8_reg_1522_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp9_reg_1570_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp9_reg_1570_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp_110_7_5_i_i_i_i_reg_1769_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2219/grp_range_redux_payne_ha_fu_548/tmp_110_7_5_i_i_i_i_reg_1769_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp10_reg_1575_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp10_reg_1575_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp10_reg_1575_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp10_reg_1575_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp11_reg_1621_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp11_reg_1621_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp12_reg_1626_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp12_reg_1626_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp13_reg_1606_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp13_reg_1606_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp13_reg_1606_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp13_reg_1606_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp18_reg_1646_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp18_reg_1646_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp19_reg_1651_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp19_reg_1651_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp19_reg_1651_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp19_reg_1651_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp20_reg_1631_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp20_reg_1631_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp21_reg_1701_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp21_reg_1701_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp22_reg_1656_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp22_reg_1656_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp23_reg_1706_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp23_reg_1706_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp24_reg_1737_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp24_reg_1737_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp25_reg_1742_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp25_reg_1742_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp26_reg_1747_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp26_reg_1747_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp8_reg_1522_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp8_reg_1522_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp8_reg_1522_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp8_reg_1522_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp9_reg_1570_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp9_reg_1570_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp_110_7_5_i_i_i_i_reg_1769_reg input i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/grp_range_redux_payne_ha_fu_548/tmp_110_7_5_i_i_i_i_reg_1769_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U88/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP output i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U88/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U88/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP output i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U88/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U88/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP output i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U88/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U88/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U88/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U89/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP output i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U89/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U89/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP output i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U89/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U89/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP output i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U89/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U89/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U89/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U90/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP output i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U90/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U90/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP output i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U90/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U90/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP output i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U90/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U90/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U90/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U91/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP output i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U91/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U91/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP output i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U91/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U91/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP output i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U91/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U91/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U91/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U92/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP output i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U92/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U92/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP output i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U92/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U92/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP output i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U92/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U92/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U92/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U93/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP output i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U93/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U93/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP output i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U93/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U93/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP output i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U93/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U93/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U93/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_fmulvdy_U79/Make_LUT_MET_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP output i_Make_lut_met_0/U0/Make_LUT_MET_fmulvdy_U79/Make_LUT_MET_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_fmulvdy_U79/Make_LUT_MET_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output i_Make_lut_met_0/U0/Make_LUT_MET_fmulvdy_U79/Make_LUT_MET_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_fmulvdy_U79/Make_LUT_MET_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output i_Make_lut_met_0/U0/Make_LUT_MET_fmulvdy_U79/Make_LUT_MET_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_fmulvdy_U80/Make_LUT_MET_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP output i_Make_lut_met_0/U0/Make_LUT_MET_fmulvdy_U80/Make_LUT_MET_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_fmulvdy_U80/Make_LUT_MET_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output i_Make_lut_met_0/U0/Make_LUT_MET_fmulvdy_U80/Make_LUT_MET_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_Make_lut_met_0/U0/Make_LUT_MET_fmulvdy_U80/Make_LUT_MET_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output i_Make_lut_met_0/U0/Make_LUT_MET_fmulvdy_U80/Make_LUT_MET_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 130 Warnings, 84 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ctp7_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Oct  9 12:50:21 2017. For additional details about this file, please refer to the WebTalk help file at /data/tools/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
193 Infos, 114 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:03:55 ; elapsed = 00:03:34 . Memory (MB): peak = 5631.895 ; gain = 694.777 ; free physical = 4086 ; free virtual = 61128
INFO: [Common 17-206] Exiting Vivado at Mon Oct  9 12:50:22 2017...
