

================================================================
== Vivado HLS Report for 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config17_s'
================================================================
* Date:           Fri Jul 25 04:06:28 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myhls_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 1.458 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3123|     3123| 15.615 us | 15.615 us |  3123|  3123|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadTop           |      168|      168|        56|          -|          -|     3|    no    |
        | + PadTopWidth     |       54|       54|         1|          -|          -|    54|    no    |
        |- PadMain          |     2784|     2784|        58|          -|          -|    48|    no    |
        | + PadLeft         |        3|        3|         1|          -|          -|     3|    no    |
        | + CopyMain        |       48|       48|         1|          -|          -|    48|    no    |
        | + PadRight        |        3|        3|         1|          -|          -|     3|    no    |
        |- PadBottom        |      168|      168|        56|          -|          -|     3|    no    |
        | + PadBottomWidth  |       54|       54|         1|          -|          -|    54|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      184|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      170|     -|
|Register             |        -|      -|       53|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       53|      354|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_265_p2        |     +    |      0|  0|   9|           2|           1|
    |i_2_fu_217_p2        |     +    |      0|  0|  15|           6|           1|
    |i_fu_193_p2          |     +    |      0|  0|   9|           2|           1|
    |j_1_fu_229_p2        |     +    |      0|  0|   9|           2|           1|
    |j_2_fu_277_p2        |     +    |      0|  0|  15|           6|           1|
    |j_3_fu_241_p2        |     +    |      0|  0|  15|           6|           1|
    |j_4_fu_253_p2        |     +    |      0|  0|   9|           2|           1|
    |j_fu_205_p2          |     +    |      0|  0|  15|           6|           1|
    |ap_block_state3      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln51_fu_187_p2  |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln53_fu_199_p2  |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln59_fu_211_p2  |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln61_fu_223_p2  |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln65_fu_235_p2  |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln69_fu_247_p2  |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln75_fu_259_p2  |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln77_fu_271_p2  |   icmp   |      0|  0|  11|           6|           5|
    |ap_block_state1      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6      |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 184|          70|          44|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  47|         10|    1|         10|
    |ap_done                    |   9|          2|    1|          2|
    |data_V_data_V_TDATA_blk_n  |   9|          2|    1|          2|
    |i1_0_reg_121               |   9|          2|    6|         12|
    |i5_0_reg_165               |   9|          2|    2|          4|
    |i_0_reg_99                 |   9|          2|    2|          4|
    |j2_0_reg_132               |   9|          2|    2|          4|
    |j3_0_reg_143               |   9|          2|    6|         12|
    |j4_0_reg_154               |   9|          2|    2|          4|
    |j6_0_reg_176               |   9|          2|    6|         12|
    |j_0_reg_110                |   9|          2|    6|         12|
    |real_start                 |   9|          2|    1|          2|
    |res_V_data_V_blk_n         |   9|          2|    1|          2|
    |res_V_data_V_din           |  15|          3|   16|         48|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 170|         37|   53|        130|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  9|   0|    9|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |i1_0_reg_121    |  6|   0|    6|          0|
    |i5_0_reg_165    |  2|   0|    2|          0|
    |i_0_reg_99      |  2|   0|    2|          0|
    |i_1_reg_334     |  2|   0|    2|          0|
    |i_2_reg_302     |  6|   0|    6|          0|
    |i_reg_286       |  2|   0|    2|          0|
    |j2_0_reg_132    |  2|   0|    2|          0|
    |j3_0_reg_143    |  6|   0|    6|          0|
    |j4_0_reg_154    |  2|   0|    2|          0|
    |j6_0_reg_176    |  6|   0|    6|          0|
    |j_0_reg_110     |  6|   0|    6|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           | 53|   0|   53|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config17> | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config17> | return value |
|ap_start              |  in |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config17> | return value |
|start_full_n          |  in |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config17> | return value |
|ap_done               | out |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config17> | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config17> | return value |
|ap_idle               | out |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config17> | return value |
|ap_ready              | out |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config17> | return value |
|start_out             | out |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config17> | return value |
|start_write           | out |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config17> | return value |
|data_V_data_V_TDATA   |  in |   16|    axis    |                               data_V_data_V                              |    pointer   |
|data_V_data_V_TVALID  |  in |    1|    axis    |                               data_V_data_V                              |    pointer   |
|data_V_data_V_TREADY  | out |    1|    axis    |                               data_V_data_V                              |    pointer   |
|res_V_data_V_din      | out |   16|   ap_fifo  |                               res_V_data_V                               |    pointer   |
|res_V_data_V_full_n   |  in |    1|   ap_fifo  |                               res_V_data_V                               |    pointer   |
|res_V_data_V_write    | out |    1|   ap_fifo  |                               res_V_data_V                               |    pointer   |
+----------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

