// Seed: 2730391093
`timescale 1ps / 1 ps `timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    output id_2,
    input logic id_3
);
  assign id_2 = 1;
endmodule
