@W: MT530 :"e:\repos\ecen5863_hw\hw7\hw7p3\hw7p3\hdl\dff.v":28:0:28:5|Found inferred clock skewCounter|clk which controls 15 sequential elements including dff_0.qbar. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"e:\repos\ecen5863_hw\hw7\hw7p3\hw7p3\hdl\dff.v":28:0:28:5|Found inferred clock DFF_0_1|q_inferred_clock which controls 3 sequential elements including dff_3.qbar. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"e:\repos\ecen5863_hw\hw7\hw7p3\hw7p3\hdl\dff.v":28:0:28:5|Found inferred clock DFF_0_2|q_inferred_clock which controls 3 sequential elements including dff_2.qbar. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"e:\repos\ecen5863_hw\hw7\hw7p3\hw7p3\hdl\dff.v":28:0:28:5|Found inferred clock DFF_0_3|q_inferred_clock which controls 3 sequential elements including dff_1.qbar. This clock has no specified timing constraint which may adversely impact design performance. 
