// Seed: 1557846119
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  wire id_6;
  supply1 id_7;
  id_8(
      .id_0(id_2), .id_1(1), .id_2(id_7), .id_3(id_6), .id_4(1), .id_5(!id_7), .id_6(1)
  );
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    output tri0 id_3,
    output wire id_4,
    output tri id_5,
    input wor id_6,
    input tri1 id_7,
    output supply0 id_8,
    input supply0 id_9,
    input wor id_10,
    input tri0 id_11
);
  wire id_13;
  module_0(
      id_13, id_13, id_13, id_13
  );
endmodule
