
<html><head><title>About the VHDL Integration Environment</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rgirdhar" />
<meta name="CreateDate" content="2020-08-20" />
<meta name="CreateTime" content="1597946690" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes how to use VHDL OSS Toolbox to generate netlist views." />
<meta name="DocTitle" content="Virtuoso VHDL Toolbox User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="About the VHDL Integration Environment" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="vhdlossuser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-08-20" />
<meta name="ModifiedTime" content="1597946690" />
<meta name="NextFile" content="vhdloss_chap2.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="preface.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso VHDL Toolbox User Guide -- About the VHDL Integration Environment" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="vhdlossuserICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vhdlossuserTOC.html">Contents</a></li><li><a class="prev" href="preface.html" title="Preface">Preface</a></li><li style="float: right;"><a class="viewPrint" href="vhdlossuser.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="vhdloss_chap2.html" title="Introducing the VHDL Toolbox">Introducing the VHDL Toolbox</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso VHDL Toolbox User Guide<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>1
<a id="pgfId-1022004"></a></h1>
<h1>
<a id="pgfId-1022005"></a><hr />
About the VHDL Integration Environment<hr />
</h1>

<p>
<a id="pgfId-1021801"></a>This chapter explains VHDL-related concepts and procedures and the conditions that must be set in the Virtuoso&#174; design environment to successfully netlist and simulate VHDL designs.</p>
<p>
<a id="pgfId-1021802"></a>In this chapter, you will learn about the following topics:</p>
<ul><li>
<a id="pgfId-1020440"></a><a href="vhdloss_chap1.html#51110">Schematic Design Process Flow</a></li><li>
<a id="pgfId-1023197"></a><a href="vhdloss_chap1.html#87727">VHDL Integration Environment Tools</a></li><li>
<a id="pgfId-1023504"></a><a href="vhdloss_chap1.html#88013">Managing the Run Directory</a></li><li>
<a id="pgfId-1020441"></a><a href="vhdloss_chap1.html#16886">How Data is Organized</a></li><li>
<a id="pgfId-1022021"></a><a href="vhdloss_chap1.html#12754">Netlist and Simulate a VHDL Design</a></li></ul>





<h2>
<a id="pgfId-1018956"></a><a id="51110"></a><a id="HYGGEN.29"></a><a id="14122"></a>Schematic Design Process Flow</h2>

<p>
<a id="pgfId-1018959"></a>In a schematic design, you work at the gate <a id="marker-1018957"></a>level or the Register <a id="marker-1018958"></a>Transfer Level (RTL). You build the design hierarchy with schematics and VHDL models at the <a id="marker-1018960"></a>leaf level. The design is simulated and debugged using the VHDL simulator to make it ready for use by a physical<a id="marker-1018961"></a> layout tool.</p>
<p>
<a id="pgfId-1025756"></a>As a designer, you need to ensure that the schematic design is up to date and the connectivity is extracted by using the Virtuoso Schematic Editor window. In addition, you need to ensure that the VHDL text files are already in the DFII5.x structure with a valid database reference. For information about organization of data, refer to <a href="vhdloss_chap1.html#16886">How Data is Organized</a>. </p>
<p>
<a id="pgfId-1025760"></a>The flowchart given below provides an overview of the schematic design process flow.</p>

<p>
<a id="pgfId-1025932"></a></p>
<div class="webflare-div-image">
<img src="images/flow.gif" /></div>
<h3>
<a id="pgfId-1014337"></a><a id="updatedesign"></a>Updating a Design</h3>

<p>
<a id="pgfId-1022399"></a>You use the Virtuoso Schematic Editor to edit your data. The VHDL netlister supports automatic data type propagation from the leaf level VHDL to top level schematic ports, so you do not need to add any VHDL-specific properties to the schematic in the VHDL netlister. However, you can specify VHDL data types for pins and nets, VHDL generics, and netlist options for blackbox devices, which are devices that have no VHDL textviews in DFII. </p>
<p>
<a id="pgfId-1022400"></a>If you want to be prompted for a pin data type during the creation and editing of a pin, change the pin master map to point to the pins in the <code>VHDL_PINS</code> category in the <code>basic</code> library and set the <em>Options &#8211; Editor </em>command option<em> Add Symbol Pins As Instances</em> to <code>yes</code>. In addition, you can run the source rule checker using <em>Check &#8211; Current Cellview</em> to verify that the design is legal VHDL. The checks are grouped together under the VHDL check on the <em>Check &#8211; Rules Setup</em> command form. You can browse any errors or warnings that generate markers in the schematic using the <em>Check &#8211; Markers </em>commands.</p>
<p>
<a id="pgfId-1022642"></a>If you have an existing schematic design, you can add data types to the schematic using the <em>Edit &#8211; Properties &#8211; Objects</em> command. The <em>Edit &#8211; Properties &#8211; VHDL</em> command defines the set of properties that are included in the VHDL design unit. Specify which properties of the cellview or the cellview&#8217;s CDF should be included. You can reference any existing properties without entering a duplicate set of properties for VHDL netlisting and simulation. You can set the netlister options using the <em>Edit &#8211; Properties &#8211; VHDL</em> command. Use the VHDL package check to ensure that legal VHDL can be generated from the schematic. Fix any errors in naming before proceeding further.</p>
<p>
<a id="pgfId-1022643"></a>For more information on VHDL netlister properties, refer to <a href="appC.html#80897">Appendix 8, &#8220;VHDL Netlister Properties.&#8221;</a></p>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1026233"></a>You can import text cellviews from Verilog, SystemVerilog, Verilog-AMS, VHDL, and VHDL-AMS text files into the DFII environment using the <code>cdsTextTo5x</code> command. This command also lets you generate the symbol views of the imported cellviews. For details, see <em><a actuate="user" class="URL" href="../virtuosoImportTools/cdsTextTo5x.html#firstpage" show="replace" xml:link="simple">Importing Design Data by Using cdsTextTo5x</a></em>. You can also use this command to create text cellviews (5x structure), symbol views, and shadow database for SPICE, Spectre, DSPF, and PSpice.</div>

<h3>
<a id="pgfId-1014343"></a><a id="netlistdesign"></a>Netlisting the Design</h3>

<p>
<a id="pgfId-1022606"></a>To netlist a design, you need to specify the design as library name, cell name, and view name. The netlister traverses the design hierarchy and converts all the schematics into VHDL design units. The traversal is defined by a switch list, a stop view list, and a stop library list as you specified in the <em>Setup &#8211; Netlist</em> command in VHDL Toolbox. After netlisting, you have the option to convert the hierarchy specification into a VHDL configuration by using the VHDL netlister.</p>
<p>
<a id="pgfId-1014346"></a>For each schematic in the hierarchy, the netlister generates a VHDL architecture. The netlister also creates a VHDL entity, once per cell. You can customize the code generation by setting default values in the <em>Setup &#8211; Netlist</em> command in the VHDL Toolbox. You can override these values on a per-cellview basis or a per-object basis in Virtuoso Schematic Editor L.</p>

<h3>
<a id="pgfId-1022984"></a><a id="testbench"></a>Specifying a Testbench</h3>

<p>
<a id="pgfId-1022985"></a>You can specify an existing testbench or create a new using the VHDL Toolbox. To create a testbench for the top-level schematic by using the VHDL Toolbox window, choose <em>Command</em> <em>&#8211;</em> <em>Edit Test Bench</em>. This command creates an entity and an architecture. The entity has no ports and the architecture instantiates the top-level schematic. The VHDL Toolbox automatically displays the testbench architecture in a text editor window, which is used to enter the stimulus data.</p>

<h3>
<a id="pgfId-1014347"></a><a id="simulatedesign"></a>Simulating the Design</h3>

<p>
<a id="pgfId-1014348"></a>Now you are ready to simulate the design using the <em>Simulate</em> command in the VHDL Toolbox. The <em>Simulate</em> command invokes the VHDL elaborator to create a simulation model. When elaboration completes successfully, the VHDL simulator is run in batch or interactive mode based on options you specify in the <em>Setup Simulate</em> command. </p>
<p>
<a id="pgfId-1014349"></a>In the simulation and debug loop, edit the source and simulate until you obtain correct results. The steps to complete the loop are</p>
<ol><li>
<a id="pgfId-1014350"></a>Access source data using the Library Manager or Browser.</li><li>
<a id="pgfId-1014351"></a>Edit the schematics using Virtuoso Schematic Editor L.</li><li>
<a id="pgfId-1025997"></a>Use the <em>Simulate</em> command to update any modified cellviews by netlisting and analysis. If successful, it also elaborates the design and invokes the simulator.</li></ol>


<p>
<a id="pgfId-1026000"></a>You use the SimCompar<a id="comparesim"></a>e window to compare two simulation results.</p>

<h2>
<a id="pgfId-1014356"></a><a id="87727"></a>VHDL Integration Environment Tools</h2>

<p>
<a id="pgfId-1023252"></a>The VHDL integration environment consists of the following:</p>
<ul><li>
<a id="pgfId-1023716"></a><a href="vhdloss_chap1.html#53358">VHDL Toolbox Window</a></li><li>
<a id="pgfId-1023809"></a><a href="vhdloss_chap1.html#93578">Simulation Window</a></li><li>
<a id="pgfId-1023810"></a><a href="vhdloss_chap1.html#78423">SimCompare Tool</a></li></ul>



<h3>
<a id="pgfId-1023812"></a><a id="53358"></a>VHDL Toolbox Window</h3>

<p>
<a id="pgfId-1023290"></a>The VHDL Toolbox window, shown below, appears when you access the VHDL integration environment. This window provides access to simulation commands, command forms, and support tools.</p>

<p>
<a id="pgfId-1024676"></a></p>
<div class="webflare-div-image">
<img src="images/oss_vhdltoolbox.gif" /></div>

<p>
<a id="pgfId-1023522"></a>The various parts of the VHDL Toolbox window are described in detail in <a href="vhdloss_chap2.html#48263">Chapter 2, &#8220;Introducing the VHDL Toolbox.&#8221;</a></p>

<h3>
<a id="pgfId-1023255"></a><a id="93578"></a>Simulation Window</h3>

<p>
<a id="pgfId-1023306"></a>The Simulation window, which you launch from the main VHDL Toolbox window, is used to interactively simulate and debug the design. You use the Simulation window to directly interact with the simulator. You can open a database, trace signals, set breakpoints, observe signals, and perform many other functions to verify your design.</p>
<p>
<a id="pgfId-1024653"></a>The Simulation window opens when you perform an interactive simulation. In an interactive simulation, you can select in the VHDL Toolbox window the options to compile, elaborate, and simulate the design. The Console - SimVision and Design Browser SimVision windows are displayed after the design has been successfully compiled and elaborated.</p>

<h4><em>
<a id="pgfId-1024657"></a>Console - SimVision</em></h4>
<p>
<a id="pgfId-1024666"></a></p>
<div class="webflare-div-image">
<img src="images/simvision_window.gif" /></div>
<h4><em>
<a id="pgfId-1024661"></a>Design Browser - SimVision</em></h4>
<p>
<a id="pgfId-1024686"></a></p>
<div class="webflare-div-image">
<img src="images/designbrowser_window.gif" /></div>

<p>
<a id="pgfId-1023307"></a>The Simulation window is part of the Cadence&#174; SimVision Analysis environment, which is a unified graphical debugging environment for Cadence simulators. </p>

<h3>
<a id="pgfId-1023601"></a><a id="78423"></a>SimCompare Tool</h3>

<p>
<a id="pgfId-1023308"></a>The SimCompare tool is used by VHDL Toolbox in the background to compare the results obtained from different simulations. It is run when you select the Simulation Compare option from the fixed menu. SimCompare provides a description of any differences that are found.</p>
<p>
<a id="pgfId-1023638"></a>The VHDL Toolbox uses this tool to compare simulation results. The tool runs in the background. To run the SimCompare tool, select the <em>Compare Simulation </em>option from the fixed menu. You can also run the SimCompare tool by choosing <em>Commands &#8211; Compare Simulation</em>.</p>
<p>
<a id="pgfId-1023639"></a>SimCompare can compare simulation results stored in SST2 or VCD format. For more information about using the SimCompare tool, refer to SimCompare User Guide.</p>
<p>
<a id="pgfId-1023626"></a>If SimCompare is not available, VHDL uses the Comparescan tool for comparing simulation results. For more information about using the Comparescan tool, refer to Comparescan User Guide.</p>

<h2>
<a id="pgfId-1023479"></a><a id="88013"></a>Managing the Run Directory</h2>

<p>
<a id="pgfId-1024268"></a>You store in the run directory the files that you require to run a simulation, such as the testbench files. Files created during a simulation run, such as the simulation result files, are also stored in the run directory. The following figure shows the structure of a run directory.</p>
<p>
<a id="pgfId-1024335"></a></p>

<div class="webflare-div-image">
<img width="668" height="198" src="images/vhdloss_chap1-6.gif" /></div>

<p>
<a id="pgfId-1023841"></a>For detailed information about testbench files, refer to <a href="vhdloss_chap4.html#13916">Chapter 4, &#8220;Creating a Testbench.&#8221;</a></p>

<h2>
<a id="pgfId-1023844"></a>How Data is Organized<a id="HYGGEN.30"></a><a id="16886"></a></h2>

<p>
<a id="pgfId-1022465"></a>You use the Library Manager and Team Design Manager (TDM) to manage your designs. The Library Manager and TDM support browsing, file-locking, and archiving the schematics. You specify the paths to your libraries in the <code>cds.lib</code> file.</p>
<p>
<a id="pgfId-1022453"></a>VHDL design units are stored in Cadence design libraries as views of a cell. Refer to the New Cadence Library Structure section in Chapter 1, Compatibility Guide for details.</p>

<h3>
<a id="pgfId-1018050"></a><a id="HYGGEN.23"></a>Design Library Storage</h3>

<p>
<a id="pgfId-1018051"></a>Cadence design libraries are organized in three levels shown below.</p>

<p>
<a id="pgfId-1025579"></a></p>
<div class="webflare-div-image">
<img width="656" height="209" src="images/vhdloss_chap1-7.gif" /></div>
<h3>
<a id="pgfId-1018089"></a><a id="HYGGEN.14"></a>VHDL Design Units</h3>

<p>
<a id="pgfId-1018093"></a>VHDL defines<a id="marker-1018090"></a> three <a id="marker-1018091"></a>primary and two <a id="marker-1018092"></a>secondary design unit classes.</p>
<ul><li>
<a id="pgfId-1018095"></a><a id="marker-1018094"></a>Entity declaration (primary unit)</li><li>
<a id="pgfId-1018097"></a><a id="marker-1018096"></a>Architecture body (secondary unit, related to an entity)</li><li>
<a id="pgfId-1018099"></a><a id="marker-1018098"></a>Configuration declaration (primary unit)</li><li>
<a id="pgfId-1018101"></a><a id="marker-1018100"></a>Package declaration (primary unit)</li><li>
<a id="pgfId-1018103"></a><a id="marker-1018102"></a>Package body (secondary unit, related to a package)</li></ul>




<p>
<a id="pgfId-1018999"></a>The following diagram shows a typical organization for a <a id="marker-1018104"></a>design library containing a mixture of schematic and VHDL source data. These five sample <a id="marker-1018106"></a>design units are described in this section.</p>

<p>
<a id="pgfId-1025593"></a></p>
<div class="webflare-div-image">
<img width="656" height="569" src="images/vhdloss_chap1-8.gif" /></div>

<p>
<a id="pgfId-1018195"></a>The five VHDL design units <a id="marker-1018194"></a>are maintained in a design library, in this case, <code>projectLib</code>. </p>
<ul><li>
<a id="pgfId-1018197"></a><strong>Entity</strong><a id="marker-1018196"></a> design units are stored as the <code>entity</code> view name under the cell name that matches the entity name. In the previous example, the entity for <code>cell1</code> is maintained as <code>projectLib cell1 entity</code>. </li><li>
<a id="pgfId-1018199"></a><strong>Architecture</strong><a id="marker-1018198"></a> design units are stored with the view name matching the architecture name and the cell name matching the entity name. In the example, <code>fastArch</code> of <code>cell2</code> is shown. </li><li>
<a id="pgfId-1018201"></a><strong>Configuration</strong><a id="marker-1018200"></a> design units are maintained as the configuration view name under the cell matching the name of the configuration. In the example, configuration <code>config1</code> is stored as <code>projectLib config1 configuration.</code></li><li>
<a id="pgfId-1018203"></a><strong>Package</strong><a id="marker-1018202"></a> design units are maintained as <code>package</code> view name for the declaration. They are stored under the cell name, which matches the package name. For example, <code>package1</code> has a declaration and a body. The body is optional.</li><li>
<a id="pgfId-1018237"></a><strong>Package body</strong><a id="marker-1018236"></a> design units are maintained as <code>body</code> view name for the body. They are stored under the cell name, which matches the package name. For example, <code>package1</code> has a declaration and a body. The body is optional.</li></ul>




<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1018239"></a><strong>Testbench</strong><a id="marker-1018238"></a> cellviews are modeled as another entity/architecture pair. By default, <code>stimulus</code> <a id="marker-1018240"></a>is the name of the view for testbenches.</div>

<h3>
<a id="pgfId-1025612"></a>Design Views</h3>

<p>
<a id="pgfId-1025682"></a>The following example shows textual and symbolic views of a <code>nand2</code> gate.</p>

<p>
<a id="pgfId-1025688"></a><a id="HYGGEN.34"></a></p>
<div class="webflare-div-image">
<img width="668" height="478" src="images/vhdloss_chap1-9.gif" /></div>
<h3>
<a id="pgfId-1025683"></a>VHDL Name Mapping</h3>

<p>
<a id="pgfId-1018345"></a>Cadence developed a consistent strategy for dealing with naming problems between tools. The strategy is called name mapping. Each Cadence tool interprets names according to a consistent set of rules. Data is interoperable across many tools and data formats. Also, data is interoperable between UNIX and NT operating systems.</p>
<p>
<a id="pgfId-1024551"></a>You can avoid name mapping issues by following some rules, such as always choosing names that use only lowercase letters and digits.</p>
<p>
<a id="pgfId-1024754"></a>For details on VHDL name mapping, see &#8220;<h-hot><a href="vhdloss_chap6.html#maplcvtovhdl">Mapping Library, Cell, and Cellview Names to VHDL</a></h-hot></p>
<p>
<a id="pgfId-1024760"></a>For details on name mapping in general, see <em><a actuate="user" class="URL" href="../caiuser/caiuserTOC.html#firstpage" show="replace" xml:link="simple">Cadence Application Infrastructure User Guide</a></em>.</p>

<h3>
<a id="pgfId-1018371"></a><a id="36871"></a>VHDL Text View Database</h3>

<p>
<a id="pgfId-1023948"></a>You can create the database for the VHDL text views in the following ways:</p>
<ul><li>
<a id="pgfId-1023950"></a>By calling the <code>vmsUpdateCellViews</code> function. For more details of this function, see Appendix D, SKILL Functions and Customization Variables in <em>Spectre AMS Designer Environment User Guide</em>.</li><li>
<a id="pgfId-1022133"></a>Open the VHDL entity in a text editor, save and close it. An <code>.oa</code> database will be automatically created. </li></ul>

<p>
<a id="pgfId-1018376"></a>When the database is created, by default, the names of identifiers are converted to lowercase. To preserve the case of identifiers in VHDL text views:</p>
<ol><li>
<a id="pgfId-1018378"></a>Set the <code>vhdlKeepCaseAsNC</code> as <code>t</code> in the .cdsinit file. For more details, see Appendix D, SKILL Functions and Customization Variables in <em>Spectre AMS Designer Environment User Guide</em>.</li><li>
<a id="pgfId-1018379"></a>Add the following declaration in the hdl.var file:<br /><pre class="webflare-pre-block webflare-courier-new" id="#id1018380">
<a id="pgfId-1018380"></a>&#39;define xmvhdlopts -keepcase4use5x&#39;</pre></li></ol>




<p>
<a id="pgfId-1018241"></a>If you have set the <code>vhdlKeepCaseAsNC</code> as <code>t</code>, it is also recommended to set the <code>hnlVHDLDonotUseCdsNmp</code> variable as <code>t</code> in the .simrc file before netlisting.</p>

<h2>
<a id="pgfId-1019339"></a><a id="12754"></a>Netlist and Simulate a VHDL Design</h2>

<p>
<a id="pgfId-1021677"></a>In the Virtuoso design environment, you can netlist and simulate a VHDL design using:</p>
<ul><li>
<a id="pgfId-1020400"></a>The command-line interface</li><li>
<a id="pgfId-1020206"></a>The graphical user interface</li></ul>


<h3>
<a id="pgfId-1019342"></a>Using the Command-Line Interface<a id="marker-1019341"></a></h3>

<p>
<a id="pgfId-1019343"></a>From the command-line interface, you can generate a netlist and simulate the VHDL design by using the <em>xrun utility</em> in the batch or interactive mode.</p>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1026134"></a>The executable and log file names will depend on the simulator being used. For the changes in the executable and log file name when using the Xcelium simulator, see <a href="appD.html#80897">Running Simulations with Xcelium</a>.</div>

<h4>
<a id="pgfId-1019344"></a>Generating a Netlist</h4>

<p>
<a id="pgfId-1019345"></a>To generate a netlist and to set up your VHDL design for simulation as a batch:</p>
<ol><li>
<a id="pgfId-1019346"></a>Create the <code>si.env</code> file in the run directory and add VHDL hierarchical netlister (HNL) variables to the file. For information about VHDL HNL variables that the VHDL netlister uses while netlisting a design, refer to the <a href="appB.html#23236">Setting VHDL HNL Variables</a> section in Appendix B. You can also set these variables in the <code>.simrc</code> file.<br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1022308"></a>For more information about these variables, see &#8220;SE Variables&#8221; section in <a actuate="user" class="URL" href="../ossref/chap3.html#firstpage" show="replace" xml:link="simple">Chapter 3, Customizing the Simulation Environment (SW) </a>of Open Simulation System Reference.</div></li><li>
<a id="pgfId-1022311"></a>Run the following <code>si</code> command, which represents the OSS binary file, to generate a netlist:<br />
<a id="pgfId-1019975"></a><code>si -batch -command netlist -cdslib cds.lib</code><br />
<a id="pgfId-1019976"></a>The command-line options used with the <code>si</code> command are:<ul><li>
<a id="pgfId-1019356"></a><code>-batch</code>: Refers to the batch simulation mode</li><li>
<a id="pgfId-1019357"></a><code>-command</code>: Specifies the command to generate a netlist</li><li>
<a id="pgfId-1026020"></a><code>-loadLocal</code>: Loads the <code>si.local</code> file from the simulation run directory</li><li>
<a id="pgfId-1025513"></a><code>-cdslib</code>: Specifies the <code>cds.lib</code> library, which defines the design libraries and the path to these libraries. You are required to specify the complete path of the <code>cds.lib</code> library while running this command.<br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1025514"></a>To maintain the log of the netlisting process, use the <code>tee</code> command. For example, the following command stores log entries in <code>si.log</code>. 
<code>si -batch -command netlist -cdslib cds.lib | tee si.log</code></div></li></ul></li></ol>










<h4>
<a id="pgfId-1025515"></a>Simulating a Netlisted VHDL Design</h4>

<p>
<a id="pgfId-1021520"></a>To simulate a netlisted VHDL design as a batch process:</p>
<ol><li>
<a id="pgfId-1022341"></a>Add the VHDL <em>xrun</em> variables in the <code>si.env</code> or <code>.simrc </code>file. For information about the SKILL variables that are used for the <em>xrun utility</em>, refer to the <a href="appB.html#14919">Setting xrun Variables</a> section in Appendix B.<br />
<a id="pgfId-1022346"></a>If you already have these variables set in the <code>.vhdlrc</code> file in the run directory, you do not need to add these variables to the <code>si.env </code>or .<code>simrc</code> files. The settings from <code>.vhdlrc</code> are used.</li></ol>

<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1020192"></a>If you are simulating the netlisted design in the interactive mode, set these variables with the values specified in the <em>VHDL Setup - Simulation</em> form. For information about the <em>VHDL Setup - Simulation</em> form, refer to <a href="vhdloss_chap5.html#38952">Chapter 5, &#8220;Simulating a Netlisted VHDL Design.&#8221;</a></div>

<div class="webflare-information-macro webflare-macro-information">
<a id="pgfId-1020284"></a>
Whenever the run directory is re-initialized, the values for variables set in the <code>.simrc </code>file are set in the VHDL Toolbox as default values. After you save the values, only the saved settings are used. </div>

<ol><li>
<a id="pgfId-1019372"></a>In the <code>.simrc</code> file, add the following information:<br /><pre class="webflare-pre-block webflare-courier-new" id="#id1019373">
<a id="pgfId-1019373"></a>vhdlSimSimulator=&#8221;xrun&#8221;</pre></li><li>
<a id="pgfId-1019374"></a>Run the following <code>si </code>command to generate a netlist:<br />
<a id="pgfId-1019375"></a><code>si -batch -command netlist -cdslib cds.lib</code></li><li>
<a id="pgfId-1020347"></a>After the design is successfully netlisted, run the following <code>si </code>command to simulate the design by using the <em>xrun utility</em>:<br />
<a id="pgfId-1020335"></a><code>si &lt;simRunDirName&gt; -batch -command vosLaunchIrunSimulation</code><br />
<a id="pgfId-1019383"></a>The command-line options used with this command are:<ul><li>
<a id="pgfId-1019384"></a><code>&lt;simRunDirName&gt;</code>: Name of the run directory.</li><li>
<a id="pgfId-1019385"></a><code>-batch</code>: Simulation mode</li><li>
<a id="pgfId-1019386"></a><code>-command</code>: Command to run the simulation by using the <em>xrun utility</em>.</li></ul></li></ol>











<p>
<a id="pgfId-1019387"></a>Alternatively, to netlist and simulate the design together, set the <code>vhdlSimNetlistandSimulate</code> variable. If this variable is set, you do not need to run step 4, given above.</p>

<div class="webflare-information-macro webflare-macro-information">
<a id="pgfId-1022436"></a>
In the NC mode, you can use the traditional xmsim utility to simulate a netlisted design.</div>
<h3>
<a id="pgfId-1020375"></a>Using the Graphical User Interface<a id="marker-1020381"></a></h3>

<p>
<a id="pgfId-1020974"></a>From the graphical user interface (GUI), you can generate a netlist and simulate the VHDL design by using the <em>VHDL Toolbox, </em>which is described in detail in the following chapters.</p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="preface.html" id="prev" title="Preface">Preface</a></em></b><b><em><a href="vhdloss_chap2.html" id="nex" title="Introducing the VHDL Toolbox">Introducing the VHDL Toolbox</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>