{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572320707113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572320707119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 28 20:45:07 2019 " "Processing started: Mon Oct 28 20:45:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572320707119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572320707119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572320707120 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572320707524 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572320707524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_tb " "Found entity 1: shifter_tb" {  } { { "shifter_tb.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/shifter_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572320715443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572320715443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572320715445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572320715445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "regfile_tb.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/regfile_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572320715447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572320715447 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final regfile.v(31) " "Verilog HDL Declaration warning at regfile.v(31): \"final\" is SystemVerilog-2005 keyword" {  } { { "regfile.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/regfile.v" 31 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1572320715449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 4 4 " "Found 4 design units, including 4 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572320715449 ""} { "Info" "ISGN_ENTITY_NAME" "2 Dec " "Found entity 2: Dec" {  } { { "regfile.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/regfile.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572320715449 ""} { "Info" "ISGN_ENTITY_NAME" "3 vDFFE " "Found entity 3: vDFFE" {  } { { "regfile.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/regfile.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572320715449 ""} { "Info" "ISGN_ENTITY_NAME" "4 registerMUX " "Found entity 4: registerMUX" {  } { { "regfile.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/regfile.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572320715449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572320715449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_top_tb " "Found entity 1: lab7_top_tb" {  } { { "lab7_top_tb.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_top_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572320715451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572320715451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_top.v 6 6 " "Found 6 design units, including 6 entities, in source file lab7_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_top " "Found entity 1: lab7_top" {  } { { "lab7_top.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572320715454 ""} { "Info" "ISGN_ENTITY_NAME" "2 eq " "Found entity 2: eq" {  } { { "lab7_top.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_top.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572320715454 ""} { "Info" "ISGN_ENTITY_NAME" "3 triStateBuffer " "Found entity 3: triStateBuffer" {  } { { "lab7_top.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_top.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572320715454 ""} { "Info" "ISGN_ENTITY_NAME" "4 RAM " "Found entity 4: RAM" {  } { { "lab7_top.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_top.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572320715454 ""} { "Info" "ISGN_ENTITY_NAME" "5 vDFF " "Found entity 5: vDFF" {  } { { "lab7_top.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_top.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572320715454 ""} { "Info" "ISGN_ENTITY_NAME" "6 sseg " "Found entity 6: sseg" {  } { { "lab7_top.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_top.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572320715454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572320715454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_autograder_check.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_autograder_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_check_tb " "Found entity 1: lab7_check_tb" {  } { { "lab7_autograder_check.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_autograder_check.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572320715456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572320715456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/datapath_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572320715458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572320715458 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX datapath.v " "Entity \"MUX\" obtained from \"datapath.v\" instead of from Quartus Prime megafunction library" {  } { { "datapath.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/datapath.v" 50 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1572320715460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 3 3 " "Found 3 design units, including 3 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572320715460 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX " "Found entity 2: MUX" {  } { { "datapath.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/datapath.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572320715460 ""} { "Info" "ISGN_ENTITY_NAME" "3 Four_IN_Mux " "Found entity 3: Four_IN_Mux" {  } { { "datapath.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/datapath.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572320715460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572320715460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb " "Found entity 1: cpu_tb" {  } { { "cpu_tb.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/cpu_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572320715462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572320715462 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dataAddress DataAddress cpu.v(17) " "Verilog HDL Declaration information at cpu.v(17): object \"dataAddress\" differs only in case from object \"DataAddress\" in the same scope" {  } { { "cpu.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/cpu.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572320715464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 4 4 " "Found 4 design units, including 4 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572320715465 ""} { "Info" "ISGN_ENTITY_NAME" "2 Instruction_Dec " "Found entity 2: Instruction_Dec" {  } { { "cpu.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/cpu.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572320715465 ""} { "Info" "ISGN_ENTITY_NAME" "3 writeAndRead_Mux " "Found entity 3: writeAndRead_Mux" {  } { { "cpu.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/cpu.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572320715465 ""} { "Info" "ISGN_ENTITY_NAME" "4 FSM " "Found entity 4: FSM" {  } { { "cpu.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/cpu.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572320715465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572320715465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "alu_tb.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/alu_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572320715467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572320715467 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "xor3 alu.v " "Entity \"xor3\" obtained from \"alu.v\" instead of from Quartus Prime megafunction library" {  } { { "alu.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/alu.v" 68 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1572320715469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 2 2 " "Found 2 design units, including 2 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572320715469 ""} { "Info" "ISGN_ENTITY_NAME" "2 xor3 " "Found entity 2: xor3" {  } { { "alu.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/alu.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572320715469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572320715469 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset lab7_top.v(24) " "Verilog HDL Implicit Net warning at lab7_top.v(24): created implicit net for \"reset\"" {  } { { "lab7_top.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_top.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572320715469 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7_top " "Elaborating entity \"lab7_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572320715510 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lab7_top.v(48) " "Verilog HDL assignment warning at lab7_top.v(48): truncated value with size 32 to match size of target (1)" {  } { { "lab7_top.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_top.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572320715511 "|lab7_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lab7_top.v(51) " "Verilog HDL assignment warning at lab7_top.v(51): truncated value with size 32 to match size of target (1)" {  } { { "lab7_top.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_top.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572320715511 "|lab7_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9\] lab7_top.v(7) " "Output port \"LEDR\[9\]\" at lab7_top.v(7) has no driver" {  } { { "lab7_top.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_top.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1572320715512 "|lab7_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:CPU " "Elaborating entity \"cpu\" for hierarchy \"cpu:CPU\"" {  } { { "lab7_top.v" "CPU" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572320715536 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 cpu.v(23) " "Verilog HDL assignment warning at cpu.v(23): truncated value with size 32 to match size of target (9)" {  } { { "cpu.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/cpu.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572320715537 "|lab7_top|cpu:CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:CPU\|vDFFE:Instruction_Register " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:CPU\|vDFFE:Instruction_Register\"" {  } { { "cpu.v" "Instruction_Register" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/cpu.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572320715565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Dec cpu:CPU\|Instruction_Dec:ID1 " "Elaborating entity \"Instruction_Dec\" for hierarchy \"cpu:CPU\|Instruction_Dec:ID1\"" {  } { { "cpu.v" "ID1" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/cpu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572320715566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeAndRead_Mux cpu:CPU\|Instruction_Dec:ID1\|writeAndRead_Mux:M1 " "Elaborating entity \"writeAndRead_Mux\" for hierarchy \"cpu:CPU\|Instruction_Dec:ID1\|writeAndRead_Mux:M1\"" {  } { { "cpu.v" "M1" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/cpu.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572320715573 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cpu.v(93) " "Verilog HDL Case Statement information at cpu.v(93): all case item expressions in this case statement are onehot" {  } { { "cpu.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/cpu.v" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1572320715574 "|lab7_top|cpu:CPU|Instruction_Dec:ID1|writeAndRead_Mux:M1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM cpu:CPU\|FSM:stateMachine " "Elaborating entity \"FSM\" for hierarchy \"cpu:CPU\|FSM:stateMachine\"" {  } { { "cpu.v" "stateMachine" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/cpu.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572320715583 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "43 12 cpu.v(253) " "Verilog HDL assignment warning at cpu.v(253): truncated value with size 43 to match size of target (12)" {  } { { "cpu.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/cpu.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572320715584 "|lab7_top|cpu:CPU|FSM:stateMachine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu:CPU\|datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"cpu:CPU\|datapath:DP\"" {  } { { "cpu.v" "DP" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/cpu.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572320715597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_IN_Mux cpu:CPU\|datapath:DP\|Four_IN_Mux:inMuxNew " "Elaborating entity \"Four_IN_Mux\" for hierarchy \"cpu:CPU\|datapath:DP\|Four_IN_Mux:inMuxNew\"" {  } { { "datapath.v" "inMuxNew" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/datapath.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572320715598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:CPU\|datapath:DP\|regfile:REGFILE " "Elaborating entity \"regfile\" for hierarchy \"cpu:CPU\|datapath:DP\|regfile:REGFILE\"" {  } { { "datapath.v" "REGFILE" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/datapath.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572320715599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec cpu:CPU\|datapath:DP\|regfile:REGFILE\|Dec:writen " "Elaborating entity \"Dec\" for hierarchy \"cpu:CPU\|datapath:DP\|regfile:REGFILE\|Dec:writen\"" {  } { { "regfile.v" "writen" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/regfile.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572320715601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerMUX cpu:CPU\|datapath:DP\|regfile:REGFILE\|registerMUX:final " "Elaborating entity \"registerMUX\" for hierarchy \"cpu:CPU\|datapath:DP\|regfile:REGFILE\|registerMUX:final\"" {  } { { "regfile.v" "final" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/regfile.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572320715604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU cpu:CPU\|datapath:DP\|ALU:U2 " "Elaborating entity \"ALU\" for hierarchy \"cpu:CPU\|datapath:DP\|ALU:U2\"" {  } { { "datapath.v" "U2" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/datapath.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572320715605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor3 cpu:CPU\|datapath:DP\|ALU:U2\|xor3:abcXorMinus " "Elaborating entity \"xor3\" for hierarchy \"cpu:CPU\|datapath:DP\|ALU:U2\|xor3:abcXorMinus\"" {  } { { "alu.v" "abcXorMinus" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/alu.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572320715607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX cpu:CPU\|datapath:DP\|MUX:muxA " "Elaborating entity \"MUX\" for hierarchy \"cpu:CPU\|datapath:DP\|MUX:muxA\"" {  } { { "datapath.v" "muxA" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/datapath.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572320715609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter cpu:CPU\|datapath:DP\|shifter:U1 " "Elaborating entity \"shifter\" for hierarchy \"cpu:CPU\|datapath:DP\|shifter:U1\"" {  } { { "datapath.v" "U1" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/datapath.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572320715610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:CPU\|datapath:DP\|vDFFE:status " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:CPU\|datapath:DP\|vDFFE:status\"" {  } { { "datapath.v" "status" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/datapath.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572320715611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX cpu:CPU\|MUX:PCMUX " "Elaborating entity \"MUX\" for hierarchy \"cpu:CPU\|MUX:PCMUX\"" {  } { { "cpu.v" "PCMUX" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/cpu.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572320715612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:CPU\|vDFFE:ProgramCounter " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:CPU\|vDFFE:ProgramCounter\"" {  } { { "cpu.v" "ProgramCounter" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/cpu.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572320715613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:MEM " "Elaborating entity \"RAM\" for hierarchy \"RAM:MEM\"" {  } { { "lab7_top.v" "MEM" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572320715615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eq eq:mreadEQ " "Elaborating entity \"eq\" for hierarchy \"eq:mreadEQ\"" {  } { { "lab7_top.v" "mreadEQ" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572320715630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eq eq:mselEQ " "Elaborating entity \"eq\" for hierarchy \"eq:mselEQ\"" {  } { { "lab7_top.v" "mselEQ" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_top.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572320715639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triStateBuffer triStateBuffer:doutBuffer " "Elaborating entity \"triStateBuffer\" for hierarchy \"triStateBuffer:doutBuffer\"" {  } { { "lab7_top.v" "doutBuffer" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_top.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572320715649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE vDFFE:LEDtoggle " "Elaborating entity \"vDFFE\" for hierarchy \"vDFFE:LEDtoggle\"" {  } { { "lab7_top.v" "LEDtoggle" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572320715658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:H0 " "Elaborating entity \"sseg\" for hierarchy \"sseg:H0\"" {  } { { "lab7_top.v" "H0" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_top.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572320715659 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[15\]\" " "Converted tri-state node \"read_data\[15\]\" into a selector" {  } { { "regfile.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/regfile.v" 57 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572320715985 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[14\]\" " "Converted tri-state node \"read_data\[14\]\" into a selector" {  } { { "regfile.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/regfile.v" 57 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572320715985 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[13\]\" " "Converted tri-state node \"read_data\[13\]\" into a selector" {  } { { "regfile.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/regfile.v" 57 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572320715985 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[12\]\" " "Converted tri-state node \"read_data\[12\]\" into a selector" {  } { { "regfile.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/regfile.v" 57 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572320715985 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[11\]\" " "Converted tri-state node \"read_data\[11\]\" into a selector" {  } { { "regfile.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/regfile.v" 57 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572320715985 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[10\]\" " "Converted tri-state node \"read_data\[10\]\" into a selector" {  } { { "regfile.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/regfile.v" 57 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572320715985 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[9\]\" " "Converted tri-state node \"read_data\[9\]\" into a selector" {  } { { "regfile.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/regfile.v" 57 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572320715985 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[8\]\" " "Converted tri-state node \"read_data\[8\]\" into a selector" {  } { { "regfile.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/regfile.v" 57 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572320715985 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[7\]\" " "Converted tri-state node \"read_data\[7\]\" into a selector" {  } { { "regfile.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/regfile.v" 57 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572320715985 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[6\]\" " "Converted tri-state node \"read_data\[6\]\" into a selector" {  } { { "regfile.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/regfile.v" 57 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572320715985 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[5\]\" " "Converted tri-state node \"read_data\[5\]\" into a selector" {  } { { "regfile.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/regfile.v" 57 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572320715985 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[4\]\" " "Converted tri-state node \"read_data\[4\]\" into a selector" {  } { { "regfile.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/regfile.v" 57 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572320715985 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[3\]\" " "Converted tri-state node \"read_data\[3\]\" into a selector" {  } { { "regfile.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/regfile.v" 57 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572320715985 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[2\]\" " "Converted tri-state node \"read_data\[2\]\" into a selector" {  } { { "regfile.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/regfile.v" 57 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572320715985 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[1\]\" " "Converted tri-state node \"read_data\[1\]\" into a selector" {  } { { "regfile.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/regfile.v" 57 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572320715985 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[0\]\" " "Converted tri-state node \"read_data\[0\]\" into a selector" {  } { { "regfile.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/regfile.v" 57 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572320715985 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1572320715985 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:MEM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:MEM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572320716184 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572320716184 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572320716184 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572320716184 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572320716184 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572320716184 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572320716184 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572320716184 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572320716184 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572320716184 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572320716184 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572320716184 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572320716184 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572320716184 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab7_top.ram0_RAM_15119.hdl.mif " "Parameter INIT_FILE set to db/lab7_top.ram0_RAM_15119.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572320716184 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572320716184 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1572320716184 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1572320716184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:MEM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"RAM:MEM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572320716237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:MEM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"RAM:MEM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572320716237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572320716237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572320716237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572320716237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572320716237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572320716237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572320716237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572320716237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572320716237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572320716237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572320716237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572320716237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572320716237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572320716237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab7_top.ram0_RAM_15119.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab7_top.ram0_RAM_15119.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572320716237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572320716237 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572320716237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_65r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_65r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_65r1 " "Found entity 1: altsyncram_65r1" {  } { { "db/altsyncram_65r1.tdf" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/db/altsyncram_65r1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572320716279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572320716279 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "lab7_top.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572320716670 "|lab7_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "lab7_top.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572320716670 "|lab7_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "lab7_top.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572320716670 "|lab7_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "lab7_top.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572320716670 "|lab7_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "lab7_top.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572320716670 "|lab7_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "lab7_top.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572320716670 "|lab7_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "lab7_top.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572320716670 "|lab7_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "lab7_top.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572320716670 "|lab7_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "lab7_top.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572320716670 "|lab7_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "lab7_top.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572320716670 "|lab7_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "lab7_top.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572320716670 "|lab7_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "lab7_top.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572320716670 "|lab7_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "lab7_top.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572320716670 "|lab7_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "lab7_top.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572320716670 "|lab7_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "lab7_top.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572320716670 "|lab7_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "lab7_top.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572320716670 "|lab7_top|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572320716670 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572320716744 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/output_files/lab7_top.map.smsg " "Generated suppressed messages file D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/output_files/lab7_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572320717587 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572320717712 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572320717712 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab7_top.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572320717805 "|lab7_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab7_top.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572320717805 "|lab7_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab7_top.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572320717805 "|lab7_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab7_top.v" "" { Text "D:/Users/Roy Du/Documents/Homework/CPEN 211/labs/lab7/lab7_top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572320717805 "|lab7_top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1572320717805 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "575 " "Implemented 575 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572320717807 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572320717807 ""} { "Info" "ICUT_CUT_TM_LCELLS" "493 " "Implemented 493 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572320717807 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1572320717807 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572320717807 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572320717841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 28 20:45:17 2019 " "Processing ended: Mon Oct 28 20:45:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572320717841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572320717841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572320717841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572320717841 ""}
