#!/usr/bin/env python3
"""Generate data/languages/c6000_decode.sinc from the SPRUFE8B-derived
encoding table (see tools/build_encodings.py).

The generated file contains SLEIGH constructors for documented opcodes and
the legal short-memory addressing modes.
Operands are rendered with the shared tables defined in c6000.sinc; the unit
suffix comes from the opcode-map section itself, not from guesswork.

Usage:  python3 tools/gen_decode.py
"""
import json
import os
import re
import sys

ROOT = os.path.dirname(os.path.dirname(os.path.abspath(__file__)))
SRC = os.path.join(ROOT, ".research/encodings_resolved.json")
ALIASES = os.path.join(ROOT, ".research/aliases.json")
OUT = os.path.join(ROOT, "data/languages/c6000_decode.sinc")

# Mnemonics with hand-written semantics, defined in c6000_semantics.sinc.
SEMANTIC_MNEMONICS = set()
# Encodings written by hand in c6000_manual.sinc.
HAND_WRITTEN = {"BNOP", "MVC", "SPLOOP", "SPLOOPD", "SPLOOPW", "SPKERNEL",
                "SPKERNELR", "SPMASK", "SPMASKR", "CPKT"}
sem_path = os.path.join(ROOT, "data/languages/c6000_semantics.sinc")
if os.path.exists(sem_path):
    for line in open(sem_path):
        m = re.match(r"^#\s*SEM:\s*([A-Z0-9_]+)", line)
        if m:
            SEMANTIC_MNEMONICS.add(m.group(1))

WILD = {"creg", "z"}
UNIT_LETTERS = (".L", ".S", ".M", ".D")

MEMORY_SUFFIX = {
    "LDB": "B", "LDBU": "B", "STB": "B", "STBU": "B",
    "LDH": "H", "LDHU": "H", "STH": "H", "STHU": "H",
    "LDW": "W", "STW": "W", "LDDW": "D", "STDW": "D",
    "LDNW": "W", "STNW": "W", "LDNDW": "N", "STNDW": "N",
}


def memory_operand(mnem, fields):
    names = {f["name"] for f in fields}
    long_form = "off15" in names or "ucst15" in names
    return ("MemLong" if long_form else "MemReg") + MEMORY_SUFFIX.get(mnem, "W")


def unit_letter(text):
    for u in UNIT_LETTERS:
        if u in text:
            return u[1]
    return None


def load():
    data = json.load(open(SRC))
    aliases = json.load(open(ALIASES))
    aliases.pop("NOT", None)  # NOT has its own unary encoding
    return data, aliases


def bitname(lo):
    return "i%d" % lo


def pattern_of(fields, opvalue):
    """Return the conjunction of constant bit constraints."""
    terms = []
    for f in sorted(fields, key=lambda f: f["lo"] if f["lo"] is not None else 99):
        if f["const"] is not None:
            terms.append("%s=%s" % (bitname(f["lo"]), f["const"]))
        elif f["name"] == "op" and opvalue is not None:
            hi, lo = f["hi"], f["lo"]
            if len(opvalue) != hi - lo + 1:
                return None
            for k, ch in enumerate(opvalue):
                terms.append("%s=%s" % (bitname(lo + (hi - lo) - k), ch))
    return terms


def operands_for(syntax, fields, mnem):
    """Map the manual's operand list onto SLEIGH operand symbols."""
    names = {f["name"] for f in fields}
    if "baseR" in names:
        mem = memory_operand(mnem, fields)
        reg = "Dst" if "dst" in names else "StoreSrc"
        return [mem, reg] if mnem.startswith("LD") else [reg, mem]
    op = re.search(r"\)\s*(.*)$", syntax)
    if not op:
        # unitless form: everything after the mnemonic is the operand list
        tail = syntax[len(mnem):].strip()
        if not tail:
            return []
        op = re.match(r"(.*)$", tail)
    ops = op.group(1).strip()
    ops = ops.split(" (")[0].strip()  # drop trailing "(if ...)" commentary
    if not ops:
        return []
    parts = [p.strip() for p in ops.split(",")]
    out = []
    for p in parts:
        if p.startswith("*"):
            out.append(memory_operand(mnem, fields))
            continue
        base = re.split(r"[:_]", p.replace("_o", "").replace("_e", ""))[0]
        base = base.strip()
        if base == "src1":
            out.append("Src1")
        elif base == "src2":
            out.append("Src2")
        elif base == "src":
            out.append("StoreSrc" if mnem.startswith("ST") else "Src2")
        elif base == "dst":
            out.append("Dst")
        elif base == "cst":
            if "cst16" in names:
                out.append("Cst16")
            else:
                field = next((f for f in fields if f["name"] == "cst5"), None)
                out.append("Cst5Hi" if field and field["lo"] == 18 else "Cst5")
        elif base == "csta":
            out.append("Csta")
        elif base == "cstb":
            out.append("Cstb")
        elif base == "label":
            out.append("BranchTarget")
        elif base in ("A3/B3", "B3"):
            out.append('"B3"')   # display-only literal; B3 is written by the macro
        elif base == "A0/B0":
            out.append('"A0"')
        elif base == "[count]":
            out.append("Nbit")
        elif base == "unitmask":
            out.append("UCst5")
        else:
            return None
    return out


def main():
    data, aliases = load()
    lines = []
    w = lines.append
    w("#  GENERATED FILE - do not edit by hand.")
    w("#  Produced by tools/gen_decode.py from the SPRUFE8B section 3.12 opcode")
    w("#  tables (see tools/build_encodings.py and NOTICE.md).")
    w("#")
    w("#  Constructors cover documented opcodes and legal short-memory modes.")
    w("#  Patterns carry the exact")
    w("#  constant bits of the opcode map; `c_is16=0` restricts them to")
    w("#  non-compact instruction slots.")
    w("")
    n = 0
    skipped = []
    placeholder_mnemonics = set()
    seen_patterns = {}
    dropped = []
    for rec in data:
        name = rec["name"]
        if name in aliases or name in HAND_WRITTEN:
            continue
        for u in rec["units"]:
            if u["leftover"] != 0:
                skipped.append((name, u["heading"], "leftover"))
                continue
            fields = u["fields"]
            heading = u["heading"]
            unit_syn = rec.get("unit_syntax", "")
            ul = unit_letter(heading) or unit_letter(unit_syn)
            names = {f["name"] for f in fields}
            # The PDF extractor folds the following MVKH/MVKLH page into
            # MVK's record.  Its h=1 encoding is MVKH on the .S unit; h=0
            # is the already emitted MVK/MVKL low-half encoding.  Letting
            # the h field float creates a bogus, broad MVK.L constructor.
            upper_half_move = name == "MVK" and "h" in names
            if upper_half_move:
                ul = "S"
            if "baseR" in names and not name.startswith(("LD", "ST")):
                raise ValueError(
                    f"{name}: memory opcode diagram attached to a nonmemory "
                    "instruction; check grouped headings in build_encodings.py")
            memory = name.startswith(("LD", "ST")) and ul == "D"
            short_memory = memory and "baseR" in names
            long_memory = memory and ("ucst15" in names or "off15" in names)
            # Short .D memory instructions use y for the unit and s for the
            # data register file. Long memory instructions execute on .D2;
            # their y bit chooses B14 or B15. .D arithmetic uses s for the
            # unit side (SPRUFE8B Table C-2 and the instruction formats).
            side_name = "y" if short_memory else "s"
            dyn_side = any(f["name"] == side_name for f in fields)

            opf = [f for f in fields if f["name"] == "op"]
            if opf and not u["opcodes"]:
                raise ValueError(
                    f"{name}: unconstrained op field would decode reserved "
                    "opcodes as valid instructions")
            variants = [None]
            if u["opcodes"] and opf:
                variants = [o["opfield"] for o in u["opcodes"]]
            if short_memory:
                variants = [(v, mode) for v in variants for mode in
                            (0x0, 0x1, 0x4, 0x5, 0x8, 0x9,
                             0xA, 0xB, 0xC, 0xD, 0xE, 0xF)]
            else:
                variants = [(v, None) for v in variants]

            # operand list from the primary syntax line
            syntax = None
            for i, s in enumerate(rec["syntax"]):
                if re.match(r"^Syntax\s", s):
                    cand = re.sub(r"^Syntax\s+", "", s).strip()
                    if not cand and i + 1 < len(rec["syntax"]):
                        cand = rec["syntax"][i + 1].strip()
                    syntax = cand
                    break
            if syntax is None:
                mnem = name
                ops = None
            else:
                mnem = re.split(r"[(\s]", syntax)[0]
                ops = operands_for(syntax, fields, mnem)
            if upper_half_move:
                mnem = "MVKH"
                ops = ["Cst16", "Dst"]
            if mnem == "SADDSU2":
                # TI lists this reversed-operand pseudo-operation before
                # the encoded SADDUS2 form. Display the canonical opcode.
                mnem = "SADDUS2"
                ops = ["Src1", "Src2", "Dst"]
            if mnem == "MPYILR":
                # The manual lists this reversed-operand pseudo-operation
                # before the encoded MPYLIR instruction. Keep the canonical
                # spelling and its encoded source order.
                mnem = "MPYLIR"
                ops = ["Src1", "Src2", "Dst"]
            if name in {"CLR", "EXT", "EXTU", "SET"} and "src1" in names:
                # The primary syntax line is the immediate form; the sibling
                # opcode diagram uses a packed register instead of csta/cstb.
                ops = ["Src2", "Src1", "Dst"]
            if name in {"CLR", "EXT", "EXTU", "SET"} and "csta" in names:
                # In the immediate format bit 12 belongs to cstb, not to a
                # cross-path selector. The source is always on the unit side.
                ops[0] = "Src2Local"
            if mnem in {"BDEC", "BPOS"}:
                ops = ["BdecTgt", "Dst"]
            if mnem == "MPYLI":
                ops = ["Src1", "Src2", "DstPair"]
            if mnem in {"MPY2", "SMPY2"}:
                ops = ["Src1", "Src2", "DstPair"]
            if mnem == "MPYHI":
                ops = ["Src1", "Src2", "DstPair"]
            if mnem in {"MPYSU4", "MPYU4"}:
                ops = ["Src1", "Src2", "DstPair"]
            if mnem in {"ADDSUB", "ADDSUB2", "SADDSUB", "SADDSUB2", "DMV"}:
                ops = ["Src1", "Src2", "DstPair"]
            if mnem == "DDOTP4":
                ops = ["Src1", "Src2", "DstPair"]
            if mnem in {"DDOTPH2", "DDOTPL2"}:
                ops = ["Src1Pair", "Src2", "DstPair"]
            if mnem in {"DDOTPH2R", "DDOTPL2R"}:
                ops = ["Src1Pair", "Src2", "Dst"]
            if mnem == "CMPY":
                ops = ["Src1", "Src2", "DstPair"]
            if mnem == "MPYSPDP":
                ops = ["Src1", "Src2Pair", "DstPair"]
            if mnem == "MPYSP2DP":
                ops = ["Src1", "Src2", "DstPair"]
            if mnem == "MPYID":
                ops = ["Src1", "Src2", "DstPair"]
            if mnem in {"MPY32U", "MPY32SU", "MPY32US"}:
                ops = ["Src1", "Src2", "DstPair"]
            if mnem == "SUBU":
                # Both opfield variants produce a signed 40-bit result in a
                # long register pair, despite the primary syntax omitting
                # the explicit dst_h:dst_l spelling.
                ops = ["Src1", "Src2", "DstPair"]
            if mnem == "MPY32" and any(f["lo"] == 9 and f["const"] == "1" for f in fields):
                ops = ["Src1", "Src2", "DstPair"]
            if mnem in {"INTDP", "INTDPU", "SPDP"}:
                ops = ["Src2", "DstPair"]
            if mnem in {"ABSDP", "RCPDP", "RSQRDP"}:
                ops = ["Src2Pair", "DstPair"]
            if mnem == "SAT":
                ops = ["Src2Pair", "Dst"]
            if mnem == "SHFL3":
                ops = ["Src1", "Src2", "DstPair"]
            if mnem in {"DPACK2", "DPACKX2"}:
                ops = ["Src1", "Src2", "DstPair"]
            if mnem == "MPY2IR":
                ops = ["Src1", "Src2", "DstPair"]
            if mnem in {"DPINT", "DPTRUNC"}:
                ops = ["Src2PairDpsp", "Dst"]
            if mnem == "DPSP":
                ops = ["Src2PairDpsp", "Dst"]
            if mnem in {"ADDDP", "MPYDP"}:
                ops = ["Src1Pair", "Src2Pair", "DstPair"]
            if mnem == "SUBDP":
                ops = ["Src1Pair", "Src2Pair", "DstPair"]
            if mnem in {"CMPEQDP", "CMPGTDP", "CMPLTDP"}:
                ops = ["Src1Pair", "Src2Pair", "Dst"]
            if ops is None:
                names = {f["name"] for f in fields}
                if "baseR" in names:
                    mem = memory_operand(mnem, fields)
                    reg = "Dst" if "dst" in names else "StoreSrc"
                    ops = [mem, reg] if mnem.startswith("LD") else [reg, mem]
                elif syntax is None:
                    skipped.append((name, heading, "no-syntax"))
                    continue
                else:
                    skipped.append((name, heading, "operand-map"))
                    continue
            if mnem in {"LDDW", "STDW", "LDNDW", "STNDW"} and "baseR" in names:
                pair = ("DstPair" if mnem.startswith("LD") else "StoreSrcPair")
                if mnem in {"LDNDW", "STNDW"}:
                    pair += "N"
                mem = memory_operand(mnem, fields)
                ops = [mem, pair] if mnem.startswith("LD") else [pair, mem]
            if mnem == "ADDKPC":
                ops = ["AKPCDisp", "Dst", "AKPCNop"]
            if mnem in {"ADDAB", "ADDAH", "ADDAW"} and "ucst15" in names:
                ops = ["BaseLong", "UCst15", "Dst"]
            if mnem in {"ADDAB", "ADDAH", "ADDAW", "ADDAD",
                        "SUBAB", "SUBAH", "SUBAW"} and "ucst15" not in names:
                # These .D opcode maps have no x field. Bit 12 belongs to
                # the opfield, so src2 must stay on the unit's local side.
                ops[0] = "Src2Local"
            if mnem in {"SHR2", "SHRU2"} and "cst form" in heading:
                ops[1] = "UCst5"

            base_ops = ops
            variant_units = {
                o["opfield"]: unit_letter(o.get("unit_cell", ""))
                for o in u["opcodes"]
            }
            for v, mem_mode in variants:
                ops = list(base_ops) if base_ops is not None else None
                variant_ul = variant_units.get(v) or ul
                if mnem == "NORM" and v == "1100000":
                    # This opfield is the 64-bit src2_h:src2_l form.
                    ops = ["Src2Pair", "Dst"]
                if mnem == "NEG" and ul == "L" and v == "0100100":
                    ops = ["Src2PairLocal", "DstPair"]
                if mnem == "ABS" and ul == "L" and v == "0111000":
                    ops = ["Src2PairLocal", "DstPair"]
                if mnem == "MV" and ul == "L" and "not used" in heading:
                    # This fixed .L form moves a 40-bit register pair.
                    ops = ["Src2PairLocal", "DstPair"]
                if mnem in {"MPY", "MPYSU"} and v in {"11000", "11110"}:
                    ops[0] = "SCst5"
                if mnem == "MPYI" and v == "00110":
                    # Figure E-4 and the MPYI opcode table use a signed
                    # five-bit immediate in this variant, not an A/B source.
                    ops[0] = "SCst5"
                if mnem == "MPYID":
                    ops[0] = "SCst5" if v == "01100" else "Src1"
                if mnem == "SADD":
                    if v == "0110001":
                        ops = ["Src1X", "Src2PairLocal", "DstPair"]
                    elif v == "0110000":
                        ops = ["SCst5", "Src2PairLocal", "DstPair"]
                    elif v == "0010010":
                        ops = ["SCst5", "Src2", "Dst"]
                if mnem == "SSUB":
                    if v == "0011111":
                        ops = ["Src1X", "Src2Local", "Dst"]
                    elif v == "0001110":
                        ops = ["SCst5", "Src2", "Dst"]
                    elif v == "0101100":
                        ops = ["SCst5", "Src2PairLocal", "DstPair"]
                if mnem == "DOTP2" and v == "01011":
                    ops = ["Src1", "Src2", "DstPair"]
                if mnem == "ROTL" and v == "11110":
                    ops[1] = "UCst5"
                if mnem == "LMBD" and v == "1101010":
                    ops[0] = "Cst5"
                if mnem in {"ADD", "SUB"}:
                    if ul == "L":
                        op = int(v, 2)
                        if mnem == "ADD":
                            ops = {
                                0x03: ["Src1", "Src2", "Dst"],
                                0x23: ["Src1", "Src2", "DstPair"],
                                0x21: ["Src1X", "Src2PairLocal", "DstPair"],
                                0x02: ["SCst5", "Src2", "Dst"],
                                0x20: ["SCst5", "Src2PairLocal", "DstPair"],
                            }[op]
                        else:
                            ops = {
                                0x07: ["Src1", "Src2", "Dst"],
                                0x17: ["Src1X", "Src2Local", "Dst"],
                                0x27: ["Src1", "Src2", "DstPair"],
                                0x37: ["Src1X", "Src2Local", "DstPair"],
                                0x06: ["SCst5", "Src2", "Dst"],
                                0x24: ["SCst5", "Src2PairLocal", "DstPair"],
                            }[op]
                    elif ul == "S":
                        if v in {"000110", "010110"}:
                            ops[0] = "SCst5"
                    elif ul == "D":
                        if "cross path" in heading and "not used" not in heading:
                            if mnem == "ADD" and "with a constant" in heading:
                                ops = ["Src2", "SCst5", "Dst"]
                            else:
                                ops = ["Src1", "Src2", "Dst"]
                        else:
                            ops = ["Src2Local", "UCst5" if v in
                                   {"010010", "010011"} else "Src1", "Dst"]
                if ul == "L" and mnem in {
                        "ADDU", "CMPEQ", "CMPGT", "CMPLT", "CMPGTU", "CMPLTU"}:
                    op = int(v, 2)
                    if mnem == "ADDU":
                        ops = (["Src1", "Src2", "DstPair"] if op == 0x2b
                               else ["Src1X", "Src2PairLocal", "DstPair"])
                    else:
                        signed = mnem in {"CMPEQ", "CMPGT", "CMPLT"}
                        immediate = (op & 1) == 0
                        pair_source = (op & 3) in {0, 1}
                        ops = ["SCst5" if signed else "UCst5"] if immediate \
                            else ["Src1X" if pair_source else "Src1"]
                        ops += ["Src2PairLocal" if pair_source else "Src2",
                                "Dst"]
                if mnem in {"SHL", "SHR", "SHRU"} and ul == "S":
                    shift_op = int(v, 2)
                    # SPRUFE8B SHL/SHR/SHRU opcode maps distinguish a
                    # register count from ucst5, and a 32-bit destination
                    # from the 40-bit local register-pair forms.
                    immediate = shift_op in {
                        "SHL": {0x32, 0x30, 0x12},
                        "SHR": {0x36, 0x34},
                        "SHRU": {0x26, 0x24},
                    }[mnem]
                    pair_source = shift_op in {
                        "SHL": {0x31, 0x30},
                        "SHR": {0x35, 0x34},
                        "SHRU": {0x25, 0x24},
                    }[mnem]
                    pair_destination = pair_source or (
                        mnem == "SHL" and shift_op in {0x13, 0x12})
                    ops = ["Src2PairLocal" if pair_source else "Src2",
                           "UCst5" if immediate else "Src1",
                           "DstPair" if pair_destination else "Dst"]
                if mnem == "SUBDP" and v == "0011101":
                    # The second .L form takes encoded src1 over the cross
                    # path and computes src1 - src2.
                    ops = ["Src1PairX", "Src2PairLocal", "DstPair"]
                if mnem == "SUBDP" and v == "1110111":
                    ops = ["Src2Pair", "Src1Pair", "DstPair"]
                if mnem == "SUBSP" and v == "0010101":
                    # The second .L form routes the cross path to encoded
                    # src1; the arithmetic order remains src1 - src2.
                    ops = ["Src1X", "Src2Local", "Dst"]
                if mnem == "SUBSP" and v == "1110101":
                    # The second .S form computes encoded src2 - src1.
                    ops = ["Src2", "Src1", "Dst"]
                if mnem == "SSHL" and v == "100010":
                    ops[1] = "UCst5"
                if mnem in {"AND", "OR", "XOR"}:
                    # All three logical operations have a signed five-bit
                    # immediate form in each unit. The .D map places it in
                    # the odd opfield; .L and .S use the even opfield.
                    immediate = {
                        "AND": {"L": "1111010", "S": "011110", "D": "0111"},
                        "OR": {"L": "1111110", "S": "011010", "D": "0011"},
                        "XOR": {"L": "1101110", "S": "001010", "D": "1111"},
                    }[mnem][ul]
                    if v == immediate:
                        ops[0] = "SCst5"
                if mnem in {"ADDAB", "ADDAD", "ADDAH", "ADDAW",
                            "SUBAB", "SUBAH", "SUBAW"} and not long_memory:
                    # The .D address-arithmetic maps use src1 as either a
                    # register or an unsigned five-bit element count. The
                    # immediate opfield varies by operation (SPRUFE8B).
                    immediate = {
                        "ADDAB": "110010", "ADDAD": "111101",
                        "ADDAH": "110110", "ADDAW": "111010",
                        "SUBAB": "110011", "SUBAH": "110111",
                        "SUBAW": "111011",
                    }[mnem]
                    if v == immediate:
                        ops[1] = "UCst5"
                base = pattern_of(fields, v)
                if base is None:
                    continue
                if upper_half_move:
                    base.append("i6=1")
                if mnem in {"DPSP", "DPINT", "DPTRUNC"}:
                    # SPRUFE8B's printed opcode diagram shows zeros in
                    # bits 17..13, but its execution text uses both source
                    # ports. GNU tic6x's 1_or_2_src encoding stores the low
                    # word of the double in src1. Src2PairDpsp checks both
                    # halves of the register pair.
                    base = [bit for bit in base if not any(
                        bit.startswith(f"i{i}=") for i in range(13, 18))]
                if mnem in {"SADD", "SSUB"} and ops[-1] == "DstPair" \
                        and ops[0] == "SCst5":
                    base.append("i12=0")
                if (mnem in {"ABS", "NEG"} and ul == "L" and
                        ops[0] == "Src2PairLocal") or mnem == "SAT":
                    base.append("i12=0")
                if mnem in {"SHL", "SHR", "SHRU"} and ul == "S" \
                        and ops[0] == "Src2PairLocal":
                    base.append("i12=0")
                if mnem in {"ADD", "SUB"} and ul == "L" \
                        and ops[1] == "Src2PairLocal" \
                        and ops[0] == "SCst5":
                    base.append("i12=0")
                if ul == "L" and mnem in {
                        "CMPEQ", "CMPGT", "CMPLT", "CMPGTU", "CMPLTU"} \
                        and ops[1] == "Src2PairLocal" \
                        and ops[0] in {"SCst5", "UCst5"}:
                    base.append("i12=0")
                if short_memory:
                    base.append("mode=0x%x" % mem_mode)
                # Only use the predicate field when creg/z are真 fields.
                b2831 = [f for f in fields if f["lo"] is not None and 28 <= f["lo"] <= 31]
                fixed_pred = all(f["const"] is not None for f in b2831) if b2831 else False
                if long_memory:
                    sidefield = None
                    sides = [(None, ".2")]
                elif ul and dyn_side:
                    sidefield = "i7" if short_memory else "i1"
                    sides = [("0", ".1"), ("1", ".2")]
                elif ul:
                    b1 = [f for f in fields if f["lo"] == 1]
                    fixed = ".2" if (b1 and b1[0]["const"] == "1") else ".1"
                    if short_memory:
                        yb = [f for f in fields if f["lo"] == 7]
                        if yb and yb[0]["const"] == "1":
                            fixed = ".2"
                        elif yb and yb[0]["const"] == "0":
                            fixed = ".1"
                    sidefield = None
                    sides = [(None, fixed)]
                else:
                    sidefield = None
                    sides = [(None, "")]
                if mnem == "ADDKPC":
                    sidefield = "i1"
                    sides = [("1", ".2")]
                for sideval, suffix in sides:
                    pat = list(base)
                    if sidefield is not None:
                        pat.append("%s=%s" % (sidefield, sideval))
                    pat.append("c_is16=0")
                    pat.append("ep_phase=1")
                    if not fixed_pred:
                        pat.append("Cond")
                        # The predication table reserves creg=7. If the
                        # root opcode still matches those bits, SLEIGH may
                        # select it before CPKT and then fail inside Cond,
                        # instead of trying the packet-header constructor.
                        pat.append("creg!=7")
                    if mnem in {"ADDAB", "ADDAH", "ADDAW", "ADDAD",
                                "SUBAB", "SUBAH", "SUBAW"} and "ucst15" not in names:
                        pat.append("src2_idx")
                    if short_memory and mnem in {"LDNW", "LDNDW", "STNW", "STNDW"}:
                        pat.append("base_idx")
                    # SLEIGH links a display operand to its family symbol only
                    # when the symbol also occurs in the bit pattern.
                    for op in ops or []:
                        if not op.startswith('"'):
                            pat.append(op)
                    if short_memory and mem_mode >= 0x8:
                        # The operand computes an update candidate; commit it
                        # after the transfer so src == baseR reads the old
                        # value.  Post modes use the old base as the address.
                        pat.append("BaseReg")
                    disp = mnem + (("." + variant_ul + suffix[1:]) if variant_ul else "")
                    if not fixed_pred:
                        disp = '^Cond^"' + disp + '"'
                    if ops:
                        disp += " " + ", ".join(ops)
                    if mnem == "CALLP" and suffix == ".1":
                        disp = disp.replace('"B3"', '"A3"')
                    if mnem == "ADDKPC":
                        # Display the PC-relative target while keeping the raw
                        # signed displacement as the semantic macro input.
                        disp = disp.replace("AKPCDisp", "AKPCTgt", 1)
                        pat.append("AKPCTgt")
                    if mnem in {"BDEC", "BPOS"}:
                        if mnem == "BDEC":
                            sem = "if (Dst s< 0) goto <done>; Dst = Dst - 1; goto BdecTgt; <done>"
                        else:
                            sem = "if (Dst s< 0) goto <done>; goto BdecTgt; <done>"
                    elif mnem in SEMANTIC_MNEMONICS:
                        args = ", ".join(o for o in (ops or []) if not o.startswith(chr(34)))
                        macro = "c6000_sem_%s" % mnem.lower()
                        if mnem in {"ABS", "NEG", "MV"} and ul == "L" \
                                and ops[-1] == "DstPair":
                            macro += "40"
                        if mnem == "ABS":
                            args += ", %d" % (1 if suffix == ".1" else 2)
                        if mnem in {"ADD", "SUB"} and ul == "L" \
                                and ops[-1] == "DstPair":
                            macro += "40_pair" if ops[1] == "Src2PairLocal" \
                                else "40_32"
                        if mnem == "ADDU" and ul == "L":
                            macro += "40_pair" if ops[1] == "Src2PairLocal" \
                                else "40_32"
                        if mnem in {"CMPEQ", "CMPGT", "CMPLT",
                                    "CMPGTU", "CMPLTU"} and ul == "L" \
                                and ops[1] == "Src2PairLocal":
                            macro += "40"
                        if mnem in {"SHL", "SHR", "SHRU"} and ul == "S" \
                                and ops[0] == "Src2PairLocal":
                            macro += "40"
                        elif mnem == "SHL" and ul == "S" \
                                and ops[-1] == "DstPair":
                            macro += "_to40"
                        if mnem in {"SPINT", "SPTRUNC"}:
                            macro = "c6000_sem_sp_to_int"
                            args += ", %d, %d" % (
                                0 if suffix == ".1" else 16,
                                0 if mnem == "SPINT" else 1)
                        if mnem in {"DPINT", "DPTRUNC"}:
                            macro = "c6000_sem_dp_to_int"
                            args += ", %d, %d" % (
                                0 if suffix == ".1" else 16,
                                0 if mnem == "DPINT" else 1)
                        if mnem in {"RCPSP", "RSQRSP", "RCPDP", "RSQRDP"}:
                            macro = ("c6000_sem_recip_dp" if mnem.endswith("DP")
                                     else "c6000_sem_recip_sp")
                            args += ", %d, %d" % (
                                0 if suffix == ".1" else 16,
                                1 if mnem.startswith("RSQR") else 0)
                        if mnem in {"ABSDP", "ABSSP", "SPDP", "DPSP"}:
                            args += ", %d" % (0 if suffix == ".1" else 16)
                        if mnem in {"INTSP", "INTSPU"}:
                            macro = "c6000_sem_int_to_sp"
                            args += ", %d, %d" % (
                                0 if suffix == ".1" else 16,
                                1 if mnem == "INTSPU" else 0)
                        if mnem in {"MPYSP", "MPYSP2DP"}:
                            args += ", %d" % (0 if suffix == ".1" else 16)
                        if mnem in {"MPYDP", "MPYSPDP"}:
                            args += ", %d" % (0 if suffix == ".1" else 16)
                        if mnem in {"ADDDP", "SUBDP"}:
                            macro = "c6000_sem_addsub_dp"
                            # Status bits refer to encoded source ports even
                            # for the SUBDP forms that compute src2-src1.
                            if mnem == "SUBDP" and v == "1110111":
                                source1, source2 = ops[1], ops[0]
                            else:
                                source1, source2 = ops[0], ops[1]
                            args = "%s, %s, DstPair, %d, %d, %d" % (
                                source1, source2,
                                0 if suffix == ".1" else 16,
                                1 if mnem == "SUBDP" else 0,
                                1 if mnem == "SUBDP" and v == "1110111" else 0)
                        if mnem in {"ADDSP", "SUBSP"}:
                            macro = "c6000_sem_addsub_sp"
                            # Source status bits name the encoded source
                            # ports, including SUBSP's reverse forms.
                            source_a = "Src1X" if mnem == "SUBSP" and v == "0010101" else "Src1"
                            source_b = "Src2Local" if mnem == "SUBSP" and v == "0010101" else "Src2"
                            args = "%s, %s, Dst, %d, %d, %d" % (source_a, source_b,
                                0 if suffix == ".1" else 16,
                                1 if mnem == "SUBSP" else 0,
                                1 if mnem == "SUBSP" and v == "1110101" else 0)
                        if mnem in {"CMPEQSP", "CMPGTSP", "CMPLTSP",
                                    "CMPEQDP", "CMPGTDP", "CMPLTDP"}:
                            macro = ("c6000_sem_compare_dp" if mnem.endswith("DP")
                                     else "c6000_sem_compare_sp")
                            args += ", %d, %d" % (
                                0 if suffix == ".1" else 16,
                                {"CMPEQ": 0, "CMPGT": 1, "CMPLT": 2}[mnem[:-2]])
                        if mnem == "SAT":
                            args += ", %d" % (1 if suffix == ".1" else 2)
                        if mnem == "GMPY":
                            args += ", %d" % (1 if suffix == ".1" else 2)
                        if mnem in {"MPY2IR", "SMPY32"}:
                            args += ", %d" % (0x10 if suffix == ".1" else 0x20)
                        if mnem == "RPACK2":
                            args += ", %d" % (4 if suffix == ".1" else 8)
                        if mnem == "MPY32":
                            macro += "_64" if ops[-1] == "DstPair" else "_32"
                        if mnem == "DOTP2":
                            macro += "_64" if ops[-1] == "DstPair" else "_32"
                        if mnem in {"SADD", "SSUB"}:
                            macro += "40" if ops[-1] == "DstPair" else "32"
                        if mnem == "SADDSUB":
                            args += ", %d" % (1 if suffix == ".1" else 2)
                        if mnem in {"CMPY", "CMPYR", "CMPYR1", "DDOTPH2", "DDOTPH2R", "DDOTPL2", "DDOTPL2R"}:
                            args += ", %d" % (0x10 if suffix == ".1" else 0x20)
                        if mnem in {"CLR", "EXT", "EXTU", "SET"} and "src1" in names:
                            macro += "_r"
                        if mnem == "NORM":
                            macro += "40" if v == "1100000" else "32"
                        if mnem in {"ADDAB", "ADDAH", "ADDAW", "ADDAD",
                                    "SUBAB", "SUBAH", "SUBAW"} and "ucst15" not in names:
                            macro += "_circ"
                            args += ", src2_idx, %d" % (0 if suffix == ".1" else 1)
                        if short_memory and mnem in {"LDNW", "LDNDW", "STNW", "STNDW"}:
                            args += ", base_idx, %d" % (0 if suffix == ".1" else 1)
                        if mnem == "B" and ops and ops[0] != "BranchTarget":
                            macro = "c6000_sem_b_ind"
                        sem = "%s(%s);" % (macro, args)
                        # A branch hidden inside a macro is emitted as a
                        # computed jump by SLEIGH. Keep direct targets in
                        # the constructor so Ghidra records branch flow.
                        if mnem == "B" and ops and ops[0] == "BranchTarget":
                            sem = "goto BranchTarget;"
                        elif mnem == "CALLP" and ops and ops[0] == "BranchTarget":
                            sem = ("A3" if suffix == ".1" else "B3") + \
                                " = inst_start + 24; call BranchTarget;"
                        elif mnem == "MVK" and ops:
                            width = "5" if ops[0] == "Cst5" else "16"
                            sem = "c6000_sem_mvk%s(%s);" % (width, args)
                    else:
                        sem = "c6000_unimpl_%s();" % mnem.lower()
                    if short_memory:
                        mem = memory_operand(mnem, fields)
                        if mem_mode in (0xA, 0xB, 0xE, 0xF):
                            sem = sem.replace(mem, "BaseReg")
                        if mem_mode >= 0x8:
                            sem += f" BaseReg = {mem};"
                    if not fixed_pred:
                        sem = "if (Cond == 0) goto <skip>; %s <skip>" % sem
                    if mnem == "B" and ops and ops[0] == "BranchTarget":
                        # Emit an unguarded direct branch for the always-true
                        # predicate. A constant Cond export inside a p-code
                        # branch still makes Ghidra classify the instruction
                        # as a conditional jump.
                        plain_pat = [term for term in pat
                                     if term not in {"Cond", "creg!=7"}]
                        plain_pat += ["creg=0", "z=0"]
                        plain_disp = "B." + variant_ul + suffix[1:] + " BranchTarget"
                        w(":%s is %s { goto BranchTarget; }" %
                          (plain_disp, " & ".join(plain_pat)))
                        n += 1
                        pat.append("creg!=0")
                    elif mnem == "B" and ops and ops[0] != "BranchTarget":
                        # Keep indirect B conservative during code discovery,
                        # then switch unpredicated branches to terminal p-code
                        # in C6000RegisterBranchAnalyzer. Both variants must
                        # be generated here; editing the .sinc alone is lost
                        # the next time this generator runs.
                        terminal_pat = [term for term in pat
                                        if term not in {"Cond", "creg!=7"}]
                        terminal_pat += ["creg=0", "z=0", "c_branch_terminal=1"]
                        terminal_disp = "B." + variant_ul + suffix[1:] + " " + ops[0]
                        w(":%s is %s { c6000_sem_b_ind(%s); }" %
                          (terminal_disp, " & ".join(terminal_pat), ops[0]))
                        n += 1
                        pat.append("c_branch_terminal=0")
                    key = tuple(sorted(pat))
                    if key in seen_patterns:
                        # Same encoding can be listed again as a pseudo-op.
                        # Keep the first (manual order), even when both
                        # spellings were normalized to the same mnemonic.
                        if seen_patterns[key] != mnem:
                            dropped.append((mnem, seen_patterns[key]))
                        continue
                    seen_patterns[key] = mnem
                    if "c6000_unimpl_" in sem:
                        placeholder_mnemonics.add(mnem)
                    w(":%s is %s { %s }" % (disp, " & ".join(pat), sem))
                    n += 1
        w("")
    open(OUT, "w").write("\n".join(lines))

    # declare one placeholder userop per unimplemented mnemonic
    ph = os.path.join(ROOT, "data/languages/c6000_placeholders.sinc")
    with open(ph, "w") as f:
        f.write("#  GENERATED FILE - do not edit by hand.\n")
        f.write("#  One user-defined p-code operation per instruction whose\n")
        f.write("#  semantics are not yet modelled.  tools/gen_decode.py emits a\n")
        f.write("#  call to the matching op so that unmodelled instructions are\n")
        f.write("#  explicit, greppable markers rather than silently wrong data\n")
        f.write("#  flow.  The corpus test counts how often each is reached.\n")
        if placeholder_mnemonics:
            f.write("\n")
        for m in sorted(placeholder_mnemonics):
            f.write("define pcodeop c6000_unimpl_%s;\n" % m.lower())
    sys.stderr.write("wrote %s: %d constructors, %d skipped\n"
                     % (OUT, n, len(skipped)))
    for s in skipped:
        sys.stderr.write("  skipped %s %s (%s)\n" % s)
    for a, b in dropped:
        sys.stderr.write("  duplicate encoding: %s kept as %s\n" % (b, a))


if __name__ == "__main__":
    main()
