/*
 * Copyright (c) 2024 Realtek Semiconductor Corp.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <mem.h>
#include <freq.h>
#include <arm/armv8-m.dtsi>

/ {
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-m33";
			reg = <0>;
			d-cache-line-size = <32>;
			#address-cells = <1>;
			#size-cells = <1>;
		};
	};

	clocks {
		clk_sys: clk_sys {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <DT_FREQ_M(500)>;
		};
	};

	soc {
		sram0: memory@70100000 {
			compatible = "mmio-sram";
			reg = <0x70100000 0x06F00000>;
		};

		pinctrl: pinctrl@40009850 {
			compatible = "realtek,amebapro2-pinctrl";
			reg = <0x40009850 0x24>;
		};

		loguart: serial@40040400 {
			compatible = "realtek,amebapro2-loguart";
			reg = <0x40040400 0x400>;
			interrupts = <10 0>;
			current-speed = <115200>;
			status = "disabled";
		};

		spi0: spi@40042800 {
			compatible = "realtek,amebapro2-spi";
			reg = <0x40042800 0x400>;
			interrupts = <18 0>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};
	};
};

&nvic {
	arm,num-irq-priority-bits = <4>;
};
