// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _fft_streaming_HH_
#define _fft_streaming_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "bit_reverse25.h"
#include "fft_stage_126.h"
#include "fft_stage_127.h"
#include "fft_stage_128.h"
#include "fft_stage_129.h"
#include "fft_stage_130.h"
#include "fft_stage_131.h"
#include "fft_stage_132.h"
#include "fft_stage_133.h"
#include "fft_stage_134.h"
#include "fft_stage35.h"
#include "fft_streaming_StaBew.h"
#include "fft_streaming_StaCeG.h"

namespace ap_rtl {

struct fft_streaming : public sc_module {
    // Port declarations 46
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_out< sc_lv<10> > X_R_V_address0;
    sc_out< sc_logic > X_R_V_ce0;
    sc_out< sc_lv<22> > X_R_V_d0;
    sc_in< sc_lv<22> > X_R_V_q0;
    sc_out< sc_logic > X_R_V_we0;
    sc_out< sc_lv<10> > X_R_V_address1;
    sc_out< sc_logic > X_R_V_ce1;
    sc_out< sc_lv<22> > X_R_V_d1;
    sc_in< sc_lv<22> > X_R_V_q1;
    sc_out< sc_logic > X_R_V_we1;
    sc_out< sc_lv<10> > X_I_V_address0;
    sc_out< sc_logic > X_I_V_ce0;
    sc_out< sc_lv<22> > X_I_V_d0;
    sc_in< sc_lv<22> > X_I_V_q0;
    sc_out< sc_logic > X_I_V_we0;
    sc_out< sc_lv<10> > X_I_V_address1;
    sc_out< sc_logic > X_I_V_ce1;
    sc_out< sc_lv<22> > X_I_V_d1;
    sc_in< sc_lv<22> > X_I_V_q1;
    sc_out< sc_logic > X_I_V_we1;
    sc_out< sc_lv<10> > OUT_R_V_address0;
    sc_out< sc_logic > OUT_R_V_ce0;
    sc_out< sc_lv<22> > OUT_R_V_d0;
    sc_in< sc_lv<22> > OUT_R_V_q0;
    sc_out< sc_logic > OUT_R_V_we0;
    sc_out< sc_lv<10> > OUT_R_V_address1;
    sc_out< sc_logic > OUT_R_V_ce1;
    sc_out< sc_lv<22> > OUT_R_V_d1;
    sc_in< sc_lv<22> > OUT_R_V_q1;
    sc_out< sc_logic > OUT_R_V_we1;
    sc_out< sc_lv<10> > OUT_I_V_address0;
    sc_out< sc_logic > OUT_I_V_ce0;
    sc_out< sc_lv<22> > OUT_I_V_d0;
    sc_in< sc_lv<22> > OUT_I_V_q0;
    sc_out< sc_logic > OUT_I_V_we0;
    sc_out< sc_lv<10> > OUT_I_V_address1;
    sc_out< sc_logic > OUT_I_V_ce1;
    sc_out< sc_lv<22> > OUT_I_V_d1;
    sc_in< sc_lv<22> > OUT_I_V_q1;
    sc_out< sc_logic > OUT_I_V_we1;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_signal< sc_logic > ap_var_for_const3;
    sc_signal< sc_lv<10> > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<22> > ap_var_for_const2;


    // Module declarations
    fft_streaming(sc_module_name name);
    SC_HAS_PROCESS(fft_streaming);

    ~fft_streaming();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    fft_streaming_StaBew* Stage_R_0_V_U;
    fft_streaming_StaCeG* Stage_R_1_V_U;
    fft_streaming_StaCeG* Stage_R_2_V_U;
    fft_streaming_StaCeG* Stage_R_3_V_U;
    fft_streaming_StaCeG* Stage_R_4_V_U;
    fft_streaming_StaCeG* Stage_R_5_V_U;
    fft_streaming_StaCeG* Stage_R_6_V_U;
    fft_streaming_StaCeG* Stage_R_7_V_U;
    fft_streaming_StaCeG* Stage_R_8_V_U;
    fft_streaming_StaCeG* Stage_R_9_V_U;
    fft_streaming_StaBew* Stage_I_0_V_U;
    fft_streaming_StaCeG* Stage_I_1_V_U;
    fft_streaming_StaCeG* Stage_I_2_V_U;
    fft_streaming_StaCeG* Stage_I_3_V_U;
    fft_streaming_StaCeG* Stage_I_4_V_U;
    fft_streaming_StaCeG* Stage_I_5_V_U;
    fft_streaming_StaCeG* Stage_I_6_V_U;
    fft_streaming_StaCeG* Stage_I_7_V_U;
    fft_streaming_StaCeG* Stage_I_8_V_U;
    fft_streaming_StaCeG* Stage_I_9_V_U;
    bit_reverse25* bit_reverse25_U0;
    fft_stage_126* fft_stage_126_U0;
    fft_stage_127* fft_stage_127_U0;
    fft_stage_128* fft_stage_128_U0;
    fft_stage_129* fft_stage_129_U0;
    fft_stage_130* fft_stage_130_U0;
    fft_stage_131* fft_stage_131_U0;
    fft_stage_132* fft_stage_132_U0;
    fft_stage_133* fft_stage_133_U0;
    fft_stage_134* fft_stage_134_U0;
    fft_stage35* fft_stage35_U0;
    sc_signal< sc_lv<22> > Stage_R_0_V_i_q0;
    sc_signal< sc_lv<22> > Stage_R_0_V_i_q1;
    sc_signal< sc_lv<22> > Stage_R_0_V_t_q0;
    sc_signal< sc_lv<22> > Stage_R_0_V_t_q1;
    sc_signal< sc_lv<22> > Stage_R_1_V_i_q0;
    sc_signal< sc_lv<22> > Stage_R_1_V_i_q1;
    sc_signal< sc_lv<22> > Stage_R_1_V_t_q0;
    sc_signal< sc_lv<22> > Stage_R_1_V_t_q1;
    sc_signal< sc_lv<22> > Stage_R_2_V_i_q0;
    sc_signal< sc_lv<22> > Stage_R_2_V_i_q1;
    sc_signal< sc_lv<22> > Stage_R_2_V_t_q0;
    sc_signal< sc_lv<22> > Stage_R_2_V_t_q1;
    sc_signal< sc_lv<22> > Stage_R_3_V_i_q0;
    sc_signal< sc_lv<22> > Stage_R_3_V_i_q1;
    sc_signal< sc_lv<22> > Stage_R_3_V_t_q0;
    sc_signal< sc_lv<22> > Stage_R_3_V_t_q1;
    sc_signal< sc_lv<22> > Stage_R_4_V_i_q0;
    sc_signal< sc_lv<22> > Stage_R_4_V_i_q1;
    sc_signal< sc_lv<22> > Stage_R_4_V_t_q0;
    sc_signal< sc_lv<22> > Stage_R_4_V_t_q1;
    sc_signal< sc_lv<22> > Stage_R_5_V_i_q0;
    sc_signal< sc_lv<22> > Stage_R_5_V_i_q1;
    sc_signal< sc_lv<22> > Stage_R_5_V_t_q0;
    sc_signal< sc_lv<22> > Stage_R_5_V_t_q1;
    sc_signal< sc_lv<22> > Stage_R_6_V_i_q0;
    sc_signal< sc_lv<22> > Stage_R_6_V_i_q1;
    sc_signal< sc_lv<22> > Stage_R_6_V_t_q0;
    sc_signal< sc_lv<22> > Stage_R_6_V_t_q1;
    sc_signal< sc_lv<22> > Stage_R_7_V_i_q0;
    sc_signal< sc_lv<22> > Stage_R_7_V_i_q1;
    sc_signal< sc_lv<22> > Stage_R_7_V_t_q0;
    sc_signal< sc_lv<22> > Stage_R_7_V_t_q1;
    sc_signal< sc_lv<22> > Stage_R_8_V_i_q0;
    sc_signal< sc_lv<22> > Stage_R_8_V_i_q1;
    sc_signal< sc_lv<22> > Stage_R_8_V_t_q0;
    sc_signal< sc_lv<22> > Stage_R_8_V_t_q1;
    sc_signal< sc_lv<22> > Stage_R_9_V_i_q0;
    sc_signal< sc_lv<22> > Stage_R_9_V_i_q1;
    sc_signal< sc_lv<22> > Stage_R_9_V_t_q0;
    sc_signal< sc_lv<22> > Stage_R_9_V_t_q1;
    sc_signal< sc_lv<22> > Stage_I_0_V_i_q0;
    sc_signal< sc_lv<22> > Stage_I_0_V_i_q1;
    sc_signal< sc_lv<22> > Stage_I_0_V_t_q0;
    sc_signal< sc_lv<22> > Stage_I_0_V_t_q1;
    sc_signal< sc_lv<22> > Stage_I_1_V_i_q0;
    sc_signal< sc_lv<22> > Stage_I_1_V_i_q1;
    sc_signal< sc_lv<22> > Stage_I_1_V_t_q0;
    sc_signal< sc_lv<22> > Stage_I_1_V_t_q1;
    sc_signal< sc_lv<22> > Stage_I_2_V_i_q0;
    sc_signal< sc_lv<22> > Stage_I_2_V_i_q1;
    sc_signal< sc_lv<22> > Stage_I_2_V_t_q0;
    sc_signal< sc_lv<22> > Stage_I_2_V_t_q1;
    sc_signal< sc_lv<22> > Stage_I_3_V_i_q0;
    sc_signal< sc_lv<22> > Stage_I_3_V_i_q1;
    sc_signal< sc_lv<22> > Stage_I_3_V_t_q0;
    sc_signal< sc_lv<22> > Stage_I_3_V_t_q1;
    sc_signal< sc_lv<22> > Stage_I_4_V_i_q0;
    sc_signal< sc_lv<22> > Stage_I_4_V_i_q1;
    sc_signal< sc_lv<22> > Stage_I_4_V_t_q0;
    sc_signal< sc_lv<22> > Stage_I_4_V_t_q1;
    sc_signal< sc_lv<22> > Stage_I_5_V_i_q0;
    sc_signal< sc_lv<22> > Stage_I_5_V_i_q1;
    sc_signal< sc_lv<22> > Stage_I_5_V_t_q0;
    sc_signal< sc_lv<22> > Stage_I_5_V_t_q1;
    sc_signal< sc_lv<22> > Stage_I_6_V_i_q0;
    sc_signal< sc_lv<22> > Stage_I_6_V_i_q1;
    sc_signal< sc_lv<22> > Stage_I_6_V_t_q0;
    sc_signal< sc_lv<22> > Stage_I_6_V_t_q1;
    sc_signal< sc_lv<22> > Stage_I_7_V_i_q0;
    sc_signal< sc_lv<22> > Stage_I_7_V_i_q1;
    sc_signal< sc_lv<22> > Stage_I_7_V_t_q0;
    sc_signal< sc_lv<22> > Stage_I_7_V_t_q1;
    sc_signal< sc_lv<22> > Stage_I_8_V_i_q0;
    sc_signal< sc_lv<22> > Stage_I_8_V_i_q1;
    sc_signal< sc_lv<22> > Stage_I_8_V_t_q0;
    sc_signal< sc_lv<22> > Stage_I_8_V_t_q1;
    sc_signal< sc_lv<22> > Stage_I_9_V_i_q0;
    sc_signal< sc_lv<22> > Stage_I_9_V_i_q1;
    sc_signal< sc_lv<22> > Stage_I_9_V_t_q0;
    sc_signal< sc_lv<22> > Stage_I_9_V_t_q1;
    sc_signal< sc_logic > bit_reverse25_U0_ap_start;
    sc_signal< sc_logic > bit_reverse25_U0_ap_done;
    sc_signal< sc_logic > bit_reverse25_U0_ap_continue;
    sc_signal< sc_logic > bit_reverse25_U0_ap_idle;
    sc_signal< sc_logic > bit_reverse25_U0_ap_ready;
    sc_signal< sc_lv<10> > bit_reverse25_U0_X_R_V_address0;
    sc_signal< sc_logic > bit_reverse25_U0_X_R_V_ce0;
    sc_signal< sc_lv<10> > bit_reverse25_U0_X_R_V_address1;
    sc_signal< sc_logic > bit_reverse25_U0_X_R_V_ce1;
    sc_signal< sc_lv<10> > bit_reverse25_U0_X_I_V_address0;
    sc_signal< sc_logic > bit_reverse25_U0_X_I_V_ce0;
    sc_signal< sc_lv<10> > bit_reverse25_U0_X_I_V_address1;
    sc_signal< sc_logic > bit_reverse25_U0_X_I_V_ce1;
    sc_signal< sc_lv<10> > bit_reverse25_U0_OUT_R_V_address0;
    sc_signal< sc_logic > bit_reverse25_U0_OUT_R_V_ce0;
    sc_signal< sc_logic > bit_reverse25_U0_OUT_R_V_we0;
    sc_signal< sc_lv<22> > bit_reverse25_U0_OUT_R_V_d0;
    sc_signal< sc_lv<10> > bit_reverse25_U0_OUT_I_V_address0;
    sc_signal< sc_logic > bit_reverse25_U0_OUT_I_V_ce0;
    sc_signal< sc_logic > bit_reverse25_U0_OUT_I_V_we0;
    sc_signal< sc_lv<22> > bit_reverse25_U0_OUT_I_V_d0;
    sc_signal< sc_logic > ap_channel_done_Stage_I_0_V;
    sc_signal< sc_logic > bit_reverse25_U0_OUT_I_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_I_0_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_I_0_V;
    sc_signal< sc_logic > ap_channel_done_Stage_R_0_V;
    sc_signal< sc_logic > bit_reverse25_U0_OUT_R_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_R_0_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_R_0_V;
    sc_signal< sc_logic > fft_stage_126_U0_ap_start;
    sc_signal< sc_logic > fft_stage_126_U0_ap_done;
    sc_signal< sc_logic > fft_stage_126_U0_ap_continue;
    sc_signal< sc_logic > fft_stage_126_U0_ap_idle;
    sc_signal< sc_logic > fft_stage_126_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage_126_U0_X_R_0_V_address0;
    sc_signal< sc_logic > fft_stage_126_U0_X_R_0_V_ce0;
    sc_signal< sc_lv<10> > fft_stage_126_U0_X_R_0_V_address1;
    sc_signal< sc_logic > fft_stage_126_U0_X_R_0_V_ce1;
    sc_signal< sc_lv<10> > fft_stage_126_U0_X_I_0_V_address0;
    sc_signal< sc_logic > fft_stage_126_U0_X_I_0_V_ce0;
    sc_signal< sc_lv<10> > fft_stage_126_U0_X_I_0_V_address1;
    sc_signal< sc_logic > fft_stage_126_U0_X_I_0_V_ce1;
    sc_signal< sc_lv<10> > fft_stage_126_U0_Out_R_1_V_address0;
    sc_signal< sc_logic > fft_stage_126_U0_Out_R_1_V_ce0;
    sc_signal< sc_logic > fft_stage_126_U0_Out_R_1_V_we0;
    sc_signal< sc_lv<22> > fft_stage_126_U0_Out_R_1_V_d0;
    sc_signal< sc_lv<10> > fft_stage_126_U0_Out_R_1_V_address1;
    sc_signal< sc_logic > fft_stage_126_U0_Out_R_1_V_ce1;
    sc_signal< sc_logic > fft_stage_126_U0_Out_R_1_V_we1;
    sc_signal< sc_lv<22> > fft_stage_126_U0_Out_R_1_V_d1;
    sc_signal< sc_lv<10> > fft_stage_126_U0_Out_I_1_V_address0;
    sc_signal< sc_logic > fft_stage_126_U0_Out_I_1_V_ce0;
    sc_signal< sc_logic > fft_stage_126_U0_Out_I_1_V_we0;
    sc_signal< sc_lv<22> > fft_stage_126_U0_Out_I_1_V_d0;
    sc_signal< sc_lv<10> > fft_stage_126_U0_Out_I_1_V_address1;
    sc_signal< sc_logic > fft_stage_126_U0_Out_I_1_V_ce1;
    sc_signal< sc_logic > fft_stage_126_U0_Out_I_1_V_we1;
    sc_signal< sc_lv<22> > fft_stage_126_U0_Out_I_1_V_d1;
    sc_signal< sc_logic > ap_channel_done_Stage_I_1_V;
    sc_signal< sc_logic > fft_stage_126_U0_Out_I_1_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_I_1_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_I_1_V;
    sc_signal< sc_logic > ap_channel_done_Stage_R_1_V;
    sc_signal< sc_logic > fft_stage_126_U0_Out_R_1_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_R_1_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_R_1_V;
    sc_signal< sc_logic > fft_stage_127_U0_ap_start;
    sc_signal< sc_logic > fft_stage_127_U0_ap_done;
    sc_signal< sc_logic > fft_stage_127_U0_ap_continue;
    sc_signal< sc_logic > fft_stage_127_U0_ap_idle;
    sc_signal< sc_logic > fft_stage_127_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage_127_U0_X_R_1_V_address0;
    sc_signal< sc_logic > fft_stage_127_U0_X_R_1_V_ce0;
    sc_signal< sc_lv<10> > fft_stage_127_U0_X_R_1_V_address1;
    sc_signal< sc_logic > fft_stage_127_U0_X_R_1_V_ce1;
    sc_signal< sc_lv<10> > fft_stage_127_U0_X_I_1_V_address0;
    sc_signal< sc_logic > fft_stage_127_U0_X_I_1_V_ce0;
    sc_signal< sc_lv<10> > fft_stage_127_U0_X_I_1_V_address1;
    sc_signal< sc_logic > fft_stage_127_U0_X_I_1_V_ce1;
    sc_signal< sc_lv<10> > fft_stage_127_U0_Out_R_2_V_address0;
    sc_signal< sc_logic > fft_stage_127_U0_Out_R_2_V_ce0;
    sc_signal< sc_logic > fft_stage_127_U0_Out_R_2_V_we0;
    sc_signal< sc_lv<22> > fft_stage_127_U0_Out_R_2_V_d0;
    sc_signal< sc_lv<10> > fft_stage_127_U0_Out_R_2_V_address1;
    sc_signal< sc_logic > fft_stage_127_U0_Out_R_2_V_ce1;
    sc_signal< sc_logic > fft_stage_127_U0_Out_R_2_V_we1;
    sc_signal< sc_lv<22> > fft_stage_127_U0_Out_R_2_V_d1;
    sc_signal< sc_lv<10> > fft_stage_127_U0_Out_I_2_V_address0;
    sc_signal< sc_logic > fft_stage_127_U0_Out_I_2_V_ce0;
    sc_signal< sc_logic > fft_stage_127_U0_Out_I_2_V_we0;
    sc_signal< sc_lv<22> > fft_stage_127_U0_Out_I_2_V_d0;
    sc_signal< sc_lv<10> > fft_stage_127_U0_Out_I_2_V_address1;
    sc_signal< sc_logic > fft_stage_127_U0_Out_I_2_V_ce1;
    sc_signal< sc_logic > fft_stage_127_U0_Out_I_2_V_we1;
    sc_signal< sc_lv<22> > fft_stage_127_U0_Out_I_2_V_d1;
    sc_signal< sc_logic > ap_channel_done_Stage_I_2_V;
    sc_signal< sc_logic > fft_stage_127_U0_Out_I_2_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_I_2_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_I_2_V;
    sc_signal< sc_logic > ap_channel_done_Stage_R_2_V;
    sc_signal< sc_logic > fft_stage_127_U0_Out_R_2_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_R_2_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_R_2_V;
    sc_signal< sc_logic > fft_stage_128_U0_ap_start;
    sc_signal< sc_logic > fft_stage_128_U0_ap_done;
    sc_signal< sc_logic > fft_stage_128_U0_ap_continue;
    sc_signal< sc_logic > fft_stage_128_U0_ap_idle;
    sc_signal< sc_logic > fft_stage_128_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage_128_U0_X_R_2_V_address0;
    sc_signal< sc_logic > fft_stage_128_U0_X_R_2_V_ce0;
    sc_signal< sc_lv<10> > fft_stage_128_U0_X_R_2_V_address1;
    sc_signal< sc_logic > fft_stage_128_U0_X_R_2_V_ce1;
    sc_signal< sc_lv<10> > fft_stage_128_U0_X_I_2_V_address0;
    sc_signal< sc_logic > fft_stage_128_U0_X_I_2_V_ce0;
    sc_signal< sc_lv<10> > fft_stage_128_U0_X_I_2_V_address1;
    sc_signal< sc_logic > fft_stage_128_U0_X_I_2_V_ce1;
    sc_signal< sc_lv<10> > fft_stage_128_U0_Out_R_3_V_address0;
    sc_signal< sc_logic > fft_stage_128_U0_Out_R_3_V_ce0;
    sc_signal< sc_logic > fft_stage_128_U0_Out_R_3_V_we0;
    sc_signal< sc_lv<22> > fft_stage_128_U0_Out_R_3_V_d0;
    sc_signal< sc_lv<10> > fft_stage_128_U0_Out_R_3_V_address1;
    sc_signal< sc_logic > fft_stage_128_U0_Out_R_3_V_ce1;
    sc_signal< sc_logic > fft_stage_128_U0_Out_R_3_V_we1;
    sc_signal< sc_lv<22> > fft_stage_128_U0_Out_R_3_V_d1;
    sc_signal< sc_lv<10> > fft_stage_128_U0_Out_I_3_V_address0;
    sc_signal< sc_logic > fft_stage_128_U0_Out_I_3_V_ce0;
    sc_signal< sc_logic > fft_stage_128_U0_Out_I_3_V_we0;
    sc_signal< sc_lv<22> > fft_stage_128_U0_Out_I_3_V_d0;
    sc_signal< sc_lv<10> > fft_stage_128_U0_Out_I_3_V_address1;
    sc_signal< sc_logic > fft_stage_128_U0_Out_I_3_V_ce1;
    sc_signal< sc_logic > fft_stage_128_U0_Out_I_3_V_we1;
    sc_signal< sc_lv<22> > fft_stage_128_U0_Out_I_3_V_d1;
    sc_signal< sc_logic > ap_channel_done_Stage_I_3_V;
    sc_signal< sc_logic > fft_stage_128_U0_Out_I_3_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_I_3_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_I_3_V;
    sc_signal< sc_logic > ap_channel_done_Stage_R_3_V;
    sc_signal< sc_logic > fft_stage_128_U0_Out_R_3_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_R_3_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_R_3_V;
    sc_signal< sc_logic > fft_stage_129_U0_ap_start;
    sc_signal< sc_logic > fft_stage_129_U0_ap_done;
    sc_signal< sc_logic > fft_stage_129_U0_ap_continue;
    sc_signal< sc_logic > fft_stage_129_U0_ap_idle;
    sc_signal< sc_logic > fft_stage_129_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage_129_U0_X_R_3_V_address0;
    sc_signal< sc_logic > fft_stage_129_U0_X_R_3_V_ce0;
    sc_signal< sc_lv<10> > fft_stage_129_U0_X_R_3_V_address1;
    sc_signal< sc_logic > fft_stage_129_U0_X_R_3_V_ce1;
    sc_signal< sc_lv<10> > fft_stage_129_U0_X_I_3_V_address0;
    sc_signal< sc_logic > fft_stage_129_U0_X_I_3_V_ce0;
    sc_signal< sc_lv<10> > fft_stage_129_U0_X_I_3_V_address1;
    sc_signal< sc_logic > fft_stage_129_U0_X_I_3_V_ce1;
    sc_signal< sc_lv<10> > fft_stage_129_U0_Out_R_4_V_address0;
    sc_signal< sc_logic > fft_stage_129_U0_Out_R_4_V_ce0;
    sc_signal< sc_logic > fft_stage_129_U0_Out_R_4_V_we0;
    sc_signal< sc_lv<22> > fft_stage_129_U0_Out_R_4_V_d0;
    sc_signal< sc_lv<10> > fft_stage_129_U0_Out_R_4_V_address1;
    sc_signal< sc_logic > fft_stage_129_U0_Out_R_4_V_ce1;
    sc_signal< sc_logic > fft_stage_129_U0_Out_R_4_V_we1;
    sc_signal< sc_lv<22> > fft_stage_129_U0_Out_R_4_V_d1;
    sc_signal< sc_lv<10> > fft_stage_129_U0_Out_I_4_V_address0;
    sc_signal< sc_logic > fft_stage_129_U0_Out_I_4_V_ce0;
    sc_signal< sc_logic > fft_stage_129_U0_Out_I_4_V_we0;
    sc_signal< sc_lv<22> > fft_stage_129_U0_Out_I_4_V_d0;
    sc_signal< sc_lv<10> > fft_stage_129_U0_Out_I_4_V_address1;
    sc_signal< sc_logic > fft_stage_129_U0_Out_I_4_V_ce1;
    sc_signal< sc_logic > fft_stage_129_U0_Out_I_4_V_we1;
    sc_signal< sc_lv<22> > fft_stage_129_U0_Out_I_4_V_d1;
    sc_signal< sc_logic > ap_channel_done_Stage_I_4_V;
    sc_signal< sc_logic > fft_stage_129_U0_Out_I_4_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_I_4_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_I_4_V;
    sc_signal< sc_logic > ap_channel_done_Stage_R_4_V;
    sc_signal< sc_logic > fft_stage_129_U0_Out_R_4_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_R_4_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_R_4_V;
    sc_signal< sc_logic > fft_stage_130_U0_ap_start;
    sc_signal< sc_logic > fft_stage_130_U0_ap_done;
    sc_signal< sc_logic > fft_stage_130_U0_ap_continue;
    sc_signal< sc_logic > fft_stage_130_U0_ap_idle;
    sc_signal< sc_logic > fft_stage_130_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage_130_U0_X_R_4_V_address0;
    sc_signal< sc_logic > fft_stage_130_U0_X_R_4_V_ce0;
    sc_signal< sc_lv<10> > fft_stage_130_U0_X_R_4_V_address1;
    sc_signal< sc_logic > fft_stage_130_U0_X_R_4_V_ce1;
    sc_signal< sc_lv<10> > fft_stage_130_U0_X_I_4_V_address0;
    sc_signal< sc_logic > fft_stage_130_U0_X_I_4_V_ce0;
    sc_signal< sc_lv<10> > fft_stage_130_U0_X_I_4_V_address1;
    sc_signal< sc_logic > fft_stage_130_U0_X_I_4_V_ce1;
    sc_signal< sc_lv<10> > fft_stage_130_U0_Out_R_5_V_address0;
    sc_signal< sc_logic > fft_stage_130_U0_Out_R_5_V_ce0;
    sc_signal< sc_logic > fft_stage_130_U0_Out_R_5_V_we0;
    sc_signal< sc_lv<22> > fft_stage_130_U0_Out_R_5_V_d0;
    sc_signal< sc_lv<10> > fft_stage_130_U0_Out_R_5_V_address1;
    sc_signal< sc_logic > fft_stage_130_U0_Out_R_5_V_ce1;
    sc_signal< sc_logic > fft_stage_130_U0_Out_R_5_V_we1;
    sc_signal< sc_lv<22> > fft_stage_130_U0_Out_R_5_V_d1;
    sc_signal< sc_lv<10> > fft_stage_130_U0_Out_I_5_V_address0;
    sc_signal< sc_logic > fft_stage_130_U0_Out_I_5_V_ce0;
    sc_signal< sc_logic > fft_stage_130_U0_Out_I_5_V_we0;
    sc_signal< sc_lv<22> > fft_stage_130_U0_Out_I_5_V_d0;
    sc_signal< sc_lv<10> > fft_stage_130_U0_Out_I_5_V_address1;
    sc_signal< sc_logic > fft_stage_130_U0_Out_I_5_V_ce1;
    sc_signal< sc_logic > fft_stage_130_U0_Out_I_5_V_we1;
    sc_signal< sc_lv<22> > fft_stage_130_U0_Out_I_5_V_d1;
    sc_signal< sc_logic > ap_channel_done_Stage_I_5_V;
    sc_signal< sc_logic > fft_stage_130_U0_Out_I_5_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_I_5_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_I_5_V;
    sc_signal< sc_logic > ap_channel_done_Stage_R_5_V;
    sc_signal< sc_logic > fft_stage_130_U0_Out_R_5_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_R_5_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_R_5_V;
    sc_signal< sc_logic > fft_stage_131_U0_ap_start;
    sc_signal< sc_logic > fft_stage_131_U0_ap_done;
    sc_signal< sc_logic > fft_stage_131_U0_ap_continue;
    sc_signal< sc_logic > fft_stage_131_U0_ap_idle;
    sc_signal< sc_logic > fft_stage_131_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage_131_U0_X_R_5_V_address0;
    sc_signal< sc_logic > fft_stage_131_U0_X_R_5_V_ce0;
    sc_signal< sc_lv<10> > fft_stage_131_U0_X_R_5_V_address1;
    sc_signal< sc_logic > fft_stage_131_U0_X_R_5_V_ce1;
    sc_signal< sc_lv<10> > fft_stage_131_U0_X_I_5_V_address0;
    sc_signal< sc_logic > fft_stage_131_U0_X_I_5_V_ce0;
    sc_signal< sc_lv<10> > fft_stage_131_U0_X_I_5_V_address1;
    sc_signal< sc_logic > fft_stage_131_U0_X_I_5_V_ce1;
    sc_signal< sc_lv<10> > fft_stage_131_U0_Out_R_6_V_address0;
    sc_signal< sc_logic > fft_stage_131_U0_Out_R_6_V_ce0;
    sc_signal< sc_logic > fft_stage_131_U0_Out_R_6_V_we0;
    sc_signal< sc_lv<22> > fft_stage_131_U0_Out_R_6_V_d0;
    sc_signal< sc_lv<10> > fft_stage_131_U0_Out_R_6_V_address1;
    sc_signal< sc_logic > fft_stage_131_U0_Out_R_6_V_ce1;
    sc_signal< sc_logic > fft_stage_131_U0_Out_R_6_V_we1;
    sc_signal< sc_lv<22> > fft_stage_131_U0_Out_R_6_V_d1;
    sc_signal< sc_lv<10> > fft_stage_131_U0_Out_I_6_V_address0;
    sc_signal< sc_logic > fft_stage_131_U0_Out_I_6_V_ce0;
    sc_signal< sc_logic > fft_stage_131_U0_Out_I_6_V_we0;
    sc_signal< sc_lv<22> > fft_stage_131_U0_Out_I_6_V_d0;
    sc_signal< sc_lv<10> > fft_stage_131_U0_Out_I_6_V_address1;
    sc_signal< sc_logic > fft_stage_131_U0_Out_I_6_V_ce1;
    sc_signal< sc_logic > fft_stage_131_U0_Out_I_6_V_we1;
    sc_signal< sc_lv<22> > fft_stage_131_U0_Out_I_6_V_d1;
    sc_signal< sc_logic > ap_channel_done_Stage_I_6_V;
    sc_signal< sc_logic > fft_stage_131_U0_Out_I_6_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_I_6_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_I_6_V;
    sc_signal< sc_logic > ap_channel_done_Stage_R_6_V;
    sc_signal< sc_logic > fft_stage_131_U0_Out_R_6_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_R_6_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_R_6_V;
    sc_signal< sc_logic > fft_stage_132_U0_ap_start;
    sc_signal< sc_logic > fft_stage_132_U0_ap_done;
    sc_signal< sc_logic > fft_stage_132_U0_ap_continue;
    sc_signal< sc_logic > fft_stage_132_U0_ap_idle;
    sc_signal< sc_logic > fft_stage_132_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage_132_U0_X_R_6_V_address0;
    sc_signal< sc_logic > fft_stage_132_U0_X_R_6_V_ce0;
    sc_signal< sc_lv<10> > fft_stage_132_U0_X_R_6_V_address1;
    sc_signal< sc_logic > fft_stage_132_U0_X_R_6_V_ce1;
    sc_signal< sc_lv<10> > fft_stage_132_U0_X_I_6_V_address0;
    sc_signal< sc_logic > fft_stage_132_U0_X_I_6_V_ce0;
    sc_signal< sc_lv<10> > fft_stage_132_U0_X_I_6_V_address1;
    sc_signal< sc_logic > fft_stage_132_U0_X_I_6_V_ce1;
    sc_signal< sc_lv<10> > fft_stage_132_U0_Out_R_7_V_address0;
    sc_signal< sc_logic > fft_stage_132_U0_Out_R_7_V_ce0;
    sc_signal< sc_logic > fft_stage_132_U0_Out_R_7_V_we0;
    sc_signal< sc_lv<22> > fft_stage_132_U0_Out_R_7_V_d0;
    sc_signal< sc_lv<10> > fft_stage_132_U0_Out_R_7_V_address1;
    sc_signal< sc_logic > fft_stage_132_U0_Out_R_7_V_ce1;
    sc_signal< sc_logic > fft_stage_132_U0_Out_R_7_V_we1;
    sc_signal< sc_lv<22> > fft_stage_132_U0_Out_R_7_V_d1;
    sc_signal< sc_lv<10> > fft_stage_132_U0_Out_I_7_V_address0;
    sc_signal< sc_logic > fft_stage_132_U0_Out_I_7_V_ce0;
    sc_signal< sc_logic > fft_stage_132_U0_Out_I_7_V_we0;
    sc_signal< sc_lv<22> > fft_stage_132_U0_Out_I_7_V_d0;
    sc_signal< sc_lv<10> > fft_stage_132_U0_Out_I_7_V_address1;
    sc_signal< sc_logic > fft_stage_132_U0_Out_I_7_V_ce1;
    sc_signal< sc_logic > fft_stage_132_U0_Out_I_7_V_we1;
    sc_signal< sc_lv<22> > fft_stage_132_U0_Out_I_7_V_d1;
    sc_signal< sc_logic > ap_channel_done_Stage_I_7_V;
    sc_signal< sc_logic > fft_stage_132_U0_Out_I_7_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_I_7_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_I_7_V;
    sc_signal< sc_logic > ap_channel_done_Stage_R_7_V;
    sc_signal< sc_logic > fft_stage_132_U0_Out_R_7_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_R_7_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_R_7_V;
    sc_signal< sc_logic > fft_stage_133_U0_ap_start;
    sc_signal< sc_logic > fft_stage_133_U0_ap_done;
    sc_signal< sc_logic > fft_stage_133_U0_ap_continue;
    sc_signal< sc_logic > fft_stage_133_U0_ap_idle;
    sc_signal< sc_logic > fft_stage_133_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage_133_U0_X_R_7_V_address0;
    sc_signal< sc_logic > fft_stage_133_U0_X_R_7_V_ce0;
    sc_signal< sc_lv<10> > fft_stage_133_U0_X_R_7_V_address1;
    sc_signal< sc_logic > fft_stage_133_U0_X_R_7_V_ce1;
    sc_signal< sc_lv<10> > fft_stage_133_U0_X_I_7_V_address0;
    sc_signal< sc_logic > fft_stage_133_U0_X_I_7_V_ce0;
    sc_signal< sc_lv<10> > fft_stage_133_U0_X_I_7_V_address1;
    sc_signal< sc_logic > fft_stage_133_U0_X_I_7_V_ce1;
    sc_signal< sc_lv<10> > fft_stage_133_U0_Out_R_8_V_address0;
    sc_signal< sc_logic > fft_stage_133_U0_Out_R_8_V_ce0;
    sc_signal< sc_logic > fft_stage_133_U0_Out_R_8_V_we0;
    sc_signal< sc_lv<22> > fft_stage_133_U0_Out_R_8_V_d0;
    sc_signal< sc_lv<10> > fft_stage_133_U0_Out_R_8_V_address1;
    sc_signal< sc_logic > fft_stage_133_U0_Out_R_8_V_ce1;
    sc_signal< sc_logic > fft_stage_133_U0_Out_R_8_V_we1;
    sc_signal< sc_lv<22> > fft_stage_133_U0_Out_R_8_V_d1;
    sc_signal< sc_lv<10> > fft_stage_133_U0_Out_I_8_V_address0;
    sc_signal< sc_logic > fft_stage_133_U0_Out_I_8_V_ce0;
    sc_signal< sc_logic > fft_stage_133_U0_Out_I_8_V_we0;
    sc_signal< sc_lv<22> > fft_stage_133_U0_Out_I_8_V_d0;
    sc_signal< sc_lv<10> > fft_stage_133_U0_Out_I_8_V_address1;
    sc_signal< sc_logic > fft_stage_133_U0_Out_I_8_V_ce1;
    sc_signal< sc_logic > fft_stage_133_U0_Out_I_8_V_we1;
    sc_signal< sc_lv<22> > fft_stage_133_U0_Out_I_8_V_d1;
    sc_signal< sc_logic > ap_channel_done_Stage_I_8_V;
    sc_signal< sc_logic > fft_stage_133_U0_Out_I_8_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_I_8_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_I_8_V;
    sc_signal< sc_logic > ap_channel_done_Stage_R_8_V;
    sc_signal< sc_logic > fft_stage_133_U0_Out_R_8_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_R_8_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_R_8_V;
    sc_signal< sc_logic > fft_stage_134_U0_ap_start;
    sc_signal< sc_logic > fft_stage_134_U0_ap_done;
    sc_signal< sc_logic > fft_stage_134_U0_ap_continue;
    sc_signal< sc_logic > fft_stage_134_U0_ap_idle;
    sc_signal< sc_logic > fft_stage_134_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage_134_U0_X_R_8_V_address0;
    sc_signal< sc_logic > fft_stage_134_U0_X_R_8_V_ce0;
    sc_signal< sc_lv<10> > fft_stage_134_U0_X_R_8_V_address1;
    sc_signal< sc_logic > fft_stage_134_U0_X_R_8_V_ce1;
    sc_signal< sc_lv<10> > fft_stage_134_U0_X_I_8_V_address0;
    sc_signal< sc_logic > fft_stage_134_U0_X_I_8_V_ce0;
    sc_signal< sc_lv<10> > fft_stage_134_U0_X_I_8_V_address1;
    sc_signal< sc_logic > fft_stage_134_U0_X_I_8_V_ce1;
    sc_signal< sc_lv<10> > fft_stage_134_U0_Out_R_9_V_address0;
    sc_signal< sc_logic > fft_stage_134_U0_Out_R_9_V_ce0;
    sc_signal< sc_logic > fft_stage_134_U0_Out_R_9_V_we0;
    sc_signal< sc_lv<22> > fft_stage_134_U0_Out_R_9_V_d0;
    sc_signal< sc_lv<10> > fft_stage_134_U0_Out_R_9_V_address1;
    sc_signal< sc_logic > fft_stage_134_U0_Out_R_9_V_ce1;
    sc_signal< sc_logic > fft_stage_134_U0_Out_R_9_V_we1;
    sc_signal< sc_lv<22> > fft_stage_134_U0_Out_R_9_V_d1;
    sc_signal< sc_lv<10> > fft_stage_134_U0_Out_I_9_V_address0;
    sc_signal< sc_logic > fft_stage_134_U0_Out_I_9_V_ce0;
    sc_signal< sc_logic > fft_stage_134_U0_Out_I_9_V_we0;
    sc_signal< sc_lv<22> > fft_stage_134_U0_Out_I_9_V_d0;
    sc_signal< sc_lv<10> > fft_stage_134_U0_Out_I_9_V_address1;
    sc_signal< sc_logic > fft_stage_134_U0_Out_I_9_V_ce1;
    sc_signal< sc_logic > fft_stage_134_U0_Out_I_9_V_we1;
    sc_signal< sc_lv<22> > fft_stage_134_U0_Out_I_9_V_d1;
    sc_signal< sc_logic > ap_channel_done_Stage_I_9_V;
    sc_signal< sc_logic > fft_stage_134_U0_Out_I_9_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_I_9_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_I_9_V;
    sc_signal< sc_logic > ap_channel_done_Stage_R_9_V;
    sc_signal< sc_logic > fft_stage_134_U0_Out_R_9_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage_R_9_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage_R_9_V;
    sc_signal< sc_logic > fft_stage35_U0_ap_start;
    sc_signal< sc_logic > fft_stage35_U0_ap_done;
    sc_signal< sc_logic > fft_stage35_U0_ap_continue;
    sc_signal< sc_logic > fft_stage35_U0_ap_idle;
    sc_signal< sc_logic > fft_stage35_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage35_U0_X_R_V9_address0;
    sc_signal< sc_logic > fft_stage35_U0_X_R_V9_ce0;
    sc_signal< sc_lv<10> > fft_stage35_U0_X_R_V9_address1;
    sc_signal< sc_logic > fft_stage35_U0_X_R_V9_ce1;
    sc_signal< sc_lv<10> > fft_stage35_U0_X_I_V18_address0;
    sc_signal< sc_logic > fft_stage35_U0_X_I_V18_ce0;
    sc_signal< sc_lv<10> > fft_stage35_U0_X_I_V18_address1;
    sc_signal< sc_logic > fft_stage35_U0_X_I_V18_ce1;
    sc_signal< sc_lv<10> > fft_stage35_U0_Out_R_V_address0;
    sc_signal< sc_logic > fft_stage35_U0_Out_R_V_ce0;
    sc_signal< sc_logic > fft_stage35_U0_Out_R_V_we0;
    sc_signal< sc_lv<22> > fft_stage35_U0_Out_R_V_d0;
    sc_signal< sc_lv<10> > fft_stage35_U0_Out_R_V_address1;
    sc_signal< sc_logic > fft_stage35_U0_Out_R_V_ce1;
    sc_signal< sc_logic > fft_stage35_U0_Out_R_V_we1;
    sc_signal< sc_lv<22> > fft_stage35_U0_Out_R_V_d1;
    sc_signal< sc_lv<10> > fft_stage35_U0_Out_I_V_address0;
    sc_signal< sc_logic > fft_stage35_U0_Out_I_V_ce0;
    sc_signal< sc_logic > fft_stage35_U0_Out_I_V_we0;
    sc_signal< sc_lv<22> > fft_stage35_U0_Out_I_V_d0;
    sc_signal< sc_lv<10> > fft_stage35_U0_Out_I_V_address1;
    sc_signal< sc_logic > fft_stage35_U0_Out_I_V_ce1;
    sc_signal< sc_logic > fft_stage35_U0_Out_I_V_we1;
    sc_signal< sc_lv<22> > fft_stage35_U0_Out_I_V_d1;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > Stage_R_0_V_i_full_n;
    sc_signal< sc_logic > Stage_R_0_V_t_empty_n;
    sc_signal< sc_lv<22> > Stage_R_0_V_t_d1;
    sc_signal< sc_logic > Stage_R_0_V_t_we1;
    sc_signal< sc_logic > Stage_I_0_V_i_full_n;
    sc_signal< sc_logic > Stage_I_0_V_t_empty_n;
    sc_signal< sc_lv<22> > Stage_I_0_V_t_d1;
    sc_signal< sc_logic > Stage_I_0_V_t_we1;
    sc_signal< sc_logic > Stage_R_1_V_i_full_n;
    sc_signal< sc_logic > Stage_R_1_V_t_empty_n;
    sc_signal< sc_logic > Stage_I_1_V_i_full_n;
    sc_signal< sc_logic > Stage_I_1_V_t_empty_n;
    sc_signal< sc_logic > Stage_R_2_V_i_full_n;
    sc_signal< sc_logic > Stage_R_2_V_t_empty_n;
    sc_signal< sc_logic > Stage_I_2_V_i_full_n;
    sc_signal< sc_logic > Stage_I_2_V_t_empty_n;
    sc_signal< sc_logic > Stage_R_3_V_i_full_n;
    sc_signal< sc_logic > Stage_R_3_V_t_empty_n;
    sc_signal< sc_logic > Stage_I_3_V_i_full_n;
    sc_signal< sc_logic > Stage_I_3_V_t_empty_n;
    sc_signal< sc_logic > Stage_R_4_V_i_full_n;
    sc_signal< sc_logic > Stage_R_4_V_t_empty_n;
    sc_signal< sc_logic > Stage_I_4_V_i_full_n;
    sc_signal< sc_logic > Stage_I_4_V_t_empty_n;
    sc_signal< sc_logic > Stage_R_5_V_i_full_n;
    sc_signal< sc_logic > Stage_R_5_V_t_empty_n;
    sc_signal< sc_logic > Stage_I_5_V_i_full_n;
    sc_signal< sc_logic > Stage_I_5_V_t_empty_n;
    sc_signal< sc_logic > Stage_R_6_V_i_full_n;
    sc_signal< sc_logic > Stage_R_6_V_t_empty_n;
    sc_signal< sc_logic > Stage_I_6_V_i_full_n;
    sc_signal< sc_logic > Stage_I_6_V_t_empty_n;
    sc_signal< sc_logic > Stage_R_7_V_i_full_n;
    sc_signal< sc_logic > Stage_R_7_V_t_empty_n;
    sc_signal< sc_logic > Stage_I_7_V_i_full_n;
    sc_signal< sc_logic > Stage_I_7_V_t_empty_n;
    sc_signal< sc_logic > Stage_R_8_V_i_full_n;
    sc_signal< sc_logic > Stage_R_8_V_t_empty_n;
    sc_signal< sc_logic > Stage_I_8_V_i_full_n;
    sc_signal< sc_logic > Stage_I_8_V_t_empty_n;
    sc_signal< sc_logic > Stage_R_9_V_i_full_n;
    sc_signal< sc_logic > Stage_R_9_V_t_empty_n;
    sc_signal< sc_logic > Stage_I_9_V_i_full_n;
    sc_signal< sc_logic > Stage_I_9_V_t_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > bit_reverse25_U0_start_full_n;
    sc_signal< sc_logic > bit_reverse25_U0_start_write;
    sc_signal< sc_logic > fft_stage_126_U0_start_full_n;
    sc_signal< sc_logic > fft_stage_126_U0_start_write;
    sc_signal< sc_logic > fft_stage_127_U0_start_full_n;
    sc_signal< sc_logic > fft_stage_127_U0_start_write;
    sc_signal< sc_logic > fft_stage_128_U0_start_full_n;
    sc_signal< sc_logic > fft_stage_128_U0_start_write;
    sc_signal< sc_logic > fft_stage_129_U0_start_full_n;
    sc_signal< sc_logic > fft_stage_129_U0_start_write;
    sc_signal< sc_logic > fft_stage_130_U0_start_full_n;
    sc_signal< sc_logic > fft_stage_130_U0_start_write;
    sc_signal< sc_logic > fft_stage_131_U0_start_full_n;
    sc_signal< sc_logic > fft_stage_131_U0_start_write;
    sc_signal< sc_logic > fft_stage_132_U0_start_full_n;
    sc_signal< sc_logic > fft_stage_132_U0_start_write;
    sc_signal< sc_logic > fft_stage_133_U0_start_full_n;
    sc_signal< sc_logic > fft_stage_133_U0_start_write;
    sc_signal< sc_logic > fft_stage_134_U0_start_full_n;
    sc_signal< sc_logic > fft_stage_134_U0_start_write;
    sc_signal< sc_logic > fft_stage35_U0_start_full_n;
    sc_signal< sc_logic > fft_stage35_U0_start_write;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<22> ap_const_lv22_0;
    static const sc_lv<10> ap_const_lv10_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_OUT_I_V_address0();
    void thread_OUT_I_V_address1();
    void thread_OUT_I_V_ce0();
    void thread_OUT_I_V_ce1();
    void thread_OUT_I_V_d0();
    void thread_OUT_I_V_d1();
    void thread_OUT_I_V_we0();
    void thread_OUT_I_V_we1();
    void thread_OUT_R_V_address0();
    void thread_OUT_R_V_address1();
    void thread_OUT_R_V_ce0();
    void thread_OUT_R_V_ce1();
    void thread_OUT_R_V_d0();
    void thread_OUT_R_V_d1();
    void thread_OUT_R_V_we0();
    void thread_OUT_R_V_we1();
    void thread_Stage_I_0_V_t_d1();
    void thread_Stage_I_0_V_t_we1();
    void thread_Stage_R_0_V_t_d1();
    void thread_Stage_R_0_V_t_we1();
    void thread_X_I_V_address0();
    void thread_X_I_V_address1();
    void thread_X_I_V_ce0();
    void thread_X_I_V_ce1();
    void thread_X_I_V_d0();
    void thread_X_I_V_d1();
    void thread_X_I_V_we0();
    void thread_X_I_V_we1();
    void thread_X_R_V_address0();
    void thread_X_R_V_address1();
    void thread_X_R_V_ce0();
    void thread_X_R_V_ce1();
    void thread_X_R_V_d0();
    void thread_X_R_V_d1();
    void thread_X_R_V_we0();
    void thread_X_R_V_we1();
    void thread_ap_channel_done_Stage_I_0_V();
    void thread_ap_channel_done_Stage_I_1_V();
    void thread_ap_channel_done_Stage_I_2_V();
    void thread_ap_channel_done_Stage_I_3_V();
    void thread_ap_channel_done_Stage_I_4_V();
    void thread_ap_channel_done_Stage_I_5_V();
    void thread_ap_channel_done_Stage_I_6_V();
    void thread_ap_channel_done_Stage_I_7_V();
    void thread_ap_channel_done_Stage_I_8_V();
    void thread_ap_channel_done_Stage_I_9_V();
    void thread_ap_channel_done_Stage_R_0_V();
    void thread_ap_channel_done_Stage_R_1_V();
    void thread_ap_channel_done_Stage_R_2_V();
    void thread_ap_channel_done_Stage_R_3_V();
    void thread_ap_channel_done_Stage_R_4_V();
    void thread_ap_channel_done_Stage_R_5_V();
    void thread_ap_channel_done_Stage_R_6_V();
    void thread_ap_channel_done_Stage_R_7_V();
    void thread_ap_channel_done_Stage_R_8_V();
    void thread_ap_channel_done_Stage_R_9_V();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_channel_write_Stage_I_0_V();
    void thread_ap_sync_channel_write_Stage_I_1_V();
    void thread_ap_sync_channel_write_Stage_I_2_V();
    void thread_ap_sync_channel_write_Stage_I_3_V();
    void thread_ap_sync_channel_write_Stage_I_4_V();
    void thread_ap_sync_channel_write_Stage_I_5_V();
    void thread_ap_sync_channel_write_Stage_I_6_V();
    void thread_ap_sync_channel_write_Stage_I_7_V();
    void thread_ap_sync_channel_write_Stage_I_8_V();
    void thread_ap_sync_channel_write_Stage_I_9_V();
    void thread_ap_sync_channel_write_Stage_R_0_V();
    void thread_ap_sync_channel_write_Stage_R_1_V();
    void thread_ap_sync_channel_write_Stage_R_2_V();
    void thread_ap_sync_channel_write_Stage_R_3_V();
    void thread_ap_sync_channel_write_Stage_R_4_V();
    void thread_ap_sync_channel_write_Stage_R_5_V();
    void thread_ap_sync_channel_write_Stage_R_6_V();
    void thread_ap_sync_channel_write_Stage_R_7_V();
    void thread_ap_sync_channel_write_Stage_R_8_V();
    void thread_ap_sync_channel_write_Stage_R_9_V();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_bit_reverse25_U0_OUT_I_V_full_n();
    void thread_bit_reverse25_U0_OUT_R_V_full_n();
    void thread_bit_reverse25_U0_ap_continue();
    void thread_bit_reverse25_U0_ap_start();
    void thread_bit_reverse25_U0_start_full_n();
    void thread_bit_reverse25_U0_start_write();
    void thread_fft_stage35_U0_ap_continue();
    void thread_fft_stage35_U0_ap_start();
    void thread_fft_stage35_U0_start_full_n();
    void thread_fft_stage35_U0_start_write();
    void thread_fft_stage_126_U0_Out_I_1_V_full_n();
    void thread_fft_stage_126_U0_Out_R_1_V_full_n();
    void thread_fft_stage_126_U0_ap_continue();
    void thread_fft_stage_126_U0_ap_start();
    void thread_fft_stage_126_U0_start_full_n();
    void thread_fft_stage_126_U0_start_write();
    void thread_fft_stage_127_U0_Out_I_2_V_full_n();
    void thread_fft_stage_127_U0_Out_R_2_V_full_n();
    void thread_fft_stage_127_U0_ap_continue();
    void thread_fft_stage_127_U0_ap_start();
    void thread_fft_stage_127_U0_start_full_n();
    void thread_fft_stage_127_U0_start_write();
    void thread_fft_stage_128_U0_Out_I_3_V_full_n();
    void thread_fft_stage_128_U0_Out_R_3_V_full_n();
    void thread_fft_stage_128_U0_ap_continue();
    void thread_fft_stage_128_U0_ap_start();
    void thread_fft_stage_128_U0_start_full_n();
    void thread_fft_stage_128_U0_start_write();
    void thread_fft_stage_129_U0_Out_I_4_V_full_n();
    void thread_fft_stage_129_U0_Out_R_4_V_full_n();
    void thread_fft_stage_129_U0_ap_continue();
    void thread_fft_stage_129_U0_ap_start();
    void thread_fft_stage_129_U0_start_full_n();
    void thread_fft_stage_129_U0_start_write();
    void thread_fft_stage_130_U0_Out_I_5_V_full_n();
    void thread_fft_stage_130_U0_Out_R_5_V_full_n();
    void thread_fft_stage_130_U0_ap_continue();
    void thread_fft_stage_130_U0_ap_start();
    void thread_fft_stage_130_U0_start_full_n();
    void thread_fft_stage_130_U0_start_write();
    void thread_fft_stage_131_U0_Out_I_6_V_full_n();
    void thread_fft_stage_131_U0_Out_R_6_V_full_n();
    void thread_fft_stage_131_U0_ap_continue();
    void thread_fft_stage_131_U0_ap_start();
    void thread_fft_stage_131_U0_start_full_n();
    void thread_fft_stage_131_U0_start_write();
    void thread_fft_stage_132_U0_Out_I_7_V_full_n();
    void thread_fft_stage_132_U0_Out_R_7_V_full_n();
    void thread_fft_stage_132_U0_ap_continue();
    void thread_fft_stage_132_U0_ap_start();
    void thread_fft_stage_132_U0_start_full_n();
    void thread_fft_stage_132_U0_start_write();
    void thread_fft_stage_133_U0_Out_I_8_V_full_n();
    void thread_fft_stage_133_U0_Out_R_8_V_full_n();
    void thread_fft_stage_133_U0_ap_continue();
    void thread_fft_stage_133_U0_ap_start();
    void thread_fft_stage_133_U0_start_full_n();
    void thread_fft_stage_133_U0_start_write();
    void thread_fft_stage_134_U0_Out_I_9_V_full_n();
    void thread_fft_stage_134_U0_Out_R_9_V_full_n();
    void thread_fft_stage_134_U0_ap_continue();
    void thread_fft_stage_134_U0_ap_start();
    void thread_fft_stage_134_U0_start_full_n();
    void thread_fft_stage_134_U0_start_write();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
