$date
	Sat Dec 13 12:18:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mux_2to1 $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ S $end
$scope module DUT $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ S $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1#
#20
1!
0#
1"
#30
1#
#40
0!
1$
0#
0"
#50
1!
1#
#60
0!
0#
1"
#70
1!
1#
#80
