<stg><name>cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config4></name>


<trans_list>

<trans id="35" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="3200" op_0_bw="3200" op_1_bw="3200">
<![CDATA[
.preheader23.preheader:0  %output_V_read_3 = call i3200 @_ssdm_op_Read.ap_auto.i3200(i3200 %output_V_read)

]]></Node>
<StgValue><ssdm name="output_V_read_3"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader23.preheader:1  %data_V_read_2 = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %data_V_read)

]]></Node>
<StgValue><ssdm name="data_V_read_2"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="128">
<![CDATA[
.preheader23.preheader:3  %trunc_ln203 = trunc i128 %data_V_read_2 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln203"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader23.preheader:4  %DataOut_V_22 = call i32 @"_ssdm_op_MemShiftRead.[59 x i32]P"(i32* getelementptr inbounds ([59 x i32]* @layer_in_row_Array_V_3_0_0, i64 0, i64 58), i32 %trunc_ln203, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_22"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader23.preheader:5  %DataOut_V_23 = call i32 @"_ssdm_op_MemShiftRead.[59 x i32]P"(i32* getelementptr inbounds ([59 x i32]* @layer_in_row_Array_V_3_1_0, i64 0, i64 58), i32 %DataOut_V_22, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_23"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:8  %DataIn_V_assign_s = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %data_V_read_2, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_s"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader23.preheader:9  %DataOut_V_25 = call i32 @"_ssdm_op_MemShiftRead.[59 x i32]P"(i32* getelementptr inbounds ([59 x i32]* @layer_in_row_Array_V_3_0_1, i64 0, i64 58), i32 %DataIn_V_assign_s, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_25"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader23.preheader:10  %DataOut_V_26 = call i32 @"_ssdm_op_MemShiftRead.[59 x i32]P"(i32* getelementptr inbounds ([59 x i32]* @layer_in_row_Array_V_3_1_1, i64 0, i64 58), i32 %DataOut_V_25, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_26"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:13  %DataIn_V_assign_4 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %data_V_read_2, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_4"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader23.preheader:14  %DataOut_V_29 = call i32 @"_ssdm_op_MemShiftRead.[59 x i32]P"(i32* getelementptr inbounds ([59 x i32]* @layer_in_row_Array_V_3_0_2, i64 0, i64 58), i32 %DataIn_V_assign_4, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_29"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader23.preheader:15  %DataOut_V_30 = call i32 @"_ssdm_op_MemShiftRead.[59 x i32]P"(i32* getelementptr inbounds ([59 x i32]* @layer_in_row_Array_V_3_1_2, i64 0, i64 58), i32 %DataOut_V_29, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_30"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:18  %DataIn_V_assign_5 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %data_V_read_2, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_5"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader23.preheader:19  %DataOut_V_33 = call i32 @"_ssdm_op_MemShiftRead.[59 x i32]P"(i32* getelementptr inbounds ([59 x i32]* @layer_in_row_Array_V_3_0_3, i64 0, i64 58), i32 %DataIn_V_assign_5, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_33"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader23.preheader:20  %DataOut_V_34 = call i32 @"_ssdm_op_MemShiftRead.[59 x i32]P"(i32* getelementptr inbounds ([59 x i32]* @layer_in_row_Array_V_3_1_3, i64 0, i64 58), i32 %DataOut_V_33, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_34"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="512" op_0_bw="512" op_1_bw="3200" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:23  %tmp = call i512 @_ssdm_op_PartSelect.i512.i3200.i32.i32(i3200 %output_V_read_3, i32 2688, i32 3199)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="512" op_0_bw="512" op_1_bw="3200" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:24  %tmp_4 = call i512 @_ssdm_op_PartSelect.i512.i3200.i32.i32(i3200 %output_V_read_3, i32 2048, i32 2559)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="512" op_0_bw="512" op_1_bw="3200" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:25  %tmp_5 = call i512 @_ssdm_op_PartSelect.i512.i3200.i32.i32(i3200 %output_V_read_3, i32 1408, i32 1919)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="512" op_0_bw="512" op_1_bw="3200" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:26  %tmp_6 = call i512 @_ssdm_op_PartSelect.i512.i3200.i32.i32(i3200 %output_V_read_3, i32 768, i32 1279)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="512" op_0_bw="512" op_1_bw="3200" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader23.preheader:27  %tmp_7 = call i512 @_ssdm_op_PartSelect.i512.i3200.i32.i32(i3200 %output_V_read_3, i32 128, i32 639)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader23.preheader:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln145"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader23.preheader:6  %DataOut_V_24 = call i32 @"_ssdm_op_MemShiftRead.[59 x i32]P"(i32* getelementptr inbounds ([59 x i32]* @layer_in_row_Array_V_3_2_0, i64 0, i64 58), i32 %DataOut_V_23, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_24"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader23.preheader:7  %DataOut_V = call i32 @"_ssdm_op_MemShiftRead.[59 x i32]P"(i32* getelementptr inbounds ([59 x i32]* @layer_in_row_Array_V_3_3_0, i64 0, i64 58), i32 %DataOut_V_24, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader23.preheader:11  %DataOut_V_27 = call i32 @"_ssdm_op_MemShiftRead.[59 x i32]P"(i32* getelementptr inbounds ([59 x i32]* @layer_in_row_Array_V_3_2_1, i64 0, i64 58), i32 %DataOut_V_26, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_27"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader23.preheader:12  %DataOut_V_28 = call i32 @"_ssdm_op_MemShiftRead.[59 x i32]P"(i32* getelementptr inbounds ([59 x i32]* @layer_in_row_Array_V_3_3_1, i64 0, i64 58), i32 %DataOut_V_27, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_28"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader23.preheader:16  %DataOut_V_31 = call i32 @"_ssdm_op_MemShiftRead.[59 x i32]P"(i32* getelementptr inbounds ([59 x i32]* @layer_in_row_Array_V_3_2_2, i64 0, i64 58), i32 %DataOut_V_30, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_31"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader23.preheader:17  %DataOut_V_32 = call i32 @"_ssdm_op_MemShiftRead.[59 x i32]P"(i32* getelementptr inbounds ([59 x i32]* @layer_in_row_Array_V_3_3_2, i64 0, i64 58), i32 %DataOut_V_31, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_32"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader23.preheader:21  %DataOut_V_35 = call i32 @"_ssdm_op_MemShiftRead.[59 x i32]P"(i32* getelementptr inbounds ([59 x i32]* @layer_in_row_Array_V_3_2_3, i64 0, i64 58), i32 %DataOut_V_34, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_35"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader23.preheader:22  %DataOut_V36 = call i32 @"_ssdm_op_MemShiftRead.[59 x i32]P"(i32* getelementptr inbounds ([59 x i32]* @layer_in_row_Array_V_3_3_3, i64 0, i64 58), i32 %DataOut_V_35, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V36"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3200" op_0_bw="3200" op_1_bw="128" op_2_bw="512" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="512" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="512" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="512">
<![CDATA[
.preheader23.preheader:28  %output_V_write_assign = call i3200 @_ssdm_op_BitConcatenate.i3200.i128.i512.i32.i32.i32.i32.i512.i32.i32.i32.i32.i512.i32.i32.i32.i32.i512.i32.i32.i32.i32.i512(i128 %data_V_read_2, i512 %tmp, i32 %DataOut_V_33, i32 %DataOut_V_29, i32 %DataOut_V_25, i32 %DataOut_V_22, i512 %tmp_4, i32 %DataOut_V_34, i32 %DataOut_V_30, i32 %DataOut_V_26, i32 %DataOut_V_23, i512 %tmp_5, i32 %DataOut_V_35, i32 %DataOut_V_31, i32 %DataOut_V_27, i32 %DataOut_V_24, i512 %tmp_6, i32 %DataOut_V36, i32 %DataOut_V_32, i32 %DataOut_V_28, i32 %DataOut_V, i512 %tmp_7)

]]></Node>
<StgValue><ssdm name="output_V_write_assign"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="3200">
<![CDATA[
.preheader23.preheader:29  ret i3200 %output_V_write_assign

]]></Node>
<StgValue><ssdm name="ret_ln162"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
