$date
	Thu Jan  8 23:58:55 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top $end
$var wire 4 ! a [3:0] $end
$var wire 4 " b [3:0] $end
$var wire 1 # clk $end
$var wire 4 $ y [3:0] $end
$var reg 2 % count [1:0] $end
$var reg 4 & y_t [3:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b1 %
b0 $
1#
b1 "
b1001 !
$end
#5000
0#
#10000
b110 "
b111 !
b1 $
b1 &
b0 %
1#
#15000
0#
#20000
b1 %
1#
#25000
0#
#30000
b1 "
b11 !
b10 $
b10 &
b0 %
1#
#35000
0#
#40000
b1 %
1#
#45000
0#
#50000
b1001 "
b1001 !
b11 $
b11 &
b0 %
1#
#55000
0#
#60000
b1 %
1#
#65000
0#
#70000
b1 "
b100 !
b100 $
b100 &
b0 %
1#
#75000
0#
#80000
b1 %
1#
#85000
0#
#90000
b110 "
b1000 !
b101 $
b101 &
b0 %
1#
#95000
0#
#100000
b1 %
1#
#105000
0#
#110000
b100 "
b100 !
b110 $
b110 &
b0 %
1#
#115000
0#
#120000
b1 %
1#
#125000
0#
#130000
b110 "
b110 !
b111 $
b111 &
b0 %
1#
#135000
0#
#140000
b1 %
1#
#145000
0#
#150000
b1000 "
b111 !
b1000 $
b1000 &
b0 %
1#
#155000
0#
#160000
b1 %
1#
#165000
0#
#170000
b10 "
b100 !
b1001 $
b1001 &
b0 %
1#
#175000
0#
#180000
b1 %
1#
#185000
0#
#190000
b1 "
b10 !
b1010 $
b1010 &
b0 %
1#
#195000
0#
#200000
b1 %
1#
#205000
0#
#210000
b110 "
b11 !
b1011 $
b1011 &
b0 %
1#
#215000
0#
#220000
b1 %
1#
#225000
0#
#230000
b1100 $
b1100 &
b0 %
1#
#235000
0#
#240000
b1 %
1#
#245000
0#
#250000
b1101 $
b1101 &
b0 %
1#
#255000
0#
#260000
b1 %
1#
#265000
0#
#270000
b1110 $
b1110 &
b0 %
1#
#275000
0#
#280000
