#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Nov 20 19:33:09 2018
# Process ID: 1540
# Current directory: C:/Users/Swarna/Desktop/Vivado/carrysaveadder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9268 C:\Users\Swarna\Desktop\Vivado\carrysaveadder\carrysaveadder.xpr
# Log file: C:/Users/Swarna/Desktop/Vivado/carrysaveadder/vivado.log
# Journal file: C:/Users/Swarna/Desktop/Vivado/carrysaveadder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 799.004 ; gain = 124.605
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulate_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLALogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLALogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sim_1/new/simulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 84dcf0152cc448bc8ec98f79d4f3691c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulate_behav xil_defaultlib.simulate xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.CLALogic
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim/xsim.dir/simulate_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim/xsim.dir/simulate_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Nov 20 19:37:52 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:48 . Memory (MB): peak = 52.227 ; gain = 0.965
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 20 19:37:52 2018...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 820.000 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '55' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulate_behav -key {Behavioral:sim_1:Functional:simulate} -tclbatch {simulate.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source simulate.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulate_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:01:01 . Memory (MB): peak = 820.000 ; gain = 2.055
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: multiplier
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 894.348 ; gain = 74.348
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'multiplier' [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:23]
	Parameter k bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'fulladder' [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/fulladder.v:22]
INFO: [Synth 8-256] done synthesizing module 'fulladder' (1#1) [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/fulladder.v:22]
INFO: [Synth 8-638] synthesizing module 'CLA' [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLA.v:23]
INFO: [Synth 8-638] synthesizing module 'CLALogic' [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLALogic.v:23]
INFO: [Synth 8-256] done synthesizing module 'CLALogic' (2#1) [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLALogic.v:23]
INFO: [Synth 8-256] done synthesizing module 'CLA' (3#1) [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/CLA.v:23]
INFO: [Synth 8-256] done synthesizing module 'multiplier' (4#1) [C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.srcs/sources_1/new/multiplier.v:23]
WARNING: [Synth 8-3917] design multiplier has port C1[5] driven by constant 0
WARNING: [Synth 8-3917] design multiplier has port C1[0] driven by constant 0
WARNING: [Synth 8-3917] design multiplier has port C2[6] driven by constant 0
WARNING: [Synth 8-3917] design multiplier has port C2[1] driven by constant 0
WARNING: [Synth 8-3917] design multiplier has port C2[0] driven by constant 0
WARNING: [Synth 8-3331] design multiplier has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 947.598 ; gain = 127.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 947.598 ; gain = 127.598
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 5 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1296.555 ; gain = 476.555
13 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1299.223 ; gain = 479.223
close_design
save_wave_config {C:/Users/Swarna/Desktop/Vivado/carrysaveadder/simulate_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/Swarna/Desktop/Vivado/carrysaveadder/simulate_behav.wcfg
set_property xsim.view C:/Users/Swarna/Desktop/Vivado/carrysaveadder/simulate_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 1315.699 ; gain = 0.000
export_ip_user_files -of_objects  [get_files C:/Users/Swarna/Desktop/Vivado/carrysaveadder/simulate_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/Swarna/Desktop/Vivado/carrysaveadder/simulate_behav.wcfg
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulate_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 84dcf0152cc448bc8ec98f79d4f3691c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulate_behav xil_defaultlib.simulate xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Swarna/Desktop/Vivado/carrysaveadder/carrysaveadder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulate_behav -key {Behavioral:sim_1:Functional:simulate} -tclbatch {simulate.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source simulate.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulate_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1315.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 20 21:25:22 2018...
