<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/svinterfaces
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv</a>
defines: 
time_elapsed: 0.216s
ram usage: 11232 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/svinterfaces <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv</a>
module TopModule (
	clk,
	rst,
	outOther,
	sig,
	flip,
	sig_out,
	passThrough
);
	input wire clk;
	input wire rst;
	output wire [21:0] outOther;
	input wire [1:0] sig;
	input wire flip;
	output wire [1:0] sig_out;
	output wire [15:0] passThrough;
	parameter MyInterfaceInstance_WIDTH = 4;
	wire MyInterfaceInstance_setting;
	wire [MyInterfaceInstance_WIDTH - 1:0] MyInterfaceInstance_other_setting;
	wire [1:0] MyInterfaceInstance_mysig_out;
	wire [15:0] MyInterfaceInstance_passThrough;
	SubModule1 #(.u_MyInterface_WIDTH(MyInterfaceInstance_WIDTH)) u_SubModule1(
		.clk(clk),
		.rst(rst),
		.u_MyInterface_setting(MyInterfaceInstance_setting),
		.u_MyInterface_other_setting(MyInterfaceInstance_other_setting),
		.u_MyInterface_mysig_out(MyInterfaceInstance_mysig_out),
		.u_MyInterface_passThrough(MyInterfaceInstance_passThrough),
		.outOther(outOther),
		.sig(sig)
	);
	assign sig_out = MyInterfaceInstance_mysig_out;
	assign MyInterfaceInstance_setting = flip;
	assign passThrough = MyInterfaceInstance_passThrough;
endmodule
module SubModule1 (
	clk,
	rst,
	u_MyInterface_setting,
	u_MyInterface_other_setting,
	u_MyInterface_mysig_out,
	u_MyInterface_passThrough,
	sig,
	outOther
);
	input wire clk;
	input wire rst;
	parameter u_MyInterface_WIDTH = 3;
	input wire u_MyInterface_setting;
	output wire [u_MyInterface_WIDTH - 1:0] u_MyInterface_other_setting;
	output reg [1:0] u_MyInterface_mysig_out;
	output wire [15:0] u_MyInterface_passThrough;
	input wire [1:0] sig;
	output wire [21:0] outOther;
	always @(posedge clk or posedge rst)
		if (rst)
			u_MyInterface_mysig_out &lt;= 0;
		else if (u_MyInterface_setting)
			u_MyInterface_mysig_out &lt;= sig;
		else
			u_MyInterface_mysig_out &lt;= ~sig;
	parameter MyInterfaceInstanceInSub_WIDTH = 22;
	wire MyInterfaceInstanceInSub_setting;
	wire [MyInterfaceInstanceInSub_WIDTH - 1:0] MyInterfaceInstanceInSub_other_setting;
	wire [1:0] MyInterfaceInstanceInSub_mysig_out;
	wire [15:0] MyInterfaceInstanceInSub_passThrough;
	SubModule2 #(
		.u_MyInterfaceInSub2_WIDTH(u_MyInterface_WIDTH),
		.u_MyInterfaceInSub3_WIDTH(MyInterfaceInstanceInSub_WIDTH)
	) u_SubModule2(
		.clk(clk),
		.rst(rst),
		.u_MyInterfaceInSub2_setting(u_MyInterface_setting),
		.u_MyInterfaceInSub2_other_setting(u_MyInterface_other_setting),
		.u_MyInterfaceInSub2_mysig_out(u_MyInterface_mysig_out),
		.u_MyInterfaceInSub2_passThrough(u_MyInterface_passThrough),
		.u_MyInterfaceInSub3_setting(MyInterfaceInstanceInSub_setting),
		.u_MyInterfaceInSub3_other_setting(MyInterfaceInstanceInSub_other_setting),
		.u_MyInterfaceInSub3_mysig_out(MyInterfaceInstanceInSub_mysig_out),
		.u_MyInterfaceInSub3_passThrough(MyInterfaceInstanceInSub_passThrough)
	);
	assign outOther = MyInterfaceInstanceInSub_other_setting;
	assign MyInterfaceInstanceInSub_setting = 0;
	assign MyInterfaceInstanceInSub_mysig_out = sig;
endmodule
module SubModule2 (
	clk,
	rst,
	u_MyInterfaceInSub2_setting,
	u_MyInterfaceInSub2_other_setting,
	u_MyInterfaceInSub2_mysig_out,
	u_MyInterfaceInSub2_passThrough,
	u_MyInterfaceInSub3_setting,
	u_MyInterfaceInSub3_other_setting,
	u_MyInterfaceInSub3_mysig_out,
	u_MyInterfaceInSub3_passThrough
);
	input wire clk;
	input wire rst;
	parameter u_MyInterfaceInSub2_WIDTH = 3;
	input wire u_MyInterfaceInSub2_setting;
	output wire [u_MyInterfaceInSub2_WIDTH - 1:0] u_MyInterfaceInSub2_other_setting;
	input wire [1:0] u_MyInterfaceInSub2_mysig_out;
	output wire [15:0] u_MyInterfaceInSub2_passThrough;
	parameter u_MyInterfaceInSub3_WIDTH = 3;
	input wire u_MyInterfaceInSub3_setting;
	output reg [u_MyInterfaceInSub3_WIDTH - 1:0] u_MyInterfaceInSub3_other_setting;
	input wire [1:0] u_MyInterfaceInSub3_mysig_out;
	output wire [15:0] u_MyInterfaceInSub3_passThrough;
	always @(*)
		if (u_MyInterfaceInSub3_mysig_out == 2&#39;b00)
			u_MyInterfaceInSub3_other_setting[21:0] = 1000;
		else if (u_MyInterfaceInSub3_mysig_out == 2&#39;b01)
			u_MyInterfaceInSub3_other_setting[21:0] = 2000;
		else if (u_MyInterfaceInSub3_mysig_out == 2&#39;b10)
			u_MyInterfaceInSub3_other_setting[21:0] = 3000;
		else
			u_MyInterfaceInSub3_other_setting[21:0] = 4000;
	assign u_MyInterfaceInSub2_passThrough[7:0] = 124;
	assign u_MyInterfaceInSub2_passThrough[15:8] = 200;
endmodule

</pre>
</body>