# Copyright (C) 2022  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition
# File: /u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/qis/audiotestmain_struct/audiotestmain.csv
# Generated on: Mon Dec 18 17:09:17 2023

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Transceiver Analog Settings Protocol,VCCR_GXB/VCCT_GXB Voltage,Transceiver I/O Pin Termination,Transceiver Dedicated Refclk Pin Termination,Transmitter Common Mode Driver Voltage,Transmitter Slew Rate Control,Transmitter Differential Output Voltage,Receiver Buffer Common Mode Voltage,Strict Preservation
ack_error,Output,PIN_L7,8A,B8A_N0,PIN_V12,,,,,,,,,,,,,,
clk,Input,PIN_N20,6A,B6A_N0,PIN_T13,,,,,,,,,,,,,,
OHstate[8],Output,PIN_H7,8A,B8A_N0,PIN_AE10,,,,,,,,,,,,,,
OHstate[7],Output,PIN_K8,8A,B8A_N0,PIN_W12,,,,,,,,,,,,,,
OHstate[6],Output,PIN_K10,8A,B8A_N0,PIN_V14,,,,,,,,,,,,,,
OHstate[5],Output,PIN_J7,8A,B8A_N0,PIN_AC22,,,,,,,,,,,,,,
OHstate[4],Output,PIN_J8,8A,B8A_N0,PIN_AC13,,,,,,,,,,,,,,
OHstate[3],Output,PIN_G7,8A,B8A_N0,PIN_AF13,,,,,,,,,,,,,,
OHstate[2],Output,PIN_G6,8A,B8A_N0,PIN_AF11,,,,,,,,,,,,,,
OHstate[1],Output,PIN_F6,8A,B8A_N0,PIN_AC14,,,,,,,,,,,,,,
OHstate[0],Output,PIN_F7,8A,B8A_N0,PIN_AB15,,,,,,,,,,,,,,
res_n,Input,PIN_AB24,5A,B5A_N0,PIN_P20,,,,,,,,,,,,,,
SSM2603_bclk,Output,PIN_E6,8A,B8A_N0,PIN_AD11,,,,,,,,,,,,,,
SSM2603_cclk,Output,PIN_D6,8A,B8A_N0,PIN_M24,,,,,,,,,,,,,,
SSM2603_pbdat,Output,PIN_H10,8A,B8A_N0,PIN_AA14,,,,,,,,,,,,,,
SSM2603_pblrc,Output,PIN_G10,8A,B8A_N0,PIN_AE11,,,,,,,,,,,,,,
SSM2603_scl,Bidir,PIN_B7,8A,B8A_N0,PIN_AC15,,,,,,,,,,,,,,
SSM2603_sda,Bidir,PIN_G11,7A,B7A_N0,PIN_Y13,,,,,,,,,,,,,,
