0.7
2020.2
Oct 13 2023
20:47:58
D:/FPGA_workspace/myCPU/myCPU.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
D:/FPGA_workspace/myCPU/myCPU.srcs/sim_1/new/inst_fetch_tb.sv,1711294965,systemVerilog,,,,inst_fetch_tb,,uvm,,,,,,
D:/FPGA_workspace/myCPU/myCPU.srcs/sources_1/new/inst_fetch.sv,1711294971,systemVerilog,,D:/FPGA_workspace/myCPU/myCPU.srcs/sources_1/new/pc_reg.sv,,inst_fetch,,uvm,,,,,,
D:/FPGA_workspace/myCPU/myCPU.srcs/sources_1/new/pc_reg.sv,1711294030,systemVerilog,,D:/FPGA_workspace/myCPU/myCPU.srcs/sources_1/new/rom.sv,,pc_reg,,uvm,,,,,,
D:/FPGA_workspace/myCPU/myCPU.srcs/sources_1/new/rom.sv,1711295241,systemVerilog,,D:/FPGA_workspace/myCPU/myCPU.srcs/sim_1/new/inst_fetch_tb.sv,,rom,,uvm,,,,,,
