#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jul 14 09:11:40 2022
# Process ID: 196
# Current directory: C:/Users/lenovo/Desktop/7.13-2/cpu_design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5384 C:\Users\lenovo\Desktop\7.13-2\cpu_design\cpu_design.xpr
# Log file: C:/Users/lenovo/Desktop/7.13-2/cpu_design/vivado.log
# Journal file: C:/Users/lenovo/Desktop/7.13-2/cpu_design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {75} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {33} CONFIG.MMCM_CLKOUT0_DIVIDE_F {11} CONFIG.CLKOUT1_JITTER {272.433} CONFIG.CLKOUT1_PHASE_ERROR {261.747}] [get_ips cpuclk]
generate_target all [get_files  C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpuclk, cache-ID = 8c14fccc434e929b; cache size = 14.931 MB.
catch { [ delete_ip_run [get_ips -all cpuclk] ] }
INFO: [Project 1-386] Moving file 'C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci' from fileset 'cpuclk' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci'
export_simulation -of_objects [get_files C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.ip_user_files -ipstatic_source_dir C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci' is already up-to-date
[Thu Jul 14 09:12:57 2022] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.runs/synth_1/runme.log
[Thu Jul 14 09:12:57 2022] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0006.Hub_#0001
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2007.688 ; gain = 6.250
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {17} CONFIG.MMCM_CLKOUT0_DIVIDE_F {17} CONFIG.CLKOUT1_JITTER {203.457} CONFIG.CLKOUT1_PHASE_ERROR {155.540}] [get_ips cpuclk]
generate_target all [get_files  C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpuclk, cache-ID = d0c977cecfd793d3; cache size = 14.931 MB.
export_ip_user_files -of_objects [get_files C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci'
export_simulation -of_objects [get_files C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.ip_user_files -ipstatic_source_dir C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci' is already up-to-date
[Thu Jul 14 09:26:54 2022] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.runs/synth_1/runme.log
[Thu Jul 14 09:26:54 2022] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0006.Hub_#0001
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2094.324 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {70} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {42} CONFIG.MMCM_CLKOUT0_DIVIDE_F {12} CONFIG.CLKOUT1_JITTER {304.472} CONFIG.CLKOUT1_PHASE_ERROR {310.955}] [get_ips cpuclk]
generate_target all [get_files  C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpuclk, cache-ID = e8ed71fe917a0179; cache size = 14.931 MB.
export_ip_user_files -of_objects [get_files C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci'
export_simulation -of_objects [get_files C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.ip_user_files -ipstatic_source_dir C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci' is already up-to-date
[Thu Jul 14 09:33:15 2022] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.runs/synth_1/runme.log
[Thu Jul 14 09:33:15 2022] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0006.Hub_#0001
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2095.195 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
open_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci' is already up-to-date
[Thu Jul 14 09:47:42 2022] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.runs/synth_1/runme.log
[Thu Jul 14 09:47:42 2022] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.runs/impl_1/runme.log
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0006.Hub_#0001
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2096.473 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {75} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {33} CONFIG.MMCM_CLKOUT0_DIVIDE_F {11} CONFIG.CLKOUT1_JITTER {272.433} CONFIG.CLKOUT1_PHASE_ERROR {261.747}] [get_ips cpuclk]
generate_target all [get_files  C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpuclk, cache-ID = 8c14fccc434e929b; cache size = 14.931 MB.
export_ip_user_files -of_objects [get_files C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci'
export_simulation -of_objects [get_files C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.ip_user_files -ipstatic_source_dir C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci' is already up-to-date
[Thu Jul 14 10:27:45 2022] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.runs/synth_1/runme.log
[Thu Jul 14 10:27:45 2022] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0006.Hub_#0001
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2107.867 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {80} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {44} CONFIG.CLKOUT1_JITTER {285.756} CONFIG.CLKOUT1_PHASE_ERROR {307.118}] [get_ips cpuclk]
generate_target all [get_files  C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci]
launch_runs -jobs 16 cpuclk_synth_1
[Thu Jul 14 10:38:39 2022] Launched cpuclk_synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.runs/cpuclk_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.ip_user_files -ipstatic_source_dir C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jul 14 10:39:23 2022] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.runs/synth_1/runme.log
[Thu Jul 14 10:39:23 2022] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0006.Hub_#0001
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2170.039 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {75} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {33} CONFIG.CLKOUT1_JITTER {272.433} CONFIG.CLKOUT1_PHASE_ERROR {261.747}] [get_ips cpuclk]
generate_target all [get_files  C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpuclk, cache-ID = 8c14fccc434e929b; cache size = 14.988 MB.
catch { [ delete_ip_run [get_ips -all cpuclk] ] }
INFO: [Project 1-386] Moving file 'C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci' from fileset 'cpuclk' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci'
export_simulation -of_objects [get_files C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.ip_user_files -ipstatic_source_dir C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci' is already up-to-date
[Thu Jul 14 10:49:17 2022] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.runs/synth_1/runme.log
[Thu Jul 14 10:49:17 2022] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0006.Hub_#0001
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/7.13-2/cpu_design/cpu_design.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2172.070 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 14 11:17:19 2022...
