{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656199373103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656199373104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 25 20:22:52 2022 " "Processing started: Sat Jun 25 20:22:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656199373104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1656199373104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uc1 -c uc1 " "Command: quartus_sta uc1 -c uc1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1656199373104 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1656199373306 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1656199373680 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1656199373680 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656199373732 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656199373732 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "51 " "The Timing Analyzer is analyzing 51 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1656199373972 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uc1.sdc " "Synopsys Design Constraints File file not found: 'uc1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1656199374014 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1656199374015 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name de0_clk de0_clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name de0_clk de0_clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656199374020 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656199374020 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 72.00 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 72.00 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656199374020 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 144.00 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 144.00 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656199374020 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 216.00 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 216.00 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656199374020 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 288.00 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{inst9\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 288.00 -duty_cycle 50.00 -name \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656199374020 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656199374020 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1656199374020 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " "create_clock -period 1.000 -name rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1656199374022 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MIR:MIR2\|ALUC_OUT\[0\] MIR:MIR2\|ALUC_OUT\[0\] " "create_clock -period 1.000 -name MIR:MIR2\|ALUC_OUT\[0\] MIR:MIR2\|ALUC_OUT\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1656199374022 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name nRST nRST " "create_clock -period 1.000 -name nRST nRST" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1656199374022 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656199374022 ""}
{ "Warning" "WSTA_SCC_LOOP" "56 " "Found combinational loop of 56 nodes" { { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~19\|combout " "Node \"UC2\|HOLD~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~20\|dataa " "Node \"UC2\|HOLD~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~20\|combout " "Node \"UC2\|HOLD~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~14\|dataa " "Node \"UC2\|HOLD~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~14\|combout " "Node \"UC2\|HOLD~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~18\|dataa " "Node \"UC2\|HOLD~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~18\|combout " "Node \"UC2\|HOLD~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~19\|dataa " "Node \"UC2\|HOLD~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~13\|dataa " "Node \"UC2\|HOLD~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~13\|combout " "Node \"UC2\|HOLD~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~14\|datab " "Node \"UC2\|HOLD~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~10\|datab " "Node \"UC2\|HOLD~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~10\|combout " "Node \"UC2\|HOLD~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~18\|datac " "Node \"UC2\|HOLD~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~6\|dataa " "Node \"UC2\|HOLD~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~6\|combout " "Node \"UC2\|HOLD~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~8\|datab " "Node \"UC2\|HOLD~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~8\|combout " "Node \"UC2\|HOLD~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~9\|dataa " "Node \"UC2\|HOLD~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~9\|combout " "Node \"UC2\|HOLD~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~18\|datab " "Node \"UC2\|HOLD~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~20\|datab " "Node \"UC2\|HOLD~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|always0~3\|dataa " "Node \"UC2\|always0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|always0~3\|combout " "Node \"UC2\|always0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|always0~4\|dataa " "Node \"UC2\|always0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|always0~4\|combout " "Node \"UC2\|always0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~19\|datab " "Node \"UC2\|HOLD~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|Type_out\[5\]~1\|dataa " "Node \"UC1\|Type_out\[5\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|Type_out\[5\]~1\|combout " "Node \"UC1\|Type_out\[5\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~4\|datab " "Node \"UC2\|HOLD~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~4\|combout " "Node \"UC2\|HOLD~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~5\|datab " "Node \"UC2\|HOLD~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~5\|combout " "Node \"UC2\|HOLD~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~19\|datac " "Node \"UC2\|HOLD~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|Type_out\[1\]~5\|datad " "Node \"UC1\|Type_out\[1\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|Type_out\[1\]~5\|combout " "Node \"UC1\|Type_out\[1\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~5\|datac " "Node \"UC2\|HOLD~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|MR_OUT~0\|datab " "Node \"UC1\|MR_OUT~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|MR_OUT~0\|combout " "Node \"UC1\|MR_OUT~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~3\|dataa " "Node \"UC2\|HOLD~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~3\|combout " "Node \"UC2\|HOLD~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~5\|dataa " "Node \"UC2\|HOLD~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[4\]~1\|dataa " "Node \"UC1\|SelC_out\[4\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[4\]~1\|combout " "Node \"UC1\|SelC_out\[4\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~9\|datab " "Node \"UC2\|HOLD~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[3\]~2\|dataa " "Node \"UC1\|SelC_out\[3\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[3\]~2\|combout " "Node \"UC1\|SelC_out\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~7\|datac " "Node \"UC2\|HOLD~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~7\|combout " "Node \"UC2\|HOLD~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~8\|datad " "Node \"UC2\|HOLD~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[1\]~4\|dataa " "Node \"UC1\|SelC_out\[1\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[1\]~4\|combout " "Node \"UC1\|SelC_out\[1\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~8\|dataa " "Node \"UC2\|HOLD~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[2\]~3\|datab " "Node \"UC1\|SelC_out\[2\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC1\|SelC_out\[2\]~3\|combout " "Node \"UC1\|SelC_out\[2\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""} { "Warning" "WSTA_SCC_NODE" "UC2\|HOLD~7\|dataa " "Node \"UC2\|HOLD~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656199374025 ""}  } { { "UC2.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/UC2.v" 15 -1 0 } } { "UC_1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/UC_1.v" 8 -1 0 } } { "UC_1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/UC_1.v" 9 -1 0 } } { "UC_1.v" "" { Text "C:/Users/Agus/Documents/Github/EV22/EV22_Quartus/UC_1.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1656199374025 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " "Clock target rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 of clock rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1656199374048 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~10\|dataa  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~10\|dataa  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199374050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~11  from: dataa  to: combout " "Cell: UC2\|HOLD~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199374050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~11  from: datab  to: combout " "Cell: UC2\|HOLD~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199374050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~12  from: datab  to: combout " "Cell: UC2\|HOLD~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199374050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~13\|datab  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~13\|datab  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199374050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~14\|datac  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~14\|datac  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199374050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~14\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~14\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199374050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~15  from: dataa  to: combout " "Cell: UC2\|HOLD~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199374050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~15  from: datab  to: combout " "Cell: UC2\|HOLD~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199374050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~16  from: dataa  to: combout " "Cell: UC2\|HOLD~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199374050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~16  from: datab  to: combout " "Cell: UC2\|HOLD~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199374050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~20\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~20\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199374050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~6\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~6\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199374050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~7\|datab  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~7\|datab  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199374050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~7\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~7\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199374050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~8\|datac  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~8\|datac  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199374050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~9\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~9\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199374050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Mux2~0  from: datad  to: combout " "Cell: inst10\|Mux2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199374050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr0~3  from: dataa  to: combout " "Cell: inst1\|WideOr0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199374050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr0~3  from: datad  to: combout " "Cell: inst1\|WideOr0~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199374050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|Mux18~0  from: dataa  to: combout " "Cell: inst5\|Mux18~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199374050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|WideOr0~0  from: dataa  to: combout " "Cell: inst8\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199374050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[10\] " "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[10\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199374050 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1656199374050 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1656199374054 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656199374059 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1656199374061 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1656199374075 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1656199374223 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1656199374223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.615 " "Worst-case setup slack is -17.615" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.615           -1277.041 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -17.615           -1277.041 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.873           -1191.539 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "  -16.873           -1191.539 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.759            -104.556 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  -14.759            -104.556 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.779             -13.779 nRST  " "  -13.779             -13.779 nRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.321             -26.095 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -13.321             -26.095 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.165            -219.806 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  -12.165            -219.806 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.942            -172.874 MIR:MIR2\|ALUC_OUT\[0\]  " "  -10.942            -172.874 MIR:MIR2\|ALUC_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.035            -967.122 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "  -10.035            -967.122 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656199374226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -8.914 " "Worst-case hold slack is -8.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.914            -718.688 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -8.914            -718.688 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.775              -1.988 MIR:MIR2\|ALUC_OUT\[0\]  " "   -0.775              -1.988 MIR:MIR2\|ALUC_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.371              -2.717 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.371              -2.717 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.129               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.249               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.502               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    1.000               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.790               0.000 nRST  " "    1.790               0.000 nRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656199374254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.115 " "Worst-case recovery slack is -0.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.115             -52.271 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -0.115             -52.271 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.491               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.491               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.642               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "    5.642               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656199374262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -9.194 " "Worst-case removal slack is -9.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.194            -101.128 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -9.194            -101.128 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.111             -12.221 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.111             -12.221 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.101             -17.601 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -1.101             -17.601 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.475            -217.783 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -0.475            -217.783 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656199374269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.523 " "Worst-case minimum pulse width slack is -3.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.523           -1408.231 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -3.523           -1408.231 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 nRST  " "   -3.000              -3.000 nRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 MIR:MIR2\|ALUC_OUT\[0\]  " "    0.336               0.000 MIR:MIR2\|ALUC_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.834               0.000 de0_clk  " "    9.834               0.000 de0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.610               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.610               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.676               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.676               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.735               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   19.735               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.753               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   19.753               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.760               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.760               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199374273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656199374273 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656199374730 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656199374730 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656199374730 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656199374730 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.968 ns " "Worst Case Available Settling Time: 7.968 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656199374730 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656199374730 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656199374730 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1656199374741 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1656199374766 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1656199375320 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " "Clock target rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 of clock rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1656199375429 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~10\|dataa  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~10\|dataa  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199375431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~11  from: dataa  to: combout " "Cell: UC2\|HOLD~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199375431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~11  from: datab  to: combout " "Cell: UC2\|HOLD~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199375431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~12  from: datab  to: combout " "Cell: UC2\|HOLD~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199375431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~13\|datab  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~13\|datab  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199375431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~14\|datac  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~14\|datac  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199375431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~14\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~14\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199375431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~15  from: dataa  to: combout " "Cell: UC2\|HOLD~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199375431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~15  from: datab  to: combout " "Cell: UC2\|HOLD~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199375431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~16  from: dataa  to: combout " "Cell: UC2\|HOLD~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199375431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~16  from: datab  to: combout " "Cell: UC2\|HOLD~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199375431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~20\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~20\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199375431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~6\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~6\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199375431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~7\|datab  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~7\|datab  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199375431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~7\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~7\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199375431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~8\|datac  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~8\|datac  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199375431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~9\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~9\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199375431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Mux2~0  from: datad  to: combout " "Cell: inst10\|Mux2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199375431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr0~3  from: dataa  to: combout " "Cell: inst1\|WideOr0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199375431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr0~3  from: datad  to: combout " "Cell: inst1\|WideOr0~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199375431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|Mux18~0  from: dataa  to: combout " "Cell: inst5\|Mux18~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199375431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|WideOr0~0  from: dataa  to: combout " "Cell: inst8\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199375431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[10\] " "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[10\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199375431 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1656199375431 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656199375436 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1656199375482 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1656199375482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.607 " "Worst-case setup slack is -15.607" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.607           -1134.523 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -15.607           -1134.523 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.130           -1059.432 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "  -15.130           -1059.432 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.135             -91.854 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  -13.135             -91.854 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.372             -12.372 nRST  " "  -12.372             -12.372 nRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.934             -23.355 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -11.934             -23.355 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.798            -193.222 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  -10.798            -193.222 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.700            -153.219 MIR:MIR2\|ALUC_OUT\[0\]  " "   -9.700            -153.219 MIR:MIR2\|ALUC_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.851            -794.709 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -8.851            -794.709 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375490 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656199375490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.824 " "Worst-case hold slack is -7.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.824            -631.999 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -7.824            -631.999 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.705              -1.645 MIR:MIR2\|ALUC_OUT\[0\]  " "   -0.705              -1.645 MIR:MIR2\|ALUC_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.399              -3.167 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.399              -3.167 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.066               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.066               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.179               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.401               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.825               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.767               0.000 nRST  " "    1.767               0.000 nRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656199375525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.001 " "Worst-case recovery slack is 0.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.001               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.001               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.552               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.552               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.561               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.081               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "    5.081               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656199375538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -8.194 " "Worst-case removal slack is -8.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.194             -90.129 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -8.194             -90.129 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.061             -16.960 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -1.061             -16.960 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.061             -11.666 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.061             -11.666 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.488            -222.651 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -0.488            -222.651 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656199375552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.174 " "Worst-case minimum pulse width slack is -3.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.174           -1265.132 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -3.174           -1265.132 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 nRST  " "   -3.000              -3.000 nRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 MIR:MIR2\|ALUC_OUT\[0\]  " "    0.377               0.000 MIR:MIR2\|ALUC_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.817               0.000 de0_clk  " "    9.817               0.000 de0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.693               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.693               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.710               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   19.710               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.722               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   19.722               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.731               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.731               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.764               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.764               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199375561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656199375561 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656199376125 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656199376125 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656199376125 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656199376125 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.708 ns " "Worst Case Available Settling Time: 8.708 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656199376125 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656199376125 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656199376125 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1656199376142 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " "Clock target rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 of clock rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1656199376272 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~10\|dataa  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~10\|dataa  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199376274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~11  from: dataa  to: combout " "Cell: UC2\|HOLD~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199376274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~11  from: datab  to: combout " "Cell: UC2\|HOLD~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199376274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~12  from: datab  to: combout " "Cell: UC2\|HOLD~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199376274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~13\|datab  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~13\|datab  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199376274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~14\|datac  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~14\|datac  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199376274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~14\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~14\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199376274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~15  from: dataa  to: combout " "Cell: UC2\|HOLD~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199376274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~15  from: datab  to: combout " "Cell: UC2\|HOLD~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199376274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~16  from: dataa  to: combout " "Cell: UC2\|HOLD~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199376274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC2\|HOLD~16  from: datab  to: combout " "Cell: UC2\|HOLD~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199376274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~20\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~20\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199376274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~6\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~6\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199376274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~7\|datab  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~7\|datab  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199376274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~7\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~7\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199376274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~8\|datac  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~8\|datac  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199376274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: UC2\|HOLD~9\|datad  to: UC1\|SelC_out\[2\]~3\|combout " "From: UC2\|HOLD~9\|datad  to: UC1\|SelC_out\[2\]~3\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199376274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst10\|Mux2~0  from: datad  to: combout " "Cell: inst10\|Mux2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199376274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr0~3  from: dataa  to: combout " "Cell: inst1\|WideOr0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199376274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr0~3  from: datad  to: combout " "Cell: inst1\|WideOr0~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199376274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|Mux18~0  from: dataa  to: combout " "Cell: inst5\|Mux18~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199376274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|WideOr0~0  from: dataa  to: combout " "Cell: inst8\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199376274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[10\] " "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[10\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1656199376274 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1656199376274 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656199376279 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1656199376308 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1656199376308 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.737 " "Worst-case setup slack is -9.737" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.737            -705.516 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -9.737            -705.516 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.556            -646.759 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -9.556            -646.759 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.065             -54.218 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -8.065             -54.218 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.281              -7.281 nRST  " "   -7.281              -7.281 nRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.186             -14.089 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -7.186             -14.089 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.509            -115.091 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -6.509            -115.091 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.631             -88.496 MIR:MIR2\|ALUC_OUT\[0\]  " "   -5.631             -88.496 MIR:MIR2\|ALUC_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.282            -408.466 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -5.282            -408.466 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656199376320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.928 " "Worst-case hold slack is -4.928" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.928            -389.075 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -4.928            -389.075 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.523              -1.672 MIR:MIR2\|ALUC_OUT\[0\]  " "   -0.523              -1.672 MIR:MIR2\|ALUC_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.281              -2.670 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.281              -2.670 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.038              -0.067 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -0.038              -0.067 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.026              -0.026 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.026              -0.026 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.078               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.078               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.554               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.554               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.918               0.000 nRST  " "    0.918               0.000 nRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656199376361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.230 " "Worst-case recovery slack is -0.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.230            -106.052 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -0.230            -106.052 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.130               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.132               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.217               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "    3.217               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656199376379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -4.868 " "Worst-case removal slack is -4.868" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.868             -53.548 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -4.868             -53.548 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.670              -7.370 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.670              -7.370 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.664             -10.613 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -0.664             -10.613 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.294            -133.568 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -0.294            -133.568 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656199376396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 nRST  " "   -3.000              -3.000 nRST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.091            -761.660 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -2.091            -761.660 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 MIR:MIR2\|ALUC_OUT\[0\]  " "    0.310               0.000 MIR:MIR2\|ALUC_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.584               0.000 de0_clk  " "    9.584               0.000 de0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.563               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.563               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.634               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.634               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.710               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.710               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.720               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   19.720               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.772               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   19.772               0.000 inst9\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656199376411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656199376411 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656199377151 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656199377151 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656199377151 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656199377151 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.309 ns " "Worst Case Available Settling Time: 11.309 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656199377151 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1656199377151 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656199377151 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1656199377782 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1656199377785 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 66 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656199378016 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 25 20:22:58 2022 " "Processing ended: Sat Jun 25 20:22:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656199378016 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656199378016 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656199378016 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1656199378016 ""}
