--- a/arch/arm/dts/ls1021a-iot.dtsi
+++ b/arch/arm/dts/ls1021a-iot.dtsi
@@ -9,7 +9,7 @@
 #include "ls1021a.dtsi"
 
 / {
-	model = "LS1021A IOT Board";
+	model = "LS1021A SMART Board";
 
 	aliases {
 		enet2-rgmii-phy = &rgmii_phy1;
@@ -59,8 +59,11 @@
 &ifc {
 	#address-cells = <2>;
 	#size-cells = <1>;
-	/* NOR Flash on board */
-	ranges = <0x0 0x0 0x60000000 0x08000000>;
+        /* NOR, NAND Flashes and FPGA on board */
+        ranges = <0x0 0x0 0x0 0x60000000 0x08000000
+            0x2 0x0 0x0 0x7e800000 0x00010000
+            0x3 0x0 0x0 0x7fb00000 0x00000100>;
+
 	status = "okay";
 
 	nor@0,0 {
@@ -71,6 +74,27 @@
 		bank-width = <2>;
 		device-width = <1>;
 	};
+
+        cpld: board-control@2,0 {
+            compatible = "fsl,ls1043ardb-cpld";
+            reg = <0x2 0x0 0x0000100>;
+        };
+
+};
+
+&ifc {
+    #address-cells = <2>;
+    #size-cells = <1>;
+    /* NAND Flash on board */
+    ranges = <0x0 0x0 0x60000000 0x00010000>;
+    status = "okay";
+    nand@0,0 {
+            compatible = "fsl,ifc-nand";
+            #address-cells = <1>;
+            #size-cells = <1>;
+            reg = <0x0 0x0 0x10000>;
+        };
+
 };
 
 &lpuart0 {
--- a/board/freescale/common/sys_eeprom.c
+++ b/board/freescale/common/sys_eeprom.c
@@ -49,20 +49,29 @@ static struct __attribute__ ((__packed__
 	u32 crc;          /* 0x72        CRC32 checksum */
 #endif
 #ifdef CONFIG_SYS_I2C_EEPROM_NXID
+        /* ARTEL
+         * NOTE Changes here must also be reflected in the linux application library
+         */
 	u8 id[4];         /* 0x00 - 0x03 EEPROM Tag 'NXID' */
 	u8 sn[12];        /* 0x04 - 0x0F Serial Number */
 	u8 errata[5];     /* 0x10 - 0x14 Errata Level */
 	u8 date[6];       /* 0x15 - 0x1a Build Date */
-	u8 res_0;         /* 0x1b        Reserved */
+	u8 hwrev;         /* 0x1b        Artel Hardware Rev */
 	u32 version;      /* 0x1c - 0x1f NXID Version */
 	u8 tempcal[8];    /* 0x20 - 0x27 Temperature Calibration Factors */
 	u8 tempcalsys[2]; /* 0x28 - 0x29 System Temperature Calibration Factors */
 	u8 tempcalflags;  /* 0x2a        Temperature Calibration Flags */
-	u8 res_1[21];     /* 0x2b - 0x3f Reserved */
+	u8 pn[21];        /* 0x2b - 0x3f Manufacturing Part Number */
 	u8 mac_count;     /* 0x40        Number of MAC addresses */
 	u8 mac_flag;      /* 0x41        MAC table flags */
 	u8 mac[MAX_NUM_PORTS][6];     /* 0x42 - 0xa1 MAC addresses */
-	u8 res_2[90];     /* 0xa2 - 0xfb Reserved */	
+	u8 brdType;       /* 0xa2        DLMgr BrdType */
+	u8 brdExtType;    /* 0xa3        DLMgr Extended BrdType (future use)*/
+	u32 runTime;      /* 0xa4 - 0xa7 Module runtime in hours*/
+	u8 res_2[64];     /* 0xa8 - 0xfb Reserved */
+        	          /* This is wrong. There should be 20 more bytes assigned */
+                          /* but because this was wrong from the get-go it is      */
+                          /* difficult to change it now...                         */
 	u32 crc;          /* 0xfc - 0xff CRC32 checksum */
 #endif
 } e;
@@ -98,10 +107,18 @@ static void show_eeprom(void)
 	printf("ID: %c%c%c%c\n", e.id[0], e.id[1], e.id[2], e.id[3]);
 #endif
 
+	/* BoardType*/
+	printf("BoardType: 0x%2X\n", e.brdType);
+	/* BoardExtType*/
+	printf("XBoardType extended: 0x%2X\n", e.brdExtType);
+
 	/* Serial number */
 	printf("SN: %s\n", e.sn);
+	/* Part number */
+	printf("PN: %s\n", e.pn);
 
 	/* Errata level. */
+
 #ifdef CONFIG_SYS_I2C_EEPROM_NXID
 	printf("Errata: %s\n", e.errata);
 #else
@@ -229,12 +246,14 @@ static int prog_eeprom(void)
 #endif
 
 	/* Set the reserved values to 0xFF   */
+#if 0	/* Artel */
 #ifdef CONFIG_SYS_I2C_EEPROM_NXID
 	e.res_0 = 0xFF;
 	memset(e.res_1, 0xFF, sizeof(e.res_1));
 #else
 	memset(e.res_0, 0xFF, sizeof(e.res_0));
 #endif
+#endif
 	update_crc();
 
 #if !CONFIG_IS_ENABLED(DM_I2C)
--- a/board/freescale/ls1021aiot/ls102xa_rcw_sd.cfg
+++ b/board/freescale/ls1021aiot/ls102xa_rcw_sd.cfg
@@ -2,11 +2,17 @@
 aa55aa55 01ee0100
 # serdes protocol
 
+#Artel Video Systems SMART board
+0608000A 00000000 00000000 00000000
+20000000 08407920 60025A00 21046000
+00000000 00000000 00000000 0001AF00
+00000504 2824B140 00000000 00000000
+
 #Default with 2 x SGMII (no SATA)
-0608000a 00000000 00000000 00000000
-20000000 08407900 60025a00 21046000
-00000000 00000000 00000000 20038000
-20024800 881b1340 00000000 00000000
+#0608000a 00000000 00000000 00000000
+#20000000 08407900 60025a00 21046000
+#00000000 00000000 00000000 20038000
+#20024800 881b1340 00000000 00000000
 
 #SATA set-up
 #0608000a 00000000 00000000 00000000
--- a/include/configs/ls1021aiot.h
+++ b/include/configs/ls1021aiot.h
@@ -2,6 +2,7 @@
 /*
  * Copyright 2016 Freescale Semiconductor, Inc.
  * Copyright 2019 NXP
+ * Copyright 2023 Artel Video Systems
  */
 
 #ifndef __CONFIG_H
@@ -26,30 +27,30 @@
  * DDR: 800 MHz ( 1600 MT/s data rate )
  */
 
-#define DDR_SDRAM_CFG			0x470c0008
-#define DDR_CS0_BNDS			0x008000bf
-#define DDR_CS0_CONFIG			0x80014302
-#define DDR_TIMING_CFG_0		0x50550004
-#define DDR_TIMING_CFG_1		0xbcb38c56
-#define DDR_TIMING_CFG_2		0x0040d120
-#define DDR_TIMING_CFG_3		0x010e1000
+#define DDR_SDRAM_CFG			0x472C0000
+#define DDR_CS0_BNDS			0x008000BF
+#define DDR_CS0_CONFIG			0x80004302
+#define DDR_TIMING_CFG_0		0x4055000C
+#define DDR_TIMING_CFG_1		0xBCB48C56
+#define DDR_TIMING_CFG_2		0x0040D120
+#define DDR_TIMING_CFG_3		0x010E1000
 #define DDR_TIMING_CFG_4		0x00000001
-#define DDR_TIMING_CFG_5		0x03401400
+#define DDR_TIMING_CFG_5		0x04401400
 #define DDR_SDRAM_CFG_2			0x00401010
-#define DDR_SDRAM_MODE			0x00061c60
+#define DDR_SDRAM_MODE			0x00441C70
 #define DDR_SDRAM_MODE_2		0x00180000
 #define DDR_SDRAM_INTERVAL		0x18600618
-#define DDR_DDR_WRLVL_CNTL		0x8655f605
-#define DDR_DDR_WRLVL_CNTL_2	0x05060607
-#define DDR_DDR_WRLVL_CNTL_3	0x05050505
+#define DDR_DDR_WRLVL_CNTL		0x8655F605
+#define DDR_DDR_WRLVL_CNTL_2		0x05060607
+#define DDR_DDR_WRLVL_CNTL_3		0x07070707
 #define DDR_DDR_CDR1			0x80040000
-#define DDR_DDR_CDR2			0x00000001
-#define DDR_SDRAM_CLK_CNTL		0x02000000
+#define DDR_DDR_CDR2			0x0000A101
+#define DDR_SDRAM_CLK_CNTL		0x02400000
 #define DDR_DDR_ZQ_CNTL			0x89080600
 #define DDR_CS0_CONFIG_2		0
-#define DDR_SDRAM_CFG_MEM_EN	0x80000000
+#define DDR_SDRAM_CFG_MEM_EN		0x80000000
 #define SDRAM_CFG2_D_INIT		0x00000010
-#define DDR_CDR2_VREF_TRAIN_EN	0x00000080
+#define DDR_CDR2_VREF_TRAIN_EN		0x00000080
 #define SDRAM_CFG2_FRC_SR		0x80000000
 #define SDRAM_CFG_BI			0x00000001
 
--- a/board/freescale/ls1021aiot/ls1021aiot.c
+++ b/board/freescale/ls1021aiot/ls1021aiot.c
@@ -34,7 +34,7 @@ DECLARE_GLOBAL_DATA_PTR;
 
 int checkboard(void)
 {
-	puts("Board: LS1021AIOT\n");
+	puts("Board: Artel SMART\n");
 
 #ifndef CONFIG_QSPI_BOOT
 	struct ccsr_gur *dcfg = (struct ccsr_gur *)CONFIG_SYS_FSL_GUTS_ADDR;
@@ -163,6 +163,13 @@ int board_early_init_f(void)
 }
 
 #ifdef CONFIG_SPL_BUILD
+void artel_clock_debug(void)
+{
+	u32 CLKPSCR = 0x0001f800;
+	u32 clkpcsr_addr = 0x01ee1a00;
+	out_be32(&clkpcsr_addr, CLKPSCR);
+}
+
 void board_init_f(ulong dummy)
 {
 	/* Clear the BSS */
@@ -170,6 +177,8 @@ void board_init_f(ulong dummy)
 
 	get_clocks();
 
+	artel_clock_debug();
+
 	preloader_console_init();
 
 	dram_init();
