verilog xil_defaultlib  \
"../../../../RFSoC_Design_RFDC_Test_00.gen/sources_1/ip/fifo_generator_3/sim/fifo_generator_3.v" \

verilog xil_defaultlib "glbl.v"

nosort
