<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___r_c_c___a_p_b2___force___release___reset" xml:lang="en-US">
<title>APB2 Force Release Reset</title>
<indexterm><primary>APB2 Force Release Reset</primary></indexterm>
<para>

<para>Force or release APB2 peripheral reset. </para>
 
</para>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para><anchor xml:id="_group___r_c_c___a_p_b2___force___release___reset_1ga8788da8c644ad0cc54912baede7d49b4"/>#define <emphasis role="strong">__HAL_RCC_APB2_FORCE_RESET</emphasis>()   (RCC-&gt;APB2RSTR = 0xFFFFFFFFU)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___r_c_c___a_p_b2___force___release___reset_1gac1d0efbf1737e3528779cecbd0d80ebc"/>#define <emphasis role="strong">__HAL_RCC_AFIO_FORCE_RESET</emphasis>()   (RCC-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga54c01f7eac4d00d2011162116931a165">RCC_APB2RSTR_AFIORST</link>))</para>
</listitem>
            <listitem><para><anchor xml:id="_group___r_c_c___a_p_b2___force___release___reset_1gab329bd497cccffd979bcca9fd42bbc79"/>#define <emphasis role="strong">__HAL_RCC_GPIOA_FORCE_RESET</emphasis>()   (RCC-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga364c5d4966543fe7fa3ef02e1d6c9bde">RCC_APB2RSTR_IOPARST</link>))</para>
</listitem>
            <listitem><para><anchor xml:id="_group___r_c_c___a_p_b2___force___release___reset_1ga3b89be9638638ffce3ebd4f08a3b64cf"/>#define <emphasis role="strong">__HAL_RCC_GPIOB_FORCE_RESET</emphasis>()   (RCC-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga86b613f6af828f006926a59d2000c4d8">RCC_APB2RSTR_IOPBRST</link>))</para>
</listitem>
            <listitem><para><anchor xml:id="_group___r_c_c___a_p_b2___force___release___reset_1ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0"/>#define <emphasis role="strong">__HAL_RCC_GPIOC_FORCE_RESET</emphasis>()   (RCC-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga2db2325306703e2f20b6ea2658b79ae9">RCC_APB2RSTR_IOPCRST</link>))</para>
</listitem>
            <listitem><para><anchor xml:id="_group___r_c_c___a_p_b2___force___release___reset_1gaf0f7c49787fc94edeea74aa4218aeaf6"/>#define <emphasis role="strong">__HAL_RCC_GPIOD_FORCE_RESET</emphasis>()   (RCC-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga206daa5c302d774247f217d6eec788df">RCC_APB2RSTR_IOPDRST</link>))</para>
</listitem>
            <listitem><para><anchor xml:id="_group___r_c_c___a_p_b2___force___release___reset_1ga6176fa4f52de6ebf932d99a4d611634d"/>#define <emphasis role="strong">__HAL_RCC_ADC1_FORCE_RESET</emphasis>()   (RCC-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga7b818d0d9747621c936ad16c93a4956a">RCC_APB2RSTR_ADC1RST</link>))</para>
</listitem>
            <listitem><para><anchor xml:id="_group___r_c_c___a_p_b2___force___release___reset_1gac423d6a52fa42423119844e4a7d68c7b"/>#define <emphasis role="strong">__HAL_RCC_TIM1_FORCE_RESET</emphasis>()   (RCC-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</link>))</para>
</listitem>
            <listitem><para><anchor xml:id="_group___r_c_c___a_p_b2___force___release___reset_1ga87e6bc588fa1d5ce3928d2fd2a3156a4"/>#define <emphasis role="strong">__HAL_RCC_SPI1_FORCE_RESET</emphasis>()   (RCC-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</link>))</para>
</listitem>
            <listitem><para><anchor xml:id="_group___r_c_c___a_p_b2___force___release___reset_1ga5db01cf30bf3c5c7fc0b42220f4c70ad"/>#define <emphasis role="strong">__HAL_RCC_USART1_FORCE_RESET</emphasis>()   (RCC-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</link>))</para>
</listitem>
            <listitem><para><anchor xml:id="_group___r_c_c___a_p_b2___force___release___reset_1gae1e413d623154942d5bbe89769161ece"/>#define <emphasis role="strong">__HAL_RCC_APB2_RELEASE_RESET</emphasis>()   (RCC-&gt;APB2RSTR = 0x00)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___r_c_c___a_p_b2___force___release___reset_1ga7b8441a89288e723bf87077b358ec224"/>#define <emphasis role="strong">__HAL_RCC_AFIO_RELEASE_RESET</emphasis>()   (RCC-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga54c01f7eac4d00d2011162116931a165">RCC_APB2RSTR_AFIORST</link>))</para>
</listitem>
            <listitem><para><anchor xml:id="_group___r_c_c___a_p_b2___force___release___reset_1gad56e47c2eacd972491f94296053d0cc3"/>#define <emphasis role="strong">__HAL_RCC_GPIOA_RELEASE_RESET</emphasis>()   (RCC-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga364c5d4966543fe7fa3ef02e1d6c9bde">RCC_APB2RSTR_IOPARST</link>))</para>
</listitem>
            <listitem><para><anchor xml:id="_group___r_c_c___a_p_b2___force___release___reset_1gaf03da3b36478071844fbd77df618a686"/>#define <emphasis role="strong">__HAL_RCC_GPIOB_RELEASE_RESET</emphasis>()   (RCC-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga86b613f6af828f006926a59d2000c4d8">RCC_APB2RSTR_IOPBRST</link>))</para>
</listitem>
            <listitem><para><anchor xml:id="_group___r_c_c___a_p_b2___force___release___reset_1ga1df0e3536d3450435bdccdbe9c878736"/>#define <emphasis role="strong">__HAL_RCC_GPIOC_RELEASE_RESET</emphasis>()   (RCC-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga2db2325306703e2f20b6ea2658b79ae9">RCC_APB2RSTR_IOPCRST</link>))</para>
</listitem>
            <listitem><para><anchor xml:id="_group___r_c_c___a_p_b2___force___release___reset_1ga29fbf71f71ea27ffa38e7283b6dce03d"/>#define <emphasis role="strong">__HAL_RCC_GPIOD_RELEASE_RESET</emphasis>()   (RCC-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga206daa5c302d774247f217d6eec788df">RCC_APB2RSTR_IOPDRST</link>))</para>
</listitem>
            <listitem><para><anchor xml:id="_group___r_c_c___a_p_b2___force___release___reset_1ga681299b233339aa39a30fa5589cac5bc"/>#define <emphasis role="strong">__HAL_RCC_ADC1_RELEASE_RESET</emphasis>()   (RCC-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga7b818d0d9747621c936ad16c93a4956a">RCC_APB2RSTR_ADC1RST</link>))</para>
</listitem>
            <listitem><para><anchor xml:id="_group___r_c_c___a_p_b2___force___release___reset_1ga1857f223177c9548ce1bae9753e0a7b4"/>#define <emphasis role="strong">__HAL_RCC_TIM1_RELEASE_RESET</emphasis>()   (RCC-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</link>))</para>
</listitem>
            <listitem><para><anchor xml:id="_group___r_c_c___a_p_b2___force___release___reset_1gad7b4bc8c8a9146529a175c45eecf25e5"/>#define <emphasis role="strong">__HAL_RCC_SPI1_RELEASE_RESET</emphasis>()   (RCC-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</link>))</para>
</listitem>
            <listitem><para><anchor xml:id="_group___r_c_c___a_p_b2___force___release___reset_1ga243061674e38d05d222697046d43813a"/>#define <emphasis role="strong">__HAL_RCC_USART1_RELEASE_RESET</emphasis>()   (RCC-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</link>))</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Force or release APB2 peripheral reset. </para>
</section>
</section>
