$date
	Sat Dec 20 12:42:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_flipflop_tb $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ t $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 ! qbar $end
$var wire 1 $ t $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
x"
x!
$end
#5
0!
1"
1#
#10
0#
#12
1$
#15
1!
0"
1#
#20
0#
#22
0$
#25
0!
1"
1#
#30
0#
#35
1#
#37
1$
#40
0#
#45
1!
0"
1#
#47
