Command: /home/timtim01/eda_test/project/gen_amba_2025/test_01/axi4_vip_env_rtl_integration/sim/./simv +UVM_TESTNAME=axi4_performance_test +UVM_VERBOSITY=UVM_MEDIUM +ntb_random_seed=2 +fsdb_file=./waves/axi4_performance_test_2.fsdb -l ./logs/axi4_performance_test_2.log
Chronologic VCS simulator copyright 1991-2024
Contains Synopsys proprietary information.
Compiler version W-2024.09-SP1_Full64; Runtime version W-2024.09-SP1_Full64;  Jul 29 09:51 2025
UVM_INFO /home/eda_tools/synopsys/vcs/W-2024.09-SP1//etc/uvm-1.2/base/uvm_root.svh(402) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2.Synopsys
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

[0] Starting FSDB dump
*Verdi* Loading libsscore_vcs202409.so
FSDB Dumper for VCS, Release Verdi_W-2024.09-SP1, Linux x86_64/64bit, 11/30/2024
(C) 1996 - 2024 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'axi4_vip.fsdb'
*Verdi* : Begin traversing the scope (hdl_top), layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +struct dumping.
*Verdi* : End of traversing.
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +mda dumping.
*Verdi* : End of traversing.
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
*Verdi* : fsdbDumpon - All FSDB files at 0 ps.
*Verdi* : Create FSDB file './waves/axi4_performance_test_2.fsdb'
[0] FSDB file set to: ./waves/axi4_performance_test_2.fsdb
UVM_INFO @ 0: reporter [RNTST] Running test axi4_performance_test...
UVM_INFO ../env/axi4_protocol_coverage.sv(19) @ 0: uvm_test_top.env.coverage [axi4_protocol_coverage] Protocol coverage build phase
UVM_INFO /home/eda_tools/synopsys/vcs/W-2024.09-SP1//etc/uvm-1.2/base/uvm_root.svh(589) @ 0: reporter [UVMTOP] UVM testbench topology:
--------------------------------------------------------------------
Name                         Type                        Size  Value
--------------------------------------------------------------------
uvm_test_top                 axi4_performance_test       -     @340 
  env                        axi4_env                    -     @374 
    coverage                 axi4_protocol_coverage      -     @695 
    master_agent[0]          axi4_master_agent           -     @405 
      driver                 axi4_master_driver          -     @845 
        rsp_port             uvm_analysis_port           -     @864 
        seq_item_port        uvm_seq_item_pull_port      -     @854 
      monitor                axi4_master_monitor         -     @874 
        item_collected_port  uvm_analysis_port           -     @883 
      sequencer              axi4_master_sequencer       -     @708 
        rsp_export           uvm_analysis_export         -     @717 
        seq_item_export      uvm_seq_item_pull_imp       -     @835 
        arbitration_queue    array                       0     -    
        lock_queue           array                       0     -    
        num_last_reqs        integral                    32    'd1  
        num_last_rsps        integral                    32    'd1  
    master_agent[1]          axi4_master_agent           -     @414 
      driver                 axi4_master_driver          -     @1032
        rsp_port             uvm_analysis_port           -     @1051
        seq_item_port        uvm_seq_item_pull_port      -     @1041
      monitor                axi4_master_monitor         -     @1061
        item_collected_port  uvm_analysis_port           -     @1070
      sequencer              axi4_master_sequencer       -     @895 
        rsp_export           uvm_analysis_export         -     @904 
        seq_item_export      uvm_seq_item_pull_imp       -     @1022
        arbitration_queue    array                       0     -    
        lock_queue           array                       0     -    
        num_last_reqs        integral                    32    'd1  
        num_last_rsps        integral                    32    'd1  
    master_agent[2]          axi4_master_agent           -     @423 
      driver                 axi4_master_driver          -     @1219
        rsp_port             uvm_analysis_port           -     @1238
        seq_item_port        uvm_seq_item_pull_port      -     @1228
      monitor                axi4_master_monitor         -     @1248
        item_collected_port  uvm_analysis_port           -     @1257
      sequencer              axi4_master_sequencer       -     @1082
        rsp_export           uvm_analysis_export         -     @1091
        seq_item_export      uvm_seq_item_pull_imp       -     @1209
        arbitration_queue    array                       0     -    
        lock_queue           array                       0     -    
        num_last_reqs        integral                    32    'd1  
        num_last_rsps        integral                    32    'd1  
    master_agent[3]          axi4_master_agent           -     @432 
      driver                 axi4_master_driver          -     @1406
        rsp_port             uvm_analysis_port           -     @1425
        seq_item_port        uvm_seq_item_pull_port      -     @1415
      monitor                axi4_master_monitor         -     @1435
        item_collected_port  uvm_analysis_port           -     @1444
      sequencer              axi4_master_sequencer       -     @1269
        rsp_export           uvm_analysis_export         -     @1278
        seq_item_export      uvm_seq_item_pull_imp       -     @1396
        arbitration_queue    array                       0     -    
        lock_queue           array                       0     -    
        num_last_reqs        integral                    32    'd1  
        num_last_rsps        integral                    32    'd1  
    master_agent[4]          axi4_master_agent           -     @441 
      driver                 axi4_master_driver          -     @1593
        rsp_port             uvm_analysis_port           -     @1612
        seq_item_port        uvm_seq_item_pull_port      -     @1602
      monitor                axi4_master_monitor         -     @1622
        item_collected_port  uvm_analysis_port           -     @1631
      sequencer              axi4_master_sequencer       -     @1456
        rsp_export           uvm_analysis_export         -     @1465
        seq_item_export      uvm_seq_item_pull_imp       -     @1583
        arbitration_queue    array                       0     -    
        lock_queue           array                       0     -    
        num_last_reqs        integral                    32    'd1  
        num_last_rsps        integral                    32    'd1  
    master_agent[5]          axi4_master_agent           -     @450 
      driver                 axi4_master_driver          -     @1780
        rsp_port             uvm_analysis_port           -     @1799
        seq_item_port        uvm_seq_item_pull_port      -     @1789
      monitor                axi4_master_monitor         -     @1809
        item_collected_port  uvm_analysis_port           -     @1818
      sequencer              axi4_master_sequencer       -     @1643
        rsp_export           uvm_analysis_export         -     @1652
        seq_item_export      uvm_seq_item_pull_imp       -     @1770
        arbitration_queue    array                       0     -    
        lock_queue           array                       0     -    
        num_last_reqs        integral                    32    'd1  
        num_last_rsps        integral                    32    'd1  
    master_agent[6]          axi4_master_agent           -     @459 
      driver                 axi4_master_driver          -     @1967
        rsp_port             uvm_analysis_port           -     @1986
        seq_item_port        uvm_seq_item_pull_port      -     @1976
      monitor                axi4_master_monitor         -     @1996
        item_collected_port  uvm_analysis_port           -     @2005
      sequencer              axi4_master_sequencer       -     @1830
        rsp_export           uvm_analysis_export         -     @1839
        seq_item_export      uvm_seq_item_pull_imp       -     @1957
        arbitration_queue    array                       0     -    
        lock_queue           array                       0     -    
        num_last_reqs        integral                    32    'd1  
        num_last_rsps        integral                    32    'd1  
    master_agent[7]          axi4_master_agent           -     @468 
      driver                 axi4_master_driver          -     @2154
        rsp_port             uvm_analysis_port           -     @2173
        seq_item_port        uvm_seq_item_pull_port      -     @2163
      monitor                axi4_master_monitor         -     @2183
        item_collected_port  uvm_analysis_port           -     @2192
      sequencer              axi4_master_sequencer       -     @2017
        rsp_export           uvm_analysis_export         -     @2026
        seq_item_export      uvm_seq_item_pull_imp       -     @2144
        arbitration_queue    array                       0     -    
        lock_queue           array                       0     -    
        num_last_reqs        integral                    32    'd1  
        num_last_rsps        integral                    32    'd1  
    scoreboard               axi4_scoreboard             -     @686 
      master_fifo[0]         uvm_tlm_analysis_fifo #(T)  -     @2202
        analysis_export      uvm_analysis_imp            -     @2251
        get_ap               uvm_analysis_port           -     @2241
        get_peek_export      uvm_get_peek_imp            -     @2221
        put_ap               uvm_analysis_port           -     @2231
        put_export           uvm_put_imp                 -     @2211
      master_fifo[1]         uvm_tlm_analysis_fifo #(T)  -     @2261
        analysis_export      uvm_analysis_imp            -     @2310
        get_ap               uvm_analysis_port           -     @2300
        get_peek_export      uvm_get_peek_imp            -     @2280
        put_ap               uvm_analysis_port           -     @2290
        put_export           uvm_put_imp                 -     @2270
      master_fifo[2]         uvm_tlm_analysis_fifo #(T)  -     @2320
        analysis_export      uvm_analysis_imp            -     @2369
        get_ap               uvm_analysis_port           -     @2359
        get_peek_export      uvm_get_peek_imp            -     @2339
        put_ap               uvm_analysis_port           -     @2349
        put_export           uvm_put_imp                 -     @2329
      master_fifo[3]         uvm_tlm_analysis_fifo #(T)  -     @2379
        analysis_export      uvm_analysis_imp            -     @2428
        get_ap               uvm_analysis_port           -     @2418
        get_peek_export      uvm_get_peek_imp            -     @2398
        put_ap               uvm_analysis_port           -     @2408
        put_export           uvm_put_imp                 -     @2388
      master_fifo[4]         uvm_tlm_analysis_fifo #(T)  -     @2438
        analysis_export      uvm_analysis_imp            -     @2487
        get_ap               uvm_analysis_port           -     @2477
        get_peek_export      uvm_get_peek_imp            -     @2457
        put_ap               uvm_analysis_port           -     @2467
        put_export           uvm_put_imp                 -     @2447
      master_fifo[5]         uvm_tlm_analysis_fifo #(T)  -     @2497
        analysis_export      uvm_analysis_imp            -     @2546
        get_ap               uvm_analysis_port           -     @2536
        get_peek_export      uvm_get_peek_imp            -     @2516
        put_ap               uvm_analysis_port           -     @2526
        put_export           uvm_put_imp                 -     @2506
      master_fifo[6]         uvm_tlm_analysis_fifo #(T)  -     @2556
        analysis_export      uvm_analysis_imp            -     @2605
        get_ap               uvm_analysis_port           -     @2595
        get_peek_export      uvm_get_peek_imp            -     @2575
        put_ap               uvm_analysis_port           -     @2585
        put_export           uvm_put_imp                 -     @2565
      master_fifo[7]         uvm_tlm_analysis_fifo #(T)  -     @2615
        analysis_export      uvm_analysis_imp            -     @2664
        get_ap               uvm_analysis_port           -     @2654
        get_peek_export      uvm_get_peek_imp            -     @2634
        put_ap               uvm_analysis_port           -     @2644
        put_export           uvm_put_imp                 -     @2624
      slave_fifo[0]          uvm_tlm_analysis_fifo #(T)  -     @2674
        analysis_export      uvm_analysis_imp            -     @2723
        get_ap               uvm_analysis_port           -     @2713
        get_peek_export      uvm_get_peek_imp            -     @2693
        put_ap               uvm_analysis_port           -     @2703
        put_export           uvm_put_imp                 -     @2683
      slave_fifo[1]          uvm_tlm_analysis_fifo #(T)  -     @2733
        analysis_export      uvm_analysis_imp            -     @2782
        get_ap               uvm_analysis_port           -     @2772
        get_peek_export      uvm_get_peek_imp            -     @2752
        put_ap               uvm_analysis_port           -     @2762
        put_export           uvm_put_imp                 -     @2742
      slave_fifo[2]          uvm_tlm_analysis_fifo #(T)  -     @2792
        analysis_export      uvm_analysis_imp            -     @2841
        get_ap               uvm_analysis_port           -     @2831
        get_peek_export      uvm_get_peek_imp            -     @2811
        put_ap               uvm_analysis_port           -     @2821
        put_export           uvm_put_imp                 -     @2801
      slave_fifo[3]          uvm_tlm_analysis_fifo #(T)  -     @2851
        analysis_export      uvm_analysis_imp            -     @2900
        get_ap               uvm_analysis_port           -     @2890
        get_peek_export      uvm_get_peek_imp            -     @2870
        put_ap               uvm_analysis_port           -     @2880
        put_export           uvm_put_imp                 -     @2860
      slave_fifo[4]          uvm_tlm_analysis_fifo #(T)  -     @2910
        analysis_export      uvm_analysis_imp            -     @2959
        get_ap               uvm_analysis_port           -     @2949
        get_peek_export      uvm_get_peek_imp            -     @2929
        put_ap               uvm_analysis_port           -     @2939
        put_export           uvm_put_imp                 -     @2919
      slave_fifo[5]          uvm_tlm_analysis_fifo #(T)  -     @2969
        analysis_export      uvm_analysis_imp            -     @3018
        get_ap               uvm_analysis_port           -     @3008
        get_peek_export      uvm_get_peek_imp            -     @2988
        put_ap               uvm_analysis_port           -     @2998
        put_export           uvm_put_imp                 -     @2978
      slave_fifo[6]          uvm_tlm_analysis_fifo #(T)  -     @3028
        analysis_export      uvm_analysis_imp            -     @3077
        get_ap               uvm_analysis_port           -     @3067
        get_peek_export      uvm_get_peek_imp            -     @3047
        put_ap               uvm_analysis_port           -     @3057
        put_export           uvm_put_imp                 -     @3037
      slave_fifo[7]          uvm_tlm_analysis_fifo #(T)  -     @3087
        analysis_export      uvm_analysis_imp            -     @3136
        get_ap               uvm_analysis_port           -     @3126
        get_peek_export      uvm_get_peek_imp            -     @3106
        put_ap               uvm_analysis_port           -     @3116
        put_export           uvm_put_imp                 -     @3096
    slave_agent[0]           axi4_slave_agent            -     @477 
      driver                 axi4_slave_driver           -     @3285
        rsp_port             uvm_analysis_port           -     @3304
        seq_item_port        uvm_seq_item_pull_port      -     @3294
      monitor                axi4_slave_monitor          -     @3314
        item_collected_port  uvm_analysis_port           -     @3323
      sequencer              axi4_slave_sequencer        -     @3148
        rsp_export           uvm_analysis_export         -     @3157
        seq_item_export      uvm_seq_item_pull_imp       -     @3275
        arbitration_queue    array                       0     -    
        lock_queue           array                       0     -    
        num_last_reqs        integral                    32    'd1  
        num_last_rsps        integral                    32    'd1  
    slave_agent[1]           axi4_slave_agent            -     @486 
      driver                 axi4_slave_driver           -     @3472
        rsp_port             uvm_analysis_port           -     @3491
        seq_item_port        uvm_seq_item_pull_port      -     @3481
      monitor                axi4_slave_monitor          -     @3501
        item_collected_port  uvm_analysis_port           -     @3510
      sequencer              axi4_slave_sequencer        -     @3335
        rsp_export           uvm_analysis_export         -     @3344
        seq_item_export      uvm_seq_item_pull_imp       -     @3462
        arbitration_queue    array                       0     -    
        lock_queue           array                       0     -    
        num_last_reqs        integral                    32    'd1  
        num_last_rsps        integral                    32    'd1  
    slave_agent[2]           axi4_slave_agent            -     @495 
      driver                 axi4_slave_driver           -     @3659
        rsp_port             uvm_analysis_port           -     @3678
        seq_item_port        uvm_seq_item_pull_port      -     @3668
      monitor                axi4_slave_monitor          -     @3688
        item_collected_port  uvm_analysis_port           -     @3697
      sequencer              axi4_slave_sequencer        -     @3522
        rsp_export           uvm_analysis_export         -     @3531
        seq_item_export      uvm_seq_item_pull_imp       -     @3649
        arbitration_queue    array                       0     -    
        lock_queue           array                       0     -    
        num_last_reqs        integral                    32    'd1  
        num_last_rsps        integral                    32    'd1  
    slave_agent[3]           axi4_slave_agent            -     @504 
      driver                 axi4_slave_driver           -     @3846
        rsp_port             uvm_analysis_port           -     @3865
        seq_item_port        uvm_seq_item_pull_port      -     @3855
      monitor                axi4_slave_monitor          -     @3875
        item_collected_port  uvm_analysis_port           -     @3884
      sequencer              axi4_slave_sequencer        -     @3709
        rsp_export           uvm_analysis_export         -     @3718
        seq_item_export      uvm_seq_item_pull_imp       -     @3836
        arbitration_queue    array                       0     -    
        lock_queue           array                       0     -    
        num_last_reqs        integral                    32    'd1  
        num_last_rsps        integral                    32    'd1  
    slave_agent[4]           axi4_slave_agent            -     @513 
      driver                 axi4_slave_driver           -     @4033
        rsp_port             uvm_analysis_port           -     @4052
        seq_item_port        uvm_seq_item_pull_port      -     @4042
      monitor                axi4_slave_monitor          -     @4062
        item_collected_port  uvm_analysis_port           -     @4071
      sequencer              axi4_slave_sequencer        -     @3896
        rsp_export           uvm_analysis_export         -     @3905
        seq_item_export      uvm_seq_item_pull_imp       -     @4023
        arbitration_queue    array                       0     -    
        lock_queue           array                       0     -    
        num_last_reqs        integral                    32    'd1  
        num_last_rsps        integral                    32    'd1  
    slave_agent[5]           axi4_slave_agent            -     @522 
      driver                 axi4_slave_driver           -     @4220
        rsp_port             uvm_analysis_port           -     @4239
        seq_item_port        uvm_seq_item_pull_port      -     @4229
      monitor                axi4_slave_monitor          -     @4249
        item_collected_port  uvm_analysis_port           -     @4258
      sequencer              axi4_slave_sequencer        -     @4083
        rsp_export           uvm_analysis_export         -     @4092
        seq_item_export      uvm_seq_item_pull_imp       -     @4210
        arbitration_queue    array                       0     -    
        lock_queue           array                       0     -    
        num_last_reqs        integral                    32    'd1  
        num_last_rsps        integral                    32    'd1  
    slave_agent[6]           axi4_slave_agent            -     @531 
      driver                 axi4_slave_driver           -     @4407
        rsp_port             uvm_analysis_port           -     @4426
        seq_item_port        uvm_seq_item_pull_port      -     @4416
      monitor                axi4_slave_monitor          -     @4436
        item_collected_port  uvm_analysis_port           -     @4445
      sequencer              axi4_slave_sequencer        -     @4270
        rsp_export           uvm_analysis_export         -     @4279
        seq_item_export      uvm_seq_item_pull_imp       -     @4397
        arbitration_queue    array                       0     -    
        lock_queue           array                       0     -    
        num_last_reqs        integral                    32    'd1  
        num_last_rsps        integral                    32    'd1  
    slave_agent[7]           axi4_slave_agent            -     @540 
      driver                 axi4_slave_driver           -     @4594
        rsp_port             uvm_analysis_port           -     @4613
        seq_item_port        uvm_seq_item_pull_port      -     @4603
      monitor                axi4_slave_monitor          -     @4623
        item_collected_port  uvm_analysis_port           -     @4632
      sequencer              axi4_slave_sequencer        -     @4457
        rsp_export           uvm_analysis_export         -     @4466
        seq_item_export      uvm_seq_item_pull_imp       -     @4584
        arbitration_queue    array                       0     -    
        lock_queue           array                       0     -    
        num_last_reqs        integral                    32    'd1  
        num_last_rsps        integral                    32    'd1  
    v_seqr                   axi4_virtual_sequencer      -     @549 
      rsp_export             uvm_analysis_export         -     @558 
      seq_item_export        uvm_seq_item_pull_imp       -     @676 
      arbitration_queue      array                       0     -    
      lock_queue             array                       0     -    
      num_last_reqs          integral                    32    'd1  
      num_last_rsps          integral                    32    'd1  
--------------------------------------------------------------------

UVM_INFO ../test/axi4_performance_test.sv(27) @ 0: uvm_test_top [axi4_performance_test] Starting performance test
UVM_INFO ../virtual_seq/axi4_virtual_performance_seq.sv(28) @ 0: uvm_test_top.env.v_seqr@@perf_seq [axi4_virtual_performance_seq] Starting virtual performance sequence
UVM_INFO ../master/axi4_master_pkg.sv(89) @ 0: uvm_test_top.env.master_agent[0].driver [axi4_master_driver] Driving transaction
UVM_INFO ../master/axi4_master_pkg.sv(89) @ 100000: uvm_test_top.env.master_agent[0].driver [axi4_master_driver] Driving transaction
Test 1: Basic write transaction
Test 2: Basic read transaction
Test 3: 4KB boundary test
Test 4: Access permission test
Test 5: QoS arbitration test
UVM_INFO ../master/axi4_master_pkg.sv(89) @ 200000: uvm_test_top.env.master_agent[0].driver [axi4_master_driver] Driving transaction
UVM_INFO ../master/axi4_master_pkg.sv(89) @ 300000: uvm_test_top.env.master_agent[0].driver [axi4_master_driver] Driving transaction
UVM_INFO ../master/axi4_master_pkg.sv(89) @ 400000: uvm_test_top.env.master_agent[0].driver [axi4_master_driver] Driving transaction
UVM_INFO ../master/axi4_master_pkg.sv(89) @ 500000: uvm_test_top.env.master_agent[0].driver [axi4_master_driver] Driving transaction
UVM_INFO ../master/axi4_master_pkg.sv(89) @ 600000: uvm_test_top.env.master_agent[0].driver [axi4_master_driver] Driving transaction
UVM_INFO ../master/axi4_master_pkg.sv(89) @ 700000: uvm_test_top.env.master_agent[0].driver [axi4_master_driver] Driving transaction
UVM_INFO ../master/axi4_master_pkg.sv(89) @ 800000: uvm_test_top.env.master_agent[0].driver [axi4_master_driver] Driving transaction
UVM_INFO ../master/axi4_master_pkg.sv(89) @ 900000: uvm_test_top.env.master_agent[0].driver [axi4_master_driver] Driving transaction
UVM_INFO ../master/axi4_master_pkg.sv(89) @ 1000000: uvm_test_top.env.master_agent[0].driver [axi4_master_driver] Driving transaction
UVM_INFO ../master/axi4_master_pkg.sv(89) @ 1100000: uvm_test_top.env.master_agent[0].driver [axi4_master_driver] Driving transaction
$finish called from file "../rtl_wrapper/generated_rtl/tb_axi4_interconnect.v", line 1769.
$finish at simulation time              1195000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1195000 ps
CPU Time:      0.670 seconds;       Data structure size:   1.2Mb
Tue Jul 29 09:51:10 2025
