#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x143f05a80 .scope module, "acu_tb" "acu_tb" 2 4;
 .timescale -9 -10;
v0x143f1f9d0_0 .var "clk", 0 0;
v0x143f1fa80_0 .var "d", 7 0;
v0x143f1fb10_0 .var "oe", 0 0;
v0x143f1fbc0_0 .net "q", 15 0, v0x143f1f5b0_0;  1 drivers
v0x143f1fc70_0 .var "rst", 0 0;
v0x143f1fd40_0 .var "wh", 0 0;
v0x143f1fdf0_0 .var "wl", 0 0;
S_0x143f05bf0 .scope module, "a" "acu" 2 18, 3 1 0, S_0x143f05a80;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "d";
    .port_info 1 /INPUT 1 "wl";
    .port_info 2 /INPUT 1 "wh";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "oe";
    .port_info 6 /OUTPUT 16 "q";
v0x143f0f690_0 .net "clk", 0 0, v0x143f1f9d0_0;  1 drivers
v0x143f1f460_0 .net "d", 7 0, v0x143f1fa80_0;  1 drivers
v0x143f1f500_0 .net "oe", 0 0, v0x143f1fb10_0;  1 drivers
v0x143f1f5b0_0 .var "q", 15 0;
v0x143f1f650_0 .net "rst", 0 0, v0x143f1fc70_0;  1 drivers
v0x143f1f730_0 .var "tmp", 15 0;
v0x143f1f7e0_0 .net "wh", 0 0, v0x143f1fd40_0;  1 drivers
v0x143f1f880_0 .net "wl", 0 0, v0x143f1fdf0_0;  1 drivers
E_0x143f07b30 .event posedge, v0x143f0f690_0;
    .scope S_0x143f05bf0;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x143f1f730_0, 0;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x143f1f5b0_0, 0;
    %end;
    .thread T_0;
    .scope S_0x143f05bf0;
T_1 ;
    %wait E_0x143f07b30;
    %load/vec4 v0x143f1f650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x143f1f730_0, 0;
    %load/vec4 v0x143f1f500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x143f1f730_0;
    %assign/vec4 v0x143f1f5b0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x143f1f5b0_0, 0;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x143f1f880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x143f1f500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x143f1f460_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x143f1f730_0, 4, 5;
    %load/vec4 v0x143f1f730_0;
    %assign/vec4 v0x143f1f5b0_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x143f1f460_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x143f1f730_0, 4, 5;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x143f1f5b0_0, 0;
T_1.7 ;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x143f1f7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x143f1f500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x143f1f460_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x143f1f730_0, 4, 5;
    %load/vec4 v0x143f1f730_0;
    %assign/vec4 v0x143f1f5b0_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x143f1f460_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x143f1f730_0, 4, 5;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x143f1f5b0_0, 0;
T_1.11 ;
T_1.8 ;
T_1.5 ;
    %load/vec4 v0x143f1f500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %load/vec4 v0x143f1f730_0;
    %assign/vec4 v0x143f1f5b0_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x143f1f5b0_0, 0;
T_1.13 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x143f05a80;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x143f1f9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x143f1fc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x143f1fdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x143f1fd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x143f1fb10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x143f1fa80_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x143f05a80;
T_3 ;
    %delay 10, 0;
    %load/vec4 v0x143f1f9d0_0;
    %nor/r;
    %store/vec4 v0x143f1f9d0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x143f05a80;
T_4 ;
    %vpi_call 2 15 "$dumpfile", "acu_tb.vcd" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x143f05a80;
T_5 ;
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x143f05a80 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x143f05a80;
T_6 ;
    %delay 50, 0;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v0x143f1fa80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x143f1fdf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x143f1fb10_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0x143f1fa80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x143f1fdf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x143f1fd40_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x143f1fd40_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x143f1fb10_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x143f1fb10_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x143f1fb10_0, 0, 1;
    %delay 20, 0;
    %delay 50, 0;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x143f1fa80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x143f1fd40_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x143f1fd40_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x143f1fb10_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x143f1fc70_0, 0, 1;
    %delay 50, 0;
    %delay 50, 0;
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "acu_tb.v";
    "./acu.v";
