// Seed: 3466187593
module module_0 (
    output id_0,
    output logic id_1,
    input id_2
);
  type_5(
      1, 1, id_1 | !id_1, id_0, id_1, id_2[1]
  );
  assign id_1 = 1;
  logic id_3;
endmodule
