
---------- Begin Simulation Statistics ----------
final_tick                                   44755000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  94362                       # Simulator instruction rate (inst/s)
host_mem_usage                                 655380                       # Number of bytes of host memory used
host_op_rate                                   109160                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.11                       # Real time elapsed on the host
host_tick_rate                              394117316                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       10600                       # Number of instructions simulated
sim_ops                                         12340                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000045                       # Number of seconds simulated
sim_ticks                                    44755000                       # Number of ticks simulated
system.cpu.committedInsts                       10600                       # Number of instructions committed
system.cpu.committedOps                         12340                       # Number of ops (including micro ops) committed
system.cpu.cpi                               8.444340                       # CPI: cycles per instruction
system.cpu.discardedOps                          1431                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                           69675                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.118423                       # IPC: instructions per cycle
system.cpu.numCycles                            89510                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                    7887     63.91%     63.91% # Class of committed instruction
system.cpu.op_class_0::IntMult                     50      0.41%     64.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       4      0.03%     64.35% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.35% # Class of committed instruction
system.cpu.op_class_0::MemRead                   2198     17.81%     82.16% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  2201     17.84%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    12340                       # Class of committed instruction
system.cpu.tickCycles                           19835                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          202                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           867                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          2000                       # Clock period in ticks
system.cpu.branchPred.lookups                    2945                       # Number of BP lookups
system.cpu.branchPred.condPredicted              1946                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               435                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 1422                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                     755                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             53.094233                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     269                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             152                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 45                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              107                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           52                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data         4231                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             4231                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         4246                       # number of overall hits
system.cpu.dcache.overall_hits::total            4246                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          165                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            165                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          173                       # number of overall misses
system.cpu.dcache.overall_misses::total           173                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     11594500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     11594500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     11594500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     11594500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         4396                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         4396                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         4419                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         4419                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.037534                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.037534                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039149                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039149                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70269.696970                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70269.696970                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67020.231214                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67020.231214                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           40                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           40                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           40                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           40                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          125                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          125                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          131                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          131                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      8669500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      8669500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9132500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      9132500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.028435                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.028435                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.029645                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029645                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        69356                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        69356                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69713.740458                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69713.740458                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2228                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2228                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           79                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            79                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      5598000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5598000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2307                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2307                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.034244                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.034244                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70860.759494                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70860.759494                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           72                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           72                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      4985500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4985500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.031209                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031209                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69243.055556                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69243.055556                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         2003                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           2003                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           86                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      5996500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5996500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         2089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.041168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.041168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69726.744186                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69726.744186                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           33                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           33                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           53                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3684000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3684000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025371                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025371                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69509.433962                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69509.433962                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           15                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            15                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           23                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           23                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.347826                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.347826                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       463000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       463000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.260870                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.260870                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 77166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 77166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        64000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        64000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        64000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        64000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        63000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        63000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        63000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        63000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     44755000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            89.541460                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4445                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               132                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             33.674242                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            168000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    89.541460                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.087443                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.087443                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.128906                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              9106                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             9106                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     44755000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     44755000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     44755000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions                8883                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions               2398                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions              1644                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst         3510                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3510                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3510                       # number of overall hits
system.cpu.icache.overall_hits::total            3510                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          545                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            545                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          545                       # number of overall misses
system.cpu.icache.overall_misses::total           545                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     35157000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35157000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     35157000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35157000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4055                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4055                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4055                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4055                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.134402                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.134402                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.134402                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.134402                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64508.256881                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64508.256881                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64508.256881                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64508.256881                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          191                       # number of writebacks
system.cpu.icache.writebacks::total               191                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          545                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          545                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          545                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          545                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     34613000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34613000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     34613000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34613000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.134402                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.134402                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.134402                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.134402                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63510.091743                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63510.091743                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63510.091743                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63510.091743                       # average overall mshr miss latency
system.cpu.icache.replacements                    191                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3510                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3510                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          545                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           545                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     35157000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35157000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4055                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4055                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.134402                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.134402                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64508.256881                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64508.256881                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          545                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          545                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     34613000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34613000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.134402                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.134402                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63510.091743                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63510.091743                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     44755000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           215.941663                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4054                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               544                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.452206                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             88000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   215.941663                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.421761                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.421761                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          353                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          281                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.689453                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8654                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8654                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     44755000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     44755000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     44755000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     44755000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                    10600                       # Number of Instructions committed
system.cpu.thread_0.numOps                      12340                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples       106.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000042703250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            5                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            5                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1350                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 78                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         676                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        182                       # Number of write requests accepted
system.mem_ctrls.readBursts                       676                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      182                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     91                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    76                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      15.59                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   676                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  182                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     112.800000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     49.023077                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    185.972310                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31             3     60.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             1     20.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::432-447            1     20.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             5                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.600000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.559480                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.341641                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                4     80.00%     80.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1     20.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             5                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    5824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   43264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                11648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    966.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    260.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                      44749500                       # Total gap between requests
system.mem_ctrls.avgGap                      52155.59                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        28992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data         8448                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         5312                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 647793542.620936155319                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 188761032.286895304918                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 118690649.089487209916                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          544                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          132                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          182                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     11348750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data      3382500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks    594964250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     20861.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25625.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3269034.34                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        34816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data         8448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         43264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        34816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        34816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          544                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          132                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            676                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    777924254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    188761032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        966685287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    777924254                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    777924254                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    777924254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    188761032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       966685287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  585                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                  83                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           73                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           34                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           44                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           83                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           52                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           20                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           40                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           21                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           15                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           80                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           45                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13           58                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           12                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           12                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            9                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            9                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13           13                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 3762500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               2925000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           14731250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6431.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25181.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 480                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                 65                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            82.05                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           78.31                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          111                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   346.522523                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   232.480775                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   310.007591                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           25     22.52%     22.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           27     24.32%     46.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           24     21.62%     68.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           11      9.91%     78.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            4      3.60%     81.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            1      0.90%     82.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            5      4.50%     87.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            2      1.80%     89.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           12     10.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          111                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 37440                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               5312                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              836.554575                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              118.690649                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.46                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               81.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     44755000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          414120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          197340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        2263380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy        219240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy     20127840                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy       236160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy      26531280                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   592.811529                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       405750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     43049250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          464100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          223905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        1913520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy        214020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     19535040                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy       735360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy      26159145                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   584.496593                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      1760750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     41694250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     44755000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                623                       # Transaction distribution
system.membus.trans_dist::WritebackClean          191                       # Transaction distribution
system.membus.trans_dist::ReadExReq                53                       # Transaction distribution
system.membus.trans_dist::ReadExResp               53                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            544                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            79                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         1279                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port          264                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   1543                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port        47040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port         8448                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   55488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               676                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.029586                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.169567                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     656     97.04%     97.04% # Request fanout histogram
system.membus.snoop_fanout::1                      20      2.96%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 676                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     44755000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             3905000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6016999                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1469250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
