	component system is
		port (
			clk_clk                          : in    std_logic                    := 'X';             -- clk
			reset_reset_n                    : in    std_logic                    := 'X';             -- reset_n
			custom_pio_0_conduit_end_parport : inout std_logic_vector(7 downto 0) := (others => 'X')  -- parport
		);
	end component system;

