{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669409376866 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669409376866 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 26 02:19:36 2022 " "Processing started: Sat Nov 26 02:19:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669409376866 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1669409376866 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Dataflow -c Dataflow --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Dataflow -c Dataflow --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1669409376866 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1669409377182 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1669409377182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_File-bhv " "Found design unit 1: Register_File-bhv" {  } { { "Register_File.vhd" "" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Register_File.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669409386829 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.vhd" "" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Register_File.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669409386829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669409386829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_16-Register_16_Arch " "Found design unit 1: Register_16-Register_16_Arch" {  } { { "Register_16.vhd" "" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Register_16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669409386830 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_16 " "Found entity 1: Register_16" {  } { { "Register_16.vhd" "" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Register_16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669409386830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669409386830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_1-Register_1_Arch " "Found design unit 1: Register_1-Register_1_Arch" {  } { { "Register_1.vhd" "" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Register_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669409386831 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_1 " "Found entity 1: Register_1" {  } { { "Register_1.vhd" "" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Register_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669409386831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669409386831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incrementer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Incrementer-Incrementer_Arch " "Found design unit 1: Incrementer-Incrementer_Arch" {  } { { "Incrementer.vhd" "" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Incrementer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669409386832 ""} { "Info" "ISGN_ENTITY_NAME" "1 Incrementer " "Found entity 1: Incrementer" {  } { { "Incrementer.vhd" "" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Incrementer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669409386832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669409386832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Structure_ALU " "Found design unit 1: ALU-Structure_ALU" {  } { { "ALU.vhd" "" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/ALU.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669409386835 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669409386835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669409386835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dataflow-Dataflow_Arch " "Found design unit 1: Dataflow-Dataflow_Arch" {  } { { "Dataflow.vhd" "" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Dataflow.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669409386836 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dataflow " "Found entity 1: Dataflow" {  } { { "Dataflow.vhd" "" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Dataflow.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669409386836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669409386836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_to_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4_to_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4_to_1-behavior " "Found design unit 1: MUX_4_to_1-behavior" {  } { { "MUX_4_to_1.vhd" "" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/MUX_4_to_1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669409386837 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4_to_1 " "Found entity 1: MUX_4_to_1" {  } { { "MUX_4_to_1.vhd" "" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/MUX_4_to_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669409386837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669409386837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2_to_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2_to_1-Struct " "Found design unit 1: MUX_2_to_1-Struct" {  } { { "MUX_2_to_1.vhd" "" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/MUX_2_to_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669409386838 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2_to_1 " "Found entity 1: MUX_2_to_1" {  } { { "MUX_2_to_1.vhd" "" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/MUX_2_to_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669409386838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669409386838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-mem_arch " "Found design unit 1: memory-mem_arch" {  } { { "Memory.vhd" "" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Memory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669409386839 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "Memory.vhd" "" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669409386839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669409386839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ext_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_ext_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_ext_9-SE_Arch " "Found design unit 1: sign_ext_9-SE_Arch" {  } { { "Sign_Ext_9.vhd" "" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Sign_Ext_9.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669409386839 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_ext_9 " "Found entity 1: sign_ext_9" {  } { { "Sign_Ext_9.vhd" "" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Sign_Ext_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669409386839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669409386839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ext_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_ext_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_ext_6-SE_Arch " "Found design unit 1: sign_ext_6-SE_Arch" {  } { { "Sign_Ext_6.vhd" "" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Sign_Ext_6.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669409386840 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_ext_6 " "Found entity 1: sign_ext_6" {  } { { "Sign_Ext_6.vhd" "" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Sign_Ext_6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669409386840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669409386840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_7bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter_7bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter_7bits-arch " "Found design unit 1: shifter_7bits-arch" {  } { { "Shifter_7bits.vhd" "" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Shifter_7bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669409386842 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter_7bits " "Found entity 1: shifter_7bits" {  } { { "Shifter_7bits.vhd" "" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Shifter_7bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669409386842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669409386842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_5_to_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_5_to_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_5_to_1-Struct " "Found design unit 1: MUX_5_to_1-Struct" {  } { { "MUX_5_to_1.vhd" "" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/MUX_5_to_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669409386843 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_5_to_1 " "Found entity 1: MUX_5_to_1" {  } { { "MUX_5_to_1.vhd" "" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/MUX_5_to_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669409386843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669409386843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1_to_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_1_to_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_1_to_5-Struct " "Found design unit 1: MUX_1_to_5-Struct" {  } { { "MUX_1_TO_5.vhd" "" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/MUX_1_TO_5.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669409386844 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_1_TO_5 " "Found entity 1: MUX_1_TO_5" {  } { { "MUX_1_TO_5.vhd" "" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/MUX_1_TO_5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669409386844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669409386844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1_to_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_1_to_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_1_to_2-Struct " "Found design unit 1: MUX_1_to_2-Struct" {  } { { "MUX_1_TO_2.vhd" "" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/MUX_1_TO_2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669409386845 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_1_TO_2 " "Found entity 1: MUX_1_TO_2" {  } { { "MUX_1_TO_2.vhd" "" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/MUX_1_TO_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669409386845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669409386845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3_to_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_3_to_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_3_to_1-Struct " "Found design unit 1: MUX_3_to_1-Struct" {  } { { "MUX_3_TO_1.vhd" "" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/MUX_3_TO_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669409386845 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_3_to_1 " "Found entity 1: MUX_3_to_1" {  } { { "MUX_3_TO_1.vhd" "" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/MUX_3_TO_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669409386845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669409386845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1_to_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_1_to_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_1_to_3-Struct " "Found design unit 1: MUX_1_to_3-Struct" {  } { { "MUX_1_TO_3.vhd" "" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/MUX_1_TO_3.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669409386846 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_1_TO_3 " "Found entity 1: MUX_1_TO_3" {  } { { "MUX_1_TO_3.vhd" "" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/MUX_1_TO_3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669409386846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669409386846 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Dataflow " "Elaborating entity \"Dataflow\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1669409386872 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mux_memop0 Dataflow.vhd(144) " "VHDL Signal Declaration warning at Dataflow.vhd(144): used implicit default value for signal \"mux_memop0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Dataflow.vhd" "" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Dataflow.vhd" 144 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1669409386872 "|Dataflow"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mux_mem_op1 Dataflow.vhd(145) " "Verilog HDL or VHDL warning at Dataflow.vhd(145): object \"mux_mem_op1\" assigned a value but never read" {  } { { "Dataflow.vhd" "" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Dataflow.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1669409386872 "|Dataflow"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_16 Register_16:IR " "Elaborating entity \"Register_16\" for hierarchy \"Register_16:IR\"" {  } { { "Dataflow.vhd" "IR" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Dataflow.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669409386872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4_to_1 MUX_4_to_1:muxrfa1 " "Elaborating entity \"MUX_4_to_1\" for hierarchy \"MUX_4_to_1:muxrfa1\"" {  } { { "Dataflow.vhd" "muxrfa1" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Dataflow.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669409386872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_7bits shifter_7bits:SH7 " "Elaborating entity \"shifter_7bits\" for hierarchy \"shifter_7bits:SH7\"" {  } { { "Dataflow.vhd" "SH7" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Dataflow.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669409386872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext_6 sign_ext_6:SE6 " "Elaborating entity \"sign_ext_6\" for hierarchy \"sign_ext_6:SE6\"" {  } { { "Dataflow.vhd" "SE6" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Dataflow.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669409386885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_5_to_1 MUX_5_to_1:mux_rfd3 " "Elaborating entity \"MUX_5_to_1\" for hierarchy \"MUX_5_to_1:mux_rfd3\"" {  } { { "Dataflow.vhd" "mux_rfd3" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Dataflow.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669409386886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:RegisterFile " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:RegisterFile\"" {  } { { "Dataflow.vhd" "RegisterFile" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Dataflow.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669409386886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_1_TO_5 MUX_1_TO_5:mux_rfd1 " "Elaborating entity \"MUX_1_TO_5\" for hierarchy \"MUX_1_TO_5:mux_rfd1\"" {  } { { "Dataflow.vhd" "mux_rfd1" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Dataflow.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669409386886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_1_TO_2 MUX_1_TO_2:mux_rfd2 " "Elaborating entity \"MUX_1_TO_2\" for hierarchy \"MUX_1_TO_2:mux_rfd2\"" {  } { { "Dataflow.vhd" "mux_rfd2" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Dataflow.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669409386886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2_to_1 MUX_2_to_1:mux_alua " "Elaborating entity \"MUX_2_to_1\" for hierarchy \"MUX_2_to_1:mux_alua\"" {  } { { "Dataflow.vhd" "mux_alua" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Dataflow.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669409386886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_3_to_1 MUX_3_to_1:mux_alub " "Elaborating entity \"MUX_3_to_1\" for hierarchy \"MUX_3_to_1:mux_alub\"" {  } { { "Dataflow.vhd" "mux_alub" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Dataflow.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669409386894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu_1\"" {  } { { "Dataflow.vhd" "alu_1" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Dataflow.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669409386894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_1 Register_1:C " "Elaborating entity \"Register_1\" for hierarchy \"Register_1:C\"" {  } { { "Dataflow.vhd" "C" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Dataflow.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669409386900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_1_TO_3 MUX_1_TO_3:mux_aluc " "Elaborating entity \"MUX_1_TO_3\" for hierarchy \"MUX_1_TO_3:mux_aluc\"" {  } { { "Dataflow.vhd" "mux_aluc" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Dataflow.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669409386900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Incrementer Incrementer:INC " "Elaborating entity \"Incrementer\" for hierarchy \"Incrementer:INC\"" {  } { { "Dataflow.vhd" "INC" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Dataflow.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669409386900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:mem " "Elaborating entity \"memory\" for hierarchy \"memory:mem\"" {  } { { "Dataflow.vhd" "mem" { Text "D:/IIT/2ndYear/3rdSem/EE 224/IITB_CPU/Dataflow/Dataflow.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669409386900 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669409387037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 26 02:19:47 2022 " "Processing ended: Sat Nov 26 02:19:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669409387037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669409387037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669409387037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1669409387037 ""}
