TimeQuest Timing Analyzer report for TFT_CTRL
Sun Nov 26 14:06:35 2023
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; TFT_CTRL                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE10F17C8                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.4%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; clk                                             ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                   ; { clk }                                             ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 30.303 ; 33.0 MHz  ; 0.000 ; 15.151 ; 50.00      ; 50        ; 33          ;       ;        ;           ;            ; false    ; clk    ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                    ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 216.17 MHz ; 216.17 MHz      ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 25.677 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clk                                             ; 9.934  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 14.871 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+--------+-------------------------------+--------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 25.677 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.086     ; 4.541      ;
; 25.721 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 4.498      ;
; 25.721 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 4.498      ;
; 25.721 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 4.498      ;
; 25.721 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 4.498      ;
; 25.721 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 4.498      ;
; 25.721 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 4.498      ;
; 25.721 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 4.498      ;
; 25.721 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 4.498      ;
; 25.721 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 4.498      ;
; 25.721 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 4.498      ;
; 25.852 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 4.367      ;
; 25.852 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 4.367      ;
; 25.852 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 4.367      ;
; 25.852 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 4.367      ;
; 25.852 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 4.367      ;
; 25.852 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 4.367      ;
; 25.852 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 4.367      ;
; 25.852 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 4.367      ;
; 25.852 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 4.367      ;
; 25.852 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 4.367      ;
; 25.870 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.081     ; 4.353      ;
; 25.948 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.086     ; 4.270      ;
; 25.969 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.086     ; 4.249      ;
; 26.112 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.086     ; 4.106      ;
; 26.141 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.081     ; 4.082      ;
; 26.162 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_CTRL:TFT_CTRL|vcount_r[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.086     ; 4.056      ;
; 26.207 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 4.012      ;
; 26.207 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 4.012      ;
; 26.207 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 4.012      ;
; 26.207 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 4.012      ;
; 26.207 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 4.012      ;
; 26.207 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 4.012      ;
; 26.207 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 4.012      ;
; 26.207 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 4.012      ;
; 26.207 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 4.012      ;
; 26.207 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 4.012      ;
; 26.218 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.081     ; 4.005      ;
; 26.293 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.081     ; 3.930      ;
; 26.305 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.081     ; 3.918      ;
; 26.417 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.081     ; 3.806      ;
; 26.478 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.741      ;
; 26.478 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.741      ;
; 26.478 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.741      ;
; 26.478 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.741      ;
; 26.478 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.741      ;
; 26.478 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.741      ;
; 26.478 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.741      ;
; 26.478 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.741      ;
; 26.478 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.741      ;
; 26.478 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.741      ;
; 26.486 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.081     ; 3.737      ;
; 26.489 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.081     ; 3.734      ;
; 26.548 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.671      ;
; 26.548 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.671      ;
; 26.548 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.671      ;
; 26.548 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.671      ;
; 26.548 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.671      ;
; 26.548 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.671      ;
; 26.548 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.671      ;
; 26.548 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.671      ;
; 26.548 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.671      ;
; 26.548 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.671      ;
; 26.612 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.081     ; 3.611      ;
; 26.642 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.577      ;
; 26.642 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.577      ;
; 26.642 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.577      ;
; 26.642 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.577      ;
; 26.642 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.577      ;
; 26.642 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.577      ;
; 26.642 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.577      ;
; 26.642 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.577      ;
; 26.642 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.577      ;
; 26.642 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.577      ;
; 26.653 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.081     ; 3.570      ;
; 26.741 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.478      ;
; 26.741 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.478      ;
; 26.741 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.478      ;
; 26.741 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.478      ;
; 26.741 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.478      ;
; 26.741 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.478      ;
; 26.741 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.478      ;
; 26.741 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.478      ;
; 26.741 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.478      ;
; 26.741 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.478      ;
; 26.805 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.081     ; 3.418      ;
; 26.824 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.395      ;
; 26.824 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.395      ;
; 26.824 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.395      ;
; 26.824 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.395      ;
; 26.824 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.395      ;
; 26.824 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.395      ;
; 26.824 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.395      ;
; 26.824 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.395      ;
; 26.824 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.395      ;
; 26.824 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.395      ;
; 26.828 ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.391      ;
; 26.828 ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.391      ;
; 26.828 ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.391      ;
; 26.828 ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.085     ; 3.391      ;
+--------+-------------------------------+--------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                        ;
+-------+--------------------------------+--------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.453 ; TFT_CTRL:TFT_CTRL|vcount_r[0]  ; TFT_CTRL:TFT_CTRL|vcount_r[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.509 ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.676 ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.969      ;
; 0.763 ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; TFT_CTRL:TFT_CTRL|hcount_r[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.767 ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.771 ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.063      ;
; 0.771 ; TFT_CTRL:TFT_CTRL|hcount_r[9]  ; TFT_CTRL:TFT_CTRL|hcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.771 ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.064      ;
; 0.772 ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.064      ;
; 0.779 ; TFT_CTRL:TFT_CTRL|hcount_r[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.072      ;
; 0.784 ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.076      ;
; 0.786 ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.079      ;
; 0.964 ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.257      ;
; 1.103 ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.396      ;
; 1.118 ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.411      ;
; 1.124 ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.417      ;
; 1.126 ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.418      ;
; 1.128 ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.420      ;
; 1.128 ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.420      ;
; 1.132 ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.425      ;
; 1.133 ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.426      ;
; 1.133 ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.426      ;
; 1.133 ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.425      ;
; 1.133 ; TFT_CTRL:TFT_CTRL|hcount_r[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; TFT_CTRL:TFT_CTRL|hcount_r[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.137 ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.429      ;
; 1.137 ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.429      ;
; 1.141 ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.434      ;
; 1.142 ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.434      ;
; 1.154 ; TFT_CTRL:TFT_CTRL|hcount_r[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.447      ;
; 1.213 ; TFT_CTRL:TFT_CTRL|vcount_r[0]  ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.506      ;
; 1.215 ; TFT_CTRL:TFT_CTRL|hcount_r[1]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.508      ;
; 1.249 ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.541      ;
; 1.250 ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.542      ;
; 1.256 ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.548      ;
; 1.257 ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.549      ;
; 1.258 ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.550      ;
; 1.259 ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.551      ;
; 1.261 ; TFT_CTRL:TFT_CTRL|hcount_r[3]  ; TFT_CTRL:TFT_CTRL|hcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.554      ;
; 1.264 ; TFT_CTRL:TFT_CTRL|hcount_r[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.557      ;
; 1.264 ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.557      ;
; 1.264 ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.557      ;
; 1.266 ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.558      ;
; 1.266 ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.558      ;
; 1.266 ; TFT_CTRL:TFT_CTRL|hcount_r[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.559      ;
; 1.268 ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.560      ;
; 1.268 ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.560      ;
; 1.272 ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.565      ;
; 1.273 ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.566      ;
; 1.273 ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.566      ;
; 1.273 ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.565      ;
; 1.274 ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.275 ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.567      ;
; 1.275 ; TFT_CTRL:TFT_CTRL|hcount_r[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.568      ;
; 1.277 ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.569      ;
; 1.277 ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.569      ;
; 1.318 ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.611      ;
; 1.318 ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; TFT_CTRL:TFT_CTRL|hcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.611      ;
; 1.389 ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.681      ;
; 1.390 ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.682      ;
; 1.397 ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.689      ;
; 1.398 ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.691      ;
; 1.398 ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.690      ;
; 1.399 ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.691      ;
; 1.404 ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.697      ;
; 1.405 ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.698      ;
; 1.406 ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.698      ;
; 1.406 ; TFT_CTRL:TFT_CTRL|hcount_r[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.699      ;
; 1.408 ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.700      ;
; 1.408 ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.700      ;
; 1.413 ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.706      ;
; 1.414 ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.707      ;
; 1.415 ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.707      ;
; 1.417 ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.709      ;
; 1.457 ; TFT_CTRL:TFT_CTRL|hcount_r[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.750      ;
; 1.529 ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.821      ;
; 1.530 ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.822      ;
; 1.538 ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.830      ;
; 1.540 ; TFT_CTRL:TFT_CTRL|vcount_r[0]  ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.833      ;
; 1.544 ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.837      ;
; 1.545 ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.838      ;
; 1.546 ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.838      ;
; 1.548 ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.840      ;
; 1.553 ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.846      ;
; 1.555 ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.847      ;
; 1.593 ; TFT_CTRL:TFT_CTRL|hcount_r[1]  ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.886      ;
+-------+--------------------------------+--------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                     ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 226.55 MHz ; 226.55 MHz      ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 25.889 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clk                                             ; 9.943  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 14.868 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                        ;
+--------+-------------------------------+--------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 25.889 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.079     ; 4.337      ;
; 25.925 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 4.302      ;
; 25.925 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 4.302      ;
; 25.925 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 4.302      ;
; 25.925 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 4.302      ;
; 25.925 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 4.302      ;
; 25.925 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 4.302      ;
; 25.925 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 4.302      ;
; 25.925 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 4.302      ;
; 25.925 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 4.302      ;
; 25.925 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 4.302      ;
; 26.082 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.073     ; 4.150      ;
; 26.112 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 4.115      ;
; 26.112 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 4.115      ;
; 26.112 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 4.115      ;
; 26.112 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 4.115      ;
; 26.112 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 4.115      ;
; 26.112 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 4.115      ;
; 26.112 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 4.115      ;
; 26.112 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 4.115      ;
; 26.112 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 4.115      ;
; 26.112 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 4.115      ;
; 26.157 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.079     ; 4.069      ;
; 26.244 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.079     ; 3.982      ;
; 26.314 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.079     ; 3.912      ;
; 26.350 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.073     ; 3.882      ;
; 26.391 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.836      ;
; 26.391 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.836      ;
; 26.391 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.836      ;
; 26.391 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.836      ;
; 26.391 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.836      ;
; 26.391 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.836      ;
; 26.391 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.836      ;
; 26.391 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.836      ;
; 26.391 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.836      ;
; 26.391 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.836      ;
; 26.408 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.073     ; 3.824      ;
; 26.409 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_CTRL:TFT_CTRL|vcount_r[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.079     ; 3.817      ;
; 26.507 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.073     ; 3.725      ;
; 26.599 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.073     ; 3.633      ;
; 26.659 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.568      ;
; 26.659 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.568      ;
; 26.659 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.568      ;
; 26.659 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.568      ;
; 26.659 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.568      ;
; 26.659 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.568      ;
; 26.659 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.568      ;
; 26.659 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.568      ;
; 26.659 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.568      ;
; 26.659 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.568      ;
; 26.676 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.073     ; 3.556      ;
; 26.764 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.073     ; 3.468      ;
; 26.783 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.073     ; 3.449      ;
; 26.816 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.411      ;
; 26.816 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.411      ;
; 26.816 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.411      ;
; 26.816 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.411      ;
; 26.816 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.411      ;
; 26.816 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.411      ;
; 26.816 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.411      ;
; 26.816 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.411      ;
; 26.816 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.411      ;
; 26.816 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.411      ;
; 26.833 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.073     ; 3.399      ;
; 26.841 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.386      ;
; 26.841 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.386      ;
; 26.841 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.386      ;
; 26.841 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.386      ;
; 26.841 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.386      ;
; 26.841 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.386      ;
; 26.841 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.386      ;
; 26.841 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.386      ;
; 26.841 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.386      ;
; 26.841 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.386      ;
; 26.895 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.073     ; 3.337      ;
; 27.007 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.220      ;
; 27.007 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.220      ;
; 27.007 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.220      ;
; 27.007 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.220      ;
; 27.007 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.220      ;
; 27.007 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.220      ;
; 27.007 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.220      ;
; 27.007 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.220      ;
; 27.007 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.220      ;
; 27.007 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.220      ;
; 27.035 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.192      ;
; 27.035 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.192      ;
; 27.035 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.192      ;
; 27.035 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.192      ;
; 27.035 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.192      ;
; 27.035 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.192      ;
; 27.035 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.192      ;
; 27.035 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.192      ;
; 27.035 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.192      ;
; 27.035 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.192      ;
; 27.038 ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.189      ;
; 27.038 ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.189      ;
; 27.038 ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.189      ;
; 27.038 ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.189      ;
; 27.038 ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.078     ; 3.189      ;
+--------+-------------------------------+--------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+-------+--------------------------------+--------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.402 ; TFT_CTRL:TFT_CTRL|vcount_r[0]  ; TFT_CTRL:TFT_CTRL|vcount_r[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.469 ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.627 ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.895      ;
; 0.707 ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.709 ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; TFT_CTRL:TFT_CTRL|hcount_r[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.713 ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.715 ; TFT_CTRL:TFT_CTRL|hcount_r[9]  ; TFT_CTRL:TFT_CTRL|hcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.983      ;
; 0.715 ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.983      ;
; 0.716 ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.716 ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.716 ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.724 ; TFT_CTRL:TFT_CTRL|hcount_r[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.992      ;
; 0.731 ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.998      ;
; 0.733 ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.001      ;
; 0.876 ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.144      ;
; 1.014 ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.282      ;
; 1.026 ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.031 ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.298      ;
; 1.034 ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.301      ;
; 1.034 ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.302      ;
; 1.035 ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.302      ;
; 1.040 ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.307      ;
; 1.040 ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.307      ;
; 1.042 ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.309      ;
; 1.043 ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.311      ;
; 1.043 ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.311      ;
; 1.044 ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.312      ;
; 1.044 ; TFT_CTRL:TFT_CTRL|hcount_r[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.312      ;
; 1.047 ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.314      ;
; 1.047 ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.314      ;
; 1.048 ; TFT_CTRL:TFT_CTRL|hcount_r[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.316      ;
; 1.048 ; TFT_CTRL:TFT_CTRL|hcount_r[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.316      ;
; 1.049 ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.317      ;
; 1.050 ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.317      ;
; 1.078 ; TFT_CTRL:TFT_CTRL|vcount_r[0]  ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.346      ;
; 1.078 ; TFT_CTRL:TFT_CTRL|hcount_r[1]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.346      ;
; 1.115 ; TFT_CTRL:TFT_CTRL|hcount_r[3]  ; TFT_CTRL:TFT_CTRL|hcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.383      ;
; 1.122 ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.389      ;
; 1.129 ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.396      ;
; 1.137 ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.404      ;
; 1.138 ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.405      ;
; 1.144 ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.412      ;
; 1.148 ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.416      ;
; 1.149 ; TFT_CTRL:TFT_CTRL|hcount_r[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.149 ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.416      ;
; 1.150 ; TFT_CTRL:TFT_CTRL|hcount_r[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.418      ;
; 1.151 ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.418      ;
; 1.153 ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.420      ;
; 1.153 ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.420      ;
; 1.156 ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.423      ;
; 1.156 ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.424      ;
; 1.157 ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.424      ;
; 1.162 ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.429      ;
; 1.164 ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.431      ;
; 1.165 ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.433      ;
; 1.165 ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.433      ;
; 1.166 ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.434      ;
; 1.166 ; TFT_CTRL:TFT_CTRL|hcount_r[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.434      ;
; 1.169 ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.436      ;
; 1.169 ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.436      ;
; 1.180 ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; TFT_CTRL:TFT_CTRL|hcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.448      ;
; 1.211 ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.479      ;
; 1.244 ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.511      ;
; 1.251 ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.518      ;
; 1.259 ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.526      ;
; 1.266 ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.534      ;
; 1.271 ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.539      ;
; 1.271 ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.538      ;
; 1.272 ; TFT_CTRL:TFT_CTRL|hcount_r[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.540      ;
; 1.273 ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.540      ;
; 1.275 ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.543      ;
; 1.275 ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.542      ;
; 1.275 ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.542      ;
; 1.278 ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.545      ;
; 1.286 ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.553      ;
; 1.287 ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.555      ;
; 1.287 ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.555      ;
; 1.291 ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.558      ;
; 1.333 ; TFT_CTRL:TFT_CTRL|hcount_r[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.601      ;
; 1.366 ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.633      ;
; 1.373 ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.640      ;
; 1.374 ; TFT_CTRL:TFT_CTRL|vcount_r[0]  ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.642      ;
; 1.392 ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.660      ;
; 1.393 ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.661      ;
; 1.393 ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.660      ;
; 1.395 ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.662      ;
; 1.397 ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.664      ;
; 1.408 ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.675      ;
; 1.409 ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.677      ;
; 1.430 ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; TFT_CTRL:TFT_CTRL|vcount_r[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.691      ;
+-------+--------------------------------+--------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 28.273 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clk                                             ; 9.594  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 14.949 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+--------+--------------------------------+--------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 28.273 ; TFT_CTRL:TFT_CTRL|hcount_r[1]  ; TFT_CTRL:TFT_CTRL|vcount_r[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.041     ; 1.976      ;
; 28.302 ; TFT_CTRL:TFT_CTRL|hcount_r[3]  ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.948      ;
; 28.302 ; TFT_CTRL:TFT_CTRL|hcount_r[3]  ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.948      ;
; 28.302 ; TFT_CTRL:TFT_CTRL|hcount_r[3]  ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.948      ;
; 28.302 ; TFT_CTRL:TFT_CTRL|hcount_r[3]  ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.948      ;
; 28.302 ; TFT_CTRL:TFT_CTRL|hcount_r[3]  ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.948      ;
; 28.302 ; TFT_CTRL:TFT_CTRL|hcount_r[3]  ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.948      ;
; 28.302 ; TFT_CTRL:TFT_CTRL|hcount_r[3]  ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.948      ;
; 28.302 ; TFT_CTRL:TFT_CTRL|hcount_r[3]  ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.948      ;
; 28.302 ; TFT_CTRL:TFT_CTRL|hcount_r[3]  ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.948      ;
; 28.302 ; TFT_CTRL:TFT_CTRL|hcount_r[3]  ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.948      ;
; 28.321 ; TFT_CTRL:TFT_CTRL|hcount_r[1]  ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.036     ; 1.933      ;
; 28.388 ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; TFT_CTRL:TFT_CTRL|vcount_r[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.041     ; 1.861      ;
; 28.411 ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.839      ;
; 28.411 ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.839      ;
; 28.411 ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.839      ;
; 28.411 ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.839      ;
; 28.411 ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.839      ;
; 28.411 ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.839      ;
; 28.411 ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.839      ;
; 28.411 ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.839      ;
; 28.411 ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.839      ;
; 28.411 ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.839      ;
; 28.436 ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.036     ; 1.818      ;
; 28.446 ; TFT_CTRL:TFT_CTRL|hcount_r[9]  ; TFT_CTRL:TFT_CTRL|vcount_r[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.041     ; 1.803      ;
; 28.471 ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; TFT_CTRL:TFT_CTRL|vcount_r[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.041     ; 1.778      ;
; 28.476 ; TFT_CTRL:TFT_CTRL|hcount_r[1]  ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.036     ; 1.778      ;
; 28.518 ; TFT_CTRL:TFT_CTRL|hcount_r[1]  ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.732      ;
; 28.518 ; TFT_CTRL:TFT_CTRL|hcount_r[1]  ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.732      ;
; 28.518 ; TFT_CTRL:TFT_CTRL|hcount_r[1]  ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.732      ;
; 28.518 ; TFT_CTRL:TFT_CTRL|hcount_r[1]  ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.732      ;
; 28.518 ; TFT_CTRL:TFT_CTRL|hcount_r[1]  ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.732      ;
; 28.518 ; TFT_CTRL:TFT_CTRL|hcount_r[1]  ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.732      ;
; 28.518 ; TFT_CTRL:TFT_CTRL|hcount_r[1]  ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.732      ;
; 28.518 ; TFT_CTRL:TFT_CTRL|hcount_r[1]  ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.732      ;
; 28.518 ; TFT_CTRL:TFT_CTRL|hcount_r[1]  ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.732      ;
; 28.518 ; TFT_CTRL:TFT_CTRL|hcount_r[1]  ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.732      ;
; 28.519 ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.036     ; 1.735      ;
; 28.537 ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; TFT_CTRL:TFT_CTRL|vcount_r[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.041     ; 1.712      ;
; 28.586 ; TFT_CTRL:TFT_CTRL|hcount_r[9]  ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.036     ; 1.668      ;
; 28.591 ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.036     ; 1.663      ;
; 28.592 ; TFT_CTRL:TFT_CTRL|hcount_r[3]  ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.036     ; 1.662      ;
; 28.633 ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.617      ;
; 28.633 ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.617      ;
; 28.633 ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.617      ;
; 28.633 ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.617      ;
; 28.633 ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.617      ;
; 28.633 ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.617      ;
; 28.633 ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.617      ;
; 28.633 ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.617      ;
; 28.633 ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.617      ;
; 28.633 ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.617      ;
; 28.674 ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.036     ; 1.580      ;
; 28.678 ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.036     ; 1.576      ;
; 28.689 ; TFT_CTRL:TFT_CTRL|hcount_r[9]  ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.561      ;
; 28.689 ; TFT_CTRL:TFT_CTRL|hcount_r[9]  ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.561      ;
; 28.689 ; TFT_CTRL:TFT_CTRL|hcount_r[9]  ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.561      ;
; 28.689 ; TFT_CTRL:TFT_CTRL|hcount_r[9]  ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.561      ;
; 28.689 ; TFT_CTRL:TFT_CTRL|hcount_r[9]  ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.561      ;
; 28.689 ; TFT_CTRL:TFT_CTRL|hcount_r[9]  ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.561      ;
; 28.689 ; TFT_CTRL:TFT_CTRL|hcount_r[9]  ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.561      ;
; 28.689 ; TFT_CTRL:TFT_CTRL|hcount_r[9]  ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.561      ;
; 28.689 ; TFT_CTRL:TFT_CTRL|hcount_r[9]  ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.561      ;
; 28.689 ; TFT_CTRL:TFT_CTRL|hcount_r[9]  ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.561      ;
; 28.714 ; TFT_CTRL:TFT_CTRL|hcount_r[9]  ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.036     ; 1.540      ;
; 28.716 ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.534      ;
; 28.716 ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.534      ;
; 28.716 ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.534      ;
; 28.716 ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.534      ;
; 28.716 ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.534      ;
; 28.716 ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.534      ;
; 28.716 ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.534      ;
; 28.716 ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.534      ;
; 28.716 ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.534      ;
; 28.716 ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.534      ;
; 28.781 ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.469      ;
; 28.781 ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.469      ;
; 28.781 ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.469      ;
; 28.781 ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.469      ;
; 28.781 ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.469      ;
; 28.781 ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.469      ;
; 28.781 ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.469      ;
; 28.781 ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.469      ;
; 28.781 ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.469      ;
; 28.781 ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.469      ;
; 28.803 ; TFT_CTRL:TFT_CTRL|hcount_r[4]  ; TFT_CTRL:TFT_CTRL|vcount_r[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.041     ; 1.446      ;
; 28.806 ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.036     ; 1.448      ;
; 28.851 ; TFT_CTRL:TFT_CTRL|hcount_r[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.036     ; 1.403      ;
; 28.854 ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.036     ; 1.400      ;
; 28.867 ; TFT_CTRL:TFT_CTRL|hcount_r[3]  ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.036     ; 1.387      ;
; 28.869 ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.381      ;
; 28.869 ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.381      ;
; 28.869 ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.381      ;
; 28.869 ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.381      ;
; 28.869 ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.381      ;
; 28.869 ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.381      ;
; 28.869 ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.381      ;
; 28.869 ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.381      ;
; 28.869 ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.381      ;
; 28.869 ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.040     ; 1.381      ;
+--------+--------------------------------+--------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+-------+--------------------------------+--------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.187 ; TFT_CTRL:TFT_CTRL|vcount_r[0]  ; TFT_CTRL:TFT_CTRL|vcount_r[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.204 ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.278 ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.305 ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; TFT_CTRL:TFT_CTRL|hcount_r[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.310 ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; TFT_CTRL:TFT_CTRL|hcount_r[9]  ; TFT_CTRL:TFT_CTRL|hcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.315 ; TFT_CTRL:TFT_CTRL|hcount_r[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.375 ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.495      ;
; 0.454 ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.459 ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.463 ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; TFT_CTRL:TFT_CTRL|hcount_r[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; TFT_CTRL:TFT_CTRL|hcount_r[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; TFT_CTRL:TFT_CTRL|hcount_r[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.471 ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.591      ;
; 0.472 ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.474 ; TFT_CTRL:TFT_CTRL|hcount_r[1]  ; TFT_CTRL:TFT_CTRL|hcount_r[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.481 ; TFT_CTRL:TFT_CTRL|vcount_r[0]  ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.602      ;
; 0.481 ; TFT_CTRL:TFT_CTRL|hcount_r[3]  ; TFT_CTRL:TFT_CTRL|hcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.601      ;
; 0.517 ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.520 ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.525 ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.527 ; TFT_CTRL:TFT_CTRL|hcount_r[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.647      ;
; 0.528 ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.648      ;
; 0.529 ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.649      ;
; 0.530 ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; TFT_CTRL:TFT_CTRL|hcount_r[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.532 ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.652      ;
; 0.533 ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; TFT_CTRL:TFT_CTRL|hcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; TFT_CTRL:TFT_CTRL|hcount_r[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.535 ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.655      ;
; 0.546 ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.666      ;
; 0.569 ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.689      ;
; 0.583 ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.703      ;
; 0.584 ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.704      ;
; 0.586 ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.706      ;
; 0.587 ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.707      ;
; 0.588 ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.594 ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; TFT_CTRL:TFT_CTRL|hcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.714      ;
; 0.596 ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.716      ;
; 0.596 ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; TFT_CTRL:TFT_CTRL|vcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.716      ;
; 0.597 ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.717      ;
; 0.597 ; TFT_CTRL:TFT_CTRL|vcount_r[5]  ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.717      ;
; 0.597 ; TFT_CTRL:TFT_CTRL|hcount_r[4]  ; TFT_CTRL:TFT_CTRL|hcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.717      ;
; 0.598 ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[6]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.718      ;
; 0.599 ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.719      ;
; 0.599 ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; TFT_CTRL:TFT_CTRL|vcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.719      ;
; 0.600 ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.720      ;
; 0.602 ; TFT_CTRL:TFT_CTRL|hcount_r[7]  ; TFT_CTRL:TFT_CTRL|hcount_r[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.722      ;
; 0.623 ; TFT_CTRL:TFT_CTRL|hcount_r[1]  ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.743      ;
; 0.630 ; TFT_CTRL:TFT_CTRL|hcount_r[3]  ; TFT_CTRL:TFT_CTRL|hcount_r[4]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.750      ;
; 0.634 ; TFT_CTRL:TFT_CTRL|vcount_r[0]  ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.755      ;
; 0.637 ; TFT_CTRL:TFT_CTRL|vcount_r[0]  ; TFT_CTRL:TFT_CTRL|vcount_r[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.758      ;
; 0.643 ; TFT_CTRL:TFT_CTRL|hcount_r[10] ; TFT_CTRL:TFT_CTRL|vcount_r[0]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.758      ;
; 0.649 ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.769      ;
; 0.650 ; TFT_CTRL:TFT_CTRL|vcount_r[4]  ; TFT_CTRL:TFT_CTRL|vcount_r[10] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.770      ;
; 0.652 ; TFT_CTRL:TFT_CTRL|vcount_r[2]  ; TFT_CTRL:TFT_CTRL|vcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.772      ;
; 0.661 ; TFT_CTRL:TFT_CTRL|hcount_r[0]  ; TFT_CTRL:TFT_CTRL|hcount_r[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.781      ;
; 0.662 ; TFT_CTRL:TFT_CTRL|hcount_r[2]  ; TFT_CTRL:TFT_CTRL|hcount_r[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.782      ;
; 0.662 ; TFT_CTRL:TFT_CTRL|vcount_r[1]  ; TFT_CTRL:TFT_CTRL|vcount_r[8]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.782      ;
+-------+--------------------------------+--------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; 25.677 ; 0.187 ; N/A      ; N/A     ; 9.594               ;
;  clk                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 25.677 ; 0.187 ; N/A      ; N/A     ; 14.868              ;
; Design-wide TNS                                  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; TFT_RGB[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_DE        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_PWM       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TFT_RGB[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_RGB[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_RGB[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_RGB[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_RGB[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_RGB[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_RGB[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_RGB[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_RGB[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_RGB[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_RGB[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_RGB[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_RGB[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_RGB[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_RGB[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_DE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_PWM       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TFT_RGB[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_DE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_PWM       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TFT_RGB[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_RGB[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_RGB[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_RGB[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_RGB[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_RGB[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_RGB[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; TFT_RGB[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_RGB[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_RGB[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_RGB[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_RGB[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_RGB[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_RGB[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_RGB[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_RGB[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_DE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_PWM       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 275      ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 275      ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 23    ; 23   ;
; Unconstrained Output Ports      ; 21    ; 21   ;
; Unconstrained Output Port Paths ; 373   ; 373  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Target                                          ; Clock                                           ; Type      ; Status      ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; clk                                             ; clk                                             ; Base      ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; TFT_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_DE      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_PWM     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; TFT_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_DE      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_PWM     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_RGB[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TFT_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Sun Nov 26 14:06:34 2023
Info: Command: quartus_sta TFT_CTRL -c TFT_CTRL
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'TFT_CTRL.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 25.677
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    25.677               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.934
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.934               0.000 clk 
    Info (332119):    14.871               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 25.889
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    25.889               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.943
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.943               0.000 clk 
    Info (332119):    14.868               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 28.273
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    28.273               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.594               0.000 clk 
    Info (332119):    14.949               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4892 megabytes
    Info: Processing ended: Sun Nov 26 14:06:35 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


