t 2 a input
t 3 b input
t 4 c input
t 5 d input
t 6 y output

n 1 vdd!
n 0 gnd!
n 2 /a
n 3 /b
n 4 /c
n 5 /d
n 6 /y
n 9 /net1
n 10 /net2
n 11 /net3

; pmos Instance /M3 = auLvs device Q0
d pmos D G S B (p D S)
i 0 pmos 6 3 11 1 " m 1 l 240e-9 w 1.44e-6 "

; pmos Instance /M2 = auLvs device Q1
i 1 pmos 6 2 11 1 " m 1 l 240e-9 w 1.44e-6 "

; pmos Instance /M1 = auLvs device Q2
i 2 pmos 11 5 1 1 " m 1 l 240e-9 w 1.44e-6 "

; pmos Instance /M0 = auLvs device Q3
i 3 pmos 11 4 1 1 " m 1 l 240e-9 w 1.44e-6 "

; nmos Instance /M7 = auLvs device Q4
d nmos D G S B (p D S)
i 4 nmos 9 3 0 0 " m 1 l 240e-9 w 720e-9 "

; nmos Instance /M6 = auLvs device Q5
i 5 nmos 10 5 0 0 " m 1 l 240e-9 w 720e-9 "

; nmos Instance /M5 = auLvs device Q6
i 6 nmos 6 4 10 0 " m 1 l 240e-9 w 720e-9 "

; nmos Instance /M4 = auLvs device Q7
i 7 nmos 6 2 9 0 " m 1 l 240e-9 w 720e-9 "
t 0 gnd! global
t 1 vdd! global

