{
  "processor": "HP PA-RISC 7100",
  "manufacturer": "Hewlett-Packard",
  "year": 1992,
  "schema_version": "1.0",
  "source": "PA-RISC Architecture Reference",
  "instruction_count": 35,
  "instructions": [
    {"mnemonic": "ADD", "opcode": "0x18", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C,V", "notes": "Add registers; single-cycle ALU; dual-issue capable"},
    {"mnemonic": "SUB", "opcode": "0x10", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C,V", "notes": "Subtract registers"},
    {"mnemonic": "AND", "opcode": "0x08", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Logical AND"},
    {"mnemonic": "OR", "opcode": "0x09", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Logical OR"},
    {"mnemonic": "XOR", "opcode": "0x0A", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Logical XOR"},
    {"mnemonic": "SHD", "opcode": "0x34", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift double (funnel shift)"},
    {"mnemonic": "ADDI", "opcode": "0x2C", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "C,V", "notes": "Add immediate"},
    {"mnemonic": "SUBI", "opcode": "0x24", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "C,V", "notes": "Subtract immediate"},
    {"mnemonic": "LDW", "opcode": "0x12", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Load word; 1 cycle on cache hit"},
    {"mnemonic": "LDH", "opcode": "0x11", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Load halfword"},
    {"mnemonic": "LDB", "opcode": "0x10", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Load byte"},
    {"mnemonic": "STW", "opcode": "0x1A", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Store word"},
    {"mnemonic": "STH", "opcode": "0x19", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Store halfword"},
    {"mnemonic": "STB", "opcode": "0x18", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Store byte"},
    {"mnemonic": "LDWX", "opcode": "0x03", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "indexed", "flags_affected": "none", "notes": "Load word indexed"},
    {"mnemonic": "BL", "opcode": "0x3A", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch and link; 1-cycle with branch prediction"},
    {"mnemonic": "BE", "opcode": "0x38", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch external"},
    {"mnemonic": "BV", "opcode": "0x3C", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Branch vectored (register indirect)"},
    {"mnemonic": "COMB", "opcode": "0x20", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Compare and branch"},
    {"mnemonic": "COMIB", "opcode": "0x21", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Compare immediate and branch"},
    {"mnemonic": "MOVB", "opcode": "0x32", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Move and branch"},
    {"mnemonic": "FLDW", "opcode": "0x09", "bytes": 4, "cycles": 1, "category": "float", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Floating point load word"},
    {"mnemonic": "FSTW", "opcode": "0x09", "bytes": 4, "cycles": 1, "category": "float", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Floating point store word"},
    {"mnemonic": "FADD", "opcode": "0x0C", "bytes": 4, "cycles": 1, "category": "float", "addressing_mode": "register", "flags_affected": "FP_status", "notes": "FP add; pipelined, 1 cycle throughput"},
    {"mnemonic": "FSUB", "opcode": "0x0C", "bytes": 4, "cycles": 1, "category": "float", "addressing_mode": "register", "flags_affected": "FP_status", "notes": "FP subtract"},
    {"mnemonic": "FMPY", "opcode": "0x0C", "bytes": 4, "cycles": 2, "category": "multiply", "addressing_mode": "register", "flags_affected": "FP_status", "notes": "FP multiply; 2 cycle latency"},
    {"mnemonic": "FDIV", "opcode": "0x0C", "bytes": 4, "cycles": 8, "category": "divide", "addressing_mode": "register", "flags_affected": "FP_status", "notes": "FP divide single; 8 cycles"},
    {"mnemonic": "FSQRT", "opcode": "0x0C", "bytes": 4, "cycles": 10, "category": "float", "addressing_mode": "register", "flags_affected": "FP_status", "notes": "FP square root; 10 cycles"},
    {"mnemonic": "SHxADD", "opcode": "0x18", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C,V", "notes": "Shift and add (address computation)"},
    {"mnemonic": "EXTRU", "opcode": "0x34", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Extract unsigned bitfield"},
    {"mnemonic": "DEP", "opcode": "0x35", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Deposit bitfield"},
    {"mnemonic": "BREAK", "opcode": "0x00", "bytes": 4, "cycles": 1, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Break for debugging"},
    {"mnemonic": "NOP", "opcode": "0x08", "bytes": 4, "cycles": 1, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation (OR r0,r0,r0)"},
    {"mnemonic": "SYNC", "opcode": "0x00", "bytes": 4, "cycles": 3, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Synchronize caches/memory"},
    {"mnemonic": "PROBER", "opcode": "0x01", "bytes": 4, "cycles": 2, "category": "protection", "addressing_mode": "register", "flags_affected": "none", "notes": "Probe read access rights"}
  ]
}
