// Seed: 2196874957
module module_0 (
    output wand id_0
);
  tri id_3;
  assign id_2 = 1'b0 && {id_3, 1, id_2 - id_2 == 1'b0};
  assign id_0 = 1;
  id_4 :
  assert property (@(1) 1)
  else;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output wor   id_0,
    output wor   id_1,
    output uwire id_2,
    input  uwire id_3
);
  id_5 :
  assert property (@(1 or posedge id_3) id_3)
  else;
  wire id_6;
  tri  id_7 = id_5;
  assign id_7 = 1'b0;
  module_0 modCall_1 (id_0);
  assign modCall_1.type_0 = 0;
  assign id_7 = id_7;
  rnmos (1'h0 + $display);
endmodule
