// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "12/03/2022 17:48:17"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module task3 (
	clk,
	rst_n,
	start_pc,
	out);
input 	clk;
input 	rst_n;
input 	[7:0] start_pc;
output 	[15:0] out;

// Design Ports Information
// out[0]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[2]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[3]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[4]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[5]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[6]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[7]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[8]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[9]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[10]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[11]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[12]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[13]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[14]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[15]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[0]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[1]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[2]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[3]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[5]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[6]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[7]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \rst_n~input_o ;
wire \control|state~45_combout ;
wire \control|state.Fetch2~q ;
wire \control|state~50_combout ;
wire \control|state.LDR_4~q ;
wire \control|WideOr25~0_combout ;
wire \control|state~38_combout ;
wire \control|always0~0_combout ;
wire \control|state~46_combout ;
wire \control|state.StoreRn~q ;
wire \control|state~48_combout ;
wire \control|state.StoreRm~q ;
wire \control|Selector3~0_combout ;
wire \control|state.sh_Rm1~q ;
wire \control|state~41_combout ;
wire \control|state.sh_Rm2~q ;
wire \control|state~39_combout ;
wire \control|state.Write_sh~q ;
wire \control|WideOr23~combout ;
wire \control|state~52_combout ;
wire \control|state.LDR_5~q ;
wire \control|load_ir~0_combout ;
wire \instr_reg|ir[15]~DUPLICATE_q ;
wire \control|Equal8~0_combout ;
wire \control|state~43_combout ;
wire \control|state.And~q ;
wire \control|state~49_combout ;
wire \control|state.Cmp~q ;
wire \control|state~42_combout ;
wire \control|state.Add~q ;
wire \control|WideOr2~0_combout ;
wire \control|state.Write_final~q ;
wire \control|wb_sel~0_combout ;
wire \control|WideOr18~0_combout ;
wire \dp|B|out[8]~DUPLICATE_q ;
wire \dp|Mux8~0_combout ;
wire \dp|Mux5~0_combout ;
wire \instr_reg|ir[5]~DUPLICATE_q ;
wire \instr_dec|w_addr[2]~0_combout ;
wire \dp|multiplexer_B|val_B[8]~1_combout ;
wire \dp|Mux4~0_combout ;
wire \dp|register|m~123feeder_combout ;
wire \dp|register|m~123_q ;
wire \control|WideOr15~combout ;
wire \instr_dec|w_addr[2]~1_combout ;
wire \instr_dec|w_addr[1]~3_combout ;
wire \dp|register|m~259_combout ;
wire \dp|register|m~107_q ;
wire \dp|register|m~91feeder_combout ;
wire \dp|register|m~91_q ;
wire \dp|register|m~27feeder_combout ;
wire \dp|register|m~260_combout ;
wire \dp|register|m~27_q ;
wire \dp|register|m~59feeder_combout ;
wire \dp|register|m~261_combout ;
wire \dp|register|m~59_q ;
wire \dp|register|m~263_combout ;
wire \dp|register|m~43_q ;
wire \dp|register|m~11feeder_combout ;
wire \dp|register|m~262_combout ;
wire \dp|register|m~11_q ;
wire \dp|register|m~236_combout ;
wire \dp|register|m~75feeder_combout ;
wire \dp|register|m~258_combout ;
wire \dp|register|m~75_q ;
wire \dp|register|m~172_combout ;
wire \control|en_A~combout ;
wire \control|sel_B~0_combout ;
wire \instr_reg|ir[3]~DUPLICATE_q ;
wire \dp|shift|Mux0~0_combout ;
wire \control|WideOr23~0_combout ;
wire \control|WideOr23~1_combout ;
wire \dp|multiplexer_A|val_A[15]~1_combout ;
wire \dp|multiplexer_B|val_B[8]~0_combout ;
wire \dp|multiplexer_B|val_B[9]~10_combout ;
wire \dp|multiplexer_B|val_B[5]~6_combout ;
wire \dp|multiplexer_B|val_B[3]~4_combout ;
wire \dp|Mux15~0_combout ;
wire \dp|register|m~112feeder_combout ;
wire \dp|register|m~112_q ;
wire \dp|register|m~96feeder_combout ;
wire \dp|register|m~96_q ;
wire \dp|register|m~80feeder_combout ;
wire \dp|register|m~80_q ;
wire \dp|register|m~48_q ;
wire \dp|register|m~16feeder_combout ;
wire \dp|register|m~16_q ;
wire \dp|register|m~32_q ;
wire \dp|register|m~0feeder_combout ;
wire \dp|register|m~0_q ;
wire \dp|register|m~192_combout ;
wire \dp|register|m~64_q ;
wire \dp|register|m~128_combout ;
wire \dp|A|out[0]~feeder_combout ;
wire \dp|multiplexer_A|val_A[0]~0_combout ;
wire \dp|B|out[0]~feeder_combout ;
wire \dp|shift|Mux15~0_combout ;
wire \dp|alu|Add0~66_cout ;
wire \dp|alu|Add0~2 ;
wire \dp|alu|Add0~6 ;
wire \dp|alu|Add0~10 ;
wire \dp|alu|Add0~14 ;
wire \dp|alu|Add0~18 ;
wire \dp|alu|Add0~22 ;
wire \dp|alu|Add0~26 ;
wire \dp|alu|Add0~30 ;
wire \dp|alu|Add0~34 ;
wire \dp|alu|Add0~38 ;
wire \dp|alu|Add0~42 ;
wire \dp|alu|Add0~46 ;
wire \dp|alu|Add0~50 ;
wire \dp|alu|Add0~54 ;
wire \dp|alu|Add0~58 ;
wire \dp|alu|Add0~61_sumout ;
wire \dp|C|out[15]~feeder_combout ;
wire \dp|alu|Mux0~0_combout ;
wire \control|WideOr20~combout ;
wire \dp|Mux0~0_combout ;
wire \dp|register|m~95feeder_combout ;
wire \dp|register|m~95_q ;
wire \dp|register|m~111feeder_combout ;
wire \dp|register|m~111_q ;
wire \dp|register|m~127_q ;
wire \dp|register|m~63_q ;
wire \dp|register|m~31_q ;
wire \dp|register|m~47_q ;
wire \dp|register|m~15_q ;
wire \dp|register|m~252_combout ;
wire \dp|register|m~79_q ;
wire \dp|register|m~188_combout ;
wire \dp|multiplexer_B|val_B[14]~15_combout ;
wire \dp|alu|Add0~57_sumout ;
wire \dp|C|out[14]~feeder_combout ;
wire \dp|alu|Mux1~0_combout ;
wire \dp|Mux1~0_combout ;
wire \dp|register|m~126feeder_combout ;
wire \dp|register|m~126_q ;
wire \dp|register|m~110_q ;
wire \dp|register|m~94feeder_combout ;
wire \dp|register|m~94_q ;
wire \dp|register|m~30feeder_combout ;
wire \dp|register|m~30_q ;
wire \dp|register|m~46_q ;
wire \dp|register|m~62_q ;
wire \dp|register|m~14_q ;
wire \dp|register|m~248_combout ;
wire \dp|register|m~78feeder_combout ;
wire \dp|register|m~78_q ;
wire \dp|register|m~184_combout ;
wire \dp|B|out[14]~DUPLICATE_q ;
wire \dp|multiplexer_B|val_B[13]~14_combout ;
wire \dp|alu|Add0~53_sumout ;
wire \dp|C|out[13]~feeder_combout ;
wire \dp|alu|Mux2~0_combout ;
wire \dp|Mux2~0_combout ;
wire \dp|register|m~125feeder_combout ;
wire \dp|register|m~125_q ;
wire \dp|register|m~109feeder_combout ;
wire \dp|register|m~109_q ;
wire \dp|register|m~93feeder_combout ;
wire \dp|register|m~93_q ;
wire \dp|register|m~45_q ;
wire \dp|register|m~61_q ;
wire \dp|register|m~29feeder_combout ;
wire \dp|register|m~29_q ;
wire \dp|register|m~13feeder_combout ;
wire \dp|register|m~13_q ;
wire \dp|register|m~244_combout ;
wire \dp|register|m~77_q ;
wire \dp|register|m~180_combout ;
wire \dp|multiplexer_B|val_B[12]~13_combout ;
wire \dp|alu|Add0~49_sumout ;
wire \dp|C|out[12]~feeder_combout ;
wire \dp|alu|Mux3~0_combout ;
wire \dp|Mux3~0_combout ;
wire \dp|register|m~92feeder_combout ;
wire \dp|register|m~92_q ;
wire \dp|register|m~124feeder_combout ;
wire \dp|register|m~124_q ;
wire \dp|register|m~108feeder_combout ;
wire \dp|register|m~108_q ;
wire \dp|register|m~44_q ;
wire \dp|register|m~28feeder_combout ;
wire \dp|register|m~28_q ;
wire \dp|register|m~60feeder_combout ;
wire \dp|register|m~60_q ;
wire \dp|register|m~12feeder_combout ;
wire \dp|register|m~12_q ;
wire \dp|register|m~240_combout ;
wire \dp|register|m~76feeder_combout ;
wire \dp|register|m~76_q ;
wire \dp|register|m~176_combout ;
wire \dp|multiplexer_B|val_B[11]~12_combout ;
wire \dp|alu|Add0~45_sumout ;
wire \dp|C|out[11]~feeder_combout ;
wire \dp|alu|Mux4~0_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \instr_reg|ir[0]~DUPLICATE_q ;
wire \ram|m_rtl_0|auto_generated|ram_block1a8 ;
wire \instr_dec|w_addr[0]~4_combout ;
wire \dp|register|m~257_combout ;
wire \dp|register|m~122_q ;
wire \dp|register|m~106_q ;
wire \dp|register|m~58_q ;
wire \dp|register|m~42_q ;
wire \dp|register|m~26feeder_combout ;
wire \dp|register|m~26_q ;
wire \dp|register|m~10feeder_combout ;
wire \dp|register|m~10_q ;
wire \dp|register|m~232_combout ;
wire \dp|register|m~90_q ;
wire \dp|register|m~74feeder_combout ;
wire \dp|register|m~74_q ;
wire \dp|register|m~168_combout ;
wire \dp|multiplexer_B|val_B[10]~11_combout ;
wire \dp|alu|Add0~41_sumout ;
wire \dp|C|out[10]~feeder_combout ;
wire \dp|alu|Mux5~0_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a9 ;
wire \dp|Mux6~0_combout ;
wire \dp|register|m~121feeder_combout ;
wire \dp|register|m~121_q ;
wire \dp|register|m~89_q ;
wire \dp|register|m~105feeder_combout ;
wire \dp|register|m~105_q ;
wire \dp|register|m~57_q ;
wire \dp|register|m~25feeder_combout ;
wire \dp|register|m~25_q ;
wire \dp|register|m~41_q ;
wire \dp|register|m~9feeder_combout ;
wire \dp|register|m~9_q ;
wire \dp|register|m~228_combout ;
wire \dp|register|m~73feeder_combout ;
wire \dp|register|m~73_q ;
wire \dp|register|m~164_combout ;
wire \dp|alu|Add0~37_sumout ;
wire \dp|C|out[9]~feeder_combout ;
wire \dp|alu|Mux6~0_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a10 ;
wire \instr_dec|w_addr[2]~2_combout ;
wire \dp|register|m~256_combout ;
wire \dp|register|m~87_q ;
wire \dp|register|m~119_q ;
wire \dp|register|m~103feeder_combout ;
wire \dp|register|m~103_q ;
wire \dp|register|m~23_q ;
wire \dp|register|m~55_q ;
wire \dp|register|m~39_q ;
wire \dp|register|m~7feeder_combout ;
wire \dp|register|m~7_q ;
wire \dp|register|m~220_combout ;
wire \dp|register|m~71_q ;
wire \dp|register|m~156_combout ;
wire \dp|multiplexer_B|val_B[8]~9_combout ;
wire \dp|alu|Add0~33_sumout ;
wire \dp|C|out[8]~feeder_combout ;
wire \dp|alu|Mux7~0_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a2 ;
wire \dp|Mux13~0_combout ;
wire \dp|register|m~114feeder_combout ;
wire \dp|register|m~114_q ;
wire \dp|register|m~82feeder_combout ;
wire \dp|register|m~82_q ;
wire \dp|register|m~98feeder_combout ;
wire \dp|register|m~98_q ;
wire \dp|register|m~50_q ;
wire \dp|register|m~34_q ;
wire \dp|register|m~18feeder_combout ;
wire \dp|register|m~18_q ;
wire \dp|register|m~2_q ;
wire \dp|register|m~200_combout ;
wire \dp|register|m~66feeder_combout ;
wire \dp|register|m~66_q ;
wire \dp|register|m~136_combout ;
wire \dp|multiplexer_B|val_B[2]~3_combout ;
wire \dp|alu|Add0~9_sumout ;
wire \dp|C|out[2]~feeder_combout ;
wire \dp|alu|Mux13~0_combout ;
wire \dp|C|out[2]~DUPLICATE_q ;
wire \ram|m_rtl_0|auto_generated|ram_block1a1 ;
wire \instr_reg|ir[1]~DUPLICATE_q ;
wire \dp|Mux14~0_combout ;
wire \dp|register|m~113feeder_combout ;
wire \dp|register|m~113_q ;
wire \dp|register|m~81feeder_combout ;
wire \dp|register|m~81_q ;
wire \dp|register|m~97feeder_combout ;
wire \dp|register|m~97_q ;
wire \dp|register|m~17feeder_combout ;
wire \dp|register|m~17_q ;
wire \dp|register|m~49_q ;
wire \dp|register|m~33_q ;
wire \dp|register|m~1feeder_combout ;
wire \dp|register|m~1_q ;
wire \dp|register|m~196_combout ;
wire \dp|register|m~65_q ;
wire \dp|register|m~132_combout ;
wire \dp|multiplexer_B|val_B[1]~2_combout ;
wire \dp|alu|Add0~5_sumout ;
wire \dp|C|out[1]~feeder_combout ;
wire \dp|alu|Mux14~0_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a7 ;
wire \instr_reg|ir[7]~feeder_combout ;
wire \dp|Mux7~0_combout ;
wire \dp|register|m~120_q ;
wire \dp|register|m~88_q ;
wire \dp|register|m~104_q ;
wire \dp|register|m~56_q ;
wire \dp|register|m~24feeder_combout ;
wire \dp|register|m~24_q ;
wire \dp|register|m~40feeder_combout ;
wire \dp|register|m~40_q ;
wire \dp|register|m~8feeder_combout ;
wire \dp|register|m~8_q ;
wire \dp|register|m~224_combout ;
wire \dp|register|m~72_q ;
wire \dp|register|m~160_combout ;
wire \dp|multiplexer_B|val_B[7]~8_combout ;
wire \dp|alu|Add0~29_sumout ;
wire \dp|C|out[7]~feeder_combout ;
wire \dp|alu|Mux8~0_combout ;
wire \control|WideOr25~2_combout ;
wire \Add0~1_sumout ;
wire \start_pc[0]~input_o ;
wire \control|always0~2_combout ;
wire \control|state~53_combout ;
wire \control|state.WriteImm8~q ;
wire \control|WideOr26~0_combout ;
wire \control|WideOr27~combout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \start_pc[1]~input_o ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \start_pc[2]~input_o ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \start_pc[3]~input_o ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \start_pc[4]~input_o ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \start_pc[5]~input_o ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \start_pc[6]~input_o ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \start_pc[7]~input_o ;
wire \ram_w_addr[7]~7_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a6 ;
wire \dp|Mux9~0_combout ;
wire \dp|register|m~118feeder_combout ;
wire \dp|register|m~118_q ;
wire \dp|register|m~102_q ;
wire \dp|register|m~86feeder_combout ;
wire \dp|register|m~86_q ;
wire \dp|register|m~22feeder_combout ;
wire \dp|register|m~22_q ;
wire \dp|register|m~54feeder_combout ;
wire \dp|register|m~54_q ;
wire \dp|register|m~38_q ;
wire \dp|register|m~6feeder_combout ;
wire \dp|register|m~6_q ;
wire \dp|register|m~216_combout ;
wire \dp|register|m~70feeder_combout ;
wire \dp|register|m~70_q ;
wire \dp|register|m~152_combout ;
wire \dp|multiplexer_B|val_B[6]~7_combout ;
wire \dp|alu|Add0~25_sumout ;
wire \dp|C|out[6]~feeder_combout ;
wire \dp|alu|Mux9~0_combout ;
wire \ram_w_addr[6]~6_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a5 ;
wire \dp|Mux10~0_combout ;
wire \dp|register|m~85feeder_combout ;
wire \dp|register|m~85_q ;
wire \dp|register|m~101_q ;
wire \dp|register|m~117feeder_combout ;
wire \dp|register|m~117_q ;
wire \dp|register|m~21_q ;
wire \dp|register|m~37_q ;
wire \dp|register|m~53_q ;
wire \dp|register|m~5feeder_combout ;
wire \dp|register|m~5_q ;
wire \dp|register|m~212_combout ;
wire \dp|register|m~69_q ;
wire \dp|register|m~148_combout ;
wire \dp|A|out[5]~feeder_combout ;
wire \dp|alu|Add0~21_sumout ;
wire \dp|C|out[5]~feeder_combout ;
wire \dp|alu|Mux10~0_combout ;
wire \ram_w_addr[5]~5_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a4 ;
wire \instr_reg|ir[4]~DUPLICATE_q ;
wire \dp|Mux11~0_combout ;
wire \dp|register|m~116feeder_combout ;
wire \dp|register|m~116_q ;
wire \dp|register|m~84feeder_combout ;
wire \dp|register|m~84_q ;
wire \dp|register|m~100_q ;
wire \dp|register|m~20feeder_combout ;
wire \dp|register|m~20_q ;
wire \dp|register|m~52feeder_combout ;
wire \dp|register|m~52_q ;
wire \dp|register|m~36_q ;
wire \dp|register|m~4feeder_combout ;
wire \dp|register|m~4_q ;
wire \dp|register|m~208_combout ;
wire \dp|register|m~68_q ;
wire \dp|register|m~144_combout ;
wire \dp|multiplexer_B|val_B[4]~5_combout ;
wire \dp|alu|Add0~17_sumout ;
wire \dp|C|out[4]~feeder_combout ;
wire \dp|alu|Mux11~0_combout ;
wire \ram_w_addr[4]~4_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a3 ;
wire \dp|Mux12~0_combout ;
wire \dp|register|m~115feeder_combout ;
wire \dp|register|m~115_q ;
wire \dp|register|m~83feeder_combout ;
wire \dp|register|m~83_q ;
wire \dp|register|m~99feeder_combout ;
wire \dp|register|m~99_q ;
wire \dp|register|m~19_q ;
wire \dp|register|m~51_q ;
wire \dp|register|m~35_q ;
wire \dp|register|m~3feeder_combout ;
wire \dp|register|m~3_q ;
wire \dp|register|m~204_combout ;
wire \dp|register|m~67feeder_combout ;
wire \dp|register|m~67_q ;
wire \dp|register|m~140_combout ;
wire \dp|alu|Add0~13_sumout ;
wire \dp|C|out[3]~feeder_combout ;
wire \dp|alu|Mux12~0_combout ;
wire \ram_w_addr[3]~3_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a12 ;
wire \control|always0~1_combout ;
wire \control|Selector2~0_combout ;
wire \control|Selector2~1_combout ;
wire \control|state.Halt~q ;
wire \ram_w_addr[2]~2_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a14 ;
wire \control|Equal6~0_combout ;
wire \control|state~44_combout ;
wire \control|state.Decode~q ;
wire \control|state~55_combout ;
wire \control|state.LDR_1~q ;
wire \control|state~34_combout ;
wire \control|state.LDR_2~q ;
wire \control|state~51_combout ;
wire \control|state.LDR_3~q ;
wire \control|WideOr25~1_combout ;
wire \ram_w_addr[1]~1_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a13 ;
wire \control|Selector0~0_combout ;
wire \control|state~54_combout ;
wire \control|state.Reset~q ;
wire \control|Selector1~0_combout ;
wire \control|state.Fetch~q ;
wire \control|WideOr4~combout ;
wire \control|state.Load_IR~q ;
wire \ram_w_addr[0]~0_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a15 ;
wire \control|state~35_combout ;
wire \control|state.STRx~q ;
wire \control|state~47_combout ;
wire \control|state.STRy~q ;
wire \control|state~36_combout ;
wire \control|state.STR_1~q ;
wire \control|state~37_combout ;
wire \control|state.STR_2~q ;
wire \control|state~40_combout ;
wire \control|state.STR_3~q ;
wire \ram|m_rtl_0|auto_generated|ram_block1a11 ;
wire \instr_reg|ir[11]~feeder_combout ;
wire \dp|alu|Add0~1_sumout ;
wire \dp|C|out[0]~feeder_combout ;
wire \dp|alu|Mux15~0_combout ;
wire [15:0] \dp|C|out ;
wire [7:0] \PC|out ;
wire [15:0] \instr_reg|ir ;
wire [15:0] \dp|A|out ;
wire [7:0] \dar|out ;
wire [15:0] \dp|B|out ;

wire [39:0] \ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \ram|m_rtl_0|auto_generated|ram_block1a0~portbdataout  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \ram|m_rtl_0|auto_generated|ram_block1a1  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \ram|m_rtl_0|auto_generated|ram_block1a2  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \ram|m_rtl_0|auto_generated|ram_block1a3  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \ram|m_rtl_0|auto_generated|ram_block1a4  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \ram|m_rtl_0|auto_generated|ram_block1a5  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \ram|m_rtl_0|auto_generated|ram_block1a6  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \ram|m_rtl_0|auto_generated|ram_block1a7  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \ram|m_rtl_0|auto_generated|ram_block1a8  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \ram|m_rtl_0|auto_generated|ram_block1a9  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \ram|m_rtl_0|auto_generated|ram_block1a10  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \ram|m_rtl_0|auto_generated|ram_block1a11  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \ram|m_rtl_0|auto_generated|ram_block1a12  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \ram|m_rtl_0|auto_generated|ram_block1a13  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \ram|m_rtl_0|auto_generated|ram_block1a14  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \ram|m_rtl_0|auto_generated|ram_block1a15  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

// Location: IOOBUF_X34_Y81_N59
cyclonev_io_obuf \out[0]~output (
	.i(\dp|C|out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[0]),
	.obar());
// synopsys translate_off
defparam \out[0]~output .bus_hold = "false";
defparam \out[0]~output .open_drain_output = "false";
defparam \out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \out[1]~output (
	.i(\dp|C|out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[1]),
	.obar());
// synopsys translate_off
defparam \out[1]~output .bus_hold = "false";
defparam \out[1]~output .open_drain_output = "false";
defparam \out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \out[2]~output (
	.i(\dp|C|out[2]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[2]),
	.obar());
// synopsys translate_off
defparam \out[2]~output .bus_hold = "false";
defparam \out[2]~output .open_drain_output = "false";
defparam \out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \out[3]~output (
	.i(\dp|C|out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[3]),
	.obar());
// synopsys translate_off
defparam \out[3]~output .bus_hold = "false";
defparam \out[3]~output .open_drain_output = "false";
defparam \out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \out[4]~output (
	.i(\dp|C|out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[4]),
	.obar());
// synopsys translate_off
defparam \out[4]~output .bus_hold = "false";
defparam \out[4]~output .open_drain_output = "false";
defparam \out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \out[5]~output (
	.i(\dp|C|out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[5]),
	.obar());
// synopsys translate_off
defparam \out[5]~output .bus_hold = "false";
defparam \out[5]~output .open_drain_output = "false";
defparam \out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \out[6]~output (
	.i(\dp|C|out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[6]),
	.obar());
// synopsys translate_off
defparam \out[6]~output .bus_hold = "false";
defparam \out[6]~output .open_drain_output = "false";
defparam \out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \out[7]~output (
	.i(\dp|C|out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[7]),
	.obar());
// synopsys translate_off
defparam \out[7]~output .bus_hold = "false";
defparam \out[7]~output .open_drain_output = "false";
defparam \out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \out[8]~output (
	.i(\dp|C|out [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[8]),
	.obar());
// synopsys translate_off
defparam \out[8]~output .bus_hold = "false";
defparam \out[8]~output .open_drain_output = "false";
defparam \out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \out[9]~output (
	.i(\dp|C|out [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[9]),
	.obar());
// synopsys translate_off
defparam \out[9]~output .bus_hold = "false";
defparam \out[9]~output .open_drain_output = "false";
defparam \out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \out[10]~output (
	.i(\dp|C|out [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[10]),
	.obar());
// synopsys translate_off
defparam \out[10]~output .bus_hold = "false";
defparam \out[10]~output .open_drain_output = "false";
defparam \out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \out[11]~output (
	.i(\dp|C|out [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[11]),
	.obar());
// synopsys translate_off
defparam \out[11]~output .bus_hold = "false";
defparam \out[11]~output .open_drain_output = "false";
defparam \out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \out[12]~output (
	.i(\dp|C|out [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[12]),
	.obar());
// synopsys translate_off
defparam \out[12]~output .bus_hold = "false";
defparam \out[12]~output .open_drain_output = "false";
defparam \out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \out[13]~output (
	.i(\dp|C|out [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[13]),
	.obar());
// synopsys translate_off
defparam \out[13]~output .bus_hold = "false";
defparam \out[13]~output .open_drain_output = "false";
defparam \out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \out[14]~output (
	.i(\dp|C|out [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[14]),
	.obar());
// synopsys translate_off
defparam \out[14]~output .bus_hold = "false";
defparam \out[14]~output .open_drain_output = "false";
defparam \out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \out[15]~output (
	.i(\dp|C|out [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[15]),
	.obar());
// synopsys translate_off
defparam \out[15]~output .bus_hold = "false";
defparam \out[15]~output .open_drain_output = "false";
defparam \out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N4
cyclonev_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N15
cyclonev_lcell_comb \control|state~45 (
// Equation(s):
// \control|state~45_combout  = ( \control|state.Load_IR~q  & ( \rst_n~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_n~input_o ),
	.datad(gnd),
	.datae(!\control|state.Load_IR~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|state~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|state~45 .extended_lut = "off";
defparam \control|state~45 .lut_mask = 64'h00000F0F00000F0F;
defparam \control|state~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y16_N17
dffeas \control|state.Fetch2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|state~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.Fetch2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.Fetch2 .is_wysiwyg = "true";
defparam \control|state.Fetch2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N27
cyclonev_lcell_comb \control|state~50 (
// Equation(s):
// \control|state~50_combout  = ( \rst_n~input_o  & ( \control|state.LDR_3~q  ) )

	.dataa(!\control|state.LDR_3~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst_n~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|state~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|state~50 .extended_lut = "off";
defparam \control|state~50 .lut_mask = 64'h0000000055555555;
defparam \control|state~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y17_N29
dffeas \control|state.LDR_4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|state~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.LDR_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.LDR_4 .is_wysiwyg = "true";
defparam \control|state.LDR_4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N27
cyclonev_lcell_comb \control|WideOr25~0 (
// Equation(s):
// \control|WideOr25~0_combout  = ( !\control|state.LDR_1~q  & ( !\control|state.Fetch2~q  & ( (!\control|state.LDR_4~q  & !\control|state.STR_3~q ) ) ) )

	.dataa(!\control|state.LDR_4~q ),
	.datab(gnd),
	.datac(!\control|state.STR_3~q ),
	.datad(gnd),
	.datae(!\control|state.LDR_1~q ),
	.dataf(!\control|state.Fetch2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr25~0 .extended_lut = "off";
defparam \control|WideOr25~0 .lut_mask = 64'hA0A0000000000000;
defparam \control|WideOr25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N30
cyclonev_lcell_comb \control|state~38 (
// Equation(s):
// \control|state~38_combout  = ( !\instr_reg|ir [12] & ( \instr_reg|ir [11] & ( (\instr_reg|ir [13] & (\instr_reg|ir [15] & !\instr_reg|ir [14])) ) ) ) # ( \instr_reg|ir [12] & ( !\instr_reg|ir [11] & ( (\instr_reg|ir [13] & (\instr_reg|ir [15] & 
// !\instr_reg|ir [14])) ) ) ) # ( !\instr_reg|ir [12] & ( !\instr_reg|ir [11] & ( (\instr_reg|ir [13] & (\instr_reg|ir [15] & !\instr_reg|ir [14])) ) ) )

	.dataa(!\instr_reg|ir [13]),
	.datab(!\instr_reg|ir [15]),
	.datac(!\instr_reg|ir [14]),
	.datad(gnd),
	.datae(!\instr_reg|ir [12]),
	.dataf(!\instr_reg|ir [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|state~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|state~38 .extended_lut = "off";
defparam \control|state~38 .lut_mask = 64'h1010101010100000;
defparam \control|state~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N9
cyclonev_lcell_comb \control|always0~0 (
// Equation(s):
// \control|always0~0_combout  = ( \instr_reg|ir [13] & ( \instr_reg|ir [14] & ( !\instr_reg|ir [15] ) ) ) # ( !\instr_reg|ir [13] & ( !\instr_reg|ir [14] & ( \instr_reg|ir [15] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instr_reg|ir [15]),
	.datae(!\instr_reg|ir [13]),
	.dataf(!\instr_reg|ir [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|always0~0 .extended_lut = "off";
defparam \control|always0~0 .lut_mask = 64'h00FF00000000FF00;
defparam \control|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N42
cyclonev_lcell_comb \control|state~46 (
// Equation(s):
// \control|state~46_combout  = ( !\control|always0~0_combout  & ( (\control|state~38_combout  & (!\control|always0~1_combout  & (\control|state.Decode~q  & \rst_n~input_o ))) ) )

	.dataa(!\control|state~38_combout ),
	.datab(!\control|always0~1_combout ),
	.datac(!\control|state.Decode~q ),
	.datad(!\rst_n~input_o ),
	.datae(gnd),
	.dataf(!\control|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|state~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|state~46 .extended_lut = "off";
defparam \control|state~46 .lut_mask = 64'h0004000400000000;
defparam \control|state~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y16_N44
dffeas \control|state.StoreRn (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|state~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.StoreRn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.StoreRn .is_wysiwyg = "true";
defparam \control|state.StoreRn .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N3
cyclonev_lcell_comb \control|state~48 (
// Equation(s):
// \control|state~48_combout  = ( \rst_n~input_o  & ( \control|state.StoreRn~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|state.StoreRn~q ),
	.datae(gnd),
	.dataf(!\rst_n~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|state~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|state~48 .extended_lut = "off";
defparam \control|state~48 .lut_mask = 64'h0000000000FF00FF;
defparam \control|state~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y17_N5
dffeas \control|state.StoreRm (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|state~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.StoreRm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.StoreRm .is_wysiwyg = "true";
defparam \control|state.StoreRm .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N39
cyclonev_lcell_comb \control|Selector3~0 (
// Equation(s):
// \control|Selector3~0_combout  = ( \control|state.Decode~q  & ( ((\control|state.StoreRm~q  & !\control|state~38_combout )) # (\control|always0~1_combout ) ) ) # ( !\control|state.Decode~q  & ( (\control|state.StoreRm~q  & !\control|state~38_combout ) ) )

	.dataa(!\control|state.StoreRm~q ),
	.datab(gnd),
	.datac(!\control|always0~1_combout ),
	.datad(!\control|state~38_combout ),
	.datae(gnd),
	.dataf(!\control|state.Decode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector3~0 .extended_lut = "off";
defparam \control|Selector3~0 .lut_mask = 64'h550055005F0F5F0F;
defparam \control|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y16_N41
dffeas \control|state.sh_Rm1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.sh_Rm1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.sh_Rm1 .is_wysiwyg = "true";
defparam \control|state.sh_Rm1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N18
cyclonev_lcell_comb \control|state~41 (
// Equation(s):
// \control|state~41_combout  = ( \control|state.sh_Rm1~q  & ( \rst_n~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_n~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|state.sh_Rm1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|state~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|state~41 .extended_lut = "off";
defparam \control|state~41 .lut_mask = 64'h000000000F0F0F0F;
defparam \control|state~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y17_N56
dffeas \control|state.sh_Rm2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|state~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.sh_Rm2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.sh_Rm2 .is_wysiwyg = "true";
defparam \control|state.sh_Rm2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N57
cyclonev_lcell_comb \control|state~39 (
// Equation(s):
// \control|state~39_combout  = ( \control|state.sh_Rm2~q  & ( \rst_n~input_o  ) )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|state.sh_Rm2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|state~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|state~39 .extended_lut = "off";
defparam \control|state~39 .lut_mask = 64'h0000000055555555;
defparam \control|state~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y17_N59
dffeas \control|state.Write_sh (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|state~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.Write_sh~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.Write_sh .is_wysiwyg = "true";
defparam \control|state.Write_sh .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N42
cyclonev_lcell_comb \control|WideOr23 (
// Equation(s):
// \control|WideOr23~combout  = ( \control|state.Write_sh~q  & ( \control|state.sh_Rm1~q  ) ) # ( !\control|state.Write_sh~q  & ( \control|state.sh_Rm1~q  ) ) # ( \control|state.Write_sh~q  & ( !\control|state.sh_Rm1~q  ) ) # ( !\control|state.Write_sh~q  & 
// ( !\control|state.sh_Rm1~q  & ( (((\control|state.STR_3~q ) # (\control|state.STR_2~q )) # (\control|state.STR_1~q )) # (\control|state.sh_Rm2~q ) ) ) )

	.dataa(!\control|state.sh_Rm2~q ),
	.datab(!\control|state.STR_1~q ),
	.datac(!\control|state.STR_2~q ),
	.datad(!\control|state.STR_3~q ),
	.datae(!\control|state.Write_sh~q ),
	.dataf(!\control|state.sh_Rm1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr23~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr23 .extended_lut = "off";
defparam \control|WideOr23 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \control|WideOr23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N36
cyclonev_lcell_comb \control|state~52 (
// Equation(s):
// \control|state~52_combout  = ( \control|state.LDR_4~q  & ( \rst_n~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_n~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|state.LDR_4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|state~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|state~52 .extended_lut = "off";
defparam \control|state~52 .lut_mask = 64'h000000000F0F0F0F;
defparam \control|state~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y17_N47
dffeas \control|state.LDR_5 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|state~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.LDR_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.LDR_5 .is_wysiwyg = "true";
defparam \control|state.LDR_5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N18
cyclonev_lcell_comb \control|load_ir~0 (
// Equation(s):
// \control|load_ir~0_combout  = ( !\control|state.Decode~q  & ( !\control|state.Fetch2~q  ) )

	.dataa(gnd),
	.datab(!\control|state.Fetch2~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|state.Decode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|load_ir~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|load_ir~0 .extended_lut = "off";
defparam \control|load_ir~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \control|load_ir~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N37
dffeas \instr_reg|ir[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a15 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_reg|ir[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg|ir[15]~DUPLICATE .is_wysiwyg = "true";
defparam \instr_reg|ir[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N24
cyclonev_lcell_comb \control|Equal8~0 (
// Equation(s):
// \control|Equal8~0_combout  = ( \instr_reg|ir [13] & ( !\instr_reg|ir [14] & ( \instr_reg|ir[15]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instr_reg|ir[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\instr_reg|ir [13]),
	.dataf(!\instr_reg|ir [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Equal8~0 .extended_lut = "off";
defparam \control|Equal8~0 .lut_mask = 64'h00000F0F00000000;
defparam \control|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N15
cyclonev_lcell_comb \control|state~43 (
// Equation(s):
// \control|state~43_combout  = ( !\instr_reg|ir [11] & ( (\control|state.StoreRm~q  & (\rst_n~input_o  & (\instr_reg|ir [12] & \control|Equal8~0_combout ))) ) )

	.dataa(!\control|state.StoreRm~q ),
	.datab(!\rst_n~input_o ),
	.datac(!\instr_reg|ir [12]),
	.datad(!\control|Equal8~0_combout ),
	.datae(gnd),
	.dataf(!\instr_reg|ir [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|state~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|state~43 .extended_lut = "off";
defparam \control|state~43 .lut_mask = 64'h0001000100000000;
defparam \control|state~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y17_N17
dffeas \control|state.And (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|state~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.And~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.And .is_wysiwyg = "true";
defparam \control|state.And .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N0
cyclonev_lcell_comb \control|state~49 (
// Equation(s):
// \control|state~49_combout  = ( \rst_n~input_o  & ( (\instr_reg|ir [11] & (!\instr_reg|ir [12] & (\control|Equal8~0_combout  & \control|state.StoreRm~q ))) ) )

	.dataa(!\instr_reg|ir [11]),
	.datab(!\instr_reg|ir [12]),
	.datac(!\control|Equal8~0_combout ),
	.datad(!\control|state.StoreRm~q ),
	.datae(gnd),
	.dataf(!\rst_n~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|state~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|state~49 .extended_lut = "off";
defparam \control|state~49 .lut_mask = 64'h0000000000040004;
defparam \control|state~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y17_N2
dffeas \control|state.Cmp (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|state~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.Cmp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.Cmp .is_wysiwyg = "true";
defparam \control|state.Cmp .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N12
cyclonev_lcell_comb \control|state~42 (
// Equation(s):
// \control|state~42_combout  = ( !\instr_reg|ir [12] & ( (\control|state.StoreRm~q  & (\rst_n~input_o  & (!\instr_reg|ir [11] & \control|Equal8~0_combout ))) ) )

	.dataa(!\control|state.StoreRm~q ),
	.datab(!\rst_n~input_o ),
	.datac(!\instr_reg|ir [11]),
	.datad(!\control|Equal8~0_combout ),
	.datae(gnd),
	.dataf(!\instr_reg|ir [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|state~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|state~42 .extended_lut = "off";
defparam \control|state~42 .lut_mask = 64'h0010001000000000;
defparam \control|state~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y17_N14
dffeas \control|state.Add (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|state~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.Add~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.Add .is_wysiwyg = "true";
defparam \control|state.Add .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N45
cyclonev_lcell_comb \control|WideOr2~0 (
// Equation(s):
// \control|WideOr2~0_combout  = ( \control|state.Add~q  ) # ( !\control|state.Add~q  & ( (\control|state.Cmp~q ) # (\control|state.And~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|state.And~q ),
	.datad(!\control|state.Cmp~q ),
	.datae(gnd),
	.dataf(!\control|state.Add~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr2~0 .extended_lut = "off";
defparam \control|WideOr2~0 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \control|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y17_N38
dffeas \control|state.Write_final (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|WideOr2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.Write_final~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.Write_final .is_wysiwyg = "true";
defparam \control|state.Write_final .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N30
cyclonev_lcell_comb \control|wb_sel~0 (
// Equation(s):
// \control|wb_sel~0_combout  = ( !\control|state.Write_final~q  & ( !\control|state.Write_sh~q  ) )

	.dataa(gnd),
	.datab(!\control|state.Write_sh~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|state.Write_final~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|wb_sel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|wb_sel~0 .extended_lut = "off";
defparam \control|wb_sel~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \control|wb_sel~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N45
cyclonev_lcell_comb \control|WideOr18~0 (
// Equation(s):
// \control|WideOr18~0_combout  = ( \control|state.StoreRm~q  ) # ( !\control|state.StoreRm~q  & ( (\control|state.STR_1~q ) # (\control|state.sh_Rm1~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|state.sh_Rm1~q ),
	.datad(!\control|state.STR_1~q ),
	.datae(gnd),
	.dataf(!\control|state.StoreRm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr18~0 .extended_lut = "off";
defparam \control|WideOr18~0 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \control|WideOr18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N2
dffeas \dp|B|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|register|m~140_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|WideOr18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|B|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|B|out[3] .is_wysiwyg = "true";
defparam \dp|B|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y16_N49
dffeas \dp|B|out[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|register|m~160_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|WideOr18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|B|out[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|B|out[8]~DUPLICATE .is_wysiwyg = "true";
defparam \dp|B|out[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N30
cyclonev_lcell_comb \dp|Mux8~0 (
// Equation(s):
// \dp|Mux8~0_combout  = ( \instr_reg|ir [7] & ( \ram|m_rtl_0|auto_generated|ram_block1a7  & ( ((\control|state.LDR_5~q ) # (\dp|C|out [7])) # (\control|wb_sel~0_combout ) ) ) ) # ( !\instr_reg|ir [7] & ( \ram|m_rtl_0|auto_generated|ram_block1a7  & ( 
// ((!\control|wb_sel~0_combout  & \dp|C|out [7])) # (\control|state.LDR_5~q ) ) ) ) # ( \instr_reg|ir [7] & ( !\ram|m_rtl_0|auto_generated|ram_block1a7  & ( (!\control|state.LDR_5~q  & ((\dp|C|out [7]) # (\control|wb_sel~0_combout ))) ) ) ) # ( 
// !\instr_reg|ir [7] & ( !\ram|m_rtl_0|auto_generated|ram_block1a7  & ( (!\control|wb_sel~0_combout  & (\dp|C|out [7] & !\control|state.LDR_5~q )) ) ) )

	.dataa(!\control|wb_sel~0_combout ),
	.datab(!\dp|C|out [7]),
	.datac(!\control|state.LDR_5~q ),
	.datad(gnd),
	.datae(!\instr_reg|ir [7]),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|Mux8~0 .extended_lut = "off";
defparam \dp|Mux8~0 .lut_mask = 64'h202070702F2F7F7F;
defparam \dp|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N9
cyclonev_lcell_comb \dp|Mux5~0 (
// Equation(s):
// \dp|Mux5~0_combout  = ( \ram|m_rtl_0|auto_generated|ram_block1a10  & ( ((!\control|wb_sel~0_combout  & ((\dp|C|out [10]))) # (\control|wb_sel~0_combout  & (\instr_reg|ir [7]))) # (\control|state.LDR_5~q ) ) ) # ( !\ram|m_rtl_0|auto_generated|ram_block1a10 
//  & ( (!\control|state.LDR_5~q  & ((!\control|wb_sel~0_combout  & ((\dp|C|out [10]))) # (\control|wb_sel~0_combout  & (\instr_reg|ir [7])))) ) )

	.dataa(!\control|state.LDR_5~q ),
	.datab(!\instr_reg|ir [7]),
	.datac(!\control|wb_sel~0_combout ),
	.datad(!\dp|C|out [10]),
	.datae(gnd),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|Mux5~0 .extended_lut = "off";
defparam \dp|Mux5~0 .lut_mask = 64'h02A202A257F757F7;
defparam \dp|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y17_N53
dffeas \instr_reg|ir[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a5 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_reg|ir[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg|ir[5]~DUPLICATE .is_wysiwyg = "true";
defparam \instr_reg|ir[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N30
cyclonev_lcell_comb \instr_dec|w_addr[2]~0 (
// Equation(s):
// \instr_dec|w_addr[2]~0_combout  = ( !\control|state.STR_1~q  & ( (!\control|state.Write_final~q  & (!\control|state.LDR_5~q  & !\control|state.Write_sh~q )) ) )

	.dataa(!\control|state.Write_final~q ),
	.datab(!\control|state.LDR_5~q ),
	.datac(gnd),
	.datad(!\control|state.Write_sh~q ),
	.datae(gnd),
	.dataf(!\control|state.STR_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_dec|w_addr[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_dec|w_addr[2]~0 .extended_lut = "off";
defparam \instr_dec|w_addr[2]~0 .lut_mask = 64'h8800880000000000;
defparam \instr_dec|w_addr[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N15
cyclonev_lcell_comb \dp|multiplexer_B|val_B[8]~1 (
// Equation(s):
// \dp|multiplexer_B|val_B[8]~1_combout  = ( \instr_reg|ir[4]~DUPLICATE_q  & ( !\control|state.LDR_2~q  & ( (!\control|state.STRx~q  & ((!\instr_reg|ir [13] & (\instr_reg|ir[15]~DUPLICATE_q  & !\instr_reg|ir [14])) # (\instr_reg|ir [13] & 
// (!\instr_reg|ir[15]~DUPLICATE_q  & \instr_reg|ir [14])))) ) ) ) # ( !\instr_reg|ir[4]~DUPLICATE_q  & ( !\control|state.LDR_2~q  & ( !\control|state.STRx~q  ) ) )

	.dataa(!\instr_reg|ir [13]),
	.datab(!\instr_reg|ir[15]~DUPLICATE_q ),
	.datac(!\instr_reg|ir [14]),
	.datad(!\control|state.STRx~q ),
	.datae(!\instr_reg|ir[4]~DUPLICATE_q ),
	.dataf(!\control|state.LDR_2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|multiplexer_B|val_B[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|multiplexer_B|val_B[8]~1 .extended_lut = "off";
defparam \dp|multiplexer_B|val_B[8]~1 .lut_mask = 64'hFF00240000000000;
defparam \dp|multiplexer_B|val_B[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N51
cyclonev_lcell_comb \dp|Mux4~0 (
// Equation(s):
// \dp|Mux4~0_combout  = ( \instr_reg|ir [7] & ( \ram|m_rtl_0|auto_generated|ram_block1a11  & ( ((\control|wb_sel~0_combout ) # (\dp|C|out [11])) # (\control|state.LDR_5~q ) ) ) ) # ( !\instr_reg|ir [7] & ( \ram|m_rtl_0|auto_generated|ram_block1a11  & ( 
// ((\dp|C|out [11] & !\control|wb_sel~0_combout )) # (\control|state.LDR_5~q ) ) ) ) # ( \instr_reg|ir [7] & ( !\ram|m_rtl_0|auto_generated|ram_block1a11  & ( (!\control|state.LDR_5~q  & ((\control|wb_sel~0_combout ) # (\dp|C|out [11]))) ) ) ) # ( 
// !\instr_reg|ir [7] & ( !\ram|m_rtl_0|auto_generated|ram_block1a11  & ( (!\control|state.LDR_5~q  & (\dp|C|out [11] & !\control|wb_sel~0_combout )) ) ) )

	.dataa(!\control|state.LDR_5~q ),
	.datab(gnd),
	.datac(!\dp|C|out [11]),
	.datad(!\control|wb_sel~0_combout ),
	.datae(!\instr_reg|ir [7]),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|Mux4~0 .extended_lut = "off";
defparam \dp|Mux4~0 .lut_mask = 64'h0A000AAA5F555FFF;
defparam \dp|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N36
cyclonev_lcell_comb \dp|register|m~123feeder (
// Equation(s):
// \dp|register|m~123feeder_combout  = ( \dp|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~123feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~123feeder .extended_lut = "off";
defparam \dp|register|m~123feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~123feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y15_N37
dffeas \dp|register|m~123 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~123feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~123 .is_wysiwyg = "true";
defparam \dp|register|m~123 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N21
cyclonev_lcell_comb \control|WideOr15 (
// Equation(s):
// \control|WideOr15~combout  = ( !\control|WideOr2~0_combout  & ( !\control|state.StoreRn~q  & ( (!\control|state.StoreRm~q  & (!\control|state.sh_Rm2~q  & !\control|state.sh_Rm1~q )) ) ) )

	.dataa(!\control|state.StoreRm~q ),
	.datab(!\control|state.sh_Rm2~q ),
	.datac(!\control|state.sh_Rm1~q ),
	.datad(gnd),
	.datae(!\control|WideOr2~0_combout ),
	.dataf(!\control|state.StoreRn~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr15~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr15 .extended_lut = "off";
defparam \control|WideOr15 .lut_mask = 64'h8080000000000000;
defparam \control|WideOr15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y17_N28
dffeas \instr_reg|ir[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a9 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_reg|ir [9]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg|ir[9] .is_wysiwyg = "true";
defparam \instr_reg|ir[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N24
cyclonev_lcell_comb \instr_dec|w_addr[2]~1 (
// Equation(s):
// \instr_dec|w_addr[2]~1_combout  = ( !\control|state.LDR_5~q  & ( !\control|state.sh_Rm1~q  & ( (!\control|state.Write_final~q  & (!\control|state.STR_1~q  & (!\control|state.StoreRm~q  & !\control|state.Write_sh~q ))) ) ) )

	.dataa(!\control|state.Write_final~q ),
	.datab(!\control|state.STR_1~q ),
	.datac(!\control|state.StoreRm~q ),
	.datad(!\control|state.Write_sh~q ),
	.datae(!\control|state.LDR_5~q ),
	.dataf(!\control|state.sh_Rm1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_dec|w_addr[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_dec|w_addr[2]~1 .extended_lut = "off";
defparam \instr_dec|w_addr[2]~1 .lut_mask = 64'h8000000000000000;
defparam \instr_dec|w_addr[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N9
cyclonev_lcell_comb \instr_dec|w_addr[1]~3 (
// Equation(s):
// \instr_dec|w_addr[1]~3_combout  = ( \instr_dec|w_addr[2]~1_combout  & ( (\instr_reg|ir [9] & \instr_dec|w_addr[2]~0_combout ) ) ) # ( !\instr_dec|w_addr[2]~1_combout  & ( (!\instr_dec|w_addr[2]~0_combout  & (\instr_reg|ir [6])) # 
// (\instr_dec|w_addr[2]~0_combout  & ((\instr_reg|ir[1]~DUPLICATE_q ))) ) )

	.dataa(!\instr_reg|ir [6]),
	.datab(!\instr_reg|ir [9]),
	.datac(!\instr_dec|w_addr[2]~0_combout ),
	.datad(!\instr_reg|ir[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\instr_dec|w_addr[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_dec|w_addr[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_dec|w_addr[1]~3 .extended_lut = "off";
defparam \instr_dec|w_addr[1]~3 .lut_mask = 64'h505F505F03030303;
defparam \instr_dec|w_addr[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N39
cyclonev_lcell_comb \dp|register|m~259 (
// Equation(s):
// \dp|register|m~259_combout  = ( !\instr_dec|w_addr[0]~4_combout  & ( \instr_dec|w_addr[1]~3_combout  & ( (\control|WideOr15~combout  & \instr_dec|w_addr[2]~2_combout ) ) ) )

	.dataa(!\control|WideOr15~combout ),
	.datab(gnd),
	.datac(!\instr_dec|w_addr[2]~2_combout ),
	.datad(gnd),
	.datae(!\instr_dec|w_addr[0]~4_combout ),
	.dataf(!\instr_dec|w_addr[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~259 .extended_lut = "off";
defparam \dp|register|m~259 .lut_mask = 64'h0000000005050000;
defparam \dp|register|m~259 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y16_N37
dffeas \dp|register|m~107 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~107 .is_wysiwyg = "true";
defparam \dp|register|m~107 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N57
cyclonev_lcell_comb \dp|register|m~91feeder (
// Equation(s):
// \dp|register|m~91feeder_combout  = ( \dp|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~91feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~91feeder .extended_lut = "off";
defparam \dp|register|m~91feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~91feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N58
dffeas \dp|register|m~91 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~91feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~91 .is_wysiwyg = "true";
defparam \dp|register|m~91 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N36
cyclonev_lcell_comb \dp|register|m~27feeder (
// Equation(s):
// \dp|register|m~27feeder_combout  = ( \dp|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~27feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~27feeder .extended_lut = "off";
defparam \dp|register|m~27feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~27feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N12
cyclonev_lcell_comb \dp|register|m~260 (
// Equation(s):
// \dp|register|m~260_combout  = (!\instr_dec|w_addr[1]~3_combout  & (!\instr_dec|w_addr[2]~2_combout  & (\control|WideOr15~combout  & \instr_dec|w_addr[0]~4_combout )))

	.dataa(!\instr_dec|w_addr[1]~3_combout ),
	.datab(!\instr_dec|w_addr[2]~2_combout ),
	.datac(!\control|WideOr15~combout ),
	.datad(!\instr_dec|w_addr[0]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~260 .extended_lut = "off";
defparam \dp|register|m~260 .lut_mask = 64'h0008000800080008;
defparam \dp|register|m~260 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y15_N37
dffeas \dp|register|m~27 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~27feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~27 .is_wysiwyg = "true";
defparam \dp|register|m~27 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N57
cyclonev_lcell_comb \dp|register|m~59feeder (
// Equation(s):
// \dp|register|m~59feeder_combout  = ( \dp|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~59feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~59feeder .extended_lut = "off";
defparam \dp|register|m~59feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~59feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N33
cyclonev_lcell_comb \dp|register|m~261 (
// Equation(s):
// \dp|register|m~261_combout  = ( \instr_dec|w_addr[1]~3_combout  & ( (\control|WideOr15~combout  & (!\instr_dec|w_addr[2]~2_combout  & \instr_dec|w_addr[0]~4_combout )) ) )

	.dataa(!\control|WideOr15~combout ),
	.datab(gnd),
	.datac(!\instr_dec|w_addr[2]~2_combout ),
	.datad(!\instr_dec|w_addr[0]~4_combout ),
	.datae(gnd),
	.dataf(!\instr_dec|w_addr[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~261 .extended_lut = "off";
defparam \dp|register|m~261 .lut_mask = 64'h0000000000500050;
defparam \dp|register|m~261 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y17_N58
dffeas \dp|register|m~59 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~59feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~59 .is_wysiwyg = "true";
defparam \dp|register|m~59 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N42
cyclonev_lcell_comb \dp|register|m~263 (
// Equation(s):
// \dp|register|m~263_combout  = ( \instr_dec|w_addr[1]~3_combout  & ( (\control|WideOr15~combout  & (!\instr_dec|w_addr[2]~2_combout  & !\instr_dec|w_addr[0]~4_combout )) ) )

	.dataa(!\control|WideOr15~combout ),
	.datab(!\instr_dec|w_addr[2]~2_combout ),
	.datac(!\instr_dec|w_addr[0]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instr_dec|w_addr[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~263 .extended_lut = "off";
defparam \dp|register|m~263 .lut_mask = 64'h0000000040404040;
defparam \dp|register|m~263 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y17_N52
dffeas \dp|register|m~43 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~43 .is_wysiwyg = "true";
defparam \dp|register|m~43 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N12
cyclonev_lcell_comb \dp|register|m~11feeder (
// Equation(s):
// \dp|register|m~11feeder_combout  = ( \dp|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~11feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~11feeder .extended_lut = "off";
defparam \dp|register|m~11feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~11feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N18
cyclonev_lcell_comb \dp|register|m~262 (
// Equation(s):
// \dp|register|m~262_combout  = (!\instr_dec|w_addr[1]~3_combout  & (!\instr_dec|w_addr[2]~2_combout  & (\control|WideOr15~combout  & !\instr_dec|w_addr[0]~4_combout )))

	.dataa(!\instr_dec|w_addr[1]~3_combout ),
	.datab(!\instr_dec|w_addr[2]~2_combout ),
	.datac(!\control|WideOr15~combout ),
	.datad(!\instr_dec|w_addr[0]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~262 .extended_lut = "off";
defparam \dp|register|m~262 .lut_mask = 64'h0800080008000800;
defparam \dp|register|m~262 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y14_N13
dffeas \dp|register|m~11 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~11feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~11 .is_wysiwyg = "true";
defparam \dp|register|m~11 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N24
cyclonev_lcell_comb \dp|register|m~236 (
// Equation(s):
// \dp|register|m~236_combout  = ( !\instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[0]~4_combout  & (((\dp|register|m~11_q  & !\instr_dec|w_addr[2]~2_combout )))) # (\instr_dec|w_addr[0]~4_combout  & (((\instr_dec|w_addr[2]~2_combout )) # 
// (\dp|register|m~27_q )))) ) ) # ( \instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[0]~4_combout  & (((\dp|register|m~43_q  & !\instr_dec|w_addr[2]~2_combout )))) # (\instr_dec|w_addr[0]~4_combout  & (((\instr_dec|w_addr[2]~2_combout )) # 
// (\dp|register|m~59_q )))) ) )

	.dataa(!\dp|register|m~27_q ),
	.datab(!\dp|register|m~59_q ),
	.datac(!\dp|register|m~43_q ),
	.datad(!\instr_dec|w_addr[0]~4_combout ),
	.datae(!\instr_dec|w_addr[1]~3_combout ),
	.dataf(!\instr_dec|w_addr[2]~2_combout ),
	.datag(!\dp|register|m~11_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~236 .extended_lut = "on";
defparam \dp|register|m~236 .lut_mask = 64'h0F550F3300FF00FF;
defparam \dp|register|m~236 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N6
cyclonev_lcell_comb \dp|register|m~75feeder (
// Equation(s):
// \dp|register|m~75feeder_combout  = ( \dp|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~75feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~75feeder .extended_lut = "off";
defparam \dp|register|m~75feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~75feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N3
cyclonev_lcell_comb \dp|register|m~258 (
// Equation(s):
// \dp|register|m~258_combout  = ( !\instr_dec|w_addr[1]~3_combout  & ( !\instr_dec|w_addr[0]~4_combout  & ( (\control|WideOr15~combout  & \instr_dec|w_addr[2]~2_combout ) ) ) )

	.dataa(!\control|WideOr15~combout ),
	.datab(!\instr_dec|w_addr[2]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\instr_dec|w_addr[1]~3_combout ),
	.dataf(!\instr_dec|w_addr[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~258 .extended_lut = "off";
defparam \dp|register|m~258 .lut_mask = 64'h1111000000000000;
defparam \dp|register|m~258 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N7
dffeas \dp|register|m~75 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~75feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~75 .is_wysiwyg = "true";
defparam \dp|register|m~75 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N36
cyclonev_lcell_comb \dp|register|m~172 (
// Equation(s):
// \dp|register|m~172_combout  = ( !\instr_dec|w_addr[1]~3_combout  & ( (!\instr_dec|w_addr[2]~2_combout  & ((((\dp|register|m~236_combout ))))) # (\instr_dec|w_addr[2]~2_combout  & (((!\dp|register|m~236_combout  & (\dp|register|m~75_q )) # 
// (\dp|register|m~236_combout  & ((\dp|register|m~91_q )))))) ) ) # ( \instr_dec|w_addr[1]~3_combout  & ( (!\instr_dec|w_addr[2]~2_combout  & ((((\dp|register|m~236_combout ))))) # (\instr_dec|w_addr[2]~2_combout  & (((!\dp|register|m~236_combout  & 
// ((\dp|register|m~107_q ))) # (\dp|register|m~236_combout  & (\dp|register|m~123_q ))))) ) )

	.dataa(!\instr_dec|w_addr[2]~2_combout ),
	.datab(!\dp|register|m~123_q ),
	.datac(!\dp|register|m~107_q ),
	.datad(!\dp|register|m~91_q ),
	.datae(!\instr_dec|w_addr[1]~3_combout ),
	.dataf(!\dp|register|m~236_combout ),
	.datag(!\dp|register|m~75_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~172 .extended_lut = "on";
defparam \dp|register|m~172 .lut_mask = 64'h05050505AAFFBBBB;
defparam \dp|register|m~172 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N49
dffeas \dp|B|out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|register|m~172_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|WideOr18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|B|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|B|out[11] .is_wysiwyg = "true";
defparam \dp|B|out[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N54
cyclonev_lcell_comb \control|en_A (
// Equation(s):
// \control|en_A~combout  = ( \control|state.LDR_1~q  ) # ( !\control|state.LDR_1~q  & ( \control|state.StoreRn~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|state.StoreRn~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|state.LDR_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|en_A~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|en_A .extended_lut = "off";
defparam \control|en_A .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \control|en_A .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N50
dffeas \dp|A|out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~180_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|en_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|A|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|A|out[13] .is_wysiwyg = "true";
defparam \dp|A|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y16_N23
dffeas \dp|A|out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~184_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|en_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|A|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|A|out[14] .is_wysiwyg = "true";
defparam \dp|A|out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N42
cyclonev_lcell_comb \control|sel_B~0 (
// Equation(s):
// \control|sel_B~0_combout  = ( !\control|state.STRx~q  & ( !\control|state.LDR_2~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|state.LDR_2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|state.STRx~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sel_B~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sel_B~0 .extended_lut = "off";
defparam \control|sel_B~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \control|sel_B~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N20
dffeas \instr_reg|ir[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a3 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_reg|ir[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg|ir[3]~DUPLICATE .is_wysiwyg = "true";
defparam \instr_reg|ir[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y16_N7
dffeas \dp|B|out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|register|m~184_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|WideOr18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|B|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|B|out[14] .is_wysiwyg = "true";
defparam \dp|B|out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N27
cyclonev_lcell_comb \dp|shift|Mux0~0 (
// Equation(s):
// \dp|shift|Mux0~0_combout  = ( \dp|B|out [15] & ( ((!\instr_reg|ir[3]~DUPLICATE_q  & ((!\instr_reg|ir[4]~DUPLICATE_q ))) # (\instr_reg|ir[3]~DUPLICATE_q  & ((\instr_reg|ir[4]~DUPLICATE_q ) # (\dp|B|out [14])))) # (\control|always0~0_combout ) ) ) # ( 
// !\dp|B|out [15] & ( (\instr_reg|ir[3]~DUPLICATE_q  & (\dp|B|out [14] & (!\instr_reg|ir[4]~DUPLICATE_q  & !\control|always0~0_combout ))) ) )

	.dataa(!\instr_reg|ir[3]~DUPLICATE_q ),
	.datab(!\dp|B|out [14]),
	.datac(!\instr_reg|ir[4]~DUPLICATE_q ),
	.datad(!\control|always0~0_combout ),
	.datae(gnd),
	.dataf(!\dp|B|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|shift|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|shift|Mux0~0 .extended_lut = "off";
defparam \dp|shift|Mux0~0 .lut_mask = 64'h10001000B5FFB5FF;
defparam \dp|shift|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N37
dffeas \dp|A|out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|register|m~188_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|en_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|A|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|A|out[15] .is_wysiwyg = "true";
defparam \dp|A|out[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N21
cyclonev_lcell_comb \control|WideOr23~0 (
// Equation(s):
// \control|WideOr23~0_combout  = ( !\control|state.STR_2~q  & ( !\control|state.STR_1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|state.STR_1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|state.STR_2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr23~0 .extended_lut = "off";
defparam \control|WideOr23~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \control|WideOr23~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N12
cyclonev_lcell_comb \control|WideOr23~1 (
// Equation(s):
// \control|WideOr23~1_combout  = ( !\control|state.STR_3~q  & ( (!\control|state.sh_Rm2~q  & !\control|state.Write_sh~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|state.sh_Rm2~q ),
	.datad(!\control|state.Write_sh~q ),
	.datae(gnd),
	.dataf(!\control|state.STR_3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr23~1 .extended_lut = "off";
defparam \control|WideOr23~1 .lut_mask = 64'hF000F00000000000;
defparam \control|WideOr23~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N33
cyclonev_lcell_comb \dp|multiplexer_A|val_A[15]~1 (
// Equation(s):
// \dp|multiplexer_A|val_A[15]~1_combout  = ( \control|WideOr23~0_combout  & ( \control|WideOr23~1_combout  & ( (!\control|state.sh_Rm1~q  & \dp|A|out [15]) ) ) )

	.dataa(!\control|state.sh_Rm1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dp|A|out [15]),
	.datae(!\control|WideOr23~0_combout ),
	.dataf(!\control|WideOr23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|multiplexer_A|val_A[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|multiplexer_A|val_A[15]~1 .extended_lut = "off";
defparam \dp|multiplexer_A|val_A[15]~1 .lut_mask = 64'h00000000000000AA;
defparam \dp|multiplexer_A|val_A[15]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y15_N38
dffeas \dp|A|out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~176_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|en_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|A|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|A|out[12] .is_wysiwyg = "true";
defparam \dp|A|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y14_N38
dffeas \dp|A|out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~172_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|en_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|A|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|A|out[11] .is_wysiwyg = "true";
defparam \dp|A|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y15_N20
dffeas \dp|A|out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~168_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|en_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|A|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|A|out[10] .is_wysiwyg = "true";
defparam \dp|A|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y16_N55
dffeas \dp|B|out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|register|m~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|WideOr18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|B|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|B|out[9] .is_wysiwyg = "true";
defparam \dp|B|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y16_N8
dffeas \instr_reg|ir[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a4 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_reg|ir [4]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg|ir[4] .is_wysiwyg = "true";
defparam \instr_reg|ir[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N45
cyclonev_lcell_comb \dp|multiplexer_B|val_B[8]~0 (
// Equation(s):
// \dp|multiplexer_B|val_B[8]~0_combout  = ( !\control|always0~0_combout  & ( (\control|sel_B~0_combout  & ((\instr_reg|ir[4]~DUPLICATE_q ) # (\instr_reg|ir[3]~DUPLICATE_q ))) ) )

	.dataa(!\instr_reg|ir[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\control|sel_B~0_combout ),
	.datad(!\instr_reg|ir[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\control|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|multiplexer_B|val_B[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|multiplexer_B|val_B[8]~0 .extended_lut = "off";
defparam \dp|multiplexer_B|val_B[8]~0 .lut_mask = 64'h050F050F00000000;
defparam \dp|multiplexer_B|val_B[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N9
cyclonev_lcell_comb \dp|multiplexer_B|val_B[9]~10 (
// Equation(s):
// \dp|multiplexer_B|val_B[9]~10_combout  = ( \dp|multiplexer_B|val_B[8]~1_combout  & ( \dp|multiplexer_B|val_B[8]~0_combout  & ( \dp|B|out [8] ) ) ) # ( !\dp|multiplexer_B|val_B[8]~1_combout  & ( \dp|multiplexer_B|val_B[8]~0_combout  & ( \dp|B|out [10] ) ) 
// ) # ( \dp|multiplexer_B|val_B[8]~1_combout  & ( !\dp|multiplexer_B|val_B[8]~0_combout  & ( \dp|B|out [9] ) ) ) # ( !\dp|multiplexer_B|val_B[8]~1_combout  & ( !\dp|multiplexer_B|val_B[8]~0_combout  & ( \instr_reg|ir [4] ) ) )

	.dataa(!\dp|B|out [10]),
	.datab(!\dp|B|out [9]),
	.datac(!\instr_reg|ir [4]),
	.datad(!\dp|B|out [8]),
	.datae(!\dp|multiplexer_B|val_B[8]~1_combout ),
	.dataf(!\dp|multiplexer_B|val_B[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|multiplexer_B|val_B[9]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|multiplexer_B|val_B[9]~10 .extended_lut = "off";
defparam \dp|multiplexer_B|val_B[9]~10 .lut_mask = 64'h0F0F3333555500FF;
defparam \dp|multiplexer_B|val_B[9]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y15_N20
dffeas \dp|A|out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~160_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|en_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|A|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|A|out[8] .is_wysiwyg = "true";
defparam \dp|A|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y17_N26
dffeas \dp|A|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~156_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|en_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|A|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|A|out[7] .is_wysiwyg = "true";
defparam \dp|A|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y15_N56
dffeas \dp|A|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~152_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|en_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|A|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|A|out[6] .is_wysiwyg = "true";
defparam \dp|A|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y16_N14
dffeas \dp|B|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|register|m~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|WideOr18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|B|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|B|out[5] .is_wysiwyg = "true";
defparam \dp|B|out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N30
cyclonev_lcell_comb \dp|multiplexer_B|val_B[5]~6 (
// Equation(s):
// \dp|multiplexer_B|val_B[5]~6_combout  = ( \dp|multiplexer_B|val_B[8]~1_combout  & ( \dp|multiplexer_B|val_B[8]~0_combout  & ( \dp|B|out [4] ) ) ) # ( !\dp|multiplexer_B|val_B[8]~1_combout  & ( \dp|multiplexer_B|val_B[8]~0_combout  & ( \dp|B|out [6] ) ) ) 
// # ( \dp|multiplexer_B|val_B[8]~1_combout  & ( !\dp|multiplexer_B|val_B[8]~0_combout  & ( \dp|B|out [5] ) ) ) # ( !\dp|multiplexer_B|val_B[8]~1_combout  & ( !\dp|multiplexer_B|val_B[8]~0_combout  & ( \instr_reg|ir [4] ) ) )

	.dataa(!\dp|B|out [4]),
	.datab(!\instr_reg|ir [4]),
	.datac(!\dp|B|out [6]),
	.datad(!\dp|B|out [5]),
	.datae(!\dp|multiplexer_B|val_B[8]~1_combout ),
	.dataf(!\dp|multiplexer_B|val_B[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|multiplexer_B|val_B[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|multiplexer_B|val_B[5]~6 .extended_lut = "off";
defparam \dp|multiplexer_B|val_B[5]~6 .lut_mask = 64'h333300FF0F0F5555;
defparam \dp|multiplexer_B|val_B[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y15_N34
dffeas \dp|A|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|register|m~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|en_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|A|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|A|out[4] .is_wysiwyg = "true";
defparam \dp|A|out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N57
cyclonev_lcell_comb \dp|multiplexer_B|val_B[3]~4 (
// Equation(s):
// \dp|multiplexer_B|val_B[3]~4_combout  = ( \dp|multiplexer_B|val_B[8]~1_combout  & ( \dp|multiplexer_B|val_B[8]~0_combout  & ( \dp|B|out [2] ) ) ) # ( !\dp|multiplexer_B|val_B[8]~1_combout  & ( \dp|multiplexer_B|val_B[8]~0_combout  & ( \dp|B|out [4] ) ) ) 
// # ( \dp|multiplexer_B|val_B[8]~1_combout  & ( !\dp|multiplexer_B|val_B[8]~0_combout  & ( \dp|B|out [3] ) ) ) # ( !\dp|multiplexer_B|val_B[8]~1_combout  & ( !\dp|multiplexer_B|val_B[8]~0_combout  & ( \instr_reg|ir[3]~DUPLICATE_q  ) ) )

	.dataa(!\dp|B|out [4]),
	.datab(!\instr_reg|ir[3]~DUPLICATE_q ),
	.datac(!\dp|B|out [2]),
	.datad(!\dp|B|out [3]),
	.datae(!\dp|multiplexer_B|val_B[8]~1_combout ),
	.dataf(!\dp|multiplexer_B|val_B[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|multiplexer_B|val_B[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|multiplexer_B|val_B[3]~4 .extended_lut = "off";
defparam \dp|multiplexer_B|val_B[3]~4 .lut_mask = 64'h333300FF55550F0F;
defparam \dp|multiplexer_B|val_B[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y15_N14
dffeas \dp|A|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~136_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|en_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|A|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|A|out[2] .is_wysiwyg = "true";
defparam \dp|A|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y14_N55
dffeas \dp|A|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|register|m~132_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|en_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|A|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|A|out[1] .is_wysiwyg = "true";
defparam \dp|A|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y17_N59
dffeas \instr_reg|ir[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_reg|ir [0]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg|ir[0] .is_wysiwyg = "true";
defparam \instr_reg|ir[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N12
cyclonev_lcell_comb \dp|Mux15~0 (
// Equation(s):
// \dp|Mux15~0_combout  = ( \dp|C|out [0] & ( \ram|m_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\control|wb_sel~0_combout ) # ((\instr_reg|ir [0]) # (\control|state.LDR_5~q )) ) ) ) # ( !\dp|C|out [0] & ( 
// \ram|m_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( ((\control|wb_sel~0_combout  & \instr_reg|ir [0])) # (\control|state.LDR_5~q ) ) ) ) # ( \dp|C|out [0] & ( !\ram|m_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\control|state.LDR_5~q  & 
// ((!\control|wb_sel~0_combout ) # (\instr_reg|ir [0]))) ) ) ) # ( !\dp|C|out [0] & ( !\ram|m_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\control|wb_sel~0_combout  & (!\control|state.LDR_5~q  & \instr_reg|ir [0])) ) ) )

	.dataa(gnd),
	.datab(!\control|wb_sel~0_combout ),
	.datac(!\control|state.LDR_5~q ),
	.datad(!\instr_reg|ir [0]),
	.datae(!\dp|C|out [0]),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|Mux15~0 .extended_lut = "off";
defparam \dp|Mux15~0 .lut_mask = 64'h0030C0F00F3FCFFF;
defparam \dp|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N3
cyclonev_lcell_comb \dp|register|m~112feeder (
// Equation(s):
// \dp|register|m~112feeder_combout  = ( \dp|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~112feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~112feeder .extended_lut = "off";
defparam \dp|register|m~112feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~112feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N4
dffeas \dp|register|m~112 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~112feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~112 .is_wysiwyg = "true";
defparam \dp|register|m~112 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N6
cyclonev_lcell_comb \dp|register|m~96feeder (
// Equation(s):
// \dp|register|m~96feeder_combout  = ( \dp|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~96feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~96feeder .extended_lut = "off";
defparam \dp|register|m~96feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~96feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N7
dffeas \dp|register|m~96 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~96feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~96 .is_wysiwyg = "true";
defparam \dp|register|m~96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N42
cyclonev_lcell_comb \dp|register|m~80feeder (
// Equation(s):
// \dp|register|m~80feeder_combout  = ( \dp|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~80feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~80feeder .extended_lut = "off";
defparam \dp|register|m~80feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~80feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y15_N43
dffeas \dp|register|m~80 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~80feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~80 .is_wysiwyg = "true";
defparam \dp|register|m~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y14_N13
dffeas \dp|register|m~48 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~48 .is_wysiwyg = "true";
defparam \dp|register|m~48 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N48
cyclonev_lcell_comb \dp|register|m~16feeder (
// Equation(s):
// \dp|register|m~16feeder_combout  = ( \dp|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~16feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~16feeder .extended_lut = "off";
defparam \dp|register|m~16feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~16feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y17_N50
dffeas \dp|register|m~16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~16feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~16 .is_wysiwyg = "true";
defparam \dp|register|m~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y17_N14
dffeas \dp|register|m~32 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~32 .is_wysiwyg = "true";
defparam \dp|register|m~32 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N45
cyclonev_lcell_comb \dp|register|m~0feeder (
// Equation(s):
// \dp|register|m~0feeder_combout  = ( \dp|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~0feeder .extended_lut = "off";
defparam \dp|register|m~0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N47
dffeas \dp|register|m~0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~0 .is_wysiwyg = "true";
defparam \dp|register|m~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N12
cyclonev_lcell_comb \dp|register|m~192 (
// Equation(s):
// \dp|register|m~192_combout  = ( !\instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[0]~4_combout  & (((\dp|register|m~0_q  & !\instr_dec|w_addr[2]~2_combout )))) # (\instr_dec|w_addr[0]~4_combout  & (((\instr_dec|w_addr[2]~2_combout )) # 
// (\dp|register|m~16_q )))) ) ) # ( \instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[0]~4_combout  & (((\dp|register|m~32_q  & !\instr_dec|w_addr[2]~2_combout )))) # (\instr_dec|w_addr[0]~4_combout  & (((\instr_dec|w_addr[2]~2_combout )) # 
// (\dp|register|m~48_q )))) ) )

	.dataa(!\dp|register|m~48_q ),
	.datab(!\dp|register|m~16_q ),
	.datac(!\dp|register|m~32_q ),
	.datad(!\instr_dec|w_addr[0]~4_combout ),
	.datae(!\instr_dec|w_addr[1]~3_combout ),
	.dataf(!\instr_dec|w_addr[2]~2_combout ),
	.datag(!\dp|register|m~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~192 .extended_lut = "on";
defparam \dp|register|m~192 .lut_mask = 64'h0F330F5500FF00FF;
defparam \dp|register|m~192 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N35
dffeas \dp|register|m~64 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~64 .is_wysiwyg = "true";
defparam \dp|register|m~64 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N24
cyclonev_lcell_comb \dp|register|m~128 (
// Equation(s):
// \dp|register|m~128_combout  = ( !\instr_dec|w_addr[1]~3_combout  & ( (!\instr_dec|w_addr[2]~2_combout  & ((((\dp|register|m~192_combout ))))) # (\instr_dec|w_addr[2]~2_combout  & (((!\dp|register|m~192_combout  & (\dp|register|m~64_q )) # 
// (\dp|register|m~192_combout  & ((\dp|register|m~80_q )))))) ) ) # ( \instr_dec|w_addr[1]~3_combout  & ( (!\instr_dec|w_addr[2]~2_combout  & ((((\dp|register|m~192_combout ))))) # (\instr_dec|w_addr[2]~2_combout  & (((!\dp|register|m~192_combout  & 
// ((\dp|register|m~96_q ))) # (\dp|register|m~192_combout  & (\dp|register|m~112_q ))))) ) )

	.dataa(!\instr_dec|w_addr[2]~2_combout ),
	.datab(!\dp|register|m~112_q ),
	.datac(!\dp|register|m~96_q ),
	.datad(!\dp|register|m~80_q ),
	.datae(!\instr_dec|w_addr[1]~3_combout ),
	.dataf(!\dp|register|m~192_combout ),
	.datag(!\dp|register|m~64_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~128 .extended_lut = "on";
defparam \dp|register|m~128 .lut_mask = 64'h05050505AAFFBBBB;
defparam \dp|register|m~128 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N30
cyclonev_lcell_comb \dp|A|out[0]~feeder (
// Equation(s):
// \dp|A|out[0]~feeder_combout  = ( \dp|register|m~128_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|register|m~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|A|out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|A|out[0]~feeder .extended_lut = "off";
defparam \dp|A|out[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|A|out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N31
dffeas \dp|A|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|A|out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|en_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|A|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|A|out[0] .is_wysiwyg = "true";
defparam \dp|A|out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N39
cyclonev_lcell_comb \dp|multiplexer_A|val_A[0]~0 (
// Equation(s):
// \dp|multiplexer_A|val_A[0]~0_combout  = ( \control|WideOr23~0_combout  & ( (!\control|state.sh_Rm1~q  & (\dp|A|out [0] & \control|WideOr23~1_combout )) ) )

	.dataa(!\control|state.sh_Rm1~q ),
	.datab(gnd),
	.datac(!\dp|A|out [0]),
	.datad(!\control|WideOr23~1_combout ),
	.datae(gnd),
	.dataf(!\control|WideOr23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|multiplexer_A|val_A[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|multiplexer_A|val_A[0]~0 .extended_lut = "off";
defparam \dp|multiplexer_A|val_A[0]~0 .lut_mask = 64'h00000000000A000A;
defparam \dp|multiplexer_A|val_A[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N0
cyclonev_lcell_comb \dp|B|out[0]~feeder (
// Equation(s):
// \dp|B|out[0]~feeder_combout  = ( \dp|register|m~128_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|register|m~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|B|out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|B|out[0]~feeder .extended_lut = "off";
defparam \dp|B|out[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|B|out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N2
dffeas \dp|B|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|B|out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|WideOr18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|B|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|B|out[0] .is_wysiwyg = "true";
defparam \dp|B|out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N15
cyclonev_lcell_comb \dp|shift|Mux15~0 (
// Equation(s):
// \dp|shift|Mux15~0_combout  = ( \control|always0~0_combout  & ( \dp|B|out [0] ) ) # ( !\control|always0~0_combout  & ( \dp|B|out [0] & ( (!\instr_reg|ir [4] & (!\instr_reg|ir[3]~DUPLICATE_q )) # (\instr_reg|ir [4] & ((\dp|B|out [1]))) ) ) ) # ( 
// !\control|always0~0_combout  & ( !\dp|B|out [0] & ( (\instr_reg|ir [4] & \dp|B|out [1]) ) ) )

	.dataa(gnd),
	.datab(!\instr_reg|ir[3]~DUPLICATE_q ),
	.datac(!\instr_reg|ir [4]),
	.datad(!\dp|B|out [1]),
	.datae(!\control|always0~0_combout ),
	.dataf(!\dp|B|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|shift|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|shift|Mux15~0 .extended_lut = "off";
defparam \dp|shift|Mux15~0 .lut_mask = 64'h000F0000C0CFFFFF;
defparam \dp|shift|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N0
cyclonev_lcell_comb \dp|alu|Add0~66 (
// Equation(s):
// \dp|alu|Add0~66_cout  = CARRY(( \instr_reg|ir [11] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instr_reg|ir [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dp|alu|Add0~66_cout ),
	.shareout());
// synopsys translate_off
defparam \dp|alu|Add0~66 .extended_lut = "off";
defparam \dp|alu|Add0~66 .lut_mask = 64'h0000000000000F0F;
defparam \dp|alu|Add0~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N3
cyclonev_lcell_comb \dp|alu|Add0~1 (
// Equation(s):
// \dp|alu|Add0~1_sumout  = SUM(( \dp|multiplexer_A|val_A[0]~0_combout  ) + ( !\instr_reg|ir [11] $ (((!\control|sel_B~0_combout  & (!\instr_reg|ir[0]~DUPLICATE_q )) # (\control|sel_B~0_combout  & ((!\dp|shift|Mux15~0_combout ))))) ) + ( \dp|alu|Add0~66_cout 
//  ))
// \dp|alu|Add0~2  = CARRY(( \dp|multiplexer_A|val_A[0]~0_combout  ) + ( !\instr_reg|ir [11] $ (((!\control|sel_B~0_combout  & (!\instr_reg|ir[0]~DUPLICATE_q )) # (\control|sel_B~0_combout  & ((!\dp|shift|Mux15~0_combout ))))) ) + ( \dp|alu|Add0~66_cout  ))

	.dataa(!\instr_reg|ir [11]),
	.datab(!\instr_reg|ir[0]~DUPLICATE_q ),
	.datac(!\control|sel_B~0_combout ),
	.datad(!\dp|multiplexer_A|val_A[0]~0_combout ),
	.datae(gnd),
	.dataf(!\dp|shift|Mux15~0_combout ),
	.datag(gnd),
	.cin(\dp|alu|Add0~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp|alu|Add0~1_sumout ),
	.cout(\dp|alu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \dp|alu|Add0~1 .extended_lut = "off";
defparam \dp|alu|Add0~1 .lut_mask = 64'h00009A95000000FF;
defparam \dp|alu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N6
cyclonev_lcell_comb \dp|alu|Add0~5 (
// Equation(s):
// \dp|alu|Add0~5_sumout  = SUM(( !\instr_reg|ir [11] $ (!\dp|multiplexer_B|val_B[1]~2_combout ) ) + ( (!\control|WideOr23~combout  & \dp|A|out [1]) ) + ( \dp|alu|Add0~2  ))
// \dp|alu|Add0~6  = CARRY(( !\instr_reg|ir [11] $ (!\dp|multiplexer_B|val_B[1]~2_combout ) ) + ( (!\control|WideOr23~combout  & \dp|A|out [1]) ) + ( \dp|alu|Add0~2  ))

	.dataa(!\instr_reg|ir [11]),
	.datab(!\control|WideOr23~combout ),
	.datac(!\dp|multiplexer_B|val_B[1]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|A|out [1]),
	.datag(gnd),
	.cin(\dp|alu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp|alu|Add0~5_sumout ),
	.cout(\dp|alu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \dp|alu|Add0~5 .extended_lut = "off";
defparam \dp|alu|Add0~5 .lut_mask = 64'h0000FF3300005A5A;
defparam \dp|alu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N9
cyclonev_lcell_comb \dp|alu|Add0~9 (
// Equation(s):
// \dp|alu|Add0~9_sumout  = SUM(( !\instr_reg|ir [11] $ (!\dp|multiplexer_B|val_B[2]~3_combout ) ) + ( (!\control|WideOr23~combout  & \dp|A|out [2]) ) + ( \dp|alu|Add0~6  ))
// \dp|alu|Add0~10  = CARRY(( !\instr_reg|ir [11] $ (!\dp|multiplexer_B|val_B[2]~3_combout ) ) + ( (!\control|WideOr23~combout  & \dp|A|out [2]) ) + ( \dp|alu|Add0~6  ))

	.dataa(!\instr_reg|ir [11]),
	.datab(gnd),
	.datac(!\control|WideOr23~combout ),
	.datad(!\dp|multiplexer_B|val_B[2]~3_combout ),
	.datae(gnd),
	.dataf(!\dp|A|out [2]),
	.datag(gnd),
	.cin(\dp|alu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp|alu|Add0~9_sumout ),
	.cout(\dp|alu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \dp|alu|Add0~9 .extended_lut = "off";
defparam \dp|alu|Add0~9 .lut_mask = 64'h0000FF0F000055AA;
defparam \dp|alu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N12
cyclonev_lcell_comb \dp|alu|Add0~13 (
// Equation(s):
// \dp|alu|Add0~13_sumout  = SUM(( !\instr_reg|ir [11] $ (!\dp|multiplexer_B|val_B[3]~4_combout ) ) + ( (!\control|WideOr23~combout  & \dp|A|out [3]) ) + ( \dp|alu|Add0~10  ))
// \dp|alu|Add0~14  = CARRY(( !\instr_reg|ir [11] $ (!\dp|multiplexer_B|val_B[3]~4_combout ) ) + ( (!\control|WideOr23~combout  & \dp|A|out [3]) ) + ( \dp|alu|Add0~10  ))

	.dataa(!\instr_reg|ir [11]),
	.datab(!\control|WideOr23~combout ),
	.datac(!\dp|A|out [3]),
	.datad(!\dp|multiplexer_B|val_B[3]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp|alu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp|alu|Add0~13_sumout ),
	.cout(\dp|alu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \dp|alu|Add0~13 .extended_lut = "off";
defparam \dp|alu|Add0~13 .lut_mask = 64'h0000F3F3000055AA;
defparam \dp|alu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N15
cyclonev_lcell_comb \dp|alu|Add0~17 (
// Equation(s):
// \dp|alu|Add0~17_sumout  = SUM(( !\instr_reg|ir [11] $ (!\dp|multiplexer_B|val_B[4]~5_combout ) ) + ( (!\control|WideOr23~combout  & \dp|A|out [4]) ) + ( \dp|alu|Add0~14  ))
// \dp|alu|Add0~18  = CARRY(( !\instr_reg|ir [11] $ (!\dp|multiplexer_B|val_B[4]~5_combout ) ) + ( (!\control|WideOr23~combout  & \dp|A|out [4]) ) + ( \dp|alu|Add0~14  ))

	.dataa(!\instr_reg|ir [11]),
	.datab(gnd),
	.datac(!\control|WideOr23~combout ),
	.datad(!\dp|multiplexer_B|val_B[4]~5_combout ),
	.datae(gnd),
	.dataf(!\dp|A|out [4]),
	.datag(gnd),
	.cin(\dp|alu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp|alu|Add0~17_sumout ),
	.cout(\dp|alu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \dp|alu|Add0~17 .extended_lut = "off";
defparam \dp|alu|Add0~17 .lut_mask = 64'h0000FF0F000055AA;
defparam \dp|alu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N18
cyclonev_lcell_comb \dp|alu|Add0~21 (
// Equation(s):
// \dp|alu|Add0~21_sumout  = SUM(( !\instr_reg|ir [11] $ (!\dp|multiplexer_B|val_B[5]~6_combout ) ) + ( (!\control|WideOr23~combout  & \dp|A|out [5]) ) + ( \dp|alu|Add0~18  ))
// \dp|alu|Add0~22  = CARRY(( !\instr_reg|ir [11] $ (!\dp|multiplexer_B|val_B[5]~6_combout ) ) + ( (!\control|WideOr23~combout  & \dp|A|out [5]) ) + ( \dp|alu|Add0~18  ))

	.dataa(!\instr_reg|ir [11]),
	.datab(!\control|WideOr23~combout ),
	.datac(!\dp|A|out [5]),
	.datad(!\dp|multiplexer_B|val_B[5]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp|alu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp|alu|Add0~21_sumout ),
	.cout(\dp|alu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \dp|alu|Add0~21 .extended_lut = "off";
defparam \dp|alu|Add0~21 .lut_mask = 64'h0000F3F3000055AA;
defparam \dp|alu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N21
cyclonev_lcell_comb \dp|alu|Add0~25 (
// Equation(s):
// \dp|alu|Add0~25_sumout  = SUM(( !\instr_reg|ir [11] $ (!\dp|multiplexer_B|val_B[6]~7_combout ) ) + ( (!\control|WideOr23~combout  & \dp|A|out [6]) ) + ( \dp|alu|Add0~22  ))
// \dp|alu|Add0~26  = CARRY(( !\instr_reg|ir [11] $ (!\dp|multiplexer_B|val_B[6]~7_combout ) ) + ( (!\control|WideOr23~combout  & \dp|A|out [6]) ) + ( \dp|alu|Add0~22  ))

	.dataa(!\instr_reg|ir [11]),
	.datab(!\control|WideOr23~combout ),
	.datac(!\dp|multiplexer_B|val_B[6]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|A|out [6]),
	.datag(gnd),
	.cin(\dp|alu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp|alu|Add0~25_sumout ),
	.cout(\dp|alu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \dp|alu|Add0~25 .extended_lut = "off";
defparam \dp|alu|Add0~25 .lut_mask = 64'h0000FF3300005A5A;
defparam \dp|alu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N24
cyclonev_lcell_comb \dp|alu|Add0~29 (
// Equation(s):
// \dp|alu|Add0~29_sumout  = SUM(( (!\control|WideOr23~combout  & \dp|A|out [7]) ) + ( !\instr_reg|ir [11] $ (!\dp|multiplexer_B|val_B[7]~8_combout ) ) + ( \dp|alu|Add0~26  ))
// \dp|alu|Add0~30  = CARRY(( (!\control|WideOr23~combout  & \dp|A|out [7]) ) + ( !\instr_reg|ir [11] $ (!\dp|multiplexer_B|val_B[7]~8_combout ) ) + ( \dp|alu|Add0~26  ))

	.dataa(!\instr_reg|ir [11]),
	.datab(!\control|WideOr23~combout ),
	.datac(!\dp|multiplexer_B|val_B[7]~8_combout ),
	.datad(!\dp|A|out [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp|alu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp|alu|Add0~29_sumout ),
	.cout(\dp|alu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \dp|alu|Add0~29 .extended_lut = "off";
defparam \dp|alu|Add0~29 .lut_mask = 64'h0000A5A5000000CC;
defparam \dp|alu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N27
cyclonev_lcell_comb \dp|alu|Add0~33 (
// Equation(s):
// \dp|alu|Add0~33_sumout  = SUM(( (!\control|WideOr23~combout  & \dp|A|out [8]) ) + ( !\instr_reg|ir [11] $ (!\dp|multiplexer_B|val_B[8]~9_combout ) ) + ( \dp|alu|Add0~30  ))
// \dp|alu|Add0~34  = CARRY(( (!\control|WideOr23~combout  & \dp|A|out [8]) ) + ( !\instr_reg|ir [11] $ (!\dp|multiplexer_B|val_B[8]~9_combout ) ) + ( \dp|alu|Add0~30  ))

	.dataa(!\instr_reg|ir [11]),
	.datab(!\control|WideOr23~combout ),
	.datac(!\dp|multiplexer_B|val_B[8]~9_combout ),
	.datad(!\dp|A|out [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp|alu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp|alu|Add0~33_sumout ),
	.cout(\dp|alu|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \dp|alu|Add0~33 .extended_lut = "off";
defparam \dp|alu|Add0~33 .lut_mask = 64'h0000A5A5000000CC;
defparam \dp|alu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N30
cyclonev_lcell_comb \dp|alu|Add0~37 (
// Equation(s):
// \dp|alu|Add0~37_sumout  = SUM(( !\instr_reg|ir [11] $ (!\dp|multiplexer_B|val_B[9]~10_combout ) ) + ( (!\control|WideOr23~combout  & \dp|A|out [9]) ) + ( \dp|alu|Add0~34  ))
// \dp|alu|Add0~38  = CARRY(( !\instr_reg|ir [11] $ (!\dp|multiplexer_B|val_B[9]~10_combout ) ) + ( (!\control|WideOr23~combout  & \dp|A|out [9]) ) + ( \dp|alu|Add0~34  ))

	.dataa(!\instr_reg|ir [11]),
	.datab(!\control|WideOr23~combout ),
	.datac(!\dp|A|out [9]),
	.datad(!\dp|multiplexer_B|val_B[9]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp|alu|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp|alu|Add0~37_sumout ),
	.cout(\dp|alu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \dp|alu|Add0~37 .extended_lut = "off";
defparam \dp|alu|Add0~37 .lut_mask = 64'h0000F3F3000055AA;
defparam \dp|alu|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N33
cyclonev_lcell_comb \dp|alu|Add0~41 (
// Equation(s):
// \dp|alu|Add0~41_sumout  = SUM(( !\instr_reg|ir [11] $ (!\dp|multiplexer_B|val_B[10]~11_combout ) ) + ( (!\control|WideOr23~combout  & \dp|A|out [10]) ) + ( \dp|alu|Add0~38  ))
// \dp|alu|Add0~42  = CARRY(( !\instr_reg|ir [11] $ (!\dp|multiplexer_B|val_B[10]~11_combout ) ) + ( (!\control|WideOr23~combout  & \dp|A|out [10]) ) + ( \dp|alu|Add0~38  ))

	.dataa(!\instr_reg|ir [11]),
	.datab(gnd),
	.datac(!\control|WideOr23~combout ),
	.datad(!\dp|multiplexer_B|val_B[10]~11_combout ),
	.datae(gnd),
	.dataf(!\dp|A|out [10]),
	.datag(gnd),
	.cin(\dp|alu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp|alu|Add0~41_sumout ),
	.cout(\dp|alu|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \dp|alu|Add0~41 .extended_lut = "off";
defparam \dp|alu|Add0~41 .lut_mask = 64'h0000FF0F000055AA;
defparam \dp|alu|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N36
cyclonev_lcell_comb \dp|alu|Add0~45 (
// Equation(s):
// \dp|alu|Add0~45_sumout  = SUM(( (!\control|WideOr23~combout  & \dp|A|out [11]) ) + ( !\instr_reg|ir [11] $ (!\dp|multiplexer_B|val_B[11]~12_combout ) ) + ( \dp|alu|Add0~42  ))
// \dp|alu|Add0~46  = CARRY(( (!\control|WideOr23~combout  & \dp|A|out [11]) ) + ( !\instr_reg|ir [11] $ (!\dp|multiplexer_B|val_B[11]~12_combout ) ) + ( \dp|alu|Add0~42  ))

	.dataa(!\instr_reg|ir [11]),
	.datab(!\control|WideOr23~combout ),
	.datac(!\dp|multiplexer_B|val_B[11]~12_combout ),
	.datad(!\dp|A|out [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp|alu|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp|alu|Add0~45_sumout ),
	.cout(\dp|alu|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \dp|alu|Add0~45 .extended_lut = "off";
defparam \dp|alu|Add0~45 .lut_mask = 64'h0000A5A5000000CC;
defparam \dp|alu|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N39
cyclonev_lcell_comb \dp|alu|Add0~49 (
// Equation(s):
// \dp|alu|Add0~49_sumout  = SUM(( !\instr_reg|ir [11] $ (!\dp|multiplexer_B|val_B[12]~13_combout ) ) + ( (!\control|WideOr23~combout  & \dp|A|out [12]) ) + ( \dp|alu|Add0~46  ))
// \dp|alu|Add0~50  = CARRY(( !\instr_reg|ir [11] $ (!\dp|multiplexer_B|val_B[12]~13_combout ) ) + ( (!\control|WideOr23~combout  & \dp|A|out [12]) ) + ( \dp|alu|Add0~46  ))

	.dataa(!\instr_reg|ir [11]),
	.datab(gnd),
	.datac(!\control|WideOr23~combout ),
	.datad(!\dp|multiplexer_B|val_B[12]~13_combout ),
	.datae(gnd),
	.dataf(!\dp|A|out [12]),
	.datag(gnd),
	.cin(\dp|alu|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp|alu|Add0~49_sumout ),
	.cout(\dp|alu|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \dp|alu|Add0~49 .extended_lut = "off";
defparam \dp|alu|Add0~49 .lut_mask = 64'h0000FF0F000055AA;
defparam \dp|alu|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N42
cyclonev_lcell_comb \dp|alu|Add0~53 (
// Equation(s):
// \dp|alu|Add0~53_sumout  = SUM(( !\instr_reg|ir [11] $ (!\dp|multiplexer_B|val_B[13]~14_combout ) ) + ( (!\control|WideOr23~combout  & \dp|A|out [13]) ) + ( \dp|alu|Add0~50  ))
// \dp|alu|Add0~54  = CARRY(( !\instr_reg|ir [11] $ (!\dp|multiplexer_B|val_B[13]~14_combout ) ) + ( (!\control|WideOr23~combout  & \dp|A|out [13]) ) + ( \dp|alu|Add0~50  ))

	.dataa(!\instr_reg|ir [11]),
	.datab(!\control|WideOr23~combout ),
	.datac(!\dp|A|out [13]),
	.datad(!\dp|multiplexer_B|val_B[13]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp|alu|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp|alu|Add0~53_sumout ),
	.cout(\dp|alu|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \dp|alu|Add0~53 .extended_lut = "off";
defparam \dp|alu|Add0~53 .lut_mask = 64'h0000F3F3000055AA;
defparam \dp|alu|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N45
cyclonev_lcell_comb \dp|alu|Add0~57 (
// Equation(s):
// \dp|alu|Add0~57_sumout  = SUM(( !\instr_reg|ir [11] $ (!\dp|multiplexer_B|val_B[14]~15_combout ) ) + ( (!\control|WideOr23~combout  & \dp|A|out [14]) ) + ( \dp|alu|Add0~54  ))
// \dp|alu|Add0~58  = CARRY(( !\instr_reg|ir [11] $ (!\dp|multiplexer_B|val_B[14]~15_combout ) ) + ( (!\control|WideOr23~combout  & \dp|A|out [14]) ) + ( \dp|alu|Add0~54  ))

	.dataa(!\instr_reg|ir [11]),
	.datab(!\control|WideOr23~combout ),
	.datac(!\dp|A|out [14]),
	.datad(!\dp|multiplexer_B|val_B[14]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp|alu|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp|alu|Add0~57_sumout ),
	.cout(\dp|alu|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \dp|alu|Add0~57 .extended_lut = "off";
defparam \dp|alu|Add0~57 .lut_mask = 64'h0000F3F3000055AA;
defparam \dp|alu|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N48
cyclonev_lcell_comb \dp|alu|Add0~61 (
// Equation(s):
// \dp|alu|Add0~61_sumout  = SUM(( !\instr_reg|ir [11] $ (((!\control|sel_B~0_combout  & (!\instr_reg|ir[4]~DUPLICATE_q )) # (\control|sel_B~0_combout  & ((!\dp|shift|Mux0~0_combout ))))) ) + ( \dp|multiplexer_A|val_A[15]~1_combout  ) + ( \dp|alu|Add0~58  ))

	.dataa(!\instr_reg|ir[4]~DUPLICATE_q ),
	.datab(!\control|sel_B~0_combout ),
	.datac(!\instr_reg|ir [11]),
	.datad(!\dp|shift|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\dp|multiplexer_A|val_A[15]~1_combout ),
	.datag(gnd),
	.cin(\dp|alu|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp|alu|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|alu|Add0~61 .extended_lut = "off";
defparam \dp|alu|Add0~61 .lut_mask = 64'h0000FF0000004B78;
defparam \dp|alu|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N15
cyclonev_lcell_comb \dp|C|out[15]~feeder (
// Equation(s):
// \dp|C|out[15]~feeder_combout  = \dp|alu|Add0~61_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dp|alu|Add0~61_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|C|out[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|C|out[15]~feeder .extended_lut = "off";
defparam \dp|C|out[15]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \dp|C|out[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N54
cyclonev_lcell_comb \dp|alu|Mux0~0 (
// Equation(s):
// \dp|alu|Mux0~0_combout  = ( \dp|shift|Mux0~0_combout  & ( \dp|multiplexer_A|val_A[15]~1_combout  & ( !\instr_reg|ir [11] $ (((!\control|sel_B~0_combout  & !\instr_reg|ir[4]~DUPLICATE_q ))) ) ) ) # ( !\dp|shift|Mux0~0_combout  & ( 
// \dp|multiplexer_A|val_A[15]~1_combout  & ( !\instr_reg|ir [11] $ (((!\instr_reg|ir[4]~DUPLICATE_q ) # (\control|sel_B~0_combout ))) ) ) ) # ( \dp|shift|Mux0~0_combout  & ( !\dp|multiplexer_A|val_A[15]~1_combout  & ( (\instr_reg|ir [11] & 
// (!\control|sel_B~0_combout  & !\instr_reg|ir[4]~DUPLICATE_q )) ) ) ) # ( !\dp|shift|Mux0~0_combout  & ( !\dp|multiplexer_A|val_A[15]~1_combout  & ( (\instr_reg|ir [11] & ((!\instr_reg|ir[4]~DUPLICATE_q ) # (\control|sel_B~0_combout ))) ) ) )

	.dataa(!\instr_reg|ir [11]),
	.datab(!\control|sel_B~0_combout ),
	.datac(!\instr_reg|ir[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\dp|shift|Mux0~0_combout ),
	.dataf(!\dp|multiplexer_A|val_A[15]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|alu|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|alu|Mux0~0 .extended_lut = "off";
defparam \dp|alu|Mux0~0 .lut_mask = 64'h5151404059596A6A;
defparam \dp|alu|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N54
cyclonev_lcell_comb \control|WideOr20 (
// Equation(s):
// \control|WideOr20~combout  = ( \control|state.LDR_2~q  & ( \control|state.sh_Rm2~q  ) ) # ( !\control|state.LDR_2~q  & ( \control|state.sh_Rm2~q  ) ) # ( \control|state.LDR_2~q  & ( !\control|state.sh_Rm2~q  ) ) # ( !\control|state.LDR_2~q  & ( 
// !\control|state.sh_Rm2~q  & ( (!\control|wb_sel~0_combout ) # (((\control|state.And~q ) # (\control|state.STR_2~q )) # (\control|state.Add~q )) ) ) )

	.dataa(!\control|wb_sel~0_combout ),
	.datab(!\control|state.Add~q ),
	.datac(!\control|state.STR_2~q ),
	.datad(!\control|state.And~q ),
	.datae(!\control|state.LDR_2~q ),
	.dataf(!\control|state.sh_Rm2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr20~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr20 .extended_lut = "off";
defparam \control|WideOr20 .lut_mask = 64'hBFFFFFFFFFFFFFFF;
defparam \control|WideOr20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y16_N17
dffeas \dp|C|out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|C|out[15]~feeder_combout ),
	.asdata(\dp|alu|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instr_reg|ir [12]),
	.ena(\control|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|C|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|C|out[15] .is_wysiwyg = "true";
defparam \dp|C|out[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N6
cyclonev_lcell_comb \dp|Mux0~0 (
// Equation(s):
// \dp|Mux0~0_combout  = ( \ram|m_rtl_0|auto_generated|ram_block1a15  & ( ((!\control|wb_sel~0_combout  & ((\dp|C|out [15]))) # (\control|wb_sel~0_combout  & (\instr_reg|ir [7]))) # (\control|state.LDR_5~q ) ) ) # ( !\ram|m_rtl_0|auto_generated|ram_block1a15 
//  & ( (!\control|state.LDR_5~q  & ((!\control|wb_sel~0_combout  & ((\dp|C|out [15]))) # (\control|wb_sel~0_combout  & (\instr_reg|ir [7])))) ) )

	.dataa(!\control|state.LDR_5~q ),
	.datab(!\instr_reg|ir [7]),
	.datac(!\dp|C|out [15]),
	.datad(!\control|wb_sel~0_combout ),
	.datae(gnd),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|Mux0~0 .extended_lut = "off";
defparam \dp|Mux0~0 .lut_mask = 64'h0A220A225F775F77;
defparam \dp|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N45
cyclonev_lcell_comb \dp|register|m~95feeder (
// Equation(s):
// \dp|register|m~95feeder_combout  = ( \dp|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~95feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~95feeder .extended_lut = "off";
defparam \dp|register|m~95feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~95feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y15_N47
dffeas \dp|register|m~95 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~95feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~95 .is_wysiwyg = "true";
defparam \dp|register|m~95 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N24
cyclonev_lcell_comb \dp|register|m~111feeder (
// Equation(s):
// \dp|register|m~111feeder_combout  = ( \dp|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~111feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~111feeder .extended_lut = "off";
defparam \dp|register|m~111feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~111feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N25
dffeas \dp|register|m~111 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~111feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~111 .is_wysiwyg = "true";
defparam \dp|register|m~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y15_N1
dffeas \dp|register|m~127 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~127 .is_wysiwyg = "true";
defparam \dp|register|m~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y15_N7
dffeas \dp|register|m~63 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~63 .is_wysiwyg = "true";
defparam \dp|register|m~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y15_N17
dffeas \dp|register|m~31 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~31 .is_wysiwyg = "true";
defparam \dp|register|m~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y17_N7
dffeas \dp|register|m~47 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~47 .is_wysiwyg = "true";
defparam \dp|register|m~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y15_N23
dffeas \dp|register|m~15 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~15 .is_wysiwyg = "true";
defparam \dp|register|m~15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N6
cyclonev_lcell_comb \dp|register|m~252 (
// Equation(s):
// \dp|register|m~252_combout  = ( !\instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[0]~4_combout  & (((\dp|register|m~15_q  & !\instr_dec|w_addr[2]~2_combout )))) # (\instr_dec|w_addr[0]~4_combout  & (((\instr_dec|w_addr[2]~2_combout )) # 
// (\dp|register|m~31_q )))) ) ) # ( \instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[0]~4_combout  & (((\dp|register|m~47_q  & !\instr_dec|w_addr[2]~2_combout )))) # (\instr_dec|w_addr[0]~4_combout  & (((\instr_dec|w_addr[2]~2_combout )) # 
// (\dp|register|m~63_q )))) ) )

	.dataa(!\dp|register|m~63_q ),
	.datab(!\dp|register|m~31_q ),
	.datac(!\dp|register|m~47_q ),
	.datad(!\instr_dec|w_addr[0]~4_combout ),
	.datae(!\instr_dec|w_addr[1]~3_combout ),
	.dataf(!\instr_dec|w_addr[2]~2_combout ),
	.datag(!\dp|register|m~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~252 .extended_lut = "on";
defparam \dp|register|m~252 .lut_mask = 64'h0F330F5500FF00FF;
defparam \dp|register|m~252 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N58
dffeas \dp|register|m~79 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~79 .is_wysiwyg = "true";
defparam \dp|register|m~79 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N24
cyclonev_lcell_comb \dp|register|m~188 (
// Equation(s):
// \dp|register|m~188_combout  = ( !\instr_dec|w_addr[1]~3_combout  & ( (!\instr_dec|w_addr[2]~2_combout  & ((((\dp|register|m~252_combout ))))) # (\instr_dec|w_addr[2]~2_combout  & (((!\dp|register|m~252_combout  & ((\dp|register|m~79_q ))) # 
// (\dp|register|m~252_combout  & (\dp|register|m~95_q ))))) ) ) # ( \instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[2]~2_combout  & (((\dp|register|m~252_combout )))) # (\instr_dec|w_addr[2]~2_combout  & ((!\dp|register|m~252_combout  & 
// (\dp|register|m~111_q )) # (\dp|register|m~252_combout  & ((\dp|register|m~127_q )))))) ) )

	.dataa(!\dp|register|m~95_q ),
	.datab(!\instr_dec|w_addr[2]~2_combout ),
	.datac(!\dp|register|m~111_q ),
	.datad(!\dp|register|m~127_q ),
	.datae(!\instr_dec|w_addr[1]~3_combout ),
	.dataf(!\dp|register|m~252_combout ),
	.datag(!\dp|register|m~79_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~188 .extended_lut = "on";
defparam \dp|register|m~188 .lut_mask = 64'h03030303DDDDCCFF;
defparam \dp|register|m~188 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N56
dffeas \dp|B|out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|register|m~188_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|WideOr18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|B|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|B|out[15] .is_wysiwyg = "true";
defparam \dp|B|out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N21
cyclonev_lcell_comb \dp|multiplexer_B|val_B[14]~15 (
// Equation(s):
// \dp|multiplexer_B|val_B[14]~15_combout  = ( \dp|multiplexer_B|val_B[8]~0_combout  & ( \dp|multiplexer_B|val_B[8]~1_combout  & ( \dp|B|out [13] ) ) ) # ( !\dp|multiplexer_B|val_B[8]~0_combout  & ( \dp|multiplexer_B|val_B[8]~1_combout  & ( 
// \dp|B|out[14]~DUPLICATE_q  ) ) ) # ( \dp|multiplexer_B|val_B[8]~0_combout  & ( !\dp|multiplexer_B|val_B[8]~1_combout  & ( \dp|B|out [15] ) ) ) # ( !\dp|multiplexer_B|val_B[8]~0_combout  & ( !\dp|multiplexer_B|val_B[8]~1_combout  & ( 
// \instr_reg|ir[4]~DUPLICATE_q  ) ) )

	.dataa(!\instr_reg|ir[4]~DUPLICATE_q ),
	.datab(!\dp|B|out[14]~DUPLICATE_q ),
	.datac(!\dp|B|out [13]),
	.datad(!\dp|B|out [15]),
	.datae(!\dp|multiplexer_B|val_B[8]~0_combout ),
	.dataf(!\dp|multiplexer_B|val_B[8]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|multiplexer_B|val_B[14]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|multiplexer_B|val_B[14]~15 .extended_lut = "off";
defparam \dp|multiplexer_B|val_B[14]~15 .lut_mask = 64'h555500FF33330F0F;
defparam \dp|multiplexer_B|val_B[14]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N45
cyclonev_lcell_comb \dp|C|out[14]~feeder (
// Equation(s):
// \dp|C|out[14]~feeder_combout  = ( \dp|alu|Add0~57_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|alu|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|C|out[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|C|out[14]~feeder .extended_lut = "off";
defparam \dp|C|out[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|C|out[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N39
cyclonev_lcell_comb \dp|alu|Mux1~0 (
// Equation(s):
// \dp|alu|Mux1~0_combout  = ( \control|WideOr23~0_combout  & ( \control|WideOr23~1_combout  & ( (!\dp|multiplexer_B|val_B[14]~15_combout  & (((\instr_reg|ir [11])))) # (\dp|multiplexer_B|val_B[14]~15_combout  & (!\control|state.sh_Rm1~q  & (\dp|A|out [14] & 
// !\instr_reg|ir [11]))) ) ) ) # ( !\control|WideOr23~0_combout  & ( \control|WideOr23~1_combout  & ( (!\dp|multiplexer_B|val_B[14]~15_combout  & \instr_reg|ir [11]) ) ) ) # ( \control|WideOr23~0_combout  & ( !\control|WideOr23~1_combout  & ( 
// (!\dp|multiplexer_B|val_B[14]~15_combout  & \instr_reg|ir [11]) ) ) ) # ( !\control|WideOr23~0_combout  & ( !\control|WideOr23~1_combout  & ( (!\dp|multiplexer_B|val_B[14]~15_combout  & \instr_reg|ir [11]) ) ) )

	.dataa(!\control|state.sh_Rm1~q ),
	.datab(!\dp|A|out [14]),
	.datac(!\dp|multiplexer_B|val_B[14]~15_combout ),
	.datad(!\instr_reg|ir [11]),
	.datae(!\control|WideOr23~0_combout ),
	.dataf(!\control|WideOr23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|alu|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|alu|Mux1~0 .extended_lut = "off";
defparam \dp|alu|Mux1~0 .lut_mask = 64'h00F000F000F002F0;
defparam \dp|alu|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N46
dffeas \dp|C|out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|C|out[14]~feeder_combout ),
	.asdata(\dp|alu|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instr_reg|ir [12]),
	.ena(\control|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|C|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|C|out[14] .is_wysiwyg = "true";
defparam \dp|C|out[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N51
cyclonev_lcell_comb \dp|Mux1~0 (
// Equation(s):
// \dp|Mux1~0_combout  = ( \instr_reg|ir [7] & ( \ram|m_rtl_0|auto_generated|ram_block1a14  & ( ((\dp|C|out [14]) # (\control|wb_sel~0_combout )) # (\control|state.LDR_5~q ) ) ) ) # ( !\instr_reg|ir [7] & ( \ram|m_rtl_0|auto_generated|ram_block1a14  & ( 
// ((!\control|wb_sel~0_combout  & \dp|C|out [14])) # (\control|state.LDR_5~q ) ) ) ) # ( \instr_reg|ir [7] & ( !\ram|m_rtl_0|auto_generated|ram_block1a14  & ( (!\control|state.LDR_5~q  & ((\dp|C|out [14]) # (\control|wb_sel~0_combout ))) ) ) ) # ( 
// !\instr_reg|ir [7] & ( !\ram|m_rtl_0|auto_generated|ram_block1a14  & ( (!\control|state.LDR_5~q  & (!\control|wb_sel~0_combout  & \dp|C|out [14])) ) ) )

	.dataa(!\control|state.LDR_5~q ),
	.datab(!\control|wb_sel~0_combout ),
	.datac(!\dp|C|out [14]),
	.datad(gnd),
	.datae(!\instr_reg|ir [7]),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|Mux1~0 .extended_lut = "off";
defparam \dp|Mux1~0 .lut_mask = 64'h08082A2A5D5D7F7F;
defparam \dp|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N24
cyclonev_lcell_comb \dp|register|m~126feeder (
// Equation(s):
// \dp|register|m~126feeder_combout  = ( \dp|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~126feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~126feeder .extended_lut = "off";
defparam \dp|register|m~126feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~126feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N25
dffeas \dp|register|m~126 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~126feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~126 .is_wysiwyg = "true";
defparam \dp|register|m~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y14_N46
dffeas \dp|register|m~110 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~110 .is_wysiwyg = "true";
defparam \dp|register|m~110 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N24
cyclonev_lcell_comb \dp|register|m~94feeder (
// Equation(s):
// \dp|register|m~94feeder_combout  = ( \dp|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~94feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~94feeder .extended_lut = "off";
defparam \dp|register|m~94feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~94feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y15_N25
dffeas \dp|register|m~94 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~94feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~94 .is_wysiwyg = "true";
defparam \dp|register|m~94 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N21
cyclonev_lcell_comb \dp|register|m~30feeder (
// Equation(s):
// \dp|register|m~30feeder_combout  = ( \dp|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~30feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~30feeder .extended_lut = "off";
defparam \dp|register|m~30feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~30feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N22
dffeas \dp|register|m~30 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~30feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~30 .is_wysiwyg = "true";
defparam \dp|register|m~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y17_N53
dffeas \dp|register|m~46 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~46 .is_wysiwyg = "true";
defparam \dp|register|m~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y16_N52
dffeas \dp|register|m~62 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~62 .is_wysiwyg = "true";
defparam \dp|register|m~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y15_N46
dffeas \dp|register|m~14 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~14 .is_wysiwyg = "true";
defparam \dp|register|m~14 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N51
cyclonev_lcell_comb \dp|register|m~248 (
// Equation(s):
// \dp|register|m~248_combout  = ( !\instr_dec|w_addr[1]~3_combout  & ( (!\instr_dec|w_addr[0]~4_combout  & (((\dp|register|m~14_q  & ((!\instr_dec|w_addr[2]~2_combout )))))) # (\instr_dec|w_addr[0]~4_combout  & ((((\instr_dec|w_addr[2]~2_combout ))) # 
// (\dp|register|m~30_q ))) ) ) # ( \instr_dec|w_addr[1]~3_combout  & ( (!\instr_dec|w_addr[0]~4_combout  & (((\dp|register|m~46_q  & ((!\instr_dec|w_addr[2]~2_combout )))))) # (\instr_dec|w_addr[0]~4_combout  & ((((\instr_dec|w_addr[2]~2_combout ) # 
// (\dp|register|m~62_q ))))) ) )

	.dataa(!\instr_dec|w_addr[0]~4_combout ),
	.datab(!\dp|register|m~30_q ),
	.datac(!\dp|register|m~46_q ),
	.datad(!\dp|register|m~62_q ),
	.datae(!\instr_dec|w_addr[1]~3_combout ),
	.dataf(!\instr_dec|w_addr[2]~2_combout ),
	.datag(!\dp|register|m~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~248 .extended_lut = "on";
defparam \dp|register|m~248 .lut_mask = 64'h1B1B0A5F55555555;
defparam \dp|register|m~248 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N42
cyclonev_lcell_comb \dp|register|m~78feeder (
// Equation(s):
// \dp|register|m~78feeder_combout  = ( \dp|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~78feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~78feeder .extended_lut = "off";
defparam \dp|register|m~78feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~78feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N44
dffeas \dp|register|m~78 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~78 .is_wysiwyg = "true";
defparam \dp|register|m~78 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N21
cyclonev_lcell_comb \dp|register|m~184 (
// Equation(s):
// \dp|register|m~184_combout  = ( !\instr_dec|w_addr[1]~3_combout  & ( (!\instr_dec|w_addr[2]~2_combout  & ((((\dp|register|m~248_combout ))))) # (\instr_dec|w_addr[2]~2_combout  & (((!\dp|register|m~248_combout  & (\dp|register|m~78_q )) # 
// (\dp|register|m~248_combout  & ((\dp|register|m~94_q )))))) ) ) # ( \instr_dec|w_addr[1]~3_combout  & ( (!\instr_dec|w_addr[2]~2_combout  & ((((\dp|register|m~248_combout ))))) # (\instr_dec|w_addr[2]~2_combout  & (((!\dp|register|m~248_combout  & 
// ((\dp|register|m~110_q ))) # (\dp|register|m~248_combout  & (\dp|register|m~126_q ))))) ) )

	.dataa(!\instr_dec|w_addr[2]~2_combout ),
	.datab(!\dp|register|m~126_q ),
	.datac(!\dp|register|m~110_q ),
	.datad(!\dp|register|m~94_q ),
	.datae(!\instr_dec|w_addr[1]~3_combout ),
	.dataf(!\dp|register|m~248_combout ),
	.datag(!\dp|register|m~78_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~184 .extended_lut = "on";
defparam \dp|register|m~184 .lut_mask = 64'h05050505AAFFBBBB;
defparam \dp|register|m~184 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N8
dffeas \dp|B|out[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|register|m~184_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|WideOr18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|B|out[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|B|out[14]~DUPLICATE .is_wysiwyg = "true";
defparam \dp|B|out[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N27
cyclonev_lcell_comb \dp|multiplexer_B|val_B[13]~14 (
// Equation(s):
// \dp|multiplexer_B|val_B[13]~14_combout  = ( \dp|multiplexer_B|val_B[8]~0_combout  & ( \dp|multiplexer_B|val_B[8]~1_combout  & ( \dp|B|out [12] ) ) ) # ( !\dp|multiplexer_B|val_B[8]~0_combout  & ( \dp|multiplexer_B|val_B[8]~1_combout  & ( \dp|B|out [13] ) 
// ) ) # ( \dp|multiplexer_B|val_B[8]~0_combout  & ( !\dp|multiplexer_B|val_B[8]~1_combout  & ( \dp|B|out[14]~DUPLICATE_q  ) ) ) # ( !\dp|multiplexer_B|val_B[8]~0_combout  & ( !\dp|multiplexer_B|val_B[8]~1_combout  & ( \instr_reg|ir[4]~DUPLICATE_q  ) ) )

	.dataa(!\dp|B|out [13]),
	.datab(!\dp|B|out [12]),
	.datac(!\dp|B|out[14]~DUPLICATE_q ),
	.datad(!\instr_reg|ir[4]~DUPLICATE_q ),
	.datae(!\dp|multiplexer_B|val_B[8]~0_combout ),
	.dataf(!\dp|multiplexer_B|val_B[8]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|multiplexer_B|val_B[13]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|multiplexer_B|val_B[13]~14 .extended_lut = "off";
defparam \dp|multiplexer_B|val_B[13]~14 .lut_mask = 64'h00FF0F0F55553333;
defparam \dp|multiplexer_B|val_B[13]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N30
cyclonev_lcell_comb \dp|C|out[13]~feeder (
// Equation(s):
// \dp|C|out[13]~feeder_combout  = ( \dp|alu|Add0~53_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|alu|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|C|out[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|C|out[13]~feeder .extended_lut = "off";
defparam \dp|C|out[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|C|out[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N30
cyclonev_lcell_comb \dp|alu|Mux2~0 (
// Equation(s):
// \dp|alu|Mux2~0_combout  = ( \dp|A|out [13] & ( \dp|multiplexer_B|val_B[13]~14_combout  & ( (!\control|state.sh_Rm1~q  & (\control|WideOr23~1_combout  & (!\instr_reg|ir [11] & \control|WideOr23~0_combout ))) ) ) ) # ( \dp|A|out [13] & ( 
// !\dp|multiplexer_B|val_B[13]~14_combout  & ( \instr_reg|ir [11] ) ) ) # ( !\dp|A|out [13] & ( !\dp|multiplexer_B|val_B[13]~14_combout  & ( \instr_reg|ir [11] ) ) )

	.dataa(!\control|state.sh_Rm1~q ),
	.datab(!\control|WideOr23~1_combout ),
	.datac(!\instr_reg|ir [11]),
	.datad(!\control|WideOr23~0_combout ),
	.datae(!\dp|A|out [13]),
	.dataf(!\dp|multiplexer_B|val_B[13]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|alu|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|alu|Mux2~0 .extended_lut = "off";
defparam \dp|alu|Mux2~0 .lut_mask = 64'h0F0F0F0F00000020;
defparam \dp|alu|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y16_N31
dffeas \dp|C|out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|C|out[13]~feeder_combout ),
	.asdata(\dp|alu|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instr_reg|ir [12]),
	.ena(\control|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|C|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|C|out[13] .is_wysiwyg = "true";
defparam \dp|C|out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N54
cyclonev_lcell_comb \dp|Mux2~0 (
// Equation(s):
// \dp|Mux2~0_combout  = ( \ram|m_rtl_0|auto_generated|ram_block1a13  & ( ((!\control|wb_sel~0_combout  & (\dp|C|out [13])) # (\control|wb_sel~0_combout  & ((\instr_reg|ir [7])))) # (\control|state.LDR_5~q ) ) ) # ( !\ram|m_rtl_0|auto_generated|ram_block1a13 
//  & ( (!\control|state.LDR_5~q  & ((!\control|wb_sel~0_combout  & (\dp|C|out [13])) # (\control|wb_sel~0_combout  & ((\instr_reg|ir [7]))))) ) )

	.dataa(!\dp|C|out [13]),
	.datab(!\instr_reg|ir [7]),
	.datac(!\control|state.LDR_5~q ),
	.datad(!\control|wb_sel~0_combout ),
	.datae(gnd),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|Mux2~0 .extended_lut = "off";
defparam \dp|Mux2~0 .lut_mask = 64'h503050305F3F5F3F;
defparam \dp|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N18
cyclonev_lcell_comb \dp|register|m~125feeder (
// Equation(s):
// \dp|register|m~125feeder_combout  = ( \dp|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~125feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~125feeder .extended_lut = "off";
defparam \dp|register|m~125feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~125feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N19
dffeas \dp|register|m~125 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~125feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~125 .is_wysiwyg = "true";
defparam \dp|register|m~125 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N0
cyclonev_lcell_comb \dp|register|m~109feeder (
// Equation(s):
// \dp|register|m~109feeder_combout  = ( \dp|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~109feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~109feeder .extended_lut = "off";
defparam \dp|register|m~109feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~109feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N1
dffeas \dp|register|m~109 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~109feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~109 .is_wysiwyg = "true";
defparam \dp|register|m~109 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N39
cyclonev_lcell_comb \dp|register|m~93feeder (
// Equation(s):
// \dp|register|m~93feeder_combout  = ( \dp|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~93feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~93feeder .extended_lut = "off";
defparam \dp|register|m~93feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~93feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N40
dffeas \dp|register|m~93 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~93feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~93 .is_wysiwyg = "true";
defparam \dp|register|m~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y17_N56
dffeas \dp|register|m~45 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~45 .is_wysiwyg = "true";
defparam \dp|register|m~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y17_N10
dffeas \dp|register|m~61 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~61 .is_wysiwyg = "true";
defparam \dp|register|m~61 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N42
cyclonev_lcell_comb \dp|register|m~29feeder (
// Equation(s):
// \dp|register|m~29feeder_combout  = ( \dp|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~29feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~29feeder .extended_lut = "off";
defparam \dp|register|m~29feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~29feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y15_N43
dffeas \dp|register|m~29 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~29feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~29 .is_wysiwyg = "true";
defparam \dp|register|m~29 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N12
cyclonev_lcell_comb \dp|register|m~13feeder (
// Equation(s):
// \dp|register|m~13feeder_combout  = ( \dp|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~13feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~13feeder .extended_lut = "off";
defparam \dp|register|m~13feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~13feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N13
dffeas \dp|register|m~13 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~13feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~13 .is_wysiwyg = "true";
defparam \dp|register|m~13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N0
cyclonev_lcell_comb \dp|register|m~244 (
// Equation(s):
// \dp|register|m~244_combout  = ( !\instr_dec|w_addr[1]~3_combout  & ( (!\instr_dec|w_addr[0]~4_combout  & (!\instr_dec|w_addr[2]~2_combout  & (\dp|register|m~13_q ))) # (\instr_dec|w_addr[0]~4_combout  & ((((\dp|register|m~29_q ))) # 
// (\instr_dec|w_addr[2]~2_combout ))) ) ) # ( \instr_dec|w_addr[1]~3_combout  & ( (!\instr_dec|w_addr[0]~4_combout  & (!\instr_dec|w_addr[2]~2_combout  & (\dp|register|m~45_q ))) # (\instr_dec|w_addr[0]~4_combout  & ((((\dp|register|m~61_q ))) # 
// (\instr_dec|w_addr[2]~2_combout ))) ) )

	.dataa(!\instr_dec|w_addr[0]~4_combout ),
	.datab(!\instr_dec|w_addr[2]~2_combout ),
	.datac(!\dp|register|m~45_q ),
	.datad(!\dp|register|m~61_q ),
	.datae(!\instr_dec|w_addr[1]~3_combout ),
	.dataf(!\dp|register|m~29_q ),
	.datag(!\dp|register|m~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~244 .extended_lut = "on";
defparam \dp|register|m~244 .lut_mask = 64'h1919195D5D5D195D;
defparam \dp|register|m~244 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N56
dffeas \dp|register|m~77 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~77 .is_wysiwyg = "true";
defparam \dp|register|m~77 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N48
cyclonev_lcell_comb \dp|register|m~180 (
// Equation(s):
// \dp|register|m~180_combout  = ( !\instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[2]~2_combout  & (((\dp|register|m~244_combout )))) # (\instr_dec|w_addr[2]~2_combout  & ((!\dp|register|m~244_combout  & (\dp|register|m~77_q )) # 
// (\dp|register|m~244_combout  & ((\dp|register|m~93_q )))))) ) ) # ( \instr_dec|w_addr[1]~3_combout  & ( (!\instr_dec|w_addr[2]~2_combout  & ((((\dp|register|m~244_combout ))))) # (\instr_dec|w_addr[2]~2_combout  & (((!\dp|register|m~244_combout  & 
// ((\dp|register|m~109_q ))) # (\dp|register|m~244_combout  & (\dp|register|m~125_q ))))) ) )

	.dataa(!\dp|register|m~125_q ),
	.datab(!\instr_dec|w_addr[2]~2_combout ),
	.datac(!\dp|register|m~109_q ),
	.datad(!\dp|register|m~93_q ),
	.datae(!\instr_dec|w_addr[1]~3_combout ),
	.dataf(!\dp|register|m~244_combout ),
	.datag(!\dp|register|m~77_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~180 .extended_lut = "on";
defparam \dp|register|m~180 .lut_mask = 64'h03030303CCFFDDDD;
defparam \dp|register|m~180 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N34
dffeas \dp|B|out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|register|m~180_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|WideOr18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|B|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|B|out[13] .is_wysiwyg = "true";
defparam \dp|B|out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N39
cyclonev_lcell_comb \dp|multiplexer_B|val_B[12]~13 (
// Equation(s):
// \dp|multiplexer_B|val_B[12]~13_combout  = ( \dp|multiplexer_B|val_B[8]~0_combout  & ( \dp|multiplexer_B|val_B[8]~1_combout  & ( \dp|B|out [11] ) ) ) # ( !\dp|multiplexer_B|val_B[8]~0_combout  & ( \dp|multiplexer_B|val_B[8]~1_combout  & ( \dp|B|out [12] ) 
// ) ) # ( \dp|multiplexer_B|val_B[8]~0_combout  & ( !\dp|multiplexer_B|val_B[8]~1_combout  & ( \dp|B|out [13] ) ) ) # ( !\dp|multiplexer_B|val_B[8]~0_combout  & ( !\dp|multiplexer_B|val_B[8]~1_combout  & ( \instr_reg|ir[4]~DUPLICATE_q  ) ) )

	.dataa(!\instr_reg|ir[4]~DUPLICATE_q ),
	.datab(!\dp|B|out [12]),
	.datac(!\dp|B|out [11]),
	.datad(!\dp|B|out [13]),
	.datae(!\dp|multiplexer_B|val_B[8]~0_combout ),
	.dataf(!\dp|multiplexer_B|val_B[8]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|multiplexer_B|val_B[12]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|multiplexer_B|val_B[12]~13 .extended_lut = "off";
defparam \dp|multiplexer_B|val_B[12]~13 .lut_mask = 64'h555500FF33330F0F;
defparam \dp|multiplexer_B|val_B[12]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N39
cyclonev_lcell_comb \dp|C|out[12]~feeder (
// Equation(s):
// \dp|C|out[12]~feeder_combout  = ( \dp|alu|Add0~49_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|alu|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|C|out[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|C|out[12]~feeder .extended_lut = "off";
defparam \dp|C|out[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|C|out[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N54
cyclonev_lcell_comb \dp|alu|Mux3~0 (
// Equation(s):
// \dp|alu|Mux3~0_combout  = ( !\instr_reg|ir [11] & ( \dp|multiplexer_B|val_B[12]~13_combout  & ( (\control|WideOr23~1_combout  & (!\control|state.sh_Rm1~q  & (\control|WideOr23~0_combout  & \dp|A|out [12]))) ) ) ) # ( \instr_reg|ir [11] & ( 
// !\dp|multiplexer_B|val_B[12]~13_combout  ) )

	.dataa(!\control|WideOr23~1_combout ),
	.datab(!\control|state.sh_Rm1~q ),
	.datac(!\control|WideOr23~0_combout ),
	.datad(!\dp|A|out [12]),
	.datae(!\instr_reg|ir [11]),
	.dataf(!\dp|multiplexer_B|val_B[12]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|alu|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|alu|Mux3~0 .extended_lut = "off";
defparam \dp|alu|Mux3~0 .lut_mask = 64'h0000FFFF00040000;
defparam \dp|alu|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N40
dffeas \dp|C|out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|C|out[12]~feeder_combout ),
	.asdata(\dp|alu|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instr_reg|ir [12]),
	.ena(\control|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|C|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|C|out[12] .is_wysiwyg = "true";
defparam \dp|C|out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N39
cyclonev_lcell_comb \dp|Mux3~0 (
// Equation(s):
// \dp|Mux3~0_combout  = ( \instr_reg|ir [7] & ( \ram|m_rtl_0|auto_generated|ram_block1a12  & ( ((\control|wb_sel~0_combout ) # (\dp|C|out [12])) # (\control|state.LDR_5~q ) ) ) ) # ( !\instr_reg|ir [7] & ( \ram|m_rtl_0|auto_generated|ram_block1a12  & ( 
// ((\dp|C|out [12] & !\control|wb_sel~0_combout )) # (\control|state.LDR_5~q ) ) ) ) # ( \instr_reg|ir [7] & ( !\ram|m_rtl_0|auto_generated|ram_block1a12  & ( (!\control|state.LDR_5~q  & ((\control|wb_sel~0_combout ) # (\dp|C|out [12]))) ) ) ) # ( 
// !\instr_reg|ir [7] & ( !\ram|m_rtl_0|auto_generated|ram_block1a12  & ( (!\control|state.LDR_5~q  & (\dp|C|out [12] & !\control|wb_sel~0_combout )) ) ) )

	.dataa(!\control|state.LDR_5~q ),
	.datab(!\dp|C|out [12]),
	.datac(gnd),
	.datad(!\control|wb_sel~0_combout ),
	.datae(!\instr_reg|ir [7]),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|Mux3~0 .extended_lut = "off";
defparam \dp|Mux3~0 .lut_mask = 64'h220022AA775577FF;
defparam \dp|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N33
cyclonev_lcell_comb \dp|register|m~92feeder (
// Equation(s):
// \dp|register|m~92feeder_combout  = ( \dp|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~92feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~92feeder .extended_lut = "off";
defparam \dp|register|m~92feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~92feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y15_N35
dffeas \dp|register|m~92 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~92feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~92 .is_wysiwyg = "true";
defparam \dp|register|m~92 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N15
cyclonev_lcell_comb \dp|register|m~124feeder (
// Equation(s):
// \dp|register|m~124feeder_combout  = ( \dp|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~124feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~124feeder .extended_lut = "off";
defparam \dp|register|m~124feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~124feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N16
dffeas \dp|register|m~124 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~124feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~124 .is_wysiwyg = "true";
defparam \dp|register|m~124 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N27
cyclonev_lcell_comb \dp|register|m~108feeder (
// Equation(s):
// \dp|register|m~108feeder_combout  = ( \dp|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~108feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~108feeder .extended_lut = "off";
defparam \dp|register|m~108feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~108feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N28
dffeas \dp|register|m~108 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~108feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~108 .is_wysiwyg = "true";
defparam \dp|register|m~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y17_N41
dffeas \dp|register|m~44 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~44 .is_wysiwyg = "true";
defparam \dp|register|m~44 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N33
cyclonev_lcell_comb \dp|register|m~28feeder (
// Equation(s):
// \dp|register|m~28feeder_combout  = ( \dp|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~28feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~28feeder .extended_lut = "off";
defparam \dp|register|m~28feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~28feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y15_N34
dffeas \dp|register|m~28 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~28feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~28 .is_wysiwyg = "true";
defparam \dp|register|m~28 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y17_N0
cyclonev_lcell_comb \dp|register|m~60feeder (
// Equation(s):
// \dp|register|m~60feeder_combout  = ( \dp|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~60feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~60feeder .extended_lut = "off";
defparam \dp|register|m~60feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~60feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y17_N1
dffeas \dp|register|m~60 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~60feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~60 .is_wysiwyg = "true";
defparam \dp|register|m~60 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N15
cyclonev_lcell_comb \dp|register|m~12feeder (
// Equation(s):
// \dp|register|m~12feeder_combout  = ( \dp|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~12feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~12feeder .extended_lut = "off";
defparam \dp|register|m~12feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~12feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y15_N16
dffeas \dp|register|m~12 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~12feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~12 .is_wysiwyg = "true";
defparam \dp|register|m~12 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N30
cyclonev_lcell_comb \dp|register|m~240 (
// Equation(s):
// \dp|register|m~240_combout  = ( !\instr_dec|w_addr[1]~3_combout  & ( (!\instr_dec|w_addr[0]~4_combout  & (!\instr_dec|w_addr[2]~2_combout  & (\dp|register|m~12_q ))) # (\instr_dec|w_addr[0]~4_combout  & ((((\dp|register|m~28_q ))) # 
// (\instr_dec|w_addr[2]~2_combout ))) ) ) # ( \instr_dec|w_addr[1]~3_combout  & ( (!\instr_dec|w_addr[0]~4_combout  & (!\instr_dec|w_addr[2]~2_combout  & (\dp|register|m~44_q ))) # (\instr_dec|w_addr[0]~4_combout  & ((((\dp|register|m~60_q ))) # 
// (\instr_dec|w_addr[2]~2_combout ))) ) )

	.dataa(!\instr_dec|w_addr[0]~4_combout ),
	.datab(!\instr_dec|w_addr[2]~2_combout ),
	.datac(!\dp|register|m~44_q ),
	.datad(!\dp|register|m~28_q ),
	.datae(!\instr_dec|w_addr[1]~3_combout ),
	.dataf(!\dp|register|m~60_q ),
	.datag(!\dp|register|m~12_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~240 .extended_lut = "on";
defparam \dp|register|m~240 .lut_mask = 64'h195D1919195D5D5D;
defparam \dp|register|m~240 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N33
cyclonev_lcell_comb \dp|register|m~76feeder (
// Equation(s):
// \dp|register|m~76feeder_combout  = ( \dp|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~76feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~76feeder .extended_lut = "off";
defparam \dp|register|m~76feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~76feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N34
dffeas \dp|register|m~76 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~76feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~76 .is_wysiwyg = "true";
defparam \dp|register|m~76 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N36
cyclonev_lcell_comb \dp|register|m~176 (
// Equation(s):
// \dp|register|m~176_combout  = ( !\instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[2]~2_combout  & (((\dp|register|m~240_combout )))) # (\instr_dec|w_addr[2]~2_combout  & ((!\dp|register|m~240_combout  & ((\dp|register|m~76_q ))) # 
// (\dp|register|m~240_combout  & (\dp|register|m~92_q ))))) ) ) # ( \instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[2]~2_combout  & (((\dp|register|m~240_combout )))) # (\instr_dec|w_addr[2]~2_combout  & ((!\dp|register|m~240_combout  & 
// ((\dp|register|m~108_q ))) # (\dp|register|m~240_combout  & (\dp|register|m~124_q ))))) ) )

	.dataa(!\dp|register|m~92_q ),
	.datab(!\dp|register|m~124_q ),
	.datac(!\dp|register|m~108_q ),
	.datad(!\instr_dec|w_addr[2]~2_combout ),
	.datae(!\instr_dec|w_addr[1]~3_combout ),
	.dataf(!\dp|register|m~240_combout ),
	.datag(!\dp|register|m~76_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~176 .extended_lut = "on";
defparam \dp|register|m~176 .lut_mask = 64'h000F000FFF55FF33;
defparam \dp|register|m~176 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N32
dffeas \dp|B|out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|register|m~176_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|WideOr18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|B|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|B|out[12] .is_wysiwyg = "true";
defparam \dp|B|out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N57
cyclonev_lcell_comb \dp|multiplexer_B|val_B[11]~12 (
// Equation(s):
// \dp|multiplexer_B|val_B[11]~12_combout  = ( \dp|multiplexer_B|val_B[8]~0_combout  & ( \dp|B|out [11] & ( (!\dp|multiplexer_B|val_B[8]~1_combout  & (\dp|B|out [12])) # (\dp|multiplexer_B|val_B[8]~1_combout  & ((\dp|B|out [10]))) ) ) ) # ( 
// !\dp|multiplexer_B|val_B[8]~0_combout  & ( \dp|B|out [11] & ( (\dp|multiplexer_B|val_B[8]~1_combout ) # (\instr_reg|ir[4]~DUPLICATE_q ) ) ) ) # ( \dp|multiplexer_B|val_B[8]~0_combout  & ( !\dp|B|out [11] & ( (!\dp|multiplexer_B|val_B[8]~1_combout  & 
// (\dp|B|out [12])) # (\dp|multiplexer_B|val_B[8]~1_combout  & ((\dp|B|out [10]))) ) ) ) # ( !\dp|multiplexer_B|val_B[8]~0_combout  & ( !\dp|B|out [11] & ( (\instr_reg|ir[4]~DUPLICATE_q  & !\dp|multiplexer_B|val_B[8]~1_combout ) ) ) )

	.dataa(!\instr_reg|ir[4]~DUPLICATE_q ),
	.datab(!\dp|multiplexer_B|val_B[8]~1_combout ),
	.datac(!\dp|B|out [12]),
	.datad(!\dp|B|out [10]),
	.datae(!\dp|multiplexer_B|val_B[8]~0_combout ),
	.dataf(!\dp|B|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|multiplexer_B|val_B[11]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|multiplexer_B|val_B[11]~12 .extended_lut = "off";
defparam \dp|multiplexer_B|val_B[11]~12 .lut_mask = 64'h44440C3F77770C3F;
defparam \dp|multiplexer_B|val_B[11]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N18
cyclonev_lcell_comb \dp|C|out[11]~feeder (
// Equation(s):
// \dp|C|out[11]~feeder_combout  = ( \dp|alu|Add0~45_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|alu|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|C|out[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|C|out[11]~feeder .extended_lut = "off";
defparam \dp|C|out[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|C|out[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N0
cyclonev_lcell_comb \dp|alu|Mux4~0 (
// Equation(s):
// \dp|alu|Mux4~0_combout  = ( \dp|A|out [11] & ( \dp|multiplexer_B|val_B[11]~12_combout  & ( (!\instr_reg|ir [11] & (!\control|state.sh_Rm1~q  & (\control|WideOr23~1_combout  & \control|WideOr23~0_combout ))) ) ) ) # ( \dp|A|out [11] & ( 
// !\dp|multiplexer_B|val_B[11]~12_combout  & ( \instr_reg|ir [11] ) ) ) # ( !\dp|A|out [11] & ( !\dp|multiplexer_B|val_B[11]~12_combout  & ( \instr_reg|ir [11] ) ) )

	.dataa(!\instr_reg|ir [11]),
	.datab(!\control|state.sh_Rm1~q ),
	.datac(!\control|WideOr23~1_combout ),
	.datad(!\control|WideOr23~0_combout ),
	.datae(!\dp|A|out [11]),
	.dataf(!\dp|multiplexer_B|val_B[11]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|alu|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|alu|Mux4~0 .extended_lut = "off";
defparam \dp|alu|Mux4~0 .lut_mask = 64'h5555555500000008;
defparam \dp|alu|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y16_N19
dffeas \dp|C|out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|C|out[11]~feeder_combout ),
	.asdata(\dp|alu|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instr_reg|ir [12]),
	.ena(\control|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|C|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|C|out[11] .is_wysiwyg = "true";
defparam \dp|C|out[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y17_N0
cyclonev_ram_block \ram|m_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\control|state.STR_3~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\dp|C|out [15],\dp|C|out [14],\dp|C|out [13],\dp|C|out [12],\dp|C|out [11],\dp|C|out [10],\dp|C|out [9],\dp|C|out [8],\dp|C|out [7],\dp|C|out [6],\dp|C|out [5],\dp|C|out [4],\dp|C|out [3],\dp|C|out[2]~DUPLICATE_q ,\dp|C|out [1],\dp|C|out [0]}),
	.portaaddr({\ram_w_addr[7]~7_combout ,\ram_w_addr[6]~6_combout ,\ram_w_addr[5]~5_combout ,\ram_w_addr[4]~4_combout ,\ram_w_addr[3]~3_combout ,\ram_w_addr[2]~2_combout ,\ram_w_addr[1]~1_combout ,\ram_w_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\ram_w_addr[7]~7_combout ,\ram_w_addr[6]~6_combout ,\ram_w_addr[5]~5_combout ,\ram_w_addr[4]~4_combout ,\ram_w_addr[3]~3_combout ,\ram_w_addr[2]~2_combout ,\ram_w_addr[1]~1_combout ,\ram_w_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .init_file = "db/task3.ram0_ram_1d0cf.hdl.mif";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "ram:ram|altsyncram:m_rtl_0|altsyncram_10r1:auto_generated|ALTSYNCRAM";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "0000000000000000000000000000C0AA0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000061AA00000000010000000020000000C0AE00000081CA00000063FE00000062C4000000B8A2000000B182000000A162000000D207000000E000000000D105";
// synopsys translate_on

// Location: FF_X82_Y17_N58
dffeas \instr_reg|ir[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_reg|ir[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg|ir[0]~DUPLICATE .is_wysiwyg = "true";
defparam \instr_reg|ir[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y17_N23
dffeas \instr_reg|ir[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a8 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_reg|ir [8]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg|ir[8] .is_wysiwyg = "true";
defparam \instr_reg|ir[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N0
cyclonev_lcell_comb \instr_dec|w_addr[0]~4 (
// Equation(s):
// \instr_dec|w_addr[0]~4_combout  = ( \instr_dec|w_addr[2]~1_combout  & ( (\instr_dec|w_addr[2]~0_combout  & \instr_reg|ir [8]) ) ) # ( !\instr_dec|w_addr[2]~1_combout  & ( (!\instr_dec|w_addr[2]~0_combout  & (\instr_reg|ir[5]~DUPLICATE_q )) # 
// (\instr_dec|w_addr[2]~0_combout  & ((\instr_reg|ir[0]~DUPLICATE_q ))) ) )

	.dataa(!\instr_reg|ir[5]~DUPLICATE_q ),
	.datab(!\instr_dec|w_addr[2]~0_combout ),
	.datac(!\instr_reg|ir[0]~DUPLICATE_q ),
	.datad(!\instr_reg|ir [8]),
	.datae(gnd),
	.dataf(!\instr_dec|w_addr[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_dec|w_addr[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_dec|w_addr[0]~4 .extended_lut = "off";
defparam \instr_dec|w_addr[0]~4 .lut_mask = 64'h4747474700330033;
defparam \instr_dec|w_addr[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N42
cyclonev_lcell_comb \dp|register|m~257 (
// Equation(s):
// \dp|register|m~257_combout  = ( \instr_dec|w_addr[1]~3_combout  & ( (\instr_dec|w_addr[0]~4_combout  & (\control|WideOr15~combout  & \instr_dec|w_addr[2]~2_combout )) ) )

	.dataa(gnd),
	.datab(!\instr_dec|w_addr[0]~4_combout ),
	.datac(!\control|WideOr15~combout ),
	.datad(!\instr_dec|w_addr[2]~2_combout ),
	.datae(!\instr_dec|w_addr[1]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~257 .extended_lut = "off";
defparam \dp|register|m~257 .lut_mask = 64'h0000000300000003;
defparam \dp|register|m~257 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N26
dffeas \dp|register|m~122 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~122 .is_wysiwyg = "true";
defparam \dp|register|m~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y15_N2
dffeas \dp|register|m~106 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~106 .is_wysiwyg = "true";
defparam \dp|register|m~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y15_N38
dffeas \dp|register|m~58 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~58 .is_wysiwyg = "true";
defparam \dp|register|m~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y17_N10
dffeas \dp|register|m~42 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~42 .is_wysiwyg = "true";
defparam \dp|register|m~42 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N54
cyclonev_lcell_comb \dp|register|m~26feeder (
// Equation(s):
// \dp|register|m~26feeder_combout  = ( \dp|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~26feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~26feeder .extended_lut = "off";
defparam \dp|register|m~26feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~26feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y15_N55
dffeas \dp|register|m~26 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~26feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~26 .is_wysiwyg = "true";
defparam \dp|register|m~26 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N42
cyclonev_lcell_comb \dp|register|m~10feeder (
// Equation(s):
// \dp|register|m~10feeder_combout  = ( \dp|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~10feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~10feeder .extended_lut = "off";
defparam \dp|register|m~10feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~10feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y15_N43
dffeas \dp|register|m~10 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~10feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~10 .is_wysiwyg = "true";
defparam \dp|register|m~10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N36
cyclonev_lcell_comb \dp|register|m~232 (
// Equation(s):
// \dp|register|m~232_combout  = ( !\instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[2]~2_combout  & ((!\instr_dec|w_addr[0]~4_combout  & (\dp|register|m~10_q )) # (\instr_dec|w_addr[0]~4_combout  & ((\dp|register|m~26_q ))))) # 
// (\instr_dec|w_addr[2]~2_combout  & (((\instr_dec|w_addr[0]~4_combout ))))) ) ) # ( \instr_dec|w_addr[1]~3_combout  & ( (!\instr_dec|w_addr[2]~2_combout  & (((!\instr_dec|w_addr[0]~4_combout  & ((\dp|register|m~42_q ))) # (\instr_dec|w_addr[0]~4_combout  & 
// (\dp|register|m~58_q ))))) # (\instr_dec|w_addr[2]~2_combout  & ((((\instr_dec|w_addr[0]~4_combout ))))) ) )

	.dataa(!\dp|register|m~58_q ),
	.datab(!\instr_dec|w_addr[2]~2_combout ),
	.datac(!\dp|register|m~42_q ),
	.datad(!\dp|register|m~26_q ),
	.datae(!\instr_dec|w_addr[1]~3_combout ),
	.dataf(!\instr_dec|w_addr[0]~4_combout ),
	.datag(!\dp|register|m~10_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~232 .extended_lut = "on";
defparam \dp|register|m~232 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \dp|register|m~232 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y15_N46
dffeas \dp|register|m~90 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~90 .is_wysiwyg = "true";
defparam \dp|register|m~90 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N30
cyclonev_lcell_comb \dp|register|m~74feeder (
// Equation(s):
// \dp|register|m~74feeder_combout  = \dp|Mux5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp|Mux5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~74feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~74feeder .extended_lut = "off";
defparam \dp|register|m~74feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dp|register|m~74feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N31
dffeas \dp|register|m~74 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~74feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~74 .is_wysiwyg = "true";
defparam \dp|register|m~74 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N18
cyclonev_lcell_comb \dp|register|m~168 (
// Equation(s):
// \dp|register|m~168_combout  = ( !\instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[2]~2_combout  & (((\dp|register|m~232_combout )))) # (\instr_dec|w_addr[2]~2_combout  & ((!\dp|register|m~232_combout  & (\dp|register|m~74_q )) # 
// (\dp|register|m~232_combout  & ((\dp|register|m~90_q )))))) ) ) # ( \instr_dec|w_addr[1]~3_combout  & ( (!\instr_dec|w_addr[2]~2_combout  & ((((\dp|register|m~232_combout ))))) # (\instr_dec|w_addr[2]~2_combout  & ((!\dp|register|m~232_combout  & 
// (((\dp|register|m~106_q )))) # (\dp|register|m~232_combout  & (\dp|register|m~122_q )))) ) )

	.dataa(!\dp|register|m~122_q ),
	.datab(!\instr_dec|w_addr[2]~2_combout ),
	.datac(!\dp|register|m~106_q ),
	.datad(!\dp|register|m~232_combout ),
	.datae(!\instr_dec|w_addr[1]~3_combout ),
	.dataf(!\dp|register|m~90_q ),
	.datag(!\dp|register|m~74_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~168 .extended_lut = "on";
defparam \dp|register|m~168 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \dp|register|m~168 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N20
dffeas \dp|B|out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|register|m~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|WideOr18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|B|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|B|out[10] .is_wysiwyg = "true";
defparam \dp|B|out[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N21
cyclonev_lcell_comb \dp|multiplexer_B|val_B[10]~11 (
// Equation(s):
// \dp|multiplexer_B|val_B[10]~11_combout  = ( \dp|B|out [9] & ( \dp|multiplexer_B|val_B[8]~0_combout  & ( (\dp|multiplexer_B|val_B[8]~1_combout ) # (\dp|B|out [11]) ) ) ) # ( !\dp|B|out [9] & ( \dp|multiplexer_B|val_B[8]~0_combout  & ( (\dp|B|out [11] & 
// !\dp|multiplexer_B|val_B[8]~1_combout ) ) ) ) # ( \dp|B|out [9] & ( !\dp|multiplexer_B|val_B[8]~0_combout  & ( (!\dp|multiplexer_B|val_B[8]~1_combout  & ((\instr_reg|ir [4]))) # (\dp|multiplexer_B|val_B[8]~1_combout  & (\dp|B|out [10])) ) ) ) # ( 
// !\dp|B|out [9] & ( !\dp|multiplexer_B|val_B[8]~0_combout  & ( (!\dp|multiplexer_B|val_B[8]~1_combout  & ((\instr_reg|ir [4]))) # (\dp|multiplexer_B|val_B[8]~1_combout  & (\dp|B|out [10])) ) ) )

	.dataa(!\dp|B|out [10]),
	.datab(!\dp|B|out [11]),
	.datac(!\instr_reg|ir [4]),
	.datad(!\dp|multiplexer_B|val_B[8]~1_combout ),
	.datae(!\dp|B|out [9]),
	.dataf(!\dp|multiplexer_B|val_B[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|multiplexer_B|val_B[10]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|multiplexer_B|val_B[10]~11 .extended_lut = "off";
defparam \dp|multiplexer_B|val_B[10]~11 .lut_mask = 64'h0F550F55330033FF;
defparam \dp|multiplexer_B|val_B[10]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N51
cyclonev_lcell_comb \dp|C|out[10]~feeder (
// Equation(s):
// \dp|C|out[10]~feeder_combout  = ( \dp|alu|Add0~41_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|alu|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|C|out[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|C|out[10]~feeder .extended_lut = "off";
defparam \dp|C|out[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|C|out[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N57
cyclonev_lcell_comb \dp|alu|Mux5~0 (
// Equation(s):
// \dp|alu|Mux5~0_combout  = ( \dp|A|out [10] & ( \dp|multiplexer_B|val_B[10]~11_combout  & ( (!\instr_reg|ir [11] & (!\control|state.sh_Rm1~q  & (\control|WideOr23~0_combout  & \control|WideOr23~1_combout ))) ) ) ) # ( \dp|A|out [10] & ( 
// !\dp|multiplexer_B|val_B[10]~11_combout  & ( \instr_reg|ir [11] ) ) ) # ( !\dp|A|out [10] & ( !\dp|multiplexer_B|val_B[10]~11_combout  & ( \instr_reg|ir [11] ) ) )

	.dataa(!\instr_reg|ir [11]),
	.datab(!\control|state.sh_Rm1~q ),
	.datac(!\control|WideOr23~0_combout ),
	.datad(!\control|WideOr23~1_combout ),
	.datae(!\dp|A|out [10]),
	.dataf(!\dp|multiplexer_B|val_B[10]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|alu|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|alu|Mux5~0 .extended_lut = "off";
defparam \dp|alu|Mux5~0 .lut_mask = 64'h5555555500000008;
defparam \dp|alu|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y16_N52
dffeas \dp|C|out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|C|out[10]~feeder_combout ),
	.asdata(\dp|alu|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instr_reg|ir [12]),
	.ena(\control|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|C|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|C|out[10] .is_wysiwyg = "true";
defparam \dp|C|out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N6
cyclonev_lcell_comb \dp|Mux6~0 (
// Equation(s):
// \dp|Mux6~0_combout  = ( \dp|C|out [9] & ( \ram|m_rtl_0|auto_generated|ram_block1a9  & ( (!\control|wb_sel~0_combout ) # ((\control|state.LDR_5~q ) # (\instr_reg|ir [7])) ) ) ) # ( !\dp|C|out [9] & ( \ram|m_rtl_0|auto_generated|ram_block1a9  & ( 
// ((\control|wb_sel~0_combout  & \instr_reg|ir [7])) # (\control|state.LDR_5~q ) ) ) ) # ( \dp|C|out [9] & ( !\ram|m_rtl_0|auto_generated|ram_block1a9  & ( (!\control|state.LDR_5~q  & ((!\control|wb_sel~0_combout ) # (\instr_reg|ir [7]))) ) ) ) # ( 
// !\dp|C|out [9] & ( !\ram|m_rtl_0|auto_generated|ram_block1a9  & ( (\control|wb_sel~0_combout  & (\instr_reg|ir [7] & !\control|state.LDR_5~q )) ) ) )

	.dataa(!\control|wb_sel~0_combout ),
	.datab(!\instr_reg|ir [7]),
	.datac(!\control|state.LDR_5~q ),
	.datad(gnd),
	.datae(!\dp|C|out [9]),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|Mux6~0 .extended_lut = "off";
defparam \dp|Mux6~0 .lut_mask = 64'h1010B0B01F1FBFBF;
defparam \dp|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N15
cyclonev_lcell_comb \dp|register|m~121feeder (
// Equation(s):
// \dp|register|m~121feeder_combout  = ( \dp|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~121feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~121feeder .extended_lut = "off";
defparam \dp|register|m~121feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~121feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N16
dffeas \dp|register|m~121 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~121feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~121 .is_wysiwyg = "true";
defparam \dp|register|m~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y17_N58
dffeas \dp|register|m~89 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~89 .is_wysiwyg = "true";
defparam \dp|register|m~89 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N27
cyclonev_lcell_comb \dp|register|m~105feeder (
// Equation(s):
// \dp|register|m~105feeder_combout  = ( \dp|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~105feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~105feeder .extended_lut = "off";
defparam \dp|register|m~105feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~105feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y16_N28
dffeas \dp|register|m~105 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~105feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~105 .is_wysiwyg = "true";
defparam \dp|register|m~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y17_N20
dffeas \dp|register|m~57 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~57 .is_wysiwyg = "true";
defparam \dp|register|m~57 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N30
cyclonev_lcell_comb \dp|register|m~25feeder (
// Equation(s):
// \dp|register|m~25feeder_combout  = ( \dp|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~25feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~25feeder .extended_lut = "off";
defparam \dp|register|m~25feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~25feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y17_N32
dffeas \dp|register|m~25 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~25feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~25 .is_wysiwyg = "true";
defparam \dp|register|m~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y17_N8
dffeas \dp|register|m~41 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~41 .is_wysiwyg = "true";
defparam \dp|register|m~41 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y17_N57
cyclonev_lcell_comb \dp|register|m~9feeder (
// Equation(s):
// \dp|register|m~9feeder_combout  = ( \dp|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~9feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~9feeder .extended_lut = "off";
defparam \dp|register|m~9feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~9feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y17_N58
dffeas \dp|register|m~9 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~9feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~9 .is_wysiwyg = "true";
defparam \dp|register|m~9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N18
cyclonev_lcell_comb \dp|register|m~228 (
// Equation(s):
// \dp|register|m~228_combout  = ( !\instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[0]~4_combout  & (((\dp|register|m~9_q  & !\instr_dec|w_addr[2]~2_combout )))) # (\instr_dec|w_addr[0]~4_combout  & (((\instr_dec|w_addr[2]~2_combout )) # 
// (\dp|register|m~25_q )))) ) ) # ( \instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[0]~4_combout  & (((\dp|register|m~41_q  & !\instr_dec|w_addr[2]~2_combout )))) # (\instr_dec|w_addr[0]~4_combout  & (((\instr_dec|w_addr[2]~2_combout )) # 
// (\dp|register|m~57_q )))) ) )

	.dataa(!\dp|register|m~57_q ),
	.datab(!\dp|register|m~25_q ),
	.datac(!\dp|register|m~41_q ),
	.datad(!\instr_dec|w_addr[0]~4_combout ),
	.datae(!\instr_dec|w_addr[1]~3_combout ),
	.dataf(!\instr_dec|w_addr[2]~2_combout ),
	.datag(!\dp|register|m~9_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~228 .extended_lut = "on";
defparam \dp|register|m~228 .lut_mask = 64'h0F330F5500FF00FF;
defparam \dp|register|m~228 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N54
cyclonev_lcell_comb \dp|register|m~73feeder (
// Equation(s):
// \dp|register|m~73feeder_combout  = ( \dp|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~73feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~73feeder .extended_lut = "off";
defparam \dp|register|m~73feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~73feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N55
dffeas \dp|register|m~73 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~73feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~73 .is_wysiwyg = "true";
defparam \dp|register|m~73 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N42
cyclonev_lcell_comb \dp|register|m~164 (
// Equation(s):
// \dp|register|m~164_combout  = ( !\instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[2]~2_combout  & (((\dp|register|m~228_combout )))) # (\instr_dec|w_addr[2]~2_combout  & ((!\dp|register|m~228_combout  & ((\dp|register|m~73_q ))) # 
// (\dp|register|m~228_combout  & (\dp|register|m~89_q ))))) ) ) # ( \instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[2]~2_combout  & (((\dp|register|m~228_combout )))) # (\instr_dec|w_addr[2]~2_combout  & ((!\dp|register|m~228_combout  & 
// ((\dp|register|m~105_q ))) # (\dp|register|m~228_combout  & (\dp|register|m~121_q ))))) ) )

	.dataa(!\dp|register|m~121_q ),
	.datab(!\dp|register|m~89_q ),
	.datac(!\dp|register|m~105_q ),
	.datad(!\instr_dec|w_addr[2]~2_combout ),
	.datae(!\instr_dec|w_addr[1]~3_combout ),
	.dataf(!\dp|register|m~228_combout ),
	.datag(!\dp|register|m~73_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~164 .extended_lut = "on";
defparam \dp|register|m~164 .lut_mask = 64'h000F000FFF33FF55;
defparam \dp|register|m~164 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y17_N44
dffeas \dp|A|out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~164_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|en_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|A|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|A|out[9] .is_wysiwyg = "true";
defparam \dp|A|out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N48
cyclonev_lcell_comb \dp|C|out[9]~feeder (
// Equation(s):
// \dp|C|out[9]~feeder_combout  = ( \dp|alu|Add0~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|alu|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|C|out[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|C|out[9]~feeder .extended_lut = "off";
defparam \dp|C|out[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|C|out[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N54
cyclonev_lcell_comb \dp|alu|Mux6~0 (
// Equation(s):
// \dp|alu|Mux6~0_combout  = ( \dp|A|out [9] & ( \dp|multiplexer_B|val_B[9]~10_combout  & ( (!\instr_reg|ir [11] & (!\control|state.sh_Rm1~q  & (\control|WideOr23~1_combout  & \control|WideOr23~0_combout ))) ) ) ) # ( \dp|A|out [9] & ( 
// !\dp|multiplexer_B|val_B[9]~10_combout  & ( \instr_reg|ir [11] ) ) ) # ( !\dp|A|out [9] & ( !\dp|multiplexer_B|val_B[9]~10_combout  & ( \instr_reg|ir [11] ) ) )

	.dataa(!\instr_reg|ir [11]),
	.datab(!\control|state.sh_Rm1~q ),
	.datac(!\control|WideOr23~1_combout ),
	.datad(!\control|WideOr23~0_combout ),
	.datae(!\dp|A|out [9]),
	.dataf(!\dp|multiplexer_B|val_B[9]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|alu|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|alu|Mux6~0 .extended_lut = "off";
defparam \dp|alu|Mux6~0 .lut_mask = 64'h5555555500000008;
defparam \dp|alu|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y16_N50
dffeas \dp|C|out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|C|out[9]~feeder_combout ),
	.asdata(\dp|alu|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instr_reg|ir [12]),
	.ena(\control|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|C|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|C|out[9] .is_wysiwyg = "true";
defparam \dp|C|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y17_N20
dffeas \instr_reg|ir[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a10 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_reg|ir [10]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg|ir[10] .is_wysiwyg = "true";
defparam \instr_reg|ir[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N48
cyclonev_lcell_comb \instr_dec|w_addr[2]~2 (
// Equation(s):
// \instr_dec|w_addr[2]~2_combout  = ( \instr_reg|ir [7] & ( \instr_dec|w_addr[2]~1_combout  & ( (\instr_reg|ir [10] & \instr_dec|w_addr[2]~0_combout ) ) ) ) # ( !\instr_reg|ir [7] & ( \instr_dec|w_addr[2]~1_combout  & ( (\instr_reg|ir [10] & 
// \instr_dec|w_addr[2]~0_combout ) ) ) ) # ( \instr_reg|ir [7] & ( !\instr_dec|w_addr[2]~1_combout  & ( (!\instr_dec|w_addr[2]~0_combout ) # (\instr_reg|ir [2]) ) ) ) # ( !\instr_reg|ir [7] & ( !\instr_dec|w_addr[2]~1_combout  & ( 
// (\instr_dec|w_addr[2]~0_combout  & \instr_reg|ir [2]) ) ) )

	.dataa(!\instr_reg|ir [10]),
	.datab(!\instr_dec|w_addr[2]~0_combout ),
	.datac(!\instr_reg|ir [2]),
	.datad(gnd),
	.datae(!\instr_reg|ir [7]),
	.dataf(!\instr_dec|w_addr[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_dec|w_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_dec|w_addr[2]~2 .extended_lut = "off";
defparam \instr_dec|w_addr[2]~2 .lut_mask = 64'h0303CFCF11111111;
defparam \instr_dec|w_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N51
cyclonev_lcell_comb \dp|register|m~256 (
// Equation(s):
// \dp|register|m~256_combout  = ( !\instr_dec|w_addr[1]~3_combout  & ( \instr_dec|w_addr[0]~4_combout  & ( (\instr_dec|w_addr[2]~2_combout  & \control|WideOr15~combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instr_dec|w_addr[2]~2_combout ),
	.datad(!\control|WideOr15~combout ),
	.datae(!\instr_dec|w_addr[1]~3_combout ),
	.dataf(!\instr_dec|w_addr[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~256 .extended_lut = "off";
defparam \dp|register|m~256 .lut_mask = 64'h00000000000F0000;
defparam \dp|register|m~256 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N10
dffeas \dp|register|m~87 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~87 .is_wysiwyg = "true";
defparam \dp|register|m~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y15_N40
dffeas \dp|register|m~119 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~119 .is_wysiwyg = "true";
defparam \dp|register|m~119 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y17_N15
cyclonev_lcell_comb \dp|register|m~103feeder (
// Equation(s):
// \dp|register|m~103feeder_combout  = ( \dp|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~103feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~103feeder .extended_lut = "off";
defparam \dp|register|m~103feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~103feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y17_N16
dffeas \dp|register|m~103 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~103feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~103 .is_wysiwyg = "true";
defparam \dp|register|m~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y17_N13
dffeas \dp|register|m~23 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~23 .is_wysiwyg = "true";
defparam \dp|register|m~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y17_N7
dffeas \dp|register|m~55 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~55 .is_wysiwyg = "true";
defparam \dp|register|m~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y17_N32
dffeas \dp|register|m~39 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~39 .is_wysiwyg = "true";
defparam \dp|register|m~39 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N9
cyclonev_lcell_comb \dp|register|m~7feeder (
// Equation(s):
// \dp|register|m~7feeder_combout  = ( \dp|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~7feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~7feeder .extended_lut = "off";
defparam \dp|register|m~7feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~7feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N10
dffeas \dp|register|m~7 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~7feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~7 .is_wysiwyg = "true";
defparam \dp|register|m~7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N6
cyclonev_lcell_comb \dp|register|m~220 (
// Equation(s):
// \dp|register|m~220_combout  = ( !\instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[0]~4_combout  & (((\dp|register|m~7_q  & !\instr_dec|w_addr[2]~2_combout )))) # (\instr_dec|w_addr[0]~4_combout  & (((\instr_dec|w_addr[2]~2_combout )) # 
// (\dp|register|m~23_q )))) ) ) # ( \instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[0]~4_combout  & (((\dp|register|m~39_q  & !\instr_dec|w_addr[2]~2_combout )))) # (\instr_dec|w_addr[0]~4_combout  & (((\instr_dec|w_addr[2]~2_combout )) # 
// (\dp|register|m~55_q )))) ) )

	.dataa(!\dp|register|m~23_q ),
	.datab(!\dp|register|m~55_q ),
	.datac(!\dp|register|m~39_q ),
	.datad(!\instr_dec|w_addr[0]~4_combout ),
	.datae(!\instr_dec|w_addr[1]~3_combout ),
	.dataf(!\instr_dec|w_addr[2]~2_combout ),
	.datag(!\dp|register|m~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~220 .extended_lut = "on";
defparam \dp|register|m~220 .lut_mask = 64'h0F550F3300FF00FF;
defparam \dp|register|m~220 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N32
dffeas \dp|register|m~71 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~71 .is_wysiwyg = "true";
defparam \dp|register|m~71 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N24
cyclonev_lcell_comb \dp|register|m~156 (
// Equation(s):
// \dp|register|m~156_combout  = ( !\instr_dec|w_addr[1]~3_combout  & ( ((!\dp|register|m~220_combout  & (((\dp|register|m~71_q  & \instr_dec|w_addr[2]~2_combout )))) # (\dp|register|m~220_combout  & (((!\instr_dec|w_addr[2]~2_combout )) # 
// (\dp|register|m~87_q )))) ) ) # ( \instr_dec|w_addr[1]~3_combout  & ( ((!\dp|register|m~220_combout  & (((\dp|register|m~103_q  & \instr_dec|w_addr[2]~2_combout )))) # (\dp|register|m~220_combout  & (((!\instr_dec|w_addr[2]~2_combout )) # 
// (\dp|register|m~119_q )))) ) )

	.dataa(!\dp|register|m~87_q ),
	.datab(!\dp|register|m~119_q ),
	.datac(!\dp|register|m~103_q ),
	.datad(!\dp|register|m~220_combout ),
	.datae(!\instr_dec|w_addr[1]~3_combout ),
	.dataf(!\instr_dec|w_addr[2]~2_combout ),
	.datag(!\dp|register|m~71_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~156 .extended_lut = "on";
defparam \dp|register|m~156 .lut_mask = 64'h00FF00FF0F550F33;
defparam \dp|register|m~156 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N40
dffeas \dp|B|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|register|m~156_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|WideOr18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|B|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|B|out[7] .is_wysiwyg = "true";
defparam \dp|B|out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N0
cyclonev_lcell_comb \dp|multiplexer_B|val_B[8]~9 (
// Equation(s):
// \dp|multiplexer_B|val_B[8]~9_combout  = ( \dp|multiplexer_B|val_B[8]~0_combout  & ( \dp|B|out [9] & ( (!\dp|multiplexer_B|val_B[8]~1_combout ) # (\dp|B|out [7]) ) ) ) # ( !\dp|multiplexer_B|val_B[8]~0_combout  & ( \dp|B|out [9] & ( 
// (!\dp|multiplexer_B|val_B[8]~1_combout  & (\instr_reg|ir[4]~DUPLICATE_q )) # (\dp|multiplexer_B|val_B[8]~1_combout  & ((\dp|B|out[8]~DUPLICATE_q ))) ) ) ) # ( \dp|multiplexer_B|val_B[8]~0_combout  & ( !\dp|B|out [9] & ( (\dp|B|out [7] & 
// \dp|multiplexer_B|val_B[8]~1_combout ) ) ) ) # ( !\dp|multiplexer_B|val_B[8]~0_combout  & ( !\dp|B|out [9] & ( (!\dp|multiplexer_B|val_B[8]~1_combout  & (\instr_reg|ir[4]~DUPLICATE_q )) # (\dp|multiplexer_B|val_B[8]~1_combout  & ((\dp|B|out[8]~DUPLICATE_q 
// ))) ) ) )

	.dataa(!\instr_reg|ir[4]~DUPLICATE_q ),
	.datab(!\dp|B|out[8]~DUPLICATE_q ),
	.datac(!\dp|B|out [7]),
	.datad(!\dp|multiplexer_B|val_B[8]~1_combout ),
	.datae(!\dp|multiplexer_B|val_B[8]~0_combout ),
	.dataf(!\dp|B|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|multiplexer_B|val_B[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|multiplexer_B|val_B[8]~9 .extended_lut = "off";
defparam \dp|multiplexer_B|val_B[8]~9 .lut_mask = 64'h5533000F5533FF0F;
defparam \dp|multiplexer_B|val_B[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N33
cyclonev_lcell_comb \dp|C|out[8]~feeder (
// Equation(s):
// \dp|C|out[8]~feeder_combout  = \dp|alu|Add0~33_sumout 

	.dataa(!\dp|alu|Add0~33_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|C|out[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|C|out[8]~feeder .extended_lut = "off";
defparam \dp|C|out[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \dp|C|out[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N27
cyclonev_lcell_comb \dp|alu|Mux7~0 (
// Equation(s):
// \dp|alu|Mux7~0_combout  = ( \dp|A|out [8] & ( \dp|multiplexer_B|val_B[8]~9_combout  & ( (!\instr_reg|ir [11] & (!\control|state.sh_Rm1~q  & (\control|WideOr23~0_combout  & \control|WideOr23~1_combout ))) ) ) ) # ( \dp|A|out [8] & ( 
// !\dp|multiplexer_B|val_B[8]~9_combout  & ( \instr_reg|ir [11] ) ) ) # ( !\dp|A|out [8] & ( !\dp|multiplexer_B|val_B[8]~9_combout  & ( \instr_reg|ir [11] ) ) )

	.dataa(!\instr_reg|ir [11]),
	.datab(!\control|state.sh_Rm1~q ),
	.datac(!\control|WideOr23~0_combout ),
	.datad(!\control|WideOr23~1_combout ),
	.datae(!\dp|A|out [8]),
	.dataf(!\dp|multiplexer_B|val_B[8]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|alu|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|alu|Mux7~0 .extended_lut = "off";
defparam \dp|alu|Mux7~0 .lut_mask = 64'h5555555500000008;
defparam \dp|alu|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y16_N34
dffeas \dp|C|out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|C|out[8]~feeder_combout ),
	.asdata(\dp|alu|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instr_reg|ir [12]),
	.ena(\control|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|C|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|C|out[8] .is_wysiwyg = "true";
defparam \dp|C|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y16_N29
dffeas \instr_reg|ir[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a2 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_reg|ir [2]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg|ir[2] .is_wysiwyg = "true";
defparam \instr_reg|ir[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N45
cyclonev_lcell_comb \dp|Mux13~0 (
// Equation(s):
// \dp|Mux13~0_combout  = ( \instr_reg|ir [2] & ( \ram|m_rtl_0|auto_generated|ram_block1a2  & ( ((\control|wb_sel~0_combout ) # (\dp|C|out[2]~DUPLICATE_q )) # (\control|state.LDR_5~q ) ) ) ) # ( !\instr_reg|ir [2] & ( \ram|m_rtl_0|auto_generated|ram_block1a2 
//  & ( ((\dp|C|out[2]~DUPLICATE_q  & !\control|wb_sel~0_combout )) # (\control|state.LDR_5~q ) ) ) ) # ( \instr_reg|ir [2] & ( !\ram|m_rtl_0|auto_generated|ram_block1a2  & ( (!\control|state.LDR_5~q  & ((\control|wb_sel~0_combout ) # 
// (\dp|C|out[2]~DUPLICATE_q ))) ) ) ) # ( !\instr_reg|ir [2] & ( !\ram|m_rtl_0|auto_generated|ram_block1a2  & ( (!\control|state.LDR_5~q  & (\dp|C|out[2]~DUPLICATE_q  & !\control|wb_sel~0_combout )) ) ) )

	.dataa(!\control|state.LDR_5~q ),
	.datab(gnd),
	.datac(!\dp|C|out[2]~DUPLICATE_q ),
	.datad(!\control|wb_sel~0_combout ),
	.datae(!\instr_reg|ir [2]),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|Mux13~0 .extended_lut = "off";
defparam \dp|Mux13~0 .lut_mask = 64'h0A000AAA5F555FFF;
defparam \dp|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N18
cyclonev_lcell_comb \dp|register|m~114feeder (
// Equation(s):
// \dp|register|m~114feeder_combout  = ( \dp|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~114feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~114feeder .extended_lut = "off";
defparam \dp|register|m~114feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~114feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N20
dffeas \dp|register|m~114 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~114feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~114 .is_wysiwyg = "true";
defparam \dp|register|m~114 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N3
cyclonev_lcell_comb \dp|register|m~82feeder (
// Equation(s):
// \dp|register|m~82feeder_combout  = ( \dp|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~82feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~82feeder .extended_lut = "off";
defparam \dp|register|m~82feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~82feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N4
dffeas \dp|register|m~82 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~82 .is_wysiwyg = "true";
defparam \dp|register|m~82 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N24
cyclonev_lcell_comb \dp|register|m~98feeder (
// Equation(s):
// \dp|register|m~98feeder_combout  = ( \dp|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~98feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~98feeder .extended_lut = "off";
defparam \dp|register|m~98feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~98feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N25
dffeas \dp|register|m~98 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~98feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~98 .is_wysiwyg = "true";
defparam \dp|register|m~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y17_N38
dffeas \dp|register|m~50 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~50 .is_wysiwyg = "true";
defparam \dp|register|m~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y17_N31
dffeas \dp|register|m~34 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~34 .is_wysiwyg = "true";
defparam \dp|register|m~34 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N54
cyclonev_lcell_comb \dp|register|m~18feeder (
// Equation(s):
// \dp|register|m~18feeder_combout  = ( \dp|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~18feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~18feeder .extended_lut = "off";
defparam \dp|register|m~18feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~18feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y17_N55
dffeas \dp|register|m~18 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~18feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~18 .is_wysiwyg = "true";
defparam \dp|register|m~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y15_N19
dffeas \dp|register|m~2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~2 .is_wysiwyg = "true";
defparam \dp|register|m~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N36
cyclonev_lcell_comb \dp|register|m~200 (
// Equation(s):
// \dp|register|m~200_combout  = ( !\instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[2]~2_combout  & ((!\instr_dec|w_addr[0]~4_combout  & (\dp|register|m~2_q )) # (\instr_dec|w_addr[0]~4_combout  & ((\dp|register|m~18_q ))))) # 
// (\instr_dec|w_addr[2]~2_combout  & (((\instr_dec|w_addr[0]~4_combout ))))) ) ) # ( \instr_dec|w_addr[1]~3_combout  & ( (!\instr_dec|w_addr[2]~2_combout  & (((!\instr_dec|w_addr[0]~4_combout  & ((\dp|register|m~34_q ))) # (\instr_dec|w_addr[0]~4_combout  & 
// (\dp|register|m~50_q ))))) # (\instr_dec|w_addr[2]~2_combout  & ((((\instr_dec|w_addr[0]~4_combout ))))) ) )

	.dataa(!\dp|register|m~50_q ),
	.datab(!\instr_dec|w_addr[2]~2_combout ),
	.datac(!\dp|register|m~34_q ),
	.datad(!\dp|register|m~18_q ),
	.datae(!\instr_dec|w_addr[1]~3_combout ),
	.dataf(!\instr_dec|w_addr[0]~4_combout ),
	.datag(!\dp|register|m~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~200 .extended_lut = "on";
defparam \dp|register|m~200 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \dp|register|m~200 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N9
cyclonev_lcell_comb \dp|register|m~66feeder (
// Equation(s):
// \dp|register|m~66feeder_combout  = ( \dp|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~66feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~66feeder .extended_lut = "off";
defparam \dp|register|m~66feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~66feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N10
dffeas \dp|register|m~66 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~66feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~66 .is_wysiwyg = "true";
defparam \dp|register|m~66 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N12
cyclonev_lcell_comb \dp|register|m~136 (
// Equation(s):
// \dp|register|m~136_combout  = ( !\instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[2]~2_combout  & (((\dp|register|m~200_combout )))) # (\instr_dec|w_addr[2]~2_combout  & ((!\dp|register|m~200_combout  & ((\dp|register|m~66_q ))) # 
// (\dp|register|m~200_combout  & (\dp|register|m~82_q ))))) ) ) # ( \instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[2]~2_combout  & (((\dp|register|m~200_combout )))) # (\instr_dec|w_addr[2]~2_combout  & ((!\dp|register|m~200_combout  & 
// ((\dp|register|m~98_q ))) # (\dp|register|m~200_combout  & (\dp|register|m~114_q ))))) ) )

	.dataa(!\dp|register|m~114_q ),
	.datab(!\dp|register|m~82_q ),
	.datac(!\dp|register|m~98_q ),
	.datad(!\instr_dec|w_addr[2]~2_combout ),
	.datae(!\instr_dec|w_addr[1]~3_combout ),
	.dataf(!\dp|register|m~200_combout ),
	.datag(!\dp|register|m~66_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~136 .extended_lut = "on";
defparam \dp|register|m~136 .lut_mask = 64'h000F000FFF33FF55;
defparam \dp|register|m~136 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N44
dffeas \dp|B|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|register|m~136_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|WideOr18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|B|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|B|out[2] .is_wysiwyg = "true";
defparam \dp|B|out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N3
cyclonev_lcell_comb \dp|multiplexer_B|val_B[2]~3 (
// Equation(s):
// \dp|multiplexer_B|val_B[2]~3_combout  = ( \dp|multiplexer_B|val_B[8]~1_combout  & ( \dp|multiplexer_B|val_B[8]~0_combout  & ( \dp|B|out [1] ) ) ) # ( !\dp|multiplexer_B|val_B[8]~1_combout  & ( \dp|multiplexer_B|val_B[8]~0_combout  & ( \dp|B|out [3] ) ) ) 
// # ( \dp|multiplexer_B|val_B[8]~1_combout  & ( !\dp|multiplexer_B|val_B[8]~0_combout  & ( \dp|B|out [2] ) ) ) # ( !\dp|multiplexer_B|val_B[8]~1_combout  & ( !\dp|multiplexer_B|val_B[8]~0_combout  & ( \instr_reg|ir [2] ) ) )

	.dataa(!\dp|B|out [3]),
	.datab(!\dp|B|out [2]),
	.datac(!\instr_reg|ir [2]),
	.datad(!\dp|B|out [1]),
	.datae(!\dp|multiplexer_B|val_B[8]~1_combout ),
	.dataf(!\dp|multiplexer_B|val_B[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|multiplexer_B|val_B[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|multiplexer_B|val_B[2]~3 .extended_lut = "off";
defparam \dp|multiplexer_B|val_B[2]~3 .lut_mask = 64'h0F0F3333555500FF;
defparam \dp|multiplexer_B|val_B[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N36
cyclonev_lcell_comb \dp|C|out[2]~feeder (
// Equation(s):
// \dp|C|out[2]~feeder_combout  = \dp|alu|Add0~9_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp|alu|Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|C|out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|C|out[2]~feeder .extended_lut = "off";
defparam \dp|C|out[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dp|C|out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N6
cyclonev_lcell_comb \dp|alu|Mux13~0 (
// Equation(s):
// \dp|alu|Mux13~0_combout  = ( \dp|A|out [2] & ( \dp|multiplexer_B|val_B[2]~3_combout  & ( (!\instr_reg|ir [11] & (!\control|state.sh_Rm1~q  & (\control|WideOr23~1_combout  & \control|WideOr23~0_combout ))) ) ) ) # ( \dp|A|out [2] & ( 
// !\dp|multiplexer_B|val_B[2]~3_combout  & ( \instr_reg|ir [11] ) ) ) # ( !\dp|A|out [2] & ( !\dp|multiplexer_B|val_B[2]~3_combout  & ( \instr_reg|ir [11] ) ) )

	.dataa(!\instr_reg|ir [11]),
	.datab(!\control|state.sh_Rm1~q ),
	.datac(!\control|WideOr23~1_combout ),
	.datad(!\control|WideOr23~0_combout ),
	.datae(!\dp|A|out [2]),
	.dataf(!\dp|multiplexer_B|val_B[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|alu|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|alu|Mux13~0 .extended_lut = "off";
defparam \dp|alu|Mux13~0 .lut_mask = 64'h5555555500000008;
defparam \dp|alu|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y16_N37
dffeas \dp|C|out[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|C|out[2]~feeder_combout ),
	.asdata(\dp|alu|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instr_reg|ir [12]),
	.ena(\control|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|C|out[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|C|out[2]~DUPLICATE .is_wysiwyg = "true";
defparam \dp|C|out[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y16_N14
dffeas \instr_reg|ir[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a1 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_reg|ir[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg|ir[1]~DUPLICATE .is_wysiwyg = "true";
defparam \instr_reg|ir[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N27
cyclonev_lcell_comb \dp|Mux14~0 (
// Equation(s):
// \dp|Mux14~0_combout  = ( \instr_reg|ir[1]~DUPLICATE_q  & ( \ram|m_rtl_0|auto_generated|ram_block1a1  & ( ((\dp|C|out [1]) # (\control|wb_sel~0_combout )) # (\control|state.LDR_5~q ) ) ) ) # ( !\instr_reg|ir[1]~DUPLICATE_q  & ( 
// \ram|m_rtl_0|auto_generated|ram_block1a1  & ( ((!\control|wb_sel~0_combout  & \dp|C|out [1])) # (\control|state.LDR_5~q ) ) ) ) # ( \instr_reg|ir[1]~DUPLICATE_q  & ( !\ram|m_rtl_0|auto_generated|ram_block1a1  & ( (!\control|state.LDR_5~q  & ((\dp|C|out 
// [1]) # (\control|wb_sel~0_combout ))) ) ) ) # ( !\instr_reg|ir[1]~DUPLICATE_q  & ( !\ram|m_rtl_0|auto_generated|ram_block1a1  & ( (!\control|state.LDR_5~q  & (!\control|wb_sel~0_combout  & \dp|C|out [1])) ) ) )

	.dataa(!\control|state.LDR_5~q ),
	.datab(gnd),
	.datac(!\control|wb_sel~0_combout ),
	.datad(!\dp|C|out [1]),
	.datae(!\instr_reg|ir[1]~DUPLICATE_q ),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|Mux14~0 .extended_lut = "off";
defparam \dp|Mux14~0 .lut_mask = 64'h00A00AAA55F55FFF;
defparam \dp|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N12
cyclonev_lcell_comb \dp|register|m~113feeder (
// Equation(s):
// \dp|register|m~113feeder_combout  = ( \dp|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~113feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~113feeder .extended_lut = "off";
defparam \dp|register|m~113feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~113feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N14
dffeas \dp|register|m~113 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~113feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~113 .is_wysiwyg = "true";
defparam \dp|register|m~113 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N48
cyclonev_lcell_comb \dp|register|m~81feeder (
// Equation(s):
// \dp|register|m~81feeder_combout  = ( \dp|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~81feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~81feeder .extended_lut = "off";
defparam \dp|register|m~81feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~81feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y15_N49
dffeas \dp|register|m~81 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~81feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~81 .is_wysiwyg = "true";
defparam \dp|register|m~81 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N21
cyclonev_lcell_comb \dp|register|m~97feeder (
// Equation(s):
// \dp|register|m~97feeder_combout  = ( \dp|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~97feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~97feeder .extended_lut = "off";
defparam \dp|register|m~97feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~97feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N23
dffeas \dp|register|m~97 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~97feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~97 .is_wysiwyg = "true";
defparam \dp|register|m~97 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N51
cyclonev_lcell_comb \dp|register|m~17feeder (
// Equation(s):
// \dp|register|m~17feeder_combout  = ( \dp|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~17feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~17feeder .extended_lut = "off";
defparam \dp|register|m~17feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~17feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N53
dffeas \dp|register|m~17 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~17feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~17 .is_wysiwyg = "true";
defparam \dp|register|m~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y14_N32
dffeas \dp|register|m~49 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~49 .is_wysiwyg = "true";
defparam \dp|register|m~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y17_N43
dffeas \dp|register|m~33 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~33 .is_wysiwyg = "true";
defparam \dp|register|m~33 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N57
cyclonev_lcell_comb \dp|register|m~1feeder (
// Equation(s):
// \dp|register|m~1feeder_combout  = ( \dp|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~1feeder .extended_lut = "off";
defparam \dp|register|m~1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N59
dffeas \dp|register|m~1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~1 .is_wysiwyg = "true";
defparam \dp|register|m~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N30
cyclonev_lcell_comb \dp|register|m~196 (
// Equation(s):
// \dp|register|m~196_combout  = ( !\instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[0]~4_combout  & (((\dp|register|m~1_q  & !\instr_dec|w_addr[2]~2_combout )))) # (\instr_dec|w_addr[0]~4_combout  & (((\instr_dec|w_addr[2]~2_combout )) # 
// (\dp|register|m~17_q )))) ) ) # ( \instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[0]~4_combout  & (((\dp|register|m~33_q  & !\instr_dec|w_addr[2]~2_combout )))) # (\instr_dec|w_addr[0]~4_combout  & (((\instr_dec|w_addr[2]~2_combout )) # 
// (\dp|register|m~49_q )))) ) )

	.dataa(!\dp|register|m~17_q ),
	.datab(!\dp|register|m~49_q ),
	.datac(!\dp|register|m~33_q ),
	.datad(!\instr_dec|w_addr[0]~4_combout ),
	.datae(!\instr_dec|w_addr[1]~3_combout ),
	.dataf(!\instr_dec|w_addr[2]~2_combout ),
	.datag(!\dp|register|m~1_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~196 .extended_lut = "on";
defparam \dp|register|m~196 .lut_mask = 64'h0F550F3300FF00FF;
defparam \dp|register|m~196 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N8
dffeas \dp|register|m~65 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~65 .is_wysiwyg = "true";
defparam \dp|register|m~65 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N45
cyclonev_lcell_comb \dp|register|m~132 (
// Equation(s):
// \dp|register|m~132_combout  = ( !\instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[2]~2_combout  & (((\dp|register|m~196_combout )))) # (\instr_dec|w_addr[2]~2_combout  & ((!\dp|register|m~196_combout  & ((\dp|register|m~65_q ))) # 
// (\dp|register|m~196_combout  & (\dp|register|m~81_q ))))) ) ) # ( \instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[2]~2_combout  & (((\dp|register|m~196_combout )))) # (\instr_dec|w_addr[2]~2_combout  & ((!\dp|register|m~196_combout  & 
// ((\dp|register|m~97_q ))) # (\dp|register|m~196_combout  & (\dp|register|m~113_q ))))) ) )

	.dataa(!\dp|register|m~113_q ),
	.datab(!\dp|register|m~81_q ),
	.datac(!\dp|register|m~97_q ),
	.datad(!\instr_dec|w_addr[2]~2_combout ),
	.datae(!\instr_dec|w_addr[1]~3_combout ),
	.dataf(!\dp|register|m~196_combout ),
	.datag(!\dp|register|m~65_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~132 .extended_lut = "on";
defparam \dp|register|m~132 .lut_mask = 64'h000F000FFF33FF55;
defparam \dp|register|m~132 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N29
dffeas \dp|B|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|register|m~132_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|WideOr18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|B|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|B|out[1] .is_wysiwyg = "true";
defparam \dp|B|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y16_N13
dffeas \instr_reg|ir[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a1 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_reg|ir [1]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg|ir[1] .is_wysiwyg = "true";
defparam \instr_reg|ir[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N45
cyclonev_lcell_comb \dp|multiplexer_B|val_B[1]~2 (
// Equation(s):
// \dp|multiplexer_B|val_B[1]~2_combout  = ( \dp|multiplexer_B|val_B[8]~1_combout  & ( \dp|multiplexer_B|val_B[8]~0_combout  & ( \dp|B|out [0] ) ) ) # ( !\dp|multiplexer_B|val_B[8]~1_combout  & ( \dp|multiplexer_B|val_B[8]~0_combout  & ( \dp|B|out [2] ) ) ) 
// # ( \dp|multiplexer_B|val_B[8]~1_combout  & ( !\dp|multiplexer_B|val_B[8]~0_combout  & ( \dp|B|out [1] ) ) ) # ( !\dp|multiplexer_B|val_B[8]~1_combout  & ( !\dp|multiplexer_B|val_B[8]~0_combout  & ( \instr_reg|ir [1] ) ) )

	.dataa(!\dp|B|out [1]),
	.datab(!\dp|B|out [0]),
	.datac(!\dp|B|out [2]),
	.datad(!\instr_reg|ir [1]),
	.datae(!\dp|multiplexer_B|val_B[8]~1_combout ),
	.dataf(!\dp|multiplexer_B|val_B[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|multiplexer_B|val_B[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|multiplexer_B|val_B[1]~2 .extended_lut = "off";
defparam \dp|multiplexer_B|val_B[1]~2 .lut_mask = 64'h00FF55550F0F3333;
defparam \dp|multiplexer_B|val_B[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N0
cyclonev_lcell_comb \dp|C|out[1]~feeder (
// Equation(s):
// \dp|C|out[1]~feeder_combout  = ( \dp|alu|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|alu|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|C|out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|C|out[1]~feeder .extended_lut = "off";
defparam \dp|C|out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|C|out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N33
cyclonev_lcell_comb \dp|alu|Mux14~0 (
// Equation(s):
// \dp|alu|Mux14~0_combout  = ( \dp|A|out [1] & ( \dp|multiplexer_B|val_B[1]~2_combout  & ( (!\control|state.sh_Rm1~q  & (\control|WideOr23~1_combout  & (\control|WideOr23~0_combout  & !\instr_reg|ir [11]))) ) ) ) # ( \dp|A|out [1] & ( 
// !\dp|multiplexer_B|val_B[1]~2_combout  & ( \instr_reg|ir [11] ) ) ) # ( !\dp|A|out [1] & ( !\dp|multiplexer_B|val_B[1]~2_combout  & ( \instr_reg|ir [11] ) ) )

	.dataa(!\control|state.sh_Rm1~q ),
	.datab(!\control|WideOr23~1_combout ),
	.datac(!\control|WideOr23~0_combout ),
	.datad(!\instr_reg|ir [11]),
	.datae(!\dp|A|out [1]),
	.dataf(!\dp|multiplexer_B|val_B[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|alu|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|alu|Mux14~0 .extended_lut = "off";
defparam \dp|alu|Mux14~0 .lut_mask = 64'h00FF00FF00000200;
defparam \dp|alu|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N2
dffeas \dp|C|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|C|out[1]~feeder_combout ),
	.asdata(\dp|alu|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instr_reg|ir [12]),
	.ena(\control|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|C|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|C|out[1] .is_wysiwyg = "true";
defparam \dp|C|out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N45
cyclonev_lcell_comb \instr_reg|ir[7]~feeder (
// Equation(s):
// \instr_reg|ir[7]~feeder_combout  = ( \ram|m_rtl_0|auto_generated|ram_block1a7  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_reg|ir[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_reg|ir[7]~feeder .extended_lut = "off";
defparam \instr_reg|ir[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instr_reg|ir[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N47
dffeas \instr_reg|ir[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instr_reg|ir[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_reg|ir [7]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg|ir[7] .is_wysiwyg = "true";
defparam \instr_reg|ir[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N3
cyclonev_lcell_comb \dp|Mux7~0 (
// Equation(s):
// \dp|Mux7~0_combout  = ( \dp|C|out [8] & ( \ram|m_rtl_0|auto_generated|ram_block1a8  & ( ((!\control|wb_sel~0_combout ) # (\instr_reg|ir [7])) # (\control|state.LDR_5~q ) ) ) ) # ( !\dp|C|out [8] & ( \ram|m_rtl_0|auto_generated|ram_block1a8  & ( 
// ((\instr_reg|ir [7] & \control|wb_sel~0_combout )) # (\control|state.LDR_5~q ) ) ) ) # ( \dp|C|out [8] & ( !\ram|m_rtl_0|auto_generated|ram_block1a8  & ( (!\control|state.LDR_5~q  & ((!\control|wb_sel~0_combout ) # (\instr_reg|ir [7]))) ) ) ) # ( 
// !\dp|C|out [8] & ( !\ram|m_rtl_0|auto_generated|ram_block1a8  & ( (!\control|state.LDR_5~q  & (\instr_reg|ir [7] & \control|wb_sel~0_combout )) ) ) )

	.dataa(!\control|state.LDR_5~q ),
	.datab(gnd),
	.datac(!\instr_reg|ir [7]),
	.datad(!\control|wb_sel~0_combout ),
	.datae(!\dp|C|out [8]),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|Mux7~0 .extended_lut = "off";
defparam \dp|Mux7~0 .lut_mask = 64'h000AAA0A555FFF5F;
defparam \dp|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y15_N43
dffeas \dp|register|m~120 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~120 .is_wysiwyg = "true";
defparam \dp|register|m~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y15_N25
dffeas \dp|register|m~88 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~88 .is_wysiwyg = "true";
defparam \dp|register|m~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y17_N4
dffeas \dp|register|m~104 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~104 .is_wysiwyg = "true";
defparam \dp|register|m~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y17_N2
dffeas \dp|register|m~56 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~56 .is_wysiwyg = "true";
defparam \dp|register|m~56 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N33
cyclonev_lcell_comb \dp|register|m~24feeder (
// Equation(s):
// \dp|register|m~24feeder_combout  = ( \dp|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~24feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~24feeder .extended_lut = "off";
defparam \dp|register|m~24feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~24feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y17_N35
dffeas \dp|register|m~24 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~24feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~24 .is_wysiwyg = "true";
defparam \dp|register|m~24 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y17_N24
cyclonev_lcell_comb \dp|register|m~40feeder (
// Equation(s):
// \dp|register|m~40feeder_combout  = ( \dp|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~40feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~40feeder .extended_lut = "off";
defparam \dp|register|m~40feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~40feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y17_N25
dffeas \dp|register|m~40 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~40feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~40 .is_wysiwyg = "true";
defparam \dp|register|m~40 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y17_N27
cyclonev_lcell_comb \dp|register|m~8feeder (
// Equation(s):
// \dp|register|m~8feeder_combout  = ( \dp|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~8feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~8feeder .extended_lut = "off";
defparam \dp|register|m~8feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~8feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y17_N28
dffeas \dp|register|m~8 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~8 .is_wysiwyg = "true";
defparam \dp|register|m~8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N0
cyclonev_lcell_comb \dp|register|m~224 (
// Equation(s):
// \dp|register|m~224_combout  = ( !\instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[0]~4_combout  & (((\dp|register|m~8_q  & !\instr_dec|w_addr[2]~2_combout )))) # (\instr_dec|w_addr[0]~4_combout  & (((\instr_dec|w_addr[2]~2_combout )) # 
// (\dp|register|m~24_q )))) ) ) # ( \instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[0]~4_combout  & (((\dp|register|m~40_q  & !\instr_dec|w_addr[2]~2_combout )))) # (\instr_dec|w_addr[0]~4_combout  & (((\instr_dec|w_addr[2]~2_combout )) # 
// (\dp|register|m~56_q )))) ) )

	.dataa(!\dp|register|m~56_q ),
	.datab(!\dp|register|m~24_q ),
	.datac(!\dp|register|m~40_q ),
	.datad(!\instr_dec|w_addr[0]~4_combout ),
	.datae(!\instr_dec|w_addr[1]~3_combout ),
	.dataf(!\instr_dec|w_addr[2]~2_combout ),
	.datag(!\dp|register|m~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~224 .extended_lut = "on";
defparam \dp|register|m~224 .lut_mask = 64'h0F330F5500FF00FF;
defparam \dp|register|m~224 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N46
dffeas \dp|register|m~72 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~72 .is_wysiwyg = "true";
defparam \dp|register|m~72 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N18
cyclonev_lcell_comb \dp|register|m~160 (
// Equation(s):
// \dp|register|m~160_combout  = ( !\instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[2]~2_combout  & (((\dp|register|m~224_combout )))) # (\instr_dec|w_addr[2]~2_combout  & ((!\dp|register|m~224_combout  & ((\dp|register|m~72_q ))) # 
// (\dp|register|m~224_combout  & (\dp|register|m~88_q ))))) ) ) # ( \instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[2]~2_combout  & (((\dp|register|m~224_combout )))) # (\instr_dec|w_addr[2]~2_combout  & ((!\dp|register|m~224_combout  & 
// ((\dp|register|m~104_q ))) # (\dp|register|m~224_combout  & (\dp|register|m~120_q ))))) ) )

	.dataa(!\dp|register|m~120_q ),
	.datab(!\dp|register|m~88_q ),
	.datac(!\dp|register|m~104_q ),
	.datad(!\instr_dec|w_addr[2]~2_combout ),
	.datae(!\instr_dec|w_addr[1]~3_combout ),
	.dataf(!\dp|register|m~224_combout ),
	.datag(!\dp|register|m~72_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~160 .extended_lut = "on";
defparam \dp|register|m~160 .lut_mask = 64'h000F000FFF33FF55;
defparam \dp|register|m~160 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N50
dffeas \dp|B|out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|register|m~160_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|WideOr18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|B|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|B|out[8] .is_wysiwyg = "true";
defparam \dp|B|out[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N51
cyclonev_lcell_comb \dp|multiplexer_B|val_B[7]~8 (
// Equation(s):
// \dp|multiplexer_B|val_B[7]~8_combout  = ( \dp|multiplexer_B|val_B[8]~1_combout  & ( \dp|multiplexer_B|val_B[8]~0_combout  & ( \dp|B|out [6] ) ) ) # ( !\dp|multiplexer_B|val_B[8]~1_combout  & ( \dp|multiplexer_B|val_B[8]~0_combout  & ( \dp|B|out [8] ) ) ) 
// # ( \dp|multiplexer_B|val_B[8]~1_combout  & ( !\dp|multiplexer_B|val_B[8]~0_combout  & ( \dp|B|out [7] ) ) ) # ( !\dp|multiplexer_B|val_B[8]~1_combout  & ( !\dp|multiplexer_B|val_B[8]~0_combout  & ( \instr_reg|ir [4] ) ) )

	.dataa(!\dp|B|out [8]),
	.datab(!\dp|B|out [7]),
	.datac(!\instr_reg|ir [4]),
	.datad(!\dp|B|out [6]),
	.datae(!\dp|multiplexer_B|val_B[8]~1_combout ),
	.dataf(!\dp|multiplexer_B|val_B[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|multiplexer_B|val_B[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|multiplexer_B|val_B[7]~8 .extended_lut = "off";
defparam \dp|multiplexer_B|val_B[7]~8 .lut_mask = 64'h0F0F3333555500FF;
defparam \dp|multiplexer_B|val_B[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N24
cyclonev_lcell_comb \dp|C|out[7]~feeder (
// Equation(s):
// \dp|C|out[7]~feeder_combout  = ( \dp|alu|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|alu|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|C|out[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|C|out[7]~feeder .extended_lut = "off";
defparam \dp|C|out[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|C|out[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N24
cyclonev_lcell_comb \dp|alu|Mux8~0 (
// Equation(s):
// \dp|alu|Mux8~0_combout  = ( \dp|A|out [7] & ( \dp|multiplexer_B|val_B[7]~8_combout  & ( (!\instr_reg|ir [11] & (!\control|state.sh_Rm1~q  & (\control|WideOr23~1_combout  & \control|WideOr23~0_combout ))) ) ) ) # ( \dp|A|out [7] & ( 
// !\dp|multiplexer_B|val_B[7]~8_combout  & ( \instr_reg|ir [11] ) ) ) # ( !\dp|A|out [7] & ( !\dp|multiplexer_B|val_B[7]~8_combout  & ( \instr_reg|ir [11] ) ) )

	.dataa(!\instr_reg|ir [11]),
	.datab(!\control|state.sh_Rm1~q ),
	.datac(!\control|WideOr23~1_combout ),
	.datad(!\control|WideOr23~0_combout ),
	.datae(!\dp|A|out [7]),
	.dataf(!\dp|multiplexer_B|val_B[7]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|alu|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|alu|Mux8~0 .extended_lut = "off";
defparam \dp|alu|Mux8~0 .lut_mask = 64'h5555555500000008;
defparam \dp|alu|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y16_N25
dffeas \dp|C|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|C|out[7]~feeder_combout ),
	.asdata(\dp|alu|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instr_reg|ir [12]),
	.ena(\control|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|C|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|C|out[7] .is_wysiwyg = "true";
defparam \dp|C|out[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N15
cyclonev_lcell_comb \control|WideOr25~2 (
// Equation(s):
// \control|WideOr25~2_combout  = ( \control|state.LDR_3~q  ) # ( !\control|state.LDR_3~q  & ( ((\control|state.STR_1~q ) # (\control|state.STR_2~q )) # (\control|state.STRy~q ) ) )

	.dataa(!\control|state.STRy~q ),
	.datab(!\control|state.STR_2~q ),
	.datac(!\control|state.STR_1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|state.LDR_3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr25~2 .extended_lut = "off";
defparam \control|WideOr25~2 .lut_mask = 64'h7F7F7F7FFFFFFFFF;
defparam \control|WideOr25~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y17_N11
dffeas \dar|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|C|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|WideOr25~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dar|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dar|out[7] .is_wysiwyg = "true";
defparam \dar|out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N30
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( \PC|out [0] ) + ( VCC ) + ( !VCC ))
// \Add0~2  = CARRY(( \PC|out [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|out [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N4
cyclonev_io_ibuf \start_pc[0]~input (
	.i(start_pc[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[0]~input_o ));
// synopsys translate_off
defparam \start_pc[0]~input .bus_hold = "false";
defparam \start_pc[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N6
cyclonev_lcell_comb \control|always0~2 (
// Equation(s):
// \control|always0~2_combout  = ( !\instr_reg|ir [11] & ( (!\instr_reg|ir [13] & \instr_reg|ir [12]) ) )

	.dataa(!\instr_reg|ir [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instr_reg|ir [12]),
	.datae(gnd),
	.dataf(!\instr_reg|ir [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|always0~2 .extended_lut = "off";
defparam \control|always0~2 .lut_mask = 64'h00AA00AA00000000;
defparam \control|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N45
cyclonev_lcell_comb \control|state~53 (
// Equation(s):
// \control|state~53_combout  = ( \rst_n~input_o  & ( \control|state.Decode~q  & ( (\instr_reg|ir [14] & (\instr_reg|ir [15] & \control|always0~2_combout )) ) ) )

	.dataa(!\instr_reg|ir [14]),
	.datab(!\instr_reg|ir [15]),
	.datac(!\control|always0~2_combout ),
	.datad(gnd),
	.datae(!\rst_n~input_o ),
	.dataf(!\control|state.Decode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|state~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|state~53 .extended_lut = "off";
defparam \control|state~53 .lut_mask = 64'h0000000000000101;
defparam \control|state~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y16_N47
dffeas \control|state.WriteImm8 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|state~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.WriteImm8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.WriteImm8 .is_wysiwyg = "true";
defparam \control|state.WriteImm8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N0
cyclonev_lcell_comb \control|WideOr26~0 (
// Equation(s):
// \control|WideOr26~0_combout  = ( !\control|state.WriteImm8~q  & ( !\control|state.Fetch~q  & ( (!\control|state.Write_final~q  & (!\control|state.Decode~q  & (!\control|state.Load_IR~q  & !\control|state.Write_sh~q ))) ) ) )

	.dataa(!\control|state.Write_final~q ),
	.datab(!\control|state.Decode~q ),
	.datac(!\control|state.Load_IR~q ),
	.datad(!\control|state.Write_sh~q ),
	.datae(!\control|state.WriteImm8~q ),
	.dataf(!\control|state.Fetch~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr26~0 .extended_lut = "off";
defparam \control|WideOr26~0 .lut_mask = 64'h8000000000000000;
defparam \control|WideOr26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N57
cyclonev_lcell_comb \control|WideOr27 (
// Equation(s):
// \control|WideOr27~combout  = ( !\control|state.Fetch2~q  & ( \control|WideOr26~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|WideOr26~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|state.Fetch2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr27~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr27 .extended_lut = "off";
defparam \control|WideOr27 .lut_mask = 64'h0F0F0F0F00000000;
defparam \control|WideOr27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y17_N32
dffeas \PC|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(\start_pc[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|WideOr27~combout ),
	.ena(\control|WideOr26~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[0] .is_wysiwyg = "true";
defparam \PC|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N33
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \PC|out [1] ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( \PC|out [1] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|out [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N38
cyclonev_io_ibuf \start_pc[1]~input (
	.i(start_pc[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[1]~input_o ));
// synopsys translate_off
defparam \start_pc[1]~input .bus_hold = "false";
defparam \start_pc[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X80_Y17_N35
dffeas \PC|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(\start_pc[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|WideOr27~combout ),
	.ena(\control|WideOr26~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[1] .is_wysiwyg = "true";
defparam \PC|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N36
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \PC|out [2] ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( \PC|out [2] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|out [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N61
cyclonev_io_ibuf \start_pc[2]~input (
	.i(start_pc[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[2]~input_o ));
// synopsys translate_off
defparam \start_pc[2]~input .bus_hold = "false";
defparam \start_pc[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X80_Y17_N38
dffeas \PC|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(\start_pc[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|WideOr27~combout ),
	.ena(\control|WideOr26~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[2] .is_wysiwyg = "true";
defparam \PC|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N39
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \PC|out [3] ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( \PC|out [3] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N38
cyclonev_io_ibuf \start_pc[3]~input (
	.i(start_pc[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[3]~input_o ));
// synopsys translate_off
defparam \start_pc[3]~input .bus_hold = "false";
defparam \start_pc[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X80_Y17_N41
dffeas \PC|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(\start_pc[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|WideOr27~combout ),
	.ena(\control|WideOr26~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[3] .is_wysiwyg = "true";
defparam \PC|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N42
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( \PC|out [4] ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( \PC|out [4] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|out [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N38
cyclonev_io_ibuf \start_pc[4]~input (
	.i(start_pc[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[4]~input_o ));
// synopsys translate_off
defparam \start_pc[4]~input .bus_hold = "false";
defparam \start_pc[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X80_Y17_N44
dffeas \PC|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(\start_pc[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|WideOr27~combout ),
	.ena(\control|WideOr26~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[4] .is_wysiwyg = "true";
defparam \PC|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N45
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( \PC|out [5] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( \PC|out [5] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|out [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N55
cyclonev_io_ibuf \start_pc[5]~input (
	.i(start_pc[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[5]~input_o ));
// synopsys translate_off
defparam \start_pc[5]~input .bus_hold = "false";
defparam \start_pc[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X80_Y17_N46
dffeas \PC|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(\start_pc[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|WideOr27~combout ),
	.ena(\control|WideOr26~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[5] .is_wysiwyg = "true";
defparam \PC|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N48
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( \PC|out [6] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( \PC|out [6] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|out [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N21
cyclonev_io_ibuf \start_pc[6]~input (
	.i(start_pc[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[6]~input_o ));
// synopsys translate_off
defparam \start_pc[6]~input .bus_hold = "false";
defparam \start_pc[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X80_Y17_N50
dffeas \PC|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(\start_pc[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|WideOr27~combout ),
	.ena(\control|WideOr26~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[6] .is_wysiwyg = "true";
defparam \PC|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N51
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( \PC|out [7] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|out [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N44
cyclonev_io_ibuf \start_pc[7]~input (
	.i(start_pc[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[7]~input_o ));
// synopsys translate_off
defparam \start_pc[7]~input .bus_hold = "false";
defparam \start_pc[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X80_Y17_N53
dffeas \PC|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(\start_pc[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|WideOr27~combout ),
	.ena(\control|WideOr26~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|out[7] .is_wysiwyg = "true";
defparam \PC|out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N9
cyclonev_lcell_comb \ram_w_addr[7]~7 (
// Equation(s):
// \ram_w_addr[7]~7_combout  = ( \dar|out [7] & ( \PC|out [7] ) ) # ( !\dar|out [7] & ( \PC|out [7] & ( (!\control|state.Load_IR~q  & (\control|WideOr25~1_combout  & (!\control|state.Halt~q  & \control|WideOr25~0_combout ))) ) ) ) # ( \dar|out [7] & ( 
// !\PC|out [7] & ( ((!\control|WideOr25~1_combout ) # ((!\control|WideOr25~0_combout ) # (\control|state.Halt~q ))) # (\control|state.Load_IR~q ) ) ) )

	.dataa(!\control|state.Load_IR~q ),
	.datab(!\control|WideOr25~1_combout ),
	.datac(!\control|state.Halt~q ),
	.datad(!\control|WideOr25~0_combout ),
	.datae(!\dar|out [7]),
	.dataf(!\PC|out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_w_addr[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_w_addr[7]~7 .extended_lut = "off";
defparam \ram_w_addr[7]~7 .lut_mask = 64'h0000FFDF0020FFFF;
defparam \ram_w_addr[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y17_N35
dffeas \instr_reg|ir[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a6 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_reg|ir [6]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg|ir[6] .is_wysiwyg = "true";
defparam \instr_reg|ir[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N33
cyclonev_lcell_comb \dp|Mux9~0 (
// Equation(s):
// \dp|Mux9~0_combout  = ( \ram|m_rtl_0|auto_generated|ram_block1a6  & ( \dp|C|out [6] & ( ((!\control|wb_sel~0_combout ) # (\control|state.LDR_5~q )) # (\instr_reg|ir [6]) ) ) ) # ( !\ram|m_rtl_0|auto_generated|ram_block1a6  & ( \dp|C|out [6] & ( 
// (!\control|state.LDR_5~q  & ((!\control|wb_sel~0_combout ) # (\instr_reg|ir [6]))) ) ) ) # ( \ram|m_rtl_0|auto_generated|ram_block1a6  & ( !\dp|C|out [6] & ( ((\instr_reg|ir [6] & \control|wb_sel~0_combout )) # (\control|state.LDR_5~q ) ) ) ) # ( 
// !\ram|m_rtl_0|auto_generated|ram_block1a6  & ( !\dp|C|out [6] & ( (\instr_reg|ir [6] & (\control|wb_sel~0_combout  & !\control|state.LDR_5~q )) ) ) )

	.dataa(!\instr_reg|ir [6]),
	.datab(gnd),
	.datac(!\control|wb_sel~0_combout ),
	.datad(!\control|state.LDR_5~q ),
	.datae(!\ram|m_rtl_0|auto_generated|ram_block1a6 ),
	.dataf(!\dp|C|out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|Mux9~0 .extended_lut = "off";
defparam \dp|Mux9~0 .lut_mask = 64'h050005FFF500F5FF;
defparam \dp|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N3
cyclonev_lcell_comb \dp|register|m~118feeder (
// Equation(s):
// \dp|register|m~118feeder_combout  = ( \dp|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~118feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~118feeder .extended_lut = "off";
defparam \dp|register|m~118feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~118feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N4
dffeas \dp|register|m~118 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~118feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~118 .is_wysiwyg = "true";
defparam \dp|register|m~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y15_N23
dffeas \dp|register|m~102 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~102 .is_wysiwyg = "true";
defparam \dp|register|m~102 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N9
cyclonev_lcell_comb \dp|register|m~86feeder (
// Equation(s):
// \dp|register|m~86feeder_combout  = ( \dp|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~86feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~86feeder .extended_lut = "off";
defparam \dp|register|m~86feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~86feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y15_N11
dffeas \dp|register|m~86 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~86 .is_wysiwyg = "true";
defparam \dp|register|m~86 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N51
cyclonev_lcell_comb \dp|register|m~22feeder (
// Equation(s):
// \dp|register|m~22feeder_combout  = ( \dp|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~22feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~22feeder .extended_lut = "off";
defparam \dp|register|m~22feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~22feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y17_N53
dffeas \dp|register|m~22 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~22feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~22 .is_wysiwyg = "true";
defparam \dp|register|m~22 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N33
cyclonev_lcell_comb \dp|register|m~54feeder (
// Equation(s):
// \dp|register|m~54feeder_combout  = ( \dp|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~54feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~54feeder .extended_lut = "off";
defparam \dp|register|m~54feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~54feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y15_N34
dffeas \dp|register|m~54 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~54feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~54 .is_wysiwyg = "true";
defparam \dp|register|m~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y17_N35
dffeas \dp|register|m~38 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~38 .is_wysiwyg = "true";
defparam \dp|register|m~38 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N48
cyclonev_lcell_comb \dp|register|m~6feeder (
// Equation(s):
// \dp|register|m~6feeder_combout  = ( \dp|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~6feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~6feeder .extended_lut = "off";
defparam \dp|register|m~6feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~6feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y15_N50
dffeas \dp|register|m~6 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~6feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~6 .is_wysiwyg = "true";
defparam \dp|register|m~6 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N48
cyclonev_lcell_comb \dp|register|m~216 (
// Equation(s):
// \dp|register|m~216_combout  = ( !\instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[0]~4_combout  & (((\dp|register|m~6_q  & !\instr_dec|w_addr[2]~2_combout )))) # (\instr_dec|w_addr[0]~4_combout  & (((\instr_dec|w_addr[2]~2_combout )) # 
// (\dp|register|m~22_q )))) ) ) # ( \instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[0]~4_combout  & (((\dp|register|m~38_q  & !\instr_dec|w_addr[2]~2_combout )))) # (\instr_dec|w_addr[0]~4_combout  & (((\instr_dec|w_addr[2]~2_combout )) # 
// (\dp|register|m~54_q )))) ) )

	.dataa(!\dp|register|m~22_q ),
	.datab(!\dp|register|m~54_q ),
	.datac(!\dp|register|m~38_q ),
	.datad(!\instr_dec|w_addr[0]~4_combout ),
	.datae(!\instr_dec|w_addr[1]~3_combout ),
	.dataf(!\instr_dec|w_addr[2]~2_combout ),
	.datag(!\dp|register|m~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~216 .extended_lut = "on";
defparam \dp|register|m~216 .lut_mask = 64'h0F550F3300FF00FF;
defparam \dp|register|m~216 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N57
cyclonev_lcell_comb \dp|register|m~70feeder (
// Equation(s):
// \dp|register|m~70feeder_combout  = ( \dp|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~70feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~70feeder .extended_lut = "off";
defparam \dp|register|m~70feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~70feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N59
dffeas \dp|register|m~70 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~70feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~70 .is_wysiwyg = "true";
defparam \dp|register|m~70 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N54
cyclonev_lcell_comb \dp|register|m~152 (
// Equation(s):
// \dp|register|m~152_combout  = ( !\instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[2]~2_combout  & (((\dp|register|m~216_combout )))) # (\instr_dec|w_addr[2]~2_combout  & ((!\dp|register|m~216_combout  & (\dp|register|m~70_q )) # 
// (\dp|register|m~216_combout  & ((\dp|register|m~86_q )))))) ) ) # ( \instr_dec|w_addr[1]~3_combout  & ( (!\instr_dec|w_addr[2]~2_combout  & ((((\dp|register|m~216_combout ))))) # (\instr_dec|w_addr[2]~2_combout  & (((!\dp|register|m~216_combout  & 
// ((\dp|register|m~102_q ))) # (\dp|register|m~216_combout  & (\dp|register|m~118_q ))))) ) )

	.dataa(!\dp|register|m~118_q ),
	.datab(!\instr_dec|w_addr[2]~2_combout ),
	.datac(!\dp|register|m~102_q ),
	.datad(!\dp|register|m~86_q ),
	.datae(!\instr_dec|w_addr[1]~3_combout ),
	.dataf(!\dp|register|m~216_combout ),
	.datag(!\dp|register|m~70_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~152 .extended_lut = "on";
defparam \dp|register|m~152 .lut_mask = 64'h03030303CCFFDDDD;
defparam \dp|register|m~152 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N38
dffeas \dp|B|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|register|m~152_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|WideOr18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|B|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|B|out[6] .is_wysiwyg = "true";
defparam \dp|B|out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N24
cyclonev_lcell_comb \dp|multiplexer_B|val_B[6]~7 (
// Equation(s):
// \dp|multiplexer_B|val_B[6]~7_combout  = ( \dp|B|out [7] & ( \dp|multiplexer_B|val_B[8]~0_combout  & ( (!\dp|multiplexer_B|val_B[8]~1_combout ) # (\dp|B|out [5]) ) ) ) # ( !\dp|B|out [7] & ( \dp|multiplexer_B|val_B[8]~0_combout  & ( (\dp|B|out [5] & 
// \dp|multiplexer_B|val_B[8]~1_combout ) ) ) ) # ( \dp|B|out [7] & ( !\dp|multiplexer_B|val_B[8]~0_combout  & ( (!\dp|multiplexer_B|val_B[8]~1_combout  & ((\instr_reg|ir [4]))) # (\dp|multiplexer_B|val_B[8]~1_combout  & (\dp|B|out [6])) ) ) ) # ( !\dp|B|out 
// [7] & ( !\dp|multiplexer_B|val_B[8]~0_combout  & ( (!\dp|multiplexer_B|val_B[8]~1_combout  & ((\instr_reg|ir [4]))) # (\dp|multiplexer_B|val_B[8]~1_combout  & (\dp|B|out [6])) ) ) )

	.dataa(!\dp|B|out [6]),
	.datab(!\dp|B|out [5]),
	.datac(!\dp|multiplexer_B|val_B[8]~1_combout ),
	.datad(!\instr_reg|ir [4]),
	.datae(!\dp|B|out [7]),
	.dataf(!\dp|multiplexer_B|val_B[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|multiplexer_B|val_B[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|multiplexer_B|val_B[6]~7 .extended_lut = "off";
defparam \dp|multiplexer_B|val_B[6]~7 .lut_mask = 64'h05F505F50303F3F3;
defparam \dp|multiplexer_B|val_B[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N18
cyclonev_lcell_comb \dp|C|out[6]~feeder (
// Equation(s):
// \dp|C|out[6]~feeder_combout  = ( \dp|alu|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|alu|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|C|out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|C|out[6]~feeder .extended_lut = "off";
defparam \dp|C|out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|C|out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N45
cyclonev_lcell_comb \dp|alu|Mux9~0 (
// Equation(s):
// \dp|alu|Mux9~0_combout  = ( \dp|A|out [6] & ( \dp|multiplexer_B|val_B[6]~7_combout  & ( (\control|WideOr23~1_combout  & (!\control|state.sh_Rm1~q  & (\control|WideOr23~0_combout  & !\instr_reg|ir [11]))) ) ) ) # ( \dp|A|out [6] & ( 
// !\dp|multiplexer_B|val_B[6]~7_combout  & ( \instr_reg|ir [11] ) ) ) # ( !\dp|A|out [6] & ( !\dp|multiplexer_B|val_B[6]~7_combout  & ( \instr_reg|ir [11] ) ) )

	.dataa(!\control|WideOr23~1_combout ),
	.datab(!\control|state.sh_Rm1~q ),
	.datac(!\control|WideOr23~0_combout ),
	.datad(!\instr_reg|ir [11]),
	.datae(!\dp|A|out [6]),
	.dataf(!\dp|multiplexer_B|val_B[6]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|alu|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|alu|Mux9~0 .extended_lut = "off";
defparam \dp|alu|Mux9~0 .lut_mask = 64'h00FF00FF00000400;
defparam \dp|alu|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N19
dffeas \dp|C|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|C|out[6]~feeder_combout ),
	.asdata(\dp|alu|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instr_reg|ir [12]),
	.ena(\control|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|C|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|C|out[6] .is_wysiwyg = "true";
defparam \dp|C|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y17_N5
dffeas \dar|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|C|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|WideOr25~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dar|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dar|out[6] .is_wysiwyg = "true";
defparam \dar|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N3
cyclonev_lcell_comb \ram_w_addr[6]~6 (
// Equation(s):
// \ram_w_addr[6]~6_combout  = ( \dar|out [6] & ( \PC|out [6] ) ) # ( !\dar|out [6] & ( \PC|out [6] & ( (!\control|state.Load_IR~q  & (\control|WideOr25~1_combout  & (!\control|state.Halt~q  & \control|WideOr25~0_combout ))) ) ) ) # ( \dar|out [6] & ( 
// !\PC|out [6] & ( ((!\control|WideOr25~1_combout ) # ((!\control|WideOr25~0_combout ) # (\control|state.Halt~q ))) # (\control|state.Load_IR~q ) ) ) )

	.dataa(!\control|state.Load_IR~q ),
	.datab(!\control|WideOr25~1_combout ),
	.datac(!\control|state.Halt~q ),
	.datad(!\control|WideOr25~0_combout ),
	.datae(!\dar|out [6]),
	.dataf(!\PC|out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_w_addr[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_w_addr[6]~6 .extended_lut = "off";
defparam \ram_w_addr[6]~6 .lut_mask = 64'h0000FFDF0020FFFF;
defparam \ram_w_addr[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y17_N52
dffeas \instr_reg|ir[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a5 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_reg|ir [5]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg|ir[5] .is_wysiwyg = "true";
defparam \instr_reg|ir[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N3
cyclonev_lcell_comb \dp|Mux10~0 (
// Equation(s):
// \dp|Mux10~0_combout  = ( \ram|m_rtl_0|auto_generated|ram_block1a5  & ( ((!\control|wb_sel~0_combout  & (\dp|C|out [5])) # (\control|wb_sel~0_combout  & ((\instr_reg|ir [5])))) # (\control|state.LDR_5~q ) ) ) # ( !\ram|m_rtl_0|auto_generated|ram_block1a5  
// & ( (!\control|state.LDR_5~q  & ((!\control|wb_sel~0_combout  & (\dp|C|out [5])) # (\control|wb_sel~0_combout  & ((\instr_reg|ir [5]))))) ) )

	.dataa(!\control|state.LDR_5~q ),
	.datab(!\dp|C|out [5]),
	.datac(!\instr_reg|ir [5]),
	.datad(!\control|wb_sel~0_combout ),
	.datae(gnd),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|Mux10~0 .extended_lut = "off";
defparam \dp|Mux10~0 .lut_mask = 64'h220A220A775F775F;
defparam \dp|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N15
cyclonev_lcell_comb \dp|register|m~85feeder (
// Equation(s):
// \dp|register|m~85feeder_combout  = ( \dp|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~85feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~85feeder .extended_lut = "off";
defparam \dp|register|m~85feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~85feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y15_N16
dffeas \dp|register|m~85 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~85 .is_wysiwyg = "true";
defparam \dp|register|m~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y17_N10
dffeas \dp|register|m~101 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~101 .is_wysiwyg = "true";
defparam \dp|register|m~101 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N27
cyclonev_lcell_comb \dp|register|m~117feeder (
// Equation(s):
// \dp|register|m~117feeder_combout  = ( \dp|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~117feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~117feeder .extended_lut = "off";
defparam \dp|register|m~117feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~117feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N28
dffeas \dp|register|m~117 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~117feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~117 .is_wysiwyg = "true";
defparam \dp|register|m~117 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y15_N25
dffeas \dp|register|m~21 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~21 .is_wysiwyg = "true";
defparam \dp|register|m~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y17_N31
dffeas \dp|register|m~37 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~37 .is_wysiwyg = "true";
defparam \dp|register|m~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y17_N17
dffeas \dp|register|m~53 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~53 .is_wysiwyg = "true";
defparam \dp|register|m~53 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N36
cyclonev_lcell_comb \dp|register|m~5feeder (
// Equation(s):
// \dp|register|m~5feeder_combout  = ( \dp|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~5feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~5feeder .extended_lut = "off";
defparam \dp|register|m~5feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~5feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N37
dffeas \dp|register|m~5 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~5 .is_wysiwyg = "true";
defparam \dp|register|m~5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N9
cyclonev_lcell_comb \dp|register|m~212 (
// Equation(s):
// \dp|register|m~212_combout  = ( !\instr_dec|w_addr[1]~3_combout  & ( (!\instr_dec|w_addr[2]~2_combout  & (((!\instr_dec|w_addr[0]~4_combout  & ((\dp|register|m~5_q ))) # (\instr_dec|w_addr[0]~4_combout  & (\dp|register|m~21_q ))))) # 
// (\instr_dec|w_addr[2]~2_combout  & ((((\instr_dec|w_addr[0]~4_combout ))))) ) ) # ( \instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[2]~2_combout  & ((!\instr_dec|w_addr[0]~4_combout  & (\dp|register|m~37_q )) # (\instr_dec|w_addr[0]~4_combout  & 
// ((\dp|register|m~53_q ))))) # (\instr_dec|w_addr[2]~2_combout  & (((\instr_dec|w_addr[0]~4_combout ))))) ) )

	.dataa(!\dp|register|m~21_q ),
	.datab(!\instr_dec|w_addr[2]~2_combout ),
	.datac(!\dp|register|m~37_q ),
	.datad(!\dp|register|m~53_q ),
	.datae(!\instr_dec|w_addr[1]~3_combout ),
	.dataf(!\instr_dec|w_addr[0]~4_combout ),
	.datag(!\dp|register|m~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~212 .extended_lut = "on";
defparam \dp|register|m~212 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \dp|register|m~212 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y17_N58
dffeas \dp|register|m~69 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~69 .is_wysiwyg = "true";
defparam \dp|register|m~69 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N48
cyclonev_lcell_comb \dp|register|m~148 (
// Equation(s):
// \dp|register|m~148_combout  = ( !\instr_dec|w_addr[1]~3_combout  & ( (!\instr_dec|w_addr[2]~2_combout  & ((((\dp|register|m~212_combout ))))) # (\instr_dec|w_addr[2]~2_combout  & (((!\dp|register|m~212_combout  & ((\dp|register|m~69_q ))) # 
// (\dp|register|m~212_combout  & (\dp|register|m~85_q ))))) ) ) # ( \instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[2]~2_combout  & (((\dp|register|m~212_combout )))) # (\instr_dec|w_addr[2]~2_combout  & ((!\dp|register|m~212_combout  & 
// (\dp|register|m~101_q )) # (\dp|register|m~212_combout  & ((\dp|register|m~117_q )))))) ) )

	.dataa(!\dp|register|m~85_q ),
	.datab(!\instr_dec|w_addr[2]~2_combout ),
	.datac(!\dp|register|m~101_q ),
	.datad(!\dp|register|m~117_q ),
	.datae(!\instr_dec|w_addr[1]~3_combout ),
	.dataf(!\dp|register|m~212_combout ),
	.datag(!\dp|register|m~69_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~148 .extended_lut = "on";
defparam \dp|register|m~148 .lut_mask = 64'h03030303DDDDCCFF;
defparam \dp|register|m~148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N15
cyclonev_lcell_comb \dp|A|out[5]~feeder (
// Equation(s):
// \dp|A|out[5]~feeder_combout  = ( \dp|register|m~148_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|register|m~148_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|A|out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|A|out[5]~feeder .extended_lut = "off";
defparam \dp|A|out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|A|out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y17_N16
dffeas \dp|A|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|A|out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|en_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|A|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|A|out[5] .is_wysiwyg = "true";
defparam \dp|A|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N12
cyclonev_lcell_comb \dp|C|out[5]~feeder (
// Equation(s):
// \dp|C|out[5]~feeder_combout  = \dp|alu|Add0~21_sumout 

	.dataa(gnd),
	.datab(!\dp|alu|Add0~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|C|out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|C|out[5]~feeder .extended_lut = "off";
defparam \dp|C|out[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \dp|C|out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N42
cyclonev_lcell_comb \dp|alu|Mux10~0 (
// Equation(s):
// \dp|alu|Mux10~0_combout  = ( \dp|A|out [5] & ( \dp|multiplexer_B|val_B[5]~6_combout  & ( (\control|WideOr23~1_combout  & (!\control|state.sh_Rm1~q  & (!\instr_reg|ir [11] & \control|WideOr23~0_combout ))) ) ) ) # ( \dp|A|out [5] & ( 
// !\dp|multiplexer_B|val_B[5]~6_combout  & ( \instr_reg|ir [11] ) ) ) # ( !\dp|A|out [5] & ( !\dp|multiplexer_B|val_B[5]~6_combout  & ( \instr_reg|ir [11] ) ) )

	.dataa(!\control|WideOr23~1_combout ),
	.datab(!\control|state.sh_Rm1~q ),
	.datac(!\instr_reg|ir [11]),
	.datad(!\control|WideOr23~0_combout ),
	.datae(!\dp|A|out [5]),
	.dataf(!\dp|multiplexer_B|val_B[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|alu|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|alu|Mux10~0 .extended_lut = "off";
defparam \dp|alu|Mux10~0 .lut_mask = 64'h0F0F0F0F00000040;
defparam \dp|alu|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y16_N13
dffeas \dp|C|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|C|out[5]~feeder_combout ),
	.asdata(\dp|alu|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instr_reg|ir [12]),
	.ena(\control|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|C|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|C|out[5] .is_wysiwyg = "true";
defparam \dp|C|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y17_N20
dffeas \dar|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|C|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|WideOr25~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dar|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dar|out[5] .is_wysiwyg = "true";
defparam \dar|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N18
cyclonev_lcell_comb \ram_w_addr[5]~5 (
// Equation(s):
// \ram_w_addr[5]~5_combout  = ( \dar|out [5] & ( \PC|out [5] ) ) # ( !\dar|out [5] & ( \PC|out [5] & ( (!\control|state.Load_IR~q  & (\control|WideOr25~1_combout  & (\control|WideOr25~0_combout  & !\control|state.Halt~q ))) ) ) ) # ( \dar|out [5] & ( 
// !\PC|out [5] & ( ((!\control|WideOr25~1_combout ) # ((!\control|WideOr25~0_combout ) # (\control|state.Halt~q ))) # (\control|state.Load_IR~q ) ) ) )

	.dataa(!\control|state.Load_IR~q ),
	.datab(!\control|WideOr25~1_combout ),
	.datac(!\control|WideOr25~0_combout ),
	.datad(!\control|state.Halt~q ),
	.datae(!\dar|out [5]),
	.dataf(!\PC|out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_w_addr[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_w_addr[5]~5 .extended_lut = "off";
defparam \ram_w_addr[5]~5 .lut_mask = 64'h0000FDFF0200FFFF;
defparam \ram_w_addr[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N7
dffeas \instr_reg|ir[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a4 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_reg|ir[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg|ir[4]~DUPLICATE .is_wysiwyg = "true";
defparam \instr_reg|ir[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N21
cyclonev_lcell_comb \dp|Mux11~0 (
// Equation(s):
// \dp|Mux11~0_combout  = ( \instr_reg|ir[4]~DUPLICATE_q  & ( \ram|m_rtl_0|auto_generated|ram_block1a4  & ( ((\control|wb_sel~0_combout ) # (\dp|C|out [4])) # (\control|state.LDR_5~q ) ) ) ) # ( !\instr_reg|ir[4]~DUPLICATE_q  & ( 
// \ram|m_rtl_0|auto_generated|ram_block1a4  & ( ((\dp|C|out [4] & !\control|wb_sel~0_combout )) # (\control|state.LDR_5~q ) ) ) ) # ( \instr_reg|ir[4]~DUPLICATE_q  & ( !\ram|m_rtl_0|auto_generated|ram_block1a4  & ( (!\control|state.LDR_5~q  & 
// ((\control|wb_sel~0_combout ) # (\dp|C|out [4]))) ) ) ) # ( !\instr_reg|ir[4]~DUPLICATE_q  & ( !\ram|m_rtl_0|auto_generated|ram_block1a4  & ( (!\control|state.LDR_5~q  & (\dp|C|out [4] & !\control|wb_sel~0_combout )) ) ) )

	.dataa(!\control|state.LDR_5~q ),
	.datab(gnd),
	.datac(!\dp|C|out [4]),
	.datad(!\control|wb_sel~0_combout ),
	.datae(!\instr_reg|ir[4]~DUPLICATE_q ),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|Mux11~0 .extended_lut = "off";
defparam \dp|Mux11~0 .lut_mask = 64'h0A000AAA5F555FFF;
defparam \dp|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N57
cyclonev_lcell_comb \dp|register|m~116feeder (
// Equation(s):
// \dp|register|m~116feeder_combout  = ( \dp|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~116feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~116feeder .extended_lut = "off";
defparam \dp|register|m~116feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~116feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y15_N58
dffeas \dp|register|m~116 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~116feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~116 .is_wysiwyg = "true";
defparam \dp|register|m~116 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N0
cyclonev_lcell_comb \dp|register|m~84feeder (
// Equation(s):
// \dp|register|m~84feeder_combout  = ( \dp|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~84feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~84feeder .extended_lut = "off";
defparam \dp|register|m~84feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~84feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y15_N1
dffeas \dp|register|m~84 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~84feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~84 .is_wysiwyg = "true";
defparam \dp|register|m~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y17_N22
dffeas \dp|register|m~100 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~100 .is_wysiwyg = "true";
defparam \dp|register|m~100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N48
cyclonev_lcell_comb \dp|register|m~20feeder (
// Equation(s):
// \dp|register|m~20feeder_combout  = ( \dp|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~20feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~20feeder .extended_lut = "off";
defparam \dp|register|m~20feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~20feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y15_N49
dffeas \dp|register|m~20 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~20feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~20 .is_wysiwyg = "true";
defparam \dp|register|m~20 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N6
cyclonev_lcell_comb \dp|register|m~52feeder (
// Equation(s):
// \dp|register|m~52feeder_combout  = ( \dp|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~52feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~52feeder .extended_lut = "off";
defparam \dp|register|m~52feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~52feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y15_N7
dffeas \dp|register|m~52 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~52feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~52 .is_wysiwyg = "true";
defparam \dp|register|m~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y17_N25
dffeas \dp|register|m~36 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~36 .is_wysiwyg = "true";
defparam \dp|register|m~36 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N36
cyclonev_lcell_comb \dp|register|m~4feeder (
// Equation(s):
// \dp|register|m~4feeder_combout  = ( \dp|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~4feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~4feeder .extended_lut = "off";
defparam \dp|register|m~4feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~4feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y15_N38
dffeas \dp|register|m~4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~4feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~4 .is_wysiwyg = "true";
defparam \dp|register|m~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N24
cyclonev_lcell_comb \dp|register|m~208 (
// Equation(s):
// \dp|register|m~208_combout  = ( !\instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[0]~4_combout  & (((\dp|register|m~4_q  & !\instr_dec|w_addr[2]~2_combout )))) # (\instr_dec|w_addr[0]~4_combout  & (((\instr_dec|w_addr[2]~2_combout )) # 
// (\dp|register|m~20_q )))) ) ) # ( \instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[0]~4_combout  & (((\dp|register|m~36_q  & !\instr_dec|w_addr[2]~2_combout )))) # (\instr_dec|w_addr[0]~4_combout  & (((\instr_dec|w_addr[2]~2_combout )) # 
// (\dp|register|m~52_q )))) ) )

	.dataa(!\dp|register|m~20_q ),
	.datab(!\dp|register|m~52_q ),
	.datac(!\dp|register|m~36_q ),
	.datad(!\instr_dec|w_addr[0]~4_combout ),
	.datae(!\instr_dec|w_addr[1]~3_combout ),
	.dataf(!\instr_dec|w_addr[2]~2_combout ),
	.datag(!\dp|register|m~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~208 .extended_lut = "on";
defparam \dp|register|m~208 .lut_mask = 64'h0F550F3300FF00FF;
defparam \dp|register|m~208 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N43
dffeas \dp|register|m~68 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~68 .is_wysiwyg = "true";
defparam \dp|register|m~68 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N0
cyclonev_lcell_comb \dp|register|m~144 (
// Equation(s):
// \dp|register|m~144_combout  = ( !\instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[2]~2_combout  & (((\dp|register|m~208_combout )))) # (\instr_dec|w_addr[2]~2_combout  & ((!\dp|register|m~208_combout  & ((\dp|register|m~68_q ))) # 
// (\dp|register|m~208_combout  & (\dp|register|m~84_q ))))) ) ) # ( \instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[2]~2_combout  & (((\dp|register|m~208_combout )))) # (\instr_dec|w_addr[2]~2_combout  & ((!\dp|register|m~208_combout  & 
// ((\dp|register|m~100_q ))) # (\dp|register|m~208_combout  & (\dp|register|m~116_q ))))) ) )

	.dataa(!\dp|register|m~116_q ),
	.datab(!\dp|register|m~84_q ),
	.datac(!\dp|register|m~100_q ),
	.datad(!\instr_dec|w_addr[2]~2_combout ),
	.datae(!\instr_dec|w_addr[1]~3_combout ),
	.dataf(!\dp|register|m~208_combout ),
	.datag(!\dp|register|m~68_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~144 .extended_lut = "on";
defparam \dp|register|m~144 .lut_mask = 64'h000F000FFF33FF55;
defparam \dp|register|m~144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N5
dffeas \dp|B|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|register|m~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|WideOr18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|B|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|B|out[4] .is_wysiwyg = "true";
defparam \dp|B|out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N36
cyclonev_lcell_comb \dp|multiplexer_B|val_B[4]~5 (
// Equation(s):
// \dp|multiplexer_B|val_B[4]~5_combout  = ( \dp|multiplexer_B|val_B[8]~1_combout  & ( \dp|multiplexer_B|val_B[8]~0_combout  & ( \dp|B|out [3] ) ) ) # ( !\dp|multiplexer_B|val_B[8]~1_combout  & ( \dp|multiplexer_B|val_B[8]~0_combout  & ( \dp|B|out [5] ) ) ) 
// # ( \dp|multiplexer_B|val_B[8]~1_combout  & ( !\dp|multiplexer_B|val_B[8]~0_combout  & ( \dp|B|out [4] ) ) ) # ( !\dp|multiplexer_B|val_B[8]~1_combout  & ( !\dp|multiplexer_B|val_B[8]~0_combout  & ( \instr_reg|ir [4] ) ) )

	.dataa(!\dp|B|out [4]),
	.datab(!\instr_reg|ir [4]),
	.datac(!\dp|B|out [3]),
	.datad(!\dp|B|out [5]),
	.datae(!\dp|multiplexer_B|val_B[8]~1_combout ),
	.dataf(!\dp|multiplexer_B|val_B[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|multiplexer_B|val_B[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|multiplexer_B|val_B[4]~5 .extended_lut = "off";
defparam \dp|multiplexer_B|val_B[4]~5 .lut_mask = 64'h3333555500FF0F0F;
defparam \dp|multiplexer_B|val_B[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N21
cyclonev_lcell_comb \dp|C|out[4]~feeder (
// Equation(s):
// \dp|C|out[4]~feeder_combout  = ( \dp|alu|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|alu|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|C|out[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|C|out[4]~feeder .extended_lut = "off";
defparam \dp|C|out[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|C|out[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N3
cyclonev_lcell_comb \dp|alu|Mux11~0 (
// Equation(s):
// \dp|alu|Mux11~0_combout  = ( \dp|A|out [4] & ( \dp|multiplexer_B|val_B[4]~5_combout  & ( (!\instr_reg|ir [11] & (!\control|state.sh_Rm1~q  & (\control|WideOr23~0_combout  & \control|WideOr23~1_combout ))) ) ) ) # ( \dp|A|out [4] & ( 
// !\dp|multiplexer_B|val_B[4]~5_combout  & ( \instr_reg|ir [11] ) ) ) # ( !\dp|A|out [4] & ( !\dp|multiplexer_B|val_B[4]~5_combout  & ( \instr_reg|ir [11] ) ) )

	.dataa(!\instr_reg|ir [11]),
	.datab(!\control|state.sh_Rm1~q ),
	.datac(!\control|WideOr23~0_combout ),
	.datad(!\control|WideOr23~1_combout ),
	.datae(!\dp|A|out [4]),
	.dataf(!\dp|multiplexer_B|val_B[4]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|alu|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|alu|Mux11~0 .extended_lut = "off";
defparam \dp|alu|Mux11~0 .lut_mask = 64'h5555555500000008;
defparam \dp|alu|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y16_N22
dffeas \dp|C|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|C|out[4]~feeder_combout ),
	.asdata(\dp|alu|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instr_reg|ir [12]),
	.ena(\control|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|C|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|C|out[4] .is_wysiwyg = "true";
defparam \dp|C|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y17_N2
dffeas \dar|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|C|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|WideOr25~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dar|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dar|out[4] .is_wysiwyg = "true";
defparam \dar|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N0
cyclonev_lcell_comb \ram_w_addr[4]~4 (
// Equation(s):
// \ram_w_addr[4]~4_combout  = ( \dar|out [4] & ( \PC|out [4] ) ) # ( !\dar|out [4] & ( \PC|out [4] & ( (!\control|state.Load_IR~q  & (\control|WideOr25~1_combout  & (\control|WideOr25~0_combout  & !\control|state.Halt~q ))) ) ) ) # ( \dar|out [4] & ( 
// !\PC|out [4] & ( ((!\control|WideOr25~1_combout ) # ((!\control|WideOr25~0_combout ) # (\control|state.Halt~q ))) # (\control|state.Load_IR~q ) ) ) )

	.dataa(!\control|state.Load_IR~q ),
	.datab(!\control|WideOr25~1_combout ),
	.datac(!\control|WideOr25~0_combout ),
	.datad(!\control|state.Halt~q ),
	.datae(!\dar|out [4]),
	.dataf(!\PC|out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_w_addr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_w_addr[4]~4 .extended_lut = "off";
defparam \ram_w_addr[4]~4 .lut_mask = 64'h0000FDFF0200FFFF;
defparam \ram_w_addr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N19
dffeas \instr_reg|ir[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a3 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_reg|ir [3]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg|ir[3] .is_wysiwyg = "true";
defparam \instr_reg|ir[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N21
cyclonev_lcell_comb \dp|Mux12~0 (
// Equation(s):
// \dp|Mux12~0_combout  = ( \ram|m_rtl_0|auto_generated|ram_block1a3  & ( ((!\control|wb_sel~0_combout  & ((\dp|C|out [3]))) # (\control|wb_sel~0_combout  & (\instr_reg|ir [3]))) # (\control|state.LDR_5~q ) ) ) # ( !\ram|m_rtl_0|auto_generated|ram_block1a3  
// & ( (!\control|state.LDR_5~q  & ((!\control|wb_sel~0_combout  & ((\dp|C|out [3]))) # (\control|wb_sel~0_combout  & (\instr_reg|ir [3])))) ) )

	.dataa(!\control|state.LDR_5~q ),
	.datab(!\instr_reg|ir [3]),
	.datac(!\dp|C|out [3]),
	.datad(!\control|wb_sel~0_combout ),
	.datae(gnd),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|Mux12~0 .extended_lut = "off";
defparam \dp|Mux12~0 .lut_mask = 64'h0A220A225F775F77;
defparam \dp|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N0
cyclonev_lcell_comb \dp|register|m~115feeder (
// Equation(s):
// \dp|register|m~115feeder_combout  = ( \dp|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~115feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~115feeder .extended_lut = "off";
defparam \dp|register|m~115feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~115feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N2
dffeas \dp|register|m~115 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~115feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~115 .is_wysiwyg = "true";
defparam \dp|register|m~115 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N57
cyclonev_lcell_comb \dp|register|m~83feeder (
// Equation(s):
// \dp|register|m~83feeder_combout  = ( \dp|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~83feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~83feeder .extended_lut = "off";
defparam \dp|register|m~83feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~83feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y15_N58
dffeas \dp|register|m~83 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~83feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~83 .is_wysiwyg = "true";
defparam \dp|register|m~83 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N24
cyclonev_lcell_comb \dp|register|m~99feeder (
// Equation(s):
// \dp|register|m~99feeder_combout  = ( \dp|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~99feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~99feeder .extended_lut = "off";
defparam \dp|register|m~99feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~99feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y15_N25
dffeas \dp|register|m~99 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~99feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~99 .is_wysiwyg = "true";
defparam \dp|register|m~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y15_N13
dffeas \dp|register|m~19 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~19 .is_wysiwyg = "true";
defparam \dp|register|m~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y15_N32
dffeas \dp|register|m~51 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~51 .is_wysiwyg = "true";
defparam \dp|register|m~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y17_N25
dffeas \dp|register|m~35 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dp|register|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~35 .is_wysiwyg = "true";
defparam \dp|register|m~35 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N54
cyclonev_lcell_comb \dp|register|m~3feeder (
// Equation(s):
// \dp|register|m~3feeder_combout  = ( \dp|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~3feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~3feeder .extended_lut = "off";
defparam \dp|register|m~3feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~3feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y15_N55
dffeas \dp|register|m~3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~3feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~3 .is_wysiwyg = "true";
defparam \dp|register|m~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N30
cyclonev_lcell_comb \dp|register|m~204 (
// Equation(s):
// \dp|register|m~204_combout  = ( !\instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[2]~2_combout  & ((!\instr_dec|w_addr[0]~4_combout  & ((\dp|register|m~3_q ))) # (\instr_dec|w_addr[0]~4_combout  & (\dp|register|m~19_q )))) # 
// (\instr_dec|w_addr[2]~2_combout  & (((\instr_dec|w_addr[0]~4_combout ))))) ) ) # ( \instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[2]~2_combout  & ((!\instr_dec|w_addr[0]~4_combout  & ((\dp|register|m~35_q ))) # (\instr_dec|w_addr[0]~4_combout  & 
// (\dp|register|m~51_q )))) # (\instr_dec|w_addr[2]~2_combout  & (((\instr_dec|w_addr[0]~4_combout ))))) ) )

	.dataa(!\dp|register|m~19_q ),
	.datab(!\dp|register|m~51_q ),
	.datac(!\dp|register|m~35_q ),
	.datad(!\instr_dec|w_addr[2]~2_combout ),
	.datae(!\instr_dec|w_addr[1]~3_combout ),
	.dataf(!\instr_dec|w_addr[0]~4_combout ),
	.datag(!\dp|register|m~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~204 .extended_lut = "on";
defparam \dp|register|m~204 .lut_mask = 64'h0F000F0055FF33FF;
defparam \dp|register|m~204 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N45
cyclonev_lcell_comb \dp|register|m~67feeder (
// Equation(s):
// \dp|register|m~67feeder_combout  = ( \dp|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~67feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~67feeder .extended_lut = "off";
defparam \dp|register|m~67feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|register|m~67feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N47
dffeas \dp|register|m~67 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|register|m~67feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp|register|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|register|m~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dp|register|m~67 .is_wysiwyg = "true";
defparam \dp|register|m~67 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N36
cyclonev_lcell_comb \dp|register|m~140 (
// Equation(s):
// \dp|register|m~140_combout  = ( !\instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[2]~2_combout  & (((\dp|register|m~204_combout )))) # (\instr_dec|w_addr[2]~2_combout  & ((!\dp|register|m~204_combout  & ((\dp|register|m~67_q ))) # 
// (\dp|register|m~204_combout  & (\dp|register|m~83_q ))))) ) ) # ( \instr_dec|w_addr[1]~3_combout  & ( ((!\instr_dec|w_addr[2]~2_combout  & (((\dp|register|m~204_combout )))) # (\instr_dec|w_addr[2]~2_combout  & ((!\dp|register|m~204_combout  & 
// ((\dp|register|m~99_q ))) # (\dp|register|m~204_combout  & (\dp|register|m~115_q ))))) ) )

	.dataa(!\dp|register|m~115_q ),
	.datab(!\dp|register|m~83_q ),
	.datac(!\dp|register|m~99_q ),
	.datad(!\instr_dec|w_addr[2]~2_combout ),
	.datae(!\instr_dec|w_addr[1]~3_combout ),
	.dataf(!\dp|register|m~204_combout ),
	.datag(!\dp|register|m~67_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|register|m~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|register|m~140 .extended_lut = "on";
defparam \dp|register|m~140 .lut_mask = 64'h000F000FFF33FF55;
defparam \dp|register|m~140 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y15_N2
dffeas \dp|A|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|register|m~140_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|en_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|A|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|A|out[3] .is_wysiwyg = "true";
defparam \dp|A|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N39
cyclonev_lcell_comb \dp|C|out[3]~feeder (
// Equation(s):
// \dp|C|out[3]~feeder_combout  = ( \dp|alu|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|alu|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|C|out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|C|out[3]~feeder .extended_lut = "off";
defparam \dp|C|out[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|C|out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N9
cyclonev_lcell_comb \dp|alu|Mux12~0 (
// Equation(s):
// \dp|alu|Mux12~0_combout  = ( \dp|A|out [3] & ( \dp|multiplexer_B|val_B[3]~4_combout  & ( (!\instr_reg|ir [11] & (!\control|state.sh_Rm1~q  & (\control|WideOr23~0_combout  & \control|WideOr23~1_combout ))) ) ) ) # ( \dp|A|out [3] & ( 
// !\dp|multiplexer_B|val_B[3]~4_combout  & ( \instr_reg|ir [11] ) ) ) # ( !\dp|A|out [3] & ( !\dp|multiplexer_B|val_B[3]~4_combout  & ( \instr_reg|ir [11] ) ) )

	.dataa(!\instr_reg|ir [11]),
	.datab(!\control|state.sh_Rm1~q ),
	.datac(!\control|WideOr23~0_combout ),
	.datad(!\control|WideOr23~1_combout ),
	.datae(!\dp|A|out [3]),
	.dataf(!\dp|multiplexer_B|val_B[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|alu|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|alu|Mux12~0 .extended_lut = "off";
defparam \dp|alu|Mux12~0 .lut_mask = 64'h5555555500000008;
defparam \dp|alu|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y16_N40
dffeas \dp|C|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|C|out[3]~feeder_combout ),
	.asdata(\dp|alu|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instr_reg|ir [12]),
	.ena(\control|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|C|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|C|out[3] .is_wysiwyg = "true";
defparam \dp|C|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y17_N14
dffeas \dar|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|C|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|WideOr25~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dar|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dar|out[3] .is_wysiwyg = "true";
defparam \dar|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N12
cyclonev_lcell_comb \ram_w_addr[3]~3 (
// Equation(s):
// \ram_w_addr[3]~3_combout  = ( \dar|out [3] & ( \PC|out [3] ) ) # ( !\dar|out [3] & ( \PC|out [3] & ( (!\control|state.Load_IR~q  & (\control|WideOr25~1_combout  & (\control|WideOr25~0_combout  & !\control|state.Halt~q ))) ) ) ) # ( \dar|out [3] & ( 
// !\PC|out [3] & ( ((!\control|WideOr25~1_combout ) # ((!\control|WideOr25~0_combout ) # (\control|state.Halt~q ))) # (\control|state.Load_IR~q ) ) ) )

	.dataa(!\control|state.Load_IR~q ),
	.datab(!\control|WideOr25~1_combout ),
	.datac(!\control|WideOr25~0_combout ),
	.datad(!\control|state.Halt~q ),
	.datae(!\dar|out [3]),
	.dataf(!\PC|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_w_addr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_w_addr[3]~3 .extended_lut = "off";
defparam \ram_w_addr[3]~3 .lut_mask = 64'h0000FDFF0200FFFF;
defparam \ram_w_addr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y17_N23
dffeas \instr_reg|ir[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a12 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_reg|ir [12]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg|ir[12] .is_wysiwyg = "true";
defparam \instr_reg|ir[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N48
cyclonev_lcell_comb \control|always0~1 (
// Equation(s):
// \control|always0~1_combout  = ( \instr_reg|ir [12] & ( \instr_reg|ir [11] & ( (\instr_reg|ir [13] & (\instr_reg|ir [15] & !\instr_reg|ir [14])) ) ) ) # ( !\instr_reg|ir [12] & ( !\instr_reg|ir [11] & ( (!\instr_reg|ir [13] & (\instr_reg|ir [15] & 
// \instr_reg|ir [14])) ) ) )

	.dataa(!\instr_reg|ir [13]),
	.datab(!\instr_reg|ir [15]),
	.datac(!\instr_reg|ir [14]),
	.datad(gnd),
	.datae(!\instr_reg|ir [12]),
	.dataf(!\instr_reg|ir [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|always0~1 .extended_lut = "off";
defparam \control|always0~1 .lut_mask = 64'h0202000000001010;
defparam \control|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N27
cyclonev_lcell_comb \control|Selector2~0 (
// Equation(s):
// \control|Selector2~0_combout  = ( !\control|always0~1_combout  & ( ((\instr_reg|ir [14] & \instr_reg|ir [13])) # (\instr_reg|ir [15]) ) )

	.dataa(!\instr_reg|ir [14]),
	.datab(!\instr_reg|ir [15]),
	.datac(gnd),
	.datad(!\instr_reg|ir [13]),
	.datae(gnd),
	.dataf(!\control|always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector2~0 .extended_lut = "off";
defparam \control|Selector2~0 .lut_mask = 64'h3377337700000000;
defparam \control|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N36
cyclonev_lcell_comb \control|Selector2~1 (
// Equation(s):
// \control|Selector2~1_combout  = ( \control|state.Decode~q  & ( ((\control|Equal6~0_combout  & ((\control|Selector2~0_combout ) # (\control|state.Fetch2~q )))) # (\control|state.Halt~q ) ) ) # ( !\control|state.Decode~q  & ( ((\control|Equal6~0_combout  & 
// \control|state.Fetch2~q )) # (\control|state.Halt~q ) ) )

	.dataa(!\control|Equal6~0_combout ),
	.datab(!\control|state.Fetch2~q ),
	.datac(!\control|Selector2~0_combout ),
	.datad(!\control|state.Halt~q ),
	.datae(gnd),
	.dataf(!\control|state.Decode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector2~1 .extended_lut = "off";
defparam \control|Selector2~1 .lut_mask = 64'h11FF11FF15FF15FF;
defparam \control|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y16_N38
dffeas \control|state.Halt (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.Halt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.Halt .is_wysiwyg = "true";
defparam \control|state.Halt .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y16_N38
dffeas \dp|C|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|C|out[2]~feeder_combout ),
	.asdata(\dp|alu|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instr_reg|ir [12]),
	.ena(\control|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|C|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|C|out[2] .is_wysiwyg = "true";
defparam \dp|C|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y17_N17
dffeas \dar|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|C|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|WideOr25~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dar|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dar|out[2] .is_wysiwyg = "true";
defparam \dar|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N15
cyclonev_lcell_comb \ram_w_addr[2]~2 (
// Equation(s):
// \ram_w_addr[2]~2_combout  = ( \dar|out [2] & ( \PC|out [2] ) ) # ( !\dar|out [2] & ( \PC|out [2] & ( (!\control|state.Load_IR~q  & (\control|WideOr25~1_combout  & (!\control|state.Halt~q  & \control|WideOr25~0_combout ))) ) ) ) # ( \dar|out [2] & ( 
// !\PC|out [2] & ( ((!\control|WideOr25~1_combout ) # ((!\control|WideOr25~0_combout ) # (\control|state.Halt~q ))) # (\control|state.Load_IR~q ) ) ) )

	.dataa(!\control|state.Load_IR~q ),
	.datab(!\control|WideOr25~1_combout ),
	.datac(!\control|state.Halt~q ),
	.datad(!\control|WideOr25~0_combout ),
	.datae(!\dar|out [2]),
	.dataf(!\PC|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_w_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_w_addr[2]~2 .extended_lut = "off";
defparam \ram_w_addr[2]~2 .lut_mask = 64'h0000FFDF0020FFFF;
defparam \ram_w_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N25
dffeas \instr_reg|ir[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a14 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_reg|ir [14]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg|ir[14] .is_wysiwyg = "true";
defparam \instr_reg|ir[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N24
cyclonev_lcell_comb \control|Equal6~0 (
// Equation(s):
// \control|Equal6~0_combout  = ( !\instr_reg|ir [11] & ( (\instr_reg|ir [14] & (\instr_reg|ir [15] & (\instr_reg|ir [13] & !\instr_reg|ir [12]))) ) )

	.dataa(!\instr_reg|ir [14]),
	.datab(!\instr_reg|ir [15]),
	.datac(!\instr_reg|ir [13]),
	.datad(!\instr_reg|ir [12]),
	.datae(gnd),
	.dataf(!\instr_reg|ir [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Equal6~0 .extended_lut = "off";
defparam \control|Equal6~0 .lut_mask = 64'h0100010000000000;
defparam \control|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N39
cyclonev_lcell_comb \control|state~44 (
// Equation(s):
// \control|state~44_combout  = ( \control|state.Fetch2~q  & ( (!\control|Equal6~0_combout  & \rst_n~input_o ) ) )

	.dataa(!\control|Equal6~0_combout ),
	.datab(gnd),
	.datac(!\rst_n~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|state.Fetch2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|state~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|state~44 .extended_lut = "off";
defparam \control|state~44 .lut_mask = 64'h000000000A0A0A0A;
defparam \control|state~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y16_N41
dffeas \control|state.Decode (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|state~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.Decode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.Decode .is_wysiwyg = "true";
defparam \control|state.Decode .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N15
cyclonev_lcell_comb \control|state~55 (
// Equation(s):
// \control|state~55_combout  = ( !\instr_reg|ir [13] & ( \instr_reg|ir[15]~DUPLICATE_q  & ( (\control|state.Decode~q  & (!\instr_reg|ir [14] & \rst_n~input_o )) ) ) ) # ( \instr_reg|ir [13] & ( !\instr_reg|ir[15]~DUPLICATE_q  & ( (\control|state.Decode~q  & 
// (\instr_reg|ir [14] & \rst_n~input_o )) ) ) )

	.dataa(!\control|state.Decode~q ),
	.datab(gnd),
	.datac(!\instr_reg|ir [14]),
	.datad(!\rst_n~input_o ),
	.datae(!\instr_reg|ir [13]),
	.dataf(!\instr_reg|ir[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|state~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|state~55 .extended_lut = "off";
defparam \control|state~55 .lut_mask = 64'h0000000500500000;
defparam \control|state~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y16_N17
dffeas \control|state.LDR_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|state~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.LDR_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.LDR_1 .is_wysiwyg = "true";
defparam \control|state.LDR_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N51
cyclonev_lcell_comb \control|state~34 (
// Equation(s):
// \control|state~34_combout  = ( \instr_reg|ir [14] & ( (\rst_n~input_o  & \control|state.LDR_1~q ) ) ) # ( !\instr_reg|ir [14] & ( (\rst_n~input_o  & (\control|state.LDR_1~q  & ((!\instr_reg|ir [15]) # (\instr_reg|ir [13])))) ) )

	.dataa(!\instr_reg|ir [15]),
	.datab(!\rst_n~input_o ),
	.datac(!\control|state.LDR_1~q ),
	.datad(!\instr_reg|ir [13]),
	.datae(gnd),
	.dataf(!\instr_reg|ir [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|state~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|state~34 .extended_lut = "off";
defparam \control|state~34 .lut_mask = 64'h0203020303030303;
defparam \control|state~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N53
dffeas \control|state.LDR_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|state~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.LDR_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.LDR_2 .is_wysiwyg = "true";
defparam \control|state.LDR_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N45
cyclonev_lcell_comb \control|state~51 (
// Equation(s):
// \control|state~51_combout  = ( \rst_n~input_o  & ( \control|state.LDR_2~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|state.LDR_2~q ),
	.datad(gnd),
	.datae(!\rst_n~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|state~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|state~51 .extended_lut = "off";
defparam \control|state~51 .lut_mask = 64'h00000F0F00000F0F;
defparam \control|state~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y17_N47
dffeas \control|state.LDR_3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|state~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.LDR_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.LDR_3 .is_wysiwyg = "true";
defparam \control|state.LDR_3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N36
cyclonev_lcell_comb \control|WideOr25~1 (
// Equation(s):
// \control|WideOr25~1_combout  = ( !\control|state.STRy~q  & ( !\control|state.STRx~q  & ( (!\control|state.LDR_3~q  & (!\control|state.STR_1~q  & (!\control|state.LDR_2~q  & !\control|state.STR_2~q ))) ) ) )

	.dataa(!\control|state.LDR_3~q ),
	.datab(!\control|state.STR_1~q ),
	.datac(!\control|state.LDR_2~q ),
	.datad(!\control|state.STR_2~q ),
	.datae(!\control|state.STRy~q ),
	.dataf(!\control|state.STRx~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr25~1 .extended_lut = "off";
defparam \control|WideOr25~1 .lut_mask = 64'h8000000000000000;
defparam \control|WideOr25~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y17_N23
dffeas \dar|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|C|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|WideOr25~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dar|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dar|out[1] .is_wysiwyg = "true";
defparam \dar|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N21
cyclonev_lcell_comb \ram_w_addr[1]~1 (
// Equation(s):
// \ram_w_addr[1]~1_combout  = ( \dar|out [1] & ( \PC|out [1] ) ) # ( !\dar|out [1] & ( \PC|out [1] & ( (!\control|state.Load_IR~q  & (\control|WideOr25~1_combout  & (!\control|state.Halt~q  & \control|WideOr25~0_combout ))) ) ) ) # ( \dar|out [1] & ( 
// !\PC|out [1] & ( ((!\control|WideOr25~1_combout ) # ((!\control|WideOr25~0_combout ) # (\control|state.Halt~q ))) # (\control|state.Load_IR~q ) ) ) )

	.dataa(!\control|state.Load_IR~q ),
	.datab(!\control|WideOr25~1_combout ),
	.datac(!\control|state.Halt~q ),
	.datad(!\control|WideOr25~0_combout ),
	.datae(!\dar|out [1]),
	.dataf(!\PC|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_w_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_w_addr[1]~1 .extended_lut = "off";
defparam \ram_w_addr[1]~1 .lut_mask = 64'h0000FFDF0020FFFF;
defparam \ram_w_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N23
dffeas \instr_reg|ir[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a13 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_reg|ir [13]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg|ir[13] .is_wysiwyg = "true";
defparam \instr_reg|ir[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N30
cyclonev_lcell_comb \control|Selector0~0 (
// Equation(s):
// \control|Selector0~0_combout  = ( \instr_reg|ir [13] & ( \instr_reg|ir[15]~DUPLICATE_q  & ( (\control|state.Decode~q  & (\instr_reg|ir [14] & ((\instr_reg|ir [11]) # (\instr_reg|ir [12])))) ) ) ) # ( !\instr_reg|ir [13] & ( \instr_reg|ir[15]~DUPLICATE_q  
// & ( (\control|state.Decode~q  & (\instr_reg|ir [11] & \instr_reg|ir [14])) ) ) )

	.dataa(!\control|state.Decode~q ),
	.datab(!\instr_reg|ir [12]),
	.datac(!\instr_reg|ir [11]),
	.datad(!\instr_reg|ir [14]),
	.datae(!\instr_reg|ir [13]),
	.dataf(!\instr_reg|ir[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector0~0 .extended_lut = "off";
defparam \control|Selector0~0 .lut_mask = 64'h0000000000050015;
defparam \control|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N54
cyclonev_lcell_comb \control|state~54 (
// Equation(s):
// \control|state~54_combout  = ( !\control|state.WriteImm8~q  & ( !\control|state.Write_sh~q  & ( (!\control|state.Write_final~q  & (\rst_n~input_o  & !\control|Selector0~0_combout )) ) ) )

	.dataa(!\control|state.Write_final~q ),
	.datab(!\rst_n~input_o ),
	.datac(!\control|Selector0~0_combout ),
	.datad(gnd),
	.datae(!\control|state.WriteImm8~q ),
	.dataf(!\control|state.Write_sh~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|state~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|state~54 .extended_lut = "off";
defparam \control|state~54 .lut_mask = 64'h2020000000000000;
defparam \control|state~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y16_N56
dffeas \control|state.Reset (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|state~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.Reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.Reset .is_wysiwyg = "true";
defparam \control|state.Reset .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N9
cyclonev_lcell_comb \control|Selector1~0 (
// Equation(s):
// \control|Selector1~0_combout  = ( \control|state.Decode~q  & ( (!\control|state.Reset~q ) # ((!\instr_reg|ir [15] & ((!\instr_reg|ir [13]) # (!\instr_reg|ir [14])))) ) ) # ( !\control|state.Decode~q  & ( !\control|state.Reset~q  ) )

	.dataa(!\instr_reg|ir [13]),
	.datab(!\instr_reg|ir [15]),
	.datac(!\instr_reg|ir [14]),
	.datad(!\control|state.Reset~q ),
	.datae(gnd),
	.dataf(!\control|state.Decode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector1~0 .extended_lut = "off";
defparam \control|Selector1~0 .lut_mask = 64'hFF00FF00FFC8FFC8;
defparam \control|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y16_N11
dffeas \control|state.Fetch (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.Fetch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.Fetch .is_wysiwyg = "true";
defparam \control|state.Fetch .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N3
cyclonev_lcell_comb \control|WideOr4 (
// Equation(s):
// \control|WideOr4~combout  = ( \control|state.LDR_5~q  ) # ( !\control|state.LDR_5~q  & ( (\control|state.STR_3~q ) # (\control|state.Fetch~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|state.Fetch~q ),
	.datad(!\control|state.STR_3~q ),
	.datae(gnd),
	.dataf(!\control|state.LDR_5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr4 .extended_lut = "off";
defparam \control|WideOr4 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \control|WideOr4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y17_N5
dffeas \control|state.Load_IR (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|WideOr4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.Load_IR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.Load_IR .is_wysiwyg = "true";
defparam \control|state.Load_IR .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y17_N8
dffeas \dar|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp|C|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|WideOr25~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dar|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dar|out[0] .is_wysiwyg = "true";
defparam \dar|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y17_N6
cyclonev_lcell_comb \ram_w_addr[0]~0 (
// Equation(s):
// \ram_w_addr[0]~0_combout  = ( \dar|out [0] & ( \PC|out [0] ) ) # ( !\dar|out [0] & ( \PC|out [0] & ( (!\control|state.Load_IR~q  & (\control|WideOr25~1_combout  & (\control|WideOr25~0_combout  & !\control|state.Halt~q ))) ) ) ) # ( \dar|out [0] & ( 
// !\PC|out [0] & ( ((!\control|WideOr25~1_combout ) # ((!\control|WideOr25~0_combout ) # (\control|state.Halt~q ))) # (\control|state.Load_IR~q ) ) ) )

	.dataa(!\control|state.Load_IR~q ),
	.datab(!\control|WideOr25~1_combout ),
	.datac(!\control|WideOr25~0_combout ),
	.datad(!\control|state.Halt~q ),
	.datae(!\dar|out [0]),
	.dataf(!\PC|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_w_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_w_addr[0]~0 .extended_lut = "off";
defparam \ram_w_addr[0]~0 .lut_mask = 64'h0000FDFF0200FFFF;
defparam \ram_w_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N38
dffeas \instr_reg|ir[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a15 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_reg|ir [15]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg|ir[15] .is_wysiwyg = "true";
defparam \instr_reg|ir[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N48
cyclonev_lcell_comb \control|state~35 (
// Equation(s):
// \control|state~35_combout  = ( !\instr_reg|ir [14] & ( (\instr_reg|ir [15] & (\rst_n~input_o  & (!\instr_reg|ir [13] & \control|state.LDR_1~q ))) ) )

	.dataa(!\instr_reg|ir [15]),
	.datab(!\rst_n~input_o ),
	.datac(!\instr_reg|ir [13]),
	.datad(!\control|state.LDR_1~q ),
	.datae(gnd),
	.dataf(!\instr_reg|ir [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|state~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|state~35 .extended_lut = "off";
defparam \control|state~35 .lut_mask = 64'h0010001000000000;
defparam \control|state~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N50
dffeas \control|state.STRx (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|state~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.STRx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.STRx .is_wysiwyg = "true";
defparam \control|state.STRx .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N6
cyclonev_lcell_comb \control|state~47 (
// Equation(s):
// \control|state~47_combout  = ( \rst_n~input_o  & ( \control|state.STRx~q  ) )

	.dataa(gnd),
	.datab(!\control|state.STRx~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst_n~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|state~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|state~47 .extended_lut = "off";
defparam \control|state~47 .lut_mask = 64'h0000000033333333;
defparam \control|state~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y17_N8
dffeas \control|state.STRy (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|state~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.STRy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.STRy .is_wysiwyg = "true";
defparam \control|state.STRy .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N33
cyclonev_lcell_comb \control|state~36 (
// Equation(s):
// \control|state~36_combout  = ( \control|state.STRy~q  & ( \rst_n~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_n~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|state.STRy~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|state~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|state~36 .extended_lut = "off";
defparam \control|state~36 .lut_mask = 64'h000000000F0F0F0F;
defparam \control|state~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y17_N41
dffeas \control|state.STR_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|state~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.STR_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.STR_1 .is_wysiwyg = "true";
defparam \control|state.STR_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N48
cyclonev_lcell_comb \control|state~37 (
// Equation(s):
// \control|state~37_combout  = ( \control|state.STR_1~q  & ( \rst_n~input_o  ) )

	.dataa(gnd),
	.datab(!\rst_n~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|state.STR_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|state~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|state~37 .extended_lut = "off";
defparam \control|state~37 .lut_mask = 64'h0000000033333333;
defparam \control|state~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y17_N50
dffeas \control|state.STR_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|state~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.STR_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.STR_2 .is_wysiwyg = "true";
defparam \control|state.STR_2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N6
cyclonev_lcell_comb \control|state~40 (
// Equation(s):
// \control|state~40_combout  = ( \rst_n~input_o  & ( \control|state.STR_2~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|state.STR_2~q ),
	.datae(gnd),
	.dataf(!\rst_n~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|state~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|state~40 .extended_lut = "off";
defparam \control|state~40 .lut_mask = 64'h0000000000FF00FF;
defparam \control|state~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y17_N8
dffeas \control|state.STR_3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|state~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.STR_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.STR_3 .is_wysiwyg = "true";
defparam \control|state.STR_3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y17_N48
cyclonev_lcell_comb \instr_reg|ir[11]~feeder (
// Equation(s):
// \instr_reg|ir[11]~feeder_combout  = ( \ram|m_rtl_0|auto_generated|ram_block1a11  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_reg|ir[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_reg|ir[11]~feeder .extended_lut = "off";
defparam \instr_reg|ir[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instr_reg|ir[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y17_N49
dffeas \instr_reg|ir[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instr_reg|ir[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_reg|ir [11]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg|ir[11] .is_wysiwyg = "true";
defparam \instr_reg|ir[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N36
cyclonev_lcell_comb \dp|C|out[0]~feeder (
// Equation(s):
// \dp|C|out[0]~feeder_combout  = ( \dp|alu|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp|alu|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|C|out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|C|out[0]~feeder .extended_lut = "off";
defparam \dp|C|out[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp|C|out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N54
cyclonev_lcell_comb \dp|alu|Mux15~0 (
// Equation(s):
// \dp|alu|Mux15~0_combout  = ( \instr_reg|ir [0] & ( (!\instr_reg|ir [11] & (\dp|multiplexer_A|val_A[0]~0_combout  & ((!\control|sel_B~0_combout ) # (\dp|shift|Mux15~0_combout )))) # (\instr_reg|ir [11] & (!\dp|shift|Mux15~0_combout  & 
// ((\control|sel_B~0_combout )))) ) ) # ( !\instr_reg|ir [0] & ( (!\dp|shift|Mux15~0_combout  & (((\instr_reg|ir [11])))) # (\dp|shift|Mux15~0_combout  & ((!\control|sel_B~0_combout  & ((\instr_reg|ir [11]))) # (\control|sel_B~0_combout  & 
// (\dp|multiplexer_A|val_A[0]~0_combout  & !\instr_reg|ir [11])))) ) )

	.dataa(!\dp|shift|Mux15~0_combout ),
	.datab(!\dp|multiplexer_A|val_A[0]~0_combout ),
	.datac(!\control|sel_B~0_combout ),
	.datad(!\instr_reg|ir [11]),
	.datae(!\instr_reg|ir [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp|alu|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp|alu|Mux15~0 .extended_lut = "off";
defparam \dp|alu|Mux15~0 .lut_mask = 64'h01FA310A01FA310A;
defparam \dp|alu|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N37
dffeas \dp|C|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp|C|out[0]~feeder_combout ),
	.asdata(\dp|alu|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instr_reg|ir [12]),
	.ena(\control|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp|C|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dp|C|out[0] .is_wysiwyg = "true";
defparam \dp|C|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y60_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
