# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../MyLab10.srcs/sim_1/imports/imports/new/add3.sv" \
"../../../../MyLab10.srcs/sim_1/imports/imports/new/an_decode.sv" \
"../../../../MyLab10.srcs/sim_1/imports/imports/new/bcd11.sv" \
"../../../../MyLab10.srcs/sources_1/imports/Lab10.srcs/sources_1/new/counter.sv" \
"../../../../MyLab10.srcs/sim_1/imports/imports/new/mux2.sv" \
"../../../../MyLab10.srcs/sim_1/imports/imports/new/mux4.sv" \
"../../../../MyLab10.srcs/sources_1/new/sseg4_TDM.sv" \
"../../../../MyLab10.srcs/sim_1/imports/new/sseg_decoder.sv" \
"../../../../MyLab10.srcs/sim_1/new/sseg4_TDM_test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
