Release 9.2i - xst J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.09 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.09 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: MicroprocessorControlUnitModule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MicroprocessorControlUnitModule.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MicroprocessorControlUnitModule"
Output Format                      : NGC
Target Device                      : xc3s50-5-pq208

---- Source Options
Top Module Name                    : MicroprocessorControlUnitModule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : MicroprocessorControlUnitModule.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx92i/memory/dff.vhd" in Library work.
Architecture behavioral of Entity dff is up to date.
Compiling vhdl file "C:/Xilinx92i/DSDProject/singlefullsubtractor.vhd" in Library work.
Architecture behavioral of Entity singlefullsubtractor is up to date.
Compiling vhdl file "C:/Xilinx92i/DSDProject/singlefulladder.vhd" in Library work.
Architecture behavioral of Entity singlefulladder is up to date.
Compiling vhdl file "C:/Xilinx92i/DSDProject/ANDOperation.vhd" in Library work.
Architecture behavioral of Entity andoperation is up to date.
Compiling vhdl file "C:/Xilinx92i/DSDProject/ORoperation.vhd" in Library work.
Architecture behavioral of Entity oroperation is up to date.
Compiling vhdl file "C:/Xilinx92i/DSDProject/NOTOperation.vhd" in Library work.
Architecture behavioral of Entity notoperation is up to date.
Compiling vhdl file "C:/Xilinx92i/DSDProject/adder.vhd" in Library work.
Architecture behavioral of Entity adder is up to date.
Compiling vhdl file "C:/Xilinx92i/DSDProject/subtractor.vhd" in Library work.
Architecture behavioral of Entity subtractor is up to date.
Compiling vhdl file "C:/Xilinx92i/memory/memory45.vhd" in Library work.
Architecture behavioral of Entity memory45 is up to date.
Compiling vhdl file "C:/Xilinx92i/DSDProject/MicroprocessorControlUnitModule.vhd" in Library work.
Architecture behavioral of Entity microprocessorcontrolunitmodule is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <MicroprocessorControlUnitModule> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ANDOperation> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ORoperation> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <NOTOperation> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <adder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <subtractor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <memory45> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <singlefulladder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <singlefullsubtractor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <dff> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <MicroprocessorControlUnitModule> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Xilinx92i/DSDProject/MicroprocessorControlUnitModule.vhd" line 80: The following signals are missing in the process sensitivity list:
   A, B.
Entity <MicroprocessorControlUnitModule> analyzed. Unit <MicroprocessorControlUnitModule> generated.

Analyzing Entity <ANDOperation> in library <work> (Architecture <behavioral>).
Entity <ANDOperation> analyzed. Unit <ANDOperation> generated.

Analyzing Entity <ORoperation> in library <work> (Architecture <behavioral>).
Entity <ORoperation> analyzed. Unit <ORoperation> generated.

Analyzing Entity <NOTOperation> in library <work> (Architecture <behavioral>).
Entity <NOTOperation> analyzed. Unit <NOTOperation> generated.

Analyzing Entity <adder> in library <work> (Architecture <behavioral>).
Entity <adder> analyzed. Unit <adder> generated.

Analyzing Entity <singlefulladder> in library <work> (Architecture <behavioral>).
Entity <singlefulladder> analyzed. Unit <singlefulladder> generated.

Analyzing Entity <subtractor> in library <work> (Architecture <behavioral>).
Entity <subtractor> analyzed. Unit <subtractor> generated.

Analyzing Entity <singlefullsubtractor> in library <work> (Architecture <behavioral>).
Entity <singlefullsubtractor> analyzed. Unit <singlefullsubtractor> generated.

Analyzing Entity <memory45> in library <work> (Architecture <behavioral>).
Entity <memory45> analyzed. Unit <memory45> generated.

Analyzing Entity <dff> in library <work> (Architecture <behavioral>).
Entity <dff> analyzed. Unit <dff> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ANDOperation>.
    Related source file is "C:/Xilinx92i/DSDProject/ANDOperation.vhd".
Unit <ANDOperation> synthesized.


Synthesizing Unit <ORoperation>.
    Related source file is "C:/Xilinx92i/DSDProject/ORoperation.vhd".
Unit <ORoperation> synthesized.


Synthesizing Unit <NOTOperation>.
    Related source file is "C:/Xilinx92i/DSDProject/NOTOperation.vhd".
Unit <NOTOperation> synthesized.


Synthesizing Unit <singlefulladder>.
    Related source file is "C:/Xilinx92i/DSDProject/singlefulladder.vhd".
    Found 1-bit xor3 for signal <s>.
    Summary:
	inferred   1 Xor(s).
Unit <singlefulladder> synthesized.


Synthesizing Unit <singlefullsubtractor>.
    Related source file is "C:/Xilinx92i/DSDProject/singlefullsubtractor.vhd".
    Found 1-bit xor3 for signal <diff>.
    Summary:
	inferred   1 Xor(s).
Unit <singlefullsubtractor> synthesized.


Synthesizing Unit <dff>.
    Related source file is "C:/Xilinx92i/memory/dff.vhd".
    Found 1-bit register for signal <out1>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dff> synthesized.


Synthesizing Unit <adder>.
    Related source file is "C:/Xilinx92i/DSDProject/adder.vhd".
Unit <adder> synthesized.


Synthesizing Unit <subtractor>.
    Related source file is "C:/Xilinx92i/DSDProject/subtractor.vhd".
Unit <subtractor> synthesized.


Synthesizing Unit <memory45>.
    Related source file is "C:/Xilinx92i/memory/memory45.vhd".
Unit <memory45> synthesized.


Synthesizing Unit <MicroprocessorControlUnitModule>.
    Related source file is "C:/Xilinx92i/DSDProject/MicroprocessorControlUnitModule.vhd".
WARNING:Xst:653 - Signal <t_memPr> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <t_memOut> is assigned but never used.
WARNING:Xst:653 - Signal <t_memClr> is used but never assigned. Tied to value 0.
WARNING:Xst:737 - Found 1-bit latch for signal <CorBout>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <MicroprocessorControlUnitModule> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 32
 1-bit register                                        : 32
# Latches                                              : 1
 1-bit latch                                           : 1
# Xors                                                 : 16
 1-bit xor3                                            : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s50.nph' in environment C:\Xilinx92i.
WARNING:Xst:1290 - Hierarchical block <G7> is unconnected in block <MicroprocessorControlUnitModule>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 32
 Flip-Flops                                            : 32
# Latches                                              : 1
 1-bit latch                                           : 1
# Xors                                                 : 16
 1-bit xor3                                            : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <MicroprocessorControlUnitModule> ...

Optimizing unit <memory45> ...
WARNING:Xst:2677 - Node <G7/BF0/out1> of sequential type is unconnected in block <MicroprocessorControlUnitModule>.
WARNING:Xst:2677 - Node <G7/BF1/out1> of sequential type is unconnected in block <MicroprocessorControlUnitModule>.
WARNING:Xst:2677 - Node <G7/BF2/out1> of sequential type is unconnected in block <MicroprocessorControlUnitModule>.
WARNING:Xst:2677 - Node <G7/BF3/out1> of sequential type is unconnected in block <MicroprocessorControlUnitModule>.
WARNING:Xst:2677 - Node <G7/BF4/out1> of sequential type is unconnected in block <MicroprocessorControlUnitModule>.
WARNING:Xst:2677 - Node <G7/BF5/out1> of sequential type is unconnected in block <MicroprocessorControlUnitModule>.
WARNING:Xst:2677 - Node <G7/BF6/out1> of sequential type is unconnected in block <MicroprocessorControlUnitModule>.
WARNING:Xst:2677 - Node <G7/BF7/out1> of sequential type is unconnected in block <MicroprocessorControlUnitModule>.
WARNING:Xst:2677 - Node <G7/A0/out1> of sequential type is unconnected in block <MicroprocessorControlUnitModule>.
WARNING:Xst:2677 - Node <G7/A1/out1> of sequential type is unconnected in block <MicroprocessorControlUnitModule>.
WARNING:Xst:2677 - Node <G7/A2/out1> of sequential type is unconnected in block <MicroprocessorControlUnitModule>.
WARNING:Xst:2677 - Node <G7/A3/out1> of sequential type is unconnected in block <MicroprocessorControlUnitModule>.
WARNING:Xst:2677 - Node <G7/A4/out1> of sequential type is unconnected in block <MicroprocessorControlUnitModule>.
WARNING:Xst:2677 - Node <G7/A5/out1> of sequential type is unconnected in block <MicroprocessorControlUnitModule>.
WARNING:Xst:2677 - Node <G7/A6/out1> of sequential type is unconnected in block <MicroprocessorControlUnitModule>.
WARNING:Xst:2677 - Node <G7/A7/out1> of sequential type is unconnected in block <MicroprocessorControlUnitModule>.
WARNING:Xst:2677 - Node <G7/B0/out1> of sequential type is unconnected in block <MicroprocessorControlUnitModule>.
WARNING:Xst:2677 - Node <G7/B1/out1> of sequential type is unconnected in block <MicroprocessorControlUnitModule>.
WARNING:Xst:2677 - Node <G7/B2/out1> of sequential type is unconnected in block <MicroprocessorControlUnitModule>.
WARNING:Xst:2677 - Node <G7/B3/out1> of sequential type is unconnected in block <MicroprocessorControlUnitModule>.
WARNING:Xst:2677 - Node <G7/B4/out1> of sequential type is unconnected in block <MicroprocessorControlUnitModule>.
WARNING:Xst:2677 - Node <G7/B5/out1> of sequential type is unconnected in block <MicroprocessorControlUnitModule>.
WARNING:Xst:2677 - Node <G7/B6/out1> of sequential type is unconnected in block <MicroprocessorControlUnitModule>.
WARNING:Xst:2677 - Node <G7/B7/out1> of sequential type is unconnected in block <MicroprocessorControlUnitModule>.
WARNING:Xst:2677 - Node <G7/C0/out1> of sequential type is unconnected in block <MicroprocessorControlUnitModule>.
WARNING:Xst:2677 - Node <G7/C1/out1> of sequential type is unconnected in block <MicroprocessorControlUnitModule>.
WARNING:Xst:2677 - Node <G7/C2/out1> of sequential type is unconnected in block <MicroprocessorControlUnitModule>.
WARNING:Xst:2677 - Node <G7/C3/out1> of sequential type is unconnected in block <MicroprocessorControlUnitModule>.
WARNING:Xst:2677 - Node <G7/C4/out1> of sequential type is unconnected in block <MicroprocessorControlUnitModule>.
WARNING:Xst:2677 - Node <G7/C5/out1> of sequential type is unconnected in block <MicroprocessorControlUnitModule>.
WARNING:Xst:2677 - Node <G7/C6/out1> of sequential type is unconnected in block <MicroprocessorControlUnitModule>.
WARNING:Xst:2677 - Node <G7/C7/out1> of sequential type is unconnected in block <MicroprocessorControlUnitModule>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MicroprocessorControlUnitModule, actual ratio is 6.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MicroprocessorControlUnitModule.ngr
Top Level Output File Name         : MicroprocessorControlUnitModule
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 66

Cell Usage :
# BELS                             : 68
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 1
#      LUT3                        : 22
#      LUT4                        : 35
#      MUXF5                       : 8
# FlipFlops/Latches                : 1
#      LD                          : 1
# IO Buffers                       : 33
#      IBUF                        : 21
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50pq208-5 

 Number of Slices:                      32  out of    768     4%  
 Number of 4 input LUTs:                59  out of   1536     3%  
 Number of IOs:                         66
 Number of bonded IOBs:                 33  out of    124    26%  
    IOB Flip Flops:                      1

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CorBout_not0001(CorBout_not00011:O)| NONE(*)(CorBout)       | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 13.983ns
   Maximum output required time after clock: 6.141ns
   Maximum combinational path delay: 21.160ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CorBout_not0001'
  Total number of paths / destination ports: 40 / 1
-------------------------------------------------------------------------
Offset:              13.983ns (Levels of Logic = 10)
  Source:            CorBin (PAD)
  Destination:       CorBout (LATCH)
  Destination Clock: CorBout_not0001 falling

  Data Path: CorBin to CorBout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.715   1.066  CorBin_IBUF (CorBin_IBUF)
     LUT3:I0->O            2   0.479   1.040  G6/fs1/bout1 (G6/br0)
     LUT3:I0->O            2   0.479   1.040  G6/fs2/bout1 (G6/br1)
     LUT3:I0->O            2   0.479   1.040  G6/fs3/bout1 (G6/br2)
     LUT3:I0->O            2   0.479   1.040  G6/fs4/bout1 (G6/br3)
     LUT3:I0->O            2   0.479   1.040  G6/fs5/bout1 (G6/br4)
     LUT3:I0->O            2   0.479   1.040  G6/fs6/bout1 (G6/br5)
     LUT3:I0->O            2   0.479   0.768  G6/fs7/bout1 (G6/br6)
     LUT4:I3->O            1   0.479   0.704  CorBout_mux0007_SW1 (N18)
     LUT4:I3->O            1   0.479   0.000  CorBout_mux0007 (CorBout_mux0007)
     LD:D                      0.176          CorBout
    ----------------------------------------
    Total                     13.983ns (5.202ns logic, 8.781ns route)
                                       (37.2% logic, 62.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CorBout_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            CorBout (LATCH)
  Destination:       CorBout (PAD)
  Source Clock:      CorBout_not0001 falling

  Data Path: CorBout to CorBout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.551   0.681  CorBout (CorBout_OBUF)
     OBUF:I->O                 4.909          CorBout_OBUF (CorBout)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 248 / 10
-------------------------------------------------------------------------
Delay:               21.160ns (Levels of Logic = 12)
  Source:            CorBin (PAD)
  Destination:       Y<7> (PAD)

  Data Path: CorBin to Y<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.715   1.066  CorBin_IBUF (CorBin_IBUF)
     LUT3:I0->O            2   0.479   1.040  G6/fs1/bout1 (G6/br0)
     LUT3:I0->O            2   0.479   1.040  G6/fs2/bout1 (G6/br1)
     LUT3:I0->O            2   0.479   1.040  G6/fs3/bout1 (G6/br2)
     LUT3:I0->O            2   0.479   1.040  G6/fs4/bout1 (G6/br3)
     LUT3:I0->O            2   0.479   1.040  G6/fs5/bout1 (G6/br4)
     LUT3:I0->O            2   0.479   1.040  G6/fs6/bout1 (G6/br5)
     LUT3:I0->O            2   0.479   0.804  G6/fs7/bout1 (G6/br6)
     LUT4:I2->O            1   0.479   0.976  Y<7>140_SW0 (N1238)
     LUT4:I0->O            1   0.479   0.976  Y<7>140 (Y<7>_map33)
     LUT3:I0->O            1   0.479   0.681  Y<7>258 (Y_7_OBUF)
     OBUF:I->O                 4.909          Y_7_OBUF (Y<7>)
    ----------------------------------------
    Total                     21.160ns (10.414ns logic, 10.746ns route)
                                       (49.2% logic, 50.8% route)

=========================================================================
CPU : 3.67 / 3.80 s | Elapsed : 3.00 / 3.00 s
 
--> 

Total memory usage is 239052 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   38 (   0 filtered)
Number of infos    :    2 (   0 filtered)

