# Copyright (C) 2021-2023 Intel Corporation
# SPDX-License-Identifier: MIT

proc get_design_libraries {} {
  set libraries [dict create]
  dict set libraries intel_configuration_reset_release_to_debug_logic_203 1
  dict set libraries config_reset_release                                 1
  dict set libraries altera_s10_user_rst_clkgate_1932                     1
  dict set libraries cfg_mon                                              1
  dict set libraries altera_iopll_1931                                    1
  dict set libraries sys_pll                                              1
  dict set libraries altera_avalon_st_pipeline_stage_1920                 1
  dict set libraries avst_pipeline_st_pipeline_stage_0                    1
  dict set libraries avst_pipeline_st_pipeline_stage_1                    1
  dict set libraries altera_pr_stream_1910                                1
  dict set libraries altera_pr_ctrl_1910                                  1
  dict set libraries intel_pr_mailbox_wrapper_1910                        1
  dict set libraries altera_s10_pr_1910                                   1
  dict set libraries PR_IP                                                1
  dict set libraries qph_user_clk_iopll_s10_RF100M                        1
  dict set libraries altera_iopll_reconfig_1940                           1
  dict set libraries qph_user_clk_iopll_reconfig                          1
  dict set libraries remote_debug_jtag_only_clock_in                      1
  dict set libraries altera_axi_bridge_1921                               1
  dict set libraries host_if                                              1
  dict set libraries intel_st_dbg_if_110                                  1
  dict set libraries avst_credit_endianness_adp_100                       1
  dict set libraries altera_reset_controller_1921                         1
  dict set libraries avst_credit_w2n_101                                  1
  dict set libraries avst_ready_to_credit_102                             1
  dict set libraries sld_hub_ctrl_core_100                                1
  dict set libraries sld_hub_ctrl_100                                     1
  dict set libraries avst_credit_n2w_101                                  1
  dict set libraries avst_credit_max_ca_101                               1
  dict set libraries avst_credit_to_ready_102                             1
  dict set libraries altera_avalon_mm_bridge_2001                         1
  dict set libraries altera_avalon_onchip_memory2_1921                    1
  dict set libraries altera_merlin_master_translator_191                  1
  dict set libraries altera_merlin_slave_translator_191                   1
  dict set libraries altera_merlin_master_agent_191                       1
  dict set libraries altera_merlin_slave_agent_191                        1
  dict set libraries altera_avalon_sc_fifo_1930                           1
  dict set libraries altera_merlin_router_1920                            1
  dict set libraries altera_merlin_traffic_limiter_191                    1
  dict set libraries altera_merlin_burst_adapter_1920                     1
  dict set libraries altera_merlin_demultiplexer_1921                     1
  dict set libraries altera_merlin_multiplexer_1921                       1
  dict set libraries altera_merlin_width_adapter_1920                     1
  dict set libraries altera_mm_interconnect_1920                          1
  dict set libraries data_format_adapter_1920                             1
  dict set libraries channel_adapter_1921                                 1
  dict set libraries altera_avalon_st_adapter_1920                        1
  dict set libraries intel_jop_blaster_100                                1
  dict set libraries jop_blaster                                          1
  dict set libraries remote_debug_jtag_only_reset_in                      1
  dict set libraries sys_clk                                              1
  dict set libraries altera_common_sv_packages                            1
  dict set libraries altera_xcvr_native_s10_htile_1930                    1
  dict set libraries altera_xcvr_pcie_hip_native_s10_191                  1
  dict set libraries altera_pcie_s10_hip_ast_2210                         1
  dict set libraries altera_xcvr_fpll_s10_htile_1912                      1
  dict set libraries altera_xcvr_atx_pll_s10_htile_1911                   1
  dict set libraries stratix10_clkctrl_2000                               1
  dict set libraries pcie_ep_g3x16                                        1
  dict set libraries address_decode_clk_csr                               1
  dict set libraries altera_jtag_dc_streaming_191                         1
  dict set libraries timing_adapter_1930                                  1
  dict set libraries altera_avalon_st_bytes_to_packets_1910               1
  dict set libraries altera_avalon_st_packets_to_bytes_1910               1
  dict set libraries altera_avalon_packets_to_master_1911                 1
  dict set libraries altera_jtag_avalon_master_191                        1
  dict set libraries address_decode_master_0                              1
  dict set libraries address_decode_merlin_master_translator_0            1
  dict set libraries address_decode_mm_to_mac                             1
  dict set libraries address_decode_mm_to_phy                             1
  dict set libraries address_decode_rx_xcvr_clk                           1
  dict set libraries address_decode_tx_xcvr_clk                           1
  dict set libraries address_decode_tx_xcvr_half_clk                      1
  dict set libraries alt_em10g32_1930                                     1
  dict set libraries altera_eth_10g_mac                                   1
  dict set libraries altera_eth_10gbaser_phy                              1
  dict set libraries altera_xcvr_atx_pll_ip                               1
  dict set libraries pll                                                  1
  dict set libraries altera_xcvr_reset_control_s10_1911                   1
  dict set libraries reset_control                                        1
  dict set libraries spi_bridge_reset_in                                  1
  dict set libraries altera_avalon_spi_1910                               1
  dict set libraries spi_bridge_spi_0                                     1
  dict set libraries spi_bridge_clock_in                                  1
  dict set libraries intel_mce_100                                        1
  dict set libraries rom_1port_2010                                       1
  dict set libraries intel_mce_arb_100                                    1
  dict set libraries fme_id_rom                                           1
  dict set libraries apf_clock_bridge                                     1
  dict set libraries apf_reset_bridge                                     1
  dict set libraries axi4lite_shim_10                                     1
  dict set libraries apf_bpf_mst                                          1
  dict set libraries apf_bpf_slv                                          1
  dict set libraries apf_st2mm_mst                                        1
  dict set libraries apf_st2mm_slv                                        1
  dict set libraries apf_pgsk_slv                                         1
  dict set libraries apf_achk_slv                                         1
  dict set libraries apf_rsv_b_slv                                        1
  dict set libraries apf_rsv_c_slv                                        1
  dict set libraries apf_rsv_d_slv                                        1
  dict set libraries apf_rsv_e_slv                                        1
  dict set libraries apf_rsv_f_slv                                        1
  dict set libraries bpf_clock_bridge                                     1
  dict set libraries bpf_reset_bridge                                     1
  dict set libraries bpf_apf_mst                                          1
  dict set libraries bpf_apf_slv                                          1
  dict set libraries bpf_fme_mst                                          1
  dict set libraries bpf_fme_slv                                          1
  dict set libraries bpf_pmci_slv                                         1
  dict set libraries bpf_pcie_slv                                         1
  dict set libraries bpf_emif_slv                                         1
  dict set libraries bpf_hssi_slv                                         1
  dict set libraries bpf_rsv_5_slv                                        1
  dict set libraries bpf_rsv_6_slv                                        1
  dict set libraries bpf_rsv_7_slv                                        1
  dict set libraries altera_emif_arch_nd_191                              1
  dict set libraries altera_emif_s10_1923                                 1
  dict set libraries emif_ddr4_no_ecc                                     1
  dict set libraries st_dc_fifo_1940                                      1
  dict set libraries mm_ccb_1920                                          1
  dict set libraries avmm_cdc                                             1
  dict set libraries avmm_pipeline_bridge                                 1
  dict set libraries altera_merlin_axi_translator_1920                    1
  dict set libraries altera_merlin_axi_master_ni_1931                     1
  dict set libraries hs_clk_xer_1931                                      1
  dict set libraries remote_debug_jtag_only                               1
  dict set libraries address_decode                                       1
  dict set libraries spi_bridge                                           1
  dict set libraries altera_merlin_axi_slave_ni_1931                      1
  dict set libraries apf                                                  1
  dict set libraries bpf                                                  1
  return $libraries
}

proc get_memory_files {QSYS_SIMDIR} {
  set memory_files [list]
  lappend memory_files "$QSYS_SIMDIR/../../src/ip/port_gasket/qph_user_clk_iopll_reconfig/altera_iopll_reconfig_1940/sim/recalibration.mif"
  lappend memory_files "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/emif_ddr4_no_ecc_altera_emif_arch_nd_191_rp6cuaq_seq_params_sim.hex"
  lappend memory_files "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/emif_ddr4_no_ecc_altera_emif_arch_nd_191_rp6cuaq_iossm_sim.hex"
  lappend memory_files "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/emif_ddr4_no_ecc_altera_emif_arch_nd_191_rp6cuaq_seq_params_synth.hex"
  lappend memory_files "$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/emif_ddr4_no_ecc_altera_emif_arch_nd_191_rp6cuaq_iossm_synth.hex"
  return $memory_files
}

proc get_common_design_files {USER_DEFINED_COMPILE_OPTIONS USER_DEFINED_VERILOG_COMPILE_OPTIONS USER_DEFINED_VHDL_COMPILE_OPTIONS QSYS_SIMDIR} {
  set design_files [dict create]
  dict set design_files "altera_common_sv_packages::altera_xcvr_native_s10_functions_h" "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/altera_xcvr_native_s10_functions_h.sv\"  -work altera_common_sv_packages -cdslib  ./cds_libs/altera_common_sv_packages.cds.lib"
  return $design_files
}

proc get_design_files {USER_DEFINED_COMPILE_OPTIONS USER_DEFINED_VERILOG_COMPILE_OPTIONS USER_DEFINED_VHDL_COMPILE_OPTIONS QSYS_SIMDIR} {
  set design_files [list]
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/AFU_debug/config_reset_release/intel_configuration_reset_release_to_debug_logic_203/sim/intel_configuration_reset_release_to_debug_logic.v\"  -work intel_configuration_reset_release_to_debug_logic_203 -cdslib  ./cds_libs/intel_configuration_reset_release_to_debug_logic_203.cds.lib"                                                     
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/AFU_debug/config_reset_release/sim/config_reset_release.v\"  -work config_reset_release"                                                                                                                                                                                                                                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/cfg_mon/cfg_mon/altera_s10_user_rst_clkgate_1932/sim/altera_s10_user_rst_clkgate.sv\"  -work altera_s10_user_rst_clkgate_1932 -cdslib  ./cds_libs/altera_s10_user_rst_clkgate_1932.cds.lib"                                                                                                                                                                       
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/cfg_mon/cfg_mon/sim/cfg_mon.v\"  -work cfg_mon"                                                                                                                                                                                                                                                                                                             
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/d5005/sys_pll/sys_pll/altera_iopll_1931/sim/sys_pll_altera_iopll_1931_5ehem7y.vo\"  -work altera_iopll_1931 -cdslib  ./cds_libs/altera_iopll_1931.cds.lib"                                                                                                                                                                                                                  
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/d5005/sys_pll/sys_pll/altera_iopll_1931/sim/stratix10_altera_iopll.v\"  -work altera_iopll_1931 -cdslib  ./cds_libs/altera_iopll_1931.cds.lib"                                                                                                                                                                                                                              
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/d5005/sys_pll/sys_pll/sim/sys_pll.v\"  -work sys_pll"                                                                                                                                                                                                                                                                                                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/avst_pipeline/avst_pipeline_st_pipeline_stage_0/altera_avalon_st_pipeline_stage_1920/sim/avst_pipeline_st_pipeline_stage_0_altera_avalon_st_pipeline_stage_1920_zterisq.sv\"  -work altera_avalon_st_pipeline_stage_1920 -cdslib  ./cds_libs/altera_avalon_st_pipeline_stage_1920.cds.lib"                                                                        
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/avst_pipeline/avst_pipeline_st_pipeline_stage_0/altera_avalon_st_pipeline_stage_1920/sim/altera_avalon_st_pipeline_base.v\"  -work altera_avalon_st_pipeline_stage_1920 -cdslib  ./cds_libs/altera_avalon_st_pipeline_stage_1920.cds.lib"                                                                                                                         
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/avst_pipeline/avst_pipeline_st_pipeline_stage_0/sim/avst_pipeline_st_pipeline_stage_0.v\"  -work avst_pipeline_st_pipeline_stage_0"                                                                                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/avst_pipeline/avst_pipeline_st_pipeline_stage_1/altera_avalon_st_pipeline_stage_1920/sim/avst_pipeline_st_pipeline_stage_1_altera_avalon_st_pipeline_stage_1920_zterisq.sv\"  -work altera_avalon_st_pipeline_stage_1920 -cdslib  ./cds_libs/altera_avalon_st_pipeline_stage_1920.cds.lib"                                                                        
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/avst_pipeline/avst_pipeline_st_pipeline_stage_1/altera_avalon_st_pipeline_stage_1920/sim/altera_avalon_st_pipeline_base.v\"  -work altera_avalon_st_pipeline_stage_1920 -cdslib  ./cds_libs/altera_avalon_st_pipeline_stage_1920.cds.lib"                                                                                                                         
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/avst_pipeline/avst_pipeline_st_pipeline_stage_1/sim/avst_pipeline_st_pipeline_stage_1.v\"  -work avst_pipeline_st_pipeline_stage_1"                                                                                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/PR_IP/altera_pr_stream_1910/sim/avst_protocol_checker.sv\"  -work altera_pr_stream_1910 -cdslib  ./cds_libs/altera_pr_stream_1910.cds.lib"                                                                                                                                                                                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/PR_IP/altera_pr_stream_1910/sim/PR_IP_altera_pr_stream_1910_4axlpga.sv\"  -work altera_pr_stream_1910 -cdslib  ./cds_libs/altera_pr_stream_1910.cds.lib"                                                                                                                                                                                              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/PR_IP/altera_pr_ctrl_1910/sim/PR_IP_altera_pr_ctrl_1910_l5yvmoy.sv\"  -work altera_pr_ctrl_1910 -cdslib  ./cds_libs/altera_pr_ctrl_1910.cds.lib"                                                                                                                                                                                                      
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/PR_IP/intel_pr_mailbox_wrapper_1910/sim/intel_pr_mailbox_wrapper.sv\"  -work intel_pr_mailbox_wrapper_1910 -cdslib  ./cds_libs/intel_pr_mailbox_wrapper_1910.cds.lib"                                                                                                                                                                                 
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/PR_IP/altera_s10_pr_1910/sim/PR_IP_altera_s10_pr_1910_ixhyvnq.v\"  -work altera_s10_pr_1910"                                                                                                                                                                                                                                                    
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/PR_IP/sim/PR_IP.v\"  -work PR_IP"                                                                                                                                                                                                                                                                                                               
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/qph_user_clk_iopll_s10_RF100M/altera_iopll_1931/sim/qph_user_clk_iopll_s10_RF100M_altera_iopll_1931_s6jg4nq.vo\"  -work altera_iopll_1931 -cdslib  ./cds_libs/altera_iopll_1931.cds.lib"                                                                                                                                                                  
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/qph_user_clk_iopll_s10_RF100M/altera_iopll_1931/sim/stratix10_altera_iopll.v\"  -work altera_iopll_1931 -cdslib  ./cds_libs/altera_iopll_1931.cds.lib"                                                                                                                                                                                                    
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/qph_user_clk_iopll_s10_RF100M/sim/qph_user_clk_iopll_s10_RF100M.v\"  -work qph_user_clk_iopll_s10_RF100M"                                                                                                                                                                                                                                       
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/qph_user_clk_iopll_reconfig/altera_iopll_reconfig_1940/sim/altera_iopll_reconfig_top.sv\"  -work altera_iopll_reconfig_1940 -cdslib  ./cds_libs/altera_iopll_reconfig_1940.cds.lib"                                                                                                                                                                   
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/qph_user_clk_iopll_reconfig/altera_iopll_reconfig_1940/sim/altera_iopll_reconfig_fsm.sv\"  -work altera_iopll_reconfig_1940 -cdslib  ./cds_libs/altera_iopll_reconfig_1940.cds.lib"                                                                                                                                                                   
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/qph_user_clk_iopll_reconfig/altera_iopll_reconfig_1940/sim/pulse_gen.sv\"  -work altera_iopll_reconfig_1940 -cdslib  ./cds_libs/altera_iopll_reconfig_1940.cds.lib"                                                                                                                                                                                   
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/qph_user_clk_iopll_reconfig/altera_iopll_reconfig_1940/sim/shift.sv\"  -work altera_iopll_reconfig_1940 -cdslib  ./cds_libs/altera_iopll_reconfig_1940.cds.lib"                                                                                                                                                                                       
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/qph_user_clk_iopll_reconfig/sim/qph_user_clk_iopll_reconfig.v\"  -work qph_user_clk_iopll_reconfig"                                                                                                                                                                                                                                             
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/remote_debug_jtag_only_clock_in/sim/remote_debug_jtag_only_clock_in.v\"  -work remote_debug_jtag_only_clock_in"                                                                                                                                                                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/host_if/altera_axi_bridge_1921/sim/host_if_altera_axi_bridge_1921_mawpefa.sv\"  -work altera_axi_bridge_1921 -cdslib  ./cds_libs/altera_axi_bridge_1921.cds.lib"                                                                                                                                                 
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/host_if/altera_axi_bridge_1921/sim/altera_avalon_st_pipeline_base.v\"  -work altera_axi_bridge_1921 -cdslib  ./cds_libs/altera_axi_bridge_1921.cds.lib"                                                                                                                                                          
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/host_if/sim/host_if.v\"  -work host_if"                                                                                                                                                                                                                                                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/cadence/intel_st_dbg_if_csr_h.sv\"  -work intel_st_dbg_if_110 -cdslib  ./cds_libs/intel_st_dbg_if_110.cds.lib"                                   
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/cadence/intel_st_dbg_if_csr.sv\"  -work intel_st_dbg_if_110 -cdslib  ./cds_libs/intel_st_dbg_if_110.cds.lib"                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/cadence/intel_st_dbg_if_dma_wrapper.sv\"  -work intel_st_dbg_if_110 -cdslib  ./cds_libs/intel_st_dbg_if_110.cds.lib"                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/cadence/intel_st_dbg_if_rd_dma.sv\"  -work intel_st_dbg_if_110 -cdslib  ./cds_libs/intel_st_dbg_if_110.cds.lib"                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/cadence/intel_st_dbg_if_snk.sv\"  -work intel_st_dbg_if_110 -cdslib  ./cds_libs/intel_st_dbg_if_110.cds.lib"                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/cadence/intel_st_dbg_if_src.sv\"  -work intel_st_dbg_if_110 -cdslib  ./cds_libs/intel_st_dbg_if_110.cds.lib"                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/cadence/intel_st_dbg_if_wr_dma.sv\"  -work intel_st_dbg_if_110 -cdslib  ./cds_libs/intel_st_dbg_if_110.cds.lib"                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/cadence/intel_st_dbg_if_top.sv\"  -work intel_st_dbg_if_110 -cdslib  ./cds_libs/intel_st_dbg_if_110.cds.lib"                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/acl_altera_syncram_wrapped.sv\"  -work intel_st_dbg_if_110 -cdslib  ./cds_libs/intel_st_dbg_if_110.cds.lib"                                      
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/acl_high_speed_fifo.sv\"  -work intel_st_dbg_if_110 -cdslib  ./cds_libs/intel_st_dbg_if_110.cds.lib"                                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/acl_latency_one_ram_fifo.sv\"  -work intel_st_dbg_if_110 -cdslib  ./cds_libs/intel_st_dbg_if_110.cds.lib"                                        
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/acl_latency_zero_ram_fifo.sv\"  -work intel_st_dbg_if_110 -cdslib  ./cds_libs/intel_st_dbg_if_110.cds.lib"                                       
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/acl_lfsr.sv\"  -work intel_st_dbg_if_110 -cdslib  ./cds_libs/intel_st_dbg_if_110.cds.lib"                                                        
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/acl_low_latency_fifo.sv\"  -work intel_st_dbg_if_110 -cdslib  ./cds_libs/intel_st_dbg_if_110.cds.lib"                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/acl_mid_speed_fifo.sv\"  -work intel_st_dbg_if_110 -cdslib  ./cds_libs/intel_st_dbg_if_110.cds.lib"                                              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/acl_reset_handler.sv\"  -work intel_st_dbg_if_110 -cdslib  ./cds_libs/intel_st_dbg_if_110.cds.lib"                                               
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/acl_tessellated_incr_decr_threshold.sv\"  -work intel_st_dbg_if_110 -cdslib  ./cds_libs/intel_st_dbg_if_110.cds.lib"                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/acl_tessellated_incr_lookahead.sv\"  -work intel_st_dbg_if_110 -cdslib  ./cds_libs/intel_st_dbg_if_110.cds.lib"                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/acl_zero_latency_fifo.sv\"  -work intel_st_dbg_if_110 -cdslib  ./cds_libs/intel_st_dbg_if_110.cds.lib"                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_st_dbg_if_110/sim/hld_fifo.sv\"  -work intel_st_dbg_if_110 -cdslib  ./cds_libs/intel_st_dbg_if_110.cds.lib"                                                        
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_endianness_adp_100/sim/jop_blaster_avst_credit_endianness_adp_100_yas4m3a.sv\"  -work avst_credit_endianness_adp_100 -cdslib  ./cds_libs/avst_credit_endianness_adp_100.cds.lib"                                                                                                         
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_reset_controller_1921/sim/altera_reset_controller.v\"  -work altera_reset_controller_1921 -cdslib  ./cds_libs/altera_reset_controller_1921.cds.lib"                                                                                                                                               
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_reset_controller_1921/sim/altera_reset_synchronizer.v\"  -work altera_reset_controller_1921 -cdslib  ./cds_libs/altera_reset_controller_1921.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/jop_blaster_avst_credit_w2n_altera_reset_controller_101_55ojt3q.v\"  -work avst_credit_w2n_101"                                                                                                                                                                        
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/acl_altera_syncram_wrapped.sv\"  -work avst_credit_w2n_101 -cdslib  ./cds_libs/avst_credit_w2n_101.cds.lib"                                      
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/acl_high_speed_fifo.sv\"  -work avst_credit_w2n_101 -cdslib  ./cds_libs/avst_credit_w2n_101.cds.lib"                                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/acl_latency_one_ram_fifo.sv\"  -work avst_credit_w2n_101 -cdslib  ./cds_libs/avst_credit_w2n_101.cds.lib"                                        
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/acl_latency_zero_ram_fifo.sv\"  -work avst_credit_w2n_101 -cdslib  ./cds_libs/avst_credit_w2n_101.cds.lib"                                       
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/acl_lfsr.sv\"  -work avst_credit_w2n_101 -cdslib  ./cds_libs/avst_credit_w2n_101.cds.lib"                                                        
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/acl_low_latency_fifo.sv\"  -work avst_credit_w2n_101 -cdslib  ./cds_libs/avst_credit_w2n_101.cds.lib"                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/acl_mid_speed_fifo.sv\"  -work avst_credit_w2n_101 -cdslib  ./cds_libs/avst_credit_w2n_101.cds.lib"                                              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/acl_reset_handler.sv\"  -work avst_credit_w2n_101 -cdslib  ./cds_libs/avst_credit_w2n_101.cds.lib"                                               
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/acl_tessellated_incr_decr_threshold.sv\"  -work avst_credit_w2n_101 -cdslib  ./cds_libs/avst_credit_w2n_101.cds.lib"                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/acl_tessellated_incr_lookahead.sv\"  -work avst_credit_w2n_101 -cdslib  ./cds_libs/avst_credit_w2n_101.cds.lib"                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/acl_zero_latency_fifo.sv\"  -work avst_credit_w2n_101 -cdslib  ./cds_libs/avst_credit_w2n_101.cds.lib"                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/hld_fifo.sv\"  -work avst_credit_w2n_101 -cdslib  ./cds_libs/avst_credit_w2n_101.cds.lib"                                                        
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_w2n_101/sim/jop_blaster_avst_credit_w2n_101_ddx3n4q.sv\"  -work avst_credit_w2n_101 -cdslib  ./cds_libs/avst_credit_w2n_101.cds.lib"                         
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/jop_blaster_avst_ready_to_credit_altera_reset_controller_102_jmw5idy.v\"  -work avst_ready_to_credit_102"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/acl_altera_syncram_wrapped.sv\"  -work avst_ready_to_credit_102 -cdslib  ./cds_libs/avst_ready_to_credit_102.cds.lib"                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/acl_high_speed_fifo.sv\"  -work avst_ready_to_credit_102 -cdslib  ./cds_libs/avst_ready_to_credit_102.cds.lib"                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/acl_latency_one_ram_fifo.sv\"  -work avst_ready_to_credit_102 -cdslib  ./cds_libs/avst_ready_to_credit_102.cds.lib"                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/acl_latency_zero_ram_fifo.sv\"  -work avst_ready_to_credit_102 -cdslib  ./cds_libs/avst_ready_to_credit_102.cds.lib"                   
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/acl_lfsr.sv\"  -work avst_ready_to_credit_102 -cdslib  ./cds_libs/avst_ready_to_credit_102.cds.lib"                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/acl_low_latency_fifo.sv\"  -work avst_ready_to_credit_102 -cdslib  ./cds_libs/avst_ready_to_credit_102.cds.lib"                        
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/acl_mid_speed_fifo.sv\"  -work avst_ready_to_credit_102 -cdslib  ./cds_libs/avst_ready_to_credit_102.cds.lib"                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/acl_reset_handler.sv\"  -work avst_ready_to_credit_102 -cdslib  ./cds_libs/avst_ready_to_credit_102.cds.lib"                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/acl_tessellated_incr_decr_threshold.sv\"  -work avst_ready_to_credit_102 -cdslib  ./cds_libs/avst_ready_to_credit_102.cds.lib"         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/acl_tessellated_incr_lookahead.sv\"  -work avst_ready_to_credit_102 -cdslib  ./cds_libs/avst_ready_to_credit_102.cds.lib"              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/acl_zero_latency_fifo.sv\"  -work avst_ready_to_credit_102 -cdslib  ./cds_libs/avst_ready_to_credit_102.cds.lib"                       
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/hld_fifo.sv\"  -work avst_ready_to_credit_102 -cdslib  ./cds_libs/avst_ready_to_credit_102.cds.lib"                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/altera_avalon_st_pipeline_base.sv\"  -work avst_ready_to_credit_102 -cdslib  ./cds_libs/avst_ready_to_credit_102.cds.lib"              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_ready_to_credit_102/sim/jop_blaster_avst_ready_to_credit_102_kdygilq.sv\"  -work avst_ready_to_credit_102 -cdslib  ./cds_libs/avst_ready_to_credit_102.cds.lib"
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/sld_hub_ctrl_core_100/sim/sld_hub_ctrl_core.sv\"  -work sld_hub_ctrl_core_100 -cdslib  ./cds_libs/sld_hub_ctrl_core_100.cds.lib"                                                                                                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/sld_hub_ctrl_core_100/sim/sld_hub_ctrl_sld_node.sv\"  -work sld_hub_ctrl_core_100 -cdslib  ./cds_libs/sld_hub_ctrl_core_100.cds.lib"                                                                                                                                                                 
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/sld_hub_ctrl_core_100/sim/sld_hub_ctrl_tck_generation.sv\"  -work sld_hub_ctrl_core_100 -cdslib  ./cds_libs/sld_hub_ctrl_core_100.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/sld_hub_ctrl_core_100/sim/altera_streaming_sld_hub_controller_altclkctrl.sv\"  -work sld_hub_ctrl_core_100 -cdslib  ./cds_libs/sld_hub_ctrl_core_100.cds.lib"                                                                                                                                        
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/sld_hub_ctrl_100/sim/jop_blaster_sld_hub_ctrl_100_xv4w5aa.v\"  -work sld_hub_ctrl_100"                                                                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_endianness_adp_100/sim/jop_blaster_avst_credit_endianness_adp_100_f3ayqpy.sv\"  -work avst_credit_endianness_adp_100 -cdslib  ./cds_libs/avst_credit_endianness_adp_100.cds.lib"                                                                                                         
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/jop_blaster_avst_credit_n2w_altera_reset_controller_101_qclogiy.v\"  -work avst_credit_n2w_101"                                                                                                                                                                        
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/acl_altera_syncram_wrapped.sv\"  -work avst_credit_n2w_101 -cdslib  ./cds_libs/avst_credit_n2w_101.cds.lib"                                      
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/acl_high_speed_fifo.sv\"  -work avst_credit_n2w_101 -cdslib  ./cds_libs/avst_credit_n2w_101.cds.lib"                                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/acl_latency_one_ram_fifo.sv\"  -work avst_credit_n2w_101 -cdslib  ./cds_libs/avst_credit_n2w_101.cds.lib"                                        
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/acl_latency_zero_ram_fifo.sv\"  -work avst_credit_n2w_101 -cdslib  ./cds_libs/avst_credit_n2w_101.cds.lib"                                       
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/acl_lfsr.sv\"  -work avst_credit_n2w_101 -cdslib  ./cds_libs/avst_credit_n2w_101.cds.lib"                                                        
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/acl_low_latency_fifo.sv\"  -work avst_credit_n2w_101 -cdslib  ./cds_libs/avst_credit_n2w_101.cds.lib"                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/acl_mid_speed_fifo.sv\"  -work avst_credit_n2w_101 -cdslib  ./cds_libs/avst_credit_n2w_101.cds.lib"                                              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/acl_reset_handler.sv\"  -work avst_credit_n2w_101 -cdslib  ./cds_libs/avst_credit_n2w_101.cds.lib"                                               
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/acl_tessellated_incr_decr_threshold.sv\"  -work avst_credit_n2w_101 -cdslib  ./cds_libs/avst_credit_n2w_101.cds.lib"                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/acl_tessellated_incr_lookahead.sv\"  -work avst_credit_n2w_101 -cdslib  ./cds_libs/avst_credit_n2w_101.cds.lib"                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/acl_zero_latency_fifo.sv\"  -work avst_credit_n2w_101 -cdslib  ./cds_libs/avst_credit_n2w_101.cds.lib"                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/hld_fifo.sv\"  -work avst_credit_n2w_101 -cdslib  ./cds_libs/avst_credit_n2w_101.cds.lib"                                                        
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/pipelined_compare_eq.sv\"  -work avst_credit_n2w_101 -cdslib  ./cds_libs/avst_credit_n2w_101.cds.lib"                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_n2w_101/sim/jop_blaster_avst_credit_n2w_101_j3uholy.sv\"  -work avst_credit_n2w_101 -cdslib  ./cds_libs/avst_credit_n2w_101.cds.lib"                         
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_max_ca_101/sim/jop_blaster_avst_credit_max_ca_altera_reset_controller_101_ipp6zjy.v\"  -work avst_credit_max_ca_101"                                                                                                                                                               
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_max_ca_101/sim/jop_blaster_avst_credit_max_ca_101_gke5fvq.sv\"  -work avst_credit_max_ca_101 -cdslib  ./cds_libs/avst_credit_max_ca_101.cds.lib"                                                                                                                                         
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/jop_blaster_avst_credit_to_ready_altera_reset_controller_102_4q6xywy.v\"  -work avst_credit_to_ready_102"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/acl_altera_syncram_wrapped.sv\"  -work avst_credit_to_ready_102 -cdslib  ./cds_libs/avst_credit_to_ready_102.cds.lib"                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/acl_high_speed_fifo.sv\"  -work avst_credit_to_ready_102 -cdslib  ./cds_libs/avst_credit_to_ready_102.cds.lib"                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/acl_latency_one_ram_fifo.sv\"  -work avst_credit_to_ready_102 -cdslib  ./cds_libs/avst_credit_to_ready_102.cds.lib"                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/acl_latency_zero_ram_fifo.sv\"  -work avst_credit_to_ready_102 -cdslib  ./cds_libs/avst_credit_to_ready_102.cds.lib"                   
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/acl_lfsr.sv\"  -work avst_credit_to_ready_102 -cdslib  ./cds_libs/avst_credit_to_ready_102.cds.lib"                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/acl_low_latency_fifo.sv\"  -work avst_credit_to_ready_102 -cdslib  ./cds_libs/avst_credit_to_ready_102.cds.lib"                        
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/acl_mid_speed_fifo.sv\"  -work avst_credit_to_ready_102 -cdslib  ./cds_libs/avst_credit_to_ready_102.cds.lib"                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/acl_reset_handler.sv\"  -work avst_credit_to_ready_102 -cdslib  ./cds_libs/avst_credit_to_ready_102.cds.lib"                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/acl_tessellated_incr_decr_threshold.sv\"  -work avst_credit_to_ready_102 -cdslib  ./cds_libs/avst_credit_to_ready_102.cds.lib"         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/acl_tessellated_incr_lookahead.sv\"  -work avst_credit_to_ready_102 -cdslib  ./cds_libs/avst_credit_to_ready_102.cds.lib"              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/acl_zero_latency_fifo.sv\"  -work avst_credit_to_ready_102 -cdslib  ./cds_libs/avst_credit_to_ready_102.cds.lib"                       
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/hld_fifo.sv\"  -work avst_credit_to_ready_102 -cdslib  ./cds_libs/avst_credit_to_ready_102.cds.lib"                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/\"  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/avst_credit_to_ready_102/sim/jop_blaster_avst_credit_to_ready_102_w6eedmi.sv\"  -work avst_credit_to_ready_102 -cdslib  ./cds_libs/avst_credit_to_ready_102.cds.lib"
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_avalon_mm_bridge_2001/sim/jop_blaster_altera_avalon_mm_bridge_2001_k2bg7dq.v\"  -work altera_avalon_mm_bridge_2001 -cdslib  ./cds_libs/altera_avalon_mm_bridge_2001.cds.lib"                                                                                                                      
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_avalon_onchip_memory2_1921/sim/jop_blaster_altera_avalon_onchip_memory2_1921_bxeg5ny.v\"  -work altera_avalon_onchip_memory2_1921 -cdslib  ./cds_libs/altera_avalon_onchip_memory2_1921.cds.lib"                                                                                                  
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_avalon_onchip_memory2_1921/sim/jop_blaster_altera_avalon_onchip_memory2_1921_uq2xzuy.v\"  -work altera_avalon_onchip_memory2_1921 -cdslib  ./cds_libs/altera_avalon_onchip_memory2_1921.cds.lib"                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_master_translator_191/sim/jop_blaster_altera_merlin_master_translator_191_g7h47bq.sv\"  -work altera_merlin_master_translator_191 -cdslib  ./cds_libs/altera_merlin_master_translator_191.cds.lib"                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_slave_translator_191/sim/jop_blaster_altera_merlin_slave_translator_191_x56fcki.sv\"  -work altera_merlin_slave_translator_191 -cdslib  ./cds_libs/altera_merlin_slave_translator_191.cds.lib"                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_master_agent_191/sim/jop_blaster_altera_merlin_master_agent_191_mpbm6tq.sv\"  -work altera_merlin_master_agent_191 -cdslib  ./cds_libs/altera_merlin_master_agent_191.cds.lib"                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_slave_agent_191/sim/jop_blaster_altera_merlin_slave_agent_191_ncfkfri.sv\"  -work altera_merlin_slave_agent_191 -cdslib  ./cds_libs/altera_merlin_slave_agent_191.cds.lib"                                                                                                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_slave_agent_191/sim/altera_merlin_burst_uncompressor.sv\"  -work altera_merlin_slave_agent_191 -cdslib  ./cds_libs/altera_merlin_slave_agent_191.cds.lib"                                                                                                                              
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_avalon_sc_fifo_1930/sim/jop_blaster_altera_avalon_sc_fifo_1930_pqv24kq.v\"  -work altera_avalon_sc_fifo_1930 -cdslib  ./cds_libs/altera_avalon_sc_fifo_1930.cds.lib"                                                                                                                              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_router_1920/sim/jop_blaster_altera_merlin_router_1920_ytqvixa.sv\"  -work altera_merlin_router_1920 -cdslib  ./cds_libs/altera_merlin_router_1920.cds.lib"                                                                                                                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_router_1920/sim/jop_blaster_altera_merlin_router_1920_6eo7rpa.sv\"  -work altera_merlin_router_1920 -cdslib  ./cds_libs/altera_merlin_router_1920.cds.lib"                                                                                                                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_router_1920/sim/jop_blaster_altera_merlin_router_1920_zce3xuy.sv\"  -work altera_merlin_router_1920 -cdslib  ./cds_libs/altera_merlin_router_1920.cds.lib"                                                                                                                             
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_traffic_limiter_191/sim/jop_blaster_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_mg7ilfq.v\"  -work altera_merlin_traffic_limiter_191"                                                                                                                                
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_traffic_limiter_191/sim/altera_merlin_reorder_memory.sv\"  -work altera_merlin_traffic_limiter_191 -cdslib  ./cds_libs/altera_merlin_traffic_limiter_191.cds.lib"                                                                                                                      
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_traffic_limiter_191/sim/altera_avalon_st_pipeline_base.v\"  -work altera_merlin_traffic_limiter_191 -cdslib  ./cds_libs/altera_merlin_traffic_limiter_191.cds.lib"                                                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_traffic_limiter_191/sim/jop_blaster_altera_merlin_traffic_limiter_191_kcba44q.sv\"  -work altera_merlin_traffic_limiter_191 -cdslib  ./cds_libs/altera_merlin_traffic_limiter_191.cds.lib"                                                                                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_avalon_st_pipeline_stage_1920/sim/jop_blaster_altera_avalon_st_pipeline_stage_1920_zterisq.sv\"  -work altera_avalon_st_pipeline_stage_1920 -cdslib  ./cds_libs/altera_avalon_st_pipeline_stage_1920.cds.lib"                                                                                 
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_avalon_st_pipeline_stage_1920/sim/altera_avalon_st_pipeline_base.v\"  -work altera_avalon_st_pipeline_stage_1920 -cdslib  ./cds_libs/altera_avalon_st_pipeline_stage_1920.cds.lib"                                                                                                            
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_burst_adapter_1920/sim/jop_blaster_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1920_2j5w33i.v\"  -work altera_merlin_burst_adapter_1920"                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_burst_adapter_1920/sim/jop_blaster_altera_merlin_burst_adapter_1920_625crqi.sv\"  -work altera_merlin_burst_adapter_1920 -cdslib  ./cds_libs/altera_merlin_burst_adapter_1920.cds.lib"                                                                                                 
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_burst_adapter_1920/sim/altera_merlin_burst_adapter_uncmpr.sv\"  -work altera_merlin_burst_adapter_1920 -cdslib  ./cds_libs/altera_merlin_burst_adapter_1920.cds.lib"                                                                                                                   
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_burst_adapter_1920/sim/altera_merlin_burst_adapter_13_1.sv\"  -work altera_merlin_burst_adapter_1920 -cdslib  ./cds_libs/altera_merlin_burst_adapter_1920.cds.lib"                                                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_burst_adapter_1920/sim/altera_merlin_burst_adapter_new.sv\"  -work altera_merlin_burst_adapter_1920 -cdslib  ./cds_libs/altera_merlin_burst_adapter_1920.cds.lib"                                                                                                                      
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_burst_adapter_1920/sim/altera_incr_burst_converter.sv\"  -work altera_merlin_burst_adapter_1920 -cdslib  ./cds_libs/altera_merlin_burst_adapter_1920.cds.lib"                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_burst_adapter_1920/sim/altera_wrap_burst_converter.sv\"  -work altera_merlin_burst_adapter_1920 -cdslib  ./cds_libs/altera_merlin_burst_adapter_1920.cds.lib"                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_burst_adapter_1920/sim/altera_default_burst_converter.sv\"  -work altera_merlin_burst_adapter_1920 -cdslib  ./cds_libs/altera_merlin_burst_adapter_1920.cds.lib"                                                                                                                       
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_burst_adapter_1920/sim/altera_merlin_address_alignment.sv\"  -work altera_merlin_burst_adapter_1920 -cdslib  ./cds_libs/altera_merlin_burst_adapter_1920.cds.lib"                                                                                                                      
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_demultiplexer_1921/sim/jop_blaster_altera_merlin_demultiplexer_1921_npzsnka.sv\"  -work altera_merlin_demultiplexer_1921 -cdslib  ./cds_libs/altera_merlin_demultiplexer_1921.cds.lib"                                                                                                 
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_multiplexer_1921/sim/jop_blaster_altera_merlin_multiplexer_1921_mnaajgi.sv\"  -work altera_merlin_multiplexer_1921 -cdslib  ./cds_libs/altera_merlin_multiplexer_1921.cds.lib"                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv\"  -work altera_merlin_multiplexer_1921 -cdslib  ./cds_libs/altera_merlin_multiplexer_1921.cds.lib"                                                                                                                                   
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_demultiplexer_1921/sim/jop_blaster_altera_merlin_demultiplexer_1921_v3jph5q.sv\"  -work altera_merlin_demultiplexer_1921 -cdslib  ./cds_libs/altera_merlin_demultiplexer_1921.cds.lib"                                                                                                 
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_multiplexer_1921/sim/jop_blaster_altera_merlin_multiplexer_1921_vc6vxma.sv\"  -work altera_merlin_multiplexer_1921 -cdslib  ./cds_libs/altera_merlin_multiplexer_1921.cds.lib"                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv\"  -work altera_merlin_multiplexer_1921 -cdslib  ./cds_libs/altera_merlin_multiplexer_1921.cds.lib"                                                                                                                                   
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_width_adapter_1920/sim/jop_blaster_altera_merlin_width_adapter_1920_qdqoqmi.sv\"  -work altera_merlin_width_adapter_1920 -cdslib  ./cds_libs/altera_merlin_width_adapter_1920.cds.lib"                                                                                                 
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_width_adapter_1920/sim/altera_merlin_address_alignment.sv\"  -work altera_merlin_width_adapter_1920 -cdslib  ./cds_libs/altera_merlin_width_adapter_1920.cds.lib"                                                                                                                      
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_width_adapter_1920/sim/altera_merlin_burst_uncompressor.sv\"  -work altera_merlin_width_adapter_1920 -cdslib  ./cds_libs/altera_merlin_width_adapter_1920.cds.lib"                                                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_width_adapter_1920/sim/jop_blaster_altera_merlin_width_adapter_1920_x5hnw7a.sv\"  -work altera_merlin_width_adapter_1920 -cdslib  ./cds_libs/altera_merlin_width_adapter_1920.cds.lib"                                                                                                 
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_width_adapter_1920/sim/altera_merlin_address_alignment.sv\"  -work altera_merlin_width_adapter_1920 -cdslib  ./cds_libs/altera_merlin_width_adapter_1920.cds.lib"                                                                                                                      
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_merlin_width_adapter_1920/sim/altera_merlin_burst_uncompressor.sv\"  -work altera_merlin_width_adapter_1920 -cdslib  ./cds_libs/altera_merlin_width_adapter_1920.cds.lib"                                                                                                                     
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_mm_interconnect_1920/sim/jop_blaster_altera_mm_interconnect_1920_4sv67fi.v\"  -work altera_mm_interconnect_1920"                                                                                                                                                                        
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_mm_interconnect_1920/sim/jop_blaster_altera_mm_interconnect_1920_bmspfti.v\"  -work altera_mm_interconnect_1920"                                                                                                                                                                        
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_mm_interconnect_1920/sim/jop_blaster_altera_mm_interconnect_1920_uhmaksq.v\"  -work altera_mm_interconnect_1920"                                                                                                                                                                        
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/data_format_adapter_1920/sim/jop_blaster_data_format_adapter_1920_k5zstfy.sv\"  -work data_format_adapter_1920 -cdslib  ./cds_libs/data_format_adapter_1920.cds.lib"                                                                                                                                 
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/channel_adapter_1921/sim/jop_blaster_channel_adapter_1921_ad74ixq.sv\"  -work channel_adapter_1921 -cdslib  ./cds_libs/channel_adapter_1921.cds.lib"                                                                                                                                                 
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_avalon_st_adapter_1920/sim/jop_blaster_altera_avalon_st_adapter_1920_qi6zlvi.v\"  -work altera_avalon_st_adapter_1920"                                                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/data_format_adapter_1920/sim/jop_blaster_data_format_adapter_1920_pw4k62a.sv\"  -work data_format_adapter_1920 -cdslib  ./cds_libs/data_format_adapter_1920.cds.lib"                                                                                                                                 
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/channel_adapter_1921/sim/jop_blaster_channel_adapter_1921_mazi3uq.sv\"  -work channel_adapter_1921 -cdslib  ./cds_libs/channel_adapter_1921.cds.lib"                                                                                                                                                 
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/altera_avalon_st_adapter_1920/sim/jop_blaster_altera_avalon_st_adapter_1920_amun2ei.v\"  -work altera_avalon_st_adapter_1920"                                                                                                                                                                  
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/intel_jop_blaster_100/sim/jop_blaster_intel_jop_blaster_100_62vedcq.v\"  -work intel_jop_blaster_100"                                                                                                                                                                                          
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/jop_blaster/sim/jop_blaster.v\"  -work jop_blaster"                                                                                                                                                                                                                                                        
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/remote_debug_jtag_only_reset_in/sim/remote_debug_jtag_only_reset_in.v\"  -work remote_debug_jtag_only_reset_in"                                                                                                                                                                                            
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/ip/remote_debug_jtag_only/sys_clk/sim/sys_clk.v\"  -work sys_clk"                                                                                                                                                                                                                                                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_arbiter.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                   
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/altera_std_synchronizer_nocut.v\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_resync_std.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_reset_counter_s10.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/s10_avmm_h.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_avmm_csr.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_prbs_accum.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_odi_accel.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_arb.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_early_spd_chng_s10_htile.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_dig_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                      
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq_wrapper.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_re_cal_chnl.v\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_pcie_rx_eios_prot.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rx_maib_wa.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_ukfzzqq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_opt_logic_ukfzzqq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_pcie_hip_native_s10_191/sim/pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_wkr5x6a.v\"  -work altera_xcvr_pcie_hip_native_s10_191"                                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_arbiter.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                   
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/altera_std_synchronizer_nocut.v\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_resync_std.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_reset_counter_s10.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/s10_avmm_h.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_avmm_csr.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_prbs_accum.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_odi_accel.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_arb.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_early_spd_chng_s10_htile.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_dig_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                      
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq_wrapper.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_re_cal_chnl.v\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_pcie_rx_eios_prot.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rx_maib_wa.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_fgobq6a.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_opt_logic_fgobq6a.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_pcie_hip_native_s10_191/sim/pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_zm3jaoq.v\"  -work altera_xcvr_pcie_hip_native_s10_191"                                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_arbiter.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                   
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/altera_std_synchronizer_nocut.v\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_resync_std.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_reset_counter_s10.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/s10_avmm_h.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_avmm_csr.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_prbs_accum.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_odi_accel.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_arb.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_early_spd_chng_s10_htile.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_dig_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                      
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq_wrapper.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_re_cal_chnl.v\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_pcie_rx_eios_prot.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rx_maib_wa.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_hzfi56i.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_opt_logic_hzfi56i.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_pcie_hip_native_s10_191/sim/pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_ps6r7ei.v\"  -work altera_xcvr_pcie_hip_native_s10_191"                                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_arbiter.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                   
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/altera_std_synchronizer_nocut.v\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_resync_std.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_reset_counter_s10.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/s10_avmm_h.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_avmm_csr.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_prbs_accum.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_odi_accel.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_arb.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_early_spd_chng_s10_htile.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_dig_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                      
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq_wrapper.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_re_cal_chnl.v\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_pcie_rx_eios_prot.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rx_maib_wa.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_uctekma.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_opt_logic_uctekma.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_pcie_hip_native_s10_191/sim/pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_kuoxkta.v\"  -work altera_xcvr_pcie_hip_native_s10_191"                                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_arbiter.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                   
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/altera_std_synchronizer_nocut.v\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_resync_std.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_reset_counter_s10.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/s10_avmm_h.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_avmm_csr.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_prbs_accum.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_odi_accel.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_arb.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_early_spd_chng_s10_htile.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_dig_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                      
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq_wrapper.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_re_cal_chnl.v\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_pcie_rx_eios_prot.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rx_maib_wa.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_axahbdi.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_opt_logic_axahbdi.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_pcie_hip_native_s10_191/sim/pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_esn2xga.v\"  -work altera_xcvr_pcie_hip_native_s10_191"                                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_arbiter.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                   
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/altera_std_synchronizer_nocut.v\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_resync_std.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_reset_counter_s10.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/s10_avmm_h.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_avmm_csr.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_prbs_accum.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_odi_accel.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_arb.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_early_spd_chng_s10_htile.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_dig_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                      
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq_wrapper.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_re_cal_chnl.v\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_pcie_rx_eios_prot.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rx_maib_wa.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_7jcpbwq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_opt_logic_7jcpbwq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_pcie_hip_native_s10_191/sim/pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_n53mv4q.v\"  -work altera_xcvr_pcie_hip_native_s10_191"                                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_arbiter.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                   
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/altera_std_synchronizer_nocut.v\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_resync_std.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_reset_counter_s10.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/s10_avmm_h.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_avmm_csr.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_prbs_accum.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_odi_accel.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_arb.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_early_spd_chng_s10_htile.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_dig_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                      
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq_wrapper.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_re_cal_chnl.v\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_pcie_rx_eios_prot.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rx_maib_wa.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_jud7y7i.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_opt_logic_jud7y7i.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_pcie_hip_native_s10_191/sim/pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_lnfo7rq.v\"  -work altera_xcvr_pcie_hip_native_s10_191"                                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_arbiter.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                   
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/altera_std_synchronizer_nocut.v\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_resync_std.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_reset_counter_s10.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/s10_avmm_h.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_avmm_csr.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_prbs_accum.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_odi_accel.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_arb.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_early_spd_chng_s10_htile.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_dig_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                      
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq_wrapper.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_re_cal_chnl.v\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_pcie_rx_eios_prot.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rx_maib_wa.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_4lg55my.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_opt_logic_4lg55my.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_pcie_hip_native_s10_191/sim/pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_l3rgu2i.v\"  -work altera_xcvr_pcie_hip_native_s10_191"                                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_arbiter.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                   
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/altera_std_synchronizer_nocut.v\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_resync_std.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_reset_counter_s10.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/s10_avmm_h.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_avmm_csr.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_prbs_accum.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_odi_accel.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_arb.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_early_spd_chng_s10_htile.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_dig_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                      
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq_wrapper.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_re_cal_chnl.v\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_pcie_rx_eios_prot.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rx_maib_wa.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_fn6l6ya.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_opt_logic_fn6l6ya.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_pcie_hip_native_s10_191/sim/pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_6xfihwi.v\"  -work altera_xcvr_pcie_hip_native_s10_191"                                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_arbiter.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                   
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/altera_std_synchronizer_nocut.v\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_resync_std.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_reset_counter_s10.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/s10_avmm_h.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_avmm_csr.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_prbs_accum.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_odi_accel.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_arb.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_early_spd_chng_s10_htile.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_dig_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                      
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq_wrapper.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_re_cal_chnl.v\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_pcie_rx_eios_prot.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rx_maib_wa.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_4cs5awi.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_opt_logic_4cs5awi.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_pcie_hip_native_s10_191/sim/pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_lx62r7q.v\"  -work altera_xcvr_pcie_hip_native_s10_191"                                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_arbiter.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                   
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/altera_std_synchronizer_nocut.v\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_resync_std.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_reset_counter_s10.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/s10_avmm_h.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_avmm_csr.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_prbs_accum.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_odi_accel.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_arb.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_early_spd_chng_s10_htile.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_dig_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                      
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq_wrapper.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_re_cal_chnl.v\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_pcie_rx_eios_prot.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rx_maib_wa.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_s7eijba.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_opt_logic_s7eijba.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_pcie_hip_native_s10_191/sim/pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_iwdktgi.v\"  -work altera_xcvr_pcie_hip_native_s10_191"                                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_arbiter.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                   
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/altera_std_synchronizer_nocut.v\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_resync_std.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_reset_counter_s10.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/s10_avmm_h.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_avmm_csr.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_prbs_accum.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_odi_accel.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_arb.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_early_spd_chng_s10_htile.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_dig_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                      
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq_wrapper.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_re_cal_chnl.v\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_pcie_rx_eios_prot.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rx_maib_wa.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_yffdz5y.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_opt_logic_yffdz5y.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_pcie_hip_native_s10_191/sim/pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_gpj6fty.v\"  -work altera_xcvr_pcie_hip_native_s10_191"                                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_arbiter.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                   
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/altera_std_synchronizer_nocut.v\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_resync_std.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_reset_counter_s10.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/s10_avmm_h.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_avmm_csr.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_prbs_accum.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_odi_accel.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_arb.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_early_spd_chng_s10_htile.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_dig_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                      
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq_wrapper.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_re_cal_chnl.v\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_pcie_rx_eios_prot.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rx_maib_wa.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_dgzzaui.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_opt_logic_dgzzaui.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_pcie_hip_native_s10_191/sim/pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_cvgzmuq.v\"  -work altera_xcvr_pcie_hip_native_s10_191"                                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_arbiter.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                   
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/altera_std_synchronizer_nocut.v\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_resync_std.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_reset_counter_s10.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/s10_avmm_h.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_avmm_csr.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_prbs_accum.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_odi_accel.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_arb.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_early_spd_chng_s10_htile.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_dig_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                      
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq_wrapper.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_re_cal_chnl.v\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_pcie_rx_eios_prot.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rx_maib_wa.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_rsv7zmi.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_opt_logic_rsv7zmi.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_pcie_hip_native_s10_191/sim/pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_ojybbka.v\"  -work altera_xcvr_pcie_hip_native_s10_191"                                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_arbiter.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                   
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/altera_std_synchronizer_nocut.v\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_resync_std.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_reset_counter_s10.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/s10_avmm_h.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_avmm_csr.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_prbs_accum.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_odi_accel.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_arb.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_early_spd_chng_s10_htile.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_dig_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                      
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq_wrapper.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_re_cal_chnl.v\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_pcie_rx_eios_prot.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rx_maib_wa.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_5mrxzta.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_opt_logic_5mrxzta.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_pcie_hip_native_s10_191/sim/pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_7362x5i.v\"  -work altera_xcvr_pcie_hip_native_s10_191"                                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_arbiter.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                   
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/altera_std_synchronizer_nocut.v\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_resync_std.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_reset_counter_s10.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/s10_avmm_h.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_avmm_csr.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_prbs_accum.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_odi_accel.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_arb.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_early_spd_chng_s10_htile.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_dig_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                      
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq_wrapper.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_re_cal_chnl.v\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_pcie_rx_eios_prot.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rx_maib_wa.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/pcie_ep_g3x16_altera_xcvr_native_s10_htile_1930_uy3wjri.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_opt_logic_uy3wjri.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_pcie_hip_native_s10_191/sim/pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_buoogjy.v\"  -work altera_xcvr_pcie_hip_native_s10_191"                                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_pcie_hip_native_s10_191/sim/pcie_ep_g3x16_altera_xcvr_pcie_hip_native_s10_191_rgbka6i.sv\"  -work altera_xcvr_pcie_hip_native_s10_191 -cdslib  ./cds_libs/altera_xcvr_pcie_hip_native_s10_191.cds.lib"                                                                                                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_pcie_hip_native_s10_191/sim/alt_xcvr_native_dig_reset_seq.sv\"  -work altera_xcvr_pcie_hip_native_s10_191 -cdslib  ./cds_libs/altera_xcvr_pcie_hip_native_s10_191.cds.lib"                                                                                                                                                
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_pcie_hip_native_s10_191/sim/alt_xcvr_resync_std.sv\"  -work altera_xcvr_pcie_hip_native_s10_191 -cdslib  ./cds_libs/altera_xcvr_pcie_hip_native_s10_191.cds.lib"                                                                                                                                                          
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/pcie_ep_g3x16_altera_pcie_s10_hip_ast_altera_xcvr_pcie_hip_native_s10_2210_fayqb3i.v\"  -work altera_pcie_s10_hip_ast_2210"                                                                                                                                                                    
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_fpll_s10_htile_1912/sim/altera_std_synchronizer_nocut.v\"  -work altera_xcvr_fpll_s10_htile_1912 -cdslib  ./cds_libs/altera_xcvr_fpll_s10_htile_1912.cds.lib"                                                                                                                                                                 
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_fpll_s10_htile_1912/sim/s10_avmm_h.sv\"  -work altera_xcvr_fpll_s10_htile_1912 -cdslib  ./cds_libs/altera_xcvr_fpll_s10_htile_1912.cds.lib"                                                                                                                                                                               
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_fpll_s10_htile_1912/sim/alt_xcvr_native_anlg_reset_seq.sv\"  -work altera_xcvr_fpll_s10_htile_1912 -cdslib  ./cds_libs/altera_xcvr_fpll_s10_htile_1912.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_fpll_s10_htile_1912/sim/alt_xcvr_pll_rcfg_arb.sv\"  -work altera_xcvr_fpll_s10_htile_1912 -cdslib  ./cds_libs/altera_xcvr_fpll_s10_htile_1912.cds.lib"                                                                                                                                                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_fpll_s10_htile_1912/sim/alt_xcvr_pll_embedded_debug.sv\"  -work altera_xcvr_fpll_s10_htile_1912 -cdslib  ./cds_libs/altera_xcvr_fpll_s10_htile_1912.cds.lib"                                                                                                                                                              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_fpll_s10_htile_1912/sim/alt_xcvr_pll_avmm_csr.sv\"  -work altera_xcvr_fpll_s10_htile_1912 -cdslib  ./cds_libs/altera_xcvr_fpll_s10_htile_1912.cds.lib"                                                                                                                                                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_fpll_s10_htile_1912/sim/alt_xcvr_resync.sv\"  -work altera_xcvr_fpll_s10_htile_1912 -cdslib  ./cds_libs/altera_xcvr_fpll_s10_htile_1912.cds.lib"                                                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_fpll_s10_htile_1912/sim/alt_xcvr_arbiter.sv\"  -work altera_xcvr_fpll_s10_htile_1912 -cdslib  ./cds_libs/altera_xcvr_fpll_s10_htile_1912.cds.lib"                                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_fpll_s10_htile_1912/sim/pcie_ep_g3x16_altera_xcvr_fpll_s10_htile_1912_o6x6lyi.sv\"  -work altera_xcvr_fpll_s10_htile_1912 -cdslib  ./cds_libs/altera_xcvr_fpll_s10_htile_1912.cds.lib"                                                                                                                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_fpll_s10_htile_1912/sim/alt_xcvr_pll_rcfg_opt_logic_o6x6lyi.sv\"  -work altera_xcvr_fpll_s10_htile_1912 -cdslib  ./cds_libs/altera_xcvr_fpll_s10_htile_1912.cds.lib"                                                                                                                                                      
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/pcie_ep_g3x16_altera_pcie_s10_hip_ast_altera_xcvr_fpll_s10_htile_2210_2e7g56i.v\"  -work altera_pcie_s10_hip_ast_2210"                                                                                                                                                                         
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_atx_pll_s10_htile_1911/sim/altera_std_synchronizer_nocut.v\"  -work altera_xcvr_atx_pll_s10_htile_1911 -cdslib  ./cds_libs/altera_xcvr_atx_pll_s10_htile_1911.cds.lib"                                                                                                                                                        
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_atx_pll_s10_htile_1911/sim/alt_xcvr_resync.sv\"  -work altera_xcvr_atx_pll_s10_htile_1911 -cdslib  ./cds_libs/altera_xcvr_atx_pll_s10_htile_1911.cds.lib"                                                                                                                                                                 
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_atx_pll_s10_htile_1911/sim/alt_xcvr_arbiter.sv\"  -work altera_xcvr_atx_pll_s10_htile_1911 -cdslib  ./cds_libs/altera_xcvr_atx_pll_s10_htile_1911.cds.lib"                                                                                                                                                                
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_atx_pll_s10_htile_1911/sim/s10_avmm_h.sv\"  -work altera_xcvr_atx_pll_s10_htile_1911 -cdslib  ./cds_libs/altera_xcvr_atx_pll_s10_htile_1911.cds.lib"                                                                                                                                                                      
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_atx_pll_s10_htile_1911/sim/alt_xcvr_native_anlg_reset_seq.sv\"  -work altera_xcvr_atx_pll_s10_htile_1911 -cdslib  ./cds_libs/altera_xcvr_atx_pll_s10_htile_1911.cds.lib"                                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_atx_pll_s10_htile_1911/sim/alt_xcvr_pll_rcfg_arb.sv\"  -work altera_xcvr_atx_pll_s10_htile_1911 -cdslib  ./cds_libs/altera_xcvr_atx_pll_s10_htile_1911.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_atx_pll_s10_htile_1911/sim/alt_xcvr_pll_embedded_debug.sv\"  -work altera_xcvr_atx_pll_s10_htile_1911 -cdslib  ./cds_libs/altera_xcvr_atx_pll_s10_htile_1911.cds.lib"                                                                                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_atx_pll_s10_htile_1911/sim/alt_xcvr_pll_avmm_csr.sv\"  -work altera_xcvr_atx_pll_s10_htile_1911 -cdslib  ./cds_libs/altera_xcvr_atx_pll_s10_htile_1911.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_atx_pll_s10_htile_1911/sim/pcie_ep_g3x16_altera_xcvr_atx_pll_s10_htile_1911_yayb5sy.sv\"  -work altera_xcvr_atx_pll_s10_htile_1911 -cdslib  ./cds_libs/altera_xcvr_atx_pll_s10_htile_1911.cds.lib"                                                                                                                        
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_xcvr_atx_pll_s10_htile_1911/sim/alt_xcvr_pll_rcfg_opt_logic_yayb5sy.sv\"  -work altera_xcvr_atx_pll_s10_htile_1911 -cdslib  ./cds_libs/altera_xcvr_atx_pll_s10_htile_1911.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/pcie_ep_g3x16_altera_pcie_s10_hip_ast_altera_xcvr_atx_pll_s10_htile_2210_25jcloa.v\"  -work altera_pcie_s10_hip_ast_2210"                                                                                                                                                                      
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/stratix10_clkctrl_2000/sim/pcie_ep_g3x16_stratix10_clkctrl_2000_j4tf5kq.v\"  -work stratix10_clkctrl_2000 -cdslib  ./cds_libs/stratix10_clkctrl_2000.cds.lib"                                                                                                                                                                             
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/altera_pio_clkCtrl.v\"  -work altera_pcie_s10_hip_ast_2210"                                                                                                                                                                                                                                    
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/altera_pcie_s10_hip_ast_2210_4f5nszy.sv\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                                                                  
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/altera_pcie_s10_hip_ast_pllnphy_2210_4f5nszy.v\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/altera_pcie_s10_hip_ast_pllnphy_2210_4f5nszy.v\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/altera_pcie_s10_hip_ast_pipen1b_2210_4f5nszy.v\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/altera_pcie_s10_hip_ast_pipen1b_2210_4f5nszy.v\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/altera_pcie_s10_reset_delay_sync.v\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                                                                       
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/altera_pcie_s10_sc_bitsync.v\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                                                                             
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/altera_std_synchronizer_nocut.v\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/altera_pcie_s10_gen3x16_adapter.sv\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                                                                   
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/altera_pcie_s10_gen3x16_cfg_if.sv\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                                                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/altera_pcie_s10_gen3x16_credit_if.sv\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                                                                 
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/altera_pcie_s10_gen3x16_err_if.sv\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                                                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/altera_pcie_s10_gen3x16_misc_if.sv\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                                                                   
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/altera_pcie_s10_gen3x16_rx_st_if.sv\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                                                                  
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/alt_mlab.v\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                                                                                               
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/sync_pulse.v\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                                                                                             
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/sync_rst_n.v\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                                                                                             
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/sync_vec.v\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                                                                                               
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/altera_pcie_s10_gen3x16_dcfifo.sv\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                                                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/altera_pcie_s10_gen3x16_gpx3.sv\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                                                                      
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/altera_pcie_s10_gen3x16_tx_st_if.sv\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/sync_bit.sv\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/altera_pcie_s10_sriov_bridge/altera_pcie_s10_sriov_bridge.sv\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                                         
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/cadence/altera_pcie_s10_sriov_bridge/altera_pcie_s10_sriov_cfg_dataflow.v\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                                
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/cadence/altera_pcie_s10_sriov_bridge/altera_pcie_s10_sriov_cfg_vf_ats_cap.v\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                              
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/cadence/altera_pcie_s10_sriov_bridge/altera_pcie_s10_sriov_cfg_vf_enable_init.v\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                          
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/cadence/altera_pcie_s10_sriov_bridge/altera_pcie_s10_sriov_cfg_vf_error_rep_fifo.v\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                       
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/cadence/altera_pcie_s10_sriov_bridge/altera_pcie_s10_sriov_cfg_vf_error_status_fifo.v\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                    
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/cadence/altera_pcie_s10_sriov_bridge/altera_pcie_s10_sriov_cfg_vf_msix_cap.v\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                             
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/cadence/altera_pcie_s10_sriov_bridge/altera_pcie_s10_sriov_cfg_vf_pci_cmd_reg.v\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                          
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/cadence/altera_pcie_s10_sriov_bridge/altera_pcie_s10_sriov_cfg_vf_pci_status_reg.v\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                       
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/cadence/altera_pcie_s10_sriov_bridge/altera_pcie_s10_sriov_cfg_vf_regset.v\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                               
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/cadence/altera_pcie_s10_sriov_bridge/altera_pcie_s10_sriov_cfg_vf_status_array.v\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                         
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/cadence/altera_pcie_s10_sriov_bridge/altera_pcie_s10_sriov_cfg_vf_tph_req_cap.v\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                          
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/cadence/altera_pcie_s10_sriov_bridge/altera_pcie_s10_sriov_cfg_vf_trans_pend_status_array.v\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                              
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/cadence/altera_pcie_s10_sriov_bridge/altera_pcie_s10_cfg_vf_pend_reset.v\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                                 
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/cadence/altera_pcie_s10_sriov_bridge/altera_pcie_s10_cfg_vf_pend_flr.v\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                                   
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/cadence/altera_pcie_s10_sriov_bridge/altera_pcie_s10_cfg_vf_pend_flr_release.v\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                           
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/cadence/altera_pcie_s10_sriov_bridge/altera_pcie_s10_sriov_register_ram.v\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                                
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/cadence/altera_pcie_s10_sriov_bridge/altera_pcie_s10_sriov_top.v\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                                         
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/cadence/altera_pcie_s10_sriov_bridge/async_fifo.v\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                                                        
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/cadence/altera_pcie_s10_sriov_bridge/ceb_sync.v\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                                                          
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/cadence/altera_pcie_s10_sriov_bridge/cpl_pending_status_sync.v\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                                           
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/cadence/altera_pcie_s10_sriov_bridge/error_status_sync.v\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                                                 
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/cadence/altera_pcie_s10_sriov_bridge/flr_sync.v\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                                                          
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/cadence/altera_pcie_s10_sriov_bridge/pf_update_sync.v\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                                                    
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/cadence/altera_pcie_s10_sriov_bridge/sriov_extensible_interface_cdc.v\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                                    
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/altera_pcie_s10_hip_ast_2210/sim/cadence/altera_pcie_s10_sriov_bridge/two_stage_sync.v\"  -work altera_pcie_s10_hip_ast_2210 -cdslib  ./cds_libs/altera_pcie_s10_hip_ast_2210.cds.lib"                                                                                                                                                    
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/pcie/qip/pcie_ep_g3x16/sim/pcie_ep_g3x16.v\"  -work pcie_ep_g3x16"                                                                                                                                                                                                                                                                                     
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_clk_csr/sim/address_decode_clk_csr.v\"  -work address_decode_clk_csr"                                                                                                                                                                                                                      
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_191/sim/altera_avalon_st_jtag_interface.v\"  -work altera_jtag_dc_streaming_191 -cdslib  ./cds_libs/altera_jtag_dc_streaming_191.cds.lib"                                                                                                                          
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_191/sim/altera_jtag_dc_streaming.v\"  -work altera_jtag_dc_streaming_191 -cdslib  ./cds_libs/altera_jtag_dc_streaming_191.cds.lib"                                                                                                                                 
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_191/sim/altera_jtag_sld_node.v\"  -work altera_jtag_dc_streaming_191 -cdslib  ./cds_libs/altera_jtag_dc_streaming_191.cds.lib"                                                                                                                                     
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_191/sim/altera_jtag_streaming.v\"  -work altera_jtag_dc_streaming_191 -cdslib  ./cds_libs/altera_jtag_dc_streaming_191.cds.lib"                                                                                                                                    
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_191/sim/altera_avalon_st_clock_crosser.v\"  -work altera_jtag_dc_streaming_191 -cdslib  ./cds_libs/altera_jtag_dc_streaming_191.cds.lib"                                                                                                                           
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_191/sim/altera_std_synchronizer_nocut.v\"  -work altera_jtag_dc_streaming_191 -cdslib  ./cds_libs/altera_jtag_dc_streaming_191.cds.lib"                                                                                                                            
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_191/sim/altera_avalon_st_pipeline_base.v\"  -work altera_jtag_dc_streaming_191 -cdslib  ./cds_libs/altera_jtag_dc_streaming_191.cds.lib"                                                                                                                           
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_191/sim/altera_avalon_st_idle_remover.v\"  -work altera_jtag_dc_streaming_191 -cdslib  ./cds_libs/altera_jtag_dc_streaming_191.cds.lib"                                                                                                                            
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_191/sim/altera_avalon_st_idle_inserter.v\"  -work altera_jtag_dc_streaming_191 -cdslib  ./cds_libs/altera_jtag_dc_streaming_191.cds.lib"                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_191/sim/altera_avalon_st_pipeline_stage.sv\"  -work altera_jtag_dc_streaming_191 -cdslib  ./cds_libs/altera_jtag_dc_streaming_191.cds.lib"                                                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/timing_adapter_1930/sim/address_decode_master_0_timing_adapter_1930_zznpvoa.sv\"  -work timing_adapter_1930 -cdslib  ./cds_libs/timing_adapter_1930.cds.lib"                                                                                                                            
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/altera_avalon_sc_fifo_1930/sim/address_decode_master_0_altera_avalon_sc_fifo_1930_pqv24kq.v\"  -work altera_avalon_sc_fifo_1930 -cdslib  ./cds_libs/altera_avalon_sc_fifo_1930.cds.lib"                                                                                                     
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/altera_avalon_st_bytes_to_packets_1910/sim/altera_avalon_st_bytes_to_packets.v\"  -work altera_avalon_st_bytes_to_packets_1910 -cdslib  ./cds_libs/altera_avalon_st_bytes_to_packets_1910.cds.lib"                                                                                          
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/altera_avalon_st_packets_to_bytes_1910/sim/altera_avalon_st_packets_to_bytes.v\"  -work altera_avalon_st_packets_to_bytes_1910 -cdslib  ./cds_libs/altera_avalon_st_packets_to_bytes_1910.cds.lib"                                                                                          
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/altera_avalon_packets_to_master_1911/sim/altera_avalon_packets_to_master.v\"  -work altera_avalon_packets_to_master_1911 -cdslib  ./cds_libs/altera_avalon_packets_to_master_1911.cds.lib"                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/channel_adapter_1921/sim/address_decode_master_0_channel_adapter_1921_5wnzrci.sv\"  -work channel_adapter_1921 -cdslib  ./cds_libs/channel_adapter_1921.cds.lib"                                                                                                                        
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/channel_adapter_1921/sim/address_decode_master_0_channel_adapter_1921_fkajlia.sv\"  -work channel_adapter_1921 -cdslib  ./cds_libs/channel_adapter_1921.cds.lib"                                                                                                                        
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/altera_reset_controller_1921/sim/altera_reset_controller.v\"  -work altera_reset_controller_1921 -cdslib  ./cds_libs/altera_reset_controller_1921.cds.lib"                                                                                                                                  
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/altera_reset_controller_1921/sim/altera_reset_synchronizer.v\"  -work altera_reset_controller_1921 -cdslib  ./cds_libs/altera_reset_controller_1921.cds.lib"                                                                                                                                
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_avalon_master_191/sim/address_decode_master_0_altera_jtag_avalon_master_191_3zppvky.v\"  -work altera_jtag_avalon_master_191"                                                                                                                                         
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_master_0/sim/address_decode_master_0.v\"  -work address_decode_master_0"                                                                                                                                                                                                                   
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_merlin_master_translator_0/altera_merlin_master_translator_191/sim/address_decode_merlin_master_translator_0_altera_merlin_master_translator_191_g7h47bq.sv\"  -work altera_merlin_master_translator_191 -cdslib  ./cds_libs/altera_merlin_master_translator_191.cds.lib"                        
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_merlin_master_translator_0/sim/address_decode_merlin_master_translator_0.v\"  -work address_decode_merlin_master_translator_0"                                                                                                                                                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_mm_to_mac/altera_merlin_slave_translator_191/sim/address_decode_mm_to_mac_altera_merlin_slave_translator_191_x56fcki.sv\"  -work altera_merlin_slave_translator_191 -cdslib  ./cds_libs/altera_merlin_slave_translator_191.cds.lib"                                                              
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_mm_to_mac/sim/address_decode_mm_to_mac.v\"  -work address_decode_mm_to_mac"                                                                                                                                                                                                                
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_mm_to_phy/altera_merlin_slave_translator_191/sim/address_decode_mm_to_phy_altera_merlin_slave_translator_191_x56fcki.sv\"  -work altera_merlin_slave_translator_191 -cdslib  ./cds_libs/altera_merlin_slave_translator_191.cds.lib"                                                              
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_mm_to_phy/sim/address_decode_mm_to_phy.v\"  -work address_decode_mm_to_phy"                                                                                                                                                                                                                
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_rx_xcvr_clk/sim/address_decode_rx_xcvr_clk.v\"  -work address_decode_rx_xcvr_clk"                                                                                                                                                                                                          
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_tx_xcvr_clk/sim/address_decode_tx_xcvr_clk.v\"  -work address_decode_tx_xcvr_clk"                                                                                                                                                                                                          
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/ip/address_decode/address_decode_tx_xcvr_half_clk/sim/address_decode_tx_xcvr_half_clk.v\"  -work address_decode_tx_xcvr_half_clk"                                                                                                                                                                                           
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/alt_em10g32.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                                             
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/alt_em10g32unit.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                                         
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_clk_rst.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                                 
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_clock_crosser.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                           
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_crc32.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                                   
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_crc32_gf_mult32_kc.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                      
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_creg_map.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                                
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_creg_top.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                                
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_frm_decoder.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                             
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_tx_rs_gmii_mii_layer.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                    
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_pipeline_base.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                           
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_reset_synchronizer.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                      
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_rr_clock_crosser.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                        
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_rst_cnt.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                                 
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_rx_fctl_filter_crcpad_rem.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                               
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_rx_fctl_overflow.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                        
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_rx_fctl_preamble.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                        
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_rx_frm_control.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                          
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_rx_pfc_flow_control.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                     
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_rx_pfc_pause_conversion.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                 
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_rx_pkt_backpressure_control.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                             
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_rx_rs_gmii16b.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                           
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_rx_rs_gmii16b_top.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                       
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_rx_rs_gmii_mii.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                          
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_rx_rs_layer.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                             
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_rx_rs_xgmii.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                             
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_rx_status_aligner.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                       
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_rx_top.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                                  
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_stat_mem.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                                
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_stat_reg.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                                
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_tx_data_frm_gen.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                         
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_tx_srcaddr_inserter.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                     
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_tx_err_aligner.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                          
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_tx_flow_control.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                         
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_tx_frm_arbiter.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                          
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_tx_frm_muxer.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                            
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_tx_pause_beat_conversion.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_tx_pause_frm_gen.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                        
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_tx_pause_req.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                            
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_tx_pfc_frm_gen.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                          
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_rr_buffer.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                               
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_tx_rs_gmii16b.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                           
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_tx_rs_gmii16b_top.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                       
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_tx_rs_layer.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                             
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_tx_rs_xgmii_layer.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                       
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_sc_fifo.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                                 
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_tx_top.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                                  
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_rx_gmii_decoder.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                         
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_rx_gmii_decoder_dfa.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                     
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_tx_gmii_encoder.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                         
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_tx_gmii_encoder_dfa.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                     
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_rx_gmii_mii_decoder_if.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                  
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_tx_gmii_mii_encoder_if.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                  
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/adapters/altera_eth_avalon_mm_adapter/altera_eth_avalon_mm_adapter.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                      
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/adapters/altera_eth_avalon_st_adapter/altera_eth_avalon_st_adapter.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                      
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_rx.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                    
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_tx.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                    
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                 
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/adapters/altera_eth_avalon_st_adapter/alt_em10g32_vldpkt_rddly.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                          
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/adapters/altera_eth_avalon_st_adapter/sideband_adapter_rx.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                               
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/adapters/altera_eth_avalon_st_adapter/sideband_adapter_tx.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                               
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/adapters/altera_eth_avalon_st_adapter/sideband_adapter.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                  
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/adapters/altera_eth_avalon_st_adapter/altera_eth_sideband_crosser.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                       
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/adapters/altera_eth_avalon_st_adapter/altera_eth_sideband_crosser_sync.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                  
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_64_xgmii_conversion.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_to_64_xgmii_conversion.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_64_to_32_xgmii_conversion.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_dcfifo_32_to_64_xgmii_conversion.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                      
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_dcfifo_64_to_32_xgmii_conversion.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                      
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_32_to_64_adapter.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                        
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_64_to_32_adapter.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                        
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_data_format_adapter.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                     
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_altsyncram_bundle.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                       
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_altsyncram.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                              
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_avalon_dc_fifo_lat_calc.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                 
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_avalon_dc_fifo_hecc.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                     
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_avalon_dc_fifo_secc.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                     
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_avalon_sc_fifo.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                          
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_avalon_sc_fifo_hecc.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                     
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_avalon_sc_fifo_secc.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                     
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_ecc_dec_18_12.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                           
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_ecc_dec_39_32.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                           
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_ecc_enc_12_18.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                           
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_ecc_enc_32_39.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                           
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_tx_rs_xgmii_layer_ultra.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                 
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_rx_rs_xgmii_ultra.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                       
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_avst_to_gmii_if.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                         
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_gmii_to_avst_if.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                         
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_gmii_tsu.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                                
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_gmii16b_tsu.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                             
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_lpm_mult.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                                
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_rx_ptp_aligner.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                          
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_rx_ptp_detector.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                         
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_rx_ptp_top.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                              
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_tx_gmii_crc_inserter.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                    
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_tx_gmii16b_crc_inserter.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                 
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_tx_gmii_ptp_inserter.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                    
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_tx_gmii16b_ptp_inserter.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                 
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_tx_gmii16b_ptp_inserter_1g2p5g10g.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                       
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_tx_ptp_processor.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                        
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_tx_ptp_top.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                              
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_tx_xgmii_crc_inserter.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                   
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_tx_xgmii_ptp_inserter.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                   
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_xgmii_tsu.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                               
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_crc328generator.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                         
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_crc32ctl8.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                               
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_crc32galois8.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                            
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_gmii_crc_inserter.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                       
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_gmii16b_crc_inserter.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                    
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/cadence/rtl/alt_em10g32_gmii16b_crc32.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                           
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/alt_em10g32_avalon_dc_fifo.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                                      
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/alt_em10g32_dcfifo_synchronizer_bundle.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                          
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/alt_em10g32_std_synchronizer.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                                    
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/alt_em10g32_1930/sim/altera_std_synchronizer_nocut.v\"  -work alt_em10g32_1930 -cdslib  ./cds_libs/alt_em10g32_1930.cds.lib"                                                                                                                                                                                                   
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/mac/altera_eth_10g_mac/sim/altera_eth_10g_mac.v\"  -work altera_eth_10g_mac"                                                                                                                                                                                                                                                                
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_arbiter.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                   
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/altera_xcvr_native_s10_htile_1930/sim/altera_std_synchronizer_nocut.v\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_resync_std.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_reset_counter_s10.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/altera_xcvr_native_s10_htile_1930/sim/s10_avmm_h.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_avmm_csr.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_prbs_accum.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_odi_accel.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_arb.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_early_spd_chng_s10_htile.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_dig_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                      
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_reset_seq.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_anlg_reset_seq_wrapper.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                             
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_re_cal_chnl.v\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_pcie_rx_eios_prot.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rx_maib_wa.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/altera_xcvr_native_s10_htile_1930/sim/altera_eth_10gbaser_phy_altera_xcvr_native_s10_htile_1930_6jrakqi.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/altera_xcvr_native_s10_htile_1930/sim/alt_xcvr_native_rcfg_opt_logic_6jrakqi.sv\"  -work altera_xcvr_native_s10_htile_1930 -cdslib  ./cds_libs/altera_xcvr_native_s10_htile_1930.cds.lib"                                                                                                                             
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/phy/altera_eth_10gbaser_phy/sim/altera_eth_10gbaser_phy.v\"  -work altera_eth_10gbaser_phy"                                                                                                                                                                                                                                                 
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_s10_htile_1911/sim/altera_std_synchronizer_nocut.v\"  -work altera_xcvr_atx_pll_s10_htile_1911 -cdslib  ./cds_libs/altera_xcvr_atx_pll_s10_htile_1911.cds.lib"                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_s10_htile_1911/sim/alt_xcvr_resync.sv\"  -work altera_xcvr_atx_pll_s10_htile_1911 -cdslib  ./cds_libs/altera_xcvr_atx_pll_s10_htile_1911.cds.lib"                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_s10_htile_1911/sim/alt_xcvr_arbiter.sv\"  -work altera_xcvr_atx_pll_s10_htile_1911 -cdslib  ./cds_libs/altera_xcvr_atx_pll_s10_htile_1911.cds.lib"                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_s10_htile_1911/sim/s10_avmm_h.sv\"  -work altera_xcvr_atx_pll_s10_htile_1911 -cdslib  ./cds_libs/altera_xcvr_atx_pll_s10_htile_1911.cds.lib"                                                                                                                                                
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_s10_htile_1911/sim/alt_xcvr_native_anlg_reset_seq.sv\"  -work altera_xcvr_atx_pll_s10_htile_1911 -cdslib  ./cds_libs/altera_xcvr_atx_pll_s10_htile_1911.cds.lib"                                                                                                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_s10_htile_1911/sim/alt_xcvr_pll_rcfg_arb.sv\"  -work altera_xcvr_atx_pll_s10_htile_1911 -cdslib  ./cds_libs/altera_xcvr_atx_pll_s10_htile_1911.cds.lib"                                                                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_s10_htile_1911/sim/alt_xcvr_pll_embedded_debug.sv\"  -work altera_xcvr_atx_pll_s10_htile_1911 -cdslib  ./cds_libs/altera_xcvr_atx_pll_s10_htile_1911.cds.lib"                                                                                                                               
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_s10_htile_1911/sim/alt_xcvr_pll_avmm_csr.sv\"  -work altera_xcvr_atx_pll_s10_htile_1911 -cdslib  ./cds_libs/altera_xcvr_atx_pll_s10_htile_1911.cds.lib"                                                                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_s10_htile_1911/sim/altera_xcvr_atx_pll_ip_altera_xcvr_atx_pll_s10_htile_1911_iwnldza.sv\"  -work altera_xcvr_atx_pll_s10_htile_1911 -cdslib  ./cds_libs/altera_xcvr_atx_pll_s10_htile_1911.cds.lib"                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_s10_htile_1911/sim/alt_xcvr_pll_rcfg_opt_logic_iwnldza.sv\"  -work altera_xcvr_atx_pll_s10_htile_1911 -cdslib  ./cds_libs/altera_xcvr_atx_pll_s10_htile_1911.cds.lib"                                                                                                                       
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_atxpll/altera_xcvr_atx_pll_ip/sim/altera_xcvr_atx_pll_ip.v\"  -work altera_xcvr_atx_pll_ip"                                                                                                                                                                                                                                             
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_mpll/pll/altera_xcvr_fpll_s10_htile_1912/sim/altera_std_synchronizer_nocut.v\"  -work altera_xcvr_fpll_s10_htile_1912 -cdslib  ./cds_libs/altera_xcvr_fpll_s10_htile_1912.cds.lib"                                                                                                                                                                
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_mpll/pll/altera_xcvr_fpll_s10_htile_1912/sim/s10_avmm_h.sv\"  -work altera_xcvr_fpll_s10_htile_1912 -cdslib  ./cds_libs/altera_xcvr_fpll_s10_htile_1912.cds.lib"                                                                                                                                                                              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_mpll/pll/altera_xcvr_fpll_s10_htile_1912/sim/alt_xcvr_native_anlg_reset_seq.sv\"  -work altera_xcvr_fpll_s10_htile_1912 -cdslib  ./cds_libs/altera_xcvr_fpll_s10_htile_1912.cds.lib"                                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_mpll/pll/altera_xcvr_fpll_s10_htile_1912/sim/alt_xcvr_pll_rcfg_arb.sv\"  -work altera_xcvr_fpll_s10_htile_1912 -cdslib  ./cds_libs/altera_xcvr_fpll_s10_htile_1912.cds.lib"                                                                                                                                                                   
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_mpll/pll/altera_xcvr_fpll_s10_htile_1912/sim/alt_xcvr_pll_embedded_debug.sv\"  -work altera_xcvr_fpll_s10_htile_1912 -cdslib  ./cds_libs/altera_xcvr_fpll_s10_htile_1912.cds.lib"                                                                                                                                                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_mpll/pll/altera_xcvr_fpll_s10_htile_1912/sim/alt_xcvr_pll_avmm_csr.sv\"  -work altera_xcvr_fpll_s10_htile_1912 -cdslib  ./cds_libs/altera_xcvr_fpll_s10_htile_1912.cds.lib"                                                                                                                                                                   
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_mpll/pll/altera_xcvr_fpll_s10_htile_1912/sim/alt_xcvr_resync.sv\"  -work altera_xcvr_fpll_s10_htile_1912 -cdslib  ./cds_libs/altera_xcvr_fpll_s10_htile_1912.cds.lib"                                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_mpll/pll/altera_xcvr_fpll_s10_htile_1912/sim/alt_xcvr_arbiter.sv\"  -work altera_xcvr_fpll_s10_htile_1912 -cdslib  ./cds_libs/altera_xcvr_fpll_s10_htile_1912.cds.lib"                                                                                                                                                                        
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_mpll/pll/altera_xcvr_fpll_s10_htile_1912/sim/pll_altera_xcvr_fpll_s10_htile_1912_jqxz7ny.sv\"  -work altera_xcvr_fpll_s10_htile_1912 -cdslib  ./cds_libs/altera_xcvr_fpll_s10_htile_1912.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_mpll/pll/altera_xcvr_fpll_s10_htile_1912/sim/alt_xcvr_pll_rcfg_opt_logic_jqxz7ny.sv\"  -work altera_xcvr_fpll_s10_htile_1912 -cdslib  ./cds_libs/altera_xcvr_fpll_s10_htile_1912.cds.lib"                                                                                                                                                     
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/pll_mpll/pll/sim/pll.v\"  -work pll"                                                                                                                                                                                                                                                                                                        
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/xcvr_reset_controller/reset_control/altera_xcvr_reset_control_s10_1911/sim/altera_std_synchronizer_nocut.v\"  -work altera_xcvr_reset_control_s10_1911 -cdslib  ./cds_libs/altera_xcvr_reset_control_s10_1911.cds.lib"                                                                                                                                
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/xcvr_reset_controller/reset_control/altera_xcvr_reset_control_s10_1911/sim/alt_xcvr_resync_std.sv\"  -work altera_xcvr_reset_control_s10_1911 -cdslib  ./cds_libs/altera_xcvr_reset_control_s10_1911.cds.lib"                                                                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/xcvr_reset_controller/reset_control/altera_xcvr_reset_control_s10_1911/sim/altera_xcvr_reset_control_s10.sv\"  -work altera_xcvr_reset_control_s10_1911 -cdslib  ./cds_libs/altera_xcvr_reset_control_s10_1911.cds.lib"                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/xcvr_reset_controller/reset_control/altera_xcvr_reset_control_s10_1911/sim/alt_xcvr_reset_counter_s10.sv\"  -work altera_xcvr_reset_control_s10_1911 -cdslib  ./cds_libs/altera_xcvr_reset_control_s10_1911.cds.lib"                                                                                                                              
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/xcvr_reset_controller/reset_control/sim/reset_control.v\"  -work reset_control"                                                                                                                                                                                                                                                             
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/spi_bridge/ip/spi_bridge/spi_bridge_reset_in/sim/spi_bridge_reset_in.v\"  -work spi_bridge_reset_in"                                                                                                                                                                                                                                            
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/spi_bridge/ip/spi_bridge/spi_bridge_spi_0/altera_avalon_spi_1910/sim/spi_bridge_spi_0_altera_avalon_spi_1910_natvc5y.v\"  -work altera_avalon_spi_1910 -cdslib  ./cds_libs/altera_avalon_spi_1910.cds.lib"                                                                                                                                                
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/spi_bridge/ip/spi_bridge/spi_bridge_spi_0/sim/spi_bridge_spi_0.v\"  -work spi_bridge_spi_0"                                                                                                                                                                                                                                                     
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/spi_bridge/ip/spi_bridge/spi_bridge_clock_in/sim/spi_bridge_clock_in.v\"  -work spi_bridge_clock_in"                                                                                                                                                                                                                                            
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/n6000/fme_id_rom/fme_id_rom/intel_mce_100/sim/sim_dummy.v\"  -work intel_mce_100 -cdslib  ./cds_libs/intel_mce_100.cds.lib"                                                                                                                                                                                                                                             
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/n6000/fme_id_rom/fme_id_rom/rom_1port_2010/sim/fme_id_rom_rom_1port_intel_mce_2010_ogfsa5i.v\"  -work rom_1port_2010"                                                                                                                                                                                                                                         
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/n6000/fme_id_rom/fme_id_rom/intel_mce_arb_100/sim/sim_dummy.v\"  -work intel_mce_arb_100 -cdslib  ./cds_libs/intel_mce_arb_100.cds.lib"                                                                                                                                                                                                                                 
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/n6000/fme_id_rom/fme_id_rom/rom_1port_2010/sim/fme_id_rom_rom_1port_intel_mce_arb_2010_t64g6ua.v\"  -work rom_1port_2010"                                                                                                                                                                                                                                     
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/n6000/fme_id_rom/fme_id_rom/rom_1port_2010/sim/fme_id_rom_rom_1port_2010_k34ix3i.v\"  -work rom_1port_2010 -cdslib  ./cds_libs/rom_1port_2010.cds.lib"                                                                                                                                                                                                                  
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/n6000/fme_id_rom/fme_id_rom/sim/fme_id_rom.v\"  -work fme_id_rom"                                                                                                                                                                                                                                                                                             
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_clock_bridge/sim/apf_clock_bridge.v\"  -work apf_clock_bridge"                                                                                                                                                                                                                                                                
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_reset_bridge/sim/apf_reset_bridge.v\"  -work apf_reset_bridge"                                                                                                                                                                                                                                                                
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_bpf_mst/axi4lite_shim_10/sim/axi4lite_shim.sv\"  -work axi4lite_shim_10 -cdslib  ./cds_libs/axi4lite_shim_10.cds.lib"                                                                                                                                                                                                               
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_bpf_mst/sim/apf_bpf_mst.v\"  -work apf_bpf_mst"                                                                                                                                                                                                                                                                               
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_bpf_slv/axi4lite_shim_10/sim/axi4lite_shim.sv\"  -work axi4lite_shim_10 -cdslib  ./cds_libs/axi4lite_shim_10.cds.lib"                                                                                                                                                                                                               
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_bpf_slv/sim/apf_bpf_slv.v\"  -work apf_bpf_slv"                                                                                                                                                                                                                                                                               
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_st2mm_mst/axi4lite_shim_10/sim/axi4lite_shim.sv\"  -work axi4lite_shim_10 -cdslib  ./cds_libs/axi4lite_shim_10.cds.lib"                                                                                                                                                                                                             
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_st2mm_mst/sim/apf_st2mm_mst.v\"  -work apf_st2mm_mst"                                                                                                                                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_st2mm_slv/axi4lite_shim_10/sim/axi4lite_shim.sv\"  -work axi4lite_shim_10 -cdslib  ./cds_libs/axi4lite_shim_10.cds.lib"                                                                                                                                                                                                             
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_st2mm_slv/sim/apf_st2mm_slv.v\"  -work apf_st2mm_slv"                                                                                                                                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_pgsk_slv/axi4lite_shim_10/sim/axi4lite_shim.sv\"  -work axi4lite_shim_10 -cdslib  ./cds_libs/axi4lite_shim_10.cds.lib"                                                                                                                                                                                                              
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_pgsk_slv/sim/apf_pgsk_slv.v\"  -work apf_pgsk_slv"                                                                                                                                                                                                                                                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_achk_slv/axi4lite_shim_10/sim/axi4lite_shim.sv\"  -work axi4lite_shim_10 -cdslib  ./cds_libs/axi4lite_shim_10.cds.lib"                                                                                                                                                                                                              
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_achk_slv/sim/apf_achk_slv.v\"  -work apf_achk_slv"                                                                                                                                                                                                                                                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_rsv_b_slv/axi4lite_shim_10/sim/axi4lite_shim.sv\"  -work axi4lite_shim_10 -cdslib  ./cds_libs/axi4lite_shim_10.cds.lib"                                                                                                                                                                                                             
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_rsv_b_slv/sim/apf_rsv_b_slv.v\"  -work apf_rsv_b_slv"                                                                                                                                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_rsv_c_slv/axi4lite_shim_10/sim/axi4lite_shim.sv\"  -work axi4lite_shim_10 -cdslib  ./cds_libs/axi4lite_shim_10.cds.lib"                                                                                                                                                                                                             
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_rsv_c_slv/sim/apf_rsv_c_slv.v\"  -work apf_rsv_c_slv"                                                                                                                                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_rsv_d_slv/axi4lite_shim_10/sim/axi4lite_shim.sv\"  -work axi4lite_shim_10 -cdslib  ./cds_libs/axi4lite_shim_10.cds.lib"                                                                                                                                                                                                             
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_rsv_d_slv/sim/apf_rsv_d_slv.v\"  -work apf_rsv_d_slv"                                                                                                                                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_rsv_e_slv/axi4lite_shim_10/sim/axi4lite_shim.sv\"  -work axi4lite_shim_10 -cdslib  ./cds_libs/axi4lite_shim_10.cds.lib"                                                                                                                                                                                                             
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_rsv_e_slv/sim/apf_rsv_e_slv.v\"  -work apf_rsv_e_slv"                                                                                                                                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_rsv_f_slv/axi4lite_shim_10/sim/axi4lite_shim.sv\"  -work axi4lite_shim_10 -cdslib  ./cds_libs/axi4lite_shim_10.cds.lib"                                                                                                                                                                                                             
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/apf/apf_rsv_f_slv/sim/apf_rsv_f_slv.v\"  -work apf_rsv_f_slv"                                                                                                                                                                                                                                                                         
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_clock_bridge/sim/bpf_clock_bridge.v\"  -work bpf_clock_bridge"                                                                                                                                                                                                                                                                
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_reset_bridge/sim/bpf_reset_bridge.v\"  -work bpf_reset_bridge"                                                                                                                                                                                                                                                                
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_apf_mst/axi4lite_shim_10/sim/axi4lite_shim.sv\"  -work axi4lite_shim_10 -cdslib  ./cds_libs/axi4lite_shim_10.cds.lib"                                                                                                                                                                                                               
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_apf_mst/sim/bpf_apf_mst.v\"  -work bpf_apf_mst"                                                                                                                                                                                                                                                                               
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_apf_slv/axi4lite_shim_10/sim/axi4lite_shim.sv\"  -work axi4lite_shim_10 -cdslib  ./cds_libs/axi4lite_shim_10.cds.lib"                                                                                                                                                                                                               
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_apf_slv/sim/bpf_apf_slv.v\"  -work bpf_apf_slv"                                                                                                                                                                                                                                                                               
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_fme_mst/axi4lite_shim_10/sim/axi4lite_shim.sv\"  -work axi4lite_shim_10 -cdslib  ./cds_libs/axi4lite_shim_10.cds.lib"                                                                                                                                                                                                               
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_fme_mst/sim/bpf_fme_mst.v\"  -work bpf_fme_mst"                                                                                                                                                                                                                                                                               
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_fme_slv/axi4lite_shim_10/sim/axi4lite_shim.sv\"  -work axi4lite_shim_10 -cdslib  ./cds_libs/axi4lite_shim_10.cds.lib"                                                                                                                                                                                                               
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_fme_slv/sim/bpf_fme_slv.v\"  -work bpf_fme_slv"                                                                                                                                                                                                                                                                               
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_pmci_slv/axi4lite_shim_10/sim/axi4lite_shim.sv\"  -work axi4lite_shim_10 -cdslib  ./cds_libs/axi4lite_shim_10.cds.lib"                                                                                                                                                                                                              
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_pmci_slv/sim/bpf_pmci_slv.v\"  -work bpf_pmci_slv"                                                                                                                                                                                                                                                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_pcie_slv/axi4lite_shim_10/sim/axi4lite_shim.sv\"  -work axi4lite_shim_10 -cdslib  ./cds_libs/axi4lite_shim_10.cds.lib"                                                                                                                                                                                                              
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_pcie_slv/sim/bpf_pcie_slv.v\"  -work bpf_pcie_slv"                                                                                                                                                                                                                                                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_emif_slv/axi4lite_shim_10/sim/axi4lite_shim.sv\"  -work axi4lite_shim_10 -cdslib  ./cds_libs/axi4lite_shim_10.cds.lib"                                                                                                                                                                                                              
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_emif_slv/sim/bpf_emif_slv.v\"  -work bpf_emif_slv"                                                                                                                                                                                                                                                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_hssi_slv/axi4lite_shim_10/sim/axi4lite_shim.sv\"  -work axi4lite_shim_10 -cdslib  ./cds_libs/axi4lite_shim_10.cds.lib"                                                                                                                                                                                                              
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_hssi_slv/sim/bpf_hssi_slv.v\"  -work bpf_hssi_slv"                                                                                                                                                                                                                                                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_rsv_5_slv/axi4lite_shim_10/sim/axi4lite_shim.sv\"  -work axi4lite_shim_10 -cdslib  ./cds_libs/axi4lite_shim_10.cds.lib"                                                                                                                                                                                                             
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_rsv_5_slv/sim/bpf_rsv_5_slv.v\"  -work bpf_rsv_5_slv"                                                                                                                                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_rsv_6_slv/axi4lite_shim_10/sim/axi4lite_shim.sv\"  -work axi4lite_shim_10 -cdslib  ./cds_libs/axi4lite_shim_10.cds.lib"                                                                                                                                                                                                             
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_rsv_6_slv/sim/bpf_rsv_6_slv.v\"  -work bpf_rsv_6_slv"                                                                                                                                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_rsv_7_slv/axi4lite_shim_10/sim/axi4lite_shim.sv\"  -work axi4lite_shim_10 -cdslib  ./cds_libs/axi4lite_shim_10.cds.lib"                                                                                                                                                                                                             
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/ip/bpf/bpf_rsv_7_slv/sim/bpf_rsv_7_slv.v\"  -work bpf_rsv_7_slv"                                                                                                                                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/emif_ddr4_no_ecc_altera_emif_arch_nd_191_rp6cuaq_top.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/emif_ddr4_no_ecc_altera_emif_arch_nd_191_rp6cuaq_io_ssm.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                        
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_bufs.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                                       
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_buf_udir_se_i.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_buf_udir_se_o.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_buf_udir_df_i.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_buf_udir_df_o.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_buf_udir_cp_i.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_buf_bdir_df.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                                
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_buf_bdir_se.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                                
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_buf_unused.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                                 
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_cal_counter.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                                
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_emif2mem.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                                   
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_pll.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                                        
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_pll_fast_sim.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                               
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_pll_extra_clks.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_oct.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                                        
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_core_clks_rsts.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_hps_clks_rsts.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_local_reset.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                                
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_io_tiles_wrap.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_io_tiles.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                                   
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_io_tiles_abphy.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_abphy_mux.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_io_lane_remap.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_io_lane_remap_abphy.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                        
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_hmc_avl_if.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                                 
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_hmc_sideband_if.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_hmc_mmr_if.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                                 
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_hmc_amm_data_if.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_phylite_if.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                                 
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_hmc_ast_data_if.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_afi_if.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_seq_if.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_emif_arch_nd_regs.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                                       
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_oct.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_oct_um_fsm.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                                              
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/altera_std_synchronizer_nocut.v\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                                       
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/mem_array_abphy.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                                                
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/fourteennm_io_12_lane_abphy.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/fourteennm_io_12_lane_encrypted_abphy.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                          
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/fourteennm_io_12_lane_mdev40_encrypted_abphy.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                   
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/io_12_lane__mdev40_abphy.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                                                       
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_arch_nd_191/sim/emif_ddr4_no_ecc_altera_emif_arch_nd_191_rp6cuaq.sv\"  -work altera_emif_arch_nd_191 -cdslib  ./cds_libs/altera_emif_arch_nd_191.cds.lib"                                                                                                                                                               
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/altera_emif_s10_1923/sim/emif_ddr4_no_ecc_altera_emif_s10_1923_dzxxlva.v\"  -work altera_emif_s10_1923"                                                                                                                                                                                                                       
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/emif_ddr4_no_ecc/sim/emif_ddr4_no_ecc.v\"  -work emif_ddr4_no_ecc"                                                                                                                                                                                                                                                                             
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/avmm_cdc/st_dc_fifo_1940/sim/avmm_cdc_st_dc_fifo_1940_vh73vgi.v\"  -work st_dc_fifo_1940 -cdslib  ./cds_libs/st_dc_fifo_1940.cds.lib"                                                                                                                                                                                                                    
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/avmm_cdc/st_dc_fifo_1940/sim/altera_dcfifo_synchronizer_bundle.v\"  -work st_dc_fifo_1940 -cdslib  ./cds_libs/st_dc_fifo_1940.cds.lib"                                                                                                                                                                                                                   
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/avmm_cdc/st_dc_fifo_1940/sim/altera_std_synchronizer_nocut.v\"  -work st_dc_fifo_1940 -cdslib  ./cds_libs/st_dc_fifo_1940.cds.lib"                                                                                                                                                                                                                       
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/avmm_cdc/mm_ccb_1920/sim/avmm_cdc_mm_ccb_st_dc_fifo_1920_yljvrhq.v\"  -work mm_ccb_1920"                                                                                                                                                                                                                                                       
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/avmm_cdc/mm_ccb_1920/sim/avmm_cdc_mm_ccb_st_dc_fifo_1920_v3xpkka.v\"  -work mm_ccb_1920"                                                                                                                                                                                                                                                       
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/avmm_cdc/mm_ccb_1920/sim/avmm_cdc_mm_ccb_1920_5p3ibgq.v\"  -work mm_ccb_1920 -cdslib  ./cds_libs/mm_ccb_1920.cds.lib"                                                                                                                                                                                                                                    
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/avmm_cdc/sim/avmm_cdc.v\"  -work avmm_cdc"                                                                                                                                                                                                                                                                                                     
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/avmm_pipeline_bridge/altera_avalon_mm_bridge_2001/sim/avmm_pipeline_bridge_altera_avalon_mm_bridge_2001_qvaevxa.v\"  -work altera_avalon_mm_bridge_2001 -cdslib  ./cds_libs/altera_avalon_mm_bridge_2001.cds.lib"                                                                                                                                        
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/emif/ip/avmm_pipeline_bridge/sim/avmm_pipeline_bridge.v\"  -work avmm_pipeline_bridge"                                                                                                                                                                                                                                                                 
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_axi_translator_1920/sim/remote_debug_jtag_only_altera_merlin_axi_translator_1920_hvn5ezy.sv\"  -work altera_merlin_axi_translator_1920 -cdslib  ./cds_libs/altera_merlin_axi_translator_1920.cds.lib"                                                                                                 
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_slave_translator_191/sim/remote_debug_jtag_only_altera_merlin_slave_translator_191_x56fcki.sv\"  -work altera_merlin_slave_translator_191 -cdslib  ./cds_libs/altera_merlin_slave_translator_191.cds.lib"                                                                                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_axi_master_ni_1931/sim/altera_merlin_address_alignment.sv\"  -work altera_merlin_axi_master_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_master_ni_1931.cds.lib"                                                                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_axi_master_ni_1931/sim/remote_debug_jtag_only_altera_merlin_axi_master_ni_1931_fofi6ka.sv\"  -work altera_merlin_axi_master_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_master_ni_1931.cds.lib"                                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_slave_agent_191/sim/remote_debug_jtag_only_altera_merlin_slave_agent_191_ncfkfri.sv\"  -work altera_merlin_slave_agent_191 -cdslib  ./cds_libs/altera_merlin_slave_agent_191.cds.lib"                                                                                                                 
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_slave_agent_191/sim/altera_merlin_burst_uncompressor.sv\"  -work altera_merlin_slave_agent_191 -cdslib  ./cds_libs/altera_merlin_slave_agent_191.cds.lib"                                                                                                                                             
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_avalon_sc_fifo_1930/sim/remote_debug_jtag_only_altera_avalon_sc_fifo_1930_k6mjsxi.v\"  -work altera_avalon_sc_fifo_1930 -cdslib  ./cds_libs/altera_avalon_sc_fifo_1930.cds.lib"                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_router_1920/sim/remote_debug_jtag_only_altera_merlin_router_1920_yxqa3gy.sv\"  -work altera_merlin_router_1920 -cdslib  ./cds_libs/altera_merlin_router_1920.cds.lib"                                                                                                                                 
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_router_1920/sim/remote_debug_jtag_only_altera_merlin_router_1920_gc47woa.sv\"  -work altera_merlin_router_1920 -cdslib  ./cds_libs/altera_merlin_router_1920.cds.lib"                                                                                                                                 
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_avalon_st_pipeline_stage_1920/sim/remote_debug_jtag_only_altera_avalon_st_pipeline_stage_1920_zterisq.sv\"  -work altera_avalon_st_pipeline_stage_1920 -cdslib  ./cds_libs/altera_avalon_st_pipeline_stage_1920.cds.lib"                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_avalon_st_pipeline_stage_1920/sim/altera_avalon_st_pipeline_base.v\"  -work altera_avalon_st_pipeline_stage_1920 -cdslib  ./cds_libs/altera_avalon_st_pipeline_stage_1920.cds.lib"                                                                                                                           
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_burst_adapter_1920/sim/remote_debug_jtag_only_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1920_sgw77iq.v\"  -work altera_merlin_burst_adapter_1920"                                                                                                                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_burst_adapter_1920/sim/remote_debug_jtag_only_altera_merlin_burst_adapter_1920_5bj4bbi.sv\"  -work altera_merlin_burst_adapter_1920 -cdslib  ./cds_libs/altera_merlin_burst_adapter_1920.cds.lib"                                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_burst_adapter_1920/sim/altera_merlin_burst_adapter_uncmpr.sv\"  -work altera_merlin_burst_adapter_1920 -cdslib  ./cds_libs/altera_merlin_burst_adapter_1920.cds.lib"                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_burst_adapter_1920/sim/altera_merlin_burst_adapter_13_1.sv\"  -work altera_merlin_burst_adapter_1920 -cdslib  ./cds_libs/altera_merlin_burst_adapter_1920.cds.lib"                                                                                                                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_burst_adapter_1920/sim/altera_merlin_burst_adapter_new.sv\"  -work altera_merlin_burst_adapter_1920 -cdslib  ./cds_libs/altera_merlin_burst_adapter_1920.cds.lib"                                                                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_burst_adapter_1920/sim/altera_incr_burst_converter.sv\"  -work altera_merlin_burst_adapter_1920 -cdslib  ./cds_libs/altera_merlin_burst_adapter_1920.cds.lib"                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_burst_adapter_1920/sim/altera_wrap_burst_converter.sv\"  -work altera_merlin_burst_adapter_1920 -cdslib  ./cds_libs/altera_merlin_burst_adapter_1920.cds.lib"                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_burst_adapter_1920/sim/altera_default_burst_converter.sv\"  -work altera_merlin_burst_adapter_1920 -cdslib  ./cds_libs/altera_merlin_burst_adapter_1920.cds.lib"                                                                                                                                      
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_burst_adapter_1920/sim/altera_merlin_address_alignment.sv\"  -work altera_merlin_burst_adapter_1920 -cdslib  ./cds_libs/altera_merlin_burst_adapter_1920.cds.lib"                                                                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_demultiplexer_1921/sim/remote_debug_jtag_only_altera_merlin_demultiplexer_1921_e7g366y.sv\"  -work altera_merlin_demultiplexer_1921 -cdslib  ./cds_libs/altera_merlin_demultiplexer_1921.cds.lib"                                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_multiplexer_1921/sim/remote_debug_jtag_only_altera_merlin_multiplexer_1921_blrghey.sv\"  -work altera_merlin_multiplexer_1921 -cdslib  ./cds_libs/altera_merlin_multiplexer_1921.cds.lib"                                                                                                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv\"  -work altera_merlin_multiplexer_1921 -cdslib  ./cds_libs/altera_merlin_multiplexer_1921.cds.lib"                                                                                                                                                  
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_demultiplexer_1921/sim/remote_debug_jtag_only_altera_merlin_demultiplexer_1921_pcump4i.sv\"  -work altera_merlin_demultiplexer_1921 -cdslib  ./cds_libs/altera_merlin_demultiplexer_1921.cds.lib"                                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_multiplexer_1921/sim/remote_debug_jtag_only_altera_merlin_multiplexer_1921_b267lna.sv\"  -work altera_merlin_multiplexer_1921 -cdslib  ./cds_libs/altera_merlin_multiplexer_1921.cds.lib"                                                                                                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv\"  -work altera_merlin_multiplexer_1921 -cdslib  ./cds_libs/altera_merlin_multiplexer_1921.cds.lib"                                                                                                                                                  
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/hs_clk_xer_1931/sim/remote_debug_jtag_only_hs_clk_xer_1931_yh6iyey.v\"  -work hs_clk_xer_1931 -cdslib  ./cds_libs/hs_clk_xer_1931.cds.lib"                                                                                                                                                                              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/hs_clk_xer_1931/sim/alt_hiconnect_clock_crosser.v\"  -work hs_clk_xer_1931 -cdslib  ./cds_libs/hs_clk_xer_1931.cds.lib"                                                                                                                                                                                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/hs_clk_xer_1931/sim/alt_hiconnect_pipeline_base.v\"  -work hs_clk_xer_1931 -cdslib  ./cds_libs/hs_clk_xer_1931.cds.lib"                                                                                                                                                                                             
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/hs_clk_xer_1931/sim/altera_std_synchronizer.v\"  -work hs_clk_xer_1931 -cdslib  ./cds_libs/hs_clk_xer_1931.cds.lib"                                                                                                                                                                                                 
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_mm_interconnect_1920/sim/remote_debug_jtag_only_altera_mm_interconnect_1920_bl2cqjy.v\"  -work altera_mm_interconnect_1920"                                                                                                                                                                            
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_reset_controller_1921/sim/altera_reset_controller.v\"  -work altera_reset_controller_1921 -cdslib  ./cds_libs/altera_reset_controller_1921.cds.lib"                                                                                                                                                              
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/altera_reset_controller_1921/sim/altera_reset_synchronizer.v\"  -work altera_reset_controller_1921 -cdslib  ./cds_libs/altera_reset_controller_1921.cds.lib"                                                                                                                                                            
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/ip/port_gasket/remote_stp/remote_debug_jtag_only/sim/remote_debug_jtag_only.v\"  -work remote_debug_jtag_only"                                                                                                                                                                                                                                                 
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_master_translator_191/sim/address_decode_altera_merlin_master_translator_191_g7h47bq.sv\"  -work altera_merlin_master_translator_191 -cdslib  ./cds_libs/altera_merlin_master_translator_191.cds.lib"                                                                                                
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_slave_translator_191/sim/address_decode_altera_merlin_slave_translator_191_x56fcki.sv\"  -work altera_merlin_slave_translator_191 -cdslib  ./cds_libs/altera_merlin_slave_translator_191.cds.lib"                                                                                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_master_agent_191/sim/address_decode_altera_merlin_master_agent_191_mpbm6tq.sv\"  -work altera_merlin_master_agent_191 -cdslib  ./cds_libs/altera_merlin_master_agent_191.cds.lib"                                                                                                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_slave_agent_191/sim/address_decode_altera_merlin_slave_agent_191_ncfkfri.sv\"  -work altera_merlin_slave_agent_191 -cdslib  ./cds_libs/altera_merlin_slave_agent_191.cds.lib"                                                                                                                        
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_slave_agent_191/sim/altera_merlin_burst_uncompressor.sv\"  -work altera_merlin_slave_agent_191 -cdslib  ./cds_libs/altera_merlin_slave_agent_191.cds.lib"                                                                                                                                            
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_avalon_sc_fifo_1930/sim/address_decode_altera_avalon_sc_fifo_1930_pqv24kq.v\"  -work altera_avalon_sc_fifo_1930 -cdslib  ./cds_libs/altera_avalon_sc_fifo_1930.cds.lib"                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_router_1920/sim/address_decode_altera_merlin_router_1920_elfnrqi.sv\"  -work altera_merlin_router_1920 -cdslib  ./cds_libs/altera_merlin_router_1920.cds.lib"                                                                                                                                        
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_router_1920/sim/address_decode_altera_merlin_router_1920_uevx3iy.sv\"  -work altera_merlin_router_1920 -cdslib  ./cds_libs/altera_merlin_router_1920.cds.lib"                                                                                                                                        
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_traffic_limiter_191/sim/address_decode_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_vxkzyii.v\"  -work altera_merlin_traffic_limiter_191"                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_traffic_limiter_191/sim/altera_merlin_reorder_memory.sv\"  -work altera_merlin_traffic_limiter_191 -cdslib  ./cds_libs/altera_merlin_traffic_limiter_191.cds.lib"                                                                                                                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_traffic_limiter_191/sim/altera_avalon_st_pipeline_base.v\"  -work altera_merlin_traffic_limiter_191 -cdslib  ./cds_libs/altera_merlin_traffic_limiter_191.cds.lib"                                                                                                                                   
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_traffic_limiter_191/sim/address_decode_altera_merlin_traffic_limiter_191_kcba44q.sv\"  -work altera_merlin_traffic_limiter_191 -cdslib  ./cds_libs/altera_merlin_traffic_limiter_191.cds.lib"                                                                                                        
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_avalon_st_pipeline_stage_1920/sim/address_decode_altera_avalon_st_pipeline_stage_1920_zterisq.sv\"  -work altera_avalon_st_pipeline_stage_1920 -cdslib  ./cds_libs/altera_avalon_st_pipeline_stage_1920.cds.lib"                                                                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_avalon_st_pipeline_stage_1920/sim/altera_avalon_st_pipeline_base.v\"  -work altera_avalon_st_pipeline_stage_1920 -cdslib  ./cds_libs/altera_avalon_st_pipeline_stage_1920.cds.lib"                                                                                                                          
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_burst_adapter_1920/sim/address_decode_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1920_k36z6sq.v\"  -work altera_merlin_burst_adapter_1920"                                                                                                                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_burst_adapter_1920/sim/address_decode_altera_merlin_burst_adapter_1920_72ssnoi.sv\"  -work altera_merlin_burst_adapter_1920 -cdslib  ./cds_libs/altera_merlin_burst_adapter_1920.cds.lib"                                                                                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_burst_adapter_1920/sim/altera_merlin_burst_adapter_uncmpr.sv\"  -work altera_merlin_burst_adapter_1920 -cdslib  ./cds_libs/altera_merlin_burst_adapter_1920.cds.lib"                                                                                                                                 
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_burst_adapter_1920/sim/altera_merlin_burst_adapter_13_1.sv\"  -work altera_merlin_burst_adapter_1920 -cdslib  ./cds_libs/altera_merlin_burst_adapter_1920.cds.lib"                                                                                                                                   
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_burst_adapter_1920/sim/altera_merlin_burst_adapter_new.sv\"  -work altera_merlin_burst_adapter_1920 -cdslib  ./cds_libs/altera_merlin_burst_adapter_1920.cds.lib"                                                                                                                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_burst_adapter_1920/sim/altera_incr_burst_converter.sv\"  -work altera_merlin_burst_adapter_1920 -cdslib  ./cds_libs/altera_merlin_burst_adapter_1920.cds.lib"                                                                                                                                        
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_burst_adapter_1920/sim/altera_wrap_burst_converter.sv\"  -work altera_merlin_burst_adapter_1920 -cdslib  ./cds_libs/altera_merlin_burst_adapter_1920.cds.lib"                                                                                                                                        
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_burst_adapter_1920/sim/altera_default_burst_converter.sv\"  -work altera_merlin_burst_adapter_1920 -cdslib  ./cds_libs/altera_merlin_burst_adapter_1920.cds.lib"                                                                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_burst_adapter_1920/sim/altera_merlin_address_alignment.sv\"  -work altera_merlin_burst_adapter_1920 -cdslib  ./cds_libs/altera_merlin_burst_adapter_1920.cds.lib"                                                                                                                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_demultiplexer_1921/sim/address_decode_altera_merlin_demultiplexer_1921_54oeqsi.sv\"  -work altera_merlin_demultiplexer_1921 -cdslib  ./cds_libs/altera_merlin_demultiplexer_1921.cds.lib"                                                                                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_multiplexer_1921/sim/address_decode_altera_merlin_multiplexer_1921_cmcbhqi.sv\"  -work altera_merlin_multiplexer_1921 -cdslib  ./cds_libs/altera_merlin_multiplexer_1921.cds.lib"                                                                                                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv\"  -work altera_merlin_multiplexer_1921 -cdslib  ./cds_libs/altera_merlin_multiplexer_1921.cds.lib"                                                                                                                                                 
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_demultiplexer_1921/sim/address_decode_altera_merlin_demultiplexer_1921_uzs3tbq.sv\"  -work altera_merlin_demultiplexer_1921 -cdslib  ./cds_libs/altera_merlin_demultiplexer_1921.cds.lib"                                                                                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_multiplexer_1921/sim/address_decode_altera_merlin_multiplexer_1921_w3sjzzi.sv\"  -work altera_merlin_multiplexer_1921 -cdslib  ./cds_libs/altera_merlin_multiplexer_1921.cds.lib"                                                                                                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv\"  -work altera_merlin_multiplexer_1921 -cdslib  ./cds_libs/altera_merlin_multiplexer_1921.cds.lib"                                                                                                                                                 
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/altera_mm_interconnect_1920/sim/address_decode_altera_mm_interconnect_1920_hkzvypa.v\"  -work altera_mm_interconnect_1920"                                                                                                                                                                                   
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../ipss/d5005/eth/s10/ip/address_decoder/address_decode/sim/address_decode.v\"  -work address_decode"                                                                                                                                                                                                                                                                
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/spi_bridge/spi_bridge/sim/spi_bridge.v\"  -work spi_bridge"                                                                                                                                                                                                                                                                                     
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_master_ni_1931/sim/altera_merlin_address_alignment.sv\"  -work altera_merlin_axi_master_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_master_ni_1931.cds.lib"                                                                                                                                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_master_ni_1931/sim/apf_altera_merlin_axi_master_ni_1931_fofi6ka.sv\"  -work altera_merlin_axi_master_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_master_ni_1931.cds.lib"                                                                                                                                               
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_avalon_sc_fifo_1930/sim/apf_altera_avalon_sc_fifo_1930_pqv24kq.v\"  -work altera_avalon_sc_fifo_1930 -cdslib  ./cds_libs/altera_avalon_sc_fifo_1930.cds.lib"                                                                                                                                                                            
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/apf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_5rfrj3y.v\"  -work altera_merlin_axi_slave_ni_1931"                                                                                                                                                                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_burst_uncompressor.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_address_alignment.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                               
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/apf_altera_merlin_axi_slave_ni_1931_au4qqci.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                   
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/apf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_5rfrj3y.v\"  -work altera_merlin_axi_slave_ni_1931"                                                                                                                                                                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_burst_uncompressor.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_address_alignment.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                               
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/apf_altera_merlin_axi_slave_ni_1931_lyo4eji.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                   
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/apf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_5rfrj3y.v\"  -work altera_merlin_axi_slave_ni_1931"                                                                                                                                                                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_burst_uncompressor.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_address_alignment.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                               
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/apf_altera_merlin_axi_slave_ni_1931_esc4tnq.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                   
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/apf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_5rfrj3y.v\"  -work altera_merlin_axi_slave_ni_1931"                                                                                                                                                                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_burst_uncompressor.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_address_alignment.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                               
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/apf_altera_merlin_axi_slave_ni_1931_wcnjtzy.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                   
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/apf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_5rfrj3y.v\"  -work altera_merlin_axi_slave_ni_1931"                                                                                                                                                                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_burst_uncompressor.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_address_alignment.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                               
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/apf_altera_merlin_axi_slave_ni_1931_pge3y2i.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                   
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/apf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_5rfrj3y.v\"  -work altera_merlin_axi_slave_ni_1931"                                                                                                                                                                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_burst_uncompressor.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_address_alignment.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                               
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/apf_altera_merlin_axi_slave_ni_1931_4wj2pca.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                   
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/apf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_5rfrj3y.v\"  -work altera_merlin_axi_slave_ni_1931"                                                                                                                                                                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_burst_uncompressor.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_address_alignment.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                               
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/apf_altera_merlin_axi_slave_ni_1931_2opjqci.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                   
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/apf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_5rfrj3y.v\"  -work altera_merlin_axi_slave_ni_1931"                                                                                                                                                                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_burst_uncompressor.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_address_alignment.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                               
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/apf_altera_merlin_axi_slave_ni_1931_jjw6loa.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                   
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/apf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_5rfrj3y.v\"  -work altera_merlin_axi_slave_ni_1931"                                                                                                                                                                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_burst_uncompressor.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_address_alignment.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                               
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_axi_slave_ni_1931/sim/apf_altera_merlin_axi_slave_ni_1931_ldi7xry.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                   
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_router_1920/sim/apf_altera_merlin_router_1920_3riwecy.sv\"  -work altera_merlin_router_1920 -cdslib  ./cds_libs/altera_merlin_router_1920.cds.lib"                                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_router_1920/sim/apf_altera_merlin_router_1920_yxd2nta.sv\"  -work altera_merlin_router_1920 -cdslib  ./cds_libs/altera_merlin_router_1920.cds.lib"                                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_router_1920/sim/apf_altera_merlin_router_1920_lxyclli.sv\"  -work altera_merlin_router_1920 -cdslib  ./cds_libs/altera_merlin_router_1920.cds.lib"                                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_router_1920/sim/apf_altera_merlin_router_1920_ouepqxq.sv\"  -work altera_merlin_router_1920 -cdslib  ./cds_libs/altera_merlin_router_1920.cds.lib"                                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_router_1920/sim/apf_altera_merlin_router_1920_xxt3rtq.sv\"  -work altera_merlin_router_1920 -cdslib  ./cds_libs/altera_merlin_router_1920.cds.lib"                                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_router_1920/sim/apf_altera_merlin_router_1920_lplvwxq.sv\"  -work altera_merlin_router_1920 -cdslib  ./cds_libs/altera_merlin_router_1920.cds.lib"                                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_router_1920/sim/apf_altera_merlin_router_1920_tfp2cuq.sv\"  -work altera_merlin_router_1920 -cdslib  ./cds_libs/altera_merlin_router_1920.cds.lib"                                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_router_1920/sim/apf_altera_merlin_router_1920_r6q2iaq.sv\"  -work altera_merlin_router_1920 -cdslib  ./cds_libs/altera_merlin_router_1920.cds.lib"                                                                                                                                                                           
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_traffic_limiter_191/sim/apf_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_3y3wiqy.v\"  -work altera_merlin_traffic_limiter_191"                                                                                                                                                                              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_traffic_limiter_191/sim/altera_merlin_reorder_memory.sv\"  -work altera_merlin_traffic_limiter_191 -cdslib  ./cds_libs/altera_merlin_traffic_limiter_191.cds.lib"                                                                                                                                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_traffic_limiter_191/sim/altera_avalon_st_pipeline_base.v\"  -work altera_merlin_traffic_limiter_191 -cdslib  ./cds_libs/altera_merlin_traffic_limiter_191.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_traffic_limiter_191/sim/apf_altera_merlin_traffic_limiter_191_kcba44q.sv\"  -work altera_merlin_traffic_limiter_191 -cdslib  ./cds_libs/altera_merlin_traffic_limiter_191.cds.lib"                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_demultiplexer_1921/sim/apf_altera_merlin_demultiplexer_1921_ilfjdca.sv\"  -work altera_merlin_demultiplexer_1921 -cdslib  ./cds_libs/altera_merlin_demultiplexer_1921.cds.lib"                                                                                                                                               
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_demultiplexer_1921/sim/apf_altera_merlin_demultiplexer_1921_tdulorq.sv\"  -work altera_merlin_demultiplexer_1921 -cdslib  ./cds_libs/altera_merlin_demultiplexer_1921.cds.lib"                                                                                                                                               
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_multiplexer_1921/sim/apf_altera_merlin_multiplexer_1921_ncf7lpi.sv\"  -work altera_merlin_multiplexer_1921 -cdslib  ./cds_libs/altera_merlin_multiplexer_1921.cds.lib"                                                                                                                                                       
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv\"  -work altera_merlin_multiplexer_1921 -cdslib  ./cds_libs/altera_merlin_multiplexer_1921.cds.lib"                                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_multiplexer_1921/sim/apf_altera_merlin_multiplexer_1921_2mbzlba.sv\"  -work altera_merlin_multiplexer_1921 -cdslib  ./cds_libs/altera_merlin_multiplexer_1921.cds.lib"                                                                                                                                                       
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv\"  -work altera_merlin_multiplexer_1921 -cdslib  ./cds_libs/altera_merlin_multiplexer_1921.cds.lib"                                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_demultiplexer_1921/sim/apf_altera_merlin_demultiplexer_1921_tyfzkzi.sv\"  -work altera_merlin_demultiplexer_1921 -cdslib  ./cds_libs/altera_merlin_demultiplexer_1921.cds.lib"                                                                                                                                               
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_multiplexer_1921/sim/apf_altera_merlin_multiplexer_1921_cb237dq.sv\"  -work altera_merlin_multiplexer_1921 -cdslib  ./cds_libs/altera_merlin_multiplexer_1921.cds.lib"                                                                                                                                                       
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv\"  -work altera_merlin_multiplexer_1921 -cdslib  ./cds_libs/altera_merlin_multiplexer_1921.cds.lib"                                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_multiplexer_1921/sim/apf_altera_merlin_multiplexer_1921_yqrwwla.sv\"  -work altera_merlin_multiplexer_1921 -cdslib  ./cds_libs/altera_merlin_multiplexer_1921.cds.lib"                                                                                                                                                       
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv\"  -work altera_merlin_multiplexer_1921 -cdslib  ./cds_libs/altera_merlin_multiplexer_1921.cds.lib"                                                                                                                                                                         
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/altera_mm_interconnect_1920/sim/apf_altera_mm_interconnect_1920_oz3hizi.v\"  -work altera_mm_interconnect_1920"                                                                                                                                                                                                                      
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/apf/sim/apf.v\"  -work apf"                                                                                                                                                                                                                                                                                                              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_master_ni_1931/sim/altera_merlin_address_alignment.sv\"  -work altera_merlin_axi_master_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_master_ni_1931.cds.lib"                                                                                                                                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_master_ni_1931/sim/bpf_altera_merlin_axi_master_ni_1931_fofi6ka.sv\"  -work altera_merlin_axi_master_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_master_ni_1931.cds.lib"                                                                                                                                               
  lappend design_files "ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_avalon_sc_fifo_1930/sim/bpf_altera_avalon_sc_fifo_1930_pqv24kq.v\"  -work altera_avalon_sc_fifo_1930 -cdslib  ./cds_libs/altera_avalon_sc_fifo_1930.cds.lib"                                                                                                                                                                            
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/bpf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_hu2nduy.v\"  -work altera_merlin_axi_slave_ni_1931"                                                                                                                                                                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_burst_uncompressor.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_address_alignment.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                               
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/bpf_altera_merlin_axi_slave_ni_1931_rfeyrqi.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                   
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/bpf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_hu2nduy.v\"  -work altera_merlin_axi_slave_ni_1931"                                                                                                                                                                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_burst_uncompressor.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_address_alignment.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                               
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/bpf_altera_merlin_axi_slave_ni_1931_pis6n2a.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                   
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/bpf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_hu2nduy.v\"  -work altera_merlin_axi_slave_ni_1931"                                                                                                                                                                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_burst_uncompressor.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_address_alignment.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                               
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/bpf_altera_merlin_axi_slave_ni_1931_jtsemea.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                   
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/bpf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_hu2nduy.v\"  -work altera_merlin_axi_slave_ni_1931"                                                                                                                                                                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_burst_uncompressor.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_address_alignment.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                               
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/bpf_altera_merlin_axi_slave_ni_1931_o7jkyvy.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                   
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/bpf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_hu2nduy.v\"  -work altera_merlin_axi_slave_ni_1931"                                                                                                                                                                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_burst_uncompressor.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_address_alignment.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                               
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/bpf_altera_merlin_axi_slave_ni_1931_fodhnja.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                   
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/bpf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_hu2nduy.v\"  -work altera_merlin_axi_slave_ni_1931"                                                                                                                                                                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_burst_uncompressor.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_address_alignment.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                               
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/bpf_altera_merlin_axi_slave_ni_1931_h2gn5zq.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                   
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/bpf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_hu2nduy.v\"  -work altera_merlin_axi_slave_ni_1931"                                                                                                                                                                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_burst_uncompressor.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_address_alignment.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                               
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/bpf_altera_merlin_axi_slave_ni_1931_2qiotoi.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                   
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/bpf_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_hu2nduy.v\"  -work altera_merlin_axi_slave_ni_1931"                                                                                                                                                                                    
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_burst_uncompressor.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/altera_merlin_address_alignment.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                               
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_axi_slave_ni_1931/sim/bpf_altera_merlin_axi_slave_ni_1931_4avbcsy.sv\"  -work altera_merlin_axi_slave_ni_1931 -cdslib  ./cds_libs/altera_merlin_axi_slave_ni_1931.cds.lib"                                                                                                                                                   
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_router_1920/sim/bpf_altera_merlin_router_1920_qr6wzca.sv\"  -work altera_merlin_router_1920 -cdslib  ./cds_libs/altera_merlin_router_1920.cds.lib"                                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_router_1920/sim/bpf_altera_merlin_router_1920_ljgmn5i.sv\"  -work altera_merlin_router_1920 -cdslib  ./cds_libs/altera_merlin_router_1920.cds.lib"                                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_router_1920/sim/bpf_altera_merlin_router_1920_fge7yay.sv\"  -work altera_merlin_router_1920 -cdslib  ./cds_libs/altera_merlin_router_1920.cds.lib"                                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_router_1920/sim/bpf_altera_merlin_router_1920_xrdb4ja.sv\"  -work altera_merlin_router_1920 -cdslib  ./cds_libs/altera_merlin_router_1920.cds.lib"                                                                                                                                                                           
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_traffic_limiter_191/sim/bpf_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_3y3wiqy.v\"  -work altera_merlin_traffic_limiter_191"                                                                                                                                                                              
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_traffic_limiter_191/sim/altera_merlin_reorder_memory.sv\"  -work altera_merlin_traffic_limiter_191 -cdslib  ./cds_libs/altera_merlin_traffic_limiter_191.cds.lib"                                                                                                                                                            
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_traffic_limiter_191/sim/altera_avalon_st_pipeline_base.v\"  -work altera_merlin_traffic_limiter_191 -cdslib  ./cds_libs/altera_merlin_traffic_limiter_191.cds.lib"                                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_traffic_limiter_191/sim/bpf_altera_merlin_traffic_limiter_191_kcba44q.sv\"  -work altera_merlin_traffic_limiter_191 -cdslib  ./cds_libs/altera_merlin_traffic_limiter_191.cds.lib"                                                                                                                                           
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_demultiplexer_1921/sim/bpf_altera_merlin_demultiplexer_1921_pwrbqhq.sv\"  -work altera_merlin_demultiplexer_1921 -cdslib  ./cds_libs/altera_merlin_demultiplexer_1921.cds.lib"                                                                                                                                               
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_multiplexer_1921/sim/bpf_altera_merlin_multiplexer_1921_wnarmqa.sv\"  -work altera_merlin_multiplexer_1921 -cdslib  ./cds_libs/altera_merlin_multiplexer_1921.cds.lib"                                                                                                                                                       
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv\"  -work altera_merlin_multiplexer_1921 -cdslib  ./cds_libs/altera_merlin_multiplexer_1921.cds.lib"                                                                                                                                                                         
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_demultiplexer_1921/sim/bpf_altera_merlin_demultiplexer_1921_ej7tc2q.sv\"  -work altera_merlin_demultiplexer_1921 -cdslib  ./cds_libs/altera_merlin_demultiplexer_1921.cds.lib"                                                                                                                                               
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_multiplexer_1921/sim/bpf_altera_merlin_multiplexer_1921_qon7f7i.sv\"  -work altera_merlin_multiplexer_1921 -cdslib  ./cds_libs/altera_merlin_multiplexer_1921.cds.lib"                                                                                                                                                       
  lappend design_files "ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv\"  -work altera_merlin_multiplexer_1921 -cdslib  ./cds_libs/altera_merlin_multiplexer_1921.cds.lib"                                                                                                                                                                         
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/altera_mm_interconnect_1920/sim/bpf_altera_mm_interconnect_1920_v4vgpji.v\"  -work altera_mm_interconnect_1920"                                                                                                                                                                                                                      
  lappend design_files "ncvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../../src/pd_qsys/d5005/fabric/bpf/sim/bpf.v\"  -work bpf"                                                                                                                                                                                                                                                                                                              
  return $design_files
}

proc get_elab_options {SIMULATOR_TOOL_BITNESS} {
  set ELAB_OPTIONS ""
  if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
  } else {
  }
  return $ELAB_OPTIONS
}


proc get_sim_options {SIMULATOR_TOOL_BITNESS} {
  set SIM_OPTIONS ""
  if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
  } else {
  }
  return $SIM_OPTIONS
}


proc get_env_variables {SIMULATOR_TOOL_BITNESS} {
  set ENV_VARIABLES [dict create]
  set LD_LIBRARY_PATH [dict create]
  dict set ENV_VARIABLES "LD_LIBRARY_PATH" $LD_LIBRARY_PATH
  if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
  } else {
  }
  return $ENV_VARIABLES
}


