// Seed: 1491299066
module module_0 (
    output supply1 id_0,
    output tri0 id_1,
    output wire id_2
);
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    output tri1 id_2
);
  assign id_2 = id_1 != -1;
  tri id_4 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output tri0  id_0,
    input  wor   id_1,
    output uwire id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_3 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_1;
endmodule
module module_4 (
    input supply0 id_0,
    input tri0 id_1
);
  wire [-1 : -1] id_3;
  logic id_4;
  ;
  module_3 modCall_1 (
      id_3,
      id_3
  );
endmodule
